

================================================================
== Vivado HLS Report for 'dense_resource'
================================================================
* Date:           Wed Mar 31 15:04:09 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.709 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
    |   min   |   max   |    min   |    max   | min | max |                     Type                    |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |       66|       67| 0.377 us | 0.383 us |   64|   64| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |       66|       66|         4|          1|          1|    64|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|   1785|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     27|    -|
|Memory           |        4|      -|       1|      1|    -|
|Multiplexer      |        -|      -|       -|    378|    -|
|Register         |        0|      -|    1003|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      0|    1004|   2223|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +---------------------------+----------------------+---------+-------+---+----+-----+
    |myproject_axi_muxkbM_U398  |myproject_axi_muxkbM  |        0|      0|  0|  27|    0|
    +---------------------------+----------------------+---------+-------+---+----+-----+
    |Total                      |                      |        0|      0|  0|  27|    0|
    +---------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |outidx_U  |dense_resource_oujbC  |        0|  1|   1|    0|    64|    1|     1|           64|
    |w8_V_U    |dense_resource_w8_V   |        4|  0|   0|    0|    64|  111|     1|         7104|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                      |        4|  1|   1|    0|   128|  112|     2|         7168|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_10_fu_1647_p2     |     *    |      0|  0|  33|           7|           7|
    |mul_ln1118_11_fu_1656_p2     |     *    |      0|  0|  33|           7|           7|
    |mul_ln1118_12_fu_1665_p2     |     *    |      0|  0|  33|           7|           7|
    |mul_ln1118_13_fu_1674_p2     |     *    |      0|  0|  33|           7|           7|
    |mul_ln1118_14_fu_1683_p2     |     *    |      0|  0|  33|           7|           7|
    |mul_ln1118_15_fu_1692_p2     |     *    |      0|  0|  33|           7|           7|
    |mul_ln1118_16_fu_1701_p2     |     *    |      0|  0|  33|           7|           7|
    |mul_ln1118_17_fu_1710_p2     |     *    |      0|  0|  33|           7|           7|
    |mul_ln1118_18_fu_1719_p2     |     *    |      0|  0|  33|           7|           7|
    |mul_ln1118_19_fu_1728_p2     |     *    |      0|  0|  33|           7|           6|
    |mul_ln1118_5_fu_1602_p2      |     *    |      0|  0|  33|           7|           7|
    |mul_ln1118_6_fu_1611_p2      |     *    |      0|  0|  33|           7|           7|
    |mul_ln1118_7_fu_1620_p2      |     *    |      0|  0|  33|           7|           7|
    |mul_ln1118_8_fu_1629_p2      |     *    |      0|  0|  33|           7|           7|
    |mul_ln1118_9_fu_1638_p2      |     *    |      0|  0|  33|           7|           7|
    |mul_ln1118_fu_1593_p2        |     *    |      0|  0|  33|           7|           7|
    |acc_0_V_fu_1754_p2           |     +    |      0|  0|  23|          16|          16|
    |acc_10_V_fu_1964_p2          |     +    |      0|  0|  23|          16|          16|
    |acc_12_V_fu_2006_p2          |     +    |      0|  0|  23|          16|          16|
    |acc_14_V_fu_2048_p2          |     +    |      0|  0|  23|          16|          16|
    |acc_16_V_fu_2090_p2          |     +    |      0|  0|  23|          16|          16|
    |acc_18_V_fu_2132_p2          |     +    |      0|  0|  23|          16|          16|
    |acc_20_V_fu_2174_p2          |     +    |      0|  0|  23|          16|          16|
    |acc_22_V_fu_2216_p2          |     +    |      0|  0|  23|          16|          16|
    |acc_24_V_fu_2258_p2          |     +    |      0|  0|  23|          16|          16|
    |acc_26_V_fu_2300_p2          |     +    |      0|  0|  23|          16|          16|
    |acc_28_V_fu_2342_p2          |     +    |      0|  0|  23|          16|          16|
    |acc_2_V_fu_1796_p2           |     +    |      0|  0|  23|          16|          16|
    |acc_30_V_fu_2384_p2          |     +    |      0|  0|  23|          16|          16|
    |acc_4_V_fu_1838_p2           |     +    |      0|  0|  23|          16|          16|
    |acc_6_V_fu_1880_p2           |     +    |      0|  0|  23|          16|          16|
    |acc_8_V_fu_1922_p2           |     +    |      0|  0|  23|          16|          16|
    |in_index_fu_1220_p2          |     +    |      0|  0|  39|           1|          32|
    |w_index_fu_1242_p2           |     +    |      0|  0|  15|           1|           6|
    |ap_condition_463             |    and   |      0|  0|   2|           1|           1|
    |icmp_ln151_fu_1248_p2        |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln168_fu_1236_p2        |   icmp   |      0|  0|  18|          27|           1|
    |ap_block_state1              |    or    |      0|  0|   2|           1|           1|
    |acc_11_V_1_fu_1970_p3        |  select  |      0|  0|  16|           1|          16|
    |acc_11_V_2_fu_1978_p3        |  select  |      0|  0|  16|           1|          16|
    |acc_13_V_1_fu_2012_p3        |  select  |      0|  0|  16|           1|          16|
    |acc_13_V_2_fu_2020_p3        |  select  |      0|  0|  16|           1|          16|
    |acc_15_V_1_fu_2054_p3        |  select  |      0|  0|  16|           1|          16|
    |acc_15_V_2_fu_2062_p3        |  select  |      0|  0|  16|           1|          16|
    |acc_17_V_1_fu_2096_p3        |  select  |      0|  0|  16|           1|          16|
    |acc_17_V_2_fu_2104_p3        |  select  |      0|  0|  16|           1|          16|
    |acc_19_V_1_fu_2138_p3        |  select  |      0|  0|  16|           1|          16|
    |acc_19_V_2_fu_2146_p3        |  select  |      0|  0|  16|           1|          16|
    |acc_1_V_1_fu_1760_p3         |  select  |      0|  0|  16|           1|          16|
    |acc_1_V_2_fu_1768_p3         |  select  |      0|  0|  16|           1|          16|
    |acc_21_V_1_fu_2180_p3        |  select  |      0|  0|  16|           1|          16|
    |acc_21_V_2_fu_2188_p3        |  select  |      0|  0|  16|           1|          16|
    |acc_23_V_1_fu_2222_p3        |  select  |      0|  0|  16|           1|          16|
    |acc_23_V_2_fu_2230_p3        |  select  |      0|  0|  16|           1|          16|
    |acc_25_V_1_fu_2264_p3        |  select  |      0|  0|  16|           1|          16|
    |acc_25_V_2_fu_2272_p3        |  select  |      0|  0|  16|           1|          16|
    |acc_27_V_1_fu_2306_p3        |  select  |      0|  0|  16|           1|          16|
    |acc_27_V_2_fu_2314_p3        |  select  |      0|  0|  16|           1|          16|
    |acc_29_V_1_fu_2348_p3        |  select  |      0|  0|  16|           1|          16|
    |acc_29_V_2_fu_2356_p3        |  select  |      0|  0|  16|           1|          16|
    |acc_31_V_1_fu_2390_p3        |  select  |      0|  0|  16|           1|          16|
    |acc_31_V_2_fu_2398_p3        |  select  |      0|  0|  16|           1|          16|
    |acc_3_V_1_fu_1802_p3         |  select  |      0|  0|  16|           1|          16|
    |acc_3_V_2_fu_1810_p3         |  select  |      0|  0|  16|           1|          16|
    |acc_5_V_1_fu_1844_p3         |  select  |      0|  0|  16|           1|          16|
    |acc_5_V_2_fu_1852_p3         |  select  |      0|  0|  16|           1|          16|
    |acc_7_V_1_fu_1886_p3         |  select  |      0|  0|  16|           1|          16|
    |acc_7_V_2_fu_1894_p3         |  select  |      0|  0|  16|           1|          16|
    |acc_9_V_1_fu_1928_p3         |  select  |      0|  0|  16|           1|          16|
    |acc_9_V_2_fu_1936_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln1265_10_fu_2167_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln1265_11_fu_2209_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln1265_12_fu_2251_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln1265_13_fu_2293_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln1265_14_fu_2335_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln1265_15_fu_2377_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln1265_1_fu_1789_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln1265_2_fu_1831_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln1265_3_fu_1873_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln1265_4_fu_1915_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln1265_5_fu_1957_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln1265_6_fu_1999_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln1265_7_fu_2041_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln1265_8_fu_2083_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln1265_9_fu_2125_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln1265_fu_1747_p3     |  select  |      0|  0|  16|           1|          16|
    |select_ln168_fu_1578_p3      |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0|1785|         455|        1181|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |acc_V_0_080_reg_766                      |   9|          2|   16|         32|
    |acc_V_10_060_reg_906                     |   9|          2|   16|         32|
    |acc_V_11_058_reg_920                     |   9|          2|   16|         32|
    |acc_V_12_056_reg_934                     |   9|          2|   16|         32|
    |acc_V_13_054_reg_948                     |   9|          2|   16|         32|
    |acc_V_14_052_reg_962                     |   9|          2|   16|         32|
    |acc_V_15_050_reg_976                     |   9|          2|   16|         32|
    |acc_V_16_048_reg_990                     |   9|          2|   16|         32|
    |acc_V_17_046_reg_1004                    |   9|          2|   16|         32|
    |acc_V_18_044_reg_1018                    |   9|          2|   16|         32|
    |acc_V_19_042_reg_1032                    |   9|          2|   16|         32|
    |acc_V_1_078_reg_780                      |   9|          2|   16|         32|
    |acc_V_20_040_reg_1046                    |   9|          2|   16|         32|
    |acc_V_21_038_reg_1060                    |   9|          2|   16|         32|
    |acc_V_22_036_reg_1074                    |   9|          2|   16|         32|
    |acc_V_23_034_reg_1088                    |   9|          2|   16|         32|
    |acc_V_24_032_reg_1102                    |   9|          2|   16|         32|
    |acc_V_25_030_reg_1116                    |   9|          2|   16|         32|
    |acc_V_26_028_reg_1130                    |   9|          2|   16|         32|
    |acc_V_27_026_reg_1144                    |   9|          2|   16|         32|
    |acc_V_28_024_reg_1158                    |   9|          2|   16|         32|
    |acc_V_29_022_reg_1172                    |   9|          2|   16|         32|
    |acc_V_2_076_reg_794                      |   9|          2|   16|         32|
    |acc_V_30_020_reg_1186                    |   9|          2|   16|         32|
    |acc_V_31_018_reg_1200                    |   9|          2|   16|         32|
    |acc_V_3_074_reg_808                      |   9|          2|   16|         32|
    |acc_V_4_072_reg_822                      |   9|          2|   16|         32|
    |acc_V_5_070_reg_836                      |   9|          2|   16|         32|
    |acc_V_6_068_reg_850                      |   9|          2|   16|         32|
    |acc_V_7_066_reg_864                      |   9|          2|   16|         32|
    |acc_V_8_064_reg_878                      |   9|          2|   16|         32|
    |acc_V_9_062_reg_892                      |   9|          2|   16|         32|
    |ap_NS_fsm                                |  15|          3|    1|          3|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                  |   9|          2|    1|          2|
    |ap_phi_mux_in_index_0_i82_phi_fu_726_p6  |  15|          3|   32|         96|
    |ap_phi_mux_w_index81_phi_fu_741_p6       |  15|          3|    6|         18|
    |in_index_0_i82_reg_722                   |   9|          2|   32|         64|
    |w_index81_reg_737                        |   9|          2|    6|         12|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 378|         83|  592|       1223|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_V_0_080_reg_766               |  16|   0|   16|          0|
    |acc_V_10_060_reg_906              |  16|   0|   16|          0|
    |acc_V_11_058_reg_920              |  16|   0|   16|          0|
    |acc_V_12_056_reg_934              |  16|   0|   16|          0|
    |acc_V_13_054_reg_948              |  16|   0|   16|          0|
    |acc_V_14_052_reg_962              |  16|   0|   16|          0|
    |acc_V_15_050_reg_976              |  16|   0|   16|          0|
    |acc_V_16_048_reg_990              |  16|   0|   16|          0|
    |acc_V_17_046_reg_1004             |  16|   0|   16|          0|
    |acc_V_18_044_reg_1018             |  16|   0|   16|          0|
    |acc_V_19_042_reg_1032             |  16|   0|   16|          0|
    |acc_V_1_078_reg_780               |  16|   0|   16|          0|
    |acc_V_20_040_reg_1046             |  16|   0|   16|          0|
    |acc_V_21_038_reg_1060             |  16|   0|   16|          0|
    |acc_V_22_036_reg_1074             |  16|   0|   16|          0|
    |acc_V_23_034_reg_1088             |  16|   0|   16|          0|
    |acc_V_24_032_reg_1102             |  16|   0|   16|          0|
    |acc_V_25_030_reg_1116             |  16|   0|   16|          0|
    |acc_V_26_028_reg_1130             |  16|   0|   16|          0|
    |acc_V_27_026_reg_1144             |  16|   0|   16|          0|
    |acc_V_28_024_reg_1158             |  16|   0|   16|          0|
    |acc_V_29_022_reg_1172             |  16|   0|   16|          0|
    |acc_V_2_076_reg_794               |  16|   0|   16|          0|
    |acc_V_30_020_reg_1186             |  16|   0|   16|          0|
    |acc_V_31_018_reg_1200             |  16|   0|   16|          0|
    |acc_V_3_074_reg_808               |  16|   0|   16|          0|
    |acc_V_4_072_reg_822               |  16|   0|   16|          0|
    |acc_V_5_070_reg_836               |  16|   0|   16|          0|
    |acc_V_6_068_reg_850               |  16|   0|   16|          0|
    |acc_V_7_066_reg_864               |  16|   0|   16|          0|
    |acc_V_8_064_reg_878               |  16|   0|   16|          0|
    |acc_V_9_062_reg_892               |  16|   0|   16|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |icmp_ln151_reg_2593               |   1|   0|    1|          0|
    |icmp_ln168_reg_2583               |   1|   0|    1|          0|
    |in_index_0_i82_reg_722            |  32|   0|   32|          0|
    |in_index_reg_2578                 |  32|   0|   32|          0|
    |mul_ln1118_10_reg_2770            |  14|   0|   14|          0|
    |mul_ln1118_11_reg_2775            |  14|   0|   14|          0|
    |mul_ln1118_12_reg_2780            |  14|   0|   14|          0|
    |mul_ln1118_13_reg_2785            |  14|   0|   14|          0|
    |mul_ln1118_14_reg_2790            |  14|   0|   14|          0|
    |mul_ln1118_15_reg_2795            |  14|   0|   14|          0|
    |mul_ln1118_16_reg_2800            |  14|   0|   14|          0|
    |mul_ln1118_17_reg_2805            |  14|   0|   14|          0|
    |mul_ln1118_18_reg_2810            |  14|   0|   14|          0|
    |mul_ln1118_19_reg_2815            |  13|   0|   13|          0|
    |mul_ln1118_5_reg_2745             |  14|   0|   14|          0|
    |mul_ln1118_6_reg_2750             |  14|   0|   14|          0|
    |mul_ln1118_7_reg_2755             |  14|   0|   14|          0|
    |mul_ln1118_8_reg_2760             |  14|   0|   14|          0|
    |mul_ln1118_9_reg_2765             |  14|   0|   14|          0|
    |mul_ln1118_reg_2740               |  14|   0|   14|          0|
    |out_index_reg_2597                |   1|   0|    1|          0|
    |out_index_reg_2597_pp0_iter2_reg  |   1|   0|    1|          0|
    |tmp_10_reg_2700                   |   7|   0|    7|          0|
    |tmp_11_reg_2705                   |   7|   0|    7|          0|
    |tmp_12_reg_2710                   |   7|   0|    7|          0|
    |tmp_13_reg_2715                   |   7|   0|    7|          0|
    |tmp_14_reg_2720                   |   7|   0|    7|          0|
    |tmp_15_reg_2725                   |   7|   0|    7|          0|
    |tmp_16_reg_2730                   |   6|   0|    6|          0|
    |tmp_1_reg_2649                    |   7|   0|    7|          0|
    |tmp_3_reg_2660                    |   7|   0|    7|          0|
    |tmp_4_reg_2665                    |   7|   0|    7|          0|
    |tmp_5_reg_2670                    |   7|   0|    7|          0|
    |tmp_6_reg_2675                    |   7|   0|    7|          0|
    |tmp_7_reg_2680                    |   7|   0|    7|          0|
    |tmp_8_reg_2685                    |   7|   0|    7|          0|
    |tmp_9_reg_2690                    |   7|   0|    7|          0|
    |tmp_s_reg_2695                    |   7|   0|    7|          0|
    |trunc_ln160_3_reg_2655            |   7|   0|    7|          0|
    |w_index81_reg_737                 |   6|   0|    6|          0|
    |w_index_reg_2588                  |   6|   0|    6|          0|
    |icmp_ln151_reg_2593               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1003|  32|  940|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------+-----+-----+------------+----------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | dense_resource | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | dense_resource | return value |
|ap_start         |  in |    1| ap_ctrl_hs | dense_resource | return value |
|ap_done          | out |    1| ap_ctrl_hs | dense_resource | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | dense_resource | return value |
|ap_idle          | out |    1| ap_ctrl_hs | dense_resource | return value |
|ap_ready         | out |    1| ap_ctrl_hs | dense_resource | return value |
|data_0_V         |  in |    6|   ap_none  |    data_0_V    |    pointer   |
|data_1_V         |  in |    6|   ap_none  |    data_1_V    |    pointer   |
|data_2_V         |  in |    6|   ap_none  |    data_2_V    |    pointer   |
|data_3_V         |  in |    6|   ap_none  |    data_3_V    |    pointer   |
|data_4_V         |  in |    6|   ap_none  |    data_4_V    |    pointer   |
|data_5_V         |  in |    6|   ap_none  |    data_5_V    |    pointer   |
|data_6_V         |  in |    6|   ap_none  |    data_6_V    |    pointer   |
|data_7_V         |  in |    6|   ap_none  |    data_7_V    |    pointer   |
|data_8_V         |  in |    6|   ap_none  |    data_8_V    |    pointer   |
|data_9_V         |  in |    6|   ap_none  |    data_9_V    |    pointer   |
|data_10_V        |  in |    6|   ap_none  |    data_10_V   |    pointer   |
|data_11_V        |  in |    6|   ap_none  |    data_11_V   |    pointer   |
|data_12_V        |  in |    6|   ap_none  |    data_12_V   |    pointer   |
|data_13_V        |  in |    6|   ap_none  |    data_13_V   |    pointer   |
|data_14_V        |  in |    6|   ap_none  |    data_14_V   |    pointer   |
|data_15_V        |  in |    6|   ap_none  |    data_15_V   |    pointer   |
|data_16_V        |  in |    6|   ap_none  |    data_16_V   |    pointer   |
|data_17_V        |  in |    6|   ap_none  |    data_17_V   |    pointer   |
|data_18_V        |  in |    6|   ap_none  |    data_18_V   |    pointer   |
|data_19_V        |  in |    6|   ap_none  |    data_19_V   |    pointer   |
|data_20_V        |  in |    6|   ap_none  |    data_20_V   |    pointer   |
|data_21_V        |  in |    6|   ap_none  |    data_21_V   |    pointer   |
|data_22_V        |  in |    6|   ap_none  |    data_22_V   |    pointer   |
|data_23_V        |  in |    6|   ap_none  |    data_23_V   |    pointer   |
|data_24_V        |  in |    6|   ap_none  |    data_24_V   |    pointer   |
|data_25_V        |  in |    6|   ap_none  |    data_25_V   |    pointer   |
|data_26_V        |  in |    6|   ap_none  |    data_26_V   |    pointer   |
|data_27_V        |  in |    6|   ap_none  |    data_27_V   |    pointer   |
|data_28_V        |  in |    6|   ap_none  |    data_28_V   |    pointer   |
|data_29_V        |  in |    6|   ap_none  |    data_29_V   |    pointer   |
|data_30_V        |  in |    6|   ap_none  |    data_30_V   |    pointer   |
|data_31_V        |  in |    6|   ap_none  |    data_31_V   |    pointer   |
|res_0_V          | out |   16|   ap_vld   |     res_0_V    |    pointer   |
|res_0_V_ap_vld   | out |    1|   ap_vld   |     res_0_V    |    pointer   |
|res_1_V          | out |   16|   ap_vld   |     res_1_V    |    pointer   |
|res_1_V_ap_vld   | out |    1|   ap_vld   |     res_1_V    |    pointer   |
|res_2_V          | out |   16|   ap_vld   |     res_2_V    |    pointer   |
|res_2_V_ap_vld   | out |    1|   ap_vld   |     res_2_V    |    pointer   |
|res_3_V          | out |   16|   ap_vld   |     res_3_V    |    pointer   |
|res_3_V_ap_vld   | out |    1|   ap_vld   |     res_3_V    |    pointer   |
|res_4_V          | out |   16|   ap_vld   |     res_4_V    |    pointer   |
|res_4_V_ap_vld   | out |    1|   ap_vld   |     res_4_V    |    pointer   |
|res_5_V          | out |   16|   ap_vld   |     res_5_V    |    pointer   |
|res_5_V_ap_vld   | out |    1|   ap_vld   |     res_5_V    |    pointer   |
|res_6_V          | out |   16|   ap_vld   |     res_6_V    |    pointer   |
|res_6_V_ap_vld   | out |    1|   ap_vld   |     res_6_V    |    pointer   |
|res_7_V          | out |   16|   ap_vld   |     res_7_V    |    pointer   |
|res_7_V_ap_vld   | out |    1|   ap_vld   |     res_7_V    |    pointer   |
|res_8_V          | out |   16|   ap_vld   |     res_8_V    |    pointer   |
|res_8_V_ap_vld   | out |    1|   ap_vld   |     res_8_V    |    pointer   |
|res_9_V          | out |   16|   ap_vld   |     res_9_V    |    pointer   |
|res_9_V_ap_vld   | out |    1|   ap_vld   |     res_9_V    |    pointer   |
|res_10_V         | out |   16|   ap_vld   |    res_10_V    |    pointer   |
|res_10_V_ap_vld  | out |    1|   ap_vld   |    res_10_V    |    pointer   |
|res_11_V         | out |   16|   ap_vld   |    res_11_V    |    pointer   |
|res_11_V_ap_vld  | out |    1|   ap_vld   |    res_11_V    |    pointer   |
|res_12_V         | out |   16|   ap_vld   |    res_12_V    |    pointer   |
|res_12_V_ap_vld  | out |    1|   ap_vld   |    res_12_V    |    pointer   |
|res_13_V         | out |   16|   ap_vld   |    res_13_V    |    pointer   |
|res_13_V_ap_vld  | out |    1|   ap_vld   |    res_13_V    |    pointer   |
|res_14_V         | out |   16|   ap_vld   |    res_14_V    |    pointer   |
|res_14_V_ap_vld  | out |    1|   ap_vld   |    res_14_V    |    pointer   |
|res_15_V         | out |   16|   ap_vld   |    res_15_V    |    pointer   |
|res_15_V_ap_vld  | out |    1|   ap_vld   |    res_15_V    |    pointer   |
|res_16_V         | out |   16|   ap_vld   |    res_16_V    |    pointer   |
|res_16_V_ap_vld  | out |    1|   ap_vld   |    res_16_V    |    pointer   |
|res_17_V         | out |   16|   ap_vld   |    res_17_V    |    pointer   |
|res_17_V_ap_vld  | out |    1|   ap_vld   |    res_17_V    |    pointer   |
|res_18_V         | out |   16|   ap_vld   |    res_18_V    |    pointer   |
|res_18_V_ap_vld  | out |    1|   ap_vld   |    res_18_V    |    pointer   |
|res_19_V         | out |   16|   ap_vld   |    res_19_V    |    pointer   |
|res_19_V_ap_vld  | out |    1|   ap_vld   |    res_19_V    |    pointer   |
|res_20_V         | out |   16|   ap_vld   |    res_20_V    |    pointer   |
|res_20_V_ap_vld  | out |    1|   ap_vld   |    res_20_V    |    pointer   |
|res_21_V         | out |   16|   ap_vld   |    res_21_V    |    pointer   |
|res_21_V_ap_vld  | out |    1|   ap_vld   |    res_21_V    |    pointer   |
|res_22_V         | out |   16|   ap_vld   |    res_22_V    |    pointer   |
|res_22_V_ap_vld  | out |    1|   ap_vld   |    res_22_V    |    pointer   |
|res_23_V         | out |   16|   ap_vld   |    res_23_V    |    pointer   |
|res_23_V_ap_vld  | out |    1|   ap_vld   |    res_23_V    |    pointer   |
|res_24_V         | out |   16|   ap_vld   |    res_24_V    |    pointer   |
|res_24_V_ap_vld  | out |    1|   ap_vld   |    res_24_V    |    pointer   |
|res_25_V         | out |   16|   ap_vld   |    res_25_V    |    pointer   |
|res_25_V_ap_vld  | out |    1|   ap_vld   |    res_25_V    |    pointer   |
|res_26_V         | out |   16|   ap_vld   |    res_26_V    |    pointer   |
|res_26_V_ap_vld  | out |    1|   ap_vld   |    res_26_V    |    pointer   |
|res_27_V         | out |   16|   ap_vld   |    res_27_V    |    pointer   |
|res_27_V_ap_vld  | out |    1|   ap_vld   |    res_27_V    |    pointer   |
|res_28_V         | out |   16|   ap_vld   |    res_28_V    |    pointer   |
|res_28_V_ap_vld  | out |    1|   ap_vld   |    res_28_V    |    pointer   |
|res_29_V         | out |   16|   ap_vld   |    res_29_V    |    pointer   |
|res_29_V_ap_vld  | out |    1|   ap_vld   |    res_29_V    |    pointer   |
|res_30_V         | out |   16|   ap_vld   |    res_30_V    |    pointer   |
|res_30_V_ap_vld  | out |    1|   ap_vld   |    res_30_V    |    pointer   |
|res_31_V         | out |   16|   ap_vld   |    res_31_V    |    pointer   |
|res_31_V_ap_vld  | out |    1|   ap_vld   |    res_31_V    |    pointer   |
+-----------------+-----+-----+------------+----------------+--------------+

