Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jul 24 19:35:58 2024
| Host         : LAPTOP-EQBIQTIM running 64-bit major release  (build 9200)
| Command      : report_methodology -file MMU_methodology_drc_routed.rpt -pb MMU_methodology_drc_routed.pb -rpx MMU_methodology_drc_routed.rpx
| Design       : MMU
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 54
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 48         |
| TIMING-20 | Warning  | Non-clocked latch             | 5          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell point_reg[3]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) point_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on addr[0] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on addr[1] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on addr[2] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on frame[0] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on frame[1] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on rst_n relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on rw_ena relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on start relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on wr_data[0] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on wr_data[1] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on wr_data[2] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on wr_data[3] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on wr_data[4] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on wr_data[5] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on wr_data[6] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on wr_data[7] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on data_table_out[0] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on data_table_out[10] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on data_table_out[11] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on data_table_out[12] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on data_table_out[13] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on data_table_out[14] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on data_table_out[15] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on data_table_out[16] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on data_table_out[17] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on data_table_out[18] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on data_table_out[19] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on data_table_out[1] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on data_table_out[20] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on data_table_out[21] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on data_table_out[22] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on data_table_out[23] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on data_table_out[2] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on data_table_out[3] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on data_table_out[4] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on data_table_out[5] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on data_table_out[6] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on data_table_out[7] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on data_table_out[8] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on data_table_out[9] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on rd_data[0] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on rd_data[1] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on rd_data[2] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on rd_data[3] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on rd_data[4] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on rd_data[5] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on rd_data[6] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on rd_data[7] relative to clock(s) sys_clk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch point_reg[0] cannot be properly analyzed as its control pin point_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch point_reg[1] cannot be properly analyzed as its control pin point_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch point_reg[2] cannot be properly analyzed as its control pin point_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch point_reg[3] cannot be properly analyzed as its control pin point_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch stop_reg cannot be properly analyzed as its control pin stop_reg/G is not reached by a timing clock
Related violations: <none>


