id	area	title	year	x	y	ix
895400	Arch	microserver + micro-switch = micro-datacenter	2017	-2.8923615367284063	13.70095805730072	895427
895554	EDA	minimization of the reconfiguration latency for the mapping of applications on fpga-based systems	2009	-2.054769054773029	13.418280594284553	895581
895959	HPC	towards early validation of firmware-based power management using virtual prototypes: a constrained random approach	2017	-2.144044582792413	13.74482721042432	895986
898153	Embedded	estimation of lower and upper bounds on the power consumption from scheduled data flow graphs	2001	-2.557815231989484	13.360051596544025	898180
898176	EDA	dynamic thermal management in 3d multi-core architecture through run-time adaptation	2011	-1.9419060466989684	14.861283283510796	898203
898328	HPC	tuning stationary iterative solvers for fault resilience	2015	-2.477607825322667	14.197584657684065	898355
899997	Arch	the icoretm 520 mhz synthesizable cpu core	2002	-2.382758211812183	13.418230621807696	900024
902316	EDA	mocsys: a multi-clock hybrid two-layer router architecture and integrated topology synthesis framework for system-level design of fpga based on-chip networks	2008	-2.5116311788531083	14.933002437477233	902343
902979	Embedded	efficient communication support in predictable heterogeneous mpsoc designs for streaming applications	2013	-1.6015100113399652	13.35450564051987	903006
903274	Arch	improving resilience to timing errors by exposing variability effects to software in tightly-coupled processor clusters	2014	-3.049460385577603	14.111221258241393	903301
905305	HPC	galaxy: a high-performance energy-efficient multi-chip architecture using photonic interconnects	2014	-2.8035681241369903	14.72241740038517	905332
905812	EDA	performance analysis and optimization of latency insensitive systems	2000	-3.254665742233997	13.559513369486794	905839
906525	Arch	cycle-accurate energy measurement and characterization with a case study of the arm7tdmi [microprocessors]	2002	-2.1053624800339064	13.847726155223533	906552
906735	Arch	the next generation 64b sparc core in a t4 soc processor	2013	-3.05468396986863	13.964925640454618	906762
908484	Arch	hexagon dsp: an architecture optimized for mobile multimedia and communications	2014	-1.6658850627751305	13.459296927842336	908511
909249	EDA	logic emulation with virtual wires	1997	-2.5128495232925507	14.994326688148673	909276
909415	Arch	reconfigurable energy efficient near threshold cache architectures	2008	-1.517123223676991	14.908910127494256	909442
910437	EDA	exploiting three-dimensional (3d) memory stacking to improve image data access efficiency for motion estimation accelerators	2010	-2.1978304524891725	13.710074638132873	910464
910521	Arch	simultaneous multi layer access: a high bandwidth and low cost 3d-stacked memory interface	2015	-1.4414652587231729	15.000027451988108	910548
910677	HPC	modeling the traffic effect for the application cores mapping problem onto nocs	2005	-2.0756759895305956	15.068849684110868	910704
913142	EDA	application-specific heterogeneous network-on-chip design	2014	-1.5636323440932125	14.639705058992734	913169
913630	Arch	the case for vliw-cmp as a building block for exascale	2016	-1.574331134444389	14.081102620172034	913657
913678	EDA	stripe: signal selection for runtime power estimation	2017	-1.8247981121958727	13.833401941896545	913705
914034	EDA	distributed memory interface synthesis for network-on-chips with 3d-stacked drams	2012	-1.7103395670686132	14.292084754875615	914061
914526	Mobile	etude et conception d'un réseau sur puce dynamiquement adaptable pour la vision embarquée. (dynamically adaptable network-on-chip for embedded vision systems)	2011	-2.138647851786152	13.480108982176654	914553
915109	EDA	exploiting stt-nv technology for reconfigurable, high performance, low power, and low temperature functional unit design	2014	-2.0666755059305917	14.547011039497082	915136
915583	EDA	a folded wireless network-on-chip using graphene based thz-band antennas	2017	-2.8100535691552166	15.01840567549654	915610
917007	Arch	bandarb: mitigating the effects of thermal and process variations in silicon-photonic network	2015	-2.850172900786848	15.03746236063958	917034
917015	EDA	system management recovery protocol for mpsocs	2017	-3.3485164655320414	13.51180964756907	917042
917532	EDA	fpga emulation methodology for fast and accurate power estimation of embedded processors	2017	-2.2850187935545696	13.352249461649187	917559
917822	Visualization	techniques for virtual hardware on a dynamically reconfigurable processor - an approach to tough cases	2004	-1.4981501761261191	13.307611830803143	917849
918838	EDA	a quantitative prediction model for hardware/software partitioning	2007	-2.6986653476269504	13.254329451533115	918865
919023	Embedded	parallel embedded systems: where real-time and low-power meet.	2008	-1.6947338852636844	13.324069091659505	919050
919124	Arch	the powerpc 603 microprocessor: a high performance, low power, superscalar risc microprocessor	1994	-2.71336766368931	13.392332750926556	919151
919554	EDA	timing variation-aware task scheduling and binding for mpsoc	2009	-1.6335770641993106	14.670263178589295	919581
919596	EDA	integrated hardware-software co-synthesis for design of embedded systems under power and latency constraints	2001	-1.91054945261724	13.569764351311855	919623
919864	EDA	networks-on-chip for fpgas: hard, soft or mixed?	2014	-2.820546314342522	14.552624532071832	919891
920057	Arch	variable-pipeline-stage router	2013	-2.7721219833317816	14.994565598178218	920084
920902	EDA	energy behaviour of nuca caches in cmps	2011	-1.4833941495467535	15.000084861422485	920929
921058	EDA	advancing supercomputer performance through interconnection topology synthesis	2008	-1.955997339864544	14.909514186349282	921085
921654	Embedded	design style case study for embedded multi media compute nodes	2004	-1.5669384518847935	13.6731828739311	921681
922031	HPC	lightweight and accurate silent data corruption detection in ordinary differential equation solvers	2016	-2.622422917444205	14.286941493771732	922058
922523	EDA	fpga and asic square root designs for high performance and power efficiency	2013	-2.001881660232785	13.804728469629131	922550
922806	Arch	unconventional signal processing architecture for reconfigurable on-chip communication systems	2015	-1.9808941072520396	14.572351613912867	922833
923459	EDA	on adapting power estimation models for embedded soft-core processors	2007	-2.308621426136376	13.464555463991784	923486
923776	EDA	smart search space reduction for approximate computing: a low energy hevc encoder case study	2017	-2.1296012733895417	13.236197211922846	923803
923781	EDA	tackling qos-induced aging in exascale systems through agile path selection	2014	-2.2865091601022787	14.975643384889748	923808
923852	Embedded	on synthesizing a reliable multiprocessor for embedded systems	2010	-3.1723517616080734	13.74051415257357	923879
924477	Arch	a parallel embedded-processor architecture for atm reassembly	1999	-2.2017240964134808	14.553542265276242	924504
924652	Embedded	accelerating embedded software power profiling using run-time power emulation	2009	-2.374357057157501	13.337652181213768	924679
924756	EDA	cache partitioning strategies for 3-d stacked vector processors	2010	-1.4987681599262899	14.603846577118802	924783
926770	EDA	influence of traffic correlation on the performance of network-on-chip designs	2010	-2.9968454504556474	14.810496068134539	926797
927697	Arch	a 5.8 pj/op 115 billion ops/sec, to 1.78 trillion ops/sec 32nm 1000-processor array	2016	-2.9582776409186144	13.69607716699201	927724
928463	EDA	accurate asynchronous network-on-chip simulation based on a delay-aware model	2010	-2.4240062776724223	14.718660910587962	928490
929014	EDA	design and analysis of location caches in a noc-based chip multiprocessor system	2010	-1.8060321273466755	14.65467356887088	929041
929945	EDA	softcore processor optimization according to real-application requirements	2013	-2.321594207301541	13.346286998132722	929972
931195	Arch	efficient architectures through application clustering and architectural heterogeneity	2006	-1.5673518864478817	13.827954021548807	931222
931701	EDA	capps: a framework for power–performance tradeoffs in bus-matrix-based on-chip communication architecture synthesis	2010	-2.347923497282081	13.881105411478543	931728
931935	EDA	toward approximate computing for coarse-grained reconfigurable architectures	2018	-1.9505251783890816	13.3833122308673	931962
932140	EDA	switchable cache: utilising dark silicon for application specific cache optimisations	2016	-1.4491831709178415	14.377116818522197	932167
932670	Arch	challenges in high speed interface testing	2005	-2.990225316512016	14.105334747472039	932697
932966	HPC	modular multi-ported sram-based memories	2014	-2.412392637531141	13.276186757077847	932993
933043	Arch	fpga implementation of an asip for high throughput dft/dct 1d/2d engine	2011	-2.4487186018839444	13.319954151025131	933070
933853	Arch	renoc: a network-on-chip architecture with reconfigurable topology	2008	-2.2937708956076044	14.958154045707845	933880
933957	EDA	designing high-performance, power-efficient nocs with embedded silicon-in-silica nanophotonics	2015	-2.91428069181765	14.875631549982536	933984
934265	EDA	a fault tolerant noc architecture using quad-spare mesh topology and dynamic reconfiguration	2013	-2.754883759065401	15.049631198685775	934292
934348	EDA	design-time application mapping and platform exploration for mp-soc customised run-time management	2007	-1.4317581902000682	13.74838540930594	934375
936012	EDA	design trade off and performance analysis of router architectures in network-on-chip	2015	-2.0230999620359302	14.978713084262585	936039
936317	EDA	scc thermal model identification via advanced bias-compensated least-squares	2013	-2.8543047112625617	13.944084658199305	936344
936408	EDA	multi-granularity noc simulation framework for early phase exploration of sdr hardware platforms	2009	-2.09537577253278	13.797602029316936	936435
936573	EDA	a formal approach to robustness maximization of complex heterogeneous embedded systems	2006	-1.6372558977905585	13.906738246615822	936600
936989	EDA	memory bank customization and assignment in behavioral synthesis	1999	-1.7813459163683925	13.71287544010999	937016
937888	Arch	the combined input-output queued crossbar architecture for high-radix on-chip switches	2015	-2.429943890778735	14.99686777948941	937915
938449	Arch	technologies for low latency interconnection switches	1989	-2.7307131586307727	14.271504744313802	938476
939944	Arch	a 98 gmacs/w 32-core vector processor in 65nm cmos	2011	-2.02396111987324	14.04306815905998	939971
942150	HPC	fault tolerant cholesky factorization on gpus	2018	-2.5596023403740595	14.200921958762345	942177
943110	EDA	compiler-directed memory hierarchy design for low-energy embedded systems	2013	-1.6239814382731337	13.525065040399554	943137
943392	Arch	intra mode power saving methodology for cgra-based reconfigurable processor architectures	2016	-1.440467714751536	13.968317620340748	943419
943453	HPC	a fault-tolerant pe array based matrix multiplier design	2012	-1.794739957441058	13.69705709879107	943480
945388	EDA	performance improvement of configurable processor architectures using a variable clock period	2005	-2.6947850774341697	13.364206496522641	945415
945864	EDA	pipelined multipliers and fpga architectures	1999	-2.741308545858597	14.074085593712287	945891
946176	Visualization	a power model for routers: modeling alpha 21364 and infiniband routers	2003	-1.9124205866250323	15.028664811631765	946203
946423	EDA	adaptive online performance and power estimation framework for dynamic reconfigurable embedded systems	2011	-1.5353086589907203	13.770432488696256	946450
947630	EDA	heuristics for routing and spiral run-time task mapping in noc-based heterogeneous mpsocs	2013	-1.8838595287167497	14.582995699936054	947657
947796	Arch	a communication and configuration controller for noc based reconfigurable data flow architecture	2009	-2.4280053105664683	13.578181908638165	947823
948019	EDA	intra-chip wireless interconnect: the road ahead	2017	-3.284987191916031	13.838355677473247	948046
949047	Arch	a preliminarily evaluation of peach3: a switching hub for tightly coupled accelerators	2014	-1.7989490030695134	14.315368245550694	949074
949139	EDA	block-enabled memory macros: design space exploration and application-specific tuning	2004	-2.22830174128655	13.518490147614298	949166
949736	Arch	thermally adaptive cache access mechanisms for 3d many-core architectures	2016	-1.9088913400872816	14.958914284239617	949763
951480	EDA	system-level process variability compensation on memory organizations. on the scalability of multi-mode memories	2009	-1.5139079678420997	14.89253314760119	951507
954243	Arch	design guidelines for embeded nocs on fpgas	2016	-1.9383618465721884	15.029109750104608	954270
954660	EDA	maximizing power state cross coverage in firmware-based power management	2019	-1.9653603169698768	14.081904376396027	954687
954968	Arch	memory optimization in single chip network switch fabrics	2002	-2.2097354791089807	14.805761200489556	954995
955318	EDA	system-level design techniques for energy-efficient embedded systems	2004	-3.1081349364709867	13.529882053310388	955345
955371	Theory	simulating a lags processor to consider variable latency on l1 d-cache	2010	-2.119768444816553	14.245568263494865	955398
955579	Arch	qosinnoc: analysis of qos-aware noc architectures for mixed-criticality applications	2018	-2.3449253687277474	14.430073730378178	955606
956155	EDA	co-processing with dynamic reconfiguration on heterogeneous mpsoc: practices and design tradeoffs (abstract only)	2014	-1.4697466698950548	13.544286344989546	956182
957257	EDA	heterogeneous multi-core architectures with dynamically reconfigurable processors for wimax transmitter	2009	-1.5579517189256804	13.924353102939634	957284
957261	Arch	ibm's es/9000 model 982's fault-tolerant design for consolidation	1994	-3.2447532646497232	13.635828902041009	957288
957436	EDA	predictive models for multimedia applications power consumption based on use-case and os level analysis	2009	-1.9689782315466708	13.237389795629095	957463
957935	Arch	design and evaluation of virtual channel-based optical-electrical interface for optical network-on-chip	2014	-2.4546779615363663	15.06152554939055	957962
958919	EDA	ultrasmall: the smallest mips soft processor	2014	-2.3065375233624237	13.395790942061765	958946
959031	HPC	scalability study on mesh based network on chip	2008	-2.164248348725835	14.628524751895476	959058
959347	EDA	fast and accurate power annotated simulation: application to a many-core architecture	2013	-1.7185040325040388	13.823852847763995	959374
960736	EDA	an efficient hierarchical banking structure for algorithmic multiported memory on fpga	2017	-2.157996891914111	13.38449240741301	960763
961491	AI	machine learning approach to generate pareto front for list-scheduling algorithms	2016	-1.9134395719218371	13.455542985750613	961518
962089	EDA	design and implementation of dual processor block with shared external cache memory	1997	-1.6000759690409954	13.50034986292701	962116
962586	EDA	application-specific cross-layer optimization based on predictive variable-latency vlsi design	2015	-2.670881117984328	14.458977594742985	962613
962768	EDA	optimized and dependable router suitable for dynamic networks on chip	2014	-2.567101900941142	15.036716518867355	962795
962799	Arch	modeling and analysis of thermal effects in optical networks-on-chip	2011	-2.9288730458400853	14.898199703281245	962826
963015	EDA	low power rtl exploration mechanism based on the cache parameters	2009	-1.5614203070348796	13.877291956997652	963042
963615	EDA	improved resource sharing for fpga dsp blocks	2016	-1.7337442588629863	13.431905333234134	963642
966774	Embedded	distributed power management of real-time applications on a gals multiprocessor soc	2015	-1.9664385693724704	14.2258850798018	966801
967119	EDA	an on-chip network fabric supporting coarse-grained processor array	2013	-2.751828709053068	14.189275014330956	967146
967725	DB	power optimization of an 8051-compliant ip microcontroller	2005	-2.7377623880430164	13.581212045316247	967752
967776	Embedded	software implementation of wimax on the sandbridge sandblaster platform	2006	-2.3615038506771158	13.369738485193215	967803
968669	EDA	self-optimization of mpsocs targeting resource efficiency and fault tolerance	2009	-1.7096061703998664	13.732520924578102	968696
969027	EDA	dark silicon aware runtime mapping for many-core systems: a patterning approach	2015	-1.53372172695418	15.057127384378884	969054
969946	Arch	software-defined massive multicore networking via freespace optical interconnect	2013	-2.2025481021745965	14.582754925481195	969973
971389	EDA	multi-core architecture design for ultra-low-power wearable health monitoring systems	2012	-2.2150194217153985	14.082044884082462	971416
973449	EDA	optimization of receiver fifo for ieee 802.3ba 40gbase pcs sub layer	2016	-2.628834449469276	14.618425916949858	973476
973543	EDA	the trimedia processor: the price-performance challenge for media processing	2001	-2.5343157733619868	13.21539977609863	973570
973858	EDA	a new bus assignment in a designed shared bus switch fabric	1999	-2.87682102559807	13.647793019621933	973885
973873	EDA	mesh routing topologies for multi-fpga systems	1994	-2.4276948525011446	15.01032384184432	973900
974025	EDA	polynomial-time algorithm for on-chip scratchpad memory partitioning	2003	-1.5833360205295959	13.735492968231972	974052
975761	Networks	a fault-tolerant 2*2 switching element for switching networks	1997	-3.0889248272645933	14.835872941319911	975788
977086	EDA	energy and performance models for clocked and asynchronous communication	2003	-3.1274932449173147	14.123461629116685	977113
977263	EDA	design of optimal architectures using homogeneous routers for application specific network on chip	2008	-2.3303746881236265	14.801057247956948	977290
978392	EDA	high level hardware/software communication estimation in shared memory architecture	2005	-1.6802598677974119	15.073691277163231	978419
978418	Arch	unified architecture level energy-efficiency metric	2002	-2.284206701689913	13.773233599086964	978445
978573	EDA	a design framework to efficiently explore energy-delay tradeoffs	2001	-1.7470968055374123	13.724681944975623	978600
978958	Arch	a networks-on-chip architecture design space exploration - the lib	2009	-2.645310816132832	13.472352352564366	978985
980051	Networks	programmable packet scheduling.	2016	-1.92047503381112	14.909128528370033	980078
980735	EDA	design of multiwave computing circuits based on a modle of integrated opto-electronic devices	1994	-2.899703349123376	14.032161444077547	980762
980780	HPC	two-steps into energy consumption optimisation due to the mapping of multimedia application to network on chip architecture	2016	-2.0528533066645025	14.11505359553322	980807
981616	EDA	ctherm: an integrated framework for thermal-functional co-simulation of systems-on-chip	2015	-2.988830242780592	13.706159293937011	981643
982442	EDA	fbnoc: fpga-based network on chip emulator for full-system architectural simulation of many-core systems	2018	-2.0105800975752195	14.389800707487725	982469
982457	Embedded	hnocs: modular open-source simulator for heterogeneous nocs	2012	-1.7850426674182531	14.91779500051575	982484
983404	HPC	technologies for exascale systems	2011	-3.000611824519537	13.567129480616709	983431
983475	EDA	an efficient run-time router for connecting modules in fpgas	2008	-2.299469737289939	13.697811876993786	983502
983803	Arch	design and evaluation of a novel ecu architecture for secure and dependable automotive cps	2017	-2.676952070575289	13.313291271536105	983830
984827	EDA	architectural modifications to improve floating-point unit efficiency in fpgas	2006	-1.9163441524773144	13.203865582361546	984854
986222	EDA	a hierarchical modeling framework for on-chip communication architectures	2002	-2.422526396015364	13.345592306711914	986249
987643	Embedded	resource-aware optimization of modular, cascade detection systems	2016	-1.6131500515208392	14.195638850074193	987670
988678	Networks	design and evaluation of a distributed asynchronous vlsi crossbar switch controller for a packet switched supercomputer network	1991	-2.1064261449439496	14.498435636107429	988705
989119	Arch	improving gpu robustness by making use of faulty parts	2011	-3.295385233506692	13.872131897921165	989146
989292	HPC	a star network approach in heterogeneous multiprocessors system on chip	2012	-1.9443122128342292	14.334459603236912	989319
989645	EDA	reconfigurable in-memory computing with resistive memory crossbar	2016	-2.0255712882724564	13.708996395590901	989672
989745	HPC	partitioning strategies of wavelength-routed optical networks-on-chip for laser power minimization	2015	-2.935546609033128	14.237351054528027	989772
990216	Arch	low cost arbitration method for arbitrarily scalable multiprocessor systems	2008	-1.709106896468264	13.85689531444514	990243
990358	Embedded	energy profiling of fpga-based phy-layer building blocks encountered in modern wireless communication systems	2014	-2.534478029878326	13.950638383869073	990385
990408	EDA	a 1.6 ghz quad-core application processor manufactured in 32 nm high-k metal gate process for smart mobile devices	2013	-3.088769561267192	14.060708896824815	990435
992837	Arch	generic monitoring and management infrastructure for 3d noc-bus hybrid architectures	2012	-2.3735075678783666	15.032368352553313	992864
993295	Arch	energy characterization of a tiled architecture processor with on-chip networks	2003	-2.305796560505877	13.664792946822445	993322
993388	Arch	flash: foresighted latency-aware scheduling heuristic for processors with customized datapaths	2004	-1.6970637102861514	13.93664112510889	993415
993547	Arch	an empirical comparison of algorithmic, instruction, and architectural power prediction models for high performance embedded dsp processors	1998	-2.294863465991877	13.286654020779764	993574
993769	EDA	a multi-core reconfigurable architecture for ultra-low power bio-signal analysis	2016	-1.5323023539345957	13.705055699879539	993796
994088	Arch	hierarchical network-on-chip for embedded many-core architectures	2010	-1.6553714800536017	14.653921398697412	994115
994325	EDA	communication on a segmented bus	2004	-2.2215993007391424	14.129351693198867	994352
994394	EDA	mapping a real-time video algorithm to a context-switched fpga	1997	-2.3692310677703854	13.4817854543524	994421
995831	EDA	on-chip communication architecture exploration: a quantitative evaluation of point-to-point, bus, and network-on-chip approaches	2007	-2.0669787066090377	14.223808483686678	995858
996242	EDA	energy aware task scheduling for soft real time systems using an analytical approach for energy estimation	2013	-1.5919370736565157	14.27071047838293	996269
996345	Arch	pinned to the walls — impact of packaging and application properties on the memory and power walls	2011	-3.3027228545976097	13.549392588259463	996372
996965	Arch	medium-grain cells for reconfigurable dsp hardware	2007	-2.6969789005699285	13.297272270712506	996992
997529	Arch	design of interconnection networks	2007	-1.9069898199712296	14.269812756324015	997556
997939	Embedded	evaluation and superiority analysis of a decentralized task control mechanism for dependable real-time soc architectures	2013	-2.4905435790336705	13.3256848265626	997966
998128	EDA	embedded dram-based memory customization for low-cost fft processor design	2017	-2.2240997629580965	13.918652736625015	998155
998183	HPC	saft-phenic: a thermal-aware microring fault-resilient photonic noc	2018	-2.914128130680261	15.0356854875753	998210
998720	HPC	high performance interconnects - enabling next generation supercomputing clusters	2006	-3.2870728290842837	14.142697433842342	998747
999029	EDA	comparison of an æthereal network on chip and traditional interconnects - two case studies	2006	-2.658712951499137	13.818546824617858	999056
999087	HPC	ulp-srp: ultra low power samsung reconfigurable processor for biomedical applications	2012	-2.2502355378262977	13.944985675690221	999114
999276	EDA	hardware implementation of processor allocation schemes for mesh-based chip multiprocessors	2010	-2.0632839466340527	13.966799480659528	999303
999469	EDA	hardware-software co-synthesis of heterogeneous embedded computer systems	2006	-1.4984306575385726	13.359936142828152	999496
999851	EDA	two efficient synchronous <--> asynchronous converters well-suited for networks-on-chip in gals architectures	2008	-3.1900453798944564	13.75855519401659	999878
1000170	EDA	powertap: all-digital power meter modeling for run-time power monitoring	2018	-2.526391846162505	14.167137390996134	1000197
1000352	Arch	thermal-aware energy minimization of 3d-stacked l3 cache with error rate limitation	2011	-1.4566896119323307	15.093525448755255	1000379
1001440	EDA	a technique for noc routing based on hybrid particle swarm optimization algorithm	2009	-2.174278334224025	14.89166845380547	1001467
1002016	EDA	tast profiler and low energy asynchronous design methodology	2004	-2.244080753236384	13.592232283732974	1002043
1002459	Security	internal corporative security: protocols preventing leakage of sensitive information and assuring authorized network traffic in the domain of gaussian integers	2009	-3.3614393599205306	13.970713508149785	1002486
1002957	EDA	design of hardware accelerator for lempel-ziv 4 (lz4) compression	2017	-1.4869026693846619	13.318016391808696	1002984
1002982	Arch	energy-proportional photonic interconnects	2016	-2.6703379103359093	14.817518801254046	1003009
1003228	EDA	the design of compressed memory system for depth data in 3d rendering processors	2010	-1.4573546756390146	14.053460566201535	1003255
1003239	EDA	packet-switched on-chip interconnection network for system-on-chip applications	2005	-2.7215694131023165	14.586119610867295	1003266
1004463	Arch	utilization aware power management in reliable and aggressive chip multi processors	2016	-1.4600324711443549	14.992558536519152	1004490
1004858	Arch	high-performance architecture using fast dynamic reconfigurable accelerators	2018	-1.9378045732578064	14.010817941426025	1004885
1004927	EDA	low power dual core microcontroller	2010	-3.121709114663597	13.4097338125711	1004954
1005184	EDA	communication-aware custom topology generation for vfi network-on-chip	2014	-2.130404247916289	14.666778797247913	1005211
1005604	EDA	bandwidth-constrained mapping of cores onto noc architectures	2004	-2.221851282066342	15.09616522896752	1005631
1005885	Robotics	comparison between heterogeneous mesh-based and tree-based application specific fpga	2011	-3.1366260625768296	14.728563244145244	1005912
1005966	EDA	a genetic algorithm based optimization method for low vertical link density 3-dimensional networks-on-chip many core systems	2012	-2.487420941973035	14.700496023768466	1005993
1006212	HCI	latency-constrained, power-optimized noc design for a 4g soc: a case study	2011	-2.319558303985982	14.880020167020175	1006239
1007761	EDA	a high level synthesis design flow with a novel approach for efficient design space exploration in case of multi-parametric optimization objective	2010	-2.48588237481534	13.237779672985686	1007788
1007911	EDA	optimal dependability and fine granular error resilience methodology for reconfigurable systems	2018	-2.1739162261568565	13.451445711940865	1007938
1008574	EDA	high-level synthesis heuristics for run-time reconfigurable architectures	2007	-2.353545406914789	13.275058287009065	1008601
1008956	Mobile	pulse interspersing in static multipath chip environments for impulse radio communications	2016	-3.212108938311246	14.861719778556152	1008983
1009554	EDA	alleviate chip i/o pin constraints for multicore processors through optical interconnects	2015	-3.1525390432593903	14.749103933660493	1009581
1010592	EDA	design space exploration for efficient resource utilization in coarse-grained reconfigurable architecture	2010	-1.6990659787121316	13.371821558052151	1010619
1010647	Arch	a 48-core ia-32 processor in 45 nm cmos using on-die message-passing and dvfs for performance and power scaling	2011	-2.7944227723222403	14.396875746676686	1010674
1011213	Arch	a reconfigurable tree architecture with multistage interconnection network	1990	-2.5051122425421712	14.765657363255794	1011240
1011973	EDA	an fpga architecture with enhanced datapath functionality	2003	-2.465840831911042	13.21513037235802	1012000
1011983	EDA	fine-grained power managed dual-thread vector scalar unit for the first-generation cell processor	2005	-2.5940858308200667	13.41235212868228	1012010
1012416	EDA	an efficient approach for in-place scheduling of path metric update in viterbi decoders	2000	-2.9165271360095137	13.651600230395387	1012443
1013026	EDA	system-level power-performance trade-offs in task scheduling for dynamically reconfigurable architectures	2003	-1.4754250352662197	14.526414891701615	1013053
1014523	EDA	on combining temporal partitioning and sharing of functional units in compilation for reconfigurable architectures	2003	-2.0787503940477823	13.330632077369895	1014550
1015146	EDA	advanced power management techniques: going beyond intelligent shutdown	2003	-1.881225442102556	14.521759916039102	1015173
1018284	EDA	spc: an approach to guarantee performance in cost oriented mapping algorithm for noc architectures	2013	-1.4630110525174191	14.694583134285253	1018311
1018468	Arch	reconfigurable silicon-photonic network with improved channel sharing for multicore architectures	2015	-2.6059327408343504	14.959112021126199	1018495
1018478	Embedded	runtime scheduling, allocation, and execution of real-time hardware tasks onto xilinx fpgas subject to fault occurrence	2013	-3.010236937974077	13.37547384922803	1018505
1019235	Arch	a gracefully degrading and energy-efficient modular router architecture for on-chip networks	2006	-2.5757508566735448	15.05865443067584	1019262
1019270	EDA	a scalable reconfiguration mechanism for fast dynamic reconfiguration	2008	-1.6998017826893674	13.758583386518072	1019297
1019428	EDA	designing a 3d tree-based fpga: optimization of butterfly programmable interconnect topology using 3d technology	2013	-2.939901808054963	14.718023827494221	1019455
1020208	Arch	on the design of reconfigurable crossbar switch for adaptable on-chip topologies in programmable noc routers	2009	-2.033124611339161	14.863569958507506	1020235
1021001	EDA	addressing partitioning issues in parallel circuit simulation	2014	-1.9099822061802407	13.395741618026188	1021028
1022077	HPC	a high performance bus and cache controller for powerpc multiprocessing systems	1995	-1.6990693869046891	13.512264765437624	1022104
1022495	EDA	an noc simulator that supports deflection routing, gpu/cpu integration, and co-simulation	2016	-1.7731012418916134	14.930092639158733	1022522
1022760	EDA	design and simulation tools for embedded nocs on fpgas	2015	-2.745244067534547	13.280739315089425	1022787
1023338	Arch	virtualization architecture for noc-based reconfigurable systems	2015	-1.4682854784085617	13.68342520358185	1023365
1027128	EDA	how datapath allocation affects controller delay	1994	-2.4303376449476968	13.369529169292347	1027155
1028011	Arch	flattening: an efficient approach to improving the performance of conventional mins	2015	-3.1070379844855243	14.880986676582582	1028038
1028048	EDA	power reduction in network equipment through adaptive partial reconfiguration	2007	-3.2307712720931088	13.350010471702529	1028075
1028419	Arch	fault-resilient noc router with transparent resource allocation	2017	-3.0620803227331828	14.758344505870893	1028446
1028604	Arch	thermal/performance characterization of cmps with 3d-stacked drams under synergistic voltage-frequency control of cores and drams	2015	-2.1614985086975045	14.904845801727767	1028631
1029218	HPC	fault tolerant preconditioned conjugate gradient for sparse linear system solution	2012	-1.8398947734875817	13.863492013737295	1029245
1029632	EDA	selective abstraction for estimating extra-functional properties in networks-on-chips using archon framework	2017	-2.27860452847488	13.391472941029726	1029659
1029822	Arch	resource conscious diagnosis and reconfiguration for noc permanent faults	2016	-3.3227013842915936	14.725899329913831	1029849
1030039	EDA	applying partial reconfiguration to networks-on-chips	2006	-2.2325463211168075	13.54959594695232	1030066
1030522	EDA	the research of an embedded processor element for multimedia domain	2007	-2.1221540340955976	13.55107732782047	1030549
1031965	EDA	architectural enhancement of leon3 processor for real time and feedback applications	2016	-1.7618863761528902	13.726977041264295	1031992
1032145	Embedded	predictability for timing and temperature in multiprocessor system-on-chip platforms	2013	-2.4682441306619305	13.690824321874738	1032172
1032889	EDA	reliability-aware system synthesis	2007	-1.4295988719426829	14.235403718214764	1032916
1033857	EDA	topology selection for energy minimization in embedded networks	2003	-2.631231302039583	14.037453617152975	1033884
1036183	EDA	reconfigurable photonic switching: towards all-optical fpgas	2013	-3.0937737922094066	14.573333902753198	1036210
1037065	EDA	system level synthesis for ultra low-power wireless sensor nodes	2010	-2.7075286816504596	14.397436981443295	1037092
1037155	HPC	a high-throughput and low-latency interconnection network for multi-core clusters with 3-d stacked l2 tightly-coupled data memory	2012	-2.6882477109609093	14.53374865230944	1037182
1038434	EDA	3d reconfigurable power switch network for demand-supply matching between multi-output power converters and many-core microprocessors	2013	-1.9011996521270624	14.935405309288964	1038461
1039320	HPC	performance evaluation of nano-on-chip interconnect for socs	2014	-2.8559878670501075	13.35764149803262	1039347
1040216	EDA	the optimization of interconnection networks in fpgas	2010	-2.6102522624671765	13.696316220282695	1040243
1043341	Mobile	performance evaluation of fir filter after implementation on different fpga and soc and its utilization in communication and network	2017	-2.8600314722815487	13.778570406810749	1043368
1043993	EDA	optimized design of a human intranet network	2017	-2.878116195570881	13.294243904908127	1044020
1044311	Robotics	exploiting redundant computation in communication-avoiding algorithms for algorithm-based fault tolerance	2016	-2.11822186191793	13.973330840752235	1044338
1045220	EDA	3d many-core microprocessor power management by space-time multiplexing based demand-supply matching	2015	-1.8454597849334968	15.034896123521175	1045247
1045895	EDA	optimization of dynamic memory managers for embedded systems using grammatical evolution	2009	-1.51436557727762	13.412395415453744	1045922
1046076	EDA	configurable network-on-chip router macrocells	2016	-2.929366745757588	14.097251472707345	1046103
1049671	DB	area-efficient reconfigurable architecture for media processing	2008	-2.0606421861443924	13.338591316700175	1049698
1049810	EDA	empower: fpga based emulation of dynamic power management algorithms for multi-core systems on chip (abstract only)	2012	-1.5222471441360768	13.61015590337847	1049837
1050156	Arch	steep-slope devices: from dark to dim silicon	2013	-2.6550693470641233	14.017821359555846	1050183
1051848	Embedded	an efficient technique of application mapping and scheduling on real-time multiprocessor systems for throughput optimization	2016	-1.5688161856128875	13.407620953214035	1051875
1052228	EDA	energy-efficiency comparison of multi-layer deposited nanophotonic crossbar interconnects	2017	-2.941810360550275	15.099950287567895	1052255
1053007	EDA	idle energy minimization by mode sequence optimization	2007	-1.6824274187709298	14.714879900232631	1053034
1053270	Arch	cross-layer reliability modeling and optimization: compiler and run-time system interactions	2016	-2.547931885068539	13.987146280902321	1053297
1053314	Visualization	3.4 a 10nm finfet 2.8ghz tri-gear deca-core cpu complex with optimized power-delivery network for mobile soc performance	2017	-3.1910729616604785	13.911116267302285	1053341
1053615	EDA	an fpga software defined radio platform with a high-level synthesis design flow	2013	-2.8492051096366566	13.668519829911075	1053642
1054082	EDA	demonstrating hw–sw transient error mitigation on the single-chip cloud computer data plane	2015	-3.2210484385317795	14.353785889408547	1054109
1054553	Embedded	data cache-energy and throughput models: design exploration for embedded processors	2009	-1.6545063526552528	13.94714769955951	1054580
1055583	HPC	power-aware performance increase via core/uncore reinforcement control for chip-multiprocessors	2012	-1.4315147891451103	14.91844072519458	1055610
1057337	EDA	connection of h.264/avc hardware ips using a specific networks-on-chip	2015	-2.205889287107993	13.444142081124436	1057364
1057592	EDA	a framework for modeling and estimating the energy dissipation of vliw-based embedded systems	2002	-1.7785307516919109	13.402339166348202	1057619
1057680	Arch	lossless layout image compression algorithms for electron-beam direct-write lithography	2015	-2.2009260864554334	13.514308309478409	1057707
1057691	HPC	application-based fault tolerance techniques for fully protecting sparse matrix solvers	2017	-2.909448405518422	14.160312207663855	1057718
1057909	Arch	architectural impacts of rfiop: rf to address i/o pad and memory controller scalability	2018	-2.7923558070110697	14.695423548923962	1057936
1058485	EDA	a methodology for cognitive noc design	2016	-2.2388467302677157	14.662621958950567	1058512
1060152	Arch	exploiting fixed programs in embedded systems: a loop cache example	2002	-1.4871402544549903	13.431978410763815	1060179
1060226	EDA	energy profiling for mplatform	2009	-1.662658436352883	14.523531886438148	1060253
1061341	Arch	frequency and voltage planning for multi-core processors under thermal constraints	2008	-1.7983774793223282	14.973938934047954	1061368
1061527	EDA	enhancing performance sustainability of fault tolerant routing algorithms in noc-based architectures	2011	-3.2198602293192016	14.503415788706885	1061554
1061826	HPC	low-power cache with successive tag comparison algorithm	2003	-2.2329259886757966	14.129904538681188	1061853
1063772	EDA	system-level design space exploration of dynamic reconfigurable architectures	2008	-1.9503371116495	13.471232794678832	1063799
1063799	EDA	cross-layer racetrack memory design for ultra high density and low power consumption	2013	-3.222679166351828	14.311474524102971	1063826
1063960	EDA	a simulation environment for design space exploration for asymmetric 3d-network-on-chip	2016	-2.237681175733791	13.736875295661044	1063987
1064903	EDA	take the highway: design for embedded nocs on fpgas	2015	-2.3617852358874347	14.939296460421765	1064930
1065701	EDA	topology-aware floorplanning for 3d application-specific network-on-chip synthesis	2013	-2.781601660832225	14.65781379153109	1065728
1067698	EDA	application-aware deadlock-free oblivious routing based on extended turn-model	2011	-1.9912688198896924	15.033826182522883	1067725
1067947	Arch	do we need wide flits in networks-on-chip?	2013	-2.423100332752171	15.083760225076174	1067974
1069339	Arch	microfluidic system protocols for integrated on-chip communications and cooling	2017	-3.09314420688564	14.818322689805068	1069366
1069776	Arch	processor power estimation techniques: a survey	2014	-1.9471153318490184	13.771800119878984	1069803
1072282	EDA	post-fabrication reconfiguration for power-optimized tuning of optically connected multi-core systems	2012	-3.2647246755473143	14.821669433329498	1072309
1073439	Visualization	a fast architecture exploration method for high throughput ieee 802.11e mac implementation using systemc	2010	-2.450873387174485	13.841995211815085	1073466
1074864	EDA	analysis and approximation for bank selection instruction minimization on partitioned memory architecture	2010	-1.828309392705746	13.871623481417082	1074891
1075430	EDA	communication network reconfiguration overhead optimization in programmable processor array architectures	2008	-2.384905112025664	14.251445880207498	1075457
1076431	Arch	customizing an open source processor to fit in an ultra-low power cluster with a shared l1 memory	2014	-1.6512782938953954	14.427657488545446	1076458
1077047	Embedded	an energy-aware self-adaptive system-on-chip architecture for real-time harris corner detection with multi-resolution support	2017	-1.5068284701086847	14.317263885780747	1077074
1077490	DB	communications issues in data engineering: 'have bandwidth-will move data'	1989	-1.9756184965837267	15.016130761018575	1077517
1077783	EDA	r2noc: dynamically reconfigurable routers for flexible networks on chip	2010	-2.334547407596834	13.48395575055702	1077810
1077903	HPC	throughput computing	2004	-2.8971978943423378	13.48753302197304	1077930
1078002	Arch	fifo power optimization for on-chip networks	2004	-2.2378145977227293	14.98929796011472	1078029
1078060	EDA	an 8.69 mvertices/s 278 mpixels/s tile-based 3d graphics soc hw/sw development for consumer electronics	2009	-2.880049614657925	13.360078079916908	1078087
1079127	EDA	an architectural co-synthesis algorithm for distributed, embedded computing systems	1997	-1.7313664449014292	13.503083091774714	1079154
1079398	EDA	testing winoc-enabled multicore chips with bist for wireless interconnects	2018	-2.765656589560985	14.90248651362468	1079425
1079602	EDA	heterogeneous modelling of an optical network-on-chip with systemc	2005	-2.746213397149207	13.611482649324962	1079629
1080671	EDA	fpga placement and routing	2017	-2.49691922589128	13.696401059452489	1080698
1081207	Arch	design trade-offs in customized on-chip crossbar schedulers	2010	-2.1815014537054926	14.894122171591851	1081234
1081803	Arch	the effectiveness of configuration merging in point-to-point networks for module-based fpga reconfiguration	2008	-2.656228869220956	13.415880921462678	1081830
1082438	EDA	swiftgpu: fostering energy efficiency in a near-threshold gpu through a tactical performance boost	2016	-1.6345136512752942	14.958056457515106	1082465
1083527	Arch	on the performance exploration of 3d nocs with resistive-open tsvs	2015	-3.0732788961871496	14.618371873704886	1083554
1083670	EDA	algorithm for automated custom network-on-chip topologies design	2013	-2.9688891047125288	13.530642606064776	1083697
1083671	EDA	floorplanning and topology synthesis for application-specific network-on-chips	2013	-2.785888366370848	14.775562652632814	1083698
1083809	Arch	a technique for interrupt distribution in a multiprocessor system	1982	-1.8957458322316552	13.492589451480393	1083836
1084168	Arch	aurora: a thermally resilient photonic network-on-chip architecture	2012	-2.9356798270883906	14.975059704856957	1084195
1084538	EDA	network-on-chip design and synthesis outlook	2008	-3.1316599393421964	13.433277988020876	1084565
1085033	Arch	design and analysis of 3d-maps (3d massively parallel processor with stacked memory)	2015	-3.1975724545221844	14.149665554444894	1085060
1085345	Visualization	data multicasting procedure for increasing configuration speed of coarse grain reconfigurable devices	2007	-2.3919957444697992	14.324489015005215	1085372
1085721	EDA	collaborative hardware/software partition of coarse-grained reconfigurable system using evolutionary ant colony optimization	2008	-1.9112473160903576	13.384568043460765	1085748
1085929	Embedded	measurements analysis of the software-related power consumption in microprocessors	2004	-1.60575575261572	14.045596087413664	1085956
1086242	EDA	a clustering- and probability-based approach for time-multiplexed fpga partitioning	1998	-1.5304596240129769	14.32996651938844	1086269
1087133	Arch	advanced multicore systems-on-chip	2017	-2.8604351405117683	13.273071585329294	1087160
1087313	Arch	atac: improving performance and programmability with on-chip optical networks	2010	-2.7684103351078666	14.101758202025135	1087340
1087319	HPC	parallel vs. serial on-chip communication	2008	-2.9802618122056685	14.923739279880385	1087346
1087663	EDA	low-swing interconnect interface circuits	1998	-2.849179518298224	14.014928422520919	1087690
1088076	Arch	uc-photon: a novel hybrid photonic network-on-chip for multiple use-case applications	2010	-2.487334213927935	14.65134292129888	1088103
1088088	EDA	fracturable dsp block for multi-context reconfigurable architectures	2017	-2.2307658391798277	13.749637624791966	1088115
1088103	EDA	guest editors' introduction: computing in the dark silicon era	2017	-3.300865573230561	13.647557365729892	1088130
1089541	EDA	a decomposition-based reliability and makespan optimization technique for hardware task graphs	2018	-1.82233483102892	14.218265828062382	1089568
1090806	EDA	energy efficient mimo processing: a case study of opportunistic run-time approximations	2014	-1.8046458072768008	14.272043819008498	1090833
1090882	EDA	efficient sat-based application mapping and scheduling on multiprocessor systems for throughput maximization	2015	-1.5588811951125177	13.433642359617355	1090909
1091065	EDA	low-power video decoding system using a reconfigurable processor	2012	-1.7427682601275831	13.336464858534193	1091092
1091143	EDA	an adaptable task manager for reconfigurable architecture kernels	2009	-1.4746769430899955	13.224678502972202	1091170
1093218	Arch	prediction of high-performance on-chip global interconnection	2009	-2.8590457120826285	14.89759446597404	1093245
1094786	Arch	how device properties influence energy-delay metrics and the energy-efficiency of parallel computations	2015	-1.7947642995194404	14.328793833560686	1094813
1095071	EDA	dynamic power management of an amba-based platform in systemc	2003	-2.037402897895728	13.738329611491238	1095098
1095119	Mobile	a multi-level validation methodology for wireless network applications *	2004	-2.4838574436697356	13.331916477296883	1095146
1095356	EDA	proposal of vliw architecture for application specific processors with built-in-self-repair facility via variable accuracy arithmetic	2007	-2.694941648429892	13.291242151726554	1095383
1096296	Embedded	scalable, robust, fault-tolerant parallel qr factorization	2016	-2.2139730710821848	14.094379809295145	1096323
1096318	HPC	m06 - issues for the future of supercomputing: impact of moore's law and architecture on application performance	2006	-2.993907750635714	13.241809686667507	1096345
1096606	EDA	an accurate and flexible early memory system power evaluation approach using a microcomponent method	2016	-2.5502902118648527	13.55256742776009	1096633
1096973	Arch	identifying optimal generic processors for biomedical implants	2010	-2.2754880495503653	13.78869328640773	1097000
1097422	EDA	power profiling-guided floorplanner for 3d multi-processor systems-on-chip	2012	-2.1057124613691194	14.815932222184005	1097449
1098578	EDA	energy-efficient gpu design with reconfigurable in-package graphics memory	2012	-2.0124073353806238	14.11224951224166	1098605
1099030	HPC	a novel efficient fpga architecture for hmmer acceleration	2012	-1.961307389644708	13.66791369620322	1099057
1099638	HPC	emerging trends in design and applications of memory-based computing and content-addressable memories	2015	-2.9633685156308904	13.565507449148365	1099665
1099696	EDA	frequency optimization objective during system prototyping on multi-fpga platform	2013	-2.672178613727973	14.319276459778528	1099723
1100061	EDA	area-constrained technology mapping for in-memory computing using reram devices	2017	-1.6341807423528936	13.810774377957554	1100088
1100595	Arch	nuplet: a photonic based multi-chip nuca architecture	2017	-2.4961934927397613	14.563038648714445	1100622
1101629	Arch	program-counter-less bit-serial field-programmable vlsi processor with mesh-connected cellular array structure	2004	-3.0380294027923362	13.378733069031744	1101656
1102111	Arch	multimedia applications of microprocessor with embedded dram	1998	-2.9267173158299213	13.595598634749708	1102138
1102386	EDA	packet process with deficit round robin asic for atm/ethernet bridge	2015	-3.0437013153290806	14.526157396642287	1102413
1105800	HPC	optimizing gpu energy efficiency with 3d die-stacking graphics memory and reconfigurable memory interface	2013	-1.7382944888111889	14.33980567791358	1105827
1105822	HPC	transparent optical networks for high-performance distributed computing	1995	-3.1333063227302382	14.877655667838047	1105849
1106034	Arch	ni + router microarchitecture for noc-based communication systems	2016	-2.311002232818901	14.660528403212085	1106061
1106243	EDA	exploiting multiple switch libraries in topology synthesis of on-chip interconnection network	2010	-2.6907064377836707	14.545900656779622	1106270
1107021	EDA	a design space exploration methodology for customizing on-chip communication architectures: towards fractal nocs	2015	-2.159677158954385	14.74119468774188	1107048
1108186	EDA	an energy-efficient reconfigurable fft/ifft processor based on a multi-processor ring	2004	-2.6330993066749566	13.535016534435202	1108213
1108956	Arch	interconnect customization for a coarse-grained reconfigurable fabric	2007	-2.0389603782833947	13.474596796938664	1108983
1110249	Arch	a dependable high performance wafer scale architecture for embedded signal processing	1998	-2.619001107403636	13.587220235935039	1110276
1110386	EDA	hierarchical loop partitioning for rapid generation of runtime configurations	2009	-1.8093288041986215	13.370358536875221	1110413
1111386	Arch	a three dimensional register file for superscalar processors	1995	-3.0689620229137846	13.461011505623754	1111413
1111853	EDA	interconnection alternatives for hierarchical monitoring communication in parallel socs	2010	-2.143458396242436	14.753105549135213	1111880
1111917	EDA	accuracy-aware processor customisation for fixed-point arithmetic	2015	-2.5799362397467367	13.23219960028117	1111944
1114676	EDA	system interconnect design exploration for embedded mpsocs	2011	-2.304741364216793	13.969820733996112	1114703
1114742	EDA	cidpro: custom instructions for dynamic program diversification	2018	-2.0263686829355434	13.748565689765478	1114769
1116928	EDA	improved reconfigurable hyper-pipeline soft-core processor on fpga for simd	2017	-1.6618213703155569	13.301428877407119	1116955
1117757	HPC	design space exploration of 3d network-on-chip: a sensitivity-based optimization approach	2018	-2.587910892646797	14.917504755067489	1117784
1117835	Arch	routed inter-alu networks for ilp scalability and performance	2003	-2.2754654651055266	15.00314604771985	1117862
1118015	EDA	an application-specific design methodology for on-chip crossbar generation	2007	-2.7349155269067205	14.175337860305483	1118042
1118670	Arch	leakage energy estimates for hpc applications	2013	-1.4596207178499976	15.015065657638145	1118697
1118767	EDA	macrocell architectures for product term embedded memory arrays	2001	-2.422365499709407	13.679559987490489	1118794
1119185	Arch	channel characterization for chip-scale wireless communications within computing packages	2018	-2.9659294611817457	15.105993576595356	1119212
1119845	EDA	a chip-stacked memory for on-chip sram-rich socs and processors	2009	-1.7921868610671403	13.39221936357019	1119872
1120108	EDA	a precise high-level power consumption model for embedded systems software	2011	-1.729565515061113	13.802910512173796	1120135
1121175	EDA	a new heterogeneous tree-based application specific fpga and its comparison with mesh-based application specific fpga	2012	-3.106782960784661	14.735685591547801	1121202
1122234	EDA	power efficient mediaprocessors: design space exploration	1999	-2.0420187533513627	13.246441402233565	1122261
1122258	Embedded	synthesis of fault-tolerant and real-time microarchitectures	1994	-3.0985113121787964	13.454747043371574	1122285
1123008	EDA	architectures and circuits for software-defined radios: scaling and scalability for low cost and low energy	2007	-2.7649867512165747	14.273506310461814	1123035
1123886	HPC	fault resilience of the algebraic multi-grid solver	2012	-2.479892884193833	14.198800296881574	1123913
1125667	EDA	open-people: open power and energy optimization platform and estimator	2010	-2.2387690478797206	13.675955838015726	1125694
1125709	EDA	design and experimentation with low-power morphable multipliers	2011	-2.9384769409664955	13.686853749080575	1125736
1126085	EDA	multi-optical network-on-chip for large scale mpsoc	2010	-3.039371987754244	14.150100419459298	1126112
1126148	EDA	mapping and topology customization approaches for application-specific stnoc designs	2007	-2.364441181875774	14.544120745508382	1126175
1126758	EDA	bus bandwidth monitoring, prediction and control	2015	-2.08384866600422	14.157181954445946	1126785
1127316	EDA	multiple clock domain synchronization for network on chip architectures	2007	-2.673885315886084	14.617725672043429	1127343
1127354	EDA	parallel-genetic-algorithm-based hw/sw partitioning	2006	-1.7187031758560731	13.81286594897676	1127381
1127407	EDA	design space pruning through hybrid analysis in system-level design space exploration	2012	-1.9568788978670555	13.211023165412442	1127434
1128102	Arch	silicon vlsi processing architectures incorporating integrated optoelectronic devices	1995	-3.190364067928696	14.023959167290075	1128129
1129496	Vision	graphein: a novel optical high-radix switch architecture for 3d integration	2016	-2.6711239844608454	15.014425074147574	1129523
1131278	Arch	cmos floating-point unit for the s/390 parallel enterprise server g4	1997	-2.1742716366018864	13.220181476964893	1131305
1131339	HPC	a bandwidth accurate, flexible and rapid simulating multi-hmc modeling tool	2017	-2.462620928181403	14.035862542481961	1131366
1131574	EDA	improved delay and process variation tolerant clock tree network in ultra-large circuits using hybrid rf/metal clock routing	2014	-2.8354678609802666	15.013952558442874	1131601
1131794	EDA	a multiobjective reconfiguration-aware scheduler for fpga-based heterogeneous architectures	2015	-1.6453405508495145	13.63450931596051	1131821
1132547	EDA	power / capacity scaling: energy savings with simple fault-tolerant caches	2014	-1.7799101079566249	14.941696202962005	1132574
1133827	Arch	a scalable and fast microprocessor design space exploration methodology	2015	-1.9633968790303749	13.283967914430391	1133854
1134197	EDA	design of a low power network interface for network on chip	2013	-2.26636491159473	14.831695977212537	1134224
1134217	Robotics	procedure call duplication: minimization of energy consumption with constrained error detection latency	2001	-3.1389307674955567	14.050307603791714	1134244
1134588	EDA	on rtl to tlm abstraction to benefit simulation performance and modeling productivity in noc design exploration	2014	-2.4799476558613622	13.253518237225617	1134615
1135616	EDA	dram or no-dram? exploring linear solver architectures for image domain warping in 28 nm cmos	2015	-2.2769444958751603	13.89885316232928	1135643
1136368	EDA	design and implementation of a reconfigurable heterogeneous multiprocessor soc	2006	-1.8795598623790573	13.471564860857404	1136395
1136382	EDA	application-driven synthesis of memory-intensive systems-on-chip	1999	-1.5363619100852663	13.79548361252698	1136409
1136553	EDA	a structural customization approach for low power embedded systems design	2010	-2.295668960648405	13.335450149218747	1136580
1136792	EDA	off-line placement of hardware tasks on fpga	2009	-1.5631468151348256	13.780475936232587	1136819
1137227	EDA	on-line reconfigurable xgft network-on-chip designed for improving the fault-tolerance and manufacturability of the mpsoc chips	2006	-3.1419114669484403	14.854789738097685	1137254
1137246	EDA	impact of 3d ic on noc topologies: a wire delay consideration	2013	-2.6229756465023937	14.966991130891829	1137273
1138251	EDA	dynamic and on-line design space exploration for reconfigurable architectures	2007	-1.6575876270743766	13.22892464685394	1138278
1138446	EDA	runlength compression techniques for fpga configurations	1999	-1.5519548107621444	13.844217575103462	1138473
1139538	EDA	data-reuse-driven energy-aware cosynthesis of scratch pad memory and hierarchical bus-based communication architecture for multiprocessor streaming applications	2008	-1.6392130842661952	14.444479723281924	1139565
1139544	EDA	an accurate analytical design model for multithreaded network processors	2016	-2.476296802897112	13.462559753416285	1139571
1140952	Embedded	energy profiling of fpga designs	2014	-2.3454092773217856	13.636155746736007	1140979
1141263	HPC	power/performance/thermal design-space exploration for multicore architectures	2008	-1.7603274010390573	14.232215498561963	1141290
1141549	Arch	mocres: an area-efficient multi-clock on-chip network for reconfigurable systems	2007	-2.6828196320669258	15.015584700590296	1141576
1141557	EDA	fast partial reconfiguration on sram-based fpgas: a frame-driven routing approach	2018	-2.8103714030312963	13.417151902048321	1141584
1141776	Embedded	hardware-software co-synthesis of fault-tolerant real-time distributed embedded systems	1995	-1.6142401852279835	13.458800373964467	1141803
1142365	HPC	pathscale infinipath: a first look	2005	-2.3008111750343785	14.746723693481329	1142392
1142527	EDA	energy and delay-aware mapping for real-time digital processing system on network on chip platforms	2010	-2.1044032094751253	14.629662410578316	1142554
1142922	Arch	a locally reconfigurable network-on-chip architecture and application mapping onto it	2014	-2.4681944409867014	14.950936768668043	1142949
1143154	Embedded	correctness of a fault-tolerant real-time scheduler and its hardware implementation	2008	-2.8980036034917718	13.45294136793216	1143181
1144101	Embedded	a cooperative management scheme for power efficient implementations of real-time operating systems on soft processors	2008	-1.5531116559628797	14.413222524748445	1144128
1144227	Mobile	an empirical feasibility study of 4g’s key technologies	2008	-3.1883746377230207	14.392718040421839	1144254
1145049	EDA	power management for fpgas: power-driven design partitioning	2004	-1.475900122455154	14.724519713147581	1145076
1145068	EDA	efficient system-level mapping from streaming applications to fpgas (abstract only)	2013	-1.482387632697468	13.253133657695114	1145095
1145229	EDA	dark silicon aware multicore systems: employing design automation with architectural insight	2014	-2.9924520805857373	13.672876740806524	1145256
1146033	Arch	cacti 7: new tools for interconnect exploration in innovative off-chip memories	2017	-1.8675091394948309	14.640561454347024	1146060
1146430	EDA	networks-on-chip: architectures, design methodologies, and case studies	2012	-2.2860564431501	15.026301614889276	1146457
1146432	Arch	m32r/d-integrating dram and microprocessor	1997	-2.623327404795728	13.271747974480533	1146459
1146874	EDA	ultrascale+ mpsoc and fpga families	2015	-2.9416813437163807	13.400952703347045	1146901
1147369	EDA	response surface modeling for design space exploration of embedded system	2011	-1.6677744330109214	13.211437883121985	1147396
1149053	Arch	opensmart: single-cycle multi-hop noc generator in bsv and chisel	2017	-2.696875021230121	14.820288217453122	1149080
1149546	Embedded	a requirements-driven reconfigurable soc communication infrastructure design flow	2008	-2.0517972144383663	13.373445155714991	1149573
1149675	HPC	towards practical algorithm based fault tolerance in dense linear algebra	2016	-2.1395743041000874	14.036613494586135	1149702
1150171	Arch	faster ram tackles data and marketplace bottlenecks	2002	-2.7861484811710984	13.535457553581535	1150198
1150555	EDA	area and power modeling methodologies for networks-on-chip	2006	-2.5842989200789743	14.493976928837451	1150582
1152019	EDA	transient error management for partially adaptive router in network-on-chip (noc)	2012	-3.243233276259317	14.856347940028506	1152046
1153347	HPC	using dynamic task level redundancy for openmp fault tolerance	2012	-2.892925389945592	14.03386613334301	1153374
1154231	EDA	configuration sharing to reduce reconfiguration overhead using static partial reconfiguration	2008	-1.5613303179531235	13.580406180937624	1154258
1154320	Robotics	fpga based hardware acceleration of sensor matrix	2016	-2.469030590507008	14.095163686030386	1154347
1154743	EDA	wireless noc as interconnection backbone for multicore chips: promises and challenges	2012	-2.8195673789880438	14.982790689491544	1154770
1155444	EDA	a nuca model for embedded systems cache design	2005	-2.0727701156073306	14.26605516184681	1155471
1156207	Arch	a reconfigurable simt processor for mobile ray tracing with contention reduction in shared memory	2013	-2.3372629296359313	14.255582306945096	1156234
1158593	HPC	software-defined board- and chip-level optical interconnects for multi-socket communication and disaggregated computing	2017	-2.552188972915638	14.824923826204948	1158620
1159277	EDA	an iterative algorithm for hardware-software partitioning, hardware design space exploration and scheduling	2000	-1.500505010194764	13.349761086868662	1159304
1159975	EDA	fpga implementation of a fault-tolerant application-specific noc design	2016	-3.293584580764791	14.781321702293479	1160002
1160132	Networks	the basejump manycore accelerator network	2018	-2.805362990346108	13.404465380135246	1160159
1160241	EDA	anynoc: new network on a chip switching using the shared-memory and output-queue techniques for complex internet of things systems	2017	-2.1907944348730157	15.076888624365774	1160268
1161155	EDA	high level power estimation models for fpgas	2011	-2.159064888448888	13.539317657328803	1161182
1161529	HPC	a vlsi self-compacting buffer for damq communication switches	1998	-2.067123500564316	14.390768025024883	1161556
1162262	EDA	reliability and makespan optimization of hardware task graphs in partially reconfigurable platforms	2017	-1.8118820335964092	14.292949773884445	1162289
1162365	EDA	performance and energy consumption characterization and modeling of video decoding on multi-core heterogenous soc and their applications	2015	-1.8422320987443739	13.681977656922387	1162392
1162632	Arch	algorithm-based fault tolerance for many-core architectures	2010	-3.0332906321400923	13.967022863394721	1162659
1162836	Embedded	run-time fpga reconfiguration for power-/cost-optimized real-time systems	2003	-1.9598629983819489	13.327688078491265	1162863
1162893	EDA	optical interconnects for parallel systems: demonstration on an optical link with multiple-quantum-well opto-electronic arrays	1992	-3.1075913390669663	13.243776819735153	1162920
1163026	EDA	optimization of electronic power consumption in wireless sensor nodes	2005	-2.8992177220578985	13.899542381582279	1163053
1163146	EDA	application-specific network-on-chip synthesis with flexible router placement	2013	-2.484239692031481	14.689823441189759	1163173
1163234	Arch	systematic customization of on-chip crossbar interconnects	2007	-2.327647195167767	14.5692173606367	1163261
1163881	Arch	high-throughput switch-based interconnect for future socs	2003	-2.8259960882921864	14.611122988644777	1163908
1165295	EDA	on-chip scan-based test strategy for a dependable many-core processor using a noc as a test access mechanism	2010	-3.2272339071031757	13.443877473144386	1165322
1165997	EDA	spectra: a framework for thermal reliability management in silicon-photonic networks-on-chip	2016	-2.761753356419271	14.946713186828378	1166024
1166034	EDA	network-aware design-space exploration of a power-efficient embedded application	2012	-1.5596514452207333	15.107890747900784	1166061
1166460	Arch	area efficient remote code execution platform with on-demand instruction manager for cloud-connected code executable iot devices	2017	-1.6805912917261738	14.085647016196079	1166487
1167136	EDA	a power-aware mapping approach to map ip cores onto nocs under bandwidth and latency constraints	2010	-2.3456721047859768	14.941588182130413	1167163
1167953	EDA	a novel reconfigurable scratchpad memory for audio applications on cost-effective soc	2010	-1.5405986538257832	13.359418322170885	1167980
1168041	EDA	compacting test responses for deeply embedded soc cores	2003	-2.5691343737966843	13.33279864124116	1168068
1168533	EDA	floorplan-aware hierarchical noc topology with gals interfaces	2012	-2.4205538522336347	14.859896902307222	1168560
1169825	EDA	system-level power estimation with on-chip bus performance monitoring units in pku-dspii soc	2012	-2.4160838756225007	13.749503459419145	1169852
1170619	EDA	an energy scalable functional unit for sensor signal processing	2007	-2.8977598521318977	14.42851894274743	1170646
1172307	EDA	dynoc: a dynamic infrastructure for communication in dynamically reconfugurable devices	2005	-2.306816582582324	14.513180940470527	1172334
1172713	HPC	optimized task graph mapping on a many-core neuromorphic supercomputer	2017	-1.4781128299687316	14.409011007493081	1172740
1175988	Arch	performance implications of nocs on 3d-stacked memories: insights from the hybrid memory cube	2018	-2.289005814500652	14.445360996775847	1176015
1176061	EDA	reducing interconnection cost in coarse-grained dynamic computing through multistage network	2008	-1.8795314899336908	13.666226240612726	1176088
1177280	EDA	design of application-specific 3d networks-on-chip architectures	2008	-2.7088964015109234	14.726957669184392	1177307
1179359	EDA	performance and energy benefits of instruction set extensions in an fpga soft core	2006	-1.5466157283569772	13.286689490196492	1179386
1180180	Vision	practical and theoretical considerations on low-power probability-codes for networks-on-chip	2010	-2.6193020775068896	14.230573351937672	1180207
1180202	Embedded	rtnoc: a simulation tool for real-time communication scheduling on networks-on-chips	2008	-1.4414434354880812	15.114839907729989	1180229
1180487	Arch	composable system resources as an architecture for networked systems	2001	-1.4355380751440847	13.941839470368276	1180514
1181180	Arch	a new reconfigurable hardware architecture for high throughput networking applications and its design methodology	2003	-1.9930883512189543	13.579710035704322	1181207
1181212	EDA	approxann: an approximate computing framework for artificial neural network	2015	-2.5307469250780392	13.722622468041356	1181239
1182156	Arch	nocs simulation framework for omnet++	2011	-2.0985634966247937	13.581304356908536	1182183
1182601	EDA	high density, low energy, magnetic tunnel junction based block rams for memory-rich fpgas	2016	-2.273752381417541	14.584261187086467	1182628
1182755	EDA	multi-objective design exploration approach for ravenscar real-time systems	2018	-1.579318409624674	13.869867230322473	1182782
1184266	EDA	analysis of the thermal impact of source-code transformations in embedded-processors	2006	-2.127831952601129	13.747597419261599	1184293
1184733	Arch	making wide-issue vliw processors viable on fpgas	2012	-2.29545024914474	13.378518031122713	1184760
1185127	Arch	prime: a novel processing-in-memory architecture for neural network computation in reram-based main memory	2016	-2.617892708760745	13.97632165680758	1185154
1185570	Arch	a comparison of dag and mesh topologies for coarse-grain reconfigurable array	2012	-2.4668299851483435	13.360175420285008	1185597
1187948	EDA	scalable multi-fpga platform for networks-on-chip emulation	2007	-2.1978717744354563	13.318250608909926	1187975
1188450	EDA	a detailed router for field-programmable gate arrays	1992	-2.429637700520825	15.062110222953505	1188477
1188548	Arch	application adaptive energy efficient clustered architectures	2004	-1.541642250927431	14.80933355819023	1188575
1188726	Arch	3d logarithmic interconnect: stacking multiple l1 memory dies over multi-core clusters	2013	-2.7662866651568048	14.73409067913636	1188753
1189254	EDA	power estimation and power measurement of xilinx virtex fpgas: trade-offs and limitations	2003	-2.599038170147812	13.298505897173257	1189281
1189634	EDA	smart driver for power reduction in next generation bistable electrophoretic display technology	2007	-3.114912251415034	14.26219348982658	1189661
1189751	Arch	a power-configurable bus for embedded systems	2002	-1.999273150276331	13.81945216255859	1189778
1191147	EDA	a dependency aware task partitioning and scheduling algorithm for hardware-software codesign on mpsocs	2012	-1.4518749448355222	13.907242432754018	1191174
1191340	EDA	variability-aware and fault-tolerant self-adaptive applications for many-core chips	2013	-3.133444201864694	14.058276978736687	1191367
1192076	Arch	an on-line test solution for addressing interconnect shorts in on-chip networks	2016	-2.693229499559186	14.443626646367733	1192103
1192554	HPC	power consumption in parallel and distributed simulations	2017	-2.7650783556865877	13.745381571440205	1192581
1192614	HPC	thermal aware scheduling and mapping of multiphase applications onto chip multiprocessor	2016	-1.529581298764172	15.050483510648967	1192641
1194407	Arch	a survey of techniques for modeling and improving reliability of computing systems	2016	-3.0732603832968315	14.020445335672314	1194434
1195798	EDA	minimizing dsp block usage through multi-pumping	2015	-2.9411120592438595	13.388354885690756	1195825
1197714	EDA	field programmable gate array implementation of spectrum allocation technique for cognitive radio networks	2015	-1.8616291427821692	13.735419632646213	1197741
1197835	Arch	performance analysis of bus-based interconnects for a run-time reconfigurable co-processor platform	2008	-1.8824722949706745	14.938823931622704	1197862
1197903	Embedded	capturing true workload dependency of bti-induced degradation in cpu components	2016	-1.5365880844841069	15.01624148284024	1197930
1198243	EDA	an 80-tile 1.28tflops network-on-chip in 65nm cmos	2007	-3.28704738492272	14.562197624067345	1198270
1198607	EDA	application-driven power efficient alu design methodology for modern microprocessors	2013	-3.0468122176229726	13.246068622328892	1198634
1199846	EDA	energy aware routing of multi-level network-on-chip traffic	2016	-1.9530022353893624	15.076669548109336	1199873
1199919	EDA	system-level exploration of run-time clusterization for energy-efficient on-chip communication	2009	-1.7074274688065163	14.872496431975815	1199946
1200042	Arch	a unified evaluation framework for coarse grained reconfigurable array architectures	2007	-2.04183181954809	13.307767643473472	1200069
1202210	EDA	noc topologies exploration based on mapping and simulation models	2007	-2.191778360294248	15.067679240935107	1202237
1202698	HPC	enhanced reliability in tiled manycore architectures through transparent task relocation	2012	-2.1420163511587287	14.434732600731866	1202725
1203416	EDA	a xirisc-based soc for embedded dsp applications	2004	-2.348908081852238	13.328279312837383	1203443
1203492	EDA	tlm2.0 based timing accurate modeling method for complex noc systems	2010	-2.8085977118641092	13.897171105509672	1203519
1203790	Arch	3d die-stacked dram thermal management via task allocation and core pipeline control	2018	-1.4346245842441498	14.022221001048234	1203817
1206128	EDA	power-efficient reconfiguration control in coarse-grained dynamically reconfigurable architectures	2009	-2.169524756282449	13.702255805961185	1206155
1206745	EDA	a 56gb/s burst-mode nrz optical receiver with 6.8ns power-on and cdr-lock time for adaptive optical links in 14nm finfet cmos	2018	-3.0856479446726013	14.811825088829927	1206772
1208626	Embedded	hw/sw architecture for soft-error cancellation in real-time operating system	2007	-3.0764395955087958	13.715423336594114	1208653
1209690	EDA	efficient thermal placement of standard cells in 3d ics using a force directed approach	2003	-2.9768532933009637	13.357684314896328	1209717
1209962	EDA	high-performance on-chip network platform for memory-on-processor architectures	2011	-2.4828389269300737	14.806209361922038	1209989
1210024	EDA	a routing architecture exploration for coarse-grained reconfigurable architecture with automated seu-tolerance evaluation	2010	-2.5136718697149094	13.830630989356987	1210051
1210419	EDA	power scalable processing using distributed arithmetic	1999	-2.6550599706425686	13.214599309735437	1210446
1210896	Embedded	performance debugging of real-time systems using multicriteria schedulability analysis	2007	-1.506476161377585	13.27447933876585	1210923
1210996	EDA	design-space exploration of resource-sharing solutions for custom instruction set extensions	2009	-1.794631080535403	13.656967259604569	1211023
1211176	EDA	timing analysis of network on chip architectures for mp-soc platforms	2005	-3.0124303689929115	13.72121334891593	1211203
1211463	EDA	an analytical method for evaluating network-on-chip performance	2010	-1.8400331004119923	13.815944486186948	1211490
1212416	EDA	multi-mode pipelined mpsocs for streaming applications	2013	-1.6687533333081184	13.549900098319814	1212443
1212491	EDA	fault tolerance on nocs	2013	-2.376279282608772	14.373088678167514	1212518
1212692	EDA	exploiting antenna directivity in wireless noc architectures	2016	-2.8391587035369046	15.006075566005812	1212719
1212934	Arch	udirec: unified diagnosis and reconfiguration for frugal bypass of noc faults	2013	-3.2194766582154473	14.816888861267536	1212961
1214565	Arch	architecture of the scalable communications core	2007	-1.8858345998661368	14.582009206521006	1214592
1214880	Robotics	parameter-optimized simulated annealing for application mapping on networks-on-chip	2012	-2.860752423474298	13.640169845460038	1214907
1216188	Arch	design and analysis of a low power vliw dsp core	2006	-2.368968412094599	13.347547050849414	1216215
1217092	EDA	multi-layer dependability: from microarchitecture to application level	2014	-2.7653787472623157	13.524748411014734	1217119
1217882	EDA	static task-scheduling algorithms for battery-powered dvs systems	2005	-2.2057370242920995	14.876473093306824	1217909
1217993	Arch	analyse verschiedener architekturvarianten des coreva-vliw-prozessors	2016	-1.939159182325428	13.540460986716148	1218020
1218160	EDA	performance of partial reconfiguration in fpga systems: a survey and a cost model	2011	-2.169650526880287	13.572633095420434	1218187
1218483	EDA	pareto-optimization framework for automated network-on-chip design	2018	-2.017807221792094	13.966558031686757	1218510
1218661	EDA	modeling of interconnection networks in massively parallel processor architectures	2007	-2.160334862279888	13.729808344897725	1218688
1218955	Arch	a dspstone benchmark of codel's automated clock gating platform	2007	-2.8268762708607227	13.220346305018984	1218982
1219446	EDA	a mixed-clock issue queue design for globally asynchronous, locally synchronous processor cores	2003	-2.8133098077518435	14.283407486253244	1219473
1219742	Arch	guest editorial: special issue on design and programming of signal processors for multimedia communication	2008	-3.1763900248202988	13.309199255188187	1219769
1220287	Logic	analysis of scheduled latency insensitive systems with periodic clock calculus	2010	-3.087128266428397	14.163413858802981	1220314
1220414	EDA	harp: hard-wired routing pattern fpgas	2005	-2.9265130139561446	13.565149698310766	1220441
1220596	Arch	exploiting inherent information redundancy to manage transient errors in noc routing arbitration	2011	-3.324415657319556	14.84278202355617	1220623
1221145	EDA	area-io dram/logic integration with system-in-a-package (sip)	2005	-3.0053929154858268	13.962777109456287	1221172
1221208	EDA	mtnet: design and optimization of a wireless soc test framework	2006	-2.4725531973945105	15.083313292980767	1221235
1222455	HPC	biologically-inspired massively-parallel architectures - computing beyond a million processors	2009	-2.287279256017856	14.71757139210889	1222482
1222792	EDA	a pre-rtl floorplanner tool for automated cmp design space exploration with thermal awareness	2016	-3.0369306504424376	13.711804087266215	1222819
1224135	Embedded	flash memory-based development platform for homecare devices	2008	-1.6409063682974674	14.366928475012331	1224162
1225448	EDA	memory-aware mapping and scheduling of tasks and communications on many-core soc	2012	-1.6024779293638762	14.175719435761039	1225475
1226186	EDA	sfpga — a scalable switch based fpga architecture and design methodology	2008	-2.2302333393072042	14.92383511836877	1226213
1226306	EDA	efficient exploration of bus-based system-on-chip architectures	2006	-2.075105724549145	13.483191354746392	1226333
1226819	EDA	gemfi: a fault injection tool for studying the behavior of applications on unreliable substrates	2014	-2.7012700281753244	13.774497124915428	1226846
1227054	Arch	low latency clock domain transfer for simultaneously mesochronous, plesiochronous and heterochronous interfaces	2007	-2.713858182325134	14.08376109055284	1227081
1228220	Embedded	an optimisation algorithm for minimising energy dissipation in noc-based hard real-time embedded systems	2013	-1.7463649829100298	14.877997752856832	1228247
1228585	Arch	exploring the vlsi scalability of stream processors	2003	-1.5587140242646087	14.159024253847878	1228612
1228812	EDA	a novel methodology for designing high-performance and low-power fpga interconnection targeting dsp applications	2006	-2.5102951100619317	13.762321640471773	1228839
1229084	EDA	an approach that will noc your socs off!	2005	-2.8509937545406747	13.476601294241386	1229111
1230936	EDA	minimizing the energy cost of throughput in a linear pipeline by opportunistic time borrowing	2008	-1.4433639859278602	14.895358634393787	1230963
1231382	EDA	islands of heaters: a novel thermal management framework for photonic nocs	2017	-2.7485389793546466	14.956031992272546	1231409
1232000	EDA	clock mesh synthesis with gated local trees and activity driven register clustering	2012	-3.3617952785701446	14.067610902033064	1232027
1233114	EDA	mode selection and mode-dependency modeling for power-aware embedded systems	2002	-1.8742448465128567	14.21504689257643	1233141
1233277	Arch	editorial: special issue on design challenges for many-core processors	2014	-1.919724620279656	13.718134673872427	1233304
1233486	EDA	reordering the assembly instructions in basic blocks to reduce switching activities on the instruction bus	2011	-2.6871752511185747	13.347025873128386	1233513
1234303	Mobile	gals soc interconnect bus for wireless sensor network processor platforms	2007	-2.6168171302147267	14.597074117791214	1234330
1234476	EDA	a framework for low power synthesis of interconnection networks-on-chip with multiple voltage islands	2012	-2.8868219766958765	14.636660270529818	1234503
1234486	Arch	chip-level integration: the new frontier for microprocessor architecture	2006	-2.2090293123020643	13.503198963581395	1234513
1235341	EDA	performance optimization of elastic systems using buffer resizing and buffer insertion	2008	-1.7809208850590106	14.645079187717545	1235368
1238726	Arch	archer: communication-based predictive architecture selection for application specific multiprocessor systems-on-chip	2015	-1.8134614446799275	13.62074334340204	1238753
1239005	EDA	an energy-efficient coarse-grained dynamically reconfigurable fabric for multiple-standard video decoding applications	2013	-2.5776162138201064	14.131130641275279	1239032
1239075	HPC	is the multigrid method fault tolerant? the multilevel case	2017	-2.6085886387648407	14.248689393009665	1239102
1239320	EDA	cad tools for a globally asynchronous locally synchronous fpga architecture	2006	-3.0264444614067947	13.409209717165805	1239347
1239748	Metrics	real-time unobtrusive program execution trace compression using branch predictor events	2010	-1.9109622191171896	13.357083756552221	1239775
1240859	EDA	a scalable and fault-tolerant network routing scheme for many-core and multi-chip systems	2012	-2.8126917358508443	14.763209696309971	1240886
1240893	EDA	integrated performance, power, and thermal modeling	2002	-3.1081550459305562	13.379220050549124	1240920
1240975	Arch	a reconfigurable multi-function computing cache architecture	2000	-1.4344764871714712	13.830186813240127	1241002
1242028	Robotics	detection of soft errors in lu decomposition with partial pivoting using algorithm-based fault tolerance	2015	-2.9462125778191868	14.136769508073213	1242055
1242846	Embedded	a photonic-based sensor data distribution approach for a real-time multi-processor system	2017	-1.6142161102075792	13.366509428542106	1242873
1243408	EDA	"""introduction to the special session on """"interconnect enhances architecture: evolution of wireless noc from planar to 3d"""""""	2014	-3.018593171486353	14.697437156802582	1243435
1245159	EDA	optimal vs. heuristic approaches to context scheduling for multi-context reconfigurable architectures	2000	-1.9246351630991048	13.264307847038765	1245186
1246316	Arch	asynchronous piperench: architecture and performance estimations	2003	-2.471523935147668	13.998086026945966	1246343
1246582	EDA	heterogeneous multiprocessor synthesis under performance and reliability constraints	2009	-3.1173975111524506	13.763551791343493	1246609
1246929	Arch	superscalar instruction execution in the 21164 alpha microprocessor	1995	-1.8620201516972523	13.262407159008946	1246956
1247026	Robotics	evaluating soc network performance in mpeg-4 encoder	2006	-2.2939808895685387	14.317145277026539	1247053
1248097	HPC	bufferless noc simulation of large multicore system on gpu hardware	2015	-1.4930771075720388	14.18929254039644	1248124
1249054	Arch	communication-aware globally-coordinated on-chip networks	2012	-1.8704367597597	15.023057336217324	1249081
1249140	EDA	implementation and optimization of dsp suspend resume on dual-core soc	2009	-1.4288688437128898	14.236198460855807	1249167
1250128	EDA	contention-free and application-specific network-on-chip generation for embedded systems	2010	-2.12803007299833	14.81760471705331	1250155
1250480	HPC	fault tolerant one-sided matrix decompositions on heterogeneous systems with gpus	2018	-2.46410578386069	14.148820218583806	1250507
1251314	EDA	globally wireless locally wired (glowilow): a clock distribution network for many-core systems	2018	-3.226337841951603	14.8474337377599	1251341
1251741	EDA	magellan: multiway hardware-software partitioning and scheduling for latency minimization of hierarchical control-dataflow task graphs	2001	-1.5498922435302702	13.258486409333775	1251768
1251787	Arch	recache: rom-embedded 8-transistor sram caches for efficient neural computing	2018	-1.5082898686927415	14.338162050894427	1251814
1251846	Embedded	guest editor's introduction: the embedded systems landscape	2007	-2.6933860703400687	13.219751638987448	1251873
1252238	EDA	on the optimization of fpga area depending on target applications	2010	-2.853646622377187	14.686633986100292	1252265
1254260	EDA	an application mapping scheme over distributed reconfigurable system	2009	-1.7660789561497103	14.419870185910414	1254287
1254763	EDA	multi-application network-on-chip design using global mapping and local reconfiguration	2014	-2.2385762252934875	14.624812069036276	1254790
1255649	EDA	multi-level timing simulation on gpus	2018	-1.6476700165455047	13.30914307931334	1255676
1255916	Arch	distributed microarchitectural protocols in the trips prototype processor	2006	-2.3573714571079267	14.250134150285525	1255943
1256312	EDA	a memory aware high level synthesis tool	2004	-1.5076094191660814	13.225052163862172	1256339
1256458	HCI	integrating the mpeg-2 subsystem for digital television	1998	-2.186437947397464	14.143116747586086	1256485
1257168	Robotics	evolutionary dynamic allocation of relocatable modules onto partially damaged xilinx fpgas	2010	-2.5676371446060484	13.220567980736206	1257195
1257497	EDA	tutorial 1a: design challenges for the internet of things	2016	-3.3295977013329887	14.162294019335166	1257524
1257577	HPC	a weighted fair queuing finishing tag computation architecture and implementation	2004	-1.7790504126479274	15.102563510329738	1257604
1258046	EDA	a cost-efficient l1–l2 multicore interconnect: performance, power, and area considerations	2011	-2.3223463804249134	14.542911493726079	1258073
1258155	Arch	industrial perspectives: system io network evolution - closing requirement gaps	2006	-2.4955972703202147	13.899473292320119	1258182
1258517	EDA	combined functional partitioning and communication speed selection for networked voltage-scalable processors	2002	-1.6808654892297623	13.87483372308834	1258544
1261680	Embedded	an optimal warning-zone-length assignment algorithm for real-time and multiple-qos on-chip bus arbitration	2010	-1.59554256125711	14.501883609993993	1261707
1261931	Arch	understanding the energy efficiency of smt and cmp with multiclustering	2005	-2.0410617387557024	14.579035879421205	1261958
1262985	EDA	scheduling, binding and routing system for a run-time reconfigurable operator based multimedia architecture	2012	-1.8783896984849056	13.382386478614187	1263012
1263439	EDA	configuration compression for fpga-based embedded systems	2001	-2.1587214420240812	13.576509061992295	1263466
1264056	Mobile	performance comparison between multi-fpga prototyping platforms: hardwired off-the-shelf, cabling, and custom	2014	-2.7674922170723555	13.513175974969776	1264083
1264687	Embedded	selecting power-optimal sbst routines for on-line processor testing	2007	-1.6039853199206071	14.245805044886133	1264714
1265680	Arch	reconfigurable mobile stream processor for ray tracing	2010	-2.095864942079986	13.38700793364397	1265707
1265760	Embedded	generalized rate analysis for media-processing platforms	2006	-1.8374457850099324	14.876623846710999	1265787
1267056	EDA	hybrid interconnect design for heterogeneous hardware accelerators	2013	-1.803556254272022	14.129318656651359	1267083
1267092	SE	design and analysis of software reconfiguration strategies for hypercube multicomputers under multiple faults	1992	-1.7199479491750396	14.20653180872283	1267119
1268774	EDA	a cross-layer methodology for design and optimization of networks in 2.5d systems	2018	-2.8057733353041456	14.89326782215179	1268801
1269306	EDA	run-time adaptable on-chip thermal triggers	2011	-1.6853592457950697	15.003052643007207	1269333
1269952	Arch	proceedings. 12th annual ieee symposium on high performance interconnects	2004	-2.117941310865893	14.375101154454315	1269979
1270239	EDA	switch-box design for synthesizable coarse-grain arrays for system-on-chip applications	2004	-3.263376249234621	13.22165635210574	1270266
1270518	EDA	extending the simppl soc architectural framework to support application-specific architectures on multi-fpga platforms	2008	-2.6627511135287527	13.205227601752519	1270545
1272907	EDA	optimization for application-specific packet-based on-chip interconnects using a cycle-accurate model	2017	-2.3111210131373383	14.995382139045274	1272934
1273230	EDA	register allocation for simultaneous reduction of energy and peak temperature on registers	2011	-1.4292439518294198	14.545919092090758	1273257
1274526	EDA	variation-aware evaluation of mpsoc task allocation and scheduling strategies using statistical model checking	2015	-1.566271716618051	14.206435577675196	1274553
1274678	Arch	power mitigation of a heterogeneous multicore architecture by frequency scaling in an ofdm receiver test case	2017	-2.111629537895013	13.939814924252223	1274705
1274903	Arch	introduction to the special section on energy efficient computing	2005	-2.8391206233882893	13.562650578996715	1274930
1275995	HPC	numerical defect correction as an algorithm-based fault tolerance technique for iterative solvers	2011	-2.753548864760732	14.184864266626349	1276022
1276858	Arch	an event-driven massively parallel fine-grained processor array	2015	-2.4338472150596155	13.803898366655474	1276885
1277038	EDA	robust throughput boosting for low latency dynamic partial reconfiguration	2017	-2.2490535457849528	13.423178604486436	1277065
1277154	Arch	a scalable high-performance dma architecture for dsp applications	2000	-2.1334439719697222	13.393573267994508	1277181
1277490	EDA	techniques for reducing read latency of core bus wrappers	2000	-1.551576781494311	13.288375314206512	1277517
1277830	EDA	improving performance and energy efficiency of embedded processors via post-fabrication instruction set customization	2010	-1.4459365976589993	13.413683249699046	1277857
1277870	Arch	server-class ddr3 sdram memory buffer chip	2012	-2.3819879734972598	14.001656709406813	1277897
1277892	Arch	complexity-effective superscalar embedded processors using instruction-level distributed processing	2007	-1.5137060773101925	13.3457011596887	1277919
1278120	HPC	h2onoc: a hybrid optical–electronic noc based on hybrid topology	2017	-2.931888081781425	14.859140706364029	1278147
1278571	EDA	low latency and power efficient vd using register exchanged state-mapping algorithm	2005	-2.7651143809282863	13.82686480959867	1278598
1278702	Arch	pulp: a parallel ultra low power platform for next generation iot applications	2015	-2.5647365919074185	13.722833909421015	1278729
1278973	Robotics	a thermal-aware mapping algorithm for 3d mesh network-on-chip architecture	2013	-2.2660489504145107	14.9502973907705	1279000
1279403	Arch	scalable communications for a million-core neural processing architecture	2012	-2.6780800738034363	13.677860526049425	1279430
1279997	EDA	f2bfly: an on-chip free-space optical network with wavelength-switching	2011	-3.023521146191338	14.806180959863438	1280024
1280954	EDA	improving reconfiguration speed for dynamic circuit specialization using placement constraints	2014	-2.707506010587893	13.371427180885599	1280981
1281482	EDA	a survey of techniques for improving error-resilience of dram	2018	-3.208696807712053	13.802236048716031	1281509
1281659	EDA	simulation-based evaluation strategy for task mapping approaches in wnoc platforms	2018	-1.5696770367040958	14.115542548439414	1281686
1282169	EDA	presynthesis area estimation of reconfigurable streaming accelerators	2006	-1.6415272861595185	13.26791409309472	1282196
1282750	EDA	a reconfigurable network-on-chip architecture for optimal multi-processor soc communication	2008	-2.410956734448133	14.552340949824085	1282777
1282789	EDA	network topology exploration of mesh-based coarse-grain reconfigurable architectures	2004	-1.9533636057627644	15.090768825722899	1282816
1283169	Arch	memory as we approach a new horizon	2016	-3.2784436099281464	13.305773046664024	1283196
1283668	HPC	fault tolerance analysis of the class of rearrangeable interconnection networkd	1989	-2.5407723236995765	14.949005434238998	1283695
1283855	Arch	a simulation framework for 3-dimension networks-on-chip with different vertical channel density configurations	2012	-2.9853992633388797	14.622070861083884	1283882
1283865	EDA	design of a neuro-fuzzy chip using adaptive multimode approaches for an intelligent car-backing system	2004	-2.0027596189266834	13.3165647024862	1283892
1283987	EDA	bit-accurate energy estimation for networks-on-chip	2017	-2.5524730065978614	14.815847506969632	1284014
1284095	EDA	low-energy off-chip sdram memory systems for embedded applications	2003	-1.4354639552535584	14.404681175120304	1284122
1284451	EDA	design and implementation of an on-chip permutation network for multiprocessor system-on-chip	2013	-2.7882183802562266	14.799622656492527	1284478
1284559	EDA	power modeling on fpga: a neural model for rt-level power estimation	2018	-2.552894163569926	13.286898675587725	1284586
1284653	EDA	laying out interconnects on optical printed circuit boards	2014	-2.9780412366621047	14.521785922132034	1284680
1284855	EDA	reducing reconfiguration time of reconfigurable computing systems in integrated temporal partitioning and physical design framework	2006	-1.9569060788604151	13.695863275175366	1284882
1284987	EDA	a fault-aware low-energy spare core allocation in networks-on-chip	2012	-3.017183781737929	14.668044072689002	1285014
1285066	EDA	a multi-object ga based physical placement algorithm for heterogeneous dynamicaly reconfigurable arrays	2007	-1.8787813118343104	13.426501191406931	1285093
1288079	EDA	interconnect-aware mapping of applications to coarse-grain reconfigurable architectures	2004	-1.8710721148458689	15.028367817745965	1288106
1289372	EDA	dynamic task binding for hardware/software reconfigurable networks	2006	-1.8343929720422167	13.819344317667378	1289399
1289769	EDA	power estimation of a c algorithm based on the functional-level power analysis of a digital signal processor	2002	-2.6370960877582084	13.324263382147855	1289796
1290297	Arch	amplifying embedded system efficiency via automatic instruction fusion on a post-manufacturing reconfigurable architecture platform	2008	-1.6773914267277517	13.823181565130012	1290324
1290669	Embedded	managing electrical reliability in consumer systems for improved energy efficiency	2018	-2.7630307622951493	13.926537402379642	1290696
1291392	HPC	fast, ring-based design of 3d stacked dram	2017	-2.1416442617517224	14.848441855951526	1291419
1291781	EDA	designing message-dependent deadlock free networks on chips for application-specific systems on chips	2006	-2.202948761636084	14.959974227013898	1291808
1292237	HPC	gpu ntc process variation compensation with voltage stacking	2018	-1.7279051749124466	14.878149043430398	1292264
1292564	EDA	investigation of dvfs for network-on-chip based h.264 video decoders with truly real workload	2016	-1.9648179984270893	14.141043200344575	1292591
1292731	EDA	design space exploration for sparse matrix-matrix multiplication on fpgas	2010	-1.8171725114706707	13.836608478629756	1292758
1293019	EDA	giganoc - a hierarchical network-on-chip for scalable chip-multiprocessors	2007	-2.518249227686544	13.93974329921371	1293046
1294375	EDA	an efficient memory address converter for soc-based 3d graphics system	2005	-1.6548692329622507	14.029830577558482	1294402
1295750	Embedded	the dependable responsive multithreaded processor for distributed real-time systems	2012	-2.499029663495969	13.487556910590653	1295777
1295804	Arch	saturating the transceiver bandwidth: switch fabric design on fpgas	2012	-2.379307243345879	15.081272726254776	1295831
1295919	EDA	a synthesis-parameter tuning system for autonomous design-space exploration	2016	-2.477624056815913	13.268367299711318	1295946
1296962	EDA	design and evaluation of variable stages pipeline processor chip	2010	-3.254884439644824	13.988534806930346	1296989
1298462	Arch	the amd opteron processor for multiprocessor servers	2003	-1.6445080619327548	13.241339131951475	1298489
1299100	EDA	combining module selection and replication for throughput-driven streaming programs	2012	-1.4462626371015774	13.251034611804824	1299127
1299284	HPC	exploiting silicon photonics for energy-efficient heterogeneous parallel architectures	2014	-3.341615531342272	13.949546709210804	1299311
1299293	EDA	t3a: design and managements of multiprocessor systems-on-chips	2014	-1.9963946283033016	13.431260658209501	1299320
1299587	EDA	an approach to automated hardware/software partitioning using a flexible granularity that is driven by high-level estimation techniques	2001	-2.12436748057266	13.535804534528241	1299614
1299893	HPC	routing in optical network-on-chip: minimizing contention with guaranteed thermal reliability	2019	-2.2674458543110574	15.011925168622179	1299920
1300196	Arch	a simulation framework for rapid prototyping and evaluation of thermal mitigation techniques in many-core architectures	2015	-3.217230550765509	13.908795937020614	1300223
1300218	EDA	t1b: wireless noc as interconnection backbone for multicore chips: promises and challenges	2014	-2.8559407953696323	14.946280702575637	1300245
1301331	Mobile	indoor positioning with wireless local area networks (wlan).	2008	-2.6557710010458684	14.228252770649956	1301358
1302515	EDA	"""new methodology design for future generation of optical network on chip """"onoc"""""""	2013	-2.813578146556837	14.81368707321086	1302542
1303199	Theory	process algebra needs proof methodology (columns: concurrency)	2004	-3.2573617310199214	13.984388113757873	1303226
1303648	EDA	a single receiving chip for dvb data broadcasting system	2006	-2.4992135936970308	14.451249155407979	1303675
1304078	ML	an interconnect structure for wafer scale neurocomputers	1988	-3.19827758023538	13.687022486325136	1304105
1304564	EDA	spr: an architecture-adaptive cgra mapping tool	2009	-1.450808591752684	13.89835896096299	1304591
1304571	EDA	temporal partitioning to amortize reconfiguration overhead for dynamically reconfigurable architectures	2007	-1.4618841759455639	13.417411530064008	1304598
1306732	EDA	a bimodal scheduler for coarse-grained reconfigurable arrays	2016	-1.4709308588127892	13.39981162998156	1306759
1307603	EDA	system-level synthesis for wireless sensor node controllers: a complete design flow	2012	-2.694493556958415	14.262574093790667	1307630
1307657	HCI	energy-aware model-driven development of a wearable healthcare device	2014	-2.379231031226543	13.945745645692904	1307684
1308346	EDA	physical-aware predictive dynamic thermal management of multi-core processors	2016	-1.5095720216959194	15.039212503635536	1308373
1310534	EDA	scalable many-domain power gating in coarse-grained reconfigurable processor arrays	2011	-2.35246960677922	13.640706474268999	1310561
1311927	EDA	asynchronous multiple-issue on-chip bus with in-order/out-of-order completion	2005	-2.5030561159053923	14.151321676839686	1311954
1313784	Arch	pushing the limits: how fault tolerance extends the scope of approximate computing	2016	-1.5091720752464692	13.595188621210502	1313811
1314095	EDA	empowering study of delay bound tightness with simulated annealing	2014	-2.0043184728636287	15.06108483914459	1314122
1315873	EDA	accurate and fast system-level power modeling: an xscale-based case study	2007	-1.9481278261720432	13.322746011134038	1315900
1316672	Theory	a new approach to reconfigure faulty systolic arrays	1993	-2.4468226628726684	14.926343339277437	1316699
1317226	Arch	a case study: power and performance improvement of a chip multiprocessor for transaction processing	2005	-2.160572104813012	13.968099833632154	1317253
1317358	Embedded	deadline, energy and buffer-aware task mapping optimization in noc-based socs using genetic algorithms	2017	-1.947871085547244	14.893267417049634	1317385
1317576	HPC	tolerating silent data corruption in opaque preconditioners	2014	-2.548515732767601	14.28079063236104	1317603
1317760	HPC	an alu cluster with floating point unit for media streaming architecture with homogeneous processor cores	2008	-2.458685309353376	13.752617073960302	1317787
1317850	Arch	axi-noc: high-performance adaptation unit for arm processors in network-on-chip architectures	2017	-2.4265514228007747	14.033368319610693	1317877
1318119	HPC	self-timed interface for s/390 i/o subsystem interconnection	1999	-3.0135567336129427	14.530729081451753	1318146
1318331	EDA	embedded fpga accelerator for wireless sensor network nodes	2016	-2.270786118797349	13.592070154530791	1318358
1319891	Arch	an area-efficient fpga overlay using dsp block based time-multiplexed functional units	2016	-1.6544724850801762	13.632592261813206	1319918
1319916	HPC	enhancing power, performance, and energy efficiency in chip multiprocessors exploiting inverse thermal dependence	2018	-2.1744666927679943	14.892571714340365	1319943
1320475	EDA	instruction set extension using microblaze processor	2005	-1.7408498707107376	13.245278396933566	1320502
1320963	EDA	high-level energy macromodeling of embedded software	2002	-2.069508165384041	13.456244130996089	1320990
1321053	EDA	power-performance system-level exploration of a microsparc2-based embedded architecture	2003	-2.122783621079818	13.371512192393194	1321080
1321100	EDA	‘zeppelin’: an soc for multichip architectures	2018	-2.0927397762688886	13.836766981245454	1321127
1321604	EDA	a two-level on-chip bus system based on multiplexers	2004	-2.9581860636826125	14.076693230979702	1321631
1321754	HPC	exploring fpga network on chip implementations across various application and network loads	2008	-2.194367227613712	15.091451602720502	1321781
1321827	Arch	adaptive guardband scheduling to improve system-level efficiency of the power7+	2015	-1.4960349344730473	14.837830444447091	1321854
1324087	EDA	optimizing partial reconfiguration of multi-context architectures	2008	-2.5102121343950765	13.225621067195934	1324114
1324791	HPC	improving scalability in thermally resilient hybrid photonic-electronic nocs	2017	-2.9481393879127378	14.93879406482325	1324818
1326979	EDA	elixir: a new bandwidth-constrained mapping for networks-on-chip	2010	-2.178594882008052	14.599212811124824	1327006
1327011	EDA	a system level approach to multi-core thermal sensors calibration	2011	-2.5568288418729432	13.557030572965578	1327038
1328349	EDA	estimating energy consumption for an mpsoc architectural exploration	2006	-1.8614544119148342	13.383404947408163	1328376
1330367	Embedded	defect tolerant and energy economized dsp plane of a 3-d heterogeneous soc	2006	-2.350183397217037	13.911103206331552	1330394
1330412	EDA	integrating variable-latency components into high-level synthesis	2000	-1.4788322328795898	13.852552593971582	1330439
1330690	SE	a 40gbps economic extension board and fpga-based testing platform	2016	-2.8500080836504926	13.42046908161417	1330717
1330778	EDA	communication architectures for run-time reconfigurable modules in a 2-d mesh on fpgas	2010	-1.4524613969394249	13.377354896086745	1330805
1331382	EDA	hybrid interconnect design for heterogeneous hardware accelerators	2015	-1.7784802139854488	14.002076150859356	1331409
1331553	Arch	network-on-chip evaluation for a novel neural architecture	2018	-1.7002043370074214	13.488366547451939	1331580
1331718	Arch	nvmain: an architectural-level main memory simulator for emerging non-volatile memories	2012	-3.0266113771510166	13.899968256221134	1331745
1332646	EDA	an integrated approach for fine-grained power and peak temperature management during high-level synthesis	2013	-1.7519019473941038	15.035349870455766	1332673
1333266	Arch	design and implementation of high performance architectures with partially reconfigurable cgras	2013	-1.4631528999358991	14.063388223721097	1333293
1333304	EDA	trends and trade-offs in designing highly robust throughput on chip communication network	2006	-2.7639165603375946	13.772341099099554	1333331
1333452	EDA	a survey of research and practices of network-on-chip	2006	-2.9133619947726315	13.259308223861439	1333479
1333491	EDA	design of massively parallel hardware multi-processors for highly-demanding embedded applications	2013	-1.9217638455128139	13.25811913711559	1333518
1333599	EDA	clock management in a gigabit ethernet physical layer transceiver circuit	2004	-3.1778633059449715	13.8908466535959	1333626
1335254	HPC	a 3d fpga architecture to realize simple die stacking	2015	-2.8869070420601983	14.395617999727506	1335281
1336296	EDA	power aware external bus arbitration for system-on-a-chip embedded systems	2005	-2.034018470915445	13.981563695755167	1336323
1336300	EDA	reconfigurable fpga-based message routing for embedded real-time parallel processing applications	1998	-1.998566723077252	14.717970088706613	1336327
1336367	EDA	a fully parameterizable low power design of vector fused multiply-add using active clock-gating techniques	2016	-2.7259964458586308	13.623398961803195	1336394
1337130	EDA	energy performance of nonvolatile power-gating sram using sotb technology	2016	-2.141527148996058	14.591880693104367	1337157
1339955	Arch	simultaneous multithreading: a platform for next-generation processors	1997	-3.179376166399239	13.34586021799577	1339982
1340413	EDA	a communication-centric design flow for hibi-based socs	2004	-2.034729095430848	13.226952936473351	1340440
1340507	EDA	power and performance optimization of voltage/frequency island-based networks-on-chip using reconfigurable synchronous/bi-synchronous fifos	2010	-2.410979441489977	14.851330444412918	1340534
1343658	EDA	handling dynamic frequency changes in statically scheduled cycle-accurate simulation	2011	-1.627878405610253	13.27642773427114	1343685
1344576	Arch	zero-performance-overhead online fault detection and diagnosis in 3d stacked integrated circuits	2012	-3.3211246843463083	14.60518972085449	1344603
1345045	EDA	a high-performance on-chip bus (msbus) design and verification	2015	-2.379227824790528	14.279721084633811	1345072
1345185	EDA	performance evaluation of hierarchical noc topologies for stacked 3d ics	2015	-2.7001482223608573	14.569878274337738	1345212
1345397	EDA	dynamic hardware specialization-using moore's bounty without burning the chip down	2013	-1.4602241515513656	14.79638735354665	1345424
1345913	Arch	student research poster - from processing-in-memory to processing-in-storage	2016	-2.859732361910942	13.938009772056215	1345940
1345938	Arch	reducing idle mode power in software defined radio terminals	2006	-2.4167722793644875	13.264442981594934	1345965
1346142	Arch	capturing the sensitivity of optical network quality metrics to its network interface parameters	2014	-2.4416697237446536	14.751998778518775	1346169
1347575	EDA	low-cost guaranteed-throughput dual-ring communication infrastructure for heterogeneous mpsocs	2014	-1.8582136836466532	14.866540293516367	1347602
1347772	EDA	xpipes: a latency insensitive parameterized network-on-chip architecture for multi-processor socs	2012	-2.156298454998373	13.700421457713585	1347799
1347914	Arch	guarded power gating in a multi-core setting	2010	-3.3397132136526912	14.440297027799243	1347941
1348023	Arch	high performance 3d stacked dram processor architectures with micro-fluidic cooling	2013	-2.1237533379788127	14.735547494080059	1348050
1348451	EDA	a hierarchical criticality-aware architectural synthesis framework for multicycle communication	2010	-2.5829206404139056	14.463925306072447	1348478
1350284	Arch	multi-dimensional circuit and micro-architecture level optimization	2007	-2.0193467755811736	13.981131224798254	1350311
1350942	Arch	grvi phalanx: a massively parallel risc-v fpga accelerator accelerator	2016	-2.471166506208766	14.377172586200409	1350969
1351193	Embedded	clock buffers, nets, and trees for on-chip communication: a novel network access technique in fpgas	2017	-2.462019489969073	14.911792186825075	1351220
1351283	EDA	a heterogeneous digital signal processor implementation for dynamically reconfigurable computing	2009	-2.1961961617189663	13.360404712502413	1351310
1351378	Networks	"""panel discussions: """"challenges to the scaling limits: how can we achieve sustainable power-performance improvements?"""""""	2018	-2.8036382717973294	13.457125665540303	1351405
1352006	EDA	power emulation: methodology and applications for hw/sw power optimization	2010	-2.319213927564437	13.294754218458287	1352033
1352850	EDA	heterogeneous latch-based asynchronous pipelines	2008	-1.9222873176744877	14.39210388602129	1352877
1353510	Arch	time-division-multiplexed arbitration in silicon nanophotonic networks-on-chip for high-performance chip multiprocessors	2011	-2.5102622532742402	15.043853174849446	1353537
1353652	Arch	argus-g: comprehensive, low-cost error detection for gpgpu cores	2015	-2.846795612723784	13.284518185998285	1353679
1353870	Graphics	distributed fault-tolerance for large multiprocessor systems	1980	-1.6754848926434265	14.90523812020908	1353897
1356098	EDA	reducing the complexity of instruction-level power models for vliw processors	2005	-1.9769733306821136	13.356466837574086	1356125
1356355	EDA	a calibration based thermal modeling technique for complex multicore systems	2015	-1.7864550013288945	13.591781944083051	1356382
1356903	EDA	thermal management of manycore systems with silicon-photonic networks	2014	-1.746203015901732	15.017062385892265	1356930
1357257	EDA	run-time reconfiguration of homogeneous mpsocs for use in embedded systems	2015	-2.1261576037365666	13.237249571638529	1357284
1357284	Arch	mechanism of resource virtualization in rcs for multitask stream applications	2010	-1.8462481066996517	13.570281658953235	1357311
1357894	EDA	on-line optimization of fpga power-dissipation by exploiting run-time adaption of communication primitives	2006	-2.2433058206914978	13.437170234833056	1357921
1358318	EDA	power optimization for application-specific 3d network-on-chip with multiple supply voltages	2013	-2.68905215930209	14.563031198516065	1358345
1358785	HPC	collaborative research project on ultra-low-power data-driven networking system	2008	-3.1786233939370736	13.651702590136594	1358812
1359019	Arch	area - time - power and design effort: the basic tradeoffs in application specific systems	2005	-2.15692893153287	13.47858679753788	1359046
1359428	EDA	system-level power estimation and optimization	1998	-2.6960638749975163	14.490632411380885	1359455
1360744	EDA	cunoc: a scalable dynamic noc for dynamically reconfigurable fpgas	2007	-2.198896104585077	13.246584969705589	1360771
1362354	Arch	package level interconnect options	2005	-3.115554946715094	14.53481784893584	1362381
1363027	Arch	integrating nanophotonics in gpu microarchitecture	2012	-2.470400771932196	14.757803419795339	1363054
1363143	EDA	a new fault injection approach for testing network-on-chips	2012	-2.921195165380299	14.25794667100395	1363170
1363342	Embedded	system-level synthesis of multi-asip platforms using an uncertainty model	2015	-1.7551013706949432	13.42497513827878	1363369
1364656	EDA	pre-routed fpga cores for rapid system construction in a dynamic reconfigurable system	2006	-2.3777221957695542	13.650035615063866	1364683
1365126	EDA	a new unicast-based multicast scheme for network-on-chip router and interconnect testing	2016	-3.285027298860524	14.624471834966304	1365153
1367216	EDA	low-power reconfigurable architectures for high-performance mobile nodes	2010	-1.932238010324416	13.359004978036035	1367243
1368249	Arch	morphonoc: exploring the design space of a configurable hybrid noc using nanophotonics	2017	-2.631333762993772	14.872488753829398	1368276
1368919	EDA	rvnoc: a framework for generating risc-v noc-based mpsoc	2018	-2.688140247941371	13.959455790690825	1368946
1369991	EDA	on software design for stochastic processors	2012	-1.538551359745403	13.589027635257034	1370018
1370828	Embedded	synergistic approximation of computation and memory subsystems for error-resilient applications	2017	-1.5292007284307934	14.049234650972474	1370855
1371716	Arch	power management on 14 nm intel® core− m processor	2015	-2.6099574601472684	14.17086359411748	1371743
1371894	Embedded	dynamic slowdown and partial reconfiguration to optimize energy in fpga based auto-adaptive sopc	2008	-2.3498494863561	13.51395237826478	1371921
1372246	Embedded	rapid performance re-engineering of distributed embedded systems via latency analysis and k-level diagonal search	2006	-1.8454793162957728	13.559289413197346	1372273
1372739	EDA	designing efficient irregular networks for heterogeneous systems-on-chip	2008	-2.1492805079354964	14.919966751950033	1372766
1373484	EDA	managing dynamic reconfiguration overhead in systems-on-a-chip design using reconfigurable datapaths and optimized interconnection networks	2001	-2.1036982091490763	13.3181403828625	1373511
1374277	Arch	the filter checker: an active verification management approach	2006	-3.3354507804968008	14.372707503911474	1374304
1374870	EDA	memory built-in self test in multicore chips with mesh-based networks	2009	-2.485837169209357	14.76542452843014	1374897
1377640	EDA	profile assisted online system-level performance and power estimation for dynamic reconfigurable embedded systems	2011	-1.8094066202997123	13.571872284412013	1377667
1378696	Networks	multi-layer diagnosis for fault-tolerant networks-on-chip	2017	-2.436011268336263	14.978042506877296	1378723
1381335	EDA	a simulation-based power-aware architecture exploration of a multiprocessor system-on-chip design	2004	-2.0546255020067705	13.302515522449186	1381362
1382059	EDA	a compact multichannel data acquisition and processing system for iot applications	2015	-2.7953156260126115	14.392718704050731	1382086
1382248	EDA	an energy-efficient reconfigurable baseband processor for wireless communications	2007	-2.4540860712733203	13.400491964791028	1382275
1382856	HPC	redefining the information technology in the 21st century	2011	-3.216352892008078	13.463757347954571	1382883
1383408	Arch	exploiting dynamic reconfiguration techniques: the 2d-vliw approach	2006	-1.4796182726250673	13.26449578893668	1383435
1383670	EDA	improving energy efficiency in fpga through judicious mapping of computation to embedded memory blocks	2014	-2.3429142230153404	13.680281067091768	1383697
1384155	EDA	dark memory and accelerator-rich system optimization in the dark silicon era	2017	-2.737161613952368	13.895050042387387	1384182
1384188	EDA	fine-grained and coarse-grained behavioral partitioning with effective utilization of memory and design space exploration for multi-fpga architectures	2001	-2.245496984926482	13.7118438805533	1384215
1384416	EDA	a nano-scale reconfigurable mesh with spin waves	2006	-3.355668150492809	14.347773872601485	1384443
1385304	Arch	adaptive manycore architectures for big data computing	2017	-2.1834126587278027	14.666991951490008	1385331
1385753	EDA	decimal engine for energy-efficient multicore processors	2014	-2.7053796648970407	13.644893816303465	1385780
1386034	EDA	contrasting topologies for regular interconnection networks under the constraints of nanoscale silicon technology	2010	-2.9411450024366235	13.809848543147426	1386061
1386417	Embedded	hierarchical scheduling and allocation of multirate systems on heterogeneous multiprocessors	1997	-1.4294833932795734	13.446325560172902	1386444
1388006	Arch	non-blocking testing for network-on-chip	2016	-3.09661068904846	14.870401356913211	1388033
1388160	EDA	networked architecture for hybrid electrical energy storage systems	2012	-2.2543407066415253	14.832099366013258	1388187
1390663	EDA	refinement-based formal verification with heterogeneous timing	2003	-3.0970210055027367	13.49259470594124	1390690
1391282	Arch	a freespace crossbar for multi-core processors	2008	-3.355267638640522	14.350389326281553	1391309
1391523	Arch	an accurate and scalable analytic model for round-robin arbitration in network-on-chip	2013	-1.6015832167036868	14.936142561309133	1391550
1392194	DB	twinpcg: dual thread redundancy with forward recovery for preconditioned conjugate gradient methods	2016	-2.4027232966925727	14.22546600224018	1392221
1393104	EDA	temporal partitioning of data flow graphs for reconfigurable architectures	2014	-1.4357644120065622	13.303845914396081	1393131
1393332	Embedded	temperature-aware configurable cache to reduce energy in embedded systems	2008	-1.556943696232541	14.949420063014369	1393359
1393397	HPC	dynamic task distribution model for on-chip reconfigurable high speed computing system	2015	-1.5775720526360264	13.492160099236955	1393424
1393772	PL	compiler-directed channel allocation for saving power in on-chip networks	2006	-1.4431997534971264	14.511639108969465	1393799
1393928	Arch	using a jini based desktop grid for test vector compaction and a refined economic model	2004	-2.1529117420577277	13.500243722974675	1393955
1394974	EDA	multi-objective optimization of energy consumption and execution time in a single level cache memory for embedded systems	2016	-1.6803781320464168	13.990172760748198	1395001
1395475	EDA	test time reduction reusing multiple processors in a network-on-chip based architecture	2005	-2.7620322898616445	13.235195028877088	1395502
1396178	EDA	a novel ant colony optimization based temperature-aware floorplanning algorithm	2007	-2.5506353750352986	14.632340655538295	1396205
1396320	Arch	system implications of integrated photonics	2008	-2.823763417285156	14.641689615114677	1396347
1396805	EDA	latency insensitive design styles for fpgas	2018	-2.244836389001648	14.855134018455093	1396832
1396972	EDA	holistic approach for fault-tolerant network-on-chip based many-core systems	2016	-2.3792512353529007	13.623237787014306	1396999
1396998	Arch	the effect of nanometer-scale technologies on the cache size selection for low energy embedded systems	2007	-1.5000842290224226	14.971389578645606	1397025
1398057	EDA	a communication-centric embedded system architecture (accesa)	2009	-1.6479750538873257	14.660623938095293	1398084
1398262	HPC	designing an exascale interconnect using multi-objective optimization	2017	-2.0402252234213423	13.82546040644562	1398289
1398276	HPC	optimistic peripheral devices performance by virtual regionalized network-on-chip	2009	-1.9257499144404688	14.840843562531294	1398303
1399201	Arch	an architecture and compiler for scalable on-chip communication	2004	-2.31784892837888	13.340373926031384	1399228
1399640	EDA	a reliability-aware topology-agnostic test scheme for detecting, and diagnosing interconnect shorts in on-chip networks	2016	-3.2243285154796606	14.648464234101072	1399667
1400608	EDA	architecture and design of multichannel millimeter-wave wireless noc	2014	-2.907083314637689	14.946824882731528	1400635
1400780	Arch	a novel bmnoc configuration algorithm utilizing communication volume and locality among cores	2012	-1.6322822925180471	14.99562493564827	1400807
1400834	EDA	a distributed and pipelined controller for a modular and scalable hardware emulator	2004	-1.937788922889197	13.609869838825539	1400861
1402711	EDA	area and reconfiguration time minimization of the communication network in regular 2d reconfigurable architectures	2008	-2.2636391265463667	14.33094454834732	1402738
1404370	EDA	configurable multi-processor architecture and its processor element design	2006	-2.3113264988380973	13.475216648790335	1404397
1405091	Arch	associative memristive memory for approximate computing in gpus	2016	-1.5046241997811027	14.338332353255653	1405118
1405364	EDA	efficient pathfinding co-processors for fpgas	2017	-1.7145827469358272	13.253778910219582	1405391
1406570	Arch	a high-performance multiported l2 memory ip for scalable three-dimensional integration	2013	-2.38122043207596	14.615940383881998	1406597
1406966	EDA	phonocmap: an application mapping tool for photonic networks-on-chip	2016	-2.849652618054363	14.86556341485847	1406993
1407098	EDA	rram fabric for neuromorphic and reconfigurable compute-in-memory systems	2018	-2.5843398595928893	13.663350042955056	1407125
1407916	HPC	analysis and mapping for thermal and energy efficiency of 3-d video processing on 3-d multicore processors	2016	-1.718203418124299	13.939074172459321	1407943
1408023	HPC	new-sum: a novel online abft scheme for general iterative methods	2016	-2.4631147070186667	14.150078385632002	1408050
1409455	EDA	energy-aware instruction-set customization for real-time embedded multiprocessor systems	2009	-1.4340027681904914	13.86481368274066	1409482
1409643	Arch	more is less, less is more: molecular-scale photonic noc power topologies	2015	-2.5057596026864624	15.008280708137162	1409670
1410947	Mobile	open multimedia platform for next-generation mobile devices	2003	-3.197868332093175	13.263144182413267	1410974
1411040	EDA	static task mapping for tiled chip multiprocessors with multiple voltage islands	2012	-1.6957800828819527	14.590776634886055	1411067
1411907	Arch	a system-level exploration flow for optica network on chip (onoc) in 3d mpsoc	2010	-2.6152459106998096	14.145025904508454	1411934
1411956	HPC	gsnoc ui — a comfortable graphical user interface for advanced design and evaluation of 3-dimensional scalable networks-on-chip	2012	-2.3811289454159486	13.272161795232027	1411983
1412545	Logic	a high-level exploration tool for three-dimensional network-on-chip	2017	-2.3907097302331737	15.079191318925707	1412572
1412690	HPC	the s/390 g5/g6 binodal cache	1999	-1.672569661777516	14.075125614143063	1412717
1413356	EDA	framework for simulation of heterogeneous mpsoc for design space exploration	2013	-1.614497228936303	13.609701767595473	1413383
1413647	EDA	exploiting local logic structures to optimize multi-core soc floorplanning	2010	-1.485176996599325	14.429093581367635	1413674
1413912	Metrics	comparative analysis of soft-error detection strategies: a case study with iterative methods	2018	-2.872092677830851	14.169053167351336	1413939
1414794	EDA	a low-overhead interconnect architecture for virtual reconfigurable fabrics	2012	-1.5258912240199884	13.438409225454944	1414821
1415450	EDA	technology enabling circuits and systems for the internet-of-things: an overview	2018	-3.3559206373978583	14.299001954176529	1415477
1415732	Embedded	run-time voltage hopping for low-power real-time systems	2000	-1.5581552749716845	14.743008458805376	1415759
1416088	EDA	binding and scheduling for system-level synthesis of arm-core with multiple dsps	2015	-1.7187769277300986	13.341391918107568	1416115
1417276	HPC	performance at exascale	2009	-2.9184583888382214	14.191826109427627	1417303
1417601	Arch	wireless network-on-chip: a new era in multi-core chip design	2014	-2.8589893039719225	14.960816783828454	1417628
1417720	Arch	circuit implementation of a 300-mhz 64-bit second-generation cmos alpha cpu	1995	-3.001663857055558	13.66247523298947	1417747
1418869	PL	hardening an l4 microkernel against soft errors by aspect-oriented programming and whole-program analysis	2015	-3.037576511556958	13.612737145897373	1418896
1419205	EDA	a system-level design methodology for application-specific networks-on-chip	2009	-2.1921554973884043	13.89031675003458	1419232
1419409	Arch	performance evaluation and scaling of a multiprocessor architecture emulating complex snn algorithms	2010	-2.205007291290288	13.219995175124259	1419436
1419487	EDA	high-performance energy-efficient reconfigurable accelerators/co-processors for tera-scale multi-core microprocessors	2010	-2.622650641393486	13.817470623497085	1419514
1419524	EDA	thermal aware task sequencing on embedded processors	2010	-1.8085070446751776	14.230260393120687	1419551
1420692	EDA	a reconfigurable design framework for fpga adaptive computing	2009	-1.6778221905377548	13.641757528360626	1420719
1421603	EDA	a framework for reconfigurable computing: task scheduling and context management	2001	-1.7054234748205528	13.310308436226752	1421630
1422839	EDA	ambient hardware and the case for transcoding media streams	2012	-1.4692786532241084	14.490989539247	1422866
1424262	EDA	design of an noc with on-chip photonic interconnects using adaptive cdma links	2012	-2.8827713469720826	15.05364678730062	1424289
1424644	EDA	low power 3-d stacking multimedia platform with reconfigurable memory architecture	2013	-3.1625113985299866	13.9097295380815	1424671
1425000	EDA	impact of process variations on speedup and maximum achievable frequency of extensible processors	2014	-1.7582462180822298	14.094841975625634	1425027
1426417	EDA	reliability evaluation on interfacing with axi and axi-s on xilinx zynq-7000 ap-soc	2018	-2.978284085136056	13.249431417388331	1426444
1429759	EDA	global interconnections in fpgas: modeling and performance analysis	2008	-2.619210859366277	14.97093242368143	1429786
1430656	Arch	eravc: enhanced reliability aware noc router	2011	-2.96328459049284	15.035717450294877	1430683
1431672	Arch	design of high bandwidth photonic noc architectures using optical multilevel signaling	2016	-2.7157532763666663	14.861496375044599	1431699
1432838	EDA	accurate machine-learning-based on-chip router modeling	2010	-2.468008626574944	13.904639164826946	1432865
1432969	HPC	detecting silent data corruption through data dynamic monitoring for scientific applications	2014	-2.940410452836563	14.383220910741985	1432996
1434038	EDA	editor in chief's message: saving power-lessons from embedded systems	2004	-3.229748009661664	13.533418897659415	1434065
1435154	EDA	lemax: learning-based energy consumption minimization in approximate computing with quality guarantee	2018	-1.6367869560937185	14.537542900090244	1435181
1435656	EDA	guest editorial: special section on on-chip networks	2005	-3.1245247266020537	13.635950469290474	1435683
1436267	EDA	impbench: a novel benchmark suite for biomedical, microelectronic implants	2008	-2.393961066021264	13.900465609163248	1436294
1437228	EDA	supernet: multimode interconnect architecture for manycore chips	2015	-2.869674098783501	14.59389154726618	1437255
1437401	EDA	modeling and analysis of the system bus latency on the soc platform	2006	-1.965627502018772	14.439512443030527	1437428
1437914	EDA	an area-efficient tdm noc supporting reconfiguration for mode changes	2016	-2.6466257579072123	14.615865307033735	1437941
1437992	Arch	rfiop: rf-memory path to address on-package i/o pad and memory controller scalability	2012	-2.5249808954976616	14.526382698415894	1438019
1438651	EDA	cohra: hardware-software co-synthesis of hierarchical distributed embedded system architectures	1998	-1.514840941867952	13.406332493440766	1438678
1440486	OS	lvfs: a lightweight video storage file system for ip camera-based surveillance applications	2018	-2.90811374798599	14.14272652220166	1440513
1441470	Arch	mmsoc: a multi-layer multi-core storage-on-chip design for systems with high integration	2013	-1.7534907776304576	13.867648400156364	1441497
1441899	EDA	data reuse driven memory and network-on-chip co-synthesis	2007	-2.049859969608527	14.259717516961805	1441926
1442220	Arch	architecture considerations for multi-format programmable video processors	2008	-1.5008067045520714	13.251897059928252	1442247
1443125	EDA	a power management methodology for high-level synthesis	1998	-1.8568407931486732	13.542582822558137	1443152
1443385	EDA	monolithic 3d-enabled high performance and energy efficient network-on-chip	2017	-2.9122217872952336	14.777394066885352	1443412
1443518	Arch	performance and energy consumption improvements in microprocessor systems utilizing a coprocessor data-path	2008	-1.7384002738641269	13.205779327935193	1443545
1443655	EDA	a tiny scale vliw processor for real-time constrained embedded control tasks	2014	-2.443202532832246	13.48006849422784	1443682
1444204	Arch	physical implementation of the eight-core godson-3b microprocessor	2011	-3.3050946379654977	13.891219409771619	1444231
1444743	EDA	adaptive multifunctional circuits and systems for future generations of wireless communications	2006	-2.935828859079817	13.602864939057095	1444770
1446348	EDA	a unified approach to constrained mapping and routing on network-on-chip architectures	2005	-2.1097716234083603	14.847605208197939	1446375
1446845	EDA	an optimized mapping algorithm based on simulated annealing for regular noc architecture	2011	-1.7862178741658197	14.46891293807085	1446872
1446982	EDA	pathfinder 3d: a flow for system-level design space exploration	2011	-2.947243672776461	13.713068576958532	1447009
1447591	EDA	hardware/software co-testing of embedded memories in complex socs	2003	-3.3152595524647803	13.398734744401967	1447618
1447993	Embedded	methods for multi-dimensional robustness optimization in complex embedded systems	2007	-1.9630344834910352	13.723951187305849	1448020
1448029	EDA	power estimation framework for single processor based soc platform	2007	-2.6427204820619896	13.298473220567812	1448056
1448084	EDA	resource constrained co-synthesis of self-reconfigurable sopcs	2007	-1.6518516716002802	13.677550825004321	1448111
1448419	EDA	overview of the power minimization techniques employed in the ibm powerpc 4xx embedded controllers	1995	-2.8971602316559264	13.215752977665543	1448446
1448601	Robotics	real-time data compression for thermal-controlled three-dimensional dram systems	2015	-2.7304565220698755	13.706411951277127	1448628
1448894	Robotics	fpga controller for rearrangeable log2(n, 0, p) fabrics with an even number of stages	2011	-2.2959216507555484	14.308843152503163	1448921
1449868	EDA	a novel and efficient method to initialize fpga embedded memory content in asymptotically constant time	2016	-1.9652469552935639	13.28486289466444	1449895
1451793	Arch	fundamental architectural considerations for network processors	2003	-1.8496489005547736	14.224168390228849	1451820
1452503	Arch	a 340 mv-to-0.9 v 20.2 tb/s source-synchronous hybrid packet/circuit-switched 16 × 16 network-on-chip in 22 nm tri-gate cmos	2015	-2.8049206649779017	15.01928594266774	1452530
1452809	EDA	dark silicon-power-thermal aware runtime mapping and configuration in heterogeneous many-core noc	2017	-1.5213680547283774	14.858698482125282	1452836
1453037	EDA	an efficient multi-port memory controller for multimedia applications	2015	-1.847614574599857	14.823068258727725	1453064
1453280	Arch	enhanced leon3 core for superscalar processing	2009	-2.662016767435788	13.459406057317445	1453307
1454598	EDA	silica-embedded silicon nanophotonic on-chip networks	2017	-2.8126535933398897	14.945695569427553	1454625
1454894	HPC	optical multiplexing techniques for photonic clos networks in high performance computing architectures	2009	-2.95535381905952	14.536647114141381	1454921
1455365	EDA	multi-resource aware partitioning algorithms for fpgas with heterogeneous resources	2004	-1.7035468627670496	14.302824776164249	1455392
1455502	EDA	energy efficient heuristic application mapping for 2-d mesh-based network-on-chip	2019	-2.305687388525977	14.674201050220145	1455529
1456714	HPC	fault tolerant communication-optimal 2.5d matrix multiplication	2017	-2.7720530984206544	14.23928751398231	1456741
1457201	EDA	a link-load balanced low energy mapping and routing for noc	2007	-2.3401872577077167	14.724339111069396	1457228
1457272	EDA	dynamic channel allocation for higher edt compression in soc designs	2010	-2.3074776295890365	13.997024662335427	1457299
1458315	EDA	layout-driven memory synthesis for embedded systems-on-chip	2002	-1.6710543603859758	14.004192504992034	1458342
1458938	HPC	a multilayered design approach for efficient hybrid 3d photonics network-on-chip	2015	-2.87673636064565	14.959634677211303	1458965
1459143	Arch	design space exploration for pim architectures in 3d-stacked memories	2018	-1.5904886448233404	14.052564019887823	1459170
1459217	Embedded	a co-simulation approach for control performance analysis during design space exploration of cyber-physical systems	2011	-1.7165994429253617	13.406482632947455	1459244
1459547	HPC	issues and directions in low power design tools: an industrial perspective	1997	-2.950542376235997	13.963210259007887	1459574
1460112	EDA	functional and performance analysis of network-on-chips using actor-based modeling and formal verification	2013	-2.080316729896839	14.808141103266644	1460139
1460696	HPC	network system design affects distributed parallel computing	2006	-1.5543898784704833	13.881960345955903	1460723
1461285	EDA	task mapping and mesh topology exploration for an fpga-based network on chip	2015	-2.2956379101007616	14.686674265243553	1461312
1462343	Arch	the cost of broadcasting on star graphs and k-ary hypercubes	1993	-2.061664745260816	14.360313365344274	1462370
1462813	Embedded	online error detection and recovery in dataflow execution	2014	-3.0072814905902034	14.171884304706692	1462840
1463220	EDA	special issue on network-based many-core embedded systems	2013	-2.5729187973050007	14.334337539319653	1463247
1463620	EDA	ollaf: a fine grained dynamically reconfigurable architecture for os support	2009	-1.4358999170009248	13.428626044618802	1463647
1464600	HPC	understanding the impact of air and microfluidics cooling on performance of 3d stacked memory systems	2016	-1.9475432365196124	14.90259015342318	1464627
1464746	Arch	an opto-electrical noc with traffic flow prediction in chip multiprocessors	2014	-2.806013519531597	14.832854189315595	1464773
1467185	HPC	an energy-efficient matrix multiplication accelerator by distributed in-memory computing on binary rram crossbar	2016	-2.1247226146098117	14.011647467725814	1467212
1467425	EDA	power modeling of a noc based design for high speed telecommunication systems	2006	-3.188933954515069	13.276096912725745	1467452
1467476	EDA	a reconfigurable manager for dynamically reconfigurable hardware	2005	-1.4676522864508668	13.214990022297163	1467503
1468140	EDA	interface and cache power exploration for core-based embedded system design	1999	-2.4188745607216053	14.135176634309714	1468167
1469358	EDA	fpga-based cdma switch for networks-on-chip	2005	-2.8093260263831934	14.623465167151235	1469385
1470392	Arch	reliability-aware voltage scaling of multicore processors in dark silicon era	2017	-2.069971098919966	13.794857423007135	1470419
1471257	EDA	a multi-objective evolutionary algorithm based optimization model for network-on-chip synthesis	2007	-2.3047201996161037	14.489074313348722	1471284
1471467	Arch	a novel predictable segmented fpga routing architecture	1998	-2.846394558758385	15.001678255494392	1471494
1472231	Arch	dynamic noc platform for varied application needs	2018	-1.8751127153332718	14.811142357329382	1472258
1472891	EDA	a mapping flow for dynamically reconfigurable multi-core system-on-chip design	2011	-1.778771873314845	13.23363093495536	1472918
1473426	EDA	binary de bruijn on-chip network for a flexible multiprocessor ldpc decoder	2008	-2.598922591243748	14.95558089039488	1473453
1473646	Embedded	a novel gpp-based software-defined radio architecture	2012	-1.4685844767237235	13.713445067590644	1473673
1474464	SE	formal semantic of component-based reconfiguration router unit's software model	2009	-2.4740979087398167	13.392661606238198	1474491
1474505	Arch	voltage margins identification on commercial x86-64 multicore microprocessors	2017	-1.4288996510746836	14.808820130238415	1474532
1474668	EDA	analyzing the performance and energy impact of 3d memory integration on embedded dsps	2011	-1.907399365930165	13.651503059335013	1474695
1475047	EDA	lynx: cad for fpga-based networks-on-chip	2016	-2.877989234354787	13.30984102652148	1475074
1475348	Arch	skylake-sp: a 14nm 28-core xeon® processor	2018	-3.308966820270143	14.085041880605605	1475375
1475781	EDA	analytical modeling and evaluation of network-on-chip architectures	2010	-2.318415673133431	14.994693218799894	1475808
1475881	EDA	architectural, system level and protocol level techniques for power optimization for networked embedded systems	2005	-1.7855889160014418	14.430859006912101	1475908
1476165	EDA	router design for application specific networks-on-chip on reconfigurable systems	2007	-2.3828280917643583	14.561135046913705	1476192
1477324	EDA	a modular sensor microsystem utilizing a universal interface circuit	2003	-3.0037917187256267	14.520185937298324	1477351
1477420	HPC	aim: accelerating computational genomics through scalable and noninvasive accelerator-interposed memory	2017	-1.644021691408918	13.501797663945933	1477447
1478175	EDA	self-timed communication platform for implementing high-performance systems-on-chip	2004	-3.0740474903677315	13.491310423792527	1478202
1478758	Logic	hierarchical self-repair in heterogenous multi-core systems by means of a software-based reconfiguration	2012	-3.305554693777233	13.396841567003891	1478785
1480136	Arch	aurora: a cross-layer solution for thermally resilient photonic network-on-chip	2015	-2.8984588846635706	14.976423771420391	1480163
1480263	EDA	heterogeneous hardware accelerators interconnect: an overview	2013	-1.9574034640358557	14.535715348936481	1480290
1484834	OS	what is the future of disk drives, death or rebirth?	2011	-3.100762651930317	13.53863421438381	1484861
1485480	HPC	dynamic fault reconfiguration in a mesh-connected mimd environment	1988	-1.9301750090720813	14.778592909493875	1485507
1485537	Arch	design and analysis of area-io dram/logic integration with system-in-a-package (sip)	2005	-3.1160951904304333	13.925129753217918	1485564
1485894	HPC	a fully integrated multi-cpu, gpu and memory controller 32nm processor	2011	-2.958268826397324	13.757429590512038	1485921
1487412	AI	operator scheduling revisited: a multi-objective perspective for fine-grained dvs architecture	2012	-1.4815851775418634	14.875999463017454	1487439
1487586	EDA	8.1 a 4x4x2 homogeneous scalable 3d network-on-chip circuit with 326mflit/s 0.66pj/b robust and fault-tolerant asynchronous 3d links	2016	-2.9867551622992994	14.586840419029114	1487613
1487781	Arch	on the implementation of computation-in-memory parallel adder	2017	-1.9485832951079531	13.941528959172215	1487808
1489834	Arch	industrial perspectives: the next roadblocks in soc evolution: on-chip storage capacity and off-chip bandwidth	2006	-2.457805043193145	13.956208179186405	1489861
1490631	Arch	optimization-based reconfigurable approach for low-power 3d chip-multiprocessors	2018	-1.4940424569752229	15.000798123926911	1490658
1493345	EDA	fast system-level power profiling for battery-efficient system design	2002	-1.6982026919485227	14.277059983867108	1493372
1502327	EDA	scheduling designs into a time-multiplexed fpga	1998	-2.74092026773966	13.300841129225105	1502354
1503011	EDA	a fault-tolerant hierarchical hybrid mesh-based wireless network-on-chip architecture for multicore platforms	2015	-2.7263473537147136	14.91110834111095	1503038
1503172	EDA	reconfigurable router using rlbs algorithm	2012	-2.3211958507367814	14.928767905215047	1503199
1503961	EDA	quality of service optimization for network-on-chip using bandwidth-constraint mapping algorithm	2013	-2.1495876988466383	15.103709861638505	1503988
1505509	Arch	multi-hop communications on wireless network-on-chip using optimized phased-array antennas	2013	-2.9030518624773967	14.910169920042861	1505536
1506039	EDA	optical noc design-parameters exploration and analysis	2009	-3.3421166612826347	13.781541125803358	1506066
1506739	EDA	evaluating soc network performance in mpeg-4 encoder	2006	-2.263754822674243	14.524748942163551	1506766
1506791	EDA	parallel self-reconfiguration for mems microrobots	2013	-1.680756649512427	14.502901934743036	1506818
1506945	Arch	scalability aspects of instruction distribution algorithms for clustered processors	2001	-1.7045035991972823	14.912796469335055	1506972
1507614	EDA	energy efficiency of scratch-pad memory at 65 nm and below: an empirical study	2008	-1.4851320908063563	14.932294343850431	1507641
1508464	Arch	designing a novel high-performance fpga architecture for data intensive applications	2008	-2.1083140564015905	13.871224277629098	1508491
1508796	EDA	efficient approximate algorithm for hardware/software partitioning	2009	-1.6051637288165368	13.574361204041262	1508823
1511325	EDA	homogeneous noc-based fpga: the foundation for virtual fpga	2010	-2.2129318195761027	13.636732780485213	1511352
1511492	EDA	a multicycle communication architecture and synthesis flow for global interconnect resource sharing	2008	-2.3739637920781687	14.875543989448884	1511519
1512151	EDA	design-time energy optimization for asymmetric multiprocessor system-on-chip	2016	-1.4384878047168748	14.592172840666434	1512178
1513460	EDA	design space exploration for run-time management of a reconfigurable system for video streaming	2011	-1.4442357603158549	13.738595829597305	1513487
1513833	Embedded	new directions in compiler technology for embedded systems (embedded tutorial)	2001	-1.87400759054998	13.376502897767383	1513860
1513975	Arch	microarchitecture of a high radix router	2005	-2.5339607202908714	14.833841048158073	1514002
1514414	HPC	cpu-gpu hybrid bidiagonal reduction with soft error resilience	2013	-2.617038067876941	14.172533732302133	1514441
1514521	EDA	evaluating the feasibility of wireless networks-on-chip enabled by graphene	2014	-2.878850006131481	14.774384437889474	1514548
1515100	EDA	energy characteristic of a processor allocator and a network-on-chip	2011	-1.9308147474460384	14.801514256916654	1515127
1515495	EDA	empirical method based on neural networks for analog power modeling	2010	-2.798942329663316	13.31208234401378	1515522
1515891	Embedded	real-time interconnection network for single-chip many-core computers	2013	-1.6675262033680434	13.605467758744535	1515918
1516031	Metrics	benefits of selective packet discard in networks-on-chip	2012	-3.275590782585865	14.805074308831605	1516058
1516895	EDA	a new simulation-based fault injection approach for the evaluation of transient errors in gpgpus	2016	-2.6903669693614694	13.743242622630007	1516922
1517254	Arch	technology scaling redirects main memories: technical perspective	2010	-3.161106151901815	13.496768257496505	1517281
1517407	EDA	the floating-point unit of the powerpc 603e microprocessor	1996	-3.1763561730710466	13.76031915723519	1517434
1517679	Arch	surfnoc: a low latency and provably non-interfering approach to secure networks-on-chip	2013	-3.279088254320347	14.332385946077752	1517706
1519553	Embedded	a stochastic framework for co-synthesis of real-time systems	2000	-1.4401971344443656	13.749121742396465	1519580
1519979	EDA	elementary block based 2-dimensional dynamic and partial reconfiguration for virtex-ii fpgas	2006	-2.0021008527513304	13.482390377924848	1520006
1521524	EDA	interconnect architectures for modulo-scheduled coarse-grained reconfigurable arrays	2004	-2.0563485457376136	13.995547292990675	1521551
1523950	EDA	a new cost model for high-level power optimization and its application	2000	-1.7155581559128743	13.95322122408645	1523977
1524057	EDA	generic low-latency noc router architecture for fpga computing systems	2011	-2.29735509921782	14.909247644105156	1524084
1524954	Arch	modeling, design, virtual and physical prototyping, testing, and verification of a multifunctional processor queue for a single-chip multiprocessor architecture	2001	-1.5119720034335498	13.373728334187154	1524981
1525212	Arch	evaluating carbon nanotube global interconnects for chip multiprocessor applications	2010	-3.171148620781973	14.53744803902891	1525239
1525543	Arch	a 40 nm 16-core 128-thread sparc soc processor	2011	-3.188076552041628	14.136444050570153	1525570
1525976	Arch	towards optimal adaptive routing in 3d noc with limited vertical bandwidth	2013	-2.965238891441331	14.864139830857432	1526003
1526126	Arch	key issues in implementing an optoelectronic planar free-space architecture for signal processing applications	2003	-2.919690206810338	14.615562892783329	1526153
1527926	EDA	energy- and traffic-balance-aware mapping algorithm for network-on-chip	2013	-2.082476374220791	14.47917332407751	1527953
1528486	EDA	variability-aware robust design space exploration of chip multiprocessor architectures	2009	-3.3454745717508563	13.725959852148442	1528513
1530128	PL	hardening an l4 microkernel against soft errors by aspect-oriented programming and whole-program analysis	2015	-3.0672954671464217	13.599031240814446	1530155
1530963	HPC	hpp switch: a novel high performance switch for hpc	2008	-2.174317171118532	14.947304286852402	1530990
1531993	Vision	permutation on the mesh with reconfigurable bus: algorithms and practical considerations	1993	-2.546778650765797	15.090028950014776	1532020
1532675	EDA	a 113mm2 32gb 3b/cell nand flash memory	2009	-3.35257890397892	13.823169568967025	1532702
1532694	EDA	toolchain-based approach to handling variability in embedded multiprocessor system on chips	2015	-3.275128686516014	13.367304385985047	1532721
1534363	EDA	end-to-end power estimation for heterogeneous cellular lte socs in early design phases	2014	-2.7912894967251565	13.292537479731	1534390
1534645	Arch	fault site pruning for practical reliability analysis of gpgpu applications	2018	-3.3374944362979737	14.21200190721956	1534672
1535493	EDA	analytical delay model for cpu-fpga data paths in programmable system-on-chip fpga	2016	-1.8150211916468488	13.503099334860494	1535520
1536032	Arch	high-performance and fault-tolerant 3d noc-bus hybrid architecture using arb-net-based adaptive monitoring platform	2014	-2.410086945947466	15.051535431092748	1536059
1537286	EDA	co-simulation of a hybrid multi-context architecture	2003	-2.0502326643576847	13.606295966758225	1537313
1540495	EDA	heterogeneous fpga-based cost-optimal design for timing-constrained cnns	2018	-1.5911926657937951	13.825165834327686	1540522
1541219	EDA	assignment and scheduling of real-time dsp applications for heterogeneous functional units	2004	-2.3488005731536443	13.266303450137231	1541246
1542561	Arch	the alpha 21364 network architecture	2001	-1.9142044835831364	14.595522696958449	1542588
1543664	Vision	a power-scalable motion estimation coprocessor for energy constrained applications	2003	-2.3193023177637833	13.440626644248786	1543691
1543730	EDA	data encoding for low-power in wormhole-switched networks-on-chip	2009	-2.579027969051593	15.042515604724061	1543757
1544712	EDA	memoryio: an extended i/o technology in embedded systems	2008	-1.8579437537986696	13.572151461834016	1544739
1545035	EDA	multiple voltage-based scheduling methodology for low power in the high level synthesis	1999	-1.4382476396156794	14.928332983639828	1545062
1545537	EDA	a rapid prototyping framework for nano-photonic accelerators	2015	-3.2485638676996165	13.340219289033534	1545564
1546829	EDA	coarse-grained reconfiguration: dataflow-based power management	2015	-1.9017220410543247	13.376056590780873	1546856
1547641	HPC	power and performance analysis of scalable photonic networks for exascale architecture	2015	-2.7048943090655917	15.058524442730555	1547668
1548663	Arch	a 48-core ia-32 message-passing processor with dvfs in 45nm cmos	2010	-3.0824181778962734	14.334709595064176	1548690
1549306	DB	reconfigurable swp operator for multimedia processing	2009	-1.5424163660250538	13.484445785191374	1549333
1549329	Embedded	hardware task migration module for improved fault tolerance and predictability	2015	-2.9421049784711792	14.29106612802814	1549356
1549332	Arch	design of multi-channel wireless noc to improve on-chip communication capacity!	2011	-2.5628155230687564	15.102707685810984	1549359
1549500	EDA	learning-based adaptation to applications and environments in a reconfigurable network-on-chip	2010	-2.168499923908964	14.242352247219724	1549527
1549968	EDA	buffer tree synthesis with consideration of temporal locality	2002	-2.2132384716491345	15.102630141954828	1549995
1550581	Arch	design and implementation of a network on chip-based simulator: a performance study	2014	-3.0351431080951583	13.325518035981483	1550608
1550583	Arch	modeling and analysis of fault tolerant multistage interconnection networks	2003	-3.0830031786983536	14.850893375113587	1550610
1552168	EDA	avoiding transitional effects in dynamic circuit specialisation on fpgas	2015	-2.5760963638496843	13.234374228539377	1552195
1552401	EDA	system power analysis with dvfs on esl virtual platform	2011	-2.317220679415729	13.497375856117149	1552428
1552865	HPC	fault-tolerance of distributed genetic algorithms on many-core processors	2013	-2.8738853106266333	13.746650457101074	1552892
1553062	Arch	improving reconfigurable hardware energy efficiency and robustness via dvfs-scaled homogeneous mp-soc	2011	-1.7908641601506998	14.246933482737484	1553089
1553218	EDA	reliability-aware overlay architectures for fpgas: features and design challenges	2016	-2.7706900055047567	13.46779306419774	1553245
1553631	EDA	power8 design methodology innovations for improving productivity and reducing power	2014	-2.601667770181668	13.536680708617931	1553658
1553847	EDA	dynamic power management for microprocessors: a case study	1997	-3.141592388039797	13.44713807731224	1553874
1555331	Arch	designing chip-level nanophotonic interconnection networks	2012	-3.345691167585786	13.833562442767512	1555358
1555486	EDA	raptor a scalable platform for rapid prototyping and fpga-based cluster computing.	2009	-2.7248162293339147	13.33441730869738	1555513
1555963	Arch	custom s/390 g5 and g6 microprocessors	1999	-1.6719643496112797	13.43870963618488	1555990
1556141	HPC	parallel reconfiguration algorithms for mesh-connected processor arrays	2014	-1.4375242101646744	13.289834634471973	1556168
1556586	Visualization	fpga implementation and performance evaluation of aes-ccm cores for wireless networks	2008	-2.284399397164516	13.457981837260482	1556613
1557796	Arch	low-power hypercube divided memory fft engine using 3d integration	2010	-2.3021687083826317	13.295687443102384	1557823
1557944	Arch	design and evaluation of hardware strategies for reconfiguring hypercubes and meshes under faults	1994	-2.75492892515402	14.787339366053978	1557971
1558426	EDA	comparing synchronous, mesochronous and asynchronous nocs for gals based mpsocs	2017	-2.531088567443815	14.870784347300107	1558453
1558913	EDA	fpga interconnect topologies exploration	2009	-2.8411790097331266	14.891305209620116	1558940
1559195	Arch	armstrong ii: a loosely coupled multiprocessor with a reconfigurable communications architecture	1991	-2.1068151068714647	14.281634911470068	1559222
1559439	EDA	implementation of highly pipelined datapaths on a reconfigurable asynchronous substrate	2009	-3.3424231165728364	13.654093759733481	1559466
1559734	EDA	instrumentation set-up for instruction level power modeling	2002	-2.9407508864988707	13.650019981915555	1559761
1561705	EDA	glow: a global router for low-power thermal-reliable interconnect synthesis using photonic wavelength multiplexing	2012	-3.0335426112892585	14.740988881320849	1561732
1561822	EDA	time and energy efficient matrix factorization using fpgas	2003	-1.9564358713218657	13.42116295303107	1561849
1562394	EDA	efficient remote software execution architecture based on dynamic address translation for internet-of-things software execution platform	2015	-1.6376538736939463	14.104211284077365	1562421
1562440	Arch	minerva: enabling low-power, highly-accurate deep neural network accelerators	2016	-1.8968600746166584	13.52319634050157	1562467
1562578	Arch	towards energy-efficient high-throughput photonic nocs for 2.5d integrated systems: a case for awgrs	2018	-2.714859457631792	15.073354787929047	1562605
1563111	HPC	a network on chip architecture for heterogeneous traffic support with non-exclusive dual-mode switching	2008	-2.1354358603450274	15.061396519548087	1563138
1564127	Embedded	an automated technique for design of custom network-on-chip topologies	2015	-2.879533247110972	13.4059875973032	1564154
1566472	EDA	etiss-ml: a multi-level instruction set simulator with rtl-level fault injection support for the evaluation of cross-layer resiliency techniques	2018	-2.106850411083339	13.522089299345355	1566499
1566754	Arch	instruction scheduling for variation-originated variable latencies	2008	-1.623860101319312	14.699612173914284	1566781
1567078	Arch	exploring synergistic dvfs control of cores and drams for thermal efficiency in cmps with 3d-stacked drams	2013	-3.2096776800983053	14.452061825809865	1567105
1567085	EDA	a reconfigurable dual output low power digital pwm power converter	1998	-2.9792208546400687	14.421736665113725	1567112
1567355	Arch	low power networks-on-chip	2011	-2.498916271711473	14.133995688301745	1567382
1567506	EDA	low-power heterogeneous systems-on-chips	2008	-3.2207393326428906	13.211044066754852	1567533
1567614	Embedded	a high-performance fpga-based implementation of the lzss compression algorithm	2012	-1.9048240848951499	13.61480168918598	1567641
1567753	EDA	flexible wide dynamic range (wdr) processing support in image signal processor (isp)	2015	-2.252499440152178	13.313339155761625	1567780
1567810	Arch	code compression in dsp processor systems	2008	-1.6545557937284194	13.278848768247693	1567837
1568125	EDA	distributed-memory parallel routing for field-programmable gatearrays	2000	-2.261000830233913	14.220300758795506	1568152
1568322	Arch	compiler-managed software-based redundant multi-threading for transient fault detection	2007	-3.3564783329531407	13.907431626162607	1568349
1569419	EDA	partially reconfigurable vector processor for embedded applications	2007	-2.00300668755602	13.521115154924495	1569446
1569823	Arch	an noc and cache hierarchy substrate to address effective virtualization and fault-tolerance	2013	-1.864626640547476	14.697869922442708	1569850
1569905	HPC	on the practical application of a quantitative model of system reconfiguration due to a fault	1993	-2.9490369532270475	14.133097244859972	1569932
1569983	Arch	an intelligent ram with serial i/os	2013	-1.4481166316613074	13.288865799175401	1570010
1570911	EDA	concurrent phase classification for accelerating mpsoc simulation	2012	-1.4680418417145984	13.249779723634992	1570938
1572543	Embedded	cross-layer fault-tolerant design of real-time systems	2016	-3.1942762823804456	14.140867692653227	1572570
1572669	EDA	variation-aware task and communication mapping for mpsoc architecture	2011	-1.6308633766948912	14.876652463541728	1572696
1572946	Arch	is dark silicon real?: technical perspective	2013	-2.9390057025927785	13.640645778082602	1572973
1574120	HPC	application - platform performance modeling and evaluation	2008	-1.5027154573582595	13.373272894071775	1574147
1574153	Mobile	dynamically reconfigurable ffts for cognitive radio on a multiprocessor platform	2008	-1.915978012320904	13.448909344542393	1574180
1574375	EDA	power-aware topology optimization for networks-on-chips	2008	-2.2515813604852073	14.933933357885222	1574402
1574455	EDA	on-chip communication buffer architecture optimization considering bus width	2012	-2.262610581125021	13.466392487810413	1574482
1574812	Arch	level-hybrid optoelectronic tesh interconnection network	2003	-2.512944379887797	15.108376720179699	1574839
1575153	Arch	on complexity modeling of h.264/avc video decoding and its application for energy efficient decoding	2011	-1.4571433582154247	14.105505086557569	1575180
1575168	HPC	a novel ip-core mapping algorithm in reliable 3d optical network-on-chips	2018	-2.7566190315514367	14.578188359204493	1575195
1575359	EDA	embedded dram: technology platform for the blue gene/l chip	2005	-2.3630312852111377	13.34994554106757	1575386
1576748	HPC	crosstalk noise in wdm-based optical networks-on-chip: a formal study and comparison	2015	-2.9725289739773038	15.111704984936251	1576775
1577135	Arch	a low power architecture for embedded perception	2004	-1.6178225735874403	13.644785690198223	1577162
1577812	EDA	energy-quality scalable adaptive vlsi circuits and systems beyond approximate computing	2017	-3.354253193731076	13.818276953943904	1577839
1578130	AI	a numerical soft fault model for iterative linear solvers	2015	-3.036624372170081	14.054448375426984	1578157
1578405	Embedded	hardware-software co-synthesis of hard real-time systems with reconfigurable fpgas	2004	-1.4304807673736972	14.123027821984305	1578432
1581150	HPC	high performance dense linear system solver with soft error resilience	2011	-2.3572256689565765	14.187169433025419	1581177
1581552	EDA	reducing power consumption of lasers in photonic nocs through application-specific mapping	2018	-2.903747819645965	14.696082878016664	1581579
1583355	Robotics	a scheduling and allocation method to reduce data transfer time by dynamic reconfiguration	2000	-1.7308492937668127	14.16791559240558	1583382
1584464	EDA	ant colony optimization for mapping, scheduling and placing in reconfigurable systems	2013	-1.792862260043495	13.478898854428312	1584491
1585531	EDA	fault-tolerant irregular topology design method for network-on-chips	2014	-2.907026664150127	15.046197481102825	1585558
1585998	EDA	tesla: using microfluidics to thermally stabilize 3d stacked stt-ram caches	2016	-1.6796972947132192	15.078412076347526	1586025
1586689	Embedded	answer set versus integer linear programming for automatic synthesis of multiprocessor systems from real-time parallel programs	2009	-1.6779162361065685	13.506464922029053	1586716
1587072	EDA	a basic-block power annotation approach for fast and accurate embedded software power estimation	2013	-1.5110296682782665	13.246777171182769	1587099
1587352	Arch	numesh: a communication architecture for static routing	1995	-1.9545990138209235	15.107452479449641	1587379
1587398	HPC	triplet based multi-core interconnection network and its computational efficiency	2009	-2.478116785928025	15.036213230631876	1587425
1588185	Mobile	optical crossconnects for high-capacity lightwave networks	1999	-3.3382560539197486	14.545877175900724	1588212
1588771	Arch	a user-level library for fault tolerance on shared memory multicore systems	2012	-3.1768204209284514	14.12253196536263	1588798
1589559	HPC	address compression and heterogeneous interconnects for energy-efficient high-performance in tiled cmps	2008	-1.7301088664026325	15.005961411037688	1589586
1589778	Arch	control-flow error detection using combining basic and program-level checking in commodity multi-core architectures	2011	-3.2152792204316087	13.990848539290711	1589805
1589915	EDA	scalable effort hardware design: exploiting algorithmic resilience for energy efficiency	2010	-2.9629625565680136	13.870072809134331	1589942
1590062	Embedded	data dependent energy modelling: a worst case perspective	2015	-2.3627234634396563	14.02505801622882	1590089
1590733	EDA	high-performance energy-efficient multicore embedded computing	2012	-2.3215148062173285	13.65535091310946	1590760
1590939	Arch	3d-cool: design and development of adaptive thermal-aware three-dimensional noc-based multiprocessor chip	2018	-2.456804561883333	14.563676459747775	1590966
1591616	Arch	mesh-of-trees interconnection network for an explicitly multi-threaded parallel computer architecture	2008	-2.0958537682868905	15.07554900271123	1591643
1592098	EDA	virtual area management: multitasking on dynamically partially reconfigurable devices	2010	-1.5051827468150876	13.658471759427984	1592125
1592602	Arch	low power, high throughput network-on-chip fabric for 3d multicore processors	2011	-2.482391057538361	15.052717352587779	1592629
1593461	EDA	test scheduling and control for vlsi built-in self-test	1988	-2.221160408651188	13.728102353555588	1593488
1593655	EDA	optimization-based power and thermal management for dark silicon aware 3d chip multiprocessors using heterogeneous cache hierarchy	2017	-1.6139817423851353	14.801704096428175	1593682
1593767	HPC	an energy-efficient fault-aware core mapping in mesh-based network on chip systems	2018	-3.1685826917831377	14.722771560679483	1593794
1595485	EDA	an image recognition processor using dynamically reconfigurable alu	2004	-2.7490602148506267	13.316396999401011	1595512
1595834	Arch	an adaptive router architecture for heterogeneous 3d networks-on-chip	2011	-2.6177615233070446	14.788571303611945	1595861
1596474	EDA	optimal vs. heuristic approaches to context scheduling for multi-context reconfigurable architectures	2000	-2.0056764955332267	13.28374210869	1596501
1596510	HPC	supporting faulty banks in nuca by noc assisted remapping mechanisms	2013	-2.6612279444412015	14.95376595943438	1596537
1597438	EDA	an 8-core 64-thread 64b power-efficient sparc soc	2007	-3.03999386275444	14.025703495384555	1597465
1597590	Arch	introduction to the special section on on-chip and off-chip network architectures	2013	-2.7927770842608086	14.700999982783225	1597617
1597765	EDA	an fpga based memory efficient shared buffer implementation	2007	-1.92471965296176	14.507951696049647	1597792
1598152	Arch	unified embedded non-volatile memory for emerging mobile markets	2014	-2.9741842750798964	14.338461344720605	1598179
1598288	Arch	orion: a power-performance simulator for interconnection networks	2002	-2.2560468887927034	14.281579415797445	1598315
1598628	EDA	power-aware multi-objective evolutionary optimization for application mapping on noc platforms	2010	-2.499837742167234	13.225175644900448	1598655
1601973	EDA	high-resolution online power monitoring for modern microprocessors	2015	-2.3396458233281363	13.999083786512092	1602000
1603375	EDA	design automation for reconfigurable interconnection networks	2010	-2.728143616538839	14.783947531799186	1603402
1603617	EDA	a gracefully degrading and energy-efficient fault tolerant noc using spare core	2016	-2.8742171477710583	14.724631058616744	1603644
1604424	EDA	increasing reconfigurability with memristive interconnects	2015	-2.5291186708671582	14.723970817319719	1604451
1605370	Robotics	scatterd: spatial deployment optimization with hybrid heuristic/evolutionary algorithms	2011	-1.8127664971695128	13.715073170259652	1605397
1605963	Embedded	nti: a network time interface m-module for high-accuracy clock-synchronization	1998	-2.4626181958631084	13.545551280394307	1605990
1607415	AI	energy efficient computation: a silicon perspective	2014	-2.162234129894552	13.670872359952636	1607442
1607787	Arch	thermally-aware composite run-time cpu power models	2016	-1.7517896505820243	14.185817417930233	1607814
1608491	HPC	thermal analysis for 3d multi-core processors with dynamic frequency scaling	2010	-1.499713121859264	15.060200459422688	1608518
1608917	EDA	automated placement of reconfigurable regions for relocatable modules	2010	-1.9864334358287867	13.31567129182543	1608944
1610709	Arch	ant-on-yards: fpga/mpu hybrid architecture for telecommunication data processing	1998	-2.2589450712287156	13.233612335368974	1610736
1612382	EDA	ultra-fast noc emulation on a single fpga	2015	-1.9120314555354183	14.375403987097073	1612409
1613287	Arch	a novel dimensionally-decomposed router for on-chip communication in 3d architectures	2007	-2.4874410330234427	14.852666758252811	1613314
1613420	Arch	design for scalability in enterprise ssds	2014	-2.846641547984868	14.183346219918992	1613447
1613600	Arch	end-to-end validation of architectural power models	2009	-2.3560691700379173	13.415433785535624	1613627
1616504	EDA	physically-aware hw-sw partitioning for reconfigurable architectures with partial dynamic reconfiguration	2005	-1.5102161995412955	13.694897784572733	1616531
1616620	HPC	a software wimax medium access control layer using massively multithreaded processors	2010	-1.9079918529068427	14.799836614877215	1616647
1616965	EDA	a high-performance, low-power linear algebra core	2011	-1.5907989565260736	13.375997725884009	1616992
1617524	EDA	high-level synthesis challenges and solutions for a dynamically reconfigurable processor	2006	-2.3604147123156496	13.224445814913864	1617551
1617661	EDA	fpga implementation of i2c & spi protocols: a comparative study	2009	-2.758773538999673	13.786424806895516	1617688
1618031	EDA	mpeg-based performance comparison between network-on-chip and amba mpsoc	2008	-2.0816945849884863	14.372993399589975	1618058
1618261	EDA	early power estimation in heterogeneous designs using soclib and systemc-ams	2010	-2.5555587243838493	14.041993044130175	1618288
1618373	Arch	unified power frequency model framework	2016	-2.308166710028816	13.485787200597489	1618400
1618961	Robotics	3d multiprocessor with 3d noc architecture based on tezzaron technology	2011	-2.3769779784709124	14.350749637779064	1618988
1619173	EDA	"""low power techniques for mobile application socs based on integrated platform """"uniphier"""""""	2007	-1.6978356406183444	14.640104061142655	1619200
1619272	EDA	temperature-aware energy minimization of 3d-stacked l2 dram cache through dvfs	2012	-1.4337348056552257	15.051723425769488	1619299
1620279	Visualization	latency- and hazard-free volume memory architecture for direct volume rendering	1997	-1.8365619068199677	13.669663669783269	1620306
1621015	HPC	performance estimation of deeply pipelined fluid simulation on multiple fpgas with high-speed communication subsystem	2018	-2.013472307389216	14.818590606167549	1621042
1621217	EDA	fuzzy-based mapping algorithms to design networks-on-chip	2016	-2.419779987351831	14.618531779487572	1621244
1622890	EDA	a thermal-aware mapping algorithm for reducing peak temperature of an accelerator deployed in a 3d stack	2011	-1.8401978344029115	13.548891486513288	1622917
1623676	EDA	system-level application-specific noc design for network and multimedia applications	2007	-2.18932177370455	13.922071750171295	1623703
1624282	EDA	minimizing internal fragmentation by fine-grained two-dimensional module placement for runtime reconfiguralble systems	2009	-1.987369942240212	13.389052928692605	1624309
1624846	Arch	application specific drams today	2003	-3.1582308179128367	13.938885043843653	1624873
1625418	EDA	advanced fault tolerant bus for multicore system implemented in fpga	2011	-2.802616320951313	13.797154679872534	1625445
1625504	Arch	hw/sw co-design for low power arithmetic and logic units	2005	-2.2984764244302864	13.390449083848615	1625531
1626154	EDA	high-throughput asynchronous pipelines for fine-grain dynamic datapaths	2000	-2.6181681971490507	14.132286962255547	1626181
1626232	EDA	scalable n-worst algorithms for dynamic timing and activity analysis	2017	-2.6169883881388243	14.137026187594815	1626259
1627015	Mobile	indoor positioning with wireless local area networks (wlan)	2017	-2.6706630043229236	14.193235920059767	1627042
1627407	Arch	a 10th generation 16-core sparc64 processor for mission-critical unix server	2013	-3.3274075580935523	14.025179398531144	1627434
1627702	EDA	power and clock gating modelling in coarse grained reconfigurable systems	2016	-2.16803259121472	13.294095506516905	1627729
1627798	EDA	placement-oriented modeling of partially reconfigurable architectures	2005	-2.422872629029885	13.381461031365685	1627825
1629703	Arch	a low-overhead and reliable switch architecture for network-on-chips	2010	-3.042991969872748	15.112674491872971	1629730
1630523	EDA	power-management high-level synthesis	2015	-2.6438140863704707	13.565233744981075	1630550
1631672	Arch	a 3-way simd engine for programmable triangle setup in embedded 3d graphics hardware	2005	-2.8347748856795856	13.516297746283223	1631699
1632019	Arch	reconfigurable router for dynamic networks-on-chip	2010	-2.180516085739482	14.864585950173025	1632046
1632069	Embedded	flexible data allocation for scratch-pad memories to reduce nbti effects	2013	-1.5830478862283877	14.993733575392575	1632096
1632101	EDA	a parallel reconfiguration algorithm for wsi/vlsi processor arrays	1991	-1.771688861635578	13.360951788948604	1632128
1633032	Arch	laura-noc: local automatic rate adjustment in network-on-chips with a simple dvfs	2013	-2.574532398103728	15.007586584608795	1633059
1633199	EDA	model based node design methodology for secure iot applications	2018	-2.478544151267167	13.62582671466078	1633226
1633307	Embedded	software platform for hybrid resource management of a many-core accelerator for multimedia applications	2014	-1.5620120841312268	13.282485216183426	1633334
1633433	HPC	analytische modellierung zur entwurfsraumexploration von verbindungsnetzwerken in vielkernprozessoren	2015	-1.9313595796656664	14.654427737476823	1633460
1633766	EDA	adapnoc: a fast and flexible fpga-based noc simulator	2016	-2.048575812580109	14.601899273490119	1633793
1634133	Arch	algorithms for all-to-all personalized exchange in 2d and 3d tori	1996	-3.1969974959561567	14.226380711877106	1634160
1634556	Theory	stochastic bit-width approximation using extreme value theory for customizable processors	2004	-2.138969639603346	13.59871674376276	1634583
1634764	EDA	run-time adaptive power-aware reliability management for manycores	2018	-2.821916969952482	13.716205152716608	1634791
1635997	EDA	temporal logic replication for dynamically reconfigurable fpga partitioning	2003	-1.5189770147032235	13.666705497181239	1636024
1636123	EDA	wrapper design for a cdma bus in soc	2010	-2.926605578061954	13.355824291580946	1636150
1636559	EDA	a time division multiplexing (tdm) logic mapping method for computational applications	2007	-2.6699761940150357	14.326823643476482	1636586
1636732	Embedded	electrical isolation and fanout in intra-chip optical interconnects	2004	-2.9693152039321205	14.809137801532204	1636759
1637479	EDA	dynamic and distributed frequency assignment for energy and latency constrained mp-soc	2009	-1.7823619035311802	14.331449687825046	1637506
1638179	Arch	photonic noc for dma communications in chip multiprocessors	2007	-2.5266460048899786	14.954546228344624	1638206
1638381	EDA	design of shared resource based multicore embedded controller using leon processor	2010	-1.5370883623213232	13.714193742035413	1638408
1638447	EDA	runtime temporal partitioning assembly to reduce fpga reconfiguration time	2009	-1.8261865585210428	13.426409261297314	1638474
1639033	Arch	improving performance of partial reconfiguration using strategy of virtual deletion	2008	-2.902301041103291	13.236550366848038	1639060
1639257	HPC	development of a high bandwidth merged logic/dram multimedia chip	1997	-3.2199653535006734	13.667317275866306	1639284
1639670	Embedded	integrated support for adaptivity and fault-tolerance in mpsocs	2013	-1.7613841991337016	13.693895724605119	1639697
1640330	EDA	architecture-adaptive routability-driven placement for fpgas	2003	-2.4169746790568998	14.051793642306613	1640357
1640375	HPC	self-timed interface of the input/output subsystem of the ibm eserver z900	2002	-3.1255626970401043	14.105661960026529	1640402
1640495	EDA	building fast bundled data circuits with a specialized standard cell library	1994	-3.0629565179613234	13.562791467803118	1640522
1640741	Arch	exploiting error control approaches for hardware trojans on network-on-chip links	2013	-3.145504782487715	14.973311157550304	1640768
1641620	EDA	architectures for adaptive low-power embedded multimedia systems	2011	-1.4926003678942923	14.511406470251695	1641647
1641879	EDA	a communication probability-based mapping algorithm for mesh-based network-on-chip systems	2018	-2.097340878545859	14.59264737961691	1641906
1642118	EDA	synthesizing energy-efficient embedded systems with lopocos	2002	-1.84143883199164	13.5919630884876	1642145
1642522	Arch	enhancing effective throughput for transmission line-based bus	2012	-2.3856769339702764	15.018633926064465	1642549
1642595	EDA	vespa: variability emulation for system-on-chip performance analysis	2011	-2.3178099674630483	14.051754111974509	1642622
1643360	Mobile	improving energy efficiency in iot with re-configurable virtual objects	2014	-1.9177140032677775	14.486127102804511	1643387
1645017	EDA	dynamic interconnection of reconfigurable modules on reconfigurable devices	2005	-2.255007284061717	14.067517266790869	1645044
1645645	EDA	a performance prediction model of parallel dct on mobile embedded systems	2012	-1.8306058524874853	13.29133608317936	1645672
1647050	EDA	dynamic power management with power network-on-chip	2014	-2.2529946799262817	14.72234356439183	1647077
1647228	EDA	multisynchronous and fully asynchronous nocs for gals architectures	2008	-3.287585104790627	13.461611715468695	1647255
1647794	EDA	emulation-based design evaluation of reader/smart card systems	2013	-3.0861660557196164	13.530855129621203	1647821
1647951	EDA	hardware-assisted power estimation for design-stage processors using fpga emulation	2014	-2.1552412352852066	13.424900718548	1647978
1648105	Arch	special section on international symposium on networks-on-chip (nocs)	2009	-3.137966985960698	13.46877746329737	1648132
1648686	Arch	on-chip interconnection networks of the trips chip	2007	-2.4393043090163524	14.753946502125492	1648713
1649408	EDA	synthesis of application-specific highly-efficient multi-mode systems for low-power applications	2003	-2.4372512878283663	13.276369829351024	1649435
1649702	EDA	designing a process variability robust energy-efficient control for complex socs	2011	-2.586632031208881	14.814813993800936	1649729
1650165	EDA	peak power estimation using activity measured on emulator	2012	-2.4453112643050305	13.817333687493944	1650192
1651335	EDA	fine-grain power management in manycore processor and system-on-chip (soc) designs	2015	-1.746787066963949	14.71951928149207	1651362
1651779	EDA	an efficient energy and thermal-aware mapping for regular network-on-chip	2017	-2.541371731300848	14.303391666820094	1651806
1652619	EDA	techniques for on-demand structural redundancy for massively parallel processor arrays	2015	-2.6887327408409933	13.986041789496063	1652646
1653750	Arch	analysis of performance dependencies in nuca-based cmp systems	2009	-1.8205227796198156	14.996129672291675	1653777
1655077	EDA	on-chip dynamic programming networks using 3d-tsv integration	2011	-2.9003211957903305	14.604419998577173	1655104
1655507	Arch	system-level design methodology with direct execution for multiprocessors on sopc	2006	-1.7887625308362376	13.229286486687414	1655534
1657684	EDA	energy efficiency of scratch-pad memory in deep submicron domains: an empirical study	2008	-1.6177738977889913	14.906428971321368	1657711
1657721	EDA	variation-aware task allocation and scheduling for mpsoc	2007	-1.5887757857468976	14.86860803288643	1657748
1658264	EDA	an rdl-configurable 3d memory tier to replace on-chip sram	2010	-3.023845018158195	14.306404856902144	1658291
1658610	EDA	using constraint programming for the design of network-on-chip architectures	2013	-1.909024557607504	14.763838143697331	1658637
1659107	EDA	placement and floorplanning in dynamically reconfigurable fpgas	2010	-2.3937705910705223	13.79013253871963	1659134
1659921	Arch	one-way shared memory	2018	-1.5363103854082008	14.679995207847554	1659948
1660178	EDA	design space exploration for 3d-stacked drams	2011	-3.1241154526428425	14.331868178934029	1660205
1660445	DB	an efficient data structure for dynamic two-dimensional reconfiguration	2016	-2.4883799335673635	14.432675127541803	1660472
1661357	Arch	runtime validation of memory ordering using constraint graph checking	2008	-3.24098710080302	13.765225521261875	1661384
1661781	EDA	on optimizing system energy of multi-core socs based on dynamically reconfigurable voltage-frequency island	2015	-1.4700111457357945	15.057937464250712	1661808
1662364	EDA	test-volume reduction in systems-on-a-chip using heterogeneous and multilevel compression techniques	2006	-1.931478971220093	13.353570544666601	1662391
1662931	Arch	a 2-layer laser multiplexed photonic network-on-chip	2015	-2.891259859793432	14.923504354887276	1662958
1663838	SE	a novel green software evaluation model for cloud robotics	2017	-2.01201937201391	13.223352112670842	1663865
1664709	EDA	energy-efficient architecture and enabling technology for advanced socs	2012	-3.1927854253263384	13.610544966596489	1664736
1664885	EDA	large scale on-chip networks : an accurate multi-fpga emulation platform	2008	-2.3300020547305675	13.27500049838747	1664912
1665320	EDA	modeling and formal verification of a passive optical network on chip behavior	2009	-2.9938859183785063	13.460761159299151	1665347
1667250	EDA	tape: thermal-aware agent-based power econom multi/many-core architectures	2009	-1.5919200514043983	15.014772906423106	1667277
1668100	Arch	fighting fire with fire: modeling the datacenter-scale effects of targeted superlattice thermal management	2011	-1.7675787911873508	15.065569800719738	1668127
1668392	Vision	an associative ram-based cam and its application to broadband communications systems	1998	-2.569346895820392	14.043491936838196	1668419
1668711	EDA	target independent thermal modeling for embedded processors	2006	-2.2979388494243977	13.61088539857415	1668738
1670302	Crypto	mapping the md5 hash algorithm onto the napa architecture	1998	-1.8972145568451213	13.241489419512545	1670329
1670609	EDA	design of a multi-style and multi-frequency fpga	2016	-2.5089068239369507	13.299048135101687	1670636
1671036	EDA	memory footprint reduction for fpga routing algorithms	2007	-2.0408058070407704	14.50383642627949	1671063
1671138	EDA	signal integrity analysis for micorserver backplane prototype	2016	-3.0803223938440567	13.808286911132676	1671165
1672280	DB	an efficient data structure for dynamic two-dimensional reconfiguration	2017	-2.4634126684235595	14.418759473365029	1672307
1672557	EDA	synthesis of pareto efficient technical architectures for multi-core systems	2014	-1.5642761103518912	13.42473502733144	1672584
1673352	EDA	network main memory architecture for noc-based chips	2010	-2.212353030682756	14.930709542507152	1673379
1673870	EDA	an energy efficient instruction set synthesis framework for low power embedded system designs	2005	-1.9184840129354868	14.044868069582169	1673897
1676074	EDA	on-chip networks: a scalable, communication-centric embedded system design paradigm	2004	-3.262058786828955	13.922399082984965	1676101
1676305	HPC	computation in memory for data-intensive applications: beyond cmos and beyond von- neumann	2015	-2.451383745411128	13.767418839640117	1676332
1677360	EDA	coupling routing algorithm and data encoding for low power networks on chip	2015	-2.842890557515364	14.60653301622825	1677387
1677649	Arch	design and implementation of routing scheme for wireless network-on-chip	2007	-2.630678583121656	14.854231280430662	1677676
1678155	EDA	thermal-aware multifrequency network-on-chip testing using particle swarm optimisation	2015	-2.594699633996218	14.250906062302633	1678182
1678372	EDA	runtime multi-optimizations for energy efficient on-chip interconnections1	2015	-1.7386370342432569	14.93544217370589	1678399
1678717	Arch	sona: an on-chip network for scalable interconnection of amba-based ips	2006	-2.2242437487798745	15.007667994844407	1678744
1680574	EDA	rasoc: a router soft-core for networks-on-chip	2004	-2.3468070722059435	13.637548103858498	1680601
1681137	Theory	soft error resilient qr factorization for hybrid system with gpgpu	2013	-2.397534838111914	14.096361696344605	1681164
1681150	EDA	optimal functional-unit assignment and buffer placement for probabilistic pipelines	2016	-1.6530274634550552	13.978356101504517	1681177
1681254	Robotics	active tapes: bus-based sensor networks	2004	-2.493399765975814	14.269100331732789	1681281
1681828	EDA	design and chip implementation of a heterogeneous multi-core dsp	2011	-2.101517844162664	13.430140331805095	1681855
1682091	Metrics	characterizing the soft error vulnerability of multicores running multithreaded applications	2010	-2.9238632370143214	14.100951118305288	1682118
1682140	EDA	efficient region allocation for adaptive partial reconfiguration	2011	-1.9874772982219011	13.560613112619235	1682167
1682648	EDA	an embedded multi-resolution amba trace analyzer for microprocessor-based soc integration	2007	-1.5764619003007352	13.341873748957678	1682675
1683347	EDA	mobile computing architectures, design and implementation	2005	-3.0954505101775163	13.460176341940794	1683374
1684589	EDA	topology-aware buffer insertion and gpu-based massively parallel rerouting for eco timing optimization	2012	-1.9888576304252084	14.371773981766713	1684616
1684921	EDA	a shared memory, parameterized and configurable in fpga, for use in multiprocessor systems	2016	-1.5290614917349978	13.254779726012973	1684948
1685074	HPC	matrix multiplication on gpus with on-line fault tolerance	2011	-2.24003751026403	14.069295321179155	1685101
1685394	EDA	heuristic for accelerating run-time task mapping in noc-based heterogeneous mpsocs	2014	-1.4624787831015806	14.063687191835749	1685421
1686012	Arch	fine-grained partial runtime reconfiguration on virtex-5 fpgas	2010	-1.994352069755528	13.233185031218524	1686039
1686903	EDA	a novel framework for the design of adaptable reconfigurable partitions for the placement of variable-sized ip cores	2014	-1.9525257104783669	13.247668077145304	1686930
1687941	Arch	a comprehensive reconfiguration scheme for fault-tolerant vlsi/wsi array processors	1997	-2.965828552467386	14.79701242234827	1687968
1688005	Embedded	ip lookup on a platform fpga: a comparative study	2005	-1.4722530205802933	13.725145250404804	1688032
1689033	Robotics	is consumer electronics redesigning our cars?: challenges of integrated technologies for sensing, computing, and storage	2018	-2.5925378971118302	13.697645824898697	1689060
1689042	EDA	3d-nocet: a tool for implementing 3d-nocs based on the direct-elevator algorithm	2017	-2.897334258853132	13.323033355413768	1689069
1689511	EDA	r3tos: a reliable reconfigurable real-time operating system	2010	-2.9324976123209154	13.292026478849413	1689538
1690596	Mobile	arm and intel battle over the mobile chip's future	2008	-2.4292846158334207	13.504390036383569	1690623
1691227	EDA	identification of many-core systems-on-chip with input and output noises	2013	-2.8270591473342077	13.839156405032035	1691254
1693252	Arch	process variation aware crosstalk mitigation for dwdm based photonic noc architectures	2016	-3.08267638846188	15.002743098678813	1693279
1695244	HPC	combining memory optimization with mapping of multimedia applications for multi-processors system-on-chip	2010	-1.4536512087196658	13.276331228856616	1695271
1695501	EDA	contrasting a noc and a traditional interconnect fabric with layout awareness	2006	-2.9632225994407366	14.386043479408412	1695528
1695828	Arch	power evaluation of a handheld computer	2003	-2.641590394109212	13.382130194099537	1695855
1696242	EDA	evaluation of fine grain 3-d integrated arithmetic units	2009	-3.356843063955377	13.467660655394587	1696269
1697723	Arch	tool for automated instruction set characterization for software power estimation	2010	-2.9642989796325088	13.35519896722304	1697750
1698434	Arch	power-gated arithmetic circuits for energy-precision tradeoffs in mobile graphics processing units	2011	-1.8773090842988596	13.967489412905163	1698461
1699465	Arch	interconnect-centric computing	2007	-2.1629614968605564	14.633371347535	1699492
1700138	Embedded	localization of damaged resources in noc based shared-memory mp2soc, using a distributed cooperative configuration infrastructure	2011	-2.9335617240412333	14.67429358522832	1700165
1701787	Arch	intelligence beyond the edge: inference on intermittent embedded systems	2018	-2.896599408350578	14.609661506626894	1701814
1702359	Arch	high performance, energy efficiency, and scalability with gals chip multiprocessors	2009	-1.7329034288242358	14.458841343924227	1702386
1703777	Arch	algorithms for power-efficient qos in application specific nocs	2014	-1.9818027615507117	15.059791779875919	1703804
1703795	Arch	power and thermal constraints of modern system-on-a-chip computer	2013	-3.2305957073180736	14.26569486968832	1703822
1704837	EDA	cell processor low-power design methodology	2005	-2.7936954286845648	13.534621570324855	1704864
1704913	EDA	a wrapper of pci express with fifo interfaces based on fpga	2012	-2.136588282897097	13.765876552354314	1704940
1706183	Visualization	fault tolerance in multiprocessor systems without dedicated redundancy	1988	-2.9337198618138958	13.76956293416474	1706210
1706339	EDA	a low-power fpga based on autonomous fine-grain power gating	2009	-3.146733819752447	14.188006278408553	1706366
1706537	Metrics	stochastic computer network with multiple terminals under total accuracy rate	2013	-3.3447807249459536	15.011032195105006	1706564
1707260	EDA	allocation of fifo structures in rtl data paths	2000	-1.8037975131294564	13.794962554627991	1707287
1707640	EDA	improving the energy efficiency of wireless network on chip architectures through online selective buffers and receivers shutdown	2016	-2.3620188349952	15.09917936623827	1707667
1707836	EDA	editorial to special section on networks on chip: architecture, tools, and methodologies	2013	-1.5835594103472421	14.97870052585468	1707863
1709570	EDA	a3map: architecture-aware analytic mapping for networks-on-chip	2010	-1.976880064074649	14.10719329297615	1709597
1709970	Mobile	iumote: a framework for the efficient modelling, evaluation, and deployment of algorithms and hardware for underwater communications	2015	-2.8557917516455666	13.964310467996974	1709997
1711682	EDA	optimizing fpga-based hard networks-on-chip by minimizing and sharing resources	2018	-2.513718244118368	14.824936272552927	1711709
1712231	EDA	hycube: a cgra with reconfigurable single-cycle multi-hop interconnect	2017	-2.1458235179828926	14.751937898362806	1712258
1713388	EDA	drain: distributed recovery architecture for inaccessible nodes in multi-core chips	2011	-3.0777391876014333	14.938156925815534	1713415
1713844	Arch	resource efficiency of the giganetic chip multiprocessor architecture	2007	-2.2079694737863633	13.585633138608381	1713871
1714303	EDA	comrance: a rapid method for network-on-chip design space exploration	2016	-2.194622558985248	13.355271086499727	1714330
1714762	EDA	distributed multimedia system design: a holistic perspective	2004	-1.994344754120088	14.508565171647518	1714789
1715565	EDA	barr: congestion aware scheduling algorithm for network-on-chip router	2017	-2.094944945386385	14.845475582966039	1715592
1715696	Embedded	migration-aware adaptive mpsoc static schedules with dynamic reconfigurability	2011	-1.5128117560871637	14.119655104668887	1715723
1716115	Mobile	multi-state power management of communication links	2011	-2.0039544810331917	14.922579827014367	1716142
1716173	EDA	a network of time-division multiplexed wiring for fpgas	2008	-2.482554778403816	14.844238116230786	1716200
1716274	EDA	charm: a checkpoint-based resource management framework for reliable multicore computing in the dark silicon era	2016	-3.2319577167364706	14.49176879971122	1716301
1718907	EDA	interconnect physical optimization	2018	-3.0585713486097186	14.064607167265358	1718934
1719151	EDA	automated design of application specific superscalar processors: an analytical approach	2007	-2.535199878989686	13.325932824651927	1719178
1719294	EDA	exploring noc mapping strategies: an energy and timing aware technique	2005	-2.0652496013875785	14.547235619541096	1719321
1719658	Arch	direct rambus technology: the new main memory standard	1997	-2.283281746719119	14.40919679519509	1719685
1722519	Logic	architecture and memory requirements for stand-alone and hierarchical mpeg2 hdtv-decoders with synchronous drams	1995	-1.5951137331917364	13.212020950832569	1722546
1723155	Arch	efficient routing techniques for cooperating processors in dataflow computers	1990	-1.858949206190116	14.911827254291694	1723182
1723237	EDA	introduction to nanophotonic communication technology integration	2011	-2.9944681191806377	14.666975319916778	1723264
1723540	EDA	key technologies of system on chip design	2008	-3.1426907037138467	13.807569768783855	1723567
1725361	HPC	phoenixsim: crosslayer design and modeling of silicon photonic interconnects	2016	-2.9515123439907	13.845090906826858	1725388
1725790	Arch	fault tolerance analysis of noc architectures	2007	-2.4898939181573434	15.036635784284716	1725817
1725991	EDA	performance per power optimum cache architecture for embedded applications, a design space exploration	2011	-1.451457015790084	14.505205924775641	1726018
1727112	EDA	high-performance adaption of arm processors into network-on-chip architectures	2013	-2.482153966899165	14.260627045257484	1727139
1728009	EDA	hardware-software co-design of resource constrained systems on a chip	2004	-2.6252494265776707	13.850836096416025	1728036
1728804	Arch	optimization of routing and reconfiguration overhead in programmable processor array architectures	2008	-2.2918057791042967	14.134969866575885	1728831
1728981	Arch	performance evaluation and design trade-offs for wireless network-on-chip architectures	2012	-2.6710032893533437	15.029986887975266	1729008
1729685	EDA	a rapid methodology for multi-mode communication circuit generation	2012	-2.9139729455046766	14.258150269854244	1729712
1734997	Arch	3-d wired: a novel wide i/o dram with energy-efficient 3-d bank organization	2015	-3.0464189771487282	14.219419179281685	1735024
1735198	Embedded	an ant colony metaheuristic for energy aware application mapping on nocs	2013	-1.751827465897972	14.738402216515624	1735225
1735508	EDA	enhancing fpgas with magnetic tunnel junction-based block rams	2018	-2.3596953816371244	14.54315754975167	1735535
1735547	HCI	fuzzy-logical cellular and distributed recustomizing of fault-tolerant multicontrollers	2001	-2.8654419565776004	14.694582182895106	1735574
1737378	Arch	architecture enhancements for the adres coarse-grained reconfigurable array	2008	-2.2113621622967674	13.55772840954578	1737405
1738771	EDA	static hardware task placement on multi-context fpga using hybrid genetic algorithm	2015	-1.5351988721123233	13.884618206761628	1738798
1740762	Embedded	estimation de performances et de consommation énergétique de systèmes de stockage à base de mémoire flash dans les systèmes embarqués. (performance and power consumption estimation for embedded flash-based storage systems)	2014	-1.8879849559491049	13.72202726790816	1740789
1741565	Arch	effects of scaling a coarse-grain reconfigurable array on power and energy consumption	2012	-2.4108725522303205	13.430522015827492	1741592
1741574	Arch	a preliminary study on system-level impact of persistent main memory	2012	-3.244993214432355	13.914842028298052	1741601
1744980	EDA	wirelength modeling for homogeneous and heterogeneous fpga architectural development	2009	-2.8500108080018545	13.618767201918654	1745007
1744985	OS	integration issues on the development of an h.264/avc video decoder soc for sbtvd set top box	2011	-1.9317240931334867	13.394392041572859	1745012
1745299	EDA	field programmable gate arrays-based differential evolution coprocessor: a case study of spectrum allocation in cognitive radio network	2013	-1.7908312124217942	13.608872586888886	1745326
1745548	Arch	a landscape of the new dark silicon design regime	2013	-3.2683558873841636	13.669705078933161	1745575
1747479	EDA	application specific noc design	2006	-1.5428601725075504	13.287665430164333	1747506
1747706	EDA	fast communication architecture exploration of processor pool-based mpsoc via static performance analysis	2011	-1.754811764252134	13.469623761832574	1747733
1747856	EDA	a 151mm2 64gb mlc nand flash memory in 24nm cmos technology	2011	-3.3614465636907966	13.921193106295185	1747883
1748704	EDA	a reconfigurable hardware based embedded scheduler for buffered crossbar switches	2006	-2.026759311832154	15.114293781217782	1748731
1749431	EDA	characterization and optimization of behavioral hardware accelerators in heterogeneous mpsocs	2017	-1.9649974864612063	13.261171745806363	1749458
1749657	EDA	wave pipelined architecture folding: a method to achieve low power and low area	1995	-2.718109463232389	13.39569569781591	1749684
1750288	EDA	a flexible parallel simulator for networks-on-chip with error control	2010	-2.5554506036673454	14.424204665239143	1750315
1750638	EDA	low-energy directed architecture selection and task scheduling for system-level design	1999	-1.5094856867024606	14.165496568547239	1750665
1751200	Arch	ducnoc: a high-throughput fpga-based noc simulator using dual-clock lightweight router micro-architecture	2018	-2.0948726269957145	14.572065802820168	1751227
1752015	SE	an adaptive n-variant software architecture for multi-core platforms: models and performance analysis	2011	-2.3846794056754947	13.22687306241071	1752042
1752320	HPC	a network switch for supporting high-performance parallel processing by computers distributed in local areas	2001	-1.5523306587824148	14.161452514429607	1752347
1752524	EDA	scaling the “memory wall”: designer track	2012	-3.082653749351441	13.212868348984571	1752551
1752608	Theory	an optimal time-power tradeoff for sorting on a mesh-connected computer with on-chip optics	2014	-1.7890396738234915	13.868318780943856	1752635
1753613	Arch	efficient memory utilization for high-speed fpga-based hardware emulators with sdrams	2007	-2.2661737431657167	13.709848952085677	1753640
1754650	EDA	a non-feedback neuron filter algorithm for separated board-level routing problems in fpga-based logic emulation systems	1999	-2.8427387037966936	14.644789052377869	1754677
1755006	EDA	approximate computing	2016	-2.4284621921434693	13.73775682102901	1755033
1755612	Arch	hot chips 27 highlights	2016	-3.249573760829474	13.254518763426788	1755639
1757037	EDA	towards benchmarking energy efficiency of reconfigurable architectures	2008	-1.572598769454166	13.2224467491339	1757064
1757742	Embedded	a serial communication infrastructure for multi-chip address event systems	2008	-2.6777051331169845	13.349687617933036	1757769
1758165	EDA	data path management in mesh-based programmable routers	2010	-1.9813915240987072	14.97604036877776	1758192
1758202	EDA	power modelling for saving strategies in coarse grained reconfigurable systems	2015	-2.6283949971483564	13.208239937466429	1758229
1759984	EDA	design-for-debug architecture for distributed embedded logic analysis	2011	-1.7836578817050388	13.895981812048682	1760011
1760097	EDA	exploring aging deceleration in finfet-based multi-core systems	2016	-1.9161762526669772	14.911279895666775	1760124
1761955	Arch	a vliw softcore processor with dynamically adjustable issue-slots	2010	-2.478542622222584	13.600506689435296	1761982
1762752	EDA	quarc: a high-efficiency network on-chip architecture	2009	-2.4568424389306167	15.01153424737948	1762779
1763625	EDA	an end-to-end approach for the automatic derivation of application-aware error detectors	2009	-3.2190043904420387	13.815978676984804	1763652
1765360	EDA	power consumption of 3d networks-on-chips: modeling and optimization	2013	-2.3776018024391883	15.094429582206473	1765387
1765524	Arch	a software-to-hardware self-mapping technique to enhance program throughput for portable multimedia workloads	2008	-1.4743495436735023	13.419672917407446	1765551
1766603	Arch	flexitask: a flexible fpga overlay for efficient multitasking	2018	-1.7691507842737042	13.542728414685321	1766630
1766684	EDA	deadlock-free routing algorithms for 3-dimension networks-on-chip with reduced vertical channel density topologies	2012	-2.49334949769609	15.066543585801453	1766711
1767806	Embedded	minimising reconfiguration overheads in embedded applications (abstract)	2004	-2.2034413054171638	13.203919558372686	1767833
1768189	EDA	many-to-many core-switch mapping in 2-d mesh noc architectures	2004	-2.3223463217515294	14.720943762719765	1768216
1768847	EDA	ultra-low-power adder stage design for exascale floating point units	2014	-1.5039775226482641	14.339246848860231	1768874
1769182	HPC	an fpga-based queue management system for high speed networking devices	2004	-1.7791499327554574	15.05185080133068	1769209
1769950	EDA	configuration management in multi-context reconfigurable systems for simultaneous performance and power optimization	2000	-1.5752879868780691	13.543159128325732	1769977
1770334	Arch	a performance evaluation of 2d-mesh, ring, and crossbar interconnects for chip multi-processors	2009	-1.975727310699192	15.09908321841064	1770361
1770599	EDA	a placement management circuit for efficient realtime hardware reuse on fpgas targeting reliable autonomous systems	2017	-2.9295267876744275	13.54138352667604	1770626
1770933	Arch	social-insect-inspired networking for autonomous fault tolerance	2015	-2.4073696236904314	13.851050364114007	1770960
1771045	EDA	code density optimization for embedded dsp processors using data compression techniques	1998	-1.6176067717072575	13.509084142872956	1771072
1771049	Arch	finding near-perfect parameters for hardware and code optimizations with automatic multi-objective design space explorations	2015	-1.7807071132425694	13.310993800120865	1771076
1771122	EDA	implementation of w-cdma cell search on a fpga based multi-processor system-on-chip with power management	2009	-2.2625139008670256	14.062135765457455	1771149
1772292	EDA	layout guidelines for 3d architectures including optical ring network-on-chip (ornoc)	2011	-2.6804026493932773	14.687837799846324	1772319
1773874	HPC	soft error resilient qr factorization for hybrid system with gpgpu	2011	-2.4091606853715417	14.102731950219205	1773901
1775055	Arch	energy-efficiency of vlsi caches: a comparative study	1997	-1.7693016004172342	14.756502026937294	1775082
1775100	Arch	a case study: 3-d stacked memory system architecture exploration by esl virtual platform	2013	-2.7456963636497966	14.127957451226635	1775127
1775270	EDA	cyber-physical management for heterogeneously integrated 3d thousand-core on-chip microprocessor	2013	-3.228918709033376	14.162358481569068	1775297
1775609	EDA	managing laser power in silicon-photonic noc through cache and noc reconfiguration	2015	-2.7171666757763133	14.32498885315882	1775636
1775906	EDA	multiple vdd on 3d noc architectures	2010	-2.9314846350760577	14.581521953507755	1775933
1776521	Arch	strategies for mapping algorithms to mediaprocessors for high performance	2003	-1.810584045207424	13.443590473013833	1776548
1778423	EDA	approximate computing and the quest for computing efficiency	2015	-2.7039164265127957	13.743777427133134	1778450
1778855	EDA	fpgas with time-division multiplexed wiring: an architectural exploration and area analysis	2009	-2.6600985012709386	14.868894227741531	1778882
1778930	Arch	loop-directed mothballing: power-gating execution units using fast analysis of inner loops	2011	-1.4675320223311932	14.60891715434268	1778957
1778958	EDA	online routing fault detection for reconfigurable noc	2010	-2.6126937407045627	15.07872517897266	1778985
1779675	EDA	a triple hybrid interconnect for many-cores: reconfigurable mesh, noc and barrier	2010	-1.8149271632966055	15.084475654487466	1779702
1779931	EDA	efficient dynamic virtual channel architecture for noc systems	2018	-2.1779574100877137	15.091975529870167	1779958
1780167	EDA	a super-scheduler for embedded reconfigurable systems	2001	-1.6217652544096135	13.667981084887474	1780194
1780587	EDA	design and implementation of a parameterized noc router and its application to build prdt-based nocs	2008	-2.671555864075582	14.819811324593045	1780614
1781371	Embedded	design space exploration of configuration manager for network processing applications	2007	-1.9902053081522972	14.755880999894192	1781398
1781456	EDA	a delay and distance aware code mapping technique for coarse-grained reconfigurable array processors	2012	-1.4321286527713657	13.570816918631882	1781483
1781904	Embedded	power optimization of embedded real-time systems and their adaptability	2008	-1.561074442581011	14.278487974539894	1781931
1782769	EDA	a cost effective spacial redundancy with data-path partitioning	2005	-3.2944027590570477	13.968747591192734	1782796
1783221	Arch	compiler and microarchitectural approaches for register file thermal management	2012	-1.7956727036442688	14.90668059138256	1783248
1783224	Vision	temporal resolution enhancement of video sequences using transform domain	2008	-2.2702184747614966	13.906294536124207	1783251
1784356	EDA	crossover: clock domain crossing under virtual-channel flow control	2016	-2.966061614004824	14.478514120716564	1784383
1784519	Arch	thinking outside the box: power management at the system level & beyond	2009	-2.9487848072645058	13.889600458904313	1784546
1784906	EDA	physical mapping and performance study of a multi-clock 3-dimensional network-on-chip mesh	2009	-2.7301823094607403	15.052470008626484	1784933
1785742		real-time c++	2018	-2.90714450918208	13.576641591055116	1785769
1789006	Arch	cost-effective wormhole routing in torus	2006	-2.476452398698235	15.068880705157511	1789033
1789555	EDA	design and implementation of multi-mode routers for large-scale inter-core networks	2016	-2.428226018800907	14.859857422212212	1789582
1791133	EDA	a hardware/software platform for qos bridging over multi-chip noc-based systems	2013	-2.54432758073246	14.002252762661922	1791160
1791626	Embedded	source code optimization and profiling of energy consumption in embedded systems	2000	-1.8981738011742173	13.360452266503145	1791653
1791770	EDA	a fragmentation aware high-level synthesis flow for low power heterogenous datapaths	2013	-1.4428500016234882	14.560550028067308	1791797
1792097	Arch	power analysis of embedded nocs on fpgas and comparison with custom buses	2016	-2.4119104000150875	15.00797918357351	1792124
1792312	SE	memory-aware genetic algorithms for task mapping on hard real-time networks-on-chip	2018	-1.699843306741759	13.454539487910088	1792339
1793124	EDA	practical instruction set design and compiler retargetability using static resource models	2002	-2.5316949167839966	13.664192141648455	1793151
1793274	HPC	fault-tolerant architecture for high performance embedded system applications	1998	-1.548489482382249	13.763149799409847	1793301
1793318	EDA	eliminating synchronization latency using sequenced latching	2014	-2.064848700272314	14.058856115968931	1793345
1793741	Arch	argus: low-cost, comprehensive error detection in simple cores	2007	-2.7759422375832017	13.474095817895734	1793768
1793943	EDA	measurement of low-energy processor chip using fine-grain variable stages pipeline architecture	2012	-2.021122418993536	14.832646402885127	1793970
1795632	EDA	vicis: a reliable network for unreliable silicon	2009	-3.2347554979507565	14.788812842586212	1795659
1797073	EDA	wireless network-on-chip analysis of propagation technique for on-chip communication	2016	-2.816439016712852	15.046667088627146	1797100
1797515	EDA	a framework for energy efficient design of multi-rate applications using hybrid reconfigurable systems	2004	-2.1900683395965053	13.726495496139217	1797542
1798632	SE	a radio independent network - the enabler for software radio	1999	-3.309140682551888	13.592121667733705	1798659
1798973	ECom	reliability assessment of a stochastic node-failure network with multiple sinks under tolerable error rate	2014	-3.283592415031975	15.02696321766866	1799000
1799619	EDA	power minimization derived from architectural-usage of vliw processors	2000	-2.3337515991236093	13.371098775282304	1799646
1800562	Arch	architectural power optimization by bus splitting	2000	-2.0201186698483125	13.81071149192482	1800589
1801057	EDA	investigating the impact of energy-efficient ethernet on automotive applications via high-level modeling	2013	-2.3256481178112844	14.247614255879302	1801084
1801500	EDA	a task scheduling and placement strategy based on tasks' aspect ratio	2014	-1.44395608903183	14.139228146723356	1801527
1801793	EDA	low power distributed embedded systems: dynamic voltage scaling and synthesis	2002	-1.6761816234634623	13.874371634234507	1801820
1801835	Arch	throughput of multi-core processors under thermal constraints	2007	-1.6300621222878686	15.119824699174911	1801862
1804841	EDA	reconfigurable processing: the solution to low-power programmable dsp	1997	-2.456581332651034	13.260389959695265	1804868
1805892	EDA	reliability-aware mapping for various noc topologies and routing algorithms under performance constraints	2014	-2.3270964636008085	14.580600274284643	1805919
1806072	EDA	throughput optimized architectural synthesis	1993	-1.9695924088466024	13.353217575035528	1806099
1808916	EDA	networks on chips: keeping up with rent's rule and moore's law	2007	-2.6162728606150285	14.748539418198098	1808943
1809249	Embedded	sustainable and reliable on-chip wireless communication infrastructure for massive multi-core systems	2013	-2.7733412441767653	15.037962070712116	1809276
1809313	EDA	development of processor cores for digital consumer appliances	2006	-3.14241767479245	13.37990051176385	1809340
1809603	Arch	sh-x: an embedded processor core for consumer appliances	2005	-3.245238450111009	13.383444249176815	1809630
1810116	EDA	concurrent simulation platform for energy-aware smart metering systems	2010	-2.606694864619907	14.763780591769295	1810143
1810264	Arch	guest editors' introduction: hot chips 13	2002	-3.1702005109119864	13.274936346596196	1810291
1810468	Arch	interacting self-timed pipelines and elementary coupling control modules	2009	-2.7927178884478145	14.271437314666748	1810495
1811278	EDA	control constrained resource partitioning for complex socs	2003	-2.8078030672922987	14.878763628641426	1811305
1812315	EDA	zero-efficient buffer design for reliable network-on-chip in tiled chip-multi-processor	2008	-2.747486293758697	14.806836931788864	1812342
1812902	EDA	process-driven variability analysis of single and multiple voltage–frequency island latency-constrained systems	2008	-1.7387902625486582	14.566530414854634	1812929
1813076	EDA	throughput-oriented noc topology generation and analysis for high performance socs	2009	-2.2523607531184324	14.825177988260148	1813103
1815530	Embedded	a multi-layer software-based fault-tolerance approach for heterogenous multi-core systems	2015	-3.0963944191669395	13.998994630931788	1815557
1815563	EDA	39.9 gops/watt multi-mode cgra accelerator for a multi-standard basestation	2013	-2.2071381001123123	13.214721698814378	1815590
1815674	EDA	low power design techniques in mobile processes	2014	-3.23400513350188	13.955740301722924	1815701
1816555	EDA	adaptive pipeline depth control for processor power-management	2002	-1.689093190522289	14.45670876073096	1816582
1816589	EDA	a 1.2 tb/s on-chip ring interconnect for 45nm 8-core enterprise xeon® processor	2010	-1.9051710242461342	13.315518472313652	1816616
1816994	EDA	dynamic energy optimization in network-on-chip-based system-on-chips	2010	-1.8270237552013116	14.383440003335231	1817021
1817000	Arch	using adaptive routing to compensate for performance heterogeneity	2009	-2.5658335203379483	15.000361428617492	1817027
1817598	Arch	an energy-efficient reconfigurable circuit-switched network-on-chip	2005	-2.966232535275992	14.534649825130822	1817625
1817732	EDA	pipelining with common operands for power-efficient linear systems	2005	-2.410182264984857	13.202557720701128	1817759
1818009	Arch	analysis and approximation for bank selection instruction minimization on partitioned memory architecture	2012	-1.8384103679268349	13.863571738150382	1818036
1819667	EDA	time and energy efficient mapping of embedded applications onto nocs	2005	-1.4946005495596195	14.435085313370232	1819694
1821061	EDA	a decentralised, autonomous, and congestion-aware thermal monitoring infrastructure for photonic network-on-chip	2015	-2.7476943647101244	14.922419083750276	1821088
1821596	HPC	an adaptive hw/sw dual communication mode	2010	-1.9624669259603649	13.687692252047913	1821623
1821623	EDA	parm: power supply noise aware resource management for noc based multicore systems in the dark silicon era	2018	-1.8595198694251172	14.090975611212215	1821650
1822081	EDA	buffer planning for application-specific networks-on-chip design	2009	-2.326968693292207	15.077668995501876	1822108
1822128	EDA	distributed collaborative partition method of reconfigurable soc using ant colony optimization	2007	-1.918217215994308	13.391913859371106	1822155
1822258	Arch	system level analysis of fast, per-core dvfs using on-chip switching regulators	2008	-1.4979542655374138	14.91541122329752	1822285
1822644	EDA	global memory optimisation for embedded systems allowed by code duplication	2005	-1.5870453206863433	13.401583119739652	1822671
1822816	EDA	designing for dark silicon: a methodological perspective on energy efficient systems	2012	-3.0965005582566203	13.640683605824568	1822843
1823828	EDA	design-for-test of asynchronous networks-on-chip	2006	-3.178108778686697	13.673830542641625	1823855
1824218	DB	simultaneous task migration problem on partitionable circuit-switched hypercubes	1993	-1.9048898521162267	15.016500110002356	1824245
1824672	Arch	dmni: a specialized network interface for noc-based mpsocs	2016	-1.7802394970916644	14.249417672813678	1824699
1824980	Arch	evaluating the impact of sdc on the gmres iterative solver	2014	-2.90000756142649	14.220732295613427	1825007
1827244	Arch	static and dynamic memory footprint reduction for fpga routing algorithms	2009	-2.1671246290327253	14.727102307597244	1827271
1828528	Arch	online task remapping strategies for fault-tolerant network-on-chip multiprocessors	2011	-2.0388192065928434	14.574972645680967	1828555
1830929	Arch	a low-cost processing element recovery mechanism for fault tolerant networks-on-chip	2011	-2.983993032835391	15.018819126562304	1830956
1831177	Arch	an energy-aware scheduler for dynamically reconfigurable multi-core systems	2015	-1.4455182987546036	13.429195131533925	1831204
1831904	EDA	high-level energy estimation for arm-based socs	2004	-2.0175271470895204	13.574397341174905	1831931
1832083	Arch	an intra-chip free-space optical interconnect	2010	-3.258498111808368	14.441987182857686	1832110
1832617	EDA	network flow approach to data regeneration for low energy embedded system synthesis	1998	-2.3274835246903853	13.87032145151178	1832644
1832931	EDA	scalable and realistic benchmark synthesis for efficient noc performance evaluation: a complex network analysis approach	2016	-1.75137449270585	14.431502056523302	1832958
1832957	OS	development of a soc for digital television set-top box: architecture and system integration issues	2013	-1.952045919187218	13.359054408160539	1832984
1833015	EDA	pico: mitigating heterodyne crosstalk due to process variations and intermodulation effects in photonic nocs	2016	-3.139949557794984	15.032169678689707	1833042
1833106	Arch	a shared memory module for asynchronous arrays of processors	2007	-2.585334411158042	13.932693579717874	1833133
1833732	EDA	optimal utilization of available reconfigurable hardware resources	2011	-1.9469384331483857	13.42209147752476	1833759
1834628	EDA	economizing tsv resources in 3-d network-on-chip design	2015	-2.5912576770449465	15.087808225258224	1834655
1834792	Arch	compiler assisted architectural exploration for coarse grained reconfigurable arrays	2007	-1.982918267161948	13.318947736225438	1834819
1834944	Visualization	mitigating silent data corruptions in integer matrix products: toward reliable multimedia computing on unreliable hardware	2017	-3.1483982879241026	14.077816148597991	1834971
1835673	EDA	design challenges for new application-specific processors	2000	-2.9151002405462623	13.215649071216964	1835700
1837245	EDA	an optimal formulation for test scheduling network-on-chip using multiple clock rates	2011	-2.4604919610871945	14.448871890784785	1837272
1837698	EDA	code coverage-based power estimation techniques for microprocessors	2002	-1.4513682810507504	14.236204146417208	1837725
1837833	EDA	towards a mobile health platform with parallel processing and multi-sensor capabilities	2017	-1.492368098733068	13.5282027941574	1837860
1838337	Arch	high performance and area-efficient circuit-switched network on chip design	2006	-2.6426912601339216	15.086222083486453	1838364
1838363	EDA	energy consumption modeling of h.264/avc video decoding for gpp and dsp	2013	-1.8836864997143932	13.728894108476064	1838390
1839986	HPC	soft error vulnerability of iterative linear algebra methods	2008	-3.2426021241205762	14.126827357608814	1840013
1840008	Arch	hibrid-soc: a multi-core architecture for image and video applications	2004	-2.5436952872165626	13.456224830361169	1840035
1840344	EDA	exploration and optimization of a homogeneous tree-based application specific inflexible fpga	2013	-3.1029205356519376	14.702208364022644	1840371
1841071	Arch	impact of die-to-die and within-die parameter variations on the clock frequency and throughput of multi-core processors	2009	-2.0509989571686336	14.716403768832707	1841098
1841592	EDA	neural network optimization for hardware-software partitioning	2006	-1.4568839443268617	14.766396019856384	1841619
1843560	Arch	an extended classification of inter-instruction dependency and its application in automatic synthesis of pipelined processors	1993	-2.1294894768126307	13.726656908362475	1843587
1843626	Arch	low-power high-performance nand match line content addressable memories	2006	-2.245306927248809	15.028789532287462	1843653
1843832	EDA	mapping algorithms for noc-based heterogeneous mpsoc platforms	2009	-1.4970823843095695	14.216053175692561	1843859
1844533	EDA	contrasting multi-synchronous mpsoc design styles for fine-grained clock domain partitioning: the full-hd video playback case study	2011	-2.3158461477225063	14.102274289247124	1844560
1844972	EDA	trace-driven workload simulation method for multiprocessor system-on-chips	2009	-1.651786107592947	13.570873393832017	1844999
1845156	Mobile	the tofu interconnect d	2018	-2.4266825073952125	14.905835066584787	1845183
1846323	EDA	inter-die signaling in three dimensional integrated circuits	2008	-2.969348506335541	14.544396981836163	1846350
1847093	EDA	reliability-aware test methodology for detecting short-channel faults in on-chip networks	2018	-3.156961526826511	14.755044440296096	1847120
1847217	EDA	towards reversed approximate hardware design	2018	-2.783314416299621	13.246776612375296	1847244
1847558	Arch	system and architecture-level power reduction for microprocessor-based communication and multi-media applications	2000	-1.510994855891547	13.656246572295348	1847585
1847909	EDA	an energy efficient dram subsystem for 3d integrated socs	2012	-2.671074351302322	14.120605466645847	1847936
1850311	EDA	revamp: reram based vliw architecture for in-memory computing	2017	-2.0565854988902768	13.787958861456213	1850338
1850444	Arch	debug aware axi-based network interface	2011	-2.8039740698629645	13.789763197958319	1850471
1850656	EDA	performance-driven board-level routing for fpga-based logic emulation	1998	-2.6310039101448166	14.626436163233562	1850683
1851028	EDA	hierarchical agent monitoring design approach towards self-aware parallel systems-on-chip	2010	-1.7589723066691214	14.165295871656056	1851055
1851085	EDA	a new design partitioning approach for low power high-level synthesis	2006	-2.1952593568828487	14.281641506394482	1851112
1851915	Arch	corona: system implications of emerging nanophotonic technology	2008	-2.6895421014295353	14.729350147257085	1851942
1852127	EDA	scan test power simulation on gpgpus	2012	-1.7097691134197754	13.355647491535374	1852154
1852829	Vision	compact multimedia players with pc memory cards-silicon view and shopping navigation	1997	-3.199543357646814	13.775247942258144	1852856
1853122	EDA	power efficient dsp datapath configuration methodology for fpga	2008	-2.6725379768024133	13.35881876001389	1853149
1853219	Arch	enabling interposer-based disintegration of multi-core processors	2015	-2.6049616483512708	14.483304238196114	1853246
1853405	EDA	latency-guided on-chip bus-network design	2000	-3.1681188761778785	14.082900778959965	1853432
1853939	EDA	soc self-integration mechanism for dynamic reconfigurable systems based on collaborative macro-function units	2013	-3.2618680303253482	13.778373850854395	1853966
1854162	EDA	system-level design optimization of reliable and low power multiprocessor system-on-chip	2012	-1.6465820248877383	14.699821609148385	1854189
1854261	EDA	dynamic fraction control bus: new soc on-chip communication architecture design	2005	-3.015722776400487	14.387840275824912	1854288
1854854	EDA	rram-based reconfigurable in-memory computing architecture with hybrid routing	2017	-2.444084884172267	14.714083187421453	1854881
1857158	Graphics	reconfiguration for fault tolerance using graph grammars	1998	-2.2332255469907585	14.517483087880445	1857185
1857727	HPC	dependable task and communication migration in tiled manycore system-on-chip	2014	-2.0130974060812457	14.615810718378082	1857754
1857853	HPC	linkblaze: efficient global data movement for fpgas	2017	-1.787107083150879	14.611276110623141	1857880
1858870	EDA	mpsocs run-time monitoring through networks-on-chip	2009	-2.3579987054836686	13.433374239190615	1858897
1859666	EDA	12.3 a low-power and high-performance 10nm sram architecture for mobile applications	2017	-3.3070231335218176	13.98113522294586	1859693
1860643	EDA	maximizing the number of good dies for streaming applications in noc-based mpsocs under process variation	2015	-2.83167139004211	14.54141052245401	1860670
1860712	EDA	atards: an adaptive fault-tolerant strategy to cope with massive defects in network-on-chip interconnections	2012	-3.3407077822030824	14.681456867590567	1860739
1860745	Arch	reconfigurable five-layer three-dimensional integrated memory-on-logic synthetic aperture radar processor	2011	-2.8253262352096926	13.65674985118249	1860772
1861278	EDA	a system-level network-on-chip simulation framework integrated with low-level analytical models	2006	-2.7767185870629536	14.083211192429149	1861305
1861981	Embedded	design-space exploration of the configurable 32 bit vliw processor coreva for signal processing applications	2013	-2.007847047499271	13.41349791927909	1862008
1863857	EDA	hybrid-timing fifos to use on networks-on-chip in gals architectures	2007	-3.181907610797356	13.701920723828527	1863884
1865420	EDA	a method for noc-based mpsoc energy consumption estimation	2014	-1.9071594613500864	14.085091509551141	1865447
1866513	EDA	performance-driven high-level synthesis with bit-level chaining andclock selection	2001	-2.4880632110038468	13.2066914029519	1866540
1866586	EDA	an efficient design space exploration methodology for multiprocessor soc architectures based on response surface methods	2008	-2.2712061898734377	13.204369817791035	1866613
1867836	EDA	guest editors' introduction: special section on emerging memory technologies in very large scale computing and storage systems	2016	-3.276250490767199	13.550159198029863	1867863
1867842	Arch	replica-a reconfigurable partitionable highly parallel computer architecture for active multi-sensory perception of 3-dimensional objects	1984	-1.8070559298898476	14.647330650169074	1867869
1867883	Arch	lossless compression using efficient encoding of bitmasks	2009	-1.4582195027960094	13.782935843918992	1867910
1869558	Arch	a qos-enabled on-die interconnect fabric for kilo-node chips	2012	-2.0603089027367085	15.101260586932455	1869585
1870289	Arch	processor coupling architecture for aggressive voltage scaling on multicores	2012	-3.0685560942782377	14.02801272011484	1870316
1870595	Arch	a reconfigurable pid controller	2018	-2.3381534876142127	13.980077428574074	1870622
1871471	EDA	homogeneous and heterogeneous mpsoc architectures with network-on-chip connectivity for low-power and real-time multimedia signal processing	2012	-2.3413295386162787	13.308237529171713	1871498
1873812	EDA	sfpga2 - a scalable gals fpga architecture and design methodology	2009	-2.423237461871145	13.643103756029813	1873839
1873898	EDA	a handheld programmable-logic-device-based temperature and relative-humidity sensor, processor, and display system platform for automation and control of industry processes	2008	-2.588631301706996	13.841824656233769	1873925
1874136	Embedded	embedding sdl implemented protocols into dsp	2000	-2.3650050523787565	13.558157532047865	1874163
1874803	Arch	computer architecture: challenges and opportunities for the next decade	2005	-2.3934512472167406	13.96075332913625	1874830
1875148	EDA	an instruction-level energy model for embedded vliw architectures	2002	-1.7104107435789333	13.462189151728984	1875175
1875187	EDA	reduction methods for adapting optical network on chip topologies to 3d architectures	2013	-2.785331428561916	15.063297441845664	1875214
1875443	EDA	design and implementation of dynamic thermal-adaptive routing strategy for networks-on-chip	2014	-3.1971402920121506	14.382969428286529	1875470
1876160	HPC	design space exploration for memory subsystems of vliw architectures	2010	-2.0336790241917178	13.378444340657115	1876187
1876290	SE	a design method for modular energy-aware software	2013	-1.520376270004613	13.933962224220762	1876317
1876742	Arch	memory subsystem architecture design for multimedia applications	2013	-1.6603650410148645	14.276979359678519	1876769
1877438	EDA	spatio-temporal scheduling for 3d reconfigurable & multiprocessor architecture	2013	-1.8804758410695943	14.193199163603342	1877465
1877856	EDA	power monitors: a framework for system-level power estimation using heterogeneous power models	2005	-2.345964735572756	13.869339832405565	1877883
1878319	Arch	a design study of a 0.25-/spl mu/m video signal processor	1998	-2.3932636452383296	13.432198718073726	1878346
1878604	EDA	adaptive reliability for fault tolerant multicore systems	2017	-1.9635873085911464	14.941529386461275	1878631
1879659	EDA	a versatile, low latency hypertransport core	2007	-2.410070934639832	14.289711349527213	1879686
1880832	EDA	bandwidth-constrained multi-objective segmented brute-force algorithm for efficient mapping of embedded applications on noc architecture	2018	-2.079932907507586	14.555972253290966	1880859
1880885	Arch	efficient per-flow queueing in dram at oc-192 line rate using out-of-order execution techniques	2001	-2.1447254025736373	15.024548185317524	1880912
1881298	EDA	embedded tutorial: battery-driven system design: a new frontier in low power design.	2002	-3.0013779841206096	14.252401634007876	1881325
1882713	Arch	technology innovation in an iot era	2015	-3.0960641626795398	14.367277185930881	1882740
1882739	Embedded	task mapping on noc-based mpsocs with faulty tiles: evaluating the energy consumption and the application execution time	2011	-1.968025675312285	14.775971960136518	1882766
1882999	Arch	extendable point-to-multi-point protocol processor for 10g-epon mac socs	2012	-1.7622502893777885	13.878798524427705	1883026
1883684	Arch	analysis of a reconfigurable network processor	2006	-1.7380526709746589	14.394285765297045	1883711
1883797	DB	frequency-scaling approach for managing power consumption in nocs	2005	-2.393487759005544	13.447776139969347	1883824
1884182	Arch	optical high radix switch design	2012	-1.880188264451518	15.056513253638547	1884209
1885849	HPC	concurrent hybrid switching for massively parallel systems-on-chip: the cyber architecture	2012	-2.3813555391999013	15.063884472580462	1885876
1886222	EDA	processor architecture design using 3d integration technology	2010	-2.870822478383729	14.014341146305902	1886249
1886841	EDA	trading-off reliability and performance in fpga-based reconfigurable heterogeneous systems	2018	-2.4626675094387074	13.72359509026508	1886868
1886969	Arch	brick: a multi-context expression grained reconfigurable architecture	2009	-2.138893705746153	13.355764999773106	1886996
1887187	Arch	low power interconnects for simd computers	2011	-2.7056775197409992	14.062742800424695	1887214
1887673	EDA	memory-access aware work-load distribution for peak-temperature reduction of 3d multi-core embedded systems	2015	-1.7825411985523212	15.005140094278214	1887700
1887763	Arch	a new powerpc microprocessor for low power computing systems	1995	-2.9701366059275065	13.651242138371243	1887790
1887957	HPC	co-optimizing application partitioning and network topology for a reconfigurable interconnect	2016	-2.043027104463172	14.780774131917108	1887984
1888118	Arch	plasticine: a reconfigurable accelerator for parallel patterns	2018	-2.115903794515472	13.490067042448272	1888145
1888150	EDA	farm: fast reconfiguration manager for reducing reconfiguration time overhead on fpga	2011	-2.6612676230184777	13.62719672562299	1888177
1888871	Arch	an fpga architecture for dram-based systolic computations	1997	-2.6042616816080906	14.186294768149896	1888898
1888924	EDA	a design space exploration methodology for parameter optimization in multicore processors	2016	-1.5041554129556074	13.477433767252927	1888951
1891209	EDA	energy-efficient computations on fpgas	2005	-1.5759924702784789	13.232740449880383	1891236
1891527	EDA	the era of reconfigurable computing.	2006	-2.42143398541554	13.231384574030287	1891554
1892594	EDA	power-aware communication optimization for networks-on-chips with voltage scalable links	2004	-1.8224314248125637	14.744475308560391	1892621
1893370	EDA	performance yield-driven task allocation and scheduling for mpsocs under process variation	2010	-1.914931942441945	14.824606161249607	1893397
1895044	EDA	low-complexity link microarchitecture for mesochronous communication in networks-on-chip	2008	-2.843357800958194	14.698424273665678	1895071
1896575	EDA	network/system co-simulation for design space exploration of iot applications	2017	-1.5646910661919398	13.510711693444796	1896602
1896839	EDA	distribution-graph based approach and extended tree growing technique in power-constrained block-test scheduling	2000	-1.8619967846980765	14.419997169842926	1896866
1897163	HPC	a co-design approach for fault-tolerant loop execution on coarse-grained reconfigurable arrays	2015	-2.9763633176862414	13.92337380689438	1897190
1897639	Arch	powersensor 2: a fast power measurement tool	2018	-1.7424615640819057	13.765699784704845	1897666
1898873	EDA	physical planning for on-chip multiprocessor networks and switch fabrics	2003	-2.644177151102101	14.741687856034002	1898900
1900153	HPC	combined application of data transfer and storage optimizing transformations and subword parallelism exploitation for power consumption and execution time reduction in vliw multimedia processors	2004	-1.4749285475615197	13.25917525882672	1900180
1900501	EDA	designing power and performance optimal application-specific network-on-chip architectures	2011	-2.242733432141251	14.690650945312669	1900528
1900708	EDA	the digital divide of computing	2004	-3.0211287219428717	13.286762595246696	1900735
1900714	Arch	cost-effective low-power processor-in-memory-based reconfigurable datapath for multimedia applications	2005	-2.6810112580882057	13.635742909978605	1900741
1900810	EDA	mixed-grained reconfigurable architecture supporting flexible reliability and c-based design	2013	-2.012269549402846	13.360850624862088	1900837
1900834	EDA	pratham: a power delivery-aware and thermal-aware mapping framework for parallel embedded applications on 3d mpsocs	2014	-1.9467821039439568	14.83013958231946	1900861
1901146	Arch	ultrasparc i: a four-issue processor supporting multimedia	1996	-2.164646117109759	13.337920012115926	1901173
1902745	EDA	automated design space exploration for fpga-based heterogeneous interconnects	2014	-2.414705439575941	14.109302546008387	1902772
1903530	EDA	optimal functional assignment and communication selection under timing constraint for self-timed pipelines	2016	-1.830194018014912	13.775157125087242	1903557
1903559	EDA	toward physically-adaptive computing	2010	-2.7975804029954734	13.689963742226125	1903586
1903892	Embedded	a homogeneous mpsoc with dynamic task mapping for software defined radio	2010	-2.2323599283497773	14.071074826014536	1903919
1904051	Vision	lossless and near-lossless image compression scheme utilizing blending-prediction-based approach	2008	-2.214821229514392	14.372344954540964	1904078
1904792	EDA	network interface to synchronize multiple packets on noc-based systems-on-chip	2010	-2.6733837131287115	14.519312449994585	1904819
1905238	Arch	an energy efficient sensor network processor with latency-aware adaptive compression	2011	-2.1450050038316766	14.294146593731035	1905265
1905402	HPC	accelerating  $k$ -medians clustering using a novel 4t-4r rram cell	2018	-3.0629448134532034	14.006211049112434	1905429
1905677	EDA	key problems on network-on-chip	2007	-2.7602905831931244	14.430800380287545	1905704
1906546	EDA	morphable dpu: smart and efficient data path for signal processing applications	2009	-2.42537727514558	13.485864626487356	1906573
1908180	EDA	using run-time reconfiguration to implement fault-tolerant coarse grained reconfigurable architectures	2012	-3.0901979499504115	13.901335240024855	1908207
1908815	Visualization	challenges and solutions for standards-based serial 10 gb/s backplane ethernet	2007	-2.7692680828182072	13.922778902869425	1908842
1908908	HPC	mixing static and dynamic strategies for high performance and low area reconfigurable systems	2012	-2.183978458694421	13.322464535149596	1908935
1909034	Arch	millimeter-wave propagation within a computer chip package	2018	-3.0748812206072285	15.031180437767027	1909061
1909963	EDA	power-efficient high throughput reconfigurable datapath design for portable multimedia devices	2008	-1.9785078788277508	13.241928363818241	1909990
1910158	Arch	recom: a new reconfigurable compute fabric architecture for computation-intensive applications	2006	-2.5510520691557272	13.298977423245232	1910185
1911349	DB	hacs: a novel cost aware paradigm promising fault tolerance on mesh-based network on chip architecture	2012	-2.292560116219966	13.92673574954653	1911376
1912133	EDA	memory exploration for low power, embedded systems	1999	-1.5024242103876242	14.328052001703234	1912160
1912241	HPC	keynote talk: parallel programming for mobile computing	2013	-1.6234860847996686	14.407500072222474	1912268
1912622	HPC	real-time data analysis for medical diagnosis using fpga-accelerated neural networks	2018	-1.6788446025873285	13.542965887116162	1912649
1912741	EDA	lagrangian relaxation based topology synthesis for application-specific network-on-chips	2015	-2.4493671892596347	14.87578767000927	1912768
1912949	EDA	sensitivity analysis based predictive modeling for mpsoc performance and energy estimation	2015	-2.563907118421253	13.282527016556838	1912976
1913459	EDA	design of a virtual component neutral network-on-chip transaction layer	2005	-2.4963165124876268	14.182787467006595	1913486
1913765	Arch	logic synthesis for in-memory computing using resistive memories	2018	-2.4876161649171045	13.77594131998758	1913792
1913804	Arch	embedded virtualization for the next generation of cluster-based mpsocs	2011	-1.9503153065690908	14.291290293109933	1913831
1913920	HPC	thermal model identification of supercomputing nodes in production environment	2016	-2.76033161301911	13.961859174582749	1913947
1914631	Arch	scalable power-efficient kilo-core photonic-wireless noc architectures	2018	-2.713894972594689	14.95681445210806	1914658
1916395	EDA	vppet: virtual platform power and energy estimation tool for heterogeneous mpsoc based fpga platforms	2014	-2.0798558000438576	13.398065371269645	1916422
1917615	HPC	energy-efficient transceivers for ultra-highspeed computer board-to-board communication	2015	-3.315467326237528	13.859738046273641	1917642
1917640	EDA	a reprogrammable fpga-based atm traffic generator	1996	-2.3437877269801954	14.755634181288245	1917667
1917821	EDA	system-level process-driven variability analysis for single and multiple voltage-frequency island systems	2006	-1.8357446595903864	14.587727837299251	1917848
1918848	AI	a comparison between two optimisation alternatives for mapping in wireless network on chip	2016	-1.8060963779346249	13.216258931110053	1918875
1919204	EDA	an on-chip testbed that emulates runtime traffic and reduces design verification time for fpga designs	2008	-2.6648958181855043	13.302324338998769	1919231
1919326	EDA	pronoc: a low latency network-on-chip based many-core system-on-chip prototyping platform	2017	-2.2573531831293434	13.930771645456646	1919353
1919419	Arch	approximate computing: energy-efficient computing with good-enough results	2013	-2.094266214197992	13.338531595222387	1919446
1919952	EDA	a flexible and energy-efficient coarse-grained reconfigurable architecture for mobile systems	2003	-1.7325616287900718	13.751770547823426	1919979
1920034	EDA	efficient power co-estimation techniques for system-on-chip design	2000	-1.8978898402341653	13.295437818688404	1920061
1920114	EDA	multipumping flexible dsp blocks for resource reduction on xilinx fpgas	2017	-2.8745093840484572	13.425991533447998	1920141
1920592	Arch	a vliw processor with hardware functions: increasing performance while reducing power	2006	-2.129467544727069	13.571436742564114	1920619
1920783	Arch	memory organization of a single-chip video signal processing system with embedded dram	1999	-1.7406907806739134	13.341040652001931	1920810
1921541	EDA	dynamic critical-path based on fit degree scheduling for reconfigurable multi-fpgas	2008	-1.4317498711140535	13.503593418071208	1921568
1922853	ML	keynote: microprocessor architectures for the mobile internet era	2002	-2.6720346311527345	13.95269421096256	1922880
1924786	EDA	balancing the interconnect topology for arrays of processors between cost and power	2002	-2.571574526748928	14.883295067380164	1924813
1926331	EDA	low-power fpga design using memoization-based approximate computing	2016	-2.335447328780476	13.426919793304341	1926358
1926969	EDA	a data-centric approach to high-level synthesis	2000	-2.2568622571470174	13.28580156874266	1926996
1928054	EDA	simultaneous resource binding and interconnection optimization based on a distributed register-file microarchitecture	2009	-2.448517586153638	13.48244511001919	1928081
1928864	EDA	a transmission line modelling vlsi processor designed with a novel electronic system level methodology	2007	-2.8179857083415545	13.229796862384466	1928891
1932961	Arch	improving energy efficiency of configurable caches via temperature-aware configuration selection	2008	-1.5508588027855523	14.921137374892616	1932988
1933083	Logic	exploration of power-delay trade-offs with heterogeneous adders by integer linear programming	2009	-2.6248550088390683	13.794511941870773	1933110
1933404	HPC	modular architectures of optical multi-stage switching networks	2013	-2.718964615923112	15.051866413834903	1933431
1934608	Theory	vp-router: on balancing the traffic load in on-chip networks	2018	-2.0577821341198197	14.867008586774006	1934635
1934969	EDA	crosstalk-aware automated mapping for optical networks-on-chip	2016	-3.0903442660925373	14.499984554682262	1934996
1935714	EDA	cache aware instruction accurate simulation of a 3-d coastal ocean model on low power hardware	2016	-2.4738919665342345	13.488078047662555	1935741
1936593	EDA	lime: a low-latency and low-complexity on-chip mesochronous link with integrated flow control	2008	-2.536484180920333	15.001460886401613	1936620
1937189	HPC	highly scalable self-healing algorithms for high performance scientific computing	2009	-2.2609750085218914	14.329886069474707	1937216
1937731	HPC	advanced packaging and heterogeneous integration to reboot computing	2017	-3.0616352399355	14.46404029731483	1937758
1938791	Arch	errca: a buffer-efficient reconfigurable optical network-on-chip with permanent-error recognition	2016	-2.5981097257586523	14.575233124528587	1938818
1939837	EDA	augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain	2014	-2.9857614106716035	13.94761517473268	1939864
1940498	EDA	a survey on low-power techniques for single and multicore systems	2014	-1.821711957130516	14.562971544194234	1940525
1940568	EDA	reasoning and learning-based dynamic codec reconfiguration for varying processing requirements in network-on-chip	2014	-2.527067645754439	14.20386791406142	1940595
1940782	EDA	an efficient power estimation methodology for complex risc processor-based platforms	2012	-2.0733938144210526	13.256776677840989	1940809
1941216	EDA	power-aware run-time incremental mapping for 3-d networks-on-chip	2011	-1.7864503734862986	14.492306250872192	1941243
1941328	HPC	towards a more complete understanding of sdc propagation	2017	-2.451843571176225	14.222055510006015	1941355
1942000	Arch	fault-tolerant architecture and deflection routing for degradable noc switches	2009	-3.0118280755773954	14.986177523414547	1942027
1942243	Arch	quest: a 7.49tops multi-purpose log-quantized dnn inference engine stacked on 96mb 3d sram using inductive-coupling technology in 40nm cmos	2018	-1.508842624608535	13.75083095093123	1942270
1942964	EDA	low effort design space exploration methodology for configurable caches	2018	-1.7671021607645492	13.312977680858095	1942991
1943721	EDA	system-level power estimation tool for embedded processor based platforms	2014	-2.152018237079626	13.408837118397546	1943748
1945590	Arch	a hierarchical hybrid optical-electronic network-on-chip	2010	-2.7603999978395195	15.060141793344377	1945617
1947642	EDA	sesam: an mpsoc simulation environment for dynamic application processing	2010	-1.4561341149915126	13.331234706139348	1947669
1948375	EDA	reconet: modeling and implementation of fault tolerant distributed reconfigurable hardware	2003	-2.0633333597398664	13.781013609761956	1948402
1949276	Embedded	hybrid methods for resource allocation and scheduling problems in deterministic and stochastic environments	2010	-1.4307665628439046	13.744574932002928	1949303
1949408	Arch	ac-dimm: associative computing with stt-mram	2013	-1.5022328185308458	14.078839794073376	1949435
1950405	EDA	exploration of power reduction and performance enhancement in leon3 processor with esl reprogrammable efpga in processor pipeline and as a co-processor	2009	-2.2309140034852497	13.590599787266841	1950432
1952370	EDA	low-power network-on-chip for high-performance soc design	2006	-2.980968525379212	14.491034954530877	1952397
1953907	HPC	circuit-switched memory access in photonic interconnection networks for high-performance embedded computing	2010	-2.3987149859560373	14.262503518880338	1953934
1954577	EDA	power analysis and minimization techniques for embedded dsp software	1997	-2.66781700730927	13.478887674101324	1954604
1954803	HCI	reducing energy consumption via low-cost value prediction	2002	-1.495534229087095	14.44037237988671	1954830
1955057	EDA	a low-power pipelined mac architecture using baugh-wooley based multiplier	2014	-2.7391696445954223	13.703580611951908	1955084
1956786	EDA	reliability-driven task mapping for lifetime extension of networks-on-chip based multiprocessor systems	2013	-2.8176121625461388	14.488267852315984	1956813
1957175	EDA	computation and data transfer co-scheduling for interconnection bus minimization	2009	-1.7392249136007132	14.810836487709267	1957202
1958192	EDA	a comparative analysis of front-end and back-end compatible silicon photonic on-chip interconnects	2016	-3.1679518489089946	14.83981649564682	1958219
1958889	EDA	a flexible divide-and-conquer mpsoc architecture for mimo interference cancellation	2017	-2.253527559862613	13.326695471851785	1958916
1959753	EDA	development of energy models for design space exploration of embedded many-core systems	2018	-2.410474369961757	13.224620023251536	1959780
1960111	EDA	bpsim: an integrated missrate, area, and power simulator for branch predictor	2017	-1.6010845147407138	13.561001125641091	1960138
1960648	Arch	design and implementation of configurable nbf instructions targeted at stream cipher processing	2013	-2.0622206843114417	13.25075877536391	1960675
1961247	EDA	optical logic elementary circuits	2011	-2.9933336950532983	13.39866060995591	1961274
1961648	Arch	is moore's party over?	2011	-3.1570393433126633	13.30924641209915	1961675
1961708	EDA	a pre-emphasis circuit design for high speed on-chip global interconnect	2012	-3.0930815282166897	14.899560657036275	1961735
1962168	Arch	low-power design approach of 11fo4 256-kbyte embedded sram for the synergistic processor element of a cell processor	2005	-1.597192453639344	13.506103217714676	1962195
1964102	EDA	design and chip implementation of an instruction scheduling free ubiquitous processor	2010	-3.3028365803175603	13.81806257493091	1964129
1964284	Arch	towards a cross-layer framework for accurate power modeling of microprocessor designs	2018	-2.134256837267192	13.785583490330005	1964311
1964687	Arch	an efficient weighted-round-robin algorithm for multiprocessor architectures	2008	-1.6606282321346768	15.07514983690119	1964714
1965571	EDA	control unit synthesis targeting low-power processors	1995	-1.725045129513734	14.139756593087585	1965598
1965802	Arch	an efficient vlsi network bridge architecture for local area networks	1990	-1.8658612852364904	14.710653819012823	1965829
1966440	Arch	a fpga-based reconfigurable software architecture for highly dependable systems	2009	-2.3524554181322044	13.438186693690096	1966467
1966987	HPC	chip self-organization and fault tolerance in massively defective multicore arrays	2011	-3.3299967030095683	14.623025036644966	1967014
1967139	EDA	energy reduction through crosstalk avoidance coding in noc paradigm	2006	-3.200206040333616	14.701850468461346	1967166
1967601	EDA	a new multi-channel on-chip-bus architecture for system-on-chips	2004	-2.4501914270224976	14.998339512730933	1967628
1968414	Arch	implementing branch-predictor decay using quasi-static memory cells	2004	-2.958039307210841	14.669997763052725	1968441
1969373	EDA	on exploiting partitioning-based placement approach for performances improvement of 3d fpga	2017	-3.0193256101908283	13.649691042339766	1969400
1970092	HPC	automated memory-aware application distribution for multi-processor system-on-chips	2007	-1.7339452728761835	13.447862673638902	1970119
1970501	Arch	a co-processor design of an energy efficient reconfigurable accelerator cma	2013	-2.4768742134270108	13.865062066447873	1970528
1970502	EDA	pareto efficient design for reconfigurable streaming applications on cpu/fpgas	2010	-1.6085103171387598	13.669666108219445	1970529
1970714	Mobile	flexibility and extensibilty in the design of spacecraft communications systems	2013	-2.9631465499098906	13.650144147056453	1970741
1971500	EDA	monitoring system activity for os-directed dynamic power management	1998	-2.7098568649921577	14.486855059072859	1971527
1971555	Arch	low-voltage circuit design for widespread sensing applications	2008	-3.3284153635860734	14.400952726885308	1971582
1971558	Arch	a high-performance and energy-efficient architecture for floating-point based lu decomposition on fpgas	2004	-1.63177259981949	13.243356232930408	1971585
1971919	EDA	weasel: a platform-independent streaming-optimized sata controller	2013	-1.83698640450182	13.289484320936515	1971946
1972569	EDA	anole: a highly efficient dynamically reconfigurable crypto-processor for symmetric-key algorithms	2018	-2.2829283943662797	13.98451465437702	1972596
1973409	Arch	architectural support for efficient communication in future microprocessors	2010	-2.098734290706372	15.004402668598079	1973436
1974589	EDA	a novel design framework for the design of reconfigurable systems based on nocs	2010	-2.3342312223317605	13.496468176837235	1974616
1975329	Arch	a co-synthesis methodology for power delivery and data interconnection networks in 3d ics	2013	-2.815133617145619	14.715607485792729	1975356
1975426	EDA	an esl approach for energy consumption analysis of cache memories in soc platforms	2011	-1.9172923097341292	13.47976013686564	1975453
1975686	EDA	designing large hierarchical multiprocessor systems under processor, interconnection, and packaging advancements	1994	-2.4382288397400136	14.002722244822323	1975713
1975756	HPC	reconfigurable computing for high performance networking applications	2011	-2.3039816277815794	13.331860806624649	1975783
1976504	EDA	an energy-efficient reconfigurable nanophotonic computing architecture design: optical lookup table	2017	-2.9841151341428085	14.513530061250322	1976531
1976593	EDA	yield maximization for system-level task assignment and configuration selection of configurable multiprocessors	2008	-1.7183989096567664	14.11767428197237	1976620
1978405	Arch	not in name alone: a memristive memory processing unit for real in-memory processing	2018	-1.4941990363011393	13.680995821825894	1978432
1978576	Mobile	millimeter (mm)-wave wireless noc as interconnection backbone for multicore chips: promises and challenges	2013	-3.043845053545785	14.713257473793904	1978603
1978655	Arch	3d2 processing architecture — high reliability and low power computing for novel nano tactile sensor array	2016	-2.7306043431770437	13.524641541380939	1978682
1979405	EDA	joint application mapping/interconnect synthesis techniques for embedded chip-scale multiprocessors	2005	-2.4414229401850562	14.635631296837554	1979432
1980123	Arch	dcc: a dependable cache coherence multicore architecture	2011	-3.2656093258075454	14.24790559187876	1980150
1980167	EDA	energy and power estimation of coarse-grain reconfigurable array based fast fourier transform accelerators	2012	-2.425384731037372	13.372713905410938	1980194
1980591	Arch	cardio: adaptive cmps for reliability through dynamic introspective operation	2011	-3.2024430164018107	14.116344150055616	1980618
1982003	EDA	measurement of power consumption in digital systems	2005	-2.8942285947778363	13.811557810380814	1982030
1982143	EDA	a methodology for scaling power dissipation values between different fpgas	2014	-2.9460031156385345	13.215358682469635	1982170
1982549	Vision	process variability and degradation: new frontier for reconfigurable	2010	-2.6602789725043867	13.804694121867678	1982576
1984458	Arch	evaluation of core hopping on power7	2014	-1.651590066224567	14.895279737171744	1984485
1987549	EDA	multithreaded simulation for synchronous dataflow graphs	2008	-2.1180076069704654	13.7358516292293	1987576
1990629	Arch	interconnect challenges in a many core compute environment	2009	-2.575485075424358	14.084683180773256	1990656
1991363	HPC	energy-efficient near-threshold parallel computing: the pulpv2 cluster	2017	-2.4956827827642383	13.697048885232727	1991390
1991521	EDA	operation scheduling and architecture co-synthesis for energy-efficient dataflow computations on fpgas (abstract only)	2012	-1.662296869177557	13.6121450841644	1991548
1992685	HPC	union: a unified inter/intrachip optical network for chip multiprocessors	2014	-2.3566841144499064	15.025992841119528	1992712
1992755	SE	an initial performance review of software components for a heterogeneous computing platform	2015	-1.4698429165357216	13.711031779564946	1992782
1993058	SE	improving soc insight through on-chip diagnosis	2016	-2.757367070547835	13.631238424648284	1993085
1993216	EDA	a new high-performance scalable dynamic interconnection for fpga-based reconfigurable systems	2008	-2.1633367978057176	14.360278197457445	1993243
1993743	Arch	vlsi architecture based on packet data transfer scheme and its application	2005	-2.416748488590548	14.43528343542537	1993770
1994342	EDA	an iterative computational technique for performance evaluation of networks-on-chip	2013	-2.0968263646745124	15.100580374070967	1994369
1996855	EDA	a novel design of software system on chip for embedded system	2017	-1.5622235009108578	13.766103113064286	1996882
1997150	EDA	application-specific instruction-set processor design methodology for wireless image transmission systems	2012	-2.459336122629293	13.546303343350324	1997177
1998079	Arch	performance evaluation of reliability aware photonic network-on-chip architectures	2012	-2.673735786584168	15.100394520220695	1998106
1998654	Arch	general-purpose code acceleration with limited-precision analog computation	2014	-2.351001068560723	13.491199626251195	1998681
1999868	EDA	a new technique for program code compression in embedded microprocessor	2004	-1.5325814685055918	13.684988200930533	1999895
2000215	EDA	efficient parallel multi-objective optimization for real-time systems software design exploration	2016	-1.8089501100907168	13.587172217543007	2000242
2000996	Arch	thermal management system for high performance powerpc™ microprocessors	1997	-2.622760492072996	14.39706993563844	2001023
2002115	EDA	invited talk: in-house tools for low-power embedded systems	2004	-3.1486747920449436	13.483111469955473	2002142
2002214	EDA	energy consumption oriented network-on-chip mapping method	2013	-2.0262172181453426	14.652555395525448	2002241
2002235	Robotics	resource allocation methodology for the segmented bus platform	2005	-2.115296725102661	13.768274476151607	2002262
2002818	EDA	a system level approach in designing dual-duplex fault tolerant embedded systems	2002	-2.875371843908771	13.398292662361401	2002845
2003357	OS	instruction-level fault tolerance configurability	2009	-3.2876060779124368	13.952273426712447	2003384
2003654	EDA	distributed processing test simulator (dpts)	1989	-3.268824720154337	13.269235223801276	2003681
2004680	EDA	simulation framework for early phase exploration of sdr platforms: a case study of platform dimensioning	2009	-1.9644076875280632	13.944426537116067	2004707
2005082	EDA	customisation of on-chip network interconnects and experiments in field-programmable gate arrays	2012	-2.487869021929627	14.578882722978143	2005109
2005131	EDA	exploiting typical dsp data access patterns and asynchrony for a low power multiported register bank	2001	-2.578935891083024	13.762477017403706	2005158
2005182	HPC	design optimization of a highly parallel infiniband host channel adapter	2008	-1.7578824053243134	14.426677952023695	2005209
2006189	Arch	combining instruction coding and scheduling to optimize energy in system-on-fpga	2006	-2.51105289710984	13.383145023721864	2006216
2006301	EDA	23.2 a 5gb/s/pin 8gb lpddr4x sdram with power-isolated lvstl and split-die architecture with 2-die zq calibration scheme	2017	-3.1888874084629104	13.507337915196919	2006328
2006684	EDA	a scalable test strategy for network-on-chip routers	2005	-3.311616417563032	14.266577723677864	2006711
2006710	Arch	keynote speaker	2014	-3.2113180173317035	13.442854610999605	2006737
2009317	EDA	dynamic reconfigurable networks in noc for i/o supported parallel applications	2010	-2.3169754571055874	14.881737208413513	2009344
2009912	EDA	network partitioning and ga heuristic crossover for noc application mapping	2013	-2.2713322876303943	14.830412885484153	2009939
2010179	Arch	the vortex: a superscalar asynchronous processor	2007	-2.8843271043094267	13.426867842010678	2010206
2010568	Arch	system-level analysis of mesh-based hybrid optical-electronic network-on-chip	2013	-2.88338798916422	14.903021458900538	2010595
2010658	Arch	on self-tuning networks-on-chip for dynamic network-flow dominance adaptation	2013	-2.2171119851881578	15.052068131588802	2010685
2012356	EDA	performance-driven interconnection optimization for microarchitecture synthesis	1992	-2.718955545691132	13.363078638141875	2012383
2012593	Networks	a resource binding method to reduce data communication power dissipation on lsi	2010	-2.6542377869966423	13.959094208228171	2012620
2012922	Mobile	feasibility study of a self-healing hardware platform	2010	-1.8728137177277024	13.315594337668252	2012949
2014034	HPC	the weararm: modular, high performance, low power computing platform designed for integration into everyday clothing	2001	-2.524665998989084	13.745795980265449	2014061
2014360	EDA	design of multimedia soc platform with a crossbar on-chip bus for embedded systems	2008	-2.538862860707015	13.377080703068915	2014387
2014460	Arch	dependable routing in multi-chip noc platforms for automotive applications	2012	-2.642084913660116	14.020052904958876	2014487
2014808	EDA	routability improvement using dynamic interconnect architecture	1998	-2.212759546917804	13.848666229775553	2014835
2015662	Arch	adaptive error- and traffic-aware router architecture for 3d network-on-chip systems	2014	-3.354750580952585	14.693664840173845	2015689
2015888	EDA	comparative analysis of network-on-chip simulation tools	2018	-1.7442228306589758	13.605705793512255	2015915
2015948	EDA	on wiring delays reduction of tree-based fpga using 3-d fabric	2014	-2.7705230579317512	14.813664203393225	2015975
2017043	EDA	improved on-chip router analytical power and area modeling	2010	-2.280396298967513	13.709440605376976	2017070
2017601	EDA	ultra low power electronics in the next decade	2010	-3.2870866571639645	14.420303561148	2017628
2018789	EDA	fast fpga system for microarchitecture optimization on synthesizable modern processor design	2015	-2.172786465768509	13.451812354630455	2018816
2018825	EDA	pmcc: fast and accurate system-level power modeling for processors on heterogeneous soc	2017	-2.231995897668858	13.413248463295936	2018852
2020781	HPC	an efficient approach with scaling capability to improve existing memory power model	2007	-2.487810716795789	13.48625547875326	2020808
2020841	EDA	design of high-performance, power-efficient optical nocs using silica-embedded silicon nanophotonics	2015	-2.8250659727210867	14.946950324146748	2020868
2021158	HPC	evaluating the impact of execution parameters on program vulnerability in gpu applications	2018	-2.8490214869322847	14.16733293737249	2021185
2021987	AI	constraint allocation in analog system synthesis	1998	-1.5904114032367849	13.363608504471285	2022014
2023105	Arch	sustainable dvfs-enabled multi-core architectures with on-chip wireless links	2013	-2.551238591408451	14.657453866954382	2023132
2024448	EDA	fault-tolerant techniques to manage yield and power constraints in network-on-chip interconnections	2012	-3.3585633548489	14.293579005215594	2024475
2024686	HPC	the mapping of applications to multiple bus and banyan interconnected multiprocessor systems: a case study	1987	-1.6584248950588518	15.09880816315728	2024713
2026177	Mobile	designing a low-power wireless sensor node rasip architecture	2013	-3.317980729415954	13.840209375914588	2026204
2026822	Arch	static and run-time algorithms for all-to-many personalized communication on permutation networks	1994	-3.1514182396755435	14.736645723162956	2026849
2026927	HPC	arbitrated ip core based dynamic task mapping algorithm for networks-on-chip	2015	-1.6603538416912358	14.994857592829074	2026954
2027278	EDA	pirate: a framework for power/performance exploration of network-on-chip architectures	2004	-2.0276490970084105	13.479017104342724	2027305
2027436	Embedded	memory analysis of low power mpeg-4 decoder architecture	2009	-1.6422733811370325	13.212534721694965	2027463
2027519	EDA	power efficient co-simulation framework for a wireless application using platform based soc	2007	-2.436698360643601	13.360935377280954	2027546
2028214	EDA	dynamic parallel reconfiguration for self-adaptive hardware architectures	2014	-2.064742470397341	13.5214097563014	2028241
2028221	EDA	a multi-granularity fpga with hierarchical interconnects for efficient and flexible mobile computing	2014	-2.8573232219676177	14.10458173718045	2028248
2029121	EDA	synthesis of networks on chips for 3d systems on chips	2009	-2.7281210830064047	14.647403466175305	2029148
2029145	HPC	a reconfigurable optical interconnect system for dsag	2005	-1.9947006564194742	13.220706645319956	2029172
2030344	EDA	re-examining the use of network-on-chip as test access mechanism	2008	-2.9981970615229576	13.84547616179703	2030371
2030910	Arch	l3: an fpga-based multilayer maze routing accelerator	2005	-3.1346463652831282	13.2752517461124	2030937
2031464	Arch	dramspec: a high-level dram timing, power and area exploration tool	2016	-1.9790919622490035	14.083414043822017	2031491
2031883	EDA	cluster-based topologies for 3d stacked architectures	2011	-2.634730709068457	15.054103459375273	2031910
2032106	Arch	disintegrated control for energy-efficient and heterogeneous memory systems	2013	-2.1036320067637493	14.065694120385645	2032133
2032275	EDA	scars: scalable self-configurable architecture for reusable space systems	2008	-3.0871520061859496	13.683394844921345	2032302
2034479	Arch	energyscale for ibm power6 microprocessor-based systems	2007	-2.8504218936034773	13.272146922966082	2034506
2037462	EDA	online routing of fpga clock networks for module relocation in partial reconfigurable multi clock designs	2011	-2.146513525827745	13.768991431750749	2037489
2037977	EDA	system scenario framework evaluation on efm32 using the h264/avc encoder control structure	2015	-1.5121045496964836	14.302303946363704	2038004
2038422	Arch	an instruction buffer for a low-power dsp	2000	-2.2624403134731277	13.857098840796034	2038449
2038852	EDA	soda: sensitivity based optimization of disk architecture	2007	-2.100177385953568	14.220028415924904	2038879
2039223	Arch	energy efficient cmos microprocessor design	1995	-2.140047404136625	14.277143005326554	2039250
2039323	Arch	dynamic error mitigation in nocs using intelligent prediction techniques	2016	-3.2386108966945195	14.848941321687148	2039350
2039393	EDA	video object extraction based on histogram approach and modified horn-schunck algorithm	2009	-3.133768857185673	13.978313392916455	2039420
2040602	EDA	improving dependability and performance of fully asynchronous on-chip networks	2011	-2.9900545670011534	15.018614547725125	2040629
2041015	EDA	design considerations for optically connected systems on chip	2003	-3.2962402978889798	13.515641823669426	2041042
2041497	EDA	simultaneous thin-thread processors for low-power embedded systems	2008	-1.5203987221129724	13.279795850703927	2041524
2041576	HPC	impact of parallel workloads on noc architecture design	2010	-1.968414913219413	15.059240802949102	2041603
2042818	EDA	energy-aware synthesis of networks-on-chip implemented with voltage islands	2007	-2.2984339348464435	14.657123022249074	2042845
2042997	EDA	high level modeling of elastic circuits in systemc	2014	-2.9688106709266116	13.506402857569304	2043024
2043588	Arch	system-level modeling and analysis of thermal effects in optical networks-on-chip	2013	-2.9125709881512813	14.91974631892266	2043615
2043968	EDA	modeling power consumption and temperature in tlm models	2016	-2.7314334553625006	13.485094820310106	2043995
2044261	HPC	energy-efficient graphics and multimedia in 28-nm carrizo accelerated processing unit	2016	-1.6032212446722325	14.05170732707638	2044288
2044923	EDA	a design methodology and various performance and fabrication metrics evaluation of 3d network-on-chip with multiplexed through-silicon vias	2016	-3.2527982556288904	14.793595266382455	2044950
2045332	EDA	a flexible framework for fast multi-objective design space exploration of embedded systems	2003	-2.160882498069618	13.206628474390893	2045359
2045703	EDA	sharing and placement of on-chip laser sources in silicon-photonic nocs	2014	-3.2283969566236617	14.572941245684365	2045730
2046703	Mobile	"""is there really such a thing as a """"dsp"""" anymore?"""	2006	-3.2837068811723182	13.218517751366901	2046730
2046728	HPC	the exanest project: interconnects, storage, and packaging for exascale systems	2016	-1.5048598565592826	13.854456178821433	2046755
2047269	Theory	sorting networks and their applications	1968	-1.4965060695558112	13.703993692606867	2047296
2047609	EDA	projective geometry and precedence constraint based application mapping on multicore network-on-chip systems	2014	-1.7644027586201545	14.146304147380144	2047636
2048107	Embedded	a near optimal integrated solution for resource constrained scheduling, binding and routing on cgras	2017	-1.4315345427277792	14.539025204996385	2048134
2048508	Embedded	data dependent energy modeling for worst case energy consumption analysis	2017	-1.5453072289007759	13.95034338755173	2048535
2049047	Arch	dynamic voltage and frequency scaling architecture for units integration within a gals noc	2008	-2.9670487297453225	13.92237487016472	2049074
2049307	EDA	fault tolerant fpga processor based on runtime reconfigurable modules	2012	-3.3376335657843272	13.65811099692974	2049334
2049542	EDA	a power model combined of architectural level and gate level for multicore processors	2013	-2.519551315180109	13.423085419403264	2049569
2049850	EDA	implementation analysis of a dynamic energy management approach inspired by game-theory	2010	-2.1112538573297246	14.060940642353046	2049877
2050003	HPC	a system-on-a-chip for multimedia stream processing and communication	2000	-1.7264248382468457	14.780441655925387	2050030
2050095	HPC	influence of a-posteriori subcell limiting on fault frequency in higher-order dg schemes	2018	-2.6608524662707103	14.282096566983487	2050122
2051081	EDA	performance and power modeling of on-chip bus system for a complex soc	2010	-2.3317987863849488	13.884590653328182	2051108
2051134	Embedded	serial rapidlo: benefiting system interconnects	2005	-1.9029866468222616	15.110434943875553	2051161
2051283	HCI	unified multi-objective mapping for network-on-chip using genetic-based hyper-heuristic algorithms	2018	-2.1356193350079598	14.568979630184892	2051310
2051873	EDA	power-aware computer systems	2001	-2.0182587424917973	14.187769703584713	2051900
2052333	Arch	dynamic hardware monitors for network processor protection	2016	-2.903291549915468	14.494041859710414	2052360
2052512	EDA	design and implementation of reconfigurable fifos for voltage/frequency island-based networks-on-chip	2013	-2.3680382297198985	14.777122729953456	2052539
2053590	EDA	a study of energy saving in customizable processors	2007	-1.7873825057494368	13.30687749241998	2053617
2054202	Arch	improving the performance of bus platforms by means of segmentation and optimized resource allocation	2009	-1.9482510905212749	13.728519051618722	2054229
2054708	Embedded	modeling & analysis of an lte-advanced receiver using mode-controlled dataflow	2016	-1.4385787277700397	13.935613159053329	2054735
2056091	EDA	optimizing configuration and application mapping for mpsoc architectures	2009	-2.1538155822485017	14.624632241389852	2056118
2057179	EDA	thermal-constrained task allocation for interconnect energy reduction in 3-d homogeneous mpsocs	2013	-1.7134932650307857	15.020549600714517	2057206
2057289	DB	fault tolerance on a hypercube: a database application	1990	-1.758986383804638	13.414097968555176	2057316
2057400	EDA	multilevel modeling methodology for reconfigurable computing systems based on silicon photonics	2015	-2.888137574837773	13.914577543910527	2057427
2057771	EDA	fast and cycle-accurate emulation of large-scale networks-on-chip using a single fpga	2017	-2.3146386099576244	14.916515574177101	2057798
2058042	EDA	a methodology for synthesis of efficient intrusion detection systems on fpgas	2004	-2.053508931621712	13.351039464228554	2058069
2058545	Arch	cnfet-based high throughput register file architecture	2016	-1.9316660057521997	14.662531507674204	2058572
2060314	Arch	fast dynamic and partial reconfiguration data path with low hardware overhead on xilinx fpgas	2010	-2.706778714749308	13.51454007137457	2060341
2061147	EDA	performance estimation with automatic false-path detection for system-level designs	2010	-2.337306467224601	13.519096277349284	2061174
2061560	EDA	variation-aware adaptive tuning for nanophotonic interconnects	2015	-3.0097939713284543	14.933788056233606	2061587
2061943	HPC	architectural support for fault tolerance in a teradevice dataflow system	2014	-3.2941165202574383	14.290904501402288	2061970
2062076	HPC	dynamic, distributed resource configuration on sw-banyans	1985	-1.4514055933871617	14.704835073862979	2062103
2062704	Embedded	self-healing capabilities through wireless reconfiguration of fpgas	2011	-2.6909012329084185	13.430860949294916	2062731
2063960	Arch	advancing computer systems without technology progress	2013	-2.8860553454514917	13.619586758070767	2063987
2064109	Embedded	design space exploration for pca implementation of embedded learning in fpgas	2018	-2.7701012502732794	14.352549850035743	2064136
2064167	Embedded	self-adaptive network-on-chip interface	2013	-1.9875782757799263	14.94606096375294	2064194
2066009	HPC	the re-definition of low power design for hpc: a paradigm shift	2006	-3.0938968118009424	13.528134203602445	2066036
2066229	Arch	power-sim: an soc simulator for estimating power profiles of mobile workloads	2011	-1.5786181136141444	14.482524587881016	2066256
2066438	EDA	a closed loop transmitting power self-calibration scheme for energy efficient winoc architectures	2015	-3.0200891688003826	14.888788894187265	2066465
2066753	Arch	leveraging wire properties at the microarchitecture level	2006	-2.604728064777436	14.277609466129134	2066780
2067002	EDA	3d network-on-chip design for embedded ubiquitous computing systems	2017	-2.052434812836768	15.011979205888984	2067029
2068030	Embedded	scheduling of tasks with precedence delays and relative deadlines - framework for time-optimal dynamic reconfiguration of fpgas	2006	-1.8309731171490744	13.820980689572465	2068057
2068234	ECom	atoken-ring network for local data communications	1983	-1.7677799427875605	14.419028529629536	2068261
2068797	Arch	a network on chip architecture and design methodology	2002	-2.4270371019070542	14.742891779769169	2068824
2069970	Arch	on the impact of replacing low-speed configuration buses on fpgas with the chip's internal configuration infrastructure	2015	-1.9877095356844416	14.536707399568494	2069997
2072122	EDA	efficient design-space exploration of custom instruction-set extensions	2010	-1.9045194858533456	13.4011841769441	2072149
2072861	Robotics	overview: new directions for simulation and modeling of complex systems	1998	-3.348450921645493	13.789741662114489	2072888
2073449	EDA	smart hill climbing for agile dynamic mapping in many-core systems	2013	-1.803032303869291	14.808220843661926	2073476
2073821	HPC	sos: synthesis of application-specific heterogeneous multiprocessor systems	1992	-1.4463202640702433	13.255940181317975	2073848
2074217	Arch	a novel list-scheduling algorithm for the low-energy program execution	2002	-2.0240216720496345	13.811031528478887	2074244
2074225	EDA	medium access control in wireless network-on-chip: a context analysis	2018	-2.4731270521600903	14.836751187510016	2074252
2075077	EDA	systemc analysis of a new dynamic power management architecture	2005	-1.525148232573176	14.48721952392327	2075104
2075273	Arch	moore's law implications on energy reduction	2011	-2.8761703422134066	13.873124854738936	2075300
2075338	EDA	efficient datapath merging for the overhead reduction of run-time reconfigurable systems	2010	-1.6045105876163617	13.27629460233927	2075365
2075442	EDA	an approach for four way set associative multilevel cmos cache memory	2007	-3.1574425580074816	13.439188680342586	2075469
2075462	EDA	benchmarking mesh and hierarchical bus networks in system-on-chip context	2007	-2.26105156376353	14.408273749278488	2075489
2076391	Arch	fault injection evaluation of assigned signatures in a risc processor	1996	-3.3364779687903203	13.789361208980653	2076418
2076479	EDA	dynamic power evaluation of lte wireless baseband processing on fpga	2015	-2.5135863053251883	13.50406267419052	2076506
2076668	EDA	energy-efficient signal processing using fpgas	2003	-2.153938910081164	13.232438159072197	2076695
2077414	EDA	high-performance scalable computing for real-time applications	1997	-1.5124411844342114	13.787838519799445	2077441
2078198	EDA	exploring heterogeneous noc-based mpsocs: from fpga to high-level modeling	2011	-1.7283621052570468	14.179083974863255	2078225
2078758	Arch	a process-variation aware technique for tile-based, massive multicore processors	2009	-1.5364234838693764	14.487443383692765	2078785
2079473	Arch	trade-off between energy and quality of service through dynamic operand truncation and fusion	2014	-2.2818989201933633	13.436725795841612	2079500
2079891	EDA	optimization models for three on-chip network problems	2016	-2.094536752220866	14.56613258655209	2079918
2080927	EDA	communication synthesis for interconnect minimization targeting distributed register-file microarchitecture	2011	-3.265780548459841	14.069922609961818	2080954
2081230	EDA	energy- and area-efficient architectures through application clustering and architectural heterogeneity	2009	-1.7110305332047686	13.625911953729426	2081257
2081523	EDA	activity estimation for field-programmable gate arrays	2006	-2.38283762068508	13.251750731243	2081550
2081702	EDA	switch folding: network-on-chip routers with time-multiplexed output ports	2013	-2.5437082730304903	14.93146077935427	2081729
2082301	Arch	energy-efficient floating-point arithmetic for digital signal processors	2011	-2.045832911836385	13.451363521613343	2082328
2084023	HPC	hibrid-soc: a multi-core system-on-chip architecture for multimedia signal processing.	2003	-2.7595270563471126	13.474670271369385	2084050
2084292	EDA	on the configurable multiprocessor soc platform with crossbar switch	2006	-2.1841809388328195	13.435271547422195	2084319
2085096	EDA	reliability-aware power management of multi-core systems (mpsocs)	2006	-1.5473498577607596	15.030739826161046	2085123
2085532	EDA	heterogeneous and multi-level compression techniques for test volume reduction in systems-on-chip	2005	-2.0262585753382414	13.28401943949198	2085559
2085812	EDA	a state machine block for high-level synthesis	2017	-2.340119262084573	13.480948539483194	2085839
2086047	EDA	measuring and exploiting guardbands of server-grade armv8 cpu cores and drams	2018	-1.5791242801630956	14.94623635371607	2086074
2087273	Arch	a convex optimization framework for leakage aware thermal provisioning in 3d multicore architectures	2010	-3.351800538252684	14.426314299283163	2087300
2087681	EDA	implementation of a general ethernet interface for embedded system	2009	-2.015546702838276	14.015531130235429	2087708
2087913	EDA	highly automated fpga synthesis of application-specific protocol processors	2005	-2.8889984870663894	14.123046645376222	2087940
2088616	EDA	future memory and interconnect technologies	2013	-3.2648697917827727	13.458910373862073	2088643
2091432	EDA	asynchronous layered interface of multimedia socs for multiple outstanding transactions	2007	-2.534108605629913	14.315817254876444	2091459
2091827	Arch	the cache and memory subsystems of the ibm power8 processor	2015	-1.7334319464914656	13.82845609780557	2091854
2092908	Embedded	architecture for multi-processor soc platform using dedicated channels	2005	-2.6800807704205667	13.509679964534493	2092935
2093756	Arch	xylem: enhancing vertical thermal conduction in 3d processor-memory stacks	2017	-1.8204502662057949	14.882535587956069	2093783
2095061	EDA	a configurable statistical lossless compression core based on variable order markov modeling and arithmetic coding	2005	-1.6653988745582622	13.497887315917175	2095088
2095201	EDA	a voltage-frequency island aware energy optimization framework for networks-on-chip	2008	-2.3779759070000464	14.832487648061269	2095228
2096091	EDA	rethinking automated synthesis of mpsoc architectures	2007	-1.770218784167109	13.437447981434028	2096118
2096386	HPC	impact of design parameters on performance of adaptive network-on-chips	2012	-1.9994545494735825	15.090044450286934	2096413
2096833	Arch	distributing the frontend for temperature reduction	2005	-1.5740417353399487	14.899561618946183	2096860
2098265	EDA	cadse: communication aware design space exploration for efficient run-time mpsoc management	2011	-1.4665182843409372	13.554644611024043	2098292
2099129	EDA	a novel architecture scheme with adaptive pipeline coupling technique for dsp processor design	2013	-1.6540870721538032	13.622679496273527	2099156
2099225	Arch	maximal resilience for reliability and yield enhancement in interconnect structure	2010	-3.135739329251972	14.893013504188641	2099252
2099599	EDA	methodology and reconfigurable architecture for effective placement of variable-size hardware tasks	2013	-2.436121916454561	13.327957421506953	2099626
2099619	Arch	a low-latency, energy-efficient l1 cache based on a self-timed pipeline	2015	-2.0734604147233973	14.877717599144065	2099646
2100922	EDA	marble: an asynchronous on-chip macrocell bus	2000	-3.1333625724775733	13.50888714830149	2100949
2101734	EDA	a functionality-based runtime relocation system for circuits on heterogeneous fpgas	2018	-2.5507817378212048	13.365798994276238	2101761
2103347	Arch	potential and pitfalls of silicon photonics computing and interconnect	2013	-3.3607214923550384	13.42031422300573	2103374
2103447	Arch	networks on chips: structure and design methodologies	2012	-2.5831172081015152	14.90118026124242	2103474
2104138	EDA	empirical characterization of the latency of long asynchronous pipelines with data-dependent module delays	2004	-2.9750620507969976	14.169547096374972	2104165
2105345	Arch	spinnnaker: the world's biggest noc	2014	-2.021506201192792	14.172546375097165	2105372
2105540	EDA	two efficient synchronous û asynchronous converters well-suited for network on chip in gals architectures	2006	-3.254356384717433	13.703039891865535	2105567
2106235	EDA	pipeline reconfigurable dsp for dynamically reconfigurable architectures	2017	-2.064309898478114	13.576120935968154	2106262
2106322	Arch	cross-layer thermal reliability management in silicon photonic networks-on-chip	2018	-2.9986897979818417	14.868171559726322	2106349
2107271	EDA	a voltage-frequency island aware energy optimization framework for networks-on-chip	2008	-2.2756987307383603	14.854134344271884	2107298
2107683	EDA	near-threshold processor design techniques for power-constrained computing devices	2017	-2.9661107154191435	14.068516583471393	2107710
2107944	EDA	exploiting computation skip to reduce energy consumption by approximate computing, an hevc encoder case study	2017	-2.1188844459990968	13.22563904902522	2107971
2108086	Arch	architecture of the scalable communications core's network on chip	2007	-1.8274363440989827	14.33610732671725	2108113
2108711	EDA	evaluation of network topologies for a run time re-routable network on a programmable chip	2003	-2.279033177271517	15.04144136232751	2108738
2109101	EDA	a monitor interconnect and support subsystem for multicore processors	2009	-1.5772749550793308	14.835726008731976	2109128
2109224	Mobile	an energy-efficient adaptive sub-thz wireless interconnect with mimo-beamforming between cores and drams	2016	-2.763773852108278	14.959284577735298	2109251
2109257	EDA	nctu-gr 2.0: multithreaded collision-aware global routing with bounded-length maze routing	2013	-2.060445824817925	14.141896460483837	2109284
2110232	Arch	design of steering vectors for dynamically reconfigurable architectures	2008	-2.5676777663755472	13.662344349363599	2110259
2112167	Embedded	a hardware platform for evaluating low-energy multiprocessor embedded systems based on cots devices	2015	-1.6869021509693791	14.36558922564204	2112194
2112675	EDA	an alu cluster intellectual property dedicated for media streaming architecture with homogeneous processor cores	2008	-2.5079205031840384	13.72486971391459	2112702
2113694	EDA	a methodology to evaluate the energy efficiency of application specific processors	2007	-1.924018359621335	13.219066633060319	2113721
2114996	Arch	technologies for low latency interconnection switches	1989	-2.7866311374324253	14.124720589070758	2115023
2115469	Arch	power-driven design of router microarchitectures in on-chip networks	2003	-2.4909602392622143	15.020680135581847	2115496
2116628	Arch	hot chips 15 - scaling the silicon mountain	2004	-3.2403599524680957	13.48833106310679	2116655
2117126	EDA	3d system on chip memory interface based on modeled capacitive coupling interconnections	2010	-3.2848274154929737	13.808348438415164	2117153
2117397	Arch	a 101.4 gops/w reconfigurable and scalable control-centric embedded processor for domain-specific applications	2016	-2.5262443446905967	14.78296542647393	2117424
2117662	EDA	polynoc — a polymorphic thread simulator for noc communication based embedded systems	2013	-1.5204319513266469	13.941966218025994	2117689
2118855	Arch	energy-aware modeling of scaled heterogeneous systems	2016	-1.9554391786883896	14.472057611286434	2118882
2119258	EDA	binary division power models for high-level power estimation of fpga-based dsp circuits	2014	-3.0176104231765866	13.227106635983265	2119285
2119816	Networks	gencrobat: efficient transmission and processing of the massive genomic data	2016	-3.185676809725332	14.571681579045663	2119843
2120004	EDA	robtic: an on-chip instruction cache design for low power embedded systems	2009	-1.4499582208273865	14.764490975835875	2120031
2121327	EDA	a framework for cosynthesis of memory and communication architectures for mpsoc	2007	-1.9669693915465525	14.124441750409284	2121354
2121332	EDA	performance-sensitivity and performance-similarity based workload reduction	2012	-1.8662594774458665	13.52822597289165	2121359
2121533	Embedded	energy efficient streaming applications with guaranteed throughput on mpsocs	2008	-1.6597593506751602	14.561896745239013	2121560
2122255	EDA	ooem: object-oriented energy model for embedded software ip reuse	2003	-1.4765383355750306	14.188978967041551	2122282
2122802	Arch	a configurable multi-ported register file architecture for soft processor cores	2007	-2.0244269049978967	13.78465165332922	2122829
2123352	HCI	heat dissipation in wearable computers aided by thermal coupling with the user	1999	-2.9057949416045483	14.723091597671313	2123379
2123576	EDA	deeper: enhancing performance and reliability in chip-scale optical interconnection networks	2018	-3.0357756919692953	14.814634410731324	2123603
2123663	EDA	guest editorial energy-quality scalable circuits and systems for sensing and computing: from approximate to communication-inspired and learning-based	2018	-3.0720343312542115	14.645020807532902	2123690
2124448	EDA	dynamic power management of electronic systems	1998	-2.839608958062082	13.721186011949134	2124475
2125231	EDA	performance-driven architectural synthesis for distributed register-file microarchitecture with inter-island delay	2012	-3.3397872852706216	14.465026697752519	2125258
2125270	Arch	reconfiguration of a 3gpp-lte telecommunication application on a 22-core noc-based system-on-chip	2011	-2.9146733160825216	13.848587985257788	2125297
2127087	EDA	a model-based methodology for application specific energy efficient data path design using fpgas	2002	-2.2317456522050483	13.64244957831791	2127114
2128531	EDA	accurate on-chip router area modeling with kriging methodology	2012	-2.205823006252966	13.929361861392085	2128558
2128591	Embedded	network on chip simulations for benchmarking	2004	-1.8511745905346615	13.73281966852829	2128618
2129049	EDA	exploring the potential of reconfigurable platforms for order book update	2017	-1.6730109097745345	13.36670446640063	2129076
2129295	Mobile	implementation of a spiht coprocessor: memory issues and hardware implications	2003	-2.482055818051044	13.229327565742125	2129322
2129403	Arch	low-power processor architecture exploration for online biomedical signal analysis	2012	-2.1867513683184723	13.868843666366226	2129430
2129519	EDA	dynamic reconfigurable architecture exploration based on parameterized reconfigurable processor model	2006	-1.7687691520979751	13.335836797439391	2129546
2129729	HPC	a low power high performance optical interconnect architecture for exascale systems	2015	-2.398176129907845	14.966728665284355	2129756
2130126	EDA	studying a gals fpga architecture using a parameterized automatic design flow	2006	-3.1322899419366657	13.480100413384594	2130153
2130553	HPC	v-castnet3d: a novel clustering-based mapping in 3-d network on chip	2018	-2.2978821078420544	14.835574059406015	2130580
2130614	EDA	a generic fpga prototype for on-chip systems with network-on-chip communication infrastructure	2014	-2.285902190586581	14.827632078126626	2130641
2130715	EDA	instruction based synthesizable testbench architecture	2006	-2.7332840537836245	13.26573889031831	2130742
2131637	Arch	a comprehensive electro-optical model for silicon photonic switches	2018	-3.1777177480970957	14.704604230522039	2131664
2131959	EDA	3-d stacked memory system architecture exploration by esl virtual platform and reconfigurable stacking memory architecture in 3d-dsp soc system	2014	-3.1640727878034127	14.01225506569206	2131986
2132019	Arch	memory processing unit for in-memory processing	2016	-1.9357088011257169	13.78773352143312	2132046
2133681	HPC	an effective bus-based arbiter for processors communication	2004	-1.5050505222176769	14.625597309988427	2133708
2134085	Arch	evaluation of an alternative for increasing switch radix	2011	-2.6131113746565204	14.842290123412447	2134112
2134925	Arch	electronic packaging of the ibm z13 processor drawer	2015	-3.280849621960769	13.311371431351672	2134952
2135204	EDA	efficient mesh of tree interconnect for fpga architecture	2007	-2.6241673309653066	15.0893697578123	2135231
2136387	Arch	thermal test of mobile devices in normal use	2018	-3.1829939649841013	14.279275337530567	2136414
2136995	Embedded	hardware implementation of social-insect-inspired adaptive many-core task allocation	2016	-2.375057494239225	13.954072369036135	2137022
2137295	EDA	a hardware accelerator for hierarchical vlsi routing	1989	-2.6746483857572776	13.327055936365495	2137322
2138751	EDA	efficient hardware checkpointing: concepts, overhead analysis, and implementation	2007	-3.1588393157890904	13.74646080848228	2138778
2139525	EDA	ultra-low power: an eda challenge	2013	-3.2198352730374955	13.342482874345023	2139552
2140675	EDA	performance aware on-chip communication synthesis and optimization for shared multi-bus based architecture	2005	-2.602991439554481	13.583385948386494	2140702
2140779	EDA	area and power modeling for networks-on-chip with layout awareness	2007	-2.6389297861000145	14.494176842462785	2140806
2141070	Arch	exploring energy-performance trade-offs for heterogeneous interconnect clustered vliw processors	2006	-1.4392420398446115	14.952086494502213	2141097
2141301	EDA	design and evaluation of avalon compatible adapter and parameterizable noc router for fpgas	2015	-2.855197118250215	13.599277550683372	2141328
2142080	Arch	on the data path performance of leaf-spine datacenter fabrics	2013	-1.95934196190303	14.980901430451961	2142107
2142424	EDA	a 32nm 3.1 billion transistor 12-wide-issue itanium® processor for mission-critical servers	2011	-3.049329331620932	14.082456965061555	2142451
2142538	EDA	hierarchical interconnects for on-chip clustering	2002	-1.837053278853568	14.750898434859623	2142565
2143057	Arch	binary de bruijn interconnection network for a flexible ldpc/turbo decoder	2008	-2.5734413709044803	14.982967762958086	2143084
2144058	EDA	high-level tsv resource sharing and optimization for tsv based 3d ic designs	2013	-2.2743932548025643	14.437314049060037	2144085
2144191	EDA	towards a power and energy efficient use of partial dynamic reconfiguration	2011	-2.2434694451662947	13.335932056110904	2144218
2148661	Arch	polymorphic on-chip networks	2008	-2.249922505386589	14.66177498521125	2148688
2148913	Arch	emerging non-volatile memory technologies exploration flow for processor architecture	2015	-3.326929879632194	14.218363206290967	2148940
2148944	EDA	simultaneous memory and bus partitioning for soc architectures	2005	-1.531164937738931	14.398598834994312	2148971
2149590	EDA	parameter sensitivity analysis of the energy/frequency convexity rule for nanometer-scale application processors	2015	-1.9250478512140208	14.708053030135055	2149617
2150148	HPC	level-2 cache for high performance /390 μ-processors	1992	-3.03556434071072	13.739607381136365	2150175
2150851	Arch	a low-cost high-speed source-synchronous interconnection technique for gals chip multiprocessors	2009	-3.361213019683728	14.512330283932506	2150878
2152806	EDA	clock gating and multi-vth low power design methods based on 32/28 nm orca processor	2015	-2.632020880466479	13.808758118851962	2152833
2153069	EDA	interconnect and communication synthesis for distributed register-file microarchitecture	2007	-1.963909700026621	14.700324248436134	2153096
2153415	EDA	an architecture and design tool flow for embedding a virtual fpga into a reconfigurable system-on-chip	2016	-1.5723157494848932	13.280811489247933	2153442
2153587	Arch	fine-grained energy-constrained microprocessor pipeline design	2018	-1.751805098351018	14.829706092785257	2153614
2154013	EDA	atree-based topology synthesis for on-chip network	2011	-2.325202314088815	14.963450783539775	2154040
2154260	HPC	graph partitioning for reconfigurable topology	2012	-2.0498040160122053	14.808056395129018	2154287
2154682	Arch	design and evaluation of a high throughput robust router for network-on-chip	2012	-3.0454661610521776	14.87015649348808	2154709
2154952	EDA	application-specific energy optimization of general-purpose datapath interconnect	2011	-1.7876589753956051	13.495050391938591	2154979
2155199	EDA	on using a new dynamic reconfigurable logic (drl) vlsi circuit for very high speed routing	2003	-2.087877619035152	13.641585268580108	2155226
2156616	EDA	uncertainty model for configurable hardware/software and resource partitioning	2016	-1.886292670712044	13.665061215715491	2156643
2156648	HPC	getting gigascale chips: challenges and opportunities in continuing moore's law	2003	-3.208694312340348	13.546932539462247	2156675
2157432	EDA	a methodology based on formal methods for predicting the impact of dynamic power management	2005	-1.7229879994021158	14.455330930120043	2157459
2158189	EDA	unconventional fabrics, architectures, and models for future multi-core systems	2010	-2.4655120130150285	14.27533466063824	2158216
2159126	OS	fpga based raid 6 hardware accelerator	2006	-3.0217752527796478	14.005723384213645	2159153
2160104	Arch	exploring silicon nanophotonics in throughput architecture	2014	-2.39490983561818	14.835814385421676	2160131
2160230	Crypto	keynote: peering into the post moore's law world	2017	-2.819313515809018	13.39664775161083	2160257
2161014	EDA	towards dilated placement of dynamic noc cores	2010	-2.2428061305560685	14.223120157834613	2161041
2161295	Arch	variation-aware speed binning of multi-core processors	2010	-1.4772620619157997	14.913680571954155	2161322
2161320	Arch	a hybrid complete-graph partial-crossbar routing architecture for multi-fpga systems	1998	-2.5660875719090077	15.05423391466301	2161347
2162579	EDA	high-level synthesis of multi-process behavioral descriptions	2003	-1.9304661956784503	13.551718537302813	2162606
2163483	EDA	a heterogeneous built-in self-repair approach using system-level synthesis flexibility	2004	-2.332795164777985	13.615658181122955	2163510
2163511	HPC	robust online identification of thermal models for in-production hpc clusters with machine learning-based data selection	2018	-1.977647464959212	14.506762425621051	2163538
2165901	EDA	noc synthesis vs itrs predictions: the challenges of linear programming based synthesis	2013	-2.9094236615129856	13.576482105092175	2165928
2166152	EDA	architectural-level power optimization of microcontroller cores in embedded systems	2007	-2.741137169526598	13.647988973175087	2166179
2166531	EDA	performance analysis and design space exploration of on-chip interconnection networks	2013	-2.4344879189481	14.300095081487994	2166558
2166555	EDA	dsp data path synthesis for low-power applications	2001	-2.7824980058843565	13.443925043190825	2166582
2167733	EDA	an arm perspective on addressing low-power energy-efficient soc designs	2012	-2.8033309330814045	13.257123241506438	2167760
2168197	Arch	soc communication architectures: from interconnection buses to packet-switched nocs	2009	-2.1648520041193664	15.029130665739489	2168224
2168222	Arch	3-d memory organization and performance analysis for multi-processor network-on-chip architecture	2009	-2.2878631409831285	14.303313650573239	2168249
2169282	Theory	object oriented signal data structures in vlsi implementations of wireless modems	2007	-2.946226406249395	13.236996243660474	2169309
2169398	EDA	energy efficiency of mobile video decoding	2007	-1.8005642721953512	14.591929377388489	2169425
2169795	Embedded	constraint based methods for allocation and scheduling of periodic applications	2013	-1.4747919089043642	13.509675057818718	2169822
2171722	EDA	trends in complex soc design: from technology variability to multiprocessor architectures	2007	-2.1659206464642233	13.375601433066619	2171749
2172037	PL	data path allocation using an extended binding model	1992	-1.7661246292065262	13.441858436108305	2172064
2172555	Arch	radiation-induced error criticality in modern hpc parallel accelerators	2017	-3.0933979262797684	14.019609153790858	2172582
2174002	EDA	performance evaluation of network-on-chip-based h.264 video decoders via full system simulation	2017	-1.9967388852815569	14.153370641251499	2174029
2176039	HPC	task graph partitioning and mapping in a reconfigurable parallel architecture	1995	-1.64050526031074	15.01294289854259	2176066
2176573	EDA	a 32-core risc microprocessor with network accelerators, power management and testability features	2012	-3.3396080572204774	13.924440763668306	2176600
2177141	OS	sharing, protection, and compatibility for reconfigurable fabric with amorphos	2018	-1.5439756127621491	13.746812993389389	2177168
2177310	Robotics	saving 78.11% dhrystone power consumption in fpu by clock gating while still keeping co-operation with cpu	2011	-2.7217659819969313	13.751638173861759	2177337
2178661	EDA	the design and application of the powerpc 405lp energy-efficient system-on-a-chip	2003	-2.571796663381213	13.741864668915579	2178688
2178916	Arch	xpipes: a latency insensitive parameterized network-on-chip architecture for multi-processor socs	2003	-2.13110111618572	13.76674244212304	2178943
2179504	OS	quanto: tracking energy in networked embedded systems	2008	-1.6831021751948063	14.210980006336715	2179531
2179576	Arch	godson-3b: a 1ghz 40w 8-core 128gflops processor in 65nm cmos	2011	-3.3194018347156202	14.017971777289256	2179603
2181450	EDA	a dsp-enhanced 32-bit embedded microprocessor	2005	-1.8804774175363792	13.287160118339315	2181477
2182115	EDA	a hexagonal processor and interconnect topology for many-core architecture with dense on-chip networks	2012	-2.5889109264441545	15.032486346799828	2182142
2182680	EDA	a fault tolerant approach for fpga embedded processors based on runtime partial reconfiguration	2013	-3.1538642044343974	13.333756860029494	2182707
2184235	EDA	dark silicon — a thermal perspective	2014	-3.1628341861480425	13.76564175182637	2184262
2184832	Mobile	efficient pcie transmission for multi-channel video using dynamic splicing and conditional prefetching	2017	-1.6633510533930158	14.834074156297437	2184859
2186348	Arch	communication aware design method for optical network-on-chip	2015	-2.3795242294214587	15.069244017795928	2186375
2186363	EDA	approximate-timed transactional level modeling for mpsoc exploration: a network-on-chip case study	2009	-1.8610230365755347	13.231062728417767	2186390
2186665	Arch	a broadcast-enabled sensing system for embedded multi-core processors	2014	-1.755369336118924	14.876739934894841	2186692
2187303	EDA	on the impact of fault list partitioning in parallel implementations for dynamic test compaction considering multicore systems	2013	-1.505841645999626	13.373055534803589	2187330
2187858	Arch	dynamically adaptable noc router architecture for multiple pixel streams applications	2012	-2.0669343067950714	14.1875045650965	2187885
2189156	HPC	kernel scheduling techniques for efficient solution space exploration in reconfigurable computing	2001	-1.8312145143141159	13.227424115139648	2189183
2189773	EDA	dear: a framework for power-efficient and flexible embedded digital signal processor design	2016	-1.4533709098825378	13.574279084436816	2189800
2190237	EDA	accelerating mpsoc design space exploration within system-level frameworks	2016	-1.8946961975368617	13.558579027558858	2190264
2190278	Embedded	interconnect testing for networks on chips	2006	-2.8190844335713763	14.420881428869574	2190305
2190326	AI	an energy-aware hybrid particle swarm optimization algorithm for spiking neural network mapping	2017	-2.284417428665234	14.797556933341525	2190353
2190665	EDA	system-level design methods for low-energy architectures containing variable voltage processors	2000	-2.01940847604142	14.240725522665185	2190692
2190821	EDA	a low power synthesis flow for multi-rate systems	2017	-2.8277518222609563	14.55329472903004	2190848
2194167	EDA	improving the cowls algorithm for hardware software co-synthesis of wireless client-server systems using preference vectors and peak power information	2007	-2.165591750933808	13.752832435931502	2194194
2196033	Arch	effect of traffic localization on energy dissipation in noc-based interconnect	2005	-2.4918736629734988	15.000471079048893	2196060
2196105	EDA	design space exploration for low-power memory systems in embedded signal processing applications	2013	-1.820656880419558	13.392302798541571	2196132
2196452	Arch	managing performance-reliability tradeoffs in multicore processors	2015	-1.5021848371198232	15.119208029067726	2196479
2197122	EDA	a survey of design techniques for system-level dynamic power management	2000	-1.8723328860613144	13.995608740539597	2197149
2197286	EDA	architecture adaptive routability-driven placement for fpgas (abstract only)	2005	-2.450404851641402	13.982826375616574	2197313
2199462	Mobile	energy gatekeeper architecture for enabling rapid development of energy-harvesting internet of things	2017	-3.2206531297035386	13.893205222245747	2199489
2199685	Arch	efficient memory-addressing algorithms for fft processor design	2015	-2.2268248713036742	13.564232438858454	2199712
2200607	Arch	hierarchical multi-scale architectures with spin waves	2006	-3.2389078070598725	14.50262318065642	2200634
2200727	EDA	sss: self-aware system-on-chip using static-dynamic hybrid method (work-in-progress)	2017	-2.0717687563762337	14.335154252258075	2200754
2200913	EDA	implementation of a third-generation 16-core 32-thread chip-multithreading sparcs® processor	2008	-3.3321964794218832	13.981130526572425	2200940
2201123	Arch	overview of the scalable communications core	2007	-1.9342675065741444	14.436599753316411	2201150
2201766	EDA	energy-quality scalable integrated circuits and systems: continuing energy scaling in the twilight of moore’s law	2018	-3.2198380091515437	13.582775343460279	2201793
2202715	EDA	end-to-end modeling and optimization of power consumption in hpc interconnects	2016	-2.909175779547272	14.568945569035053	2202742
2204597	Arch	self-correction trace model: a full-system simulator for optical network-on-chip	2012	-2.438242263669668	14.608197419321993	2204624
2204784	Theory	pareto optimal mapping for tile-based network-on-chip under reliability constraints	2015	-2.3818479928397367	14.35503103384326	2204811
2205330	Arch	thermal management for 3d processors via task scheduling	2008	-1.6224055326200977	15.077672462424758	2205357
2205339	EDA	an asynchronous dataflow fpga architecture	2004	-3.1680052656246045	13.387184967707993	2205366
2205942	EDA	network on chip design and optimization using specialized influence models	2010	-2.1651642859056173	13.845319065959913	2205969
2206383	Arch	a cost effective interconnection network for reconfigurable computing processor in digital signal processing applications	2006	-1.8751631471695167	13.654814795475287	2206410
2206510	EDA	simultaneous scheduling and binding for resource usage and interconnect complexity reduction in high-level synthesis	2015	-1.9602081540668104	13.233604353897109	2206537
2207567	EDA	fpga architecture support for heterogeneous, relocatable partial bitstreams	2014	-2.4206349606285267	13.291504878473125	2207594
2207854	EDA	an efficient algorithm for mapping real time embedded applications on noc architecture	2018	-2.2027145220612128	14.297609415218751	2207881
2208078	EDA	hybrid multi-fpga board evaluation by limiting multi-hop routing	2002	-2.773236777032882	14.843642729644811	2208105
2208680	EDA	integrated photonics in future multicore computing	2015	-3.3139728473469066	13.778004905607547	2208707
2208883	EDA	high level analysis of trade-offs across different partitioning schemes for wireless applications	2011	-2.089005621461615	13.418259551217625	2208910
2208996	EDA	improving platform energy-chip area trade-off in near-threshold computing environment	2013	-1.92476914644609	14.736675989595108	2209023
2209067	EDA	wide i/o or lpddr? exploration and analysis of performance, power and temperature trade-offs of emerging dram technologies in embedded mpsocs	2015	-2.3334910106895115	14.223301468018189	2209094
2209197	EDA	statistically based prediction of power dissipation for complex embedded dsp processors	1999	-2.4401742143651277	13.321774548792785	2209224
2210795	EDA	a methodology for precise comparisons of processor core architectures for homogeneous many-core dsp platforms	2010	-1.4374541404926802	13.380446574832444	2210822
2210937	EDA	speedups and energy reductions from mapping dsp applications on an embedded reconfigurable system	2007	-1.6711090214732474	13.253136017174196	2210964
2211083	EDA	comparative analysis of nocs for two-dimensional versus three-dimensional socs supporting multiple voltage and frequency islands	2010	-2.7863319015998025	14.55398740814416	2211110
2211920	Arch	criticality-driven superscalar design space exploration	2010	-2.0060054560604788	13.3192719458813	2211947
2212324	Arch	a technique to determine power-efficient, high-performance superscalar processors	1995	-2.193657094155738	13.823684404177204	2212351
2216720	EDA	partitioning and context switching for a reconfigurable fpga-based dab receiver	2012	-2.2226763956784192	13.267276515559615	2216747
2217188	HPC	mitigation of variations in environmental conditions by sopc architecture adaptation	2015	-2.2104347423153965	13.476460619831688	2217215
2217610	Arch	power profiling-guided floorplanner for thermal optimization in 3d multiprocessor architectures	2011	-1.989154947842865	14.85591410176878	2217637
2217872	EDA	bcb: a buffered crossbar switch fabric utilizing shared memory	2006	-2.3831539101773545	15.01797498679811	2217899
2218191	EDA	heuristics for greedy transport triggered architecture interconnect exploration	2014	-2.168038222196539	13.901681029807332	2218218
2218366	Embedded	on-line fault detection and location for noc interconnects	2006	-2.6308325052700225	15.051428743219335	2218393
2218382	EDA	using simulated partial dynamic run-time reconfiguration to share embedded fpga compute and power resources across a swarm of unpiloted airborne vehicles	2007	-2.032121171183457	13.450443214583313	2218409
2218815	EDA	a novel multi-objective instruction synthesis flow for application-specific instruction set processors	2010	-1.8396710974202437	13.205495284369054	2218842
2219035	EDA	a global router on gpu architecture	2013	-1.4955867307017667	14.430528547274564	2219062
2219549	EDA	/spl times/pipescompiler: a tool for instantiating application specific networks on chip	2004	-2.1775552796103166	13.772731589012935	2219576
2219631	EDA	hierarchical library based power estimator for versatile fpgas	2015	-2.1973650479017715	13.490796635212286	2219658
2220791	EDA	exploitation of run-time partial reconfiguration for dynamic power management in xilinx spartan iii-based systems	2007	-2.494215192247795	13.428893056789812	2220818
2221044	HPC	exploring hybrid photonic networks-on-chip foremerging chip multiprocessors	2009	-2.7380050007849195	14.919855360331054	2221071
2221492	EDA	reducing the energy cost of inference via in-sensor information processing	2016	-3.1321670222431983	14.631229109541133	2221519
2222021	Arch	a power estimation method for mesh-based photonic noc routing algorithms	2016	-2.773035246518329	14.963920810681396	2222048
2222431	Arch	energy consumption for transport of control information on a segmented software-controlled communication architecture	2006	-2.553400392426082	14.301888604958	2222458
2222569	EDA	design of an accelerator-rich architecture by integrating multiple heterogeneous coarse grain reconfigurable arrays over a network-on-chip	2014	-1.5203131846748712	13.38533630522791	2222596
2223248	HPC	design of a high performance self-timed arm9 processor	2008	-2.554260246658142	13.417532884336277	2223275
2224841	EDA	filesppa: fast instruction level embedded system power and performance analyzer	2011	-1.9206171543034816	13.260680917886653	2224868
2225434	EDA	tuning of cache ways and voltage for low-energy embedded system platforms	2002	-2.179315529682611	13.951496476015091	2225461
2225515	EDA	hardware context-switch methodology for dynamically partially reconfigurable systems	2010	-1.5673629926201982	13.44445256164166	2225542
2225772	EDA	a two-phase design space exploration strategy for system-level real-time application mapping onto mpsoc	2014	-2.06202338791996	13.537898092215375	2225799
2226263	Arch	an implementation of a distributed fault-tolerant mechanism for 2d mesh nocs	2013	-2.4304867335822253	14.916653186120412	2226290
2226849	Embedded	fast and accurate embedded systems energy characterization using non-intrusive measurements	2007	-1.825201591745656	13.665359187050738	2226876
2229160	EDA	opportunities and challenges for high performance microprocessor designs and design automation	2013	-3.241833289874483	13.299309166438286	2229187
2229644	EDA	hw/sw co-design architecture exploration for vlsi maze routing	2009	-2.4777646009999947	14.34903793326202	2229671
2231896	EDA	an efficient algorithm for finding empty space for reconfigurable systems	2009	-1.5829217636631905	14.396848017001393	2231923
2232915	EDA	exploration and optimization of heterogeneous interconnect fabric of 3d tree-based fpga	2014	-2.747040335836444	14.83843710404952	2232942
2234024	Embedded	mapping of embedded applications on hybrid networks-on-chip with multiple switching mechanisms	2015	-1.4921669487405491	14.649911521932776	2234051
2234519	EDA	machine learning for design space exploration and optimization of manycore systems	2018	-1.4396134881417684	13.640868795183096	2234546
2234593	EDA	on noc bandwidth sharing for the optimization of area cost and test application time	2008	-3.2035487697659124	14.537226976094713	2234620
2234890	EDA	a wire delay-tolerant reconfigurable unit for a clustered programmable-reconfigurable processor	2007	-2.4287134691823966	14.703216188884618	2234917
2236824	EDA	reconfigurable computing in next-generation automotive networks	2013	-1.7084527428713108	13.56390730935084	2236851
2237147	EDA	tutorial 5: soc communication architectures: technology, current practice, research, and trends	2007	-3.030945157916728	14.18057059135972	2237174
2237881	EDA	a self-evolving design methodology for power efficient multi-core systems	2010	-1.5258920236664162	14.85208342905999	2237908
2238435	EDA	a tdm test scheduling method for network-on-chip systems	2005	-2.9719403382140817	14.474519310580465	2238462
2239452	EDA	a near-future prediction method for low power consumption on a many-core processor	2013	-1.5196646093297852	13.879050864131873	2239479
2240318	Embedded	energy-efficient scheduling for real-time systems on dynamic voltage scaling (dvs) platforms	2007	-2.7928556961498794	13.55603238443485	2240345
2240871	HPC	analysing the role of last level caches in controlling chip temperature	2018	-1.500179218984903	14.998985721440489	2240898
2241507	DB	cluster-based topologies for 3d networks-on-chip using advanced inter-layer bus architecture	2013	-2.651758549425224	15.102679353688107	2241534
2241796	HPC	the challenge of complexity and scale	2005	-1.7022896074681164	13.817584934935393	2241823
2241803	EDA	adaptive system on a chip (asoc): a backbone for power-aware signal processing cores	2003	-2.4693568431499577	13.48780958332447	2241830
2242545	EDA	fpga-friendly code compression for horizontal microcoded custom ips	2007	-1.7597478333977254	13.613875226494233	2242572
2242827	EDA	energy efficient architecture of sensor network node based on compression accelerator	2009	-2.5617675762280565	14.473777240673993	2242854
2242978	HPC	a 90k gate ``clb'' for parallel distributed computing	2000	-1.8206103638526387	13.614198688334207	2243005
2243955	EDA	high performance axi-4.0 based interconnect for extensible smart memory cubes	2015	-2.120629966768952	14.023896230529955	2243982
2245155	EDA	a performance-aware i/o interface for 3d stacked memory systems	2017	-3.060748436139919	14.789054356150816	2245182
2245895	HPC	self-related traces: an alternative to full-system simulation for nocs	2011	-1.5322915577551546	14.006027825340858	2245922
2245897	EDA	energy-aware on-chip virtual machine placement for cloud-supported cyber-physical systems	2017	-2.133057719378418	14.980560468752062	2245924
2246925	Arch	efficient mappings of pyramid networks	1994	-2.6694233733014734	14.92525364075336	2246952
2247043	EDA	dyafnoc: dynamically reconfigurable noc characterization using a simple adaptive deadlock-free routing algorithm with a low implementation cost	2015	-2.6526613484128068	14.693213608006177	2247070
2248583	EDA	dynamically optimized synchronous communication for low power system on chip designs	2003	-2.267959351195888	14.718779712153045	2248610
2248784	EDA	a framework of architectural synthesis for dynamically reconfigurable fpgas	2008	-1.839501001633192	13.266507540105252	2248811
2248958	EDA	novel architectural space exploration environment for multi-fpga based prototyping systems	2018	-2.779404117311141	13.36560827018017	2248985
2249813	Embedded	energy-efficient architecture for embedded software with hard real-time requirements in partial reconfigurable systems	2009	-1.5188867802653208	13.83434040508452	2249840
2250004	EDA	concept and design of exhaustive-parallel search algorithm for network-on-chip	2011	-2.350481657623181	14.779349544492712	2250031
2250020	EDA	dram selection and configuration for real-time mobile systems	2012	-1.977204570060404	14.216845000350805	2250047
2250187	Embedded	a software development platform for wearable medical applications	2015	-1.846496706849156	14.317309205490645	2250214
2250829	EDA	exploration of energy efficient memory organisations for dynamic multimedia applications using system scenarios	2013	-1.962461413345312	13.424280177983386	2250856
2250957	EDA	prominoc: an efficient network-on-chip design for flexible data permutation	2010	-2.9459843694417502	14.680032675914932	2250984
2253149	EDA	paris: a parameterizable interconnect switch for networks-on-chip	2004	-2.661254450509361	13.737324968073132	2253176
2253444	EDA	low power and energy efficient asynchronous design	2007	-3.261040488598003	13.346314275506018	2253471
2253639	EDA	a reconfigurable real-time sdram controller for mixed time-criticality systems	2013	-1.4483056027148984	15.10201648021364	2253666
2254084	EDA	the gapla: a globally asynchronous locally synchronous fpga architecture	2005	-2.8338842678669245	13.54975676474059	2254111
2254519	Arch	more on arbitrary boundary packed arithmetic	1998	-2.623395288220243	14.441073862665196	2254546
2254783	Mobile	marmot: a novel low-power platform for wsns	2010	-2.009327114461084	14.784544717850338	2254810
2255155	Embedded	systemc-ams models for low-power heterogeneous designs: application to a wsn for the detection of seismic perturbations	2010	-2.579428366640176	14.001779994397998	2255182
2255158	EDA	hardware/software partitioning for multi-function systems	1997	-1.655306339394292	13.7407401375755	2255185
2255448	EDA	rtdt: a static qos manager, rt scheduling, hw/sw partitioning cad tool	2004	-1.7481039007565775	13.514216258283088	2255475
2255700	EDA	a 65nm 2-billion-transistor quad-core itanium® processor	2008	-2.925917773999298	13.643604589033833	2255727
2256580	EDA	architecture customization of on-chip reconfigurable accelerators	2013	-1.987908262927313	13.305790962457387	2256607
2259345	Arch	trends in embedded-microprocessor design	1998	-2.588788458634092	13.23727544121238	2259372
2259501	Arch	configuration memory size reduction of a dynamically reconfigurable processor based on a register-transfer-level packet data transfer scheme	2012	-1.9777315190820592	15.06635497201149	2259528
2259901	HPC	introduction to the special section on 19th reconfigurable architectures workshop (raw 2012)	2013	-1.876487136553367	13.582386481442185	2259928
2260259	EDA	a dsp powered solid state audio system	1999	-3.148164028365413	13.731146941789891	2260286
2261022	EDA	power-efficient calibration and reconfiguration for on-chip optical communication	2012	-3.052446368146384	14.897815302655966	2261049
2262823	HPC	dynamic power reduction techniques in on-chip photonic interconnects	2015	-2.5081093267505543	15.058785179558484	2262850
2262828	EDA	a virtual platform for exploring hierarchical interconnection for many-accelerator systems	2015	-1.8426857654018576	13.78603049825274	2262855
2262841	Arch	sparc m7: a 20 nm 32-core 64 mb l3 cache processor	2016	-2.5730988791285583	14.180458801661231	2262868
2263925	Metrics	la loi de convexité énergie-fréquence de la consommation des programmes : modélisation, thermosensibilité et applications. (the energy/frequency convexity rule of energy consumption for programs : modeling, thermosensitivity and applications)	2015	-1.5618783188331138	14.793033927702954	2263952
2264059	PL	live-out register fencing: interrupt-triggered soft error correction based on the elimination of register-to-register communication	2016	-3.3595589873493887	13.864766011686097	2264086
2264444	EDA	cost optimization in asic implementation of periodic hard-real time systems using behavioral synthesis techniques	1995	-1.8760435227348895	13.361172449141245	2264471
2264497	Embedded	a network time interface m-module for distributing gps-time over lans	2000	-2.3649384299942358	13.74348316798751	2264524
2265350	EDA	a gals infrastructure for a massively parallel multiprocessor	2007	-1.5405909513449392	13.430739741726267	2265377
2265373	Arch	energy-efficient multimedia systems for high efficiency video coding	2015	-1.755893355302214	14.289798762243882	2265400
2266260	EDA	memory architectures for embedded systems-on-chip	2002	-1.800182107138636	13.213405413008756	2266287
2267567	EDA	guest editors' introduction: approximate computing	2016	-3.1185659075303733	13.54983634480581	2267594
2268016	Graphics	real-time rendering on a power budget	2016	-2.027780535469951	13.842840459787128	2268043
2268796	EDA	design space exploration for optimal memory mapping of data and instructions in multimedia applications to scratch-pad memories	2009	-1.5029031584422006	13.835554420364726	2268823
2268829	EDA	power estimation and optimization for vliw-based embedded systems; vittorio zaccaria, mariagiovanna sami, donatella sciuto, cristina silvano. hardcover, pp 203, plus xxiv, kluwer academic publishers, boston, 2003. isbn 1-4020-7377-1	2004	-1.580466592302307	13.370782075048352	2268856
2269075	Arch	on-chip optical technology in future bus-based multicore designs	2007	-2.8041083624053877	14.470173673032658	2269102
2269183	EDA	low latency edram main memory subsystem for 66mhz bus operation	1994	-2.6565074490768725	13.98404907077458	2269210
2269723	EDA	mode-division-multiplexed photonic router for high performance network-on-chip	2015	-2.7524379790592657	15.071757260162432	2269750
2270094	EDA	optimizing the heterogeneous network on-chip design in manycore architectures	2017	-1.8686007643140448	14.791454906723654	2270121
2271414	EDA	low-power system-level design of vlsi packet switching fabrics	2001	-2.4066213651628376	14.552992328728337	2271441
2271542	EDA	a dynamic noc approach for communication in reconfigurable devices	2004	-2.5209542384182884	14.241333439738435	2271569
2271589	Arch	heterogeneity and interconnect	2012	-2.963704646370755	13.915834511717243	2271616
2271730	Embedded	rebus, a fault-tolerant distributed system for industrial real-time control	1982	-1.911074856224636	13.342179759950097	2271757
2273616	Arch	customizing the branch predictor to reduce complexity and energy consumption	2003	-2.979085277328992	13.836098044210406	2273643
2274799	EDA	a global wire planning scheme for network-on-chip	2003	-2.6607264309978107	14.927368164574045	2274826
2276051	EDA	a circuit-driven design methodology for video signal-processing datapath elements	1999	-1.9972026175750484	13.215761799697232	2276078
2276217	Arch	a low cost and adaptable routing network for reconfigurable systems	2009	-2.2138182609482193	14.749031342053726	2276244
2276361	Arch	support for debugging in the alpha 21364 microprocessor	2002	-1.983964379515903	13.269259000884198	2276388
2276519	HPC	fault-tolerant high-performance matrix multiplication: theory and practice	2001	-2.0749174346749766	13.948483381531243	2276546
2276968	Arch	networks-on-chip in a three-dimensional environment: a performance evaluation	2009	-3.3352131744120133	14.373052413191653	2276995
2277012	Arch	modeling and evaluation of chip-to-chip scale silicon photonic networks	2014	-2.719025300571709	14.976238538711431	2277039
2277736	HPC	a fault-tolerant gyrokinetic plasma application using the sparse grid combination technique	2015	-2.429266664269038	14.25506671996544	2277763
2278089	EDA	variability-aware dark silicon management in on-chip many-core systems	2015	-1.4457915924227551	15.066696886389101	2278116
2279534	EDA	avalanche: an environment for design space exploration and optimization of low-power embedded systems	2002	-2.029893757878075	13.755210181309	2279561
2279859	EDA	rapid resource-constrained hardware performance estimation	2006	-1.5449976768471292	13.539782267498374	2279886
2279894	EDA	high-level synthesis for dsp applications using heterogeneous functional units	2005	-2.2825261594588446	13.220394896538295	2279921
2280768	Arch	optimize the power consumption and snr of the 3d photonic high-radix switch architecture based on extra channels and redundant rings	2018	-2.9306746123011567	14.937064672153035	2280795
2281836	EDA	a 800 mhz powerpc soc with pci-x ddr266, ddrii-667, and raid assist	2004	-3.1741366038411893	13.804971845644154	2281863
2281876	Arch	a performance, power, and energy analysis of ultrasound b-mode imaging on a gpu with vfs	2017	-1.9415955260119075	14.015003190204265	2281903
2281930	EDA	novel methodologies for performance & power efficient reconfigurable networks-on-chip	2006	-2.657496419692406	14.725919863522144	2281957
2282067	Arch	a scalable chip set for mpeg2 real time encoding	1996	-2.012553543875279	13.59604111904203	2282094
2283376	EDA	session abstract	2006	-2.8988217897590722	14.517660202355234	2283403
2283758	EDA	dynamically reconfigurable noc for reconfigurable mpsoc	2005	-2.1111079268762905	14.176322572439158	2283785
2284086	Embedded	high level rtos scheduler modeling for a fast design validation	2007	-1.5695201556217409	13.29256446144585	2284113
2284341	EDA	power and cad considerations for the 1.75mbyte, 1.2ghz l2 cache on the alpha 21364 cpu	2002	-2.7928529371248625	13.7766996734682	2284368
2285183	Arch	photonic networks-on-chip for future generations of chip multiprocessors	2008	-2.8072940889911098	14.772256566396429	2285210
2286468	HCI	convergence of hardware and software in platforms for radio technologies	2006	-3.0546865435082795	13.356464348950636	2286495
2286621	EDA	an enhanced network-on-chip simulation for cluster-based routing	2016	-2.1932397349703088	14.873327254331501	2286648
2287626	EDA	instruction level power model of microcontrollers	1999	-1.887900512434115	13.589351160457115	2287653
2288460	Arch	achieving network on chip fault tolerance by adaptive remapping	2009	-1.8213905371792647	14.927514895015069	2288487
2289000	Arch	a 3.84 gips integrated memory array processor	1996	-2.757851686713744	13.281189149835953	2289027
2289462	EDA	design space exploration for streaming applications on multiprocessors with guaranteed service noc	2013	-1.4968328224957768	14.969930328143064	2289489
2289924	EDA	rapid application specific floating-point unit generation with bit-alignment	2008	-1.5976750415092722	13.38129316783937	2289951
2290513	EDA	designing platform-based system power management on a smart tablet appliance	2003	-2.4952164941901165	13.691015158766305	2290540
2292288	HPC	self-assembled networks: control vs. complexity	2006	-2.9061771086383765	14.834420329169564	2292315
2293289	EDA	comparative ode benchmarking of unidirectional and bidirectional dp networks for 3d-ic	2011	-2.0070048106361917	14.629593311654984	2293316
2293817	EDA	building efficient, reconfigurable hardware using hierarchical interconnects	2013	-2.5850495459956084	14.615177675599728	2293844
2293897	Arch	power efficiency for software algorithms running on graphics processors	2012	-1.6356456430434043	13.581074926341564	2293924
2294343	EDA	an energy-efficient fdct/idct configurable ip core for mobile multimedia platforms	2011	-2.27569075096506	13.626816675422866	2294370
2295271	Networks	design and technology aspects of vlsi's for atm switches	1991	-2.3379172282541463	14.822770718519404	2295298
2296205	EDA	acceleration of an fpga router	1997	-2.1278922102057494	13.420672716737034	2296232
2296608	Arch	power/performance exploration of single-core and multi-core processor approaches for biomedical signal processing	2011	-2.1571122107825715	13.821983596876242	2296635
2296720	Arch	slac: stage laser control for a flattened butterfly network	2016	-2.6217996717531467	14.8914822519532	2296747
2297329	EDA	a new routing algorithm and its hardware implementation	1986	-2.911792513170584	14.783683645299625	2297356
2297902	Arch	power mitigation by performance equalization in a heterogeneous reconfigurable multicore architecture	2017	-1.9120946862632675	13.684952398044732	2297929
2298225	Arch	mopso applied to architecture tuning with unified second-level cache for energy and performance optimization	2010	-1.5983915138548601	13.99540240838503	2298252
2298389	EDA	high performance network-on-chips (nocs) design: performance modeling, routing algorithm and architecture optimization	2014	-2.247569902062432	14.914805838198431	2298416
2299069	Robotics	a stochastic node-failure network with individual tolerable error rate at multiple sinks	2014	-3.2788097879933646	15.067376442978757	2299096
2299174	EDA	comprehensive on-chip traffic generator model for soc design and synthesis	2010	-2.633153074253492	13.503246586982105	2299201
2299322	Arch	the blackwidow high-radix clos network	2006	-2.399349247340289	15.086504928853188	2299349
2299479	EDA	a time-triggered network-on-chip	2007	-2.1402359260515693	14.23807554385558	2299506
2299512	Arch	a 10-gb/s/ch, 0.6-pj/bit/mm power scalable rapid-on/off transceiver for on-chip energy proportional interconnects	2018	-2.8731559002618905	15.025154913024044	2299539
2300930	Embedded	free-p: a practical end-to-end nonvolatile memory protection mechanism	2012	-3.3010047984846125	14.326798483295073	2300957
2300999	EDA	a fine-grained link-level fault-tolerant mechanism for networks-on-chip	2010	-3.0202081345306597	15.011959204641846	2301026
2301930	Visualization	a port combination methodology for application-specific networks-on-chip on fpgas	2007	-1.7226091252699514	15.114911031086526	2301957
2301958	EDA	tapp: temperature-aware application mapping for noc-based many-core processors	2015	-1.7653180836094349	15.070562500577939	2301985
2303118	EDA	trace-driven system-level power evaluation of system-on-a-chip peripheral cores	2001	-1.82181879176792	13.215758794545955	2303145
2304325	Embedded	a low-power and real-time augmented reality processor for the next generation smart glasses	2015	-3.1605147458035017	13.294407711152587	2304352
2304376	EDA	optimal mapping of multiple packet lookup schemes onto fpga	2013	-1.5679995736979129	13.943993615126429	2304403
2305135	Arch	block disabling characterization and improvements in cmps operating at ultra-low voltages	2014	-1.6216539026701349	14.960767872945368	2305162
2306322	EDA	on deadlock problem of on-chip buses supporting out-of-order transactions	2014	-3.0048768911568238	13.314602430005307	2306349
2307445	EDA	dynamic power management in power-aware reconfigurable system-on-chip architectures	2007	-3.0574666493335467	13.513967504558465	2307472
2307462	Arch	resistive computation: avoiding the power wall with low-leakage, stt-mram based computing	2010	-1.7088023857999757	14.833287453081708	2307489
2307549	EDA	floorplanning exploration and performance evaluation of a new network-on-chip	2011	-2.6349990895125908	14.950523861005756	2307576
2307965	EDA	a hardware accelerator for maze routing	1990	-1.484895456776287	13.399353350303176	2307992
2308774	EDA	fine-grained voltage boosting for improving yield in near-threshold many-core processors	2015	-1.6103572306647187	14.921889253224974	2308801
2310050	EDA	energy-efficient management of dvfs-enabled integrated microprocessors	2014	-1.998591212864374	14.313240850933395	2310077
2310550	EDA	automated bus generation for multiprocessor soc design	2003	-2.7744594952341246	13.244322791150875	2310577
2311483	Arch	a hierarchical three-way interconnect architecture for hexagonal processors	2003	-2.72714696660378	14.882728990425885	2311510
2311526	Embedded	congestion-aware task mapping in noc-based mpsocs with dynamic workload	2007	-1.6826427739795975	15.016155939242067	2311553
2311625	EDA	architecture decomposition in system synthesis of heterogeneous many-core systems	2018	-1.5313762196112928	13.406919337608276	2311652
2313431	EDA	memory organization with multi-pattern parallel accesses	2008	-1.7766686844058392	13.89047296282517	2313458
2315035	Arch	a 333-mhz dual-mac dsp architecture for next-generation wireless applications	2001	-2.356453865652442	13.210444449879024	2315062
2316846	EDA	a reconfigurable processor architecture combining multi-core and reconfigurable processing unit	2010	-1.696621054025338	13.39172987443507	2316873
2316923	EDA	test-delivery optimization in manycore socs	2014	-2.4974351945329056	14.724226138267579	2316950
2317185	HPC	redundancy and ecc mechanisms to improve energy efficiency of on-die interconnects	2012	-2.9385528574118283	14.801004485314575	2317212
2317710	Arch	an aer handshake-less modular infrastructure pcb with x8 2.5gbps lvds serial links	2014	-3.10179912166255	13.464742688293382	2317737
2317917	EDA	high-speed configuration strategy for configurable logic block-based tcam architecture on fpga	2018	-1.885237995853417	14.150624638065134	2317944
2318353	EDA	global on-chip coordination at light speed	2010	-2.604902658720211	14.652846971561676	2318380
2318428	EDA	a 297mops/0.4mw ultra low power coarse-grained reconfigurable accelerator cma-sotb-2	2015	-2.9415843723804938	14.102443561219351	2318455
2319845	Arch	an efficient implementation of distributed routing algorithms for nocs	2008	-2.390696563169223	15.119448401107832	2319872
2320089	HPC	ssa: a high performance serial interface for unparalleled connectivity	1996	-1.6550297604202844	14.520849488047853	2320116
2320688	EDA	flexwafe - a high-end real-time stream processing library for fpgas	2007	-2.096506257183202	13.48212749718442	2320715
2321368	HPC	fault reconfiguration for the near neighbor task in a multistage-network mimd system	1994	-1.9667649726845655	14.894146016675801	2321395
2321464	EDA	a multi-processor noc platform applied on the 802.11i tkip cryptosystem	2008	-2.947922537901169	14.380364946080437	2321491
2321614	ML	a high-radix switch architecture based on silicon photonic and 3d integration	2016	-2.671916512961253	14.954345428780096	2321641
2321655	Arch	syscore: a coarse grained reconfigurable array architecture for low energy biosignal processing	2011	-2.253323291764685	13.685337172901926	2321682
2321866	Embedded	effective co-verification of ieee 802.11a mac/phy combining emulation and simulation technology	2005	-2.4186635199266537	13.441992910923847	2321893
2323287	Embedded	an analysis energy consumption tool for arm7 processor	2011	-1.5259846876177048	13.968592935867202	2323314
2323572	HCI	cmos nanophotonics: technology, system implications, and a cmp case study	2011	-3.0128056613951264	14.71867287954542	2323599
2324003	EDA	on-line fault detection in a hardware/software co-design environment	2001	-3.1442731340937344	13.34164285383688	2324030
2324016	Arch	design of a universal logic block for fault-tolerant realization of any logic operation in trapped-ion quantum circuits	2014	-1.6674772294055151	13.83688248705714	2324043
2324204	Arch	simultaneous bidirectional transceiver logic	1999	-2.144391667948676	14.345335214384189	2324231
2324503	HPC	introduction to the special section on high performance memory systems	2001	-3.1640205813038143	13.27926292477201	2324530
2324762	EDA	a time-multiplexed fpga	1997	-2.540005130997716	14.374360892745914	2324789
2324816	Arch	energy-efficient floating-point arithmetic for software-defined radio architectures	2011	-1.6006992396710915	13.856813561863158	2324843
2325406	EDA	a 190gflops/w dsp for energy-efficient sparse-blas in embedded iot	2016	-1.744166105302219	13.836789731151535	2325433
2325809	Arch	technology assessment of silicon interposers for manycore socs: active, passive, or optical?	2014	-3.2690299312976614	14.520663010531626	2325836
2326090	Embedded	analysis of scheduled latency insensitive systems with periodic clock calculus	2009	-3.0720496200796803	14.184732776049135	2326117
2327004	SE	an ultra-high-speed test module and fpga-based development platform	2016	-2.8321947816308226	13.465950237890976	2327031
2328199	EDA	constraint-driven bus matrix synthesis for mpsoc	2006	-2.449790914661281	14.595454176025456	2328226
2328655	EDA	task-resource co-allocation for hotspot minimization in heterogeneous many-core nocs	2016	-1.4870197599706905	14.926430717825513	2328682
2328877	EDA	a cycle count accurate tlm bus modeling approach	2013	-2.043809333404287	13.518328909859138	2328904
2329179	HPC	efficient system level cache architecture for multimedia soc	2014	-1.982774623516699	14.040870821464784	2329206
2329585	EDA	yield modeling and yield-aware mapping for application specific networks-on-chip	2011	-3.256053486930365	14.196312890982304	2329612
2330414	EDA	interconnect intellectual property for network-on-chip (noc)	2004	-2.4600386417139437	14.852052493402677	2330441
2331248	Arch	open-people: open power and energy optimization platform and estimator	2012	-2.144908788052198	13.718860857363376	2331275
2332056	EDA	fault tolerant application-specific noc topology synthesis for three-dimensional integrated circuits	2011	-2.8062960790885763	14.731140051020091	2332083
2332539	EDA	evaluation of transient errors in gpgpus for safety critical applications: an effective simulation-based fault injection environment	2017	-2.747491563626565	13.888404201771204	2332566
2333040	Arch	the superscalar architecture of the mc68060	1995	-2.5918847191445327	13.248779906838234	2333067
2333962	EDA	architectural exploration of large-scale hierarchical chip multiprocessors	2013	-1.6362507128305013	14.091925828322475	2333989
2334211	EDA	gals systems prototyping using multiclock fpgas and asynchronous network-on-chips	2005	-3.097570616036481	13.744758437026286	2334238
2335223	EDA	evaluation and run-time optimization of on-chip communication structures in reconfigurable architectures	2003	-1.8951904030737183	13.254753287317419	2335250
2335652	HPC	expanded delta networks for very large parallel computers	1992	-2.5429069869232808	15.070967875108193	2335679
2337146	EDA	system-level point-to-point communication synthesis using floorplanning information	2002	-1.9959977194892329	14.35978467286322	2337173
2337244	EDA	a distributed concurrent on-line test scheduling protocol for many-core noc-based systems	2009	-1.5301821502153732	14.49145919707534	2337271
2337412	EDA	fast template placement for reconfigurable computing systems	2000	-1.7055631199281205	13.389240529404953	2337439
2337658	Arch	caches and predictors for real-time, unobtrusive, and cost-effective program tracing in embedded systems	2011	-1.560752102203589	13.516535059108145	2337685
2338157	Arch	crais: a crossbar based adaptive interconnection scheme	2012	-2.391938499891332	13.903603450972456	2338184
2338864	Arch	robust: a new self-healing fault-tolerant noc router	2011	-3.3147475407849516	14.655912429537866	2338891
2340073	Arch	speculative protocol processing for high-speed packet forwarding	2004	-2.448490957687845	13.920052179291096	2340100
2340883	Networks	your data center is a router: the case for reconfigurable optical circuit switched paths	2009	-2.2566848621038367	14.580440731381964	2340910
2341052	EDA	adaptive fdir framework for payload data processing systems using reconfigurable fpgas	2013	-3.0807788772872233	13.431993181867227	2341079
2341224	EDA	session 2 overview: processors: digital architectures and systems subcommittee	2018	-3.0691071586852368	13.524339082663136	2341251
2341668	Arch	dynamic reconfiguration of 3d photonic networks-on-chip for maximizing performance and improving fault tolerance	2012	-2.552879881356237	15.040187455187414	2341695
2342154	EDA	networking on chip with platform fpgas	2003	-3.0053418651462964	13.279080809228988	2342181
2342423	EDA	efficient simulation and modelling of non-rectangular noc topologies	2014	-2.305178336368043	15.051590347288213	2342450
2343638	Arch	smartcell: a power-efficient reconfigurable architecture for data streaming applications	2008	-1.9162320621607796	13.744525111583648	2343665
2344383	Arch	phat: a technology for prototyping parallel heterogeneous architectures	2014	-1.8495423979709056	13.433397549166102	2344410
2345724	EDA	synthesis of dsp soft real-time multiprocessor systems-on-silicon	1999	-1.6123300595069174	13.669795874780545	2345751
2346136	EDA	network interface sharing techniques for area optimized noc architectures	2008	-2.1584641175137484	15.020192649101766	2346163
2346350	Robotics	simple wafer stacking 3d-fpga architecture	2015	-2.8943814691376577	14.239253691790127	2346377
2348277	EDA	a time-multiplexed fpga overlay with linear interconnect	2018	-1.8426546352069488	13.606963707915744	2348304
2348321	EDA	a physical resource management approach to minimizing fpga partial reconfiguration overhead	2006	-2.612450456978398	13.23242345692761	2348348
2349963	Embedded	a memory-based architecture for mpeg2 system protocol lsis	1999	-2.204803270176272	13.753162089960973	2349990
2351994	EDA	arithmetic operations and their energy consumption in the nios ii embedded processor	2008	-2.0119461100714533	13.235794497100155	2352021
2352907	EDA	comparative analysis of power consumption in the implementation of arithmetic algorithms	2011	-2.0762417339185806	14.083269672768404	2352934
2353154	Embedded	analysis and optimization of soft error tolerance strategies for real-time systems	2015	-2.9908705558830664	13.918561017147347	2353181
2353315	EDA	model-based framework for networks-on-chip design space exploration	2017	-2.1503255837907918	13.445922271567204	2353342
2353717	EDA	a survey and taxonomy of on-chip monitoring of multicore systems-on-chip	2013	-2.2399994184354624	13.771617175677935	2353744
2354534	EDA	multi-fpga prototyping environment: large benchmark generation and signals routing	2012	-2.926838408497457	14.276139097727828	2354561
2355822	EDA	core-based testing of multiprocessor system-on-chips utilizing hierarchical functional buses	2007	-2.2848412548733426	14.657756882302436	2355849
2356349	EDA	advanced design issues for oasis network-on-chip architecture	2010	-2.2394784200269626	14.943943635969536	2356376
2356613	EDA	heterogeneous architecture design with emerging 3d and non-volatile memory technologies	2015	-2.5998263212957253	13.780111034509074	2356640
2356736	EDA	application specific low power alu design	2008	-2.5529539117033817	13.415935955564482	2356763
2357473	Arch	a system-level perspective for efficient noc design	2008	-2.0495471299291887	14.87898164711151	2357500
2358760	Arch	novel time-multiplexing bidirectional on-chip network	2013	-2.4795218776458188	14.875323556971605	2358787
2359124	EDA	an fpga-based heterogeneous coarse-grained dynamically reconfigurable architecture	2011	-1.9333923361573764	13.652776467543546	2359151
2359431	Arch	a low-power and domain-specific reconfigurable fft fabric for system-on-chip applications	2005	-2.2113467609361286	13.428827485078425	2359458
2360106	EDA	a timed petri net approach for pre-runtime scheduling in partial and dynamic reconfigurable systems	2005	-1.7101489111567791	13.286842878598828	2360133
2360513	EDA	a comparative study of voltage/frequency scaling in noc	2013	-2.206925430115392	14.317331529043686	2360540
2361096	EDA	design of a hw/sw communication infrastructure for a heterogeneous reconfigurable processor	2008	-2.0527073169006296	13.370799918051505	2361123
2361667	HPC	comparative analyses of power consumption in arithmetic algorithms implementation	2011	-2.134689391003	14.070936810564588	2361694
2362149	EDA	cellular network of networks on dynamically partial reconfigurable fpga	2015	-2.8487277658652235	13.252873032415408	2362176
2362266	Arch	a hierarchical memory architecture with noc support for mpsoc on fpgas	2014	-1.721370376391658	13.596638379238454	2362293
2364589	Arch	on performance estimation of a scalable vliw soft-core in xilinx fpgas	2013	-1.4702045281824414	13.583419391186245	2364616
2364900	EDA	a fault-tolerant parallel processor modeled by a two-dimensional linear cellular automaton	1994	-2.3728071281717997	13.332822263082413	2364927
2364904	EDA	scalable arbiters and multiplexers for on-fgpa interconnection networks	2011	-2.3403990120931746	15.002629243905913	2364931
2366807	EDA	dynamically reconfigurable noc using a deadlock-free flexible routing algorithm with a low hardware implementation cost	2015	-2.6190055615447143	14.721886623498735	2366834
2367348	ML	energy efficient automotive networks: state of the art and challenges ahead	2012	-2.7206483377655424	14.145434012667346	2367375
2367372	EDA	chain-mapping for mesh based network-on-chip architecture	2009	-2.1553751180151526	14.991868082846006	2367399
2367575	Security	welcome to the entropics: boot-time entropy in embedded devices	2013	-2.9575425089715437	13.472472362844973	2367602
2368672	HPC	an arbitration algorithm for multiport memory systems	2005	-1.9394915700701745	14.635470220522418	2368699
2369273	EDA	a runtime optimization selection framework to realize energy efficient networks-on-chip	2016	-1.689078708107708	14.905819075854346	2369300
2370228	EDA	a fast scheduling algorithm for low power design	2005	-1.9619356462394664	14.127022519629447	2370255
2370266	HPC	evaluating energy efficiency of floating point matrix multiplication on fpgas	2013	-1.4403286118590468	13.469157142002896	2370293
2370440	HPC	design-time performance evaluation of thermal management policies for sram and rram based 3d mpsocs	2012	-1.644752774146064	14.996692674628164	2370467
2370599	EDA	3d nanosystems enable embedded abundant-data computing: special session paper	2017	-2.904740458640532	13.802082637576635	2370626
2370831	EDA	design of on-chip and off-chip interfaces for a gals noc architecture	2006	-2.965698666014108	13.724114146915646	2370858
2372181	EDA	a versatile emulator for the aging effect of non-volatile memories: the case of nand flash	2014	-1.571239217643524	13.748563575719688	2372208
2372822	EDA	energy-aware optimisation for run-time reconfiguration	2010	-1.9839770000568457	13.599958125373114	2372849
2374111	EDA	system-level power/performance evaluation of 3d stacked drams for mobile applications	2009	-3.2017450031411534	14.237464368469436	2374138
2374249	EDA	fast placement and routing by extending coarse-grained reconfigurable arrays with omega networks	2011	-1.6078854657481525	13.59446589618419	2374276
2375144	EDA	a shared-fpu architecture for ultra-low power mpsocs	2013	-1.5030575269618247	14.620421963474055	2375171
2375157	EDA	research on network-on-chip automatically generate method based on hybrid optimization mapping	2016	-2.201968183644646	14.771742560933335	2375184
2376357	Arch	fleetzero: an asynchronous switching experiment	2001	-2.6853313060543758	14.2655702372055	2376384
2376398	EDA	mesh of clusters fpga architectures: exploration methodology and interconnect optimization	2015	-2.597071387234416	14.235070752947824	2376425
2376760	EDA	viterbi accelerator for embedded processor datapaths	2012	-2.0866748440563887	13.205237755861466	2376787
2377295	EDA	milp-based placement and routing for dataflow architecture	2005	-1.8654871966665556	13.821420368037082	2377322
2377336	EDA	optical ring network-on-chip (ornoc): architecture and design methodology	2011	-2.8287219066517446	14.808952172634092	2377363
2378121	Arch	architectural reliability: lifetime reliability characterization and management ofmany-core processors	2015	-3.2864797474124483	14.256225139514127	2378148
2379223	EDA	an efficient embedded multi-ported memory architecture for next-generation fpgas	2017	-1.913121350278429	13.604279498071469	2379250
2379264	EDA	an efficient scalable and flexible data transfer architecture for multiprocessor soc with massive distributed memory	2004	-1.4654112453298598	13.344497256044436	2379291
2379927	Arch	slow and steady wins the race? a comparison of ultra-low-power risc-v cores for internet-of-things applications	2017	-2.3138873646061646	14.331288198922561	2379954
2380266	EDA	path to a terabyte of on-chip memory for petabit per second bandwidth with < 5watts of power	2013	-2.1570376167711487	14.440457291844735	2380293
2381078	Arch	optimized testing of meshes	1990	-2.4075022131401456	14.879531960873873	2381105
2381162	Embedded	efficient distributed algorithms for self testing of multiple processor systems	1992	-3.1932240665219878	13.684019517290578	2381189
2382382	Arch	implementing register files for high-performance microprocessors in a die-stacked (3d) technology	2006	-3.312635027050699	14.290160234219966	2382409
2382987	EDA	an 8-core, 64-thread, 64-bit power efficient sparc soc (niagara2)	2007	-2.7288660744080286	13.273043308195168	2383014
2383384	HPC	topology exploration of a thermally resilient wavelength-based onoc	2017	-2.922680141325168	14.93639785441864	2383411
2383841	EDA	ocean, a flexible adaptive network-on-chip for dynamic applications	2014	-1.9287705150001582	13.779346595422465	2383868
2384180	EDA	efficient switches for network-on-chip based embedded systems	2005	-2.7906094050280488	14.762732591471353	2384207
2384485	Embedded	arts: a systemc-based framework for multiprocessor systems-on-chip modelling	2007	-1.5926111917203472	13.59349333020958	2384512
2386869	PL	neutron sensitivity of integer and floating point operations executed in gpus	2013	-3.32807640716524	13.907494697557073	2386896
2387629	Arch	an hybrid architecture for consolidating mixed criticality applications on multicore systems	2015	-2.6470953555381853	13.733754825292209	2387656
2388224	EDA	network-on-multi-chip (nomc) for multi-fpga multimedia systems	2010	-2.3296478569925387	14.508850244775774	2388251
2388873	Arch	promise: an end-to-end design of a programmable mixed-signal accelerator for machine-learning algorithms	2018	-1.627737368313804	13.289598216670651	2388900
2389537	Arch	exploring the tradeoffs of application-specific processing	2018	-1.7151135702080238	13.836716522043044	2389564
2390546	EDA	puma: placement unification with mapping and guaranteed throughput allocation on an fpga using a hardwired noc	2011	-1.8545128763049223	14.656906273276725	2390573
2390713	Arch	data-width-driven power gating of integer arithmetic circuits	2012	-2.0851688505966908	13.961820434420938	2390740
2390942	EDA	design of network-on-chip architectures with a genetic algorithm-based technique	2009	-2.393214227694408	14.473102937970001	2390969
2390957	Embedded	models for embedded application mapping onto nocs: timing analysis	2005	-2.123726246216673	14.514789211899725	2390984
2391606	Arch	performance, energy, and thermal considerations for smt and cmp architectures	2005	-1.7015283858680073	14.941656989202444	2391633
2392004	Arch	power macromodeling of mpsoc message passing primitives	2007	-1.860151069297146	13.22826111223431	2392031
2392210	Arch	clap: a crosstalk and loss analysis platform for optical interconnects	2014	-3.0212391285670472	15.114414945753913	2392237
2392504	Arch	cool system scalable 3-d stacked heterogeneous multi-core / multi-chip architecture for ultra low-power digital tv applications	2012	-3.3516899191098752	13.911539587735488	2392531
2392543	EDA	a lossless compression system realization utilizing phit-serial network-on-chip paradigm	2007	-2.5351289393062633	14.681720861120574	2392570
2393656	HPC	transient fault resilient qr factorization on gpus	2015	-2.645785024745404	14.174989641327635	2393683
2394929	EDA	interconnect pipelining in a throughput-intensive fpga architecture	2001	-2.927307484414212	13.547408952848544	2394956
2396121	HPC	the role of photonics in future computing and data centers	2014	-2.6406196872726952	14.231287561135307	2396148
2397897	Embedded	pareto optimal temporal partition methodology for reconfigurable architectures based on multi-objective genetic algorithm	2012	-1.7244376234876884	14.206449498117227	2397924
2398858	EDA	a flexible energy- and reliability-aware application mapping for noc-based reconfigurable architectures	2015	-2.194735793168973	14.589468368912652	2398885
2399343	Arch	3d stacking for multi-core architectures: from wideio to distributed caches	2013	-2.3992408623054042	14.234607664616039	2399370
2400588	EDA	a family of 45nm ia processors	2009	-3.0294898409800823	14.142468052931653	2400615
2402091	Arch	highly-reliable integer matrix multiplication via numerical packing	2013	-3.1052807049920648	14.074742259283298	2402118
2402097	Arch	impact of die-to-die and within-die parameter variations on the throughput distribution of multi-core processors	2007	-1.94354870058456	14.771509250453482	2402124
2402723	HPC	parallel architecture core (pac) - the first multicore application processor soc in taiwan part ii: application programming	2011	-1.4646859816010196	13.511891927643811	2402750
2403038	EDA	towards performance modeling of 3d memory integrated fpga architectures	2015	-1.7777180383753366	13.748278854661455	2403065
2403945	EDA	deflection routing for multi-level fpga overlay nocs	2016	-2.5324477753985284	15.055036041640212	2403972
2404146	HPC	localized message passing structure for high speed ethernet packet switching	2002	-2.051801722927342	14.46560275952991	2404173
2404871	HPC	the supertrek s-1 mini-supercomputer	1988	-2.3873455343864567	13.351928109734848	2404898
2404970	HPC	parallel reduction to hessenberg form with algorithm-based fault tolerance	2013	-2.006070348404624	14.022069146101222	2404997
2405412	Arch	statistical analysis of multicore cpus operation in scaled voltage conditions	2018	-1.611089610068739	14.66457657082017	2405439
2406134	Arch	scaling to the end of silicon with edge architectures	2004	-2.387927357314786	13.392981754531508	2406161
2407816	HPC	erasure coding for fault oblivious linear system solvers	2017	-2.3499509691928413	14.315519917276411	2407843
2408650	EDA	optical routing for 3d system-on-package	2006	-2.9368765579370506	15.06892434544059	2408677
2408691	EDA	hardware/software partitioning for multifunction systems	1998	-1.5891661396907886	13.877550665028734	2408718
2408736	EDA	performance evaluation and design tradeoffs of on-chip interconnect architectures	2011	-2.1423538485125926	15.044275742524867	2408763
2409859	EDA	evaluation of using inductive/capacitive-coupling vertical interconnects in 3d network-on-chip	2010	-3.181367818796239	14.749042155523831	2409886
2410408	EDA	a complete network-on-chip emulation framework	2005	-2.480413204122543	13.559886741508874	2410435
2411422	Arch	efficient power modeling and software thermal sensing for runtime temperature monitoring	2007	-1.7440139482354302	14.644890761475937	2411449
2411454	HPC	algorithm-based fault tolerance for dense matrix factorizations	2012	-2.294690036993572	14.279713994475909	2411481
2412284	Arch	demystifying the characteristics of 3d-stacked memories: a case study for hybrid memory cube	2017	-2.4056729932885865	14.236339509661848	2412311
2413185	EDA	configurable soc in-situ hardware/software co-design design space exploration	2017	-2.198138527782468	13.426102852726233	2413212
2413205	Arch	energy-efficiency of the montium reconfigurable tile processor	2004	-1.9651154609386872	13.354868308416163	2413232
2413549	Arch	high density pcm(phase change memory) technology	2016	-3.2371679895795915	13.795197411461304	2413576
2414319	EDA	power network-on-chip for scalable power delivery	2014	-2.40459714386738	14.749493013892483	2414346
2415727	Embedded	large exploration for hw/sw partitioning of multirate and aperiodic real-time systems	2002	-1.5049132709505808	13.430192846877036	2415754
2417315	EDA	compatibility study of compile-time optimizations for power and reliability	2011	-2.3347615266623847	13.554751239153896	2417342
2418508	Arch	trading hardware overhead for communication performance in mesh-type topologies	2010	-2.6293614735224606	15.087528798978493	2418535
2421950	HPC	impact of future trends on exascale grid and cloud computing	2014	-2.5954361739018164	14.93488860441332	2421977
2422123	EDA	a bus-based soc architecture for flexible module placement on reconfigurable fpgas	2010	-1.8861650036699176	13.237600003404081	2422150
2422845	EDA	communication architecture tuners: a methodology for the design of high-performance communication architectures for systems-on-chips	2000	-1.993596648150672	14.383244921854155	2422872
2423755	EDA	a synergetic operating unit on noc layer for cmp system	2010	-2.155069728828205	13.500590731516327	2423782
2424103	EDA	power and performance aware electronic system level design	2017	-3.036421124864294	13.610567270828168	2424130
2424781	Embedded	anmr: aging-aware adaptive n-modular redundancy for homogeneous multicore embedded processors	2017	-3.278969446206203	14.426301729003189	2424808
2425003	EDA	efficient simulation of critical synchronous dataflow graphs	2007	-2.468242811517496	13.706593508063428	2425030
2425852	EDA	fdr 2.0: a low-power dynamically reconfigurable architecture and its finfet implementation	2015	-2.824162708063373	13.69450823763658	2425879
2426383	Robotics	design and implementation of high-speed real-time communication architecture for pc-based motion control system	2014	-1.7019462983204234	13.862433967380747	2426410
2426830	Arch	optimal power/performance pipeline depth for smt in scaled technologies	2008	-1.5526996321359112	14.323539451137268	2426857
2427087	Arch	evaluating integrated hardware-software optimizations using a unified energy estimation framework	2003	-1.7494293085440982	13.929443041500747	2427114
2428106	Arch	frep: a soft error resilient pipelined risc architecture	2010	-3.165701045693557	13.81040578418911	2428133
2428191	EDA	power management	2014	-2.989872049224501	14.743046580131974	2428218
2428558	EDA	automated rtr temporal partitioning for reconfigurable embedded real-time system design	2003	-1.7766405950431456	13.205439781196391	2428585
2429552	HPC	parallelization and sustainability of distributed genetic algorithms on many-core processors	2014	-2.5695710014601008	13.688636167117028	2429579
2429895	EDA	impact of dynamic partial reconfiguration on connect network-on-chip for fpgas	2018	-2.1146209916582253	14.4659556408019	2429922
2430443	Embedded	route-aware task mapping method for fault-tolerant 2d-mesh network-on-chips	2011	-2.1980447547153097	14.927463128301673	2430470
2430448	EDA	a reconfigurable network-on-chip architecture for heterogeneous cmps in the dark-silicon era	2014	-2.276121705035248	14.876648990232516	2430475
2431135	EDA	an inductive-coupling interconnected application-specific 3d noc design	2013	-3.0853534376413223	14.650762954321106	2431162
2432149	EDA	configuration compression for fpga-based embedded systems	1997	-2.1705103375889365	13.575439011703606	2432176
2432159	Arch	mesh routing topologies for multi-fpga systems	1998	-2.4082083560074703	15.038098734493673	2432186
2432936	Arch	a cycle accurate simulation framework for asynchronous noc design	2013	-2.160933279122508	14.267666543071881	2432963
2433889	EDA	bias-compensated least squares identification of distributed thermal models for many-core systems-on-chip	2014	-2.8650366457232823	13.856127896785724	2433916
2434143	EDA	interconnect power analysis for a coarse-grained reconfigurable array processor	2008	-3.2324024596588488	13.879497174054869	2434170
2435406	EDA	power and area optimization of 3d networks-on-chip using smart and efficient vertical channels	2011	-2.787973561190176	15.053611342861085	2435433
2435602	Arch	on the area and energy scalability of wireless network-on-chip: a model-based benchmarked design space exploration	2015	-2.6112085084805394	14.884616210284676	2435629
2436393	Networks	a run-time reconfigurable atm switch	2002	-2.392460861452792	13.61310805048706	2436420
2436718	EDA	3-d floorplanning: simulated annealing and greedy placement methods for reconfigurable computing systems	1999	-1.5135138338631409	13.80658818862364	2436745
2436988	EDA	systematic exploration of energy-efficient application-specific network-on-chip architectures	2010	-2.2675181420636914	14.612284396222742	2437015
2437755	Arch	power-performance trade-offs for energy-efficient architectures: a quantitative study	2002	-1.6556917699482556	14.483277733055706	2437782
2438181	EDA	self learning analog/mixed-signal/rf systems: dynamic adaptation to workload and environmental uncertainties	2015	-1.700674847020588	15.01607764740843	2438208
2438508	EDA	performance estimation in heterogeneous mpsoc based on elementary operation cost	2016	-1.7003538513233258	13.335382339899954	2438535
2439573	EDA	placing multimode streaming applications on dynamically partially reconfigurable architectures	2012	-1.6676761223213317	13.58087784352974	2439600
2439999	EDA	compilation optimization exploration for thermal dissipation reduction in embedded systems	2013	-1.9185093499661237	14.345548630301495	2440026
2440308	HPC	leveraging silicon-photonic noc for designing scalable gpus	2015	-2.39221336772039	14.469011691831698	2440335
2441143	EDA	ultra-fine grain vdd-hopping for energy-efficient multi-processor socs	2016	-1.5443053647263592	14.641918176408078	2441170
2441408	EDA	a methodology for performance/energy consumption characterization and modeling of video decoding on heterogeneous soc and its applications	2015	-1.8837634664102658	13.652315313228906	2441435
2441465	Arch	processing while routing: a network-on-chipbased parallel system	2009	-2.423057870827513	14.09507643503398	2441492
2441908	HPC	a cam-free exascalable hpc router for low-energy communications	2018	-2.1266440016303507	14.369266328105633	2441935
2443750	Embedded	optimal distribution of privileged nodes in networks-on-chip	2011	-2.5899122834556114	14.831104444610574	2443777
2443799	Arch	built-in self-diagnostics for a noc-based reconfigurable ic for dependable beamforming applications	2008	-2.5952700811971745	13.84945321238621	2443826
2444552	EDA	memocode 2011 hardware/software codesign contest: noc simulator	2011	-2.257098521801149	13.222822700688225	2444579
2444803	Arch	towards open network-on-chip benchmarks	2007	-2.323934360148377	13.420718536992952	2444830
2445067	Arch	a novel 3d graphics dram architecture for high-performance and low-energy memory accesses	2015	-2.68081760462029	14.291526616547953	2445094
2446526	Arch	a pipelined sopc architecture for 2.5 gbps network processing	2003	-2.631872678246878	13.732047314095476	2446553
2446667	Embedded	layered approach for runtime fault recovery in noc-based mpsocs	2015	-2.9582467908086483	15.026053676163333	2446694
2447398	EDA	maximizing speed and density of tiled fpga overlays via partitioning	2013	-1.701644609734846	13.220519900941513	2447425
2447458	Arch	an application specific processor for a multi-system navigation receiver	1992	-3.03858475455581	13.810515538129652	2447485
2448099	Vision	a high density complex pld family optimized for flexibility, predictability and 100% routability	1994	-3.2650947414235283	13.43016215721086	2448126
2448197	EDA	crias: a performance-driven criticality-aware synthesis flow for on-chip multicycle communication architecture	2009	-2.5480949475948234	14.577081579712267	2448224
2448376	EDA	a joint optimization method for noc topology generation	2018	-2.2628307676869572	14.866304495459651	2448403
2448513	Arch	optimizing the thermal behavior of subarrayed data caches	2005	-1.4835864930511506	14.957045677033616	2448540
2448626	EDA	design of r3tos based reliable low power network on chip	2017	-2.2067379325034	14.879425985390148	2448653
2448900	EDA	reliable noc mapping based on scatter search	2012	-2.3798268676010443	14.554601004265615	2448927
2449050	Networks	a pipelined architecture to map atm cells to 622 mb/s sonet oc-12 payloads	1994	-3.341972020294881	14.539395110904438	2449077
2450083	EDA	area and performance optimization of a generic network-on-chip architecture	2006	-2.1964173816479566	14.586189533861278	2450110
2450201	EDA	clipper: counter-based low impact processor power estimation at run-time	2007	-2.4435932818402386	13.624584577412346	2450228
2450475	EDA	a flexible vlsi architecture of transport processor for an avs hdtv decoder soc	2006	-2.400796594386593	14.242653065336988	2450502
2450520	EDA	ham-a hardware accelerator for multi-layer wire routing	1989	-2.767420861757385	14.910580572642909	2450547
2450913	HPC	architecture independent integrated early performance and energy estimation	2017	-1.5843338790024784	13.23578070613385	2450940
2450947	EDA	cosyn: hardware-software co-synthesis of heterogeneous distributed embedded systems	1999	-1.441631473144361	13.466448118976144	2450974
2450967	Arch	the multiple-processor pps chip of the non-von 3 supercomputer	1985	-1.4958827241488786	13.219300266254807	2450994
2451443	EDA	sh-x: an embedded processor core for consumer appliances	2004	-3.2647243007775817	13.393969763931056	2451470
2451463	EDA	high level performance model based design space exploration for energy-efficient designs on fpgas	2014	-1.7999515833298232	13.384591326542498	2451490
2451489	Arch	a low-power integrated x86–64 and graphics processor for mobile computing devices	2011	-2.9808210192302558	13.791009210909008	2451516
2452007	EDA	design and implementation of mpsoc single chip with butterfly network	2010	-1.7901099794718225	14.081599801672134	2452034
2452107	EDA	a framework for the design of reconfigurable fault tolerant architectures	2011	-2.4226077342051133	13.26079173856881	2452134
2453348	Embedded	a system-on-chip implementation of the ieee 802.11a mac layer	2003	-2.742484053067641	14.567014283323871	2453375
2453362	Embedded	flexible system model and architectural exploration for hiperlan 2 dlc wireless lan protocol	2003	-2.3891525241441074	13.638847299618462	2453389
2453680	Arch	powerfits: reduce dynamic and static i-cache power using application specific instruction set synthesis	2005	-1.9175103457015892	14.07211782451883	2453707
2454304	EDA	arbitrate-and-move primitives for high throughput on-chip interconnection networks	2004	-3.011011476898404	13.984090839174216	2454331
2455850	Arch	ssd: an affordable fault tolerant architecture for superscalar processors	2001	-3.3149765887790843	14.04550436686918	2455877
2456285	EDA	deterministic low-latency data transfer across non-integral ratio clock domains	2006	-3.153332390083708	13.995984447323773	2456312
2456569	SE	a flexible and accurate energy model of an instruction-set simulator for secure smart card software design	2004	-2.0166949914253838	13.22395368686215	2456596
2457202	HPC	a majority-based reliability-aware task-mapping in high-performance homogenous noc architectures	2016	-1.9369634426221507	14.769658482650287	2457229
2459524	Arch	a cost-effective context memory structure for dynamically reconfigurable processors	2006	-1.9746598031535376	13.256782568787086	2459551
2459648	EDA	interconnection system for the spinnaker biologically inspired multi-computer	2013	-2.2931868926168217	13.428928921178231	2459675
2460961	EDA	memory controllers for high-performance and real-time mpsocs requirements, architectures, and future trends	2011	-1.5715016048386794	13.866852350050046	2460988
2461099	EDA	packetizing ocp transactions in the mango network-on-chip	2006	-2.109327387903184	15.119100778247388	2461126
2463496	EDA	a high-efficiency low-cost heterogeneous 3d network-on-chip design	2012	-2.4719546358286335	14.916948210852532	2463523
2464582	EDA	transformation synthesis for data intensive applications to fpgas	2006	-1.6398362386928176	13.228944257568946	2464609
2465000	HPC	handling silent data corruption with the sparse grid combination technique	2016	-2.4939798893036045	14.276641442221667	2465027
2465083	EDA	run-time management of custom instructions on a partially reconfigurable architecture	2008	-1.4836227520418348	13.638109511113848	2465110
2465212	EDA	hybrid communication reconfigurable network on chip for mpsoc	2010	-2.3909501715423835	14.970035756747745	2465239
2465824	Arch	reliably prototyping large socs using fpga clusters	2014	-2.9602346564195496	13.465222373240142	2465851
2466054	EDA	mp socs including optical interconnect: technological progresses and challenges for cad tools design	2005	-3.1871236177534485	13.55091993955408	2466081
2466589	EDA	using fpga technology towards the design of an adaptive fault tolerant framework	2005	-3.0360160618965537	13.330860567047148	2466616
2467010	EDA	hardware resource estimation for heterogeneous fpga-based socs	2017	-2.0220831289150816	13.364064619558695	2467037
2467096	EDA	energy aware multiple clock domain scheduling for a bit-serial, self-timed architecture	2006	-2.4936833095234867	13.308412983489307	2467123
2467835	Arch	automist - a tool for automated instruction set characterization of embedded processors	2007	-2.347881484797881	13.538798333214018	2467862
2468868	EDA	bus power estimation and power-efficient bus arbitration for system-on-a-chip embedded systems	2004	-1.9573500471305287	14.338900019871275	2468895
2469590	Robotics	a self-reconfigurable communication network for modular robots	2007	-2.5786879963338714	14.467557198035838	2469617
2469958	Arch	a low-power crossroad switch architecture and its core placement for network-on-chip	2005	-2.31702211247401	14.554115588051154	2469985
2470870	Arch	an energy-efficient coarse-grained reconfigurable processing unit for multiple-standard video decoding	2015	-2.639888280010504	14.171955354550542	2470897
2470941	Arch	towards reliable 5gbps wave-pipelined and 3gbps surfing interconnect in 65nm fpgas	2009	-3.125035016623395	14.85463506496494	2470968
2471942	EDA	vertical interconnects squeezing in symmetric 3d mesh network-on-chip	2011	-2.755884683033484	15.116593152911047	2471969
2472213	EDA	a configuration system architecture supporting bit-stream compression for fpgas	2005	-2.29405026967345	13.609006363616835	2472240
2472585	EDA	designing a wishbone protocol network adapter for an asynchronous network-on-chip	2012	-3.338721786578537	13.947712698375225	2472612
2473258	EDA	capacity optimized noc for multi-mode soc	2011	-2.013762457705107	14.682288793203421	2473285
2473624	EDA	a run-time partitioning algorithm for rtos on reconfigurable hardware	2005	-1.6490125913480624	13.61696306413553	2473651
2474760	EDA	system-level exploration of mesh-based noc architectures for multimedia applications	2010	-2.18521228296839	15.025492915309153	2474787
2474790	EDA	speeding up power estimation of embedded software	2000	-1.8853314216149184	13.777181399459755	2474817
2475038	Security	low power and trusted machine learning	2018	-2.929187416570524	13.386547856949813	2475065
2475528	Arch	dynamically reconfigurable aes cryptographic core for small, power limited mobile sensors	2016	-2.2679192797753887	13.859043455655446	2475555
2475666	EDA	leveraging dark silicon to optimize networks-on-chip topology	2015	-2.279879150618055	14.902019595341926	2475693
2475978	EDA	software-cooperative power-efficient heterogeneous multi-core for media processing	2008	-1.4652218129421095	13.580019427370253	2476005
2476715	Arch	recent thermal management techniques for microprocessors	2012	-2.2504183278803143	14.81904237901463	2476742
2478204	EDA	analysis and optimization of fault-tolerant task scheduling on multiprocessor embedded systems	2011	-2.6916541928860647	13.800983531747827	2478231
2478542	EDA	a fast and effective dynamic trace-based method for analyzing architectural performance	2011	-1.8733512279500524	13.35008038153987	2478569
2479772	Arch	power-sim: an soc simulator for estimating power profiles of mobile workloads	2011	-1.5597607349563631	14.516218115845414	2479799
2479990	EDA	a 52.4mw 3d graphics processor with 141mvertices/s vertex shader and 3 power domains of dynamic voltage and frequency scaling	2007	-3.0527798668172217	13.623680622452133	2480017
2480242	EDA	self-adaptive on-chip system based on cross-layer adaptation approach	2013	-1.6924084201587732	13.679541466075086	2480269
2480575	EDA	utilizing voltage-frequency islands in c-to-rtl synthesis for streaming applications	2013	-1.572604528007092	14.53318558277723	2480602
2482843	EDA	power-aware design via micro-architectural link to implementation	2008	-2.713921963614949	13.391405051709645	2482870
2482854	EDA	a prototype router circuit for extended 2d mesh network on chips	2016	-2.566060585598626	14.490806901003669	2482881
2482983	EDA	probabilistic delay budget assignment for synthesis of soft real-time applications	2006	-3.005936229876188	13.783847212179722	2483010
2485331	Arch	dart: a programmable architecture for noc simulation on fpgas	2011	-2.0737159417159057	14.57905335664199	2485358
2485440	EDA	on-chip scan-based test strategy for a dependable many-core processor using a noc as a test access mechanism	2010	-3.2766780791819445	13.438014567319751	2485467
2485954	Arch	the new dram interfaces: sdram, rdram and variants	2000	-3.0462655646627352	13.283899979256852	2485981
2485958	Arch	interconnect customization for a hardware fabric	2009	-1.795724987741241	13.408605940930364	2485985
2486254	HPC	meteor: hybrid photonic ring-mesh network-on-chip for multicore architectures	2014	-2.6998294506522447	14.960734147373547	2486281
2488768	EDA	exploring the unified design-space of custom-instruction selection and resource sharing	2010	-1.9482183320290531	13.392399701814265	2488795
2489722	Logic	methodologies for designing power-aware smart card systems.	2005	-1.925972782010675	13.230686416146627	2489749
2490133	Arch	thermal-aware placement and routing for 3d optical networks-on-chips	2018	-2.7906444075284047	14.969620534493925	2490160
2491156	Mobile	towards adaptive networking for embedded devices based on reconfigurable hardware	2010	-1.6208296944053275	14.167038253611949	2491183
2491287	EDA	frontend frequency-voltage adaptation for optimal energy-delay/sup 2/	2004	-2.0231597227739098	13.811089521383714	2491314
2491472	EDA	custom floating-point unit generation for embedded systems	2009	-1.4903101759747124	13.463509733753954	2491499
2491649	EDA	microprocessor optimizations for the internet of things: a survey	2018	-1.6632781826107206	13.81086885636317	2491676
2491974	HPC	fault tolerance analysis of rearrangeable interconnection networks (abstracts)	1986	-2.4306667346990816	14.95417512772065	2492001
2492188	HPC	towards early validation of firmware-based power management using virtual prototypes: a constrained random approach	2017	-2.187463581819144	13.682834376056258	2492215
2492770	EDA	cser: hw/sw configurable soft-error resiliency for application specific instruction-set processors	2013	-3.3492531604290887	14.027571796866232	2492797
2493063	EDA	lighting the dark silicon by exploiting heterogeneity on future processors	2013	-2.9527106266622902	13.801697186258226	2493090
2493628	EDA	an amba ahb-based reconfigurable soc architecture using multiplicity of dedicated flyby dma blocks	2005	-2.303070124655898	13.692369802158812	2493655
2493767	Arch	continuous real-world inputs can open up alternative accelerator designs	2013	-1.48947110536182	13.723949435679705	2493794
2494132	EDA	subsetting behavioral intellectual property for low power asip design	1999	-1.8934753101019408	13.405610259338227	2494159
2495166	EDA	the stratix™ 10 highly pipelined fpga architecture	2016	-2.8423283352388937	13.685441529933096	2495193
2495641	EDA	the impact of 3d stacking on gpu-accelerated deep neural networks: an experimental study	2016	-2.1854560589505407	14.398239630400932	2495668
2495855	EDA	test-time optimization in noc-based manycore socs using multicast routing	2014	-2.4073409590959924	14.907053072569097	2495882
2495887	Arch	neuromorphic computing with memristive devices	2017	-2.9312592545068457	13.709021143770066	2495914
2495972	EDA	single-issue 1500mips embedded dsp with ultra compact codes	2007	-2.3077677726233348	13.648378155659314	2495999
2496311	HPC	a-abft: autonomous algorithm-based fault tolerance for matrix multiplications on graphics processing units	2014	-2.547984940198527	14.08749174257681	2496338
2497350	EDA	low power, reconfigurable computing platform for spacecraft	2009	-3.2358962729149705	13.491137709304958	2497377
2498122	EDA	multi-kernel floorplanning for enhanced cgras	2012	-1.775539564034854	13.413036619225716	2498149
2498555	Vision	scheduling power-constrained tests through the soc functional bus	2008	-3.1808233238715053	14.613872535889962	2498582
2499649	Arch	fault tolerant mechanism to improve yield in nocs using a reconfigurable router	2009	-2.93925596636186	15.068985775842092	2499676
2499900	Arch	power saving strategies and technologies in network equipment opportunities and challenges, risk and rewards	2008	-2.966069797393028	13.753880940268175	2499927
2500029	EDA	design and implementation of high-speed buffered crossbars with efficient load balancing for multi-core socs	2010	-1.4857824695618755	13.729310093543818	2500056
2501276	EDA	estimation based power and supply voltage management for future rf-powered multi-core smart cards	2012	-2.007944558845626	14.722534007046216	2501303
2502312	Arch	evaluation of bus based interconnect mechanisms in clustered vliw architectures	2005	-2.1774143129536507	14.034839197858588	2502339
2503061	EDA	dataflow graph partitioning for area-efficient high-level synthesis with systems perspective	2014	-2.0544831590460197	13.289843062284644	2503088
2503898	Arch	flexibility and circuit overheads in reconfigurable simd/mimd systems	2014	-2.3234558495581488	13.45440640500352	2503925
2504820	EDA	design complexity management in embedded system design	2009	-2.0465439575895346	13.324397637105903	2504847
2504821	EDA	low-power multimedia system design by aggressive voltage scaling	2010	-1.5973706880097325	14.659096296310155	2504848
2504935	EDA	gemi: a high performance and high flexibility memory interface architecture for complex embedded soc	2008	-2.0827716181256672	13.254104473073705	2504962
2505637	EDA	a comparative analysis of self-adaptive patterns in cyber-physical systems	2018	-1.8370872755690681	13.8437436291951	2505664
2506254	EDA	platform-based fpga architecture: designing high-performance and low-power routing structure for realizing dsp applications	2006	-2.589717769779722	13.774024024141665	2506281
2506320	EDA	cacti-io: cacti with off-chip power-area-timing models	2012	-2.47316419598825	14.32715929976938	2506347
2506509	EDA	mlc nand flash memory	2015	-1.8827746589265637	13.692542627931525	2506536
2507102	Arch	from xetal-ii to xetal-pro: on the road toward an ultralow-energy and high-throughput simd processor	2011	-1.6113252672742988	13.836753903612928	2507129
2507417	EDA	a self-routing switch fabric architecture on a chip	2008	-2.7969922988719413	14.758694810075932	2507444
2508386	EDA	synthesis and optimization of pipelined packet processors	2009	-2.232949802248448	14.678954261894965	2508413
2508547	EDA	power efficiency of application-dependent self-configuring pipeline depth in dsp microprocessors	2003	-2.324483957763435	13.818115703807258	2508574
2509930	EDA	an energy characterization framework for software-based embedded systems	2006	-2.140809059091461	13.54344342111551	2509957
2510876	EDA	osr-lite: fast and deadlock-free noc reconfiguration framework	2012	-3.1832195315564884	14.666247526816832	2510903
2512183	Arch	rpstacks-mt: a high-throughput design evaluation methodology for multi-core processors	2018	-1.5058969720904494	13.499106544761386	2512210
2513827	Arch	microring fault-resilient photonic network-on-chip for reliable high-performance many-core systems	2016	-2.9220276445501723	15.022707886524355	2513854
2514225	EDA	integrated modeling and generation of a reconfigurable network-on-chip	2004	-2.1907545015242285	13.228293825809828	2514252
2514395	EDA	optimal ilp-based approach for throughput optimization using simultaneous algorithm/architecture matching and retiming	1995	-2.5089762503254516	13.236800427960185	2514422
2514974	Mobile	transaction level modeling of an adaptive multi-standard and multi-application radio communication system	2009	-2.362066321025945	13.213777442754749	2515001
2514976	EDA	synthesis of noc interconnects for custom mpsoc architectures	2012	-2.2902668491088867	14.620352805953267	2515003
2514997	HPC	reliability improvement of hardware task graphs via configuration early fetch	2017	-1.7818621385950744	14.446111276199506	2515024
2515153	HPC	fault tolerance in an inner-outer solver: a gvr-enabled case study	2014	-2.170123344330905	14.213668687854097	2515180
2515270	Arch	hetcore: tfet-cmos hetero-device architecture for cpus and gpus	2018	-1.8589008088219965	14.806073886635678	2515297
2516599	EDA	a systematic and realistic network-on-chip traffic modeling and generation technique for emerging many-core systems	2018	-1.686719479077056	14.306475311329073	2516626
2516636	EDA	physical planning for the architectural exploration of large-scale chip multiprocessors	2013	-3.0183497886463604	14.338444320252217	2516663
2516641	Arch	the convergence of physical/digital worlds: implications on workloads & architecture	2016	-1.945682714244292	13.767033229881593	2516668
2517225	HPC	the path to exascale: code optimizations and hardening solutions reliability	2015	-3.0408872969204213	14.023060408593011	2517252
2517792	Arch	towards compelling cases for the viability of silicon-nanophotonic technology in future manycore systems	2014	-3.2020447204874856	14.214539541206605	2517819
2518490	EDA	tei-turbo: temperature effect inversion-aware turbo boost for finfet-based multi-core systems	2015	-1.7284342354935909	14.958281580546794	2518517
2518760	EDA	an mpsoc for energy-efficient database query processing	2016	-1.676214887325886	13.846634154578158	2518787
2518800	EDA	continuous design efforts for ubiquitous network era under the physical limitation of advanced cmos	2007	-3.291982219848731	13.657915594359178	2518827
2518915	Theory	a constant-time parallel sorting algorithm and its optical implementation	1995	-2.1420158469071957	14.954230974297365	2518942
2519080	EDA	research on reliable on-chip network using asynchronous logic	2012	-2.8837404258820896	14.750131833224618	2519107
2520926	HPC	correcting soft errors online in fast fourier transform	2017	-2.927987325680063	14.183760487193027	2520953
2521002	EDA	implementing cellular automata modeled applications on network-on-chip platforms	2007	-2.1729799790960325	13.905843816578825	2521029
2521026	HPC	algorithm-based recovery for newton's method without checkpointing	2011	-2.169289869620016	14.258807931394207	2521053
2521418	Arch	re-configurable coherent event forwarding mechanism for multiprocessor systems	2014	-2.316661372325224	13.806154134131045	2521445
2523893	Arch	integrated energy-aware cyclic and acyclic scheduling for clustered vliw processors	2010	-1.443024466655682	14.549559629562864	2523920
2524502	EDA	optimized 3d network-on-chip design using simulated allocation	2012	-2.3319029374761264	14.936333288876623	2524529
2527014	Arch	an efficient i/o architecture for ram-based content-addressable memory on fpga	2018	-1.6826914286624763	14.156857097344293	2527041
2527363	EDA	toward a fault-tolerance framework for cots many-core systems	2015	-2.2136763461088207	13.931571685001714	2527390
2528495	EDA	behavior-to-placed rtl synthesis with performance-driven placement	2001	-2.8178339046411542	13.669367784216087	2528522
2528614	EDA	communication architecture optimization: making the shortest path shorter in regular networks-on-chip	2006	-2.279535259315176	15.010468029680094	2528641
2530062	EDA	quality of service in noc for reconfigurable space applications	2009	-1.9037899067017736	14.590681461006227	2530089
2530254	EDA	system-level throughput analysis for process variation aware multiple voltage-frequency island designs	2008	-3.0141780805174023	14.28238310708751	2530281
2531189	EDA	understanding the landscape of accelerators for vision	2014	-2.7212479007803023	13.520565264472735	2531216
2532136	EDA	"""a 622 mbps atm physical layer asic and its """"design for test"""" methods"""	1997	-3.3492462127012472	14.22063962267423	2532163
2532382	Arch	a transprecision floating-point architecture for energy-efficient embedded computing	2018	-2.3085892301279145	13.572331425073656	2532409
2533145	EDA	communication-aware vfi partitioning for gals-based networks-on-chip	2011	-1.8576076232762668	14.918275831256175	2533172
2533194	EDA	a stochastic bitwidth estimation technique for compact and low-power custom processors	2008	-2.1439510215402926	13.577066390668335	2533221
2533656	EDA	aroma: a highly accurate microcomponent-based approach for embedded processor power analysis	2015	-1.8992193855065655	13.448430098177527	2533683
2535572	EDA	butterfly and benes-based on-chip communication networks for multiprocessor turbo decoding	2007	-2.142803133208753	14.659729565210176	2535599
2535736	Arch	implementing dsp algorithms with on-chip networks	2007	-1.6580252560725228	13.587649515791874	2535763
2536182	EDA	towards scalable symbolic routing for multi-objective networked embedded system design and optimization	2014	-2.2586950029901023	14.723715319112868	2536209
2536605	Arch	chained backplane communication architecture for scalable multiprocessor systems	2000	-1.9707997961586683	14.691125228382974	2536632
2536715	Arch	architecture support for reconfigurable multithreaded processors in programmable communication systems	2007	-2.073559185393081	13.263763777307437	2536742
2536731	HPC	the search for an optimal multiprocessor interconnection network	1991	-2.5679675306664485	15.018627370476706	2536758
2536896	Embedded	introduction to the two special issues on memory	2003	-2.6696538057932653	13.215025594125931	2536923
2539431	EDA	optimizing scheduling and intercluster connection for application-specific dsp processors	2009	-1.852272681594972	14.75132515153367	2539458
2539938	HPC	a 29 gops/watt 3d-ready 16-core computing fabric with scalable cache coherent architecture using distributed l2 and adaptive l3 caches	2018	-2.3584571917798565	14.261478989906927	2539965
2541226	Arch	guest editors' introduction: hot interconnects	2009	-2.837152211776563	13.468542398440132	2541253
2541960	EDA	coupling-driven bus design for low-power application-specific systems	2001	-1.7933502025481671	14.585383299790387	2541987
2542302	HCI	multi-hop routing of multi-terminal nets for evaluation of hybrid multi-fpga boards	2002	-2.874717730947141	14.880399431932688	2542329
2542382	EDA	an fpga based open source network-on-chip architecture	2007	-2.676014313771081	13.74377654753623	2542409
2542409	EDA	enabling energy-aware design decisions for behavioural descriptions containing black-box ip-components	2013	-2.587003320535178	13.43708497849801	2542436
2543101	EDA	resource-constrained low-power bus encoding with crosstalk delay elimination	2004	-1.9620821303915468	13.856572935570624	2543128
2543694	EDA	customizing and hardwiring on-chip interconnects in fpgas	2011	-2.252854101181328	15.000703796907905	2543721
2543753	EDA	architecture template with dynamic buffering for runtime reconfiguration of adaptive embedded communication systems	2003	-1.6665866252043948	13.981029063867398	2543780
2543807	SE	a multi-objective model oriented mapping approach for noc-based computing systems	2017	-2.038342782049277	14.649665198906385	2543834
2544535	HPC	algorithm-based fault tolerance for fail-stop failures	2008	-1.6640746116020757	14.453083876798324	2544562
2545240	Arch	explicit routing schemes for implementation of cellular automata on processor arrays	2013	-2.2924777341424685	14.483814568810375	2545267
2545257	EDA	high speed low power ping pong buffering based network interface for network on chip	2013	-2.0650196058175245	14.884773114458268	2545284
2546316	ML	i/o bandwidth optimization of vlsi architectures for matrix product-like algorithms	1993	-2.8839464580427427	13.539274951958909	2546343
2546590	Arch	a novel routing architecture for field-programmable gate-arrays	2008	-2.9350015170167234	14.32828516705493	2546617
2547036	HPC	power-efficient and scalable virtual router architecture on fpga	2012	-2.00148999061188	14.773758499467313	2547063
2547316	Arch	a compact low-power edram-based noc buffer	2015	-2.0422342936249933	15.037906552034546	2547343
2548218	EDA	a new dvfs algorithm design for multi-core processor chip	2016	-1.6824487058344562	14.76347375419309	2548245
2548450	HPC	algorithm-based fault tolerance for dense matrix factorizations, multiple failures and accuracy	2015	-2.301861469030768	14.284704623367135	2548477
2548504	EDA	hyperpipelining of high-speed interface logic	2016	-2.3988604511324265	14.793905137512207	2548531
2548978	EDA	embedded system protocol design flow based on sdl: from specification to hardware/software implementation	2008	-2.203485775689652	13.297665706596684	2549005
2549919	EDA	system power management support in the ibm power6 microprocessor	2007	-2.7490050330023656	14.278625467427947	2549946
2550344	EDA	malleable noc: dark silicon inspired adaptable network-on-chip	2015	-1.8513061055867293	14.342298477967901	2550371
2550483	Arch	multi-chip nocs for automotive applications	2012	-2.380266626472547	14.460642322943807	2550510
2552094	EDA	application-specific processing using high-level synthesis for networks-on-chip	2017	-1.5847340067738331	14.308818062411367	2552121
2553264	Arch	the lackey self-timed switch-fabric design framework	2009	-2.3740553675999885	14.196804358983863	2553291
2553471	Arch	handling of permanent faults in dynamically scheduled processors	2017	-3.1421575498764693	13.946570206063535	2553498
2553590	EDA	interconnects for next generation soc designs	2017	-2.4413390612389723	14.603352964422164	2553617
2553921	EDA	domain-specific modeling for rapid energy estimation of reconfigurable architectures	2003	-2.1733296878329758	13.61635885721608	2553948
2553989	EDA	dynamically configurable system-on-chip platforms : architectures and design methodologies	2005	-1.9457993785607377	13.36492027823304	2554016
2554291	EDA	fpga implementation of a maze routing accelerator	2003	-2.608699612346773	14.486007839514055	2554318
2554617	EDA	design tradeoffs for hard and soft fpga-based networks-on-chip	2012	-2.714001829684934	14.597622315033028	2554644
2555392	Arch	anysp: anytime anywhere anyway signal processing	2009	-2.4091586372645897	13.436280990247829	2555419
2555751	EDA	an environment for design space exploration using gem5-mcpat	2016	-1.7543765399776796	13.405500534802398	2555778
2556183	Arch	heterogeneous interconnects for energy-efficient message management in cmps	2010	-1.432805986940442	14.914773414312801	2556210
2556724	Mobile	automated construction of fast and accurate system-level models for wireless sensor networks	2011	-2.5090861965270794	14.397747639458338	2556751
2557797	EDA	low-cost tmr for fault-tolerance on coarse-grained reconfigurable architectures	2011	-3.044622387284562	13.914450465599046	2557824
2558458	ML	an optimal systolic dictionary	1995	-2.651340419236976	13.492408906472996	2558485
2558790	Arch	efficient reconfigurable on-chip buses for fpgas	2008	-2.3227675129720717	14.202490355010498	2558817
2558924	Arch	hardware-software co-design of slimmed optical neural networks	2019	-2.688210832428977	15.030101745339543	2558951
2559139	EDA	design and performance evaluation of network-on-chip communication protocols and architectures	2009	-2.9045926188881137	14.57413711264911	2559166
2559178	Vision	guest editors' introduction - special issue on network-on-chip	2014	-2.7505233970295584	13.860515652944764	2559205
2559244	Arch	the reconfigurable instruction cell array	2008	-2.3219881757175096	13.334158079492715	2559271
2559375	EDA	power/throughput/area efficient pim-based reconfigurable array for parallel processing	2008	-2.735558941004532	13.503814896787224	2559402
2562078	Arch	a case for three-dimensional stacking of tightly coupled data memories over multi-core clusters using low-latency interconnects	2013	-2.761684413415012	14.711068705340464	2562105
2562763	Vision	mobile processors begin to grow up	2002	-2.95414750699917	13.327587883801794	2562790
2563297	Arch	high-frequency absorption-fifo pipelining for stratix 10 hyperflex	2018	-1.9070413915202684	14.729284946307347	2563324
2563379	EDA	a circuit-software co-design approach for improving edp in reconfigurable frameworks	2009	-1.5778443223435112	14.75427918915909	2563406
2564092	EDA	energy-precision tradeoffs in mobile graphics processing units	2008	-1.7522526935003158	13.859888851550519	2564119
2564661	Embedded	the boot process in real-time manycore processors	2014	-2.2427233250893064	14.437995226101716	2564688
2565748	EDA	a hardware-in-the-design methodology for wireless sensor networks based on event-driven impulse radio ultra-wide band	2012	-2.937036977976176	13.433837270004975	2565775
2566641	EDA	a cost-effective streamlining of the diogenes design methodology	1995	-3.253779622495101	14.741005438813481	2566668
2567357	EDA	a new fault-tolerant multitransputer configuration for avionics two-lane systems	1994	-1.972126047186635	14.585032792921446	2567384
2568260	Arch	cache design of a sub-micron cmos system/370	1987	-2.35650618068784	13.416494415142868	2568287
2569026	EDA	a practical approach for circuit routing on dynamic reconfigurable devices	2005	-2.275450219172358	15.054533522884329	2569053
2569114	Arch	constraint-driven frequency scaling in a coarse grain reconfigurable array	2014	-2.423828889893385	13.41533043778584	2569141
2569780	EDA	energy reduction through crosstalk avoidance coding in networks on chip	2008	-3.23890576848212	14.728560032613899	2569807
2569993	EDA	using transaction level modeling techniques for wireless sensor network simulation	2010	-1.8321194483239225	13.549603742081851	2570020
2570004	EDA	demas: an efficient design methodology for building approximate adders for fpga-based systems	2018	-2.266416297941237	13.257243476615965	2570031
2571855	EDA	a clustered gals noc architecture with communication-aware mapping	2015	-1.5589605880584994	14.205041101814876	2571882
2573605	Networks	programmable packet scheduling at line rate	2016	-1.8246141920887389	15.048179912795913	2573632
2576244	EDA	a variable frequency link for a power-aware network-on-chip (noc)	2009	-2.814826671967314	14.727554691749775	2576271
2576326	EDA	models of computation for noc mapping: timing and energy saving awareness	2017	-1.7820646484149965	13.894901598273478	2576353
2576699	EDA	a high abstraction, high accuracy power estimation model for networks-on-chip	2009	-2.4106525881765632	13.960150412530382	2576726
2577579	EDA	dynamic reconfiguration in mobile systems	2002	-1.9570206926957177	13.565572972558336	2577606
2577758	EDA	a joint communication and application simulator for noc-based socs	2013	-2.251599190562295	13.503782804286535	2577785
2578199	EDA	a power-efficient hierarchical network-on-chip topology for stacked 3d ics	2013	-2.6886428753586284	14.67353430231386	2578226
2578367	Mobile	complex network-enabled robust wireless network-on-chip architectures	2013	-2.8306475193128686	14.966232306023256	2578394
2578980	EDA	mogac: a multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systems	1998	-1.8612411166553602	13.814963412529039	2579007
2579879	EDA	a spectral clustering approach to application-specific network-on-chip synthesis	2013	-2.327387380855366	14.943755021435932	2579906
2580296	Arch	a novel approach for network on chip emulation	2005	-2.374116313842776	13.410254228958635	2580323
2580548	Arch	heterogeneous architecture models for interconnect-motivated system design	2000	-2.4317088766073014	13.427543431784912	2580575
2581036	EDA	co-synthesis of pipelined structures and instruction reordering constraints for instruction set processors	2001	-1.8350799190779608	13.27546222496917	2581063
2581134	EDA	on the design of scalable massively parallel crc circuits	2007	-2.215814749768686	13.858165709808382	2581161
2581229	HPC	incremental run-time application mapping for heterogeneous network on chip	2012	-1.6755134738250377	15.014919979817906	2581256
2581696	EDA	fine-grained run-tume power gating through co-optimization of circuit, architecture, and system software design	2013	-3.1180800762198837	13.760471279253919	2581723
2582697	Embedded	a greedy approach to tolerate defect cores for multimedia applications	2011	-2.4737818004201886	14.686499214437358	2582724
2582823	Arch	exploiting software pipelining for network-on-chip architectures	2006	-1.9412662694198144	14.49491741631667	2582850
2583676	HPC	towards a generic power estimator	2014	-2.0730039758376377	13.750529079706546	2583703
2584102	Arch	application-specific interconnection network design in clustered dsp processors	2003	-2.2530278126195595	14.484689795960064	2584129
2584955	HPC	a 45nm 1.3ghz 16.7 double-precision gflops/w risc-v processor with vector accelerators	2014	-2.0064616967509847	13.565996593651068	2584982
2585660	HPC	in-situ mitigation of silent data corruption in pde solvers	2016	-2.6174941577538435	14.273707139448286	2585687
2586536	EDA	target architecture oriented high-level synthesis for multi-fpga based emulation	2000	-2.3351333897533983	13.270048646413839	2586563
2587333	EDA	compressed on-chip framebuffer cache for low-power display systems	2017	-1.5046644349969556	14.00427990997062	2587360
2587339	EDA	lroute: a delay minimal router for hierarchical cplds	2001	-2.834545180305196	14.659057256371415	2587366
2587582	EDA	on-chip communication architecture exploration for processor-pool-based mpsoc	2009	-2.1036082042505484	13.756016342486081	2587609
2587720	EDA	adaptive energy management for dynamically reconfigurable processors	2014	-1.8632954782445517	14.501548260518561	2587747
2588099	EDA	reliability-aware heterogeneous 3d chip multiprocessor design	2013	-3.3282751306498577	14.405938707800221	2588126
2588948	EDA	a self-configurable computing architecture for unstructured and unknown reconfigurable fabrics	2011	-2.5746686310198146	14.070862814493033	2588975
2589953	EDA	power-driven design partitioning	2004	-1.7878457907947651	14.588945498646616	2589980
2590213	EDA	fpgas for improved energy efficiency in processor based systems	2005	-2.4901559165835767	14.256964551597502	2590240
2591822	Arch	high performance virtual channel based fully adaptive 3d noc routing for congestion and thermal problem	2017	-2.2393044363886	14.793564847709325	2591849
2592681	EDA	measurement of current variations for the estimation of software-related power consumption [embedded processing circuits]	2003	-2.9435020207477587	13.847065023427652	2592708
2593107	Arch	intel atom c2000 processor family: power-efficient datacenter processing	2015	-2.4507015867653763	13.821312903326495	2593134
2593528	Arch	parameterized soc design for portable systems	2004	-2.2186353463183943	13.421960498571206	2593555
2593546	EDA	a run-time graph-based polynomial placement and routing algorithm for virtual fpgas	2013	-1.9314301772890416	13.446483993510798	2593573
2594121	EDA	an ilp formulation for system level throughput and power optimization in multiprocessor soc architectures	2004	-1.5618816231390984	14.87744833805268	2594148
2595176	HPC	a concurrent test architecture for massively parallel computers and its error detection capability	1994	-3.1456512902738423	13.938600417077645	2595203
2595520	Arch	low power reconfigurable controllers for wireless sensor network nodes	2014	-2.491133418427835	13.78896796996273	2595547
2596506	Arch	task partitioning optimization algorithm for energy saving and load balance on noc-based mpsocs	2015	-1.699973449017084	14.376181170373393	2596533
2597738	Robotics	run-time exchange of mechatronic controllers using partial hardware reconfiguration	2003	-1.9834878959863749	13.2557612023177	2597765
2599225	EDA	minimum effort design space subsetting for configurable caches	2014	-1.7709308896089708	13.33692975171514	2599252
2601136	Arch	predicting the performance of a 3d processor-memory chip stack	2005	-2.2317218724766756	15.075919350559756	2601163
2602078	HPC	a generic architecture for on-chip packet-switched interconnections	2000	-2.09809927100952	14.256750641712834	2602105
2602424	EDA	array scalarization in high level synthesis	2014	-1.5594012725379869	13.368827703686225	2602451
2602627	HPC	broadcast with mask on a massively parallel processing on a chip	2012	-1.7696612293023986	15.098073288775533	2602654
2602931	EDA	a case study: pre-silicon soc ras validation for noc server processor	2016	-2.311158802976276	13.380944141951131	2602958
2602948	Arch	scalability of network-on-chip communication architecture for 3-d meshes	2009	-2.6323843978896333	14.983983767396586	2602975
2603637	EDA	an environment for exploring low power memory configurations in system level design	1999	-1.4449367666072657	14.169940637231687	2603664
2604411	EDA	high-level energy characterization, modeling and estimation for os-based platforms. (caractérisation, modélisation et estimation de la consommation d'énergie à haut-niveau des os embarqués)	2013	-1.9584328850690549	13.686368225643614	2604438
2604577	Arch	software-directed power-aware interconnection networks	2005	-1.4418346636340629	14.765505623541305	2604604
2604614	EDA	optimal hardware/software partitioning for concurrent specification using dynamic programming	2000	-1.4501815280860315	13.380268670821927	2604641
2604842	EDA	a 2.5-d memory-logic integration with data-pattern-aware memory controller	2015	-2.708808649467555	14.528516700316825	2604869
2605478	Arch	instruction-level instantaneous power modeling for vliw processor	2015	-2.0762433298873506	13.463634991111734	2605505
2605528	EDA	convex optimization of real time soc	2016	-2.417986839082709	13.839735845986144	2605555
2605844	EDA	low power consumption scheduling based on software fault-tolerance	2013	-2.0808051649584742	13.790798340386507	2605871
2608100	Arch	an unbalanced area ratio study for high performance monolithic 3d integrated circuits	2015	-2.3617273496497746	14.719397772325776	2608127
2608429	Arch	a resource-shared vliw processor for low-power on-chip multiprocessing in the nanometer era	2005	-1.9178066208801607	14.788593878228973	2608456
2610478	EDA	impact of bit-width specification on the memory hierarchy for a real-time video processing system	2006	-1.4927646355381283	13.533066692516485	2610505
2610823	Arch	a dynamically adjusting gracefully degrading link-level fault-tolerant mechanism for nocs	2012	-3.012766794115584	15.023172594666601	2610850
2611517	Embedded	design and characterization of an error-correcting code for the sonet sts-1 tributary	1990	-2.951546928896726	15.078952679901366	2611544
2611812	EDA	a reduced complexity instruction set architecture for low cost embedded processors	2015	-1.6554839737200826	13.390091525321393	2611839
2611991	Theory	number of faults a system can withstand without repairs	1994	-2.603948734450612	14.829760607624454	2612018
2612263	EDA	adaptable aes implementation with power-gating support	2016	-2.246222701780377	13.412371083229996	2612290
2613776	EDA	efficient evaluation of power/area/latency design trade-offs for coarse-grained reconfigurable processor arrays	2011	-2.552653683025024	13.352321890825177	2613803
2616820	Arch	chip-level microarchitecture trends	2004	-3.274840158634735	13.45083033338796	2616847
2617103	EDA	thermal-aware dynamic page allocation policy by future access patterns for hybrid memory cube (hmc)	2016	-1.5500392961958476	15.047895189478956	2617130
2617302	EDA	component-level datapath merging in system-level design of wireless sensor node controllers for fpga-based implementations	2013	-2.5525133046353723	13.879627380175085	2617329
2619550	EDA	a three-dimensional integrated accelerator	2012	-1.8702396529354817	13.218935479526415	2619577
2619591	EDA	comparison of direct and switch-based inter-fpga routing interconnect for multi-fpga systems	2017	-2.3743214807324207	14.801036539089425	2619618
2620088	EDA	prototyping a globally asynchronous locally synchronous network-on-chip on a conventional fpga device using synchronous design tools	2006	-3.21306313509741	13.531402748696705	2620115
2620274	EDA	networks-on-chip: emerging research topics and novel ideas	2007	-3.2766063030039407	13.94483642785938	2620301
2622235	HPC	modeling the impact of silicon photonics on graph analytics	2016	-2.4610608475279894	14.267515914510346	2622262
2622442	Embedded	a dual-processor solution for the mac layer of a software defined radio terminal	2005	-2.1254701997912733	14.36180375531692	2622469
2623628	Arch	neuromorphic processing: a new frontier in scaling computer architecture	2014	-2.98096665054988	13.354430617688319	2623655
2624095	AI	interconnection networks	2011	-2.665279335066027	14.305914448031015	2624122
2624611	Arch	opportunities beyond single-core microprocessors	2009	-3.1836009996170342	13.217478284367932	2624638
2624914	EDA	packetized on-chip interconnect communication analysis for mpsoc	2003	-1.7628342432160764	14.973733744747884	2624941
2625168	EDA	trends and techniques for energy efficient architectures	2010	-2.8549959907937303	13.822355841687308	2625195
2626471	HPC	biological cells as storage devices	2012	-3.3359969125660736	13.20613821927349	2626498
2626537	Arch	pearl and peach: a novel pci express direct link and its implementation	2011	-1.7960322353488254	13.659025013408554	2626564
2627462	ML	a location-independent direct link neuromorphic interface	2013	-2.4717134281969235	13.972266339401216	2627489
2629205	EDA	live demonstration: a low-power high-level synthesis system	2014	-2.252115295930086	13.261222217265813	2629232
2629465	EDA	interconnect considerations for high performance network on chip designs	2006	-3.168523085961311	14.379575473481653	2629492
2629761	EDA	interconnect ip node for future system-on-chip designs	2002	-2.432157061764281	14.241939600864091	2629788
2629875	HPC	reducing power dissipation of data communications on lsi with scheduling exploration	2009	-2.5314327365685663	13.99349152945967	2629902
2631082	Arch	low-power, high-performance architecture of the pwrficient processor family	2006	-2.3189214515630066	13.21291436133217	2631109
2631982	EDA	lightweight forth programmable nocs	2018	-2.2485268365532343	14.820401132482306	2632009
2632036	Arch	amon: an advanced mesh-like optical noc	2015	-2.8155701265919038	15.022722151745914	2632063
2632690	EDA	sensor-wise methodology to face nbti stress of noc buffers	2013	-2.9860352903941405	14.762932309069905	2632717
2633384	EDA	interrupt communication on the segbus platform	2006	-2.0912108570035244	14.380724391474965	2633411
2633882	Theory	a high throughput power-efficient optical memory subsystem for kilo-core processor	2017	-2.39637387239913	15.043204961399413	2633909
2634317	EDA	optimization of a reliable network on chip dedicated to partial reconfiguration	2014	-2.3476344447532336	15.056645608611806	2634344
2634370	Arch	the alpha 21264 microprocessor architecture	1998	-2.699784671106441	13.255773093887012	2634397
2634757	DB	a simulation platform for designing cell-array-based self-reconfigurable architecture	2007	-1.5592243340041771	13.849547973959412	2634784
2636605	Arch	design and evaluation of awgr-based photonic noc architectures for 2.5d integrated high performance computing systems	2017	-2.7454128542645555	14.906051063765052	2636632
2636919	EDA	multi-granular arithmetic in a coarse-grain reconfigurable architecture	2016	-3.333269095586876	13.93561634922042	2636946
2637028	EDA	redscarf: a user-friendly multi-platform network-on-chip simulator	2017	-2.2487458072426514	13.476017006485558	2637055
2637688	EDA	a novel reconfigurable logic device base on 3d stack technology	2011	-2.7420049260465715	14.847409142032914	2637715
2637704	EDA	a performance case-study on memristive computing-in-memory versus von neumann architecture	2016	-2.7018369493484693	13.568899375539177	2637731
2637963	EDA	dynamic fpga routing for just-in-time fpga compilation	2004	-2.4598801914423807	13.575277395401626	2637990
2638555	EDA	an approach to measuring kernel energy in software applications	2011	-1.9315287264790455	13.695002850493019	2638582
2638705	Arch	on bit-serial nocs for fpgas	2017	-2.4199508168192456	14.975665252487724	2638732
2639013	EDA	hardware/software optimization of error detection implementation for real-time embedded systems	2010	-1.4329012735698594	14.461265646934107	2639040
2640219	EDA	dynamically reconfigurable entropy coder for multi-standard video adaptation using farm	2013	-1.583194163160989	13.786297996415415	2640246
2640536	Arch	an energy efficient 32-nm 20-mb shared on-die l3 cache for intel® xeon® processor e5 family	2013	-3.237978091708391	14.16628951912234	2640563
2640976	EDA	performance matching of hardware acceleration engines for heterogeneous mpsoc using modular performance analysis	2009	-1.6445012587247319	13.356877794637306	2641003
2643206	EDA	code decompression unit design for vliw embedded processors	2007	-1.5619511272985729	13.856998260701705	2643233
2644444	Arch	on-chip interconnection architecture of the tile processor	2007	-1.81769210745058	13.30162599918012	2644471
2644570	EDA	a parallel clustering algorithm for placement	2014	-1.432520546686407	13.570772578657515	2644597
2645165	Arch	performance and energy optimization of concurrent pipelined applications	2010	-1.4436708620619905	14.215865624611748	2645192
2647220	HPC	modeling a switch architecture with virtual output queues and virtual channels in hpc-systems simulators	2016	-2.051777510123496	14.973740370230928	2647247
2647884	EDA	on the scalability and dynamic load-balancing of optimistic gate level simulation	2010	-1.9544540724367752	14.400028435566494	2647911
2648076	Networks	design methodology for optimizing optical interconnection networks in high performance systems	2015	-2.6157563650415567	14.720925000532196	2648103
2648521	Arch	union: a unified inter/intra-chip optical network for chip multiprocessors	2010	-2.343956060323236	15.047796650554016	2648548
2649564	Arch	sunflower :  full-system, embedded microarchitecture evaluation	2007	-2.4979285777805247	13.77205789411774	2649591
2650029	Arch	itanium 2 processor 6m: higher frequency and larger l3 cache	2004	-1.5879714682535424	13.210710627048295	2650056
2650367	EDA	an adaptive low-power control scheme for on-chip network applications	2006	-2.8455611063007327	14.575954661106742	2650394
2650885	HPC	fault tolerance through invariant checking for iterative solvers	2016	-2.6336087001394706	14.202540196332723	2650912
2652176	HPC	hardware support for fast reconfigurability in progress arrays	1993	-2.5179804299736888	13.487263970830845	2652203
2652706	EDA	a novel routing structure of coarse-grained reconfigurable architecture for radar application	2015	-1.7717265640936892	13.209854920190775	2652733
2653156	EDA	a multi banked — multi ported — non blocking shared l2 cache for mpsoc platforms	2014	-2.4138222198035697	14.635355330941243	2653183
2653378	Arch	computing in memory with spin-transfer torque magnetic ram	2018	-1.4288999797585715	14.197147138131044	2653405
2653563	EDA	an efficient energy- and bandwidth- aware mapping algorithm for regular noc architecture	2010	-2.194980838363866	14.80078448424304	2653590
2654260	EDA	dart: a functional-level reconfigurable architecture for high energy efficiency	2008	-2.5038543087841925	13.675617047159575	2654287
2654503	EDA	pin assignment for multi-fpga systems	1997	-2.4573010760976435	14.484624452161851	2654530
2654731	EDA	thermal-aware application mapping strategy for network-on-chip based system design	2018	-2.4125339730719544	14.523554000079693	2654758
2655362	EDA	the implementation and design of a low-power clock distribution microarchitecture	2007	-2.5884969556119555	13.972826340777068	2655389
2655499	EDA	on-chip implementation of multiprocessor networks and switch fabrics	2008	-2.492482571706874	14.698542596393445	2655526
2656125	EDA	advanced test methodology for complex socs	2016	-2.9938735423055722	13.639159062545048	2656152
2656903	Arch	photonic nocs: system-level design exploration	2009	-3.1989766304143066	13.999752374532427	2656930
2657467	Arch	hierarchical design of robust and low data dependent finfet based sram array	2015	-1.7750354885861763	14.816918836352006	2657494
2657784	Embedded	cost-effective redundancy approach for fail-operational autonomous driving system	2018	-3.08260154327226	14.376008517808994	2657811
2658071	EDA	a polyhedral-based systemc modeling and generation framework for effective low-power design space exploration	2015	-1.801683854500589	13.52272610419616	2658098
2658377	EDA	bandwidth adaptive nanophotonic crossbars with clockwise/counter-clockwise optical routing	2015	-2.66185648678528	14.935148515150454	2658404
2660757	EDA	thermal-aware architecture and mapping for multi-channel three-dimensional dram systems	2014	-2.6235038358621248	14.419789735350802	2660784
2660884	EDA	mitigation of homodyne crosstalk noise in silicon photonic noc architectures with tunable decoupling	2016	-3.2788389467381625	14.92376614944376	2660911
2661076	EDA	a fast algorithm for energy-aware mapping of cores onto wk-recursive noc under performance constraints	2009	-1.829659000307605	14.622898417323663	2661103
2661973	EDA	the fpga implementation of the log2(n, 0, p) switching fabric control algorithm	2010	-2.3814377512250515	14.263135021274982	2662000
2662165	Arch	evaluating effects of thermal management in wireless noc-enabled multicore architectures	2013	-2.814672178343035	14.17281932851546	2662192
2662642	EDA	multicube: multi-objective design space exploration of multi-core architectures	2010	-1.6580009815773364	13.332889559285865	2662669
2663602	EDA	measuring and predicting temperature distributions on fpgas at run-time	2011	-2.3033149127104355	14.364901617575743	2663629
2663930	EDA	an evaluation power model for triba based application mapping and memory-on-chip	2017	-2.0891343191965266	14.996444649289698	2663957
2663934	EDA	heuristics-aided tightness evaluation of analytical bounds in networks-on-chip	2015	-1.9625373578634169	14.939628561146465	2663961
2665518	EDA	perex: a power efficient fpga-based architecture for regular expression matching	2011	-2.7836981832528593	14.421300711714569	2665545
2665635	HPC	exploring partitioning methods for multicast in 3d bufferless network on chip	2015	-2.0578990367063783	14.92288860732954	2665662
2666058	HPC	efficient architectures for streaming applications	2006	-3.0499076068635427	14.238538195220224	2666085
2666317	Vision	archon: architecture-open resource-driven cross-layer modelling framework	2014	-2.7108686325754445	13.502603195679274	2666344
2666797	HPC	interleaving of control-store for high-performance micro-programmed computers	1973	-1.5317694887533608	13.515523819565251	2666824
2667795	HPC	fault tolerant high performance computing by a coding approach	2005	-2.3237585515170838	14.293115320864716	2667822
2667814	Arch	models for high-speed interconnection networks performance analysis	2009	-1.479373707331353	14.991611511601374	2667841
2668548	EDA	desa: distributed elastic switch architecture for efficient networks-on-fpgas	2012	-2.4033781298374945	13.828655950870541	2668575
2668758	Arch	industrial perspectives: platform design challenges with many cores	2006	-2.4121873083296994	13.879007094399409	2668785
2670601	DB	a highly dependable self-adaptive mixed-signal multi-core system-on-chip architecture	2015	-2.5874569662664744	13.357492204029512	2670628
2670875	HPC	the day after tomorrow: the looming post-exascale crisis	2018	-3.2635577729107914	13.235589567687061	2670902
2671775	Arch	minimizing routing configuration cost in dynamically reconfigurable fpgas	2001	-2.4569859976450665	14.48886228806276	2671802
2672416	EDA	distributed reconfigurable battery system management architectures	2016	-1.4403508167199144	14.472980958570519	2672443
2674441	EDA	pulp: a ultra-low power parallel accelerator for energy-efficient and flexible embedded vision	2016	-2.3124219221604316	13.312564939625776	2674468
2675013	OS	effective implementation of distributed arbitration in multiprocessor systems	1989	-2.9835967349822754	13.678096952626287	2675040
2675329	Arch	design and implementation of low latency network interface for network on chip	2010	-2.0388441630211718	14.895992295119973	2675356
2675601	Embedded	feature-sharing in cascade detection systems with multiple applications	2017	-1.532067729911906	14.356564572900968	2675628
2676013	EDA	a power-performance scalable fpga using configurable voltage domains and a design mapping tool	2005	-2.3502123379941278	13.778687471228855	2676040
2676193	Metrics	ulfm-mpi implementation of a resilient task-based partial differential equations preconditioner	2016	-2.4547788886699444	14.311357885725515	2676220
2677254	Arch	dream chip 1: a timed priority queue	1993	-3.0728133703717564	13.430888823908072	2677281
2677621	EDA	low-overhead fault-tolerance for the preconditioned conjugate gradient solver	2015	-2.7960899466437525	14.196281424110696	2677648
2679648	EDA	ant colony optimization for multicore re-configurable architecture	2016	-1.7428720539985632	14.438137277017304	2679675
2680223	EDA	erfan: efficient reconfigurable fault-tolerant deflection routing algorithm for 3-d network-on-chip	2016	-3.0898904306855672	14.841735957305175	2680250
2681623	EDA	critical path-aware voltage island partitioning and floorplanning for hard real-time embedded systems	2015	-1.5568975427885507	15.018148777142436	2681650
2681700	Arch	ibm power5 chip: a dual-core multithreaded processor	2004	-2.1313261793226608	13.266200389582233	2681727
2682514	Embedded	a complete self-testing and self-configuring noc infrastructure for cost-effective mpsocs	2013	-2.957294025402604	14.971147803015851	2682541
2683915	EDA	ga based congestion aware topology generation for application specific noc	2011	-2.295887228494129	14.763452053248766	2683942
2684364	Arch	an approximate computing stack based on computation reuse	2015	-1.5511650987795085	13.635225028935993	2684391
2684833	EDA	cn-sim: a cycle-accurate full system power delivery noise simulator	2017	-2.31528946856892	13.884892617245518	2684860
2685549	Arch	parallel pipelining configurable multi-port memory controller for multimedia applications	2015	-1.7658601144412032	14.673651595396752	2685576
2685934	Arch	lipar: a light-weight parallel router for fpga-based networks-on-chip	2005	-2.377982627677333	14.957991266404864	2685961
2686163	Robotics	fault tolerant qr factorization for general matrices	2016	-2.2930724757171284	13.914540962695673	2686190
2689391	EDA	an online power estimation technique for multi-core smartphones with advanced display components	2012	-1.6465110445506572	13.311546267233211	2689418
2689754	EDA	a power-optimized, area-efficient implementation of connection-then-credit noc physical layer	2017	-2.4584636621181937	15.006563500098315	2689781
2690212	EDA	dynamic power control with a heterogeneous multi-core system using a 3-d wireless inductive coupling interconnect	2012	-3.0212455986751223	13.954186086110331	2690239
2690836	EDA	statistical approach in a system level methodology to deal with process variation	2010	-2.559418779795039	14.756737525817526	2690863
2691032	Arch	adaptive dynamic frequency scaling for thermal-aware 3d multi-core processors	2012	-1.5898482307839668	14.995983894292376	2691059
2691646	Arch	workload-aware asic flow for lifetime improvement of multi-core iot processors	2017	-3.0831631259525567	14.120859447216727	2691673
2691913	Robotics	prfloor: an automatic floorplanner for partially reconfigurable fpga systems	2016	-2.5745947149237085	13.342313600393494	2691940
2693658	Robotics	a cloud-supported cps approach to control decision of process manufacturing: 3d onoc	2017	-1.7852205115371933	14.472725860625065	2693685
2693700	EDA	wibheda+: framework for data dependency-aware multi-constrained hardware-software partitioning in fpga-based socs for iot applications	2018	-1.8036524563155392	14.069772954475848	2693727
2694280	EDA	pin multiplexing optimization in fpga prototyping system	2017	-3.133247386314784	14.296276268893775	2694307
2694524	Arch	an efficient fault tolerant mechanism to deal with permanent and transient failures in a network on chip	2007	-3.1699608536420016	14.86690033175701	2694551
2695158	EDA	an improved bitmask based code compression algorithm for embedded systems	2011	-1.5796988801329233	13.86526249342016	2695185
2695765	EDA	energy-efficient channel alignment of dwdm silicon photonic transceivers	2018	-3.176639703295108	14.84739914284733	2695792
2697669	EDA	ac-dse: approximate computing for the design space exploration of reconfigurable mpsocs	2018	-1.6760342632291356	13.934429203954515	2697696
2697741	EDA	system integration of tightly-coupled reconfigurable processor arrays and evaluation of buffer size effects on their performance	2009	-1.574626970487694	13.356475303198607	2697768
2698183	HPC	adaptive middleware design for satellite fault-tolerant distributed computing	2012	-2.7035722721669178	13.732618445642451	2698210
2698375	Arch	characterizing the cell eib on-chip network	2007	-2.1915848114195464	14.789960802153326	2698402
2699840	EDA	a low-power implementation of 3d graphics system for embedded mobile systems	2006	-1.4635012971412558	14.594721718775105	2699867
2700809	EDA	a dynamic programming solution for optimizing test delivery in multicore socs	2012	-2.5133531121593697	14.721913430772547	2700836
2702039	SE	a power consumption estimation approach for embedded software design using trace analysis	2015	-2.0371296931413614	13.597236083113305	2702066
2704230	EDA	a sensitivity-based design space exploration methodology for embedded systems	2002	-2.1350066789779407	13.38986893686657	2704257
2704461	EDA	an efficient mapping algorithm on 2-d mesh network-on-chip with reconfigurable switches	2016	-1.9487734630734688	14.979739625063074	2704488
2704762	EDA	parallel decoding for multi-stage bch decoder	2016	-2.7614060368940945	14.870832689341855	2704789
2705602	Arch	a 65nm 39gops/w 24-core processor with 11tb/s/w packet-controlled circuit-switched double-layer network-on-chip and heterogeneous execution array	2013	-2.181880916244244	14.091757016000983	2705629
2705888	EDA	nocdex: network on chip design space exploration through direct execution and options selection through principal component analysis	2006	-2.3534381547967365	13.36800753908001	2705915
2706647	Arch	compression based efficient and agile configuration mechanism for coarse grained reconfigurable architectures	2011	-1.433542685330689	13.619743467565447	2706674
2706761	Arch	integrated analysis of power and performance for pipelined microprocessors	2004	-1.7289236863728028	13.54880565432996	2706788
2706772	EDA	a framework for the design space exploration of software-defined radio applications	2010	-2.313352173725787	13.42120657568957	2706799
2707259	EDA	mogac: a multiobjective genetic algorithm for the co-synthesis of hardware-software embedded systems	1997	-1.8538635914413228	13.842627842314393	2707286
2707379	Theory	a programmable pipelined queue for approximate string matching	2005	-1.7111636542297413	13.536736405202308	2707406
2707410	EDA	application-specific 3d network-on-chip design using simulated allocation	2010	-2.2541152266669484	14.869617078267007	2707437
2707653	Arch	enabling fast and accurate emulation of large-scale network on chip architectures on a single fpga	2015	-1.8697411341401668	14.36974849688298	2707680
2708075	EDA	thermal modeling and analysis of 3d multi-processor chips	2010	-2.8472601281686	14.515606681026538	2708102
2709032	HPC	temperature- and bus traffic- aware data placement in 3d-stacked cache	2010	-1.6887168208119925	14.982541002298975	2709059
2709948	EDA	tutorial t7a: techniques for network-on-chip (noc) design and test	2014	-3.081105474079484	14.329100102289548	2709975
2710088	EDA	a fully data-driven reconfigurable architecture with very coarse-grained execution units	2009	-2.5447176900873094	13.387364439609243	2710115
2710211	EDA	a self-adaptive extensible embedded processor	2007	-1.7036369678010388	13.217039454017794	2710238
2710593	EDA	a high performance synthesisable unsymmetrical reconfigurable fabric for heterogeneous finite state machines	2005	-2.6842489562319396	13.3033157534504	2710620
2712027	EDA	application-specific clustered vliw datapaths: early exploration on a parameterized design space	2002	-1.7188734935932335	13.346847009523973	2712054
2712521	Arch	configurable memory systems for embedded many-core processors	2016	-1.5357562922367332	13.751908506725519	2712548
2712893	ML	content-addressable and associative memory	1992	-1.990885639571889	13.826956417448153	2712920
2714738	EDA	power estimation for architectural exploration of hw/sw communication on system-level buses	1999	-2.1480690283375465	14.010967733073954	2714765
2716316	Arch	heterogeneous and inexact: maximizing power efficiency of edge computing sensors for health monitoring applications	2018	-2.5553716160588182	14.430130155012026	2716343
2716363	EDA	a dedicated monitoring infrastructure for multicore processors	2011	-1.4594995026337456	14.797181719076988	2716390
2716811	HPC	simulated and measured performance evaluation of risc-based soc platforms in network processing applications	2007	-1.6310348219424189	13.851668178167749	2716838
2717032	Arch	heterogeneous multi-processor coherent interconnect	2013	-2.2982349805704034	13.895874803611513	2717059
2717781	EDA	research and design of on-board dynamic reconfigurable router	2009	-2.2111445864424493	14.537272877960405	2717808
2719443	EDA	an on chip network inside a fpga for run-time reconfigurable low latency grid communication	2009	-1.9516656878808396	13.971231792895527	2719470
2720961	EDA	a text-compression-based method for code size minimization in embedded systems	1999	-1.651983861310456	13.422375291842199	2720988
2721305	Embedded	evolutionary approximation of software for embedded systems: median function	2015	-1.9340028441625088	13.609292254788375	2721332
2721367	EDA	contrasting laser power requirements of wavelength-routed optical noc topologies subject to the floorplanning, placement, and routing constraints of a 3-d-stacked system	2017	-3.127541838231299	14.633431047860089	2721394
2722074	EDA	optimal partition with block-level parallelization in c-to-rtl synthesis for streaming applications	2013	-1.4956399980256052	13.290676561519108	2722101
2722427	Mobile	a power metric for mobile systems	1996	-2.9842403564539346	13.763083848491473	2722454
2722799	Arch	nanomesh: an asynchronous kilo-core system-on-chip	2013	-2.2547597621736233	14.54928659207465	2722826
2723941	EDA	multi-swarm based noc configuration and synthesis	2018	-2.3425304183648743	14.754927445826393	2723968
2724786	Embedded	reconfigurable real-time address trace compressor for embedded microprocessors	2003	-1.6450722956949173	13.436084723758697	2724813
2725256	EDA	memory system connectivity exploration	2002	-1.929476983493701	13.897650196254931	2725283
2726535	Arch	a power model for register-sharing structures	2008	-1.534887362920694	13.604063515263801	2726562
2726538	EDA	power characteristics of asynchronous networks-on-chip	2011	-2.650986030591185	15.06302682386386	2726565
2727240	Arch	function-level processor (flp): a high performance, minimal bandwidth, low power architecture for market-oriented mpsocs	2014	-2.0297230950979324	13.751327353217759	2727267
2727517	EDA	the design and experiments of a sid-based power-aware simulator for embedded multicore systems	2015	-1.7629849183386377	13.622510260945607	2727544
2727659	EDA	a new hardware routing accelerator for multi-terminal nets	2009	-2.789478715928827	14.730249025281221	2727686
2727674	Arch	thermal-aware, heterogeneous materials for improved energy and reliability in 3d pcm architectures	2017	-1.5821010363035717	14.939451738261509	2727701
2728734	EDA	an analytical approach for sizing of heterogeneous multiprocessor flexible platforms for iterative demapping and channel decoding	2012	-2.346811125365338	13.479442328600573	2728761
2729014	EDA	opal: a multi-layer hybrid photonic noc for 3d ics	2011	-2.7053007693822533	15.006717998512805	2729041
2729078	EDA	a clustering-based scheme for concurrent trace in debugging noc-based multicore systems	2012	-1.7616363526968244	14.799311019206247	2729105
2730011	HPC	fault tolerance in distributed neural computing	2015	-2.8903196857492555	13.389645969019568	2730038
2730395	HPC	a new-generation parallel computer and its performance evaluation	2000	-2.206590099475052	14.717943357945973	2730422
2730538	EDA	pareto based multi-objective mapping ip cores onto noc architectures	2006	-2.1649292626864507	14.451060118623252	2730565
2730990	EDA	empower: fpga based rapid prototyping of dynamic power management algorithms for multi-processor systems on chip	2012	-1.5895891621462328	13.577336139333074	2731017
2731330	Arch	many-core architecture for ntc: energy efficiency from the ground up	2016	-2.3494239812316935	14.304719315178273	2731357
2731744	Arch	future system and memory architectures: transformations by technology and applications	2011	-2.7243889405961506	13.301782663238818	2731771
2732332	Arch	design and simulation of a serial-link interconnection network for a massively parallel computer system	1994	-1.788801137346098	13.72162071969038	2732359
2732601	Arch	swiftnoc: a reconfigurable silicon-photonic network with multicast-enabled channel sharing for multicore architectures	2017	-2.5914815003498397	14.982152826060492	2732628
2732990	EDA	hydra: heterodyne crosstalk mitigation with double microring resonators and data encoding for photonic nocs	2018	-3.1497634095685716	15.008836658804196	2733017
2733595	EDA	on-the-field test and configuration infrastructure for 2-d-mesh nocs in shared-memory many-core architectures	2014	-3.2498051864445867	13.97842964417415	2733622
2733942	Arch	nuva: architectural support for runtime verification of parametric specifications over multicores	2015	-1.5400336246247175	13.984056889153635	2733969
2733958	EDA	neu-noc: a high-efficient interconnection network for accelerated neuromorphic systems	2018	-2.1779137426767687	15.106134989739427	2733985
2734140	Arch	photonic networks-on-chip: opportunities and challenges	2008	-2.836620751579656	14.746740588215413	2734167
2734489	EDA	design of high-performance system-on-chips using communication architecture tuners	2004	-2.032457640442552	14.514763779596699	2734516
2734922	EDA	kinca: an infiniband host channel adapter based on dual processor cores	2003	-2.370321788350134	14.155880142653219	2734949
2736551	EDA	power consumption model for partial and dynamic reconfiguration	2012	-1.5253741451518354	13.897666220127675	2736578
2736925	Robotics	techniques for energy minimization of communication pipelines	1998	-2.1824716465095286	14.26214012171568	2736952
2737059	EDA	asynchronous functional coupling for low power sensor network processors	2007	-2.6733350446525037	13.863609992774393	2737086
2737240	EDA	network-on-chip based mpsoc architecture for k-mean clustering algorithm	2016	-1.872596708475037	14.02236285072862	2737267
2738324	Robotics	systematic analysis of the decoding delay on mvc decoders	2012	-2.157343457534904	14.585394848049901	2738351
2740858	Arch	impact of data serialization over tsvs on routing congestion in 3d-stacked multi-core processors	2016	-2.426271723412256	15.10307899870312	2740885
2741055	PL	application-specific topology generation algorithms for network-on-chip design	2012	-2.279003872490984	14.752495264504402	2741082
2741151	EDA	cooperation between distributed power modules for soc power management	2016	-3.2895587278529312	14.403978286066105	2741178
2741249	EDA	a dynamically reconfigurable packet-switched network-on-chip	2006	-2.164080582381472	14.832303682925515	2741276
2742146	EDA	an energy efficient 32nm 20 mb l3 cache for intel® xeon® processor e5 family	2012	-2.951223713712936	14.09446837260317	2742173
2742325	EDA	a multilayer nanophotonic interconnection network for on-chip many-core communications	2010	-2.804041378261234	14.82447119601115	2742352
2742470	HPC	towards a more fault resilient multigrid solver	2015	-2.6041739895136544	14.237001640319376	2742497
2744267	Arch	storage class memory: technology, systems and applications	2009	-3.3578225674880997	13.293307668627826	2744294
2744271	Arch	photonic crystal $$4{\times }4$$ 4×4 dynamic hitless routers for integrated photonic nocs	2018	-3.27655850027238	14.75310261041546	2744298
2746276	EDA	a modular shared l2 memory design for 3-d integration	2015	-2.398337513024017	14.56288585307852	2746303
2746464	EDA	of gates and wires	2004	-3.1916351936819503	13.33617386325994	2746491
2746563	EDA	new parallelization and convergence results for nc: a negotiation-based fpga router	2000	-1.9915697591129489	14.47857025939144	2746590
2746667	EDA	session 4 overview: digital processors	2016	-2.902320463394493	13.988635103729699	2746694
2747256	Arch	mesh-based many-core performance under process variations: a core yield perspective	2009	-3.3024169027322268	14.603884916484466	2747283
2749100	HPC	event-driven configuration of a neural network cmp system over an homogeneous interconnect fabric	2011	-1.7011999246022655	13.247505111433673	2749127
2749107	EDA	using shadow pointers to trace c pointer values in fpga circuits	2015	-2.734530838190865	13.682838887849591	2749134
2749315	EDA	method for dynamic power monitoring on fpgas	2014	-2.5828858366163465	13.285391593429846	2749342
2749405	EDA	the kill rule for multicore	2007	-2.1530131996407538	13.644883299631381	2749432
2749667	Arch	cardio: cmp adaptation for reliability through dynamic introspective operation	2014	-3.172596003702781	14.11003809597802	2749694
2749713	EDA	a scheduling and partitioning scheme for low power circuit operating at multiple voltages	2003	-1.7205154640398317	14.154782549595273	2749740
2749864	Mobile	a multi-protocol baseband modem processor for a mobile rfid reader	2006	-3.1684466978983057	14.716707903212425	2749891
2749977	EDA	a cache design for high performance embedded systems	2005	-2.024052969853418	14.224983280505354	2750004
2751558	EDA	run-time partial reconfiguration speed investigation and architectural design space exploration	2009	-1.5575552974876263	13.613631724998513	2751585
2752478	EDA	power-efficient reconfiguration control in coarse-grained dynamically reconfigurable architectures	2008	-2.099205074326044	13.205742458716932	2752505
2754352	Visualization	performance evaluation of the av codec on a low-power spxk5sc dsp core	2005	-2.066896986062005	13.642304678281565	2754379
2755098	Metrics	multilevel simulation of nonfunctional properties by piecewise evaluation	2014	-1.7799270417994395	15.09809754732004	2755125
2755149	EDA	on-chip bus modeling for power and performance estimation	2007	-2.4636530299981123	14.325039519751714	2755176
2755552	EDA	fpga startup through sequential partial and dynamic reconfiguration	2010	-2.72613987847072	14.14358023616946	2755579
2756320	EDA	multi-objective mapping for noc architectures	2007	-1.7938258796936946	13.461548029543554	2756347
2756347	Arch	exascale fault tolerance challenge and approaches	2018	-3.0900911888883087	13.284831376536255	2756374
2758860	EDA	optimize asynchronous storage technology for segmentation in a 40gbit/s optical transport network (otn)	2017	-2.2914447791517136	14.330972274025324	2758887
2759058	EDA	computing-in-memory with spintronics	2018	-1.4926829254718983	13.657535453257749	2759085
2759138	EDA	an area-efficient partially reconfigurable crossbar switch with low reconfiguration delay	2012	-2.6024400621115045	14.603003715120074	2759165
2759177	EDA	mpsocsim: an extended ovp simulator for modeling and evaluation of network-on-chip based heterogeneous mpsocs	2015	-2.2254690511554034	13.4063831484216	2759204
2759410	EDA	accurate power estimation of hardware co-processors using system level simulation	2009	-2.357842852506538	13.386481677660804	2759437
2760043	EDA	architecture level power-performance tradeoffs for pipelined designs	2007	-2.488490277013048	13.349040489993035	2760070
2760369	Arch	the pentium processor-90/100, microarchitecture and low power circuit design	1995	-2.8285576770986616	13.25658383781118	2760396
2762905	EDA	hw/sw partitioning using discrete particle swarm	2007	-1.8489727301720336	13.737911387764774	2762932
2763193	Arch	reducing interconnect cost in noc through serialized asynchronous links	2007	-2.3819707374346257	14.674893851109305	2763220
2764452	Arch	comparison of synthesized bus and crossbar interconnection architectures	2003	-2.2540474605705523	14.78890071084192	2764479
2765452	EDA	high-level software energy macro-modeling	2001	-2.0648823257395588	13.471220197209645	2765479
2765514	Arch	scm: secure code memory architecture	2017	-1.9771929328607558	13.722443109508948	2765541
2766447	EDA	estimation of optimized energy and latency constraints for task allocation in 3d network on chip	2014	-2.005845394359337	14.491522957642207	2766474
2767889	EDA	busmesh noc: a novel noc architecture comprised of bus-based connection and global mesh routers	2010	-2.164344783093032	14.990660831041096	2767916
2768119	EDA	design and implementation of fpga router for efficient utilization of heterogeneous routing resources	2005	-2.360354883451853	14.726766699657226	2768146
2771090	EDA	cycle-accurate simulation of energy consumption in embedded systems	1999	-3.1167824162472897	13.526240870642786	2771117
2771463	Arch	scalable architecture for soc video encoders	2006	-2.033784629381449	13.273194175073874	2771490
2772602	EDA	editorial: special issue on dynamically adaptable embedded systems	2004	-1.964806224663857	13.249262604631696	2772629
2772669	EDA	on-line synthesis for partially reconfigurable fpgas	2005	-1.9628848826549083	13.470618213081679	2772696
2772793	Embedded	implementation of component based wireless communication protocol for sdr at	2007	-2.597082042276224	13.70731399679085	2772820
2774010	EDA	energy-efficient fault tolerance approach for internet of things applications	2016	-1.4475659826629996	15.081767338303766	2774037
2774134	EDA	special issue on on-chip parallel and network-based systems	2015	-2.471937416943484	13.209155550987957	2774161
2774543	Arch	thermal modeling, characterization and management of on-chip networks	2004	-2.4454741296452203	14.885206785944268	2774570
2774653	EDA	system-level power-performance trade-offs in bus matrix communication architecture synthesis	2006	-2.3306319267374525	13.746808299184305	2774680
2774725	EDA	architecture and application-aware management of complexity of mapping multiplication to fpga dsp blocks in high level synthesis	2014	-1.9959640138994412	13.275194770596896	2774752
2774993	Vision	a novel bus transfer mode (as transfer) and a performance evaluation methodology	2016	-2.190609160178387	13.302395972130801	2775020
2774994	EDA	low power hardware-software partitioning algorithm for heterogeneous distributed embedded systems	2006	-1.5738204432826408	14.732529392037874	2775021
2775398	EDA	module assignment for low power	1996	-2.2187093314715822	13.260492570706827	2775425
2775725	Arch	domain specific architecture for next generation wireless communication	2010	-1.9794341056209062	13.397637701965044	2775752
2775931	EDA	bmsyn: bus matrix communication architecture synthesis for mpsoc	2007	-2.463089318875269	14.560417603775067	2775958
2776863	EDA	an energy-aware design methodology based on kernel optimisations	2014	-1.700856480601994	13.740641067837164	2776890
2778856	EDA	myth busters: microprocessor clocking is from mars, asics clocking is from venus	2011	-3.3339140268527903	14.077540496915104	2778883
2779805	HPC	fault detection and tolerance mechanisms for future 1000 core systems	2013	-3.160742268400746	13.943109321512818	2779832
2780022	EDA	embedded soc resource manager to control temperature and data bandwidth	2007	-2.081377006416149	14.313416066966985	2780049
2780657	EDA	parallel implementation of a cut and paste maze routing algorithm	1993	-2.5399253973056717	13.837870157422127	2780684
2780879	EDA	playing the trade-off game: architecture exploration using coffeee	2009	-1.959789000647084	13.406353915829635	2780906
2781816	EDA	silicon-aware distributed switch architecture for on-chip networks	2013	-2.5987446475999905	15.053491382201809	2781843
2781935	EDA	a flexible datapath interconnect for embedded applications	2007	-2.323275059668004	13.595211808165393	2781962
2783146	EDA	design of a switch for network on chip applications	2003	-2.7953380120809164	14.607250806745473	2783173
2783196	Arch	guest editorial: special section on new software/hardware paradigms for error-tolerant multimedia systems	2013	-1.8383839528105543	13.862493247875856	2783223
2783832	Arch	performance evaluation of probe-send fault-tolerant network-on-chip router	2007	-2.3298284262579387	15.067862454501658	2783859
2783919	EDA	early exploration for platform architecture instantiation with multi-mode application partitioning	2013	-2.397742505910504	13.554405624721634	2783946
2783995	Arch	hardware-modulated parallelism in chip multiprocessors	2005	-3.1256432774781113	14.262914316666107	2784022
2784450	EDA	a survey of system level power management schemes in the dark-silicon era for many-core architectures	2018	-3.2513905531670484	14.178212962550152	2784477
2785407	Arch	performance and power analysis of globally asynchronous locally synchronous multiprocessor systems	2006	-2.0839021345817845	14.428593618241418	2785434
2785875	EDA	guest editorial: low-power electronics and design	2002	-3.1706252878312524	13.857068406075086	2785902
2786179	EDA	4.1 14nm 6th-generation core processor soc with low power consumption and improved performance	2016	-3.0011004014157203	13.750369545118295	2786206
2786293	EDA	hyperspaceflow: a system-level design methodology for smart space	2016	-1.7807767976301982	14.157696589521649	2786320
2786891	EDA	cross-layer floorplan optimization for silicon photonic nocs in many-core systems	2016	-2.8957474245108465	14.851570994462216	2786918
2787057	Arch	pipelined multi-queue management in a vlsi atm switch chip with credit-based flow-control	1997	-2.2307522976888654	15.099530961008652	2787084
2788009	EDA	accurate asynchronous network-on-chip simulation based on a delay-aware model	2010	-2.4247500294400486	14.73312403783469	2788036
2788199	Arch	a performance-correctness explicitly-decoupled architecture	2008	-3.304895741564396	14.22037074907875	2788226
2788774	EDA	system-level bus-based communication architecture exploration using a pseudoparallel algorithm	2009	-2.2268165627196144	13.476447490331932	2788801
2788976	HPC	pepcp: a power-efficient parallel coherence protocol for large-scale network-on-chip	2011	-1.8495870180107956	15.064747654027038	2789003
2791304	EDA	artificial bee colony based mapping for application specific network-on-chip design	2011	-2.1620660270864778	14.61125494203397	2791331
2791385	Arch	challenges of high-capacity dram stacks and potential directions	2018	-2.673692927087389	14.260512114920518	2791412
2791648	EDA	configurable on-line global energy optimization in multi-core embedded systems using principles of analog computation	2006	-2.241619402766783	14.80124829764268	2791675
2791840	HPC	extending algorithm-based fault tolerance to tolerate fail-stop failures in high performance distributed environments	2008	-1.6802709461416536	14.415564496905816	2791867
2792168	HPC	an energy aware mass memory unit for small satellites using hybrid architecture	2017	-2.508548161253217	13.256691714009634	2792195
2792436	EDA	exploration of pipelined fpga interconnect structures	2004	-2.970806025752736	13.45102121752697	2792463
2793253	HPC	l1–l2 interconnect design methodology and arbitration in 3-d ic multicore compute clusters	2014	-2.4820606315147646	14.416433984892855	2793280
2793257	EDA	an inter-fpga communication bus with error detection and dynamic clock phase adjustment	2015	-2.262733454486713	13.9713179992626	2793284
2793993	EDA	power optimization for application-specific networks-on-chips: a topology-based approach	2009	-2.2762970261959516	14.909821212842207	2794020
2795633	EDA	energy- and performance-driven noc communication architecture synthesis using a decomposition approach	2005	-2.0927527614642742	13.47105904776035	2795660
2796072	HPC	peach: a multicore communication system on chip with pci express	2011	-1.608652727622074	13.728362614785485	2796099
2796860	EDA	noc monitoring: impact on the design flow	2006	-2.6190778267977923	13.916933016469306	2796887
2797980	Arch	performance evaluation of copper and graphene nanoribbons in 2-d noc structures	2017	-2.5228190434811086	15.096834457289276	2798007
2798438	Arch	self-adaptive mechanism for cache memory reliability improvement	2010	-2.105458102987091	13.99488400167588	2798465
2799509	EDA	floorplanning-aware design space exploration for application-specific hierarchical networks on-chip	2011	-2.2592842224910297	15.107844118372268	2799536
2799625	EDA	system-level performance evaluation of reconfigurable processors	2005	-1.5446240074748476	13.476566404528226	2799652
2799674	EDA	mhynesys ii: multi-stage hybrid network on chip synthesis for next generation 3d ic manycore	2013	-3.2008123130436146	14.079023321382124	2799701
2800750	EDA	efficient place and route for pipeline reconfigurable architectures	2000	-2.2984848830795794	13.645528224728716	2800777
2803534	Arch	analyzing the scalability of simd for the next generation software defined radio	2008	-1.7138457421173094	13.600789359048234	2803561
2804639	EDA	an asynchronous 2d-torus network-on-chip using adaptive routing algorithm	2016	-2.5814012964698434	14.859847890197079	2804666
2804851	EDA	application of formal methods for design space exploration and refinement	2013	-1.5287333465349435	13.551914122156976	2804878
2805005	Arch	a heat dissipation tutorial for wearable computers	1998	-2.8543414035273966	14.65645749862206	2805032
2805114	EDA	an mpsoc performance estimation framework using transaction level modeling	2007	-1.9454656622940203	13.548410928814626	2805141
2807743	EDA	architecture and operating system support for two-dimensional runtime partial reconfiguration	2010	-2.563767180799967	13.22891693147259	2807770
2808072	EDA	mapping and scheduling of parallel c applications with ant colony optimization onto heterogeneous reconfigurable mpsocs	2010	-1.4953332020574446	13.768133314840473	2808099
2808200	EDA	integrated functional partitioning and synthesis for low power distributed systems of systems-on-a-chip	2005	-1.8447752090604863	13.607423614247015	2808227
2809361	EDA	gmip: a novel optical interconnect gridded memory service protocol	2008	-1.9533078531942976	14.767246674962347	2809388
2809752	Arch	a hardware accelerator for computing an exact dot product	2017	-2.9096370954499466	13.723231563113934	2809779
2811760	EDA	a fast reconfigurable 2d hw core architecture on fpgas for evolvable self-adaptive systems	2011	-2.0030536142913653	13.296179085742411	2811787
2813341	EDA	gsnoc — the comprehensive design platform for 3-dimensional networks-on-chip based many core embedded systems	2013	-2.087911674022608	13.247947503444307	2813368
2815186	EDA	memory modeling for system synthesis	1998	-2.7371088857545303	14.450826401934435	2815213
2815222	EDA	timing-constrained minimum area/power fpga memory mapping	2013	-1.832690724768833	13.991461231629234	2815249
2815241	DB	task allocation strategies for fpga based heterogeneous system on chip	2017	-1.5593386742116595	14.06839042224748	2815268
2817143	EDA	the circuit design of the synergistic processor element of a cell processor	2005	-3.2667467562201686	13.558611283500204	2817170
2818526	EDA	towards high-performance and power-efficient optical nocs using silicon-in-silica photonic components	2015	-2.8998736971097774	14.866147263362011	2818553
2818666	Arch	low-power application-specific processor for fft computations	2011	-2.0442610039967506	13.227932342458544	2818693
2818814	EDA	mtnet: design of a wireless test framework for heterogeneous nanometer systems-on-chip	2008	-3.1569744003624542	14.526851628772018	2818841
2818847	Arch	simulating siscape: a parallel cmp architecture	2008	-2.8997646380544646	13.73339658445945	2818874
2818892	EDA	thermal-aware fault-tolerant system design with coarse-grained reconfigurable array architecture	2010	-2.787666323784056	13.820766182572784	2818919
2819452	EDA	a reconfigurable on-die traffic generator in 45nm cmos for a 48 ia-32 core network-on-chip	2012	-2.9486039099278694	14.522993924023414	2819479
2819692	Embedded	a scalable framework for defect isolation of dna self-assemlbled networks	2007	-3.0091104441261383	15.079775381494734	2819719
2820367	EDA	emulation-based transient thermal modeling of 2d/3d systems-on-chip with active cooling	2009	-3.2338811683734785	13.818451198312705	2820394
2820780	Embedded	energy modelling of embedded multimedia streaming applications with gstreamer on heterogeneous mpsoc	2012	-1.4299966766862415	13.274995228847967	2820807
2821183	Vision	self-diagnosis, reconfiguration and recovery in the dynamical reconfigurable multiprocessor systemn damp	1991	-2.32613172904356	14.258089462881973	2821210
2822605	EDA	selective abstraction and stochastic methods for scalable power modelling of heterogeneous systems	2016	-2.036060202150286	13.312018376650329	2822632
2824056	Arch	modeling energy-time trade-offs in vlsi computation	2012	-1.8420217091999251	14.345808865124654	2824083
2826028	Arch	low-power reconfigurable network architecture for on-chip photonic interconnects	2009	-2.4714840045507267	14.955097676838589	2826055
2826404	EDA	a temperature and reliability oriented simulation framework for multi-core architectures	2012	-2.2576516393308133	13.54249640319972	2826431
2826474	EDA	a highly scalable gals crossbar using token ring arbitration	2007	-3.0838121719394933	14.161738083959749	2826501
2827057	EDA	high-quality isa synthesis for low-power cache designs in embedded microprocessors	2006	-1.9959686896998816	13.659871977768743	2827084
2827304	Arch	a time of change	1971	-3.1545350187095673	13.351537967043107	2827331
2827435	Arch	event-driven configuration of a neural network cmp system over a homogeneous interconnect fabric	2009	-1.7137464650694116	13.2346815816792	2827462
2828902	EDA	an efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network configuration	2004	-2.151581852735208	14.841214886557742	2828929
2829213	EDA	design of fpga interconnect for multilevel metallization	2003	-2.919992825541036	14.85914640579884	2829240
2829246	EDA	future processors: flexible and modular	2005	-1.8502784184458343	13.538699519393909	2829273
2831061	EDA	reducing power consumption for dynamically reconfigurable processor array with partially fixed configuration mapping	2010	-3.084195130181438	13.726300351047795	2831088
2832099	ML	overcoming and analyzing the bottleneck of interposer network in 2.5d noc architecture	2016	-2.640089966324901	14.937729491355526	2832126
2833895	EDA	a low power architecture for aer event-processing microcontroller	2017	-2.8911861333915048	14.047918957057801	2833922
2834293	EDA	a dynamically reconfigurable communication architecture for multicore embedded systems	2012	-2.3393780339732118	15.091973565722034	2834320
2835587	EDA	self rerouting of dynamically reconfigurable sram-based fpgas	2017	-2.286394823684991	13.483622124298382	2835614
2835752	Arch	configurable fast cycle-approximate timing estimation for instruction-level emulators	2017	-1.7345757423355632	13.230593238532586	2835779
2837086	Arch	dvas: dynamic voltage accuracy scaling for increased energy-efficiency in approximate computing	2015	-2.2728117008114315	14.380925595489352	2837113
2837094	EDA	a new framework for power estimation of embedded systems	2005	-1.9121018873774085	13.298450648276198	2837121
2837557	Arch	a case for packageless processors	2018	-2.0049779982886458	14.141396717022527	2837584
2837887	Arch	ultrasmall: a tiny soft processor architecture with multi-bit serial datapaths for fpgas	2015	-1.9713979621871291	13.668619990983979	2837914
2837932	Arch	three-dimensional stacked nanophotonic network-on-chip architecture with minimal reconfiguration	2014	-2.597723722080409	15.022035690867725	2837959
2838035	EDA	shapes:: a tiled scalable software hardware architecture platform for embedded systems	2006	-1.7559436736621008	13.476995314449715	2838062
2838226	EDA	emulation of an asic power and temperature monitoring system (etpmon) for fpga prototyping	2017	-1.4899062345813774	14.582309431692655	2838253
2838324	EDA	modeling considerations for the hardware-software co-design of flexible modern wireless transceivers	2016	-2.2069703138250336	13.537386594150382	2838351
2838779	EDA	wave-pipelined 2-slot time division multiplexed (wp/2-tdm) routing	2005	-3.2242398024661534	14.672018769084902	2838806
2838856	EDA	synthesis algorithm for application-specific homogeneous processor networks	2009	-1.72469120082843	13.327963501535304	2838883
2839267	EDA	automotive low power technology for iot society	2015	-2.7341003257535323	14.502400792395733	2839294
2839412	HPC	a new parallel recomputing code design methodology for fast failure recovery	2013	-1.709525074988849	14.154775919370024	2839439
2839820	Arch	microarchitectural wire management for performance and power in partitioned architectures	2005	-1.7040951652392264	14.719009325879226	2839847
2840711	EDA	a path analysis based partitioning for time constrained embedded systems	1998	-1.744461611801453	13.547578086859325	2840738
2841957	EDA	non-instruction fetch-based architecture reduces almost 100 percent of the dynamic power and energy	2010	-1.5873957956264988	14.202901245452836	2841984
2842705	Theory	towards an optimized multi fpga architecture with stdm network: a preliminary study	2018	-1.6019734671584902	13.408458053191252	2842732
2843155	Arch	resource efficient communication in network-based reconfigurable on-chip systems	2012	-1.4445681859070332	13.38922184345839	2843182
2843557	EDA	fpga based distributed self healing architecture for reusable systems	2009	-3.1469682634768845	13.698100853751313	2843584
2844098	EDA	development of a next generation ubiquitous processor chip	2011	-3.0189377623144815	13.30791313904531	2844125
2844871	Arch	selecting representative benchmark inputs for exploring microprocessor design spaces	2013	-2.285250100581282	13.245092182291865	2844898
2845486	Arch	subword-parallel vliw architecture exploration for multimode software defined radio	2006	-2.2918558221862075	13.504172113247693	2845513
2846194	Arch	evaluation of compact high-throughput reconfigurable architecture based on bit-serial computation	2008	-2.5478788973697437	13.957992282795825	2846221
2846368	Mobile	wireless sensor networks: a power-scalable motion estimation ip for hybrid video coding	2003	-2.2248036227414123	13.452409268296313	2846395
2847380	Embedded	guest editorial: introduction to the special issue on software and compilers for embedded systems	2007	-2.739145659272592	13.522204728416295	2847407
2847901	Arch	exploring the scalability and performance of networks-on-chip with deflection routing in 3d many-core architecture	2016	-2.573091607192067	14.912125920483806	2847928
2848253	Arch	data-centric computing frontiers: a survey on processing-in-memory	2016	-1.7575117588852551	13.797500210902582	2848280
2848740	EDA	combined simulator statistics and block code sampling to study performance enhancement of microarchitecture	2005	-2.677105760969322	13.26885683079026	2848767
2849611	OS	tackling computation uncertainty through fine-grained and predictable execution adaptivity in multicore systems	2010	-3.217074668666333	14.241465731714499	2849638
2851926	HPC	compiler directed network-on-chip reliability enhancement for chip multiprocessors	2010	-3.0331454773497493	14.63494406108159	2851953
2853117	EDA	network-on-chip modeling for system-level multiprocessor simulation	2003	-2.1179298888734173	14.178302993595693	2853144
2853507	HPC	fault-tolerant distributed systems in hardware	2015	-2.1193901803844484	14.375838316742431	2853534
2854210	Arch	enabling noc performance improvement using a fault tolerance mechanism	2015	-2.987522231350583	14.948838628365795	2854237
2854471	AI	searching with a corrupted heuristic	2016	-1.6227867220444294	14.299652723926428	2854498
2854490	EDA	soc design point selection for dynamic adaptation under continuously varying throughput constraints	2007	-1.7389137839338138	14.211508635966982	2854517
2854497	EDA	register binding based power management for high-level synthesis of control-flow intensive behaviors	2002	-1.7019884383822212	14.417724067440036	2854524
2855324	Arch	hardware decompression techniques for fpga-based embedded systems	2009	-1.900360638075573	13.427452699754514	2855351
2855686	Arch	implementing the scale vector-thread processor	2008	-2.6241497256161312	13.395464862564356	2855713
2855774	EDA	an electronic system level design and performance evaluation for multimedia applications	2008	-2.174055853008748	13.461426457223913	2855801
2859153	Mobile	rapid prototyping of wireless physical layer modules using flexible software/hardware design flow	2015	-2.675540530636906	13.415996530477882	2859180
2859234	Arch	managing leakage for transient data: decay and quasi-static 4t memory cells	2002	-2.8762079934333173	14.639880377143069	2859261
2861075	Arch	a hybrid interconnect network-on-chip and a transaction level modeling approach for reconfigurable computing	2008	-2.190889806786421	13.896593673341064	2861102
2862398	EDA	reliable multiprocessor system-on-chip synthesis	2007	-2.9452200993662365	14.453858361862268	2862425
2862977	EDA	high-level power modeling of cplds and fpgas	2001	-2.52269809234078	13.316818783544164	2863004
2863277	EDA	compact, multilayer layout for butterfly fat-tree	2000	-2.7568130557055284	14.93624385436166	2863304
2863864	Mobile	stream processors: progammability and efficiency	2004	-2.647866819630053	13.42209986889806	2863891
2865894	Arch	a low power unified cache architecture providing power and performance flexibility (poster session)	2000	-1.557603781078538	13.85012724965983	2865921
2865991	EDA	an impact of circuit scale on the performance of 3-d stacked arithmetic units	2014	-3.0977432423239466	13.569399724441874	2866018
2866440	EDA	a 65nm dual-mode baseband and multimedia application processor soc with advanced power and memory management	2009	-2.3104372805357767	13.719006883028918	2866467
2866489	HPC	a distributed task migration scheme for mesh-based chip-multiprocessors	2011	-1.6559677778278	14.968174893704797	2866516
2867095	EDA	power profiling of embedded analog/mixed-signal systems	2010	-2.9755935030090725	13.563852763113148	2867122
2868874	Arch	finfet-based dynamic power management of on-chip interconnection networks through adaptive back-gate biasing	2009	-2.8089069269592706	14.951510326589945	2868901
2869523	EDA	instruction decoders based on pattern factorization	2015	-1.6315320762816916	13.47615919779267	2869550
2870530	EDA	dim-vex: exploiting design time configurability and runtime reconfigurability	2018	-1.9083378992781577	13.42804553410922	2870557
2870685	EDA	reducing data-memory footprint of multimedia applications by delay redistribution	2007	-1.5772820383041852	14.207882186407366	2870712
2871400	EDA	a multi-layer approach to green computing: designing energy-efficient digital circuits and manycore architectures	2012	-3.0235329019717354	14.053361327516694	2871427
2871577	EDA	helix: design and synthesis of hybrid nanophotonic application-specific network-on-chip architectures	2014	-3.2155659754051333	14.565089834309815	2871604
2872407	Arch	energy-efficient reconfigurable framework for evaluating hybrid nocs	2016	-2.4624627030208357	14.92281494032477	2872434
2872758	EDA	delay-optimal technology mapping for in-memory computing using reram devices	2016	-1.7237992962755804	14.062529294432295	2872785
2873215	EDA	an efficient soft error detection in multicore processors running server applications	2016	-3.325454047911163	14.074142231982947	2873242
2873350	EDA	hierarchical cluster assignment for coarse-grain reconfigurable coprocessors	2007	-1.5713407586019117	13.3832450384045	2873377
2875637	EDA	a markov reward model for reliable synchronous dataflow system design	2004	-2.3905374378853708	13.433912103005614	2875664
2876395	EDA	fast parallel simulation of a manycore architecture with a flit-level on-chip network model	2018	-1.7975734984515397	14.513561951360623	2876422
2879934	Theory	improving networks-on-chip performability: a topology-based approach	2011	-2.1951991096593115	14.965960303659957	2879961
2880146	EDA	design space exploration for sparse matrix-matrix multiplication on fpgas	2010	-1.838385171504672	13.846731728274262	2880173
2880619	EDA	energy optimization in 3d mpsocs with wide-i/o dram using temperature variation aware bank-wise refresh	2014	-1.4293469053478158	14.787496922093766	2880646
2880987	Arch	a methodology to evaluate memory architecture design tradeoffs for video signal processors	1998	-1.9587787715522345	13.231290821896998	2881014
2881765	EDA	communication modelling and synthesis for noc-based systems with real-time constraints	2011	-3.0038391778280564	13.511425577122711	2881792
2881872	EDA	performance analysis of different arbitration algorithms of the amba ahb bus	2004	-2.568430113675787	13.492268191063852	2881899
2882395	EDA	integrated temporal partitioning and partial reconfiguration techniques for design latency improvement	2014	-1.717227243763347	13.322005946831913	2882422
2882638	EDA	network on chip and parallel computing in embedded systems	2016	-1.9945585139233029	14.025299315501304	2882665
2882752	EDA	3-d floorplanning: simulated annealing and greedy placement methods for reconfigurable computing systems	2000	-1.4980743839701864	13.809164018551408	2882779
2884402	EDA	design and implementation of a wlan terminal using uml 2.0 based design flow	2005	-2.121405522788716	13.317487753163302	2884429
2884645	EDA	implementation of realtime and highspeed phase detector on fpga	2006	-1.957612977925948	13.281230570266356	2884672
2884716	OS	increasing the reliability of single and multi core systems with software rejuvenation and coded processing	2012	-3.0873681577066043	13.613158838042672	2884743
2884900	EDA	sim-powercmp: a detailed simulator for energy consumption analysis in future embedded cmp architectures	2007	-1.4707454929976662	14.717217754120922	2884927
2886086	Arch	run-time software monitor of the power consumption of wireless network interface cards	2004	-2.0808896261189025	14.006849645518635	2886113
2886669	Embedded	freeze-safe iot hibernation using power profile monitor based on communication-centric auto-tuning	2018	-3.0547960582727605	14.07143857992411	2886696
2886670	EDA	an analytical model for evaluating static power of homogeneous fpga architectures	2013	-2.7565837748266637	14.217990592040689	2886697
2887667	Arch	autonomous system on a chip adaptation through partial runtime reconfiguration	2008	-2.7099896427197763	13.295227837103125	2887694
2887717	Embedded	os support for adaptive components in self-aware systems	2017	-1.9505108444797368	13.676582434774751	2887744
2888111	EDA	evaluating the scalability of test buses	2013	-3.1195199325617273	13.855633026422938	2888138
2888412	EDA	a processor core synthesis system in ip-based soc design	2005	-2.3841470101195292	13.381539463452215	2888439
2888720	EDA	l4: an fpga-based accelerator for detailed maze routing	2007	-2.8229833644747337	13.49423443855319	2888747
2889354	EDA	power and area efficiency noc router design for application-specific soc by using buffer merging and resource sharing	2014	-2.2275810122305915	15.112530881079149	2889381
2889382	EDA	profiling and online system-level performance and power estimation for dynamically adaptable embedded systems	2013	-1.838391572970572	13.541808931040974	2889409
2890147	EDA	a hierarchical approach for energy efficient application design using heterogeneous embedded systems	2003	-2.100441700436015	13.565370601961858	2890174
2890700	DB	a new multi-objective hardware-software-partitioning algorithmic approach for high speed applications	2017	-1.6951316592572432	13.37923463083016	2890727
2890743	Arch	the spring scheduling co-processor: a scheduling accelerator	1993	-1.874152134410999	13.39491773833223	2890770
2891286	Arch	an trace-driven performance prediction method for exploring noc design optimization	2018	-1.6932273993714344	14.856259973367575	2891313
2891409	EDA	rapid performance and power consumption estimation methods for embedded system design	2006	-1.8633995902540788	13.457870140416588	2891436
2891699	EDA	dynamic power optimization by exploiting self-reconfiguration in xilinx spartan 3-based systems	2009	-2.0336347257385192	13.525723877025822	2891726
2891711	EDA	mapping and configuration methods for multi-use-case networks on chips	2006	-2.25099384571051	13.68415175449265	2891738
2892382	EDA	implementing tile-based chip multiprocessors with gals clocking styles	2006	-2.8885542640230906	13.628465136309144	2892409
2893642	Arch	toward a science for future noc design	2009	-3.0357738097025595	13.617062733162062	2893669
2893645	Embedded	energy-aware design of embedded memories: a survey of technologies, architectures, and optimization techniques	2003	-3.183996804715755	13.753570923959176	2893672
2894075	Arch	genetic algorithms for generating minimum path configurations	1995	-1.7858207428896178	14.803613076873345	2894102
2895075	Networks	fm-delta: fault management packet compression	2017	-1.5843677029936103	14.107520264265089	2895102
2896098	Arch	can dark silicon be exploited to prolong system lifetime?	2017	-2.8908195903851746	13.94355158835949	2896125
2896296	HPC	a novel mapping algorithm for three-dimensional network on chip based on quantum-behaved particle swarm optimization	2016	-2.233850279292852	14.656605255699768	2896323
2897060	EDA	lower-bound performance estimation for the high-level synthesis scheduling problem	1994	-1.5375664974407086	13.235147585968173	2897087
2897852	EDA	implementation of a fault-tolerant, globally-asynchronous-locally-synchronous, inter-chip noc communication bridge on fpgas	2017	-2.2907655990395783	14.203100498821545	2897879
2898704	EDA	delay and energy efficient data transmission for on-chip buses	2006	-2.914922867751629	14.908725125951259	2898731
2900615	EDA	comparison of an æthereal network on chip and a traditional interconnect for a multi-processor dvb-t system on chip	2006	-2.8263622261009207	13.761272809831905	2900642
2901330	EDA	smart core system for dependable many-core processor with multifunction routers	2010	-1.7936737834675462	14.760096813040445	2901357
2901362	EDA	elastic flow in an application specific network-on-chip	2008	-2.4836750226391056	14.964747019509868	2901389
2902348	EDA	cpnoc: on using constraint programming in design of network-on-chip architecture	2013	-1.8602352805167184	14.723612124072886	2902375
2902386	Arch	single instruction dual-execution model processor architecture	2008	-1.7643325508246983	13.206388570203938	2902413
2903108	EDA	power-aware test framework for network-on-chip	2008	-2.9928509558988288	13.597110551522865	2903135
2903605	EDA	using timing-driven inter-fpga routing for multi-fpga prototyping exploration	2016	-2.7880913124929783	13.446694639537752	2903632
2904714	Robotics	implementation of system interconnection devices using pci express	2015	-2.3734693026585205	14.408717113121645	2904741
2906699	EDA	a design-time method for building cost-effective run-time power monitoring	2017	-2.746542553991716	13.362743773502073	2906726
2907505	Robotics	a power-scalable motion estimation architecture for energy constrained applications	2003	-2.3308667453752983	13.421089527830969	2907532
2908666	EDA	comparison of a ring on-chip network and a code-division multiple-access on-chip network	2007	-2.3542277434412613	15.095781566729887	2908693
2908922	EDA	evaluating energy consumption of homogeneous mpsocs using spare tiles	2011	-2.095639410726872	14.778624914983366	2908949
2909518	EDA	micap-pro: a high speed custom reconfiguration controller for dynamic circuit specialization	2016	-1.7023261939841492	14.067842656032514	2909545
2911831	EDA	analysis and implementation of practical, cost-effective networks on chips	2005	-2.1848499246671147	15.091993151953256	2911858
2912489	EDA	codesign of energy and resource efficient contention-free network-on chip for real-time embedded systems	2018	-1.6176657545665498	15.059853675978598	2912516
2912702	EDA	dynamic run-time hw/sw scheduling techniques for reconfigurable architectures	2002	-1.5170866128293865	13.747106751443699	2912729
2912747	Arch	noc architectures for silicon interposer systems: why pay for more wires when you can get them (from your interposer) for free?	2014	-2.344090508191838	14.8446360127327	2912774
2912844	EDA	construction of dual mode components for reconfiguration aware high-level synthesis	2010	-1.9978070720654144	13.29184382770181	2912871
2914449	EDA	asif: application specific inflexible fpga	2009	-3.0439742704298265	14.616508881513205	2914476
2914831	EDA	low-power reconfigurable component utilization in a high-level synthesis flow	2011	-2.94628025553032	13.714169008432556	2914858
2914960	HPC	another trip to the wall: how much will stacked dram benefit hpc?	2015	-3.0464020620911563	13.459983107922216	2914987
2916696	EDA	resource allocation algorithms for guaranteed service in application-specific nocs	2013	-1.8672745887004951	15.105465033315141	2916723
2916879	HPC	f-sefi: a fine-grained soft error fault injection tool for profiling application vulnerability	2014	-3.295654210727148	13.857078611164415	2916906
2919067	EDA	a reliability aware application mapping onto mesh based network-on-chip	2016	-2.3341101039073218	14.91962336926578	2919094
2919075	Embedded	throughput analysis and voltage-frequency island partitioning for streaming applications under process variation	2013	-2.8616390461111405	14.488813922340311	2919102
2919538	EDA	design space exploration for reliable mm-wave wireless noc architectures	2013	-2.6348818007110397	15.096257853275047	2919565
2919705	HPC	ft-scalapack: correcting soft errors on-line for scalapack cholesky, qr, and lu factorization routines	2014	-2.211320368189668	14.22215431226444	2919732
2920492	EDA	processing-in-memory: exploring the design space	2015	-2.390771317757777	14.249433805656805	2920519
2920634	EDA	a 800 mhz system-on-chip for wireless infrastructure applications	2004	-3.044644775828997	13.907639323057325	2920661
2921659	EDA	design of 100 muw wireless sensor nodes on energy scavengers for biomedical monitoring	2007	-3.084133482591726	14.454748506169913	2921686
2922038	EDA	optimizing inter-fpga communication by automatic channel adaptation	2012	-3.065749699495485	14.581157404753812	2922065
2922813	EDA	wave pipelining for application-specific networks-on-chips	2002	-2.5646023469216344	14.72517559326266	2922840
2922941	EDA	a systematic network-on-chip traffic modeling and generation methodology	2014	-1.5933331258553929	14.431582330684874	2922968
2924723	EDA	a hybrid rf/metal clock routing algorithm to improve clock delay and routing congestion	2011	-2.732545132413978	15.05042065804276	2924750
2924898	EDA	from embedded multi-core socs to scale-out processors	2013	-2.728617452360349	13.608237957682604	2924925
2925971	EDA	service availability driven re-configurable embedded system design	2011	-1.873046481584324	13.551130961744876	2925998
2927008	Arch	a generation ahead of microprocessor: where software can drive uarchitecture to?	2004	-3.1694691425208252	13.337039876364928	2927035
2927262	EDA	validation platform for a p1394a ohci-link layer synthesizable core (with a pci bus interface)	2000	-2.4873188505017563	13.33115859205312	2927289
2928514	EDA	efficient resource utilization of fpgas	2009	-1.543307864043573	13.749228740783842	2928541
2928892	EDA	i2crf: incremental interconnect customization for embedded reconfigurable fabrics	2011	-2.021162564737021	13.2254077094887	2928919
2929064	HPC	a framework for evaluating promising power efficiency techniques in future gpus for hpc	2016	-1.9556779717777175	14.258223958867635	2929091
2929432	EDA	roadnoc: runtime observability for an adaptive network on chip architecture	2008	-1.7276429237872264	14.99286705826832	2929459
2930149	DB	a role-changeable fault-tolerant management strategy towards resilient noc-based manycore systems	2015	-3.236746360510242	14.116459070228412	2930176
2931234	EDA	evaluation of fault-tolerant routing methods for noc architectures	2011	-2.5418131608264143	15.118239026615546	2931261
2931975	EDA	novel agent-based management for fault-tolerance in network-on-chip	2007	-2.211826357214515	14.488959591950646	2932002
2932200	EDA	optimised application specific architecture generation and mapping approach for heterogeneous 3d networks-on-chip	2013	-1.823074261192625	14.892501364180255	2932227
2932390	EDA	design of a link-controller architecture for multiple serial link protocols	2010	-2.631868583690512	13.216849000969482	2932417
2932610	EDA	t(k)-sa: accelerated simulated annealing algorithm for application mapping on networks-on-chip	2012	-3.1221232840670576	13.565188857156224	2932637
2936195	EDA	architecture level optimization of 3-dimensional tree-based fpga	2014	-2.9735391561793763	14.726749428647953	2936222
2936206	EDA	code compression for embedded vliw processors using variable-to-fixed coding	2006	-1.4389264684347625	13.823274758054342	2936233
2936387	EDA	digital systems power management for high performance mixed signal platforms	2014	-3.3066861600455897	13.539854362487016	2936414
2936876	EDA	quick_hotspot: a software supported methodology for supporting run-time thermal analysis at mpsoc designs	2011	-1.8685227901956796	14.141570417063587	2936903
2936901	EDA	design space exploration and prototyping for on-chip multimedia applications	2006	-1.9854425062861767	14.10905472222897	2936928
2940897	Arch	fault-tolerance cmp architecture based on smt technology	2007	-2.86876004094374	14.061408167352967	2940924
2942631	EDA	designing a general-purpose interconnection architecture for field programmable gate arrays	2008	-2.7525681043182657	14.00957935085036	2942658
2942813	EDA	a high-performance reconfigurable computing architecture using a magnetic configuration memory	2012	-2.207117985416829	13.43387622001646	2942840
2943029	Metrics	performance-reliability tradeoff analysis for multithreaded applications	2012	-2.8653575313271737	14.084187751881338	2943056
2943795	EDA	energy estimation of peripheral devices in embedded systems	2004	-1.7687990838896193	13.771813756836682	2943822
2943944	Arch	quality programmable vector processors for approximate computing	2013	-1.4441739688080857	13.689041274214716	2943971
2944016	Embedded	rapid re-engineering of embedded real-time systems via cost-benefit analysis with k-level diagonal search	2001	-1.816085365009777	13.540155118414862	2944043
2944181	EDA	optimal mapping of program overlays onto many-core platforms with limited memory capacity	2017	-1.6731074053895498	14.19247884702796	2944208
2946591	Arch	an emulator network for simd machine interconnection networks	1979	-1.5419988390004835	13.334106369520109	2946618
2947260	Arch	a framework exploiting process variability to improve energy efficiency in fpga applications	2018	-2.6750482797112407	14.123371258517615	2947287
2947570	EDA	multi-parametric improvements for embedded systems using code-placement and address bus coding	2003	-1.8327529888793053	14.416100935991983	2947597
2947596	Robotics	distributed and dynamic map-less self-reconfiguration for microrobot networks	2013	-1.6899681351711626	14.69664600212858	2947623
2947790	HPC	hywin: hybrid wireless noc with sandboxed sub-networks for cpu/gpu architectures	2017	-1.605070345700826	14.877362997669945	2947817
2948011	EDA	metric based multi-timescale control for reducing power in embedded systems	2009	-2.841527375145791	14.116156254831452	2948038
2948204	EDA	coarse grain reconfiguration: power estimation and management flow for hybrid gated systems	2016	-2.464768723425407	13.397847463465814	2948231
2948673	HPC	design of a 2 × 2 fault-tolerant switching element	1982	-2.168398417215367	13.856505919274651	2948700
2949783	Arch	design tradeoffs for embedded network processors	2002	-1.7171566682296453	13.52915846314568	2949810
2950432	EDA	the (low) power of less wiring: enabling energy efficiency in many-core platforms through wireless noc	2015	-2.700011762243611	14.949331061628255	2950459
2952724	EDA	integrating physical constraints in hw-sw partitioning for architectures with partial dynamic reconfiguration	2006	-1.5788673490196463	13.596812609575741	2952751
2953258	Metrics	peds: a parallel error detection scheme for tcam devices	2009	-3.317134286143033	14.4058452575794	2953285
2953490	EDA	instruction-based voltage scaling for power reduction in simd mpsocs	2011	-1.5245143029646362	14.460084453503356	2953517
2953880	DB	is the post-turing ict sustainable?	2012	-3.2376009280880007	13.327177075329788	2953907
2955042	EDA	characterization of a reconfigurable free-space optical channel for embedded computer applications with experimental validation using rapid prototyping technology	2007	-2.9222330462691195	14.994712251324973	2955069
2955168	EDA	methodology for adapting on-chip interconnect architectures	2014	-2.2107420145168186	14.860174839270947	2955195
2955610	Arch	self-timed meshes are faster than synchronous	1997	-3.072760459197963	14.981471495020369	2955637
2955929	EDA	polaris: a system-level roadmap for on-chip interconnection networks	2006	-2.8709261827205723	13.502777953014315	2955956
2956346	Arch	reconfigurable stt-nv lut-based functional units to improve performance in general-purpose processors	2014	-1.8962455446467519	14.447055932785801	2956373
2956483	Embedded	fnocee: a framework for noc evaluation by fpga-based emulation	2015	-2.0513131642733478	14.619782417804446	2956510
2956802	EDA	a novel heterogeneous fpga architecture based on memristor-transistor hybrid approach	2016	-2.4058116729085164	13.590304675500658	2956829
2957046	Robotics	implementation of a power-aware dynamic fault tolerant mechanism on the ubichip platform	2010	-2.478221432652146	13.421682186139224	2957073
2958351	Arch	bladecenter processor blades, i/o expansion adapters, and units	2005	-2.291420655339488	13.479629272955895	2958378
2959160	EDA	a resource-efficient network interface supporting low latency reconfiguration of virtual circuits in time-division multiplexing networks-on-chip	2017	-2.0526497105679633	14.599850644714355	2959187
2959508	Arch	reducing power while increasing performance with supercisc	2006	-1.5741634376569462	13.756107452220226	2959535
2960024	Arch	ccnoc: specializing on-chip interconnects for energy efficiency in cache-coherent servers	2012	-2.19333175543945	14.798912381904044	2960051
2960415	HPC	an algorithm-based recovery scheme for extreme scale computing	2011	-2.170561906042822	14.222557546174526	2960442
2961307	EDA	future challenges in the development of real-time high performance embedded systems	1998	-2.815904209317062	13.538079407293615	2961334
2962514	EDA	communication-aware module placement for power reduction in large fpga designs	2018	-2.1083029993669204	13.698166742889454	2962541
2962805	EDA	combined architecture and hardening techniques exploration for reliable embedded system design	2011	-1.8058816044958392	13.409993970014954	2962832
2963938	EDA	automatic timing granularity adjustment for host-compiled software simulation	2012	-1.7094899228744276	13.58240727056256	2963965
2964311	EDA	a layout-aware analysis of networks-on-chip and traditional interconnects for mpsocs	2007	-2.950104075140875	14.099718741485395	2964338
2964791	Arch	architecture of queued-free crossbar for on-chip networks	2010	-2.131672105638512	14.30636785416042	2964818
2964957	EDA	communication-aware branch and bound with cluster-based latency-constraint mapping technique on network-on-chip	2016	-1.8912716596008208	14.68658664659602	2964984
2965964	Arch	energy aware synthesis of application kernels through composition of data-paths on a cgra	2017	-1.432623737800775	14.155372008043473	2965991
2966494	Arch	the chameleon architecture for streaming dsp applications	2007	-2.0082691593314483	13.556682448422627	2966521
2966861	EDA	leakage and performance aware resource management for 2d dynamically reconfigurable fpga architectures	2014	-1.4985702582887657	14.807903371328125	2966888
2967363	EDA	implementation of the w-cdma cell search on a mpsoc designed for software defined radios	2009	-1.93869426501142	13.468906527178838	2967390
2968395	Arch	single chip 3d rendering engine integrating embedded dram frame buffer and hierarchical octet tree (hot) array processor with bandwidth amplification	2001	-3.2414818555755995	13.637477193242367	2968422
2968637	EDA	hardware building blocks of a mixed granularity reconfigurable system-on-chip platform	2004	-2.2531439525748107	13.379283351125679	2968664
2969134	EDA	a novel memory size model for variable-mapping in system level design	2004	-2.397619174676564	14.114739487973154	2969161
2969362	EDA	adaptive routing and dynamic frequency scaling for noc power-performance optimizations	2013	-2.1954813714363217	14.78657630896043	2969389
2969667	EDA	23.1 20nm high-k metal-gate heterogeneous 64b quad-core cpus and hexa-core gpu for high-performance and energy-efficient mobile application processor	2015	-1.7895419871351017	14.093402862758765	2969694
2970162	Arch	an adaptive chip-multiprocessor architecture for future mobile terminals	2002	-1.445953077195945	14.856889645175581	2970189
2970812	EDA	ant colony heuristic for mapping and scheduling tasks and communications on heterogeneous embedded systems	2010	-1.7791814370738948	13.824539859691699	2970839
2970963	EDA	power estimation tool for system on programmable chip based platforms (abstract only)	2014	-2.059018795120562	13.372953989004634	2970990
2970978	EDA	fast cache and bus power estimation for parameterized system-on-a-chip design	2000	-2.0612723464472293	13.685121224899287	2971005
2972715	EDA	a comparison between mask- and field-programmable routing structures on industrial fpga architectures	2004	-3.209985970449788	13.314194527667839	2972742
2972952	EDA	embedded multicore implementation of a h.264 decoder with power management considerations	2008	-1.5485802429478848	13.44962299937626	2972979
2973020	Arch	high-precision power modelling of the tegra k1 variable smp processor architecture	2016	-1.5919099583775445	13.697942639545579	2973047
2973479	Arch	die stacking (3d) microarchitecture	2006	-1.879606739022676	14.688848237412865	2973506
2973758	Robotics	a dependable small world communication processor	2016	-2.1405240940031294	14.572126919889321	2973785
2974927	Networks	guest editors' introduction to special issue on advances in dsp system design	2013	-2.8175507683323784	14.960558443172632	2974954
2974971	Robotics	an optimized topology reconfiguration bidirectional searching fault-tolerant algorithm for remesh network-on-chip	2017	-2.4657923468767704	14.781368544936262	2974998
2975641	EDA	dual priority congestion aware shared-resource network-on-chip architecture	2016	-1.8548807755526695	15.051443014467434	2975668
2975821	EDA	reconfigurable network-on-chip design for heterogeneous multi-core system architecture	2014	-1.7836100459643092	13.558235631750614	2975848
2975944	EDA	system-level fpga device driver with high-level synthesis support	2013	-2.0347008643686677	13.545758561071366	2975971
2976335	EDA	bsaa: a switching activity analysis and visualisation tool for soc power optimisation	2009	-2.687464110729077	13.297119479485984	2976362
2976791	EDA	parallel placement for fpgas revisited	2009	-1.6040931987663698	14.115392426319143	2976818
2977546	EDA	a new approach for on-line placement on reconfigurable devices	2004	-2.1126953478250865	13.690768941558034	2977573
2977757	DB	a metastability-free multi-synchronous communication scheme for socs	2009	-3.3487159381879317	13.92915160155647	2977784
2978206	EDA	model based design environment for data-driven embedded signal processing systems	2014	-2.239033343883494	13.393598159818868	2978233
2978453	Arch	a two-way simd-based reconfigurable computing architecture for multimedia applications	2005	-1.8185877142444613	13.779750825643045	2978480
2979169	EDA	mocdex: multiprocessor on chip multiobjective design space exploration with direct execution	2006	-2.266843503731132	13.352294916958654	2979196
2979657	EDA	a multi-objective approach to configuring embedded system architectures	2004	-2.3808210179384277	13.204960899723895	2979684
2979719	Arch	impact of shared instruction memory on performance of fpga-based mp-soc video encoder	2006	-1.4803460692127228	13.72406455303999	2979746
2979933	HPC	silent error detection in numerical time-stepping schemes	2015	-2.891921845933002	14.16821050956626	2979960
2980373	EDA	hyppi noc: bringing hybrid plasmonics to an opto-electronic network-on-chip	2017	-2.747595552710743	14.932874479566607	2980400
2982490	Arch	a 1.2v, 1.02 ghz 8 bit simd compatible highly parallel arithmetic data path for multi-precision arithmetic	2009	-2.8925205869005355	13.432436490883775	2982517
2982938	Arch	high bandwidth dynamically reconfigurable architectures using optical interconnects	1999	-3.1690922539165998	13.673972136126961	2982965
2983113	Arch	193 mops/mw @ 162 mops, 0.32v to 1.15v voltage range multi-core accelerator for energy efficient parallel and sequential digital processing	2016	-2.4465802465684154	13.93910833232192	2983140
2983440	Arch	evaluation of the traffic-performance characteristics of system-on-chip communication architectures	2001	-2.333210842619433	14.179097102366033	2983467
2983943	Embedded	caruso - project goals and principal approach	2004	-1.466351609873174	13.940607867818981	2983970
2985072	EDA	energy-efficient hardware/software co-synthesis for a class of applications on reconfigurable socs	2005	-1.801808335469212	13.730589326318755	2985099
2986175	EDA	reliability and availability in reconfigurable computing: a basis for a common solution	2008	-3.33507695557021	13.570580031722006	2986202
2986647	EDA	system level comparison of 3d integration technologies for future mobile mpsoc platform	2014	-2.999698481867425	14.671079851803794	2986674
2986946	Arch	synctium: a near-threshold stream processor for energy-constrained parallel applications	2010	-1.5613622967685228	14.84005904970927	2986973
2987153	Embedded	communication protocol decomposition and component-based protocol submodule	2005	-2.3530032594666297	13.21648463947137	2987180
2987398	DB	multi-objective optimization of dynamic memory managers using grammatical evolution	2011	-1.6166864461493309	13.442582374518876	2987425
2987966	EDA	euroserver: energy efficient node for european micro-servers	2014	-2.588056421298196	13.845102690129494	2987993
2988168	EDA	a power management technology for mobile embedded system	2012	-3.2451640715186088	14.61352087290385	2988195
2988276	EDA	energy-aware mapping for tile-based noc architectures under performance constraints	2003	-1.9565492737758967	14.808542213955748	2988303
2989351	EDA	scheduling, binding and routing system for a run-time reconfigurable operator based multimedia architecture	2010	-1.849159892464932	13.345964085079565	2989378
2989549	EDA	comparative performance study of multi-stage interconnection networks using carbon nanotube switches	2011	-2.615622573583208	14.978981129881534	2989576
2989620	Arch	clustered programmable-reconfigurable processors	2002	-2.300214479084911	13.955246152585227	2989647
2990593	HPC	rapid: reconfigurable all-photonic interconnect for parallel and distributed computers	2006	-2.6220995611658706	14.792499640738981	2990620
2990693	Arch	on-chip decentralized routers with balanced pipelines for avoiding interconnect bottleneck	2015	-2.6739654591542634	14.878869772933935	2990720
2991875	EDA	greendroid: an architecture for the dark silicon age	2012	-2.4530307620517053	14.048829747144678	2991902
2995076	Arch	the greendroid mobile application processor: an architecture for silicon's dark future	2011	-3.049001002073348	13.884183739514992	2995103
2995719	Arch	run–time control of subthreshold current using double–gate device technology	2010	-1.7123540177302858	14.673856963829115	2995746
2996546	Arch	hardware-assisted fast routing	2002	-1.45868739364241	13.700694794711268	2996573
2999119	Mobile	comparison of switching principles in microfluidic bus networks	2018	-3.1157318555167457	14.611991055643749	2999146
2999583	EDA	a distributed bist scheme for noc-based memory cores	2013	-3.067671401014481	13.420833701252105	2999610
2999894	Arch	a torus-based hierarchical optical-electronic network-on-chip for multiprocessor system-on-chip	2012	-2.7087044291629665	14.980858896061225	2999921
2999972	EDA	real chip evaluation of a low power cgra with optimized application mapping	2018	-2.499697605715524	13.22837554679934	2999999
3000023	EDA	novel source-independent characterization methodology for embedded software energy estimation and optimization	2005	-2.2215787373310567	13.662946727353905	3000050
3000837	EDA	energy-efficient and parameterized designs for fast fourier transform on fpgas	2003	-2.0448947435645732	13.286317958111805	3000864
3002032	EDA	optimized communication and synchronization for embedded multiprocessors using asip methodology	2012	-1.8765743298249589	13.312720546299847	3002059
3002423	EDA	realization and scalability of release and protected release consistency models in noc based systems	2011	-1.621244914799089	14.853019820812545	3002450
3003517	Embedded	hybrid fault detection for adaptive noc	2013	-3.360106240817636	14.51692531692773	3003544
3003955	Robotics	applying dynamic reconfiguration in the mobile robotics domain: a case study on computer vision algorithms	2011	-1.5039357009785506	13.580770255457196	3003982
3004504	EDA	on reconfigurable fabrics for intelligent hardware systems	2017	-1.8346195881727887	13.317922498069064	3004531
3005148	EDA	system throughput optimization and runtime communication middleware supporting dynamic software-hardware task migration in data adaptable embedded systems	2013	-1.468951588710334	13.725628798717382	3005175
3009798	EDA	flexible simulation and modeling for 2d topology noc system design	2011	-2.066753839582471	15.045763005908318	3009825
3009809	EDA	coolmap: a thermal-aware mapping algorithm for application specific networks-on-chip	2012	-1.6096897725152648	15.073703086769967	3009836
3010679	Arch	invited paper: on-chip monitoring for adaptive heterogeneous multicore systems	2012	-1.5198906216577994	13.23523905470853	3010706
3011475	EDA	a routing algorithm for random error tolerance in network-on-chip	2007	-2.747624100634768	15.016850291424232	3011502
3011521	Arch	a multi-level reconfigurable architecture for a wireless sensor node coprocessing unit	2011	-2.000285415308304	13.62691608100327	3011548
3013091	EDA	an analytic approach on end-to-end packet error rate estimation for network-on-chip	2015	-2.8697555719152237	14.594298537042695	3013118
3013458	EDA	energy optimization for many-core platforms: communication and pvt aware voltage-island formation and voltage selection algorithm	2010	-1.7273350593812198	14.901048401658569	3013485
3014445	Arch	on-chip multiple superscalar processors with secondary cache memories	1991	-2.4371846395055945	13.746638268688748	3014472
3014620	EDA	case study: deployment of the 2d noc on 3d for the generation of large emulation platforms	2012	-2.15536687649489	13.213131129666447	3014647
3015234	Embedded	fpga implementation of parallel turbo-decoders	2004	-3.2117557591819934	14.01341447487891	3015261
3015261	Arch	wormhole run-time reconfiguration	1997	-1.9714449137422656	13.811980383303327	3015288
3015683	EDA	noc architecture design for multi-cluster chips	2008	-1.9193027637119904	14.389916975600944	3015710
3016464	EDA	memtrace: a memory, performance and energy profiler targeting risc-based embedded systems for data intensive applications	2009	-1.7684689100088544	13.347157472649696	3016491
3017661	Embedded	crosstalk-aware mapping for tile-based optical network-on-chip	2015	-2.7629054802076696	14.98895211428396	3017688
3021022	EDA	nop compression scheme for high speed dsps based on vliw architecture	2014	-1.5830739209234597	13.67440300392777	3021049
3021174	Arch	a reconfigurable design and architecture of the ethernet and homepna3.0 mac	2008	-2.314838557183972	14.148995336593002	3021201
3021765	Arch	the impact of cache organization in optimizing microprocessor power consumption	2006	-3.3485436282520737	13.304681479726383	3021792
3022849	EDA	high level quantitative hardware prediction modeling using statistical methods	2011	-2.283718428939568	13.234913719564286	3022876
3023009	EDA	performance evaluation of adaptive routing algorithms for achieving fault tolerance in noc fabrics	2007	-3.158689062861047	14.37648439259802	3023036
3023668	HPC	an investigation of the effects of error correcting code on gpu-accelerated molecular dynamics simulations	2013	-3.002556800401597	14.156109098233573	3023695
3023749	EDA	design space exploration using utnocs and genetic algorithm	2016	-2.2622810611689816	14.923892013003414	3023776
3024226	EDA	the triptych fpga architecture	1995	-2.7794670808679944	13.382599447137835	3024253
3024552	EDA	exploiting slack time in dynamically reconfigurable processor architectures	2007	-1.9457179699893297	14.484067029546967	3024579
3025689	HPC	algorithms and tools for network on chip based system design	2003	-1.9560024289773552	13.748902958475757	3025716
3026460	Embedded	embedded software energy characterization: using non-intrusive measures for application source code annotation	2009	-1.7534349452098277	13.77864326868011	3026487
3027128	HPC	towards building resilient scientific applications: resilience analysis on the impact of soft error and transient error tolerance with the clamr hydrodynamics mini-app	2015	-2.774360842046094	14.245526579953639	3027155
3027518	EDA	heal-wear: an ultra-low power heterogeneous system for bio-signal analysis	2017	-2.210795994048002	13.974171566366898	3027545
3027583	Arch	hw/sw tradeoffs for dynamic message scheduling in controller area network (can)	2013	-1.6948944678634918	13.703158527191976	3027610
3028555	EDA	fddi data link development	1991	-2.6427778954692704	14.455517977785506	3028582
3028818	EDA	system simulation and optimization using reconfigurable hardware	2014	-1.9891069862640058	13.438834171844551	3028845
3029685	Arch	3d optical interconnects for high-speed interchip and interboard communications	1994	-3.0734199147610997	14.302786996153367	3029712
3029958	EDA	highly reliable controller implementation using a network-based fully reconfigurable fpga for industrial applications	2017	-3.031546519927745	13.366533180820104	3029985
3030551	EDA	power management in multicore systems-on-chip	2010	-1.7652151049441756	13.674548177720174	3030578
3032429	Arch	curbing energy cravings in networks: a cross-sectional view across the micro-macro boundary	2011	-2.9621158255854896	14.081736179754255	3032456
3032485	EDA	wafer-level package interconnect options	2006	-3.1949541335529195	14.460499953469359	3032512
3035746	EDA	multi-objective topology synthesis and fpga prototyping framework of application specific network-on-chip	2011	-2.3740478062305725	14.318416658666932	3035773
3037412	HPC	on-chip network evaluation framework	2010	-2.062315138454561	14.753295086568928	3037439
3037663	EDA	a vertically integrated and interoperable multi-vendor synthesis flow for predictable noc design in nanoscale technologies	2014	-3.0317480134251538	13.24329147799264	3037690
3038773	EDA	smosi: a framework for the derivation of sleep mode traces from rtl simulations	2016	-2.4502728645762173	13.544336738662697	3038800
3039588	EDA	application-specific temperature reduction systematic methodology for 2d and 3d networks-on-chip	2009	-2.697735270045957	14.5979702639816	3039615
3039923	EDA	exploiting temporal idleness to reduce leakage power in programmable architectures	2005	-2.4467790690932922	14.627820914716713	3039950
3041227	EDA	a modeling tool for simulating and design of on-chip network systems	2010	-2.2233712475526706	14.591517076646554	3041254
3041608	EDA	profile-driven instruction mapping for dataflow architectures	2006	-1.8904138360782103	13.54429546775884	3041635
3041631	EDA	memristive devices for computation-in-memory	2018	-2.9530988059915404	13.582457402481856	3041658
3042156	EDA	low-power warp processor for power efficient high-performance embedded systems	2007	-1.458091724032307	13.578247706111837	3042183
3042294	Embedded	self-optimisation using runtime code generation for wireless sensor networks	2016	-1.431643481828586	14.345988377550757	3042321
3042528	EDA	low-power architectural synthesis and the impact of exploiting locality	1996	-2.405656732501864	13.776095363486569	3042555
3042621	DB	a system level network-on-chip model with mldesigner	2008	-2.2796879509208114	14.927694507271745	3042648
3043002	EDA	consumption analysis and estimation in the design of gstreamer based multimedia applications	2012	-1.8537912922616635	13.390642172306945	3043029
3044061	Arch	trade-off analysis of fine-grained power gating methods for functional units in a cpu	2012	-2.1495885410906155	14.73997742902281	3044088
3047582	EDA	7mops/lemon-battery image processing demonstration with an ultra-low power reconfigurable accelerator cma-sotb-2	2015	-2.769511740892872	13.900901234463385	3047609
3047907	EDA	memristor based computation-in-memory architecture for data-intensive applications	2015	-1.8665918147014375	13.885504237027185	3047934
3048496	HCI	cluster mesh: a topology for three-dimensional network-on-chip	2012	-2.773337181796267	15.103851020503585	3048523
3048891	EDA	darknoc: designing energy-efficient network-on-chip with multi-vt cells for dark silicon	2014	-2.337915653101275	15.03753093703311	3048918
3050231	EDA	power efficiency benchmarking of a partially reconfigurable, many-tile system implemented on a xilinx virtex-6 fpga	2013	-2.345332145431129	13.475919987721007	3050258
3052107	Arch	design issues and an architecture for the monolithic implementation of a parallel digital signal processor	1990	-2.7027518609191943	13.237502734991848	3052134
3052322	EDA	an efficient router architecture and its fpga prototyping to support junction based routing in noc platforms	2013	-2.2975484018454826	15.0078480888924	3052349
3052847	EDA	administration- and communication-aware ip core mapping in scalable multiprocessor system-on-chips via evolutionary computing	2012	-1.5429018937543009	14.76866641823062	3052874
3053096	Arch	predictive temperature-aware dvfs	2010	-1.6449747024253991	14.429544108438312	3053123
3054799	Arch	variability-aware voltage island management for near-threshold computing with performance guarantees	2016	-1.800435788616786	14.920050942534742	3054826
3054942	EDA	thermal-safe schedule generation for system-on-chip testing	2016	-2.3463219797289763	13.951816755144415	3054969
3055357	Arch	efficient reconfigurable global network-on-chip designs towards heterogeneous cpu-gpu systems: an application-aware approach	2017	-1.8914196266730363	15.015125702788405	3055384
3055495	Arch	anysp: anytime anywhere anyway signal processing	2010	-2.5372956754588443	13.324480132324696	3055522
3056073	Arch	high-speed top-of-stack scheme for vlsi processor: a management algorithm and its analysis	1985	-1.4677634602262728	14.528936716127644	3056100
3056709	HPC	hessenberg reduction with transient error resilience on gpu-based hybrid architectures	2016	-2.439463107742152	14.186369840226972	3056736
3057822	EDA	adaptive voltage scaling in a heterogeneous fpga device with memory and logic in-situ detectors	2017	-1.9838570080217668	13.945969612314348	3057849
3057937	EDA	3d network-on-chip with wireless links through inductive coupling	2011	-2.6275508739429916	14.960802800600765	3057964
3059364	EDA	generation of emulation platforms for noc exploration on fpga	2011	-2.295795373761723	13.626598830054887	3059391
3060236	HPC	an approach for customizing on-chip interconnect architectures in soc design	2012	-2.1440154929957647	14.298126211886224	3060263
3063123	Arch	exploring performance-power tradeoffs in providing reliability for noc-based mpsocs	2011	-3.3555395554578267	14.817041499496572	3063150
3063627	EDA	exposing approximate computing optimizations at different levels: from behavioral to gate-level	2017	-2.1505781583823893	13.899129204843742	3063654
3064401	Arch	virtualized ecc: flexible reliability in main memory	2011	-3.2613199430504216	14.418875877044673	3064428
3065837	EDA	keynote talk: opportunities and challenges for high performance microprocessor designs and design automation	2013	-3.3268334629350798	13.274640215850209	3065864
3065887	Networks	advances in video coding for hand-held device implementation in networked electronic media	2006	-2.6154408900595216	13.911108782638712	3065914
3066328	Arch	predicting the impact of functional approximation: from component- to application-level	2018	-1.4330834133470645	13.898375302974706	3066355
3066529	Arch	an efficient network-on-chip (noc) based multicore platform for hierarchical parallel genetic algorithms	2014	-2.0528590491922523	14.822339043317314	3066556
3067675	EDA	low power design and dynamic power management system for vliw dsp subsystem	2011	-2.338225537614665	13.606572231884249	3067702
3068253	Embedded	microprocessor fault-tolerance via on-the-fly partial reconfiguration	2010	-3.284562925999989	13.585305085379233	3068280
3068777	EDA	bti mitigation by anti-ageing software patterns	2017	-1.6205761638393212	14.729297504084569	3068804
3069977	Arch	a second-generation sensor network processor with application-driven memory optimizations and out-of-order execution	2005	-1.6680774253075696	14.614358696985773	3070004
3070433	Embedded	performance evaluation of risc-based soc platforms in network processing applications	2006	-1.6725717336592922	13.834958234960473	3070460
3070782	Embedded	exploiting partially reconfigurable fpgas for situation-based reconfiguration in wireless sensor networks	2009	-1.6496810313537724	14.294162670758789	3070809
3071727	EDA	power modeling in systemc at transaction level, application to a dvfs architecture	2008	-2.3419225595266813	13.64026557973528	3071754
3072597	EDA	an energy-efficient patchable accelerator for post-silicon engineering changes	2011	-1.8904696065541764	13.536361239222224	3072624
3073204	HPC	characterizing the impact of soft errors on iterative methods in scientific computing	2011	-2.652265776063225	14.262880644890188	3073231
3073791	Mobile	a low-energy chip-set for wireless intercom	2003	-2.7028907662668025	13.269126941326075	3073818
3074071	Arch	a low energy network-on-chip fabric for 3-d multi-core architectures	2012	-2.895470634970653	14.828651821776075	3074098
3074825	Arch	a dynamically reconfigurable asynchronous processor	2010	-2.188563500421425	13.472651392567645	3074852
3076370	EDA	an axi compatible cypress ez-usb fx3 interface for usb-3.0 superspeed	2014	-2.558470034109542	13.498503121787467	3076397
3080312	EDA	a markov performance model for buffered protocol design	2011	-2.6109501753568454	13.578644468967983	3080339
3080417	Embedded	architecture exploration of flash memory storage controller through a cycle accurate profiling	2011	-1.4305981382474997	13.847352037914012	3080444
3080495	EDA	a high-level synthesis scheduling and binding heuristic for fpga fault tolerance	2017	-3.341047876999049	13.961293424255926	3080522
3080629	EDA	formal methods for scheduling of latency-insensitive designs	2007	-2.9457980365092173	13.490690303441276	3080656
3081076	EDA	an efficient thermal estimation scheme for microprocessors	2014	-1.846164935448251	14.042709593860467	3081103
3081758	EDA	online clock routing in xilinx fpgas for high-performance and reliability	2012	-3.292604448944295	13.856826218886061	3081785
3083358	EDA	a parallel motion estimation solution for heterogeneous system on chip	2016	-1.4409359920979985	13.78451029942096	3083385
3083394	Mobile	graphene-enabled wireless networks-on-chip	2013	-2.8633647105334905	14.914656248989713	3083421
3083479	EDA	an embedded software power model based on algorithm complexity using back-propagation neural networks	2010	-2.1255088310249577	13.540948116506412	3083506
3083494	Arch	tutorial: introduction to interconnection networks from system area network to network on chips	2013	-2.1238096645217563	14.919838952678091	3083521
3084271	EDA	performance considerations in embedded dsp based system-on-a-chip designs	2001	-3.2599380768696515	13.31532373452067	3084298
3086007	EDA	deadlock-free generic routing algorithms for 3-dimensional networks-on-chip with reduced vertical link density topologies	2013	-2.6705776306076343	15.090445915638645	3086034
3086218	AI	rapid design space exploration by hybrid fuzzy search approach for optimal architecture determination of multi objective computing systems	2011	-2.4866249400251377	13.256366555341058	3086245
3086733	EDA	implementing mvc decoding on homogeneous nocs: circuit switching or wormhole switching	2015	-2.1530871613759666	15.117491369207533	3086760
3087051	EDA	system-level design techniques for throughput and power optimization of multiprocessor soc architectures	2004	-1.8140898602989017	14.738002465574894	3087078
3087457	Arch	iconoclast: tackling voltage noise in the noc power supply through flow-control and routing algorithms	2017	-3.278813037717963	14.781214347105024	3087484
3087761	EDA	hardware/software interface for multi-dimensional processor arrays	2005	-1.7312991639095547	13.430154815915936	3087788
3088476	Arch	bandwidth of a reconfigurable multiple-group multiprocessor system	1996	-2.3767854941603743	14.83599392727457	3088503
3088813	EDA	a method of quadratic programming for mapping on noc architecture	2011	-2.069498423823121	14.072337355132756	3088840
3089211	EDA	probabilistic delay budgeting for soft realtime applications	2006	-3.0458771740446826	13.707873598240653	3089238
3089778	Arch	future inter-fpga communication architecture for multi-fpga based prototyping (abstract only)	2014	-2.5890808708481847	14.926718406719859	3089805
3091038	EDA	remorph: a runtime reconfigurable architecture	2012	-1.5795896659549868	14.082170369401707	3091065
3091293	EDA	design and applications for embedded networks-on-chip on fpgas	2017	-2.220691295401404	14.894808292081654	3091320
3091743	Arch	design strategies for the application server architecture/configuration (and its functions) in next-generation communication systems	2015	-3.129637217576674	13.913116046824571	3091770
3091920	EDA	distance-constrained force-directed process mapping for mpsoc architectures	2012	-1.909308279184244	14.774904958697837	3091947
3092123	EDA	inter-fpga interconnect topologies exploration for multi-fpga systems	2018	-3.0424374033409416	13.552494033667687	3092150
3092220	EDA	powering the internet of things	2014	-3.267213450529899	14.046547906174016	3092247
3092249	Embedded	a cost-efficient dependability management framework for self-aware system-on-chips based on ieee 1687	2017	-3.3307639859774065	13.461883754793202	3092276
3092269	HPC	the icarus white paper: a scalable, energy-efficient, solar-powered hpc center based on low power gpus	2016	-2.186477730836501	14.026393619559107	3092296
3092489	EDA	ilp-based communication reduction for heterogeneous 3d network-on-chips	2013	-2.1650302590209223	14.567352311674306	3092516
3093256	Arch	low latency book handling in fpga for high frequency trading	2014	-1.6894101008617253	13.433680486792078	3093283
3093482	HPC	hrc: a 3d noc architecture with genuine support for runtime thermal-aware task management	2017	-2.2033675494063067	15.090382316442973	3093509
3095046	Embedded	energy macromodeling of embedded operating systems	2005	-2.084854139931561	13.761238932919907	3095073
3095438	SE	a comparative performace analysis of mapping application to parallel mutliprocessor systems: a case study	1991	-1.6673145864556196	15.096231763013714	3095465
3095656	Arch	modeling and managing thermal profiles of rack-mounted servers with thermostat	2007	-3.011070771184324	14.165050362535224	3095683
3097251	EDA	a synchronization-based hybrid-memory multi-core architecture for energy-efficient biomedical signal processing	2017	-2.544411640595931	14.204702323447721	3097278
3097438	EDA	an fpga bridge preserving traffic quality of service for on-chip network-based systems	2011	-2.1678731684704733	14.803531764635988	3097465
3098116	EDA	design and optimization of heterogeneous tree-based fpga using 3d technology	2013	-2.495683389209721	14.790172376780882	3098143
3098965	Arch	signal scheduling driven circuit partitioning for multiple fpgas with time-multiplexed interconnection	2003	-2.5140459779922164	14.90654334753602	3098992
3100309	EDA	hybrid multi-fpga board evaluation by permitting limited multi-hop routing	2003	-2.765414199055127	14.843886275856402	3100336
3100359	Embedded	improving topological mapping on nocs	2010	-2.3494442876007824	15.006239256539965	3100386
3101814	Arch	a detailed and flexible cycle-accurate network-on-chip simulator	2013	-2.0448042948223817	14.870455185492434	3101841
3104754	EDA	fault-tolerant application specific network-on-chip design	2017	-2.634324740391562	15.010392130281522	3104781
3104763	Arch	a study on the energy-precision tradeoffs on commercially available processors and socs with an epi based energy model	2017	-1.867992740236231	13.910528324976811	3104790
3105499	Embedded	towards network-wide energy estimation for adaptive embedded systems	2013	-1.7389636584724997	13.7382971823869	3105526
3105640	EDA	scalable register bypassing for fpga-based processors	2009	-1.563667305559925	14.325364461907213	3105667
3105743	EDA	yanoc: yet another network-on-chip simulation acceleration engine using fpgas	2018	-2.4264571984111094	14.932517057748807	3105770
3106608	EDA	vdd programmability to reduce fpga interconnect power	2004	-3.3381585210951825	14.67254654390455	3106635
3107780	EDA	high-level synthesis for low-power design	2015	-3.0325298071183484	13.668564087232886	3107807
3108135	EDA	multi-module multi-port memory design for low power embedded systems	2004	-1.4772074992666613	14.021085870164578	3108162
3109204	EDA	a 172.6mw 43.8gflops energy-efficient scalable eight-core 3d graphics processor for mobile multimedia applications	2011	-1.7599020515844794	13.865253160316255	3109231
3109757	EDA	reconfigurable network processors based on field programmable system level integrated circuits	2000	-2.1575659067998845	14.773355664446061	3109784
3109763	HPC	adaptive fault-tolerant architecture and routing algorithm for reliable many-core 3d-noc systems	2016	-2.9995522564551877	15.050497890611535	3109790
3110231	EDA	design flow for reconfiguration based on the overlaying concept	2008	-1.434353632966741	13.208714427968037	3110258
3111007	HPC	the static network: a high performance reconfigurable communication network	1995	-1.491074215259493	15.0939573133632	3111034
3111667	EDA	decision tree based hardware power monitoring for run time dynamic power management in fpga	2017	-2.6906617730613185	14.245752126727787	3111694
3112628	Arch	high-speed interconnect and packaging design of the ibm system z9 processor cage	2007	-2.572809977561357	13.377985079577439	3112655
3113396	Arch	design of a scalable nanophotonic interconnect for future multicores	2009	-2.7630559053214383	14.848650708120038	3113423
3113655	EDA	hybrid simulation for energy estimation of embedded software	2007	-1.6554121801900992	13.34046027724972	3113682
3113695	Arch	the vector floating-point unit in a synergistic processor element of a cell processor	2005	-1.5478657070365691	13.704900495765251	3113722
3113988	EDA	design and evaluation of a low power cgra accelerator for biomedical signal processing	2018	-2.695842579296093	13.268904668583287	3114015
3115899	EDA	analyzing on-chip communication in a mpsoc environment	2004	-1.542978160839256	13.337390001215816	3115926
3116447	Arch	optimizing a fast stream cipher for vliw, simd, and superscalar processors	1997	-1.6562440736914628	13.230918173628865	3116474
3116495	Mobile	wake-up radio receiver based power minimization techniques for wireless sensor networks: a review	2014	-3.2872590196239684	14.581132408993065	3116522
3118227	EDA	power efficiency through application-specific instruction memory transformations	2003	-1.5166675461577102	13.989051964320593	3118254
3119066	EDA	effects of the noc architecture in the performance of noc-based mpsocs	2014	-1.8235568584818025	14.597943689716516	3119093
3121165	EDA	dynamic v dd switching technique and mapping optimization in dynamically reconfigurable processor for efficient energy reduction	2011	-2.8286733896080296	14.082160385761833	3121192
3122253	EDA	a fault-tolerant low-energy multi-application mapping onto noc-based multiprocessors	2012	-2.6752956690140555	14.4512823959935	3122280
3122422	EDA	optimal memory controller placement for chip multiprocessor	2011	-1.8705397067558824	14.725115313101453	3122449
3122469	Embedded	simulation model and environment for mixed-criticality networked multi-core chips	2018	-2.4109115408237165	13.313568615860188	3122496
3122822	EDA	cluster-based simulated annealing for mapping cores onto 2d mesh networks on chip	2008	-2.2103169377574527	14.719181353609226	3122849
3122863	EDA	hardware accelerator for probabilistic inference in 65-nm cmos	2016	-3.358301789574797	14.596155689013822	3122890
3122948	Arch	scatomi: scheduling driven circuit partitioning algorithm for multiple fpgas using time-multiplexed, off-chip, multicasting interconnection architecture	2003	-2.5102406203117873	14.908039913495724	3122975
3123003	Arch	analyzing soft-error vulnerability on gpgpu microarchitecture	2011	-3.3121634059654155	14.183299431752973	3123030
3123621	EDA	install or invoke?: the optimal trade-off between performance and cost in the design of multi-standard reconfigurable radios	2007	-2.922653708979412	13.375811659575641	3123648
3124436	EDA	optimization of dynamic data types in embedded systems using devs/soa-based modeling and simulation	2008	-1.4793883641414118	13.310950514929011	3124463
3124836	Arch	3d-mmc: a modular 3d multi-core architecture with efficient resource pooling	2013	-1.4721188896389268	13.889825788951967	3124863
3125654	EDA	impact of proactive temperature management on performance of networks-on-chip	2011	-3.15453198626074	14.790881893944235	3125681
3127431	EDA	fpga power estimation simulator for dynamic input data	2016	-2.1363822254070532	13.669234137395996	3127458
3128530	Embedded	a framework for dynamic real-time reconfiguration	2015	-1.5763588310343202	13.420950198204006	3128557
3128921	Arch	real-time image processing on a focal plane simd array	1999	-2.4726635772601577	14.148366015469456	3128948
3129025	EDA	performance analysis and optimization of high density tree-based 3d multilevel fpga	2013	-2.6057897741908373	15.063842589235026	3129052
3129208	Embedded	coreva: a configurable resource-efficient vliw processor architecture	2014	-1.5481207699885775	13.881804283998372	3129235
3129315	Arch	a coarse-grained reconfigurable protocol processor	2011	-1.6080936363927267	13.260057564490289	3129342
3130642	Logic	using microcode in the functional verification of an i/o chip	2005	-2.030404883040431	13.652677542708695	3130669
3130715	EDA	cosmeca: application specific co-synthesis of memory and communication architectures for mpsoc	2006	-1.894174097770637	14.14894918151257	3130742
3131507	Arch	fault-tolerant flow control in on-chip networks	2010	-2.9821082935957635	15.048585224979368	3131534
3132294	EDA	a generic network-on-chip architecture for reconfigurable systems: implementation and evaluation	2006	-2.4413132882520543	14.23687754986876	3132321
3132721	Mobile	towards a comprehensive power consumption model for wireless sensor nodes	2016	-2.544638948061879	13.729546661586015	3132748
3134351	EDA	the socwire protocol (socp): a flexible and minimal protocol for a network-on-chip	2012	-1.979800516481789	13.641911698657772	3134378
3135350	EDA	pipeline scheduling for array based reconfigurable architectures considering interconnect delays	2005	-1.6284485791025496	14.3721235130308	3135377
3135519	EDA	aging-constrained performance optimization for multi cores	2018	-1.5483764356424958	14.789895985336836	3135546
3135817	EDA	reliability-aware platform optimization for 3d chip multi-processors	2011	-1.454478390118244	14.946559773215592	3135844
3137346	EDA	model-based design flow for noc-based mpsocs	2010	-2.2716414095875956	13.318155631844663	3137373
3138658	EDA	on optimizing system energy of voltage-frequency island based 3-d multi-core socs under thermal constraints	2015	-1.6082456305021806	14.889102175273722	3138685
3139935	Embedded	performance re-engineering of embedded real-time systems	1999	-1.6305046260068947	13.614769106274517	3139962
3140065	EDA	efficient hierarchical bus-matrix architecture exploration of processor pool-based mpsoc	2012	-1.7344827323620493	13.457001781886584	3140092
3140554	EDA	contribution to automated generating of system power-management specification	2018	-2.8296098326557497	13.52620004152539	3140581
3141250	Arch	a g3 powerpc/sup tm/ superscalar low-power microprocessor	1997	-2.9751170088559484	13.672325814147475	3141277
3141746	HPC	a universal, dynamically adaptable and programmable network router for parallel computers	2001	-1.9441460355145996	14.082206414591855	3141773
3142083	Embedded	a 2.1µw real-time reconfigurable wearable ban controller with dual linked list structure	2012	-3.1203905228068582	14.919476778597035	3142110
3142388	Arch	a design space exploration of transmission-line links for on-chip interconnect	2011	-3.0957169534374605	14.471940861310825	3142415
3143278	EDA	power-aware hardware/software codesign of mobile devices	2010	-3.129671510937444	13.462835037765196	3143305
3144233	EDA	review of noc-based fpgas architectures	2015	-2.563690626140349	14.095054875491414	3144260
3144402	EDA	hardware/software co-synthesis with memory hierarchies	1998	-1.4635666929827018	13.262587250839438	3144429
3144832	EDA	the implementation and evaluation of a low-power clock distribution network based on epic	2007	-2.7228844142785475	14.005446663500026	3144859
3145019	Embedded	caruso - an approach towards a network of low power autonomic systems on chips for embedded real-time applications	2004	-1.4610844830821887	13.95758445108334	3145046
3145299	EDA	leakage energy reduction in register renaming	2004	-1.5044865894455088	14.734381762941286	3145326
3146025	Arch	revisiting dynamic thermal management exploiting inverse thermal dependence	2015	-2.2608625759966903	14.851418259870664	3146052
3146090	Mobile	run-time power control scheme using software feedback loop for low-power real-time application	2000	-1.6606035824275591	14.707767560582745	3146117
3146104	Embedded	multithreaded simulation for synchronous dataflow graphs	2008	-2.2379294161322405	13.71967161119949	3146131
3147314	EDA	memory power optimization of hardware implementations of multimedia applications onto fpga platforms	2005	-1.749813607249361	13.70707767671222	3147341
3147748	Embedded	resource sharing problem of timing variation-aware task scheduling and binding in mpsoc	2010	-1.6443418873315438	14.615685078471902	3147775
3147753	EDA	low power and power aware fractional motion estimation of h.264/avc for mobile applications	2006	-1.6039510967203494	14.535190378453278	3147780
3148577	EDA	multi-objective mapping for mesh-based noc architectures	2004	-2.1608118831951044	14.276156404660265	3148604
3148913	Arch	128-channel spike sorting processor with a parallel-folding structure in 90nm process	2009	-2.7037309981991307	13.779720281788853	3148940
3149279	DB	fault-tolerant design of the ibm pseries 690 system using power4 processor technology	2002	-2.9116527522379143	13.359043311289682	3149306
3149759	Arch	engineering a bandwidth-scalable optical layer for a 3d multi-core processor with awareness of layout constraints	2012	-2.7257921823660083	14.637430652678571	3149786
3150199	EDA	low-power tradeoffs for mobile computing applications: embedded processors versus custom computing kernels	2007	-2.2947411220391816	13.216145860003051	3150226
3150823	Arch	an accurate energy estimation framework for vliw processor cores	2006	-1.9088887301347504	13.425947101909404	3150850
3150925	Arch	network processors: a progress report	2004	-1.8212675152695068	13.94649152527107	3150952
3150970	Arch	hoplite-dsp: harnessing the xilinx dsp48 multiplexers to efficiently support nocs on fpgas	2016	-2.495320984340044	15.037479092829475	3150997
3151057	EDA	metawire: using fpga configuration circuitry to emulate a network-on-chip	2008	-2.588695084955505	14.639813172490154	3151084
3151490	EDA	design of an one-cycle decompression hardware for performance increase in embedded systems	2002	-1.4354934632982532	13.476324967799403	3151517
3151672	EDA	fast instruction memory hierarchy power exploration for embedded systems	2008	-1.6432395514086446	13.339808318673127	3151699
3152305	EDA	paradro: a parallel deterministic router based on spatial partitioning and scheduling	2018	-1.4657053186275772	14.057734484311517	3152332
3152456	DB	an nvm carol: visions of nvm past, present, and future	2018	-2.915605441303786	13.396796398530945	3152483
3154574	EDA	a laser power management method for on-chip photonic interconnect	2016	-2.6360480799459918	15.018398631186185	3154601
3155112	Robotics	centaur: a hybrid network-on-chip architecture utilizing micro-network fusion	2014	-2.333902838538893	15.05622105472459	3155139
3155652	Theory	developing a power-efficient and low-cost 3d noc using smart gals-based vertical channels	2013	-2.6722913236216908	15.084866486235795	3155679
3155799	EDA	task graph scheduling for reconfigurable architectures driven by reconfigurations hiding and resources reuse	2009	-1.5269014612446932	13.369785802989009	3155826
3156934	EDA	meshim: a high-level performance simulation platform for three-dimensional network-on-chip	2011	-2.15275225107622	14.32303732278434	3156961
3157565	Embedded	a thermal-aware task mapping flow for coarse-grain dynamic reconfigurable processor	2011	-1.5156084175207776	13.298909946864667	3157592
3159290	Embedded	instruction based testbench architecture	2005	-2.7280374678276287	13.313417154809391	3159317
3159391	EDA	design of a high speed xaui based on dynamic reconfigurable transceiver ip core	2012	-2.9605082853032894	13.677495150857515	3159418
3159530	EDA	power aware interface synthesis for bus-based soc designs	2004	-2.5750312609418566	13.739675191986114	3159557
3159884	HCI	session 18 overview: socs for mobile vision, sensing, and communications: energy-efficient digital subcommittee	2015	-3.1141704599829545	13.313985635783348	3159911
3160167	EDA	pets: power and energy estimation tool at system-level	2014	-1.807374115099776	13.555946546136402	3160194
3161001	Arch	the design of a dataflow coprocessor for low power embedded hierarchical processing	2006	-1.5536780977153488	13.323023423230138	3161028
3161729	EDA	efficient utilization of heterogeneous routing resources for fpgas (abstract only)	2005	-2.408354673114469	14.666537860492086	3161756
3162141	Arch	a system-level solution for managing spatial temperature gradients in thinned 3d ics	2013	-2.7666321719934333	14.746056457273836	3162168
3163800	EDA	prospector: multiscale energy measurement of networked embedded systems with wideband power signals	2009	-2.5504107674076937	14.069660133427481	3163827
3164362	EDA	a buffer-space allocation approach for application-specific network-on-chip	2011	-2.397888153178924	14.384576538954015	3164389
3165535	Arch	fault-tolerance considerations in large, multiple-processor systems	1986	-1.913092081830084	14.121925020207328	3165562
3166064	Embedded	time driven operating systems: a case study on the mars kernel	1992	-3.2751575868042995	13.399485484870885	3166091
3166559	EDA	tutorial 3a: bringing cores closer together: the wireless revolution in on-chip communication	2016	-3.0483944464662067	14.67459871154992	3166586
3166657	Mobile	a hardware platform for efficient multi-modal sensing with adaptive approximation	2018	-3.058348597845579	13.20961085556904	3166684
3166796	Arch	high availability and reliability in the itanium processor	2000	-2.2327559852968903	13.656571974480928	3166823
3166909	Arch	power density minimization for highly-associative caches in embedded processors	2006	-1.5206616960420876	14.9694978587799	3166936
3168024	EDA	powering networks on chips: energy-efficient and reliable interconnect design for socs	2001	-2.9122285133846932	14.119870670626344	3168051
3168097	Arch	analyzing the next generation software defined radio for future architectures	2011	-1.5540511924423677	13.784251569183876	3168124
3168280	EDA	voltage island design in multi-core simd processors	2010	-1.5839442087120623	14.531356287311015	3168307
3168407	EDA	scenario-based design space exploration of mpsocs	2010	-1.6708497245565466	13.366062749535216	3168434
3169171	EDA	fast power and performance evaluation of fpga-based wireless communication systems	2016	-2.577808252380833	13.367829988552653	3169198
3169782	EDA	energy optimization in a hw/sw tool: design of low power architecture system	2003	-2.1694577488661944	14.299146526109984	3169809
3172496	HPC	pearl: power-aware, dependable, and high-performance communication link using pci express	2010	-1.6950511117146585	13.710325051773502	3172523
3172749	EDA	on-package scalability of rf and inductive memory controllers	2012	-2.5378299149929853	14.486217394874739	3172776
3176292	Arch	a fully pipelined and dynamically composable architecture of cgra	2014	-1.4802498213866184	13.706930322235275	3176319
3176492	Arch	matrix: a reconfigurable computing architecture with configurable instruction distribution and deployable resources	1996	-2.0027916841932654	13.263343348322422	3176519
3176769	Arch	diasys: on-chip trace analysis for multi-processor system-on-chip	2016	-2.8677867961017363	13.572538022594006	3176796
3176920	EDA	modeling and analysis of fault-tolerant distributed memories for networks-on-chip	2013	-3.1448609038978086	14.504933631541867	3176947
3177039	EDA	an automated and power-aware framework for utilization of ip cores in hardware generated from c descriptions targeting fpgas	2003	-2.388221994928208	13.270608424531524	3177066
3177469	EDA	low-power application-specific fft processor for lte applications	2013	-2.3495408851219715	13.24745722931034	3177496
3177887	EDA	simulation of atm switches using dynamically reconfigurable fpgas	1998	-1.8813760598104232	14.323062649490485	3177914
3179432	EDA	mapping on multi/many-core systems: survey of current and emerging trends	2013	-2.0723395515549985	13.692248266087525	3179459
3180055	EDA	graph based m2m optimization in an iot environment	2013	-1.9904646828881116	13.535878202678411	3180082
3180416	Arch	high performance general-purpose microprocessors: past and future	2006	-2.71480015703548	13.589715745296598	3180443
3181081	Arch	energy saving based on cpu voltage scaling and hardware software partitioning	2007	-1.9660083351385795	14.199148074208727	3181108
3181127	Arch	high-speed optical cache memory as single-level shared cache in chip-multiprocessor architectures	2015	-2.665016380142783	14.653757447006686	3181154
3182178	EDA	linear placement for static / dynamic reconfiguration in jbits	2003	-2.0005124227508024	13.35961849387095	3182205
3182345	Crypto	a novel acs-feedback scheme for generic, sequential viterbi-decoder macros	2001	-2.7287532980153437	13.67787463414616	3182372
3182477	EDA	energy-delay efficient data storage and transfer architectures: circuit technology versus design methodology solutions	1998	-2.0186723236249717	13.6079732591446	3182504
3183005	EDA	an energy-efficient reconfigurable baseband processor for flexible radios	2004	-2.509827199106712	13.552766566640686	3183032
3183503	EDA	a complete design-flow for the generation of ultra low-power wsn node architectures based on micro-tasking	2010	-2.6191004778023124	14.17937365555376	3183530
3183928	EDA	energy profile analysis of zynq-7000 programmable soc for embedded medical processing: study on ecg arrhythmia detection	2016	-2.632780116752133	13.258435454861925	3183955
3184014	Arch	flexible, ultra-low power sensor nodes through configurable finite state machines	2013	-1.4331479952250592	14.302213879574337	3184041
3184122	EDA	exploring performance-power trade-offs for look-up tables in sram-based fpgas	2009	-2.4753035598050688	13.48173797397418	3184149
3184561	HPC	design and evaluation of zmesh topology for on-chip interconnection networks	2018	-2.0319010249891374	14.993609376102716	3184588
3185415	EDA	a particle swarm optimization approach for synthesizing application-specific hybrid photonic networks-on-chip	2012	-2.3817580869147155	14.61621067504506	3185442
3185606	EDA	speed and voltage selection for gals systems based on voltage/frequency islands	2005	-2.5961564042273206	14.082699542637913	3185633
3186867	HPC	twincg: dual thread redundancy with forward recovery for conjugate gradient methods	2016	-2.419772991039609	14.226517999284644	3186894
3187760	Arch	a resource-shared vliw processor architecture for area-efficient on-chip multiprocessing	2005	-1.851863194346981	14.848974626725507	3187787
3188565	Arch	the architecture of replica-a special-purpose computer system for active multi-sensory perception of 3-dimensional objects	1984	-1.7664712173050812	14.673746950422153	3188592
3189286	EDA	using guided local search for adaptive resource reservation in large-scale embedded systems	2014	-1.5375537228466056	13.893182358898635	3189313
3189416	EDA	low-power design solutions forwireless multimedia socs	2009	-3.135879795764268	13.641847998759443	3189443
3189911	Embedded	wavelight: a monolithic low latency silicon-photonics communication platform for the next-generation disaggregated cloud data centers	2017	-3.219598939707643	14.091124171978992	3189938
3190541	EDA	energy-aware communication and remapping of tasks for reliable multimedia multiprocessor systems	2012	-1.5313394449310365	14.667588392088346	3190568
3192612	EDA	class-based decompressor design for compressed instruction memory in embedded processors	2003	-1.4627756431345282	13.5649306220031	3192639
3192982	EDA	variability-aware task mapping strategies for many-cores processor chips	2011	-1.5336622390256252	14.54965712468904	3193009
3193624	EDA	a majority-based reliability-aware task-mapping in high-performance homogenous noc architectures	2016	-1.9198152016072032	14.77848306000752	3193651
3193854	HPC	a practical approach for handling soft errors in iterative applications	2015	-2.8428867471362547	14.159526817974202	3193881
3193978	EDA	wavelength-routed optical networks-on-chip: design methods and tools to bridge the gap between logic topologies and physical ones in 3d architectures	2018	-3.0659396952316182	13.875590344328476	3194005
3195311	EDA	architecture exploration of qos control silicon intellectual properties for cross-layer designs in wireless networks	2011	-2.183724869512318	14.475097875719454	3195338
3195424	EDA	optimizing energy during systems synthesis of computer intensive realtime applications	1998	-2.2357434710183846	13.864163419264047	3195451
3196639	Embedded	a first effort for a distributed segment-based approach on self-assembled nano networks	2013	-2.40140614202598	15.029734662549933	3196666
3196686	EDA	saga: synthesis technique for guaranteed throughput noc architectures	2005	-1.9678113111405893	14.647217635810225	3196713
3196974	EDA	energy-aware interconnect resource reduction through buffer access manipulation for data-centric applications	2011	-2.104390768765985	14.677371303138585	3197001
3197012	Arch	design and management of 3d-stacked nuca cache for chip multiprocessors	2011	-1.8514400365845385	14.793418342502092	3197039
3197736	Arch	quku: a dual-layer reconfigurable architecture	2013	-1.7247754548864955	13.244999676971206	3197763
3198046	Mobile	flexible hardware abstraction of the ti msp430 microcontroller in tinyos	2004	-2.6296423355741307	14.802063211225612	3198073
3198077	EDA	a reconfigurable multi-core computing platform for robotics and e-health applications	2012	-1.4998568353237858	13.38740430118076	3198104
3198158	Networks	application specific memories for atm packet switching	1994	-1.736920519822192	14.802139244640086	3198185
3198317	Arch	hybrid silicon-photonic network-on-chip for future generations of high-performance many-core systems	2015	-2.5172764693333773	15.08861383778774	3198344
3199299	HPC	special issue on parallel computing with optical interconnects	1997	-3.0255827641748443	14.427555801673037	3199326
3199976	EDA	dynamic function replacement for system-on-chip security in the presence of hardware-based attacks	2014	-3.2394719756965222	13.451710950075588	3200003
3200673	Arch	design and performance evaluation of a 2d-mesh network on chip prototype using fpga	2008	-2.242894948229205	15.041023443644114	3200700
3201468	EDA	latency, power and performance trade-offs in network-on-chips by link microarchitecture exploration	2009	-2.7829961375737278	14.467039299408171	3201495
3201690	EDA	dual function heat-spreading and performance of the ibm/astron dome 64-bit μserver demonstrator	2014	-2.7925655099625133	13.20430055861186	3201717
3201811	Embedded	improving reliability in nocs by application-specific mapping combined with adaptive fault-tolerant method in the links	2011	-3.0926382286191103	14.825470124458699	3201838
3202009	EDA	energy proportional streaming spiking neural network in a reconfigurable system	2017	-1.7660890300007857	13.953179766913081	3202036
3202310	Embedded	wireless protocols design: challenges and opportunities	2000	-2.471307370667265	13.27637513470958	3202337
3202365	HPC	online algorithm-based fault tolerance for cholesky decomposition on heterogeneous systems with gpus	2016	-2.176016493263237	13.888402854013393	3202392
3202540	Arch	thermal characterization and thermal management in processor-based systems	2007	-2.297847051748773	14.097265392261765	3202567
3203424	Arch	the stratix ii logic and routing architecture	2005	-2.9213857113794823	13.260535729643905	3203451
3203826	HPC	area-efficient near-associative memories on fpgas	2015	-1.4844739217983336	14.304055484078967	3203853
3204501	EDA	system-level power & energy estimation methodology and optimization techniques for cpu-gpu based mobile platforms	2014	-1.5967768033478669	13.563340529837012	3204528
3204646	EDA	application-driven synthesis of energy-efficient reconfigurable-precision operators	2018	-2.676849965858728	13.99799257627225	3204673
3204902	Networks	experiences in co-designing a packet classification algorithm and a flexible hardware platform	2011	-2.3337709784800795	13.658386754542589	3204929
3205542	EDA	autonomous hardware/software partitioning and voltage/frequency scaling for low-power embedded systems	2009	-1.6655699316390753	13.447781921499276	3205569
3205745	EDA	bandwidth optimization through on-chip memory restructuring for hls	2017	-2.101331830865746	13.571106608810608	3205772
3206587	EDA	reducing inter-configuration memory usage and performance improvement in reconfigurable computing systems	2005	-1.7199089302589048	13.32068807274581	3206614
3207058	Arch	(when) will cmps hit the power wall?	2008	-1.5180792083676744	14.263359149127707	3207085
3207171	Arch	breaking the memory bottleneck with an optical data path	2002	-2.340115922394187	14.803769139202563	3207198
3208181	EDA	a new physical routing approach for robust bundled signaling on noc links	2010	-2.9402576892705934	15.060570178981399	3208208
3211632	Embedded	energy and latency evaluation of noc topologies	2005	-1.849230923472145	14.650510978480401	3211659
3212752	EDA	power efficiency for hardware/software partitioning with time and area constraints on mpsoc	2013	-1.6241663041565886	13.391120440617607	3212779
3213121	EDA	optimal topology exploration for application-specific 3d architectures	2006	-1.9920916413421907	14.623793468889177	3213148
3214005	EDA	energy efficient statistical on-chip communication bus synthesis for a reconfigurable architecture	2006	-2.7298962928657917	14.154367500674953	3214032
3214278	DB	packaging design challenges of the ibm system z10 enterprise class server	2009	-2.6918421826824717	13.496641855719224	3214305
3214314	EDA	obstacle-free two-dimensional online-routing for run-time reconfigurable fpga-based systems	2010	-2.737777559589225	13.442485621626018	3214341
3214349	EDA	evaluating performance of manycore processors with various granularities considering yield and lifetime reliability	2012	-2.669900487828659	14.473679901787099	3214376
3214633	EDA	dsrelim: power-constrained reliability management in dark-silicon many-core chips under process variations	2015	-1.6730096607928409	14.844594836831044	3214660
3214975	Arch	mesh of tree: unifying mesh and mfpga for better device performances	2007	-2.5613046828912798	15.106165207411387	3215002
3216252	Arch	a 0.18 /spl mu/m implementation of a floating-point unit for a processing-in-memory system	2004	-2.4134413932694083	13.327619917737374	3216279
3216528	EDA	introduction to the trets special section on the workshop on self-awareness in reconfigurable computing systems (srcs'12)	2014	-1.6541497389535234	13.789084425093508	3216555
3216937	EDA	linear-programming-based techniques for synthesis of network-on-chip architectures	2004	-2.5140603402345048	14.540166913138494	3216964
3218374	HPC	algorithmic cholesky factorization fault recovery	2010	-2.1304876093499887	14.116045410908045	3218401
3218687	Arch	powerpc 603 microprocessor power management	1994	-2.4393860822799245	13.526950253332927	3218714
3219171	Arch	design space navigation for neighboring power-performance efficient microprocessor configurations	2005	-1.7806343402565228	13.61553496925768	3219198
3220055	Arch	performance and network power evaluation of tightly mixed sram nuca for 3d multi-core network on chips	2014	-2.4399420160576413	14.77213984038663	3220082
3220096	Arch	a high efficient on-chip interconnection network in simd cmps	2010	-2.156702739774777	14.176681727303214	3220123
3220182	Arch	an area-efficient and protected network interface for processing-in-memory systems	2005	-3.030025290041142	13.959383831386766	3220209
3220990	EDA	the case for registered routing switches in field programmable gate arrays	2001	-3.0242374575344484	14.908104927651975	3221017
3221339	EDA	a low latency memory controller for video coding systems	2007	-1.5446144210070565	14.328388170768935	3221366
3222389	Arch	power-efficient computer architectures: recent advances	2014	-2.5143249613427394	13.553195952704518	3222416
3222400	EDA	design space exploration for an embedded processor with flexible datapath interconnect	2010	-2.0968408692176577	13.231592267844306	3222427
3223403	EDA	dark silicon as a challenge for hardware/software co-design	2014	-3.1365687214333327	13.862611258684225	3223430
3224923	Arch	efficient data streaming with on-chip accelerators: opportunities and challenges	2011	-2.257196514956648	13.639798114886002	3224950
3225672	HPC	unism: unified scheduling and mapping for general networks on chip	2012	-1.996601132066036	14.838546806766232	3225699
3226013	Robotics	scalable robotic-hand control system based on a hierarchical multi-processor architecture adopting a large number of tactile sensors	2012	-1.6037451327554342	14.091602710543366	3226040
3226241	EDA	emulation based high-accuracy throughput estimation for high-speed connectivities: case study of usb2.0	2011	-2.1986174391696762	13.644746696120322	3226268
3226361	Arch	efficient aes cipher on coarse-grained reconfigurable architecture	2017	-1.4981825317145019	13.516390172375749	3226388
3227354	EDA	a design method for heterogeneous adders	2007	-2.63163136520843	13.679705806901591	3227381
3227685	EDA	combining mapping and partitioning exploration for noc-based embedded systems	2010	-2.1212765100245865	14.789100586418812	3227712
3227881	Arch	accelerating embedded multimedia applications with versatile and reconfigurable instruction fusion	2007	-1.492516143914722	13.38400819807297	3227908
3228989	EDA	impacct: methodology and tools for power-aware embedded systems	2002	-1.896881513283028	14.412821536058548	3229016
3229253	EDA	evaluation of cgra architecture for real-time processing of biological signals on wearable devices	2017	-2.3897275498030957	13.636295407015636	3229280
3229664	Theory	hibi v.2 communication network for system-on-chip	2004	-2.4375186691327597	14.872383749745461	3229691
3230806	HPC	algorithm selection for error resilience in scientific computing	2014	-2.5193083130614204	13.338788168667723	3230833
3231371	Arch	computer architecture research: shifting priorities and newer challenges	2004	-3.2491887451838863	13.503649095067596	3231398
3232349	EDA	a high-performance area-efficient aes cipher on a many-core platform	2011	-1.4787015412100102	13.369079074483585	3232376
3232918	Networks	rethinking the network stack for rack-scale computers	2014	-2.3450268357453847	14.110401015442974	3232945
3233043	EDA	processor tile shapes and interconnect topologies for dense on-chip networks	2014	-2.6543904845672697	14.99941594155634	3233070
3233126	EDA	performance and power consumption analysis of memory efficient 3d network-on-chip architecture	2013	-2.7813087579977585	13.640669765360887	3233153
3233225	EDA	thermal-aware on-chip memory architecture exploration	2013	-1.5455420052266444	14.971556459114005	3233252
3233759	EDA	energy-aware memory management for embedded multidimensional signal processing applications	2017	-1.5008539121037086	13.57793356988034	3233786
3234641	EDA	linux- and fpga-based accelerated single-phase shunt active power filter	2016	-2.9465418042369413	14.374332895175609	3234668
3234857	HPC	coordinating multiple autonomic managers to achieve specified power-performance tradeoffs	2007	-1.9641529142527456	13.954751052718267	3234884
3235426	EDA	automated design of stable power delivery systems for heterogeneous iot systems	2017	-3.3540451639573337	14.348745079799645	3235453
3235901	EDA	an intelligent partitioning approach of the system-on-chip for flexible and stretchable systems	2017	-2.3150210202462818	14.8135024619802	3235928
3235999	Arch	hmctherm: a cycle-accurate hmc simulator integrated with detailed power and thermal simulation	2018	-1.7352776087556527	14.538196408593414	3236026
3236197	EDA	heuristics for dynamic task mapping in noc-based heterogeneous mpsocs	2007	-1.6567558727861496	14.677667681089414	3236224
3236623	Arch	a feasible low-power augmented-reality terminal	1999	-2.622479152187909	13.486473102592758	3236650
3236969	Embedded	a software fault-tolerance mechanism for mixed-critical real-time applications on consumer-grade many-core processors	2016	-3.353948616774044	14.003419121332517	3236996
3236983	EDA	adaptive priority toggle asynchronous tree arbiter for aer-based image sensor	2011	-2.2759804436461155	14.913604512588153	3237010
3237634	EDA	low latency network-on-chip router microarchitecture using request masking technique	2015	-2.256819903815112	15.088266938245564	3237661
3238053	EDA	a design flow for application specific heterogeneous pipelined multiprocessor systems	2009	-1.7865137709596053	13.398664061723592	3238080
3239817	EDA	early design phase power performance trade-offs using in-situ macro models	2008	-2.6555691113895272	13.273707849174265	3239844
3240421	Arch	an fpga-based thermal emulation framework for multicore systems	2017	-2.475664335957352	13.688086996087167	3240448
3240547	EDA	energy aware mapping for reconfigurable wireless mpsocs	2015	-1.8858450230398305	13.799001819979	3240574
3240655	EDA	high performance and energy efficient wireless noc-enabled multicore architectures for graph analytics	2015	-2.343986695637792	14.892211152501874	3240682
3240958	EDA	a multi-objective perspective for operator scheduling using fine-grained dvs architecture	2012	-1.4423414103440912	14.99576324973275	3240985
3241312	EDA	3-d mesh-based optical network-on-chip for multiprocessor system-on-chip	2013	-2.690982536706087	15.081621196195945	3241339
3241725	Arch	keynote: multithreading for low-cost, low-power applications	2004	-2.524057078752327	13.386041243342529	3241752
3242055	EDA	achieving energy-efficiency on mpsocs: performance and power optimizations	2015	-1.4787925680155023	14.187361136327402	3242082
3242501	EDA	bitstream decompression for high speed fpga configuration from slow memories	2007	-1.9824782628251305	13.449260651830075	3242528
3242859	Arch	the medfield smartphone: intel architecture in a handheld form factor	2013	-2.8350804614391567	13.572133490349447	3242886
3243087	EDA	a domain-specific dynamically reconfigurable hardware platform for wireless sensor networks	2007	-1.4706123785969207	14.132667485658194	3243114
3243545	EDA	itanium processor clock design	2000	-2.3935474869860744	13.44768741418411	3243572
3244982	Arch	hierarchical and multiple switching noc with floorplan based adaptability	2013	-2.228387982084928	14.658773326300668	3245009
3245058	Arch	characterizing processors for energy and performance management	2015	-1.5082733341270658	15.066158298102398	3245085
3245189	EDA	energy-efficient and robust 3d nocs with contactless vertical links (invited paper)	2017	-3.019691157727283	14.580763398433565	3245216
3245366	Arch	an algorithm used in a power monitor to mitigate dark silicon on vlsi chip	2015	-2.5796011589083783	14.490270570333333	3245393
3245857	EDA	dynamic phase-based optimization of embedded systems	2014	-1.4412246929604031	13.54729540048709	3245884
3246407	EDA	exploring dynamically reconfigurable multicore designs with norc designer	2012	-1.5298468511703842	13.796807550719306	3246434
3246556	Arch	architecture design of variable block size motion estimation for full and fast search algorithms in h.264/avc	2011	-2.0778046320017807	14.728183779695554	3246583
3246814	Arch	leveraging block decisions and aggregation in the sharestreams qos architecture	2003	-1.6690169922319384	14.748723110466509	3246841
3247116	Visualization	near field communication interface for a packet-based serial data transmission using a dual interface eeprom	2015	-3.0851940186979148	14.597945531159342	3247143
3248954	Arch	exploring performance trade-offs of a jpeg decoder using the deepcompass framework	2007	-1.7054099313286686	13.362424162689393	3248981
3249293	Embedded	task scheduling for power optimisation of multi frequency synchronous data flow graphs	2005	-1.7656752121583283	13.65551087592612	3249320
3249890	Theory	design space exploration of non-uniform cache access for soft-error vulnerability mitigation	2015	-2.240588442357502	14.473524825344827	3249917
3250565	Arch	co-designing accelerators and soc interfaces using gem5-aladdin	2016	-2.008275891150196	14.120398454265043	3250592
3252116	EDA	system-level online power estimation using an on-chip bus performance monitoring unit	2011	-2.256935033887681	14.007206131115153	3252143
3252528	Arch	a mixed-signal data-centric reconfigurable architecture enabled by rram technology (abstract only)	2017	-1.7928661948344435	13.697230437155767	3252555
3253698	EDA	exploring serial vertical interconnects for 3d ics	2009	-2.6641457819406167	14.981979962550188	3253725
3253727	EDA	approximate data reuse-based processor: a case study on image compression	2017	-1.866363875281984	13.223648749242404	3253754
3254334	EDA	an efficient inter-fpga routing exploration environment for multi-fpga systems	2018	-2.833313922051953	13.40794127662671	3254361
3254458	HPC	application mapping algorithms for mesh-based network-on-chip architectures	2014	-2.097842427956273	14.61194467066468	3254485
3254804	EDA	energy optimization for application-specific noc with multi-mode switches	2006	-2.1800252907805846	14.41299192527565	3254831
3254958	Arch	accurate off-line phase classification for hw/sw co-designed processors	2014	-2.2161557096216904	13.203134797711051	3254985
3255168	EDA	a 1.25ghz 0.8w c66x dsp core in 40nm cmos	2012	-2.7895202220206605	13.7732797355899	3255195
3255357	EDA	user-centric design space exploration for heterogeneous network-on-chip platforms	2009	-1.9198701269798184	13.642726880425204	3255384
3255504	EDA	integration of aes on heterogeneous many-core system	2014	-1.9131514360574364	13.318835806296287	3255531
3255697	Embedded	investigating energy consumption of an sram-based fpga for duty-cycle applications	2013	-1.5014818268121874	14.859188686305671	3255724
3255937	EDA	a reconfiguration-aware floorplacer for fpgas	2008	-2.4042566123942573	13.576067810474074	3255964
3256080	EDA	buffer size driven partitioning for hw/sw co-design	1998	-1.4736924384901002	14.124033431448442	3256107
3256199	Arch	on the design, control, and use of a reconfigurable heterogeneous multi-core system-on-a-chip	2008	-1.4978491238307563	13.212946078920194	3256226
3257316	EDA	analysis of the influence of register file size on energyconsumption, code size, and execution time	2001	-1.7070901659864386	13.800029728459311	3257343
3257632	EDA	communication-centric high level synthesis metrics for low vertical channel density 3-dimensional networks-on-chip	2012	-2.480015335887169	14.947615271184548	3257659
3258251	Arch	panel discussions: toward wearable computing era, how cool chip architecture and tools will evolve?	2014	-3.129516771645439	13.525986775949026	3258278
3258392	Arch	comprehensive and efficient design parameter selection for soft error resilient processors via universal rules	2012	-3.0394754127730446	13.3895157330266	3258419
3259297	PL	gpus neutron sensitivity dependence on data type	2014	-3.3290793566549377	13.933100751547501	3259324
3260179	EDA	a hw/sw codesign-based reconfigurable environment for telecommunication network simulation	1999	-1.8460277257168225	13.810768013098212	3260206
3260469	Arch	mira: a multi-layered on-chip interconnect router architecture	2008	-2.3989811541537955	14.920973351101422	3260496
3262176	EDA	power-aware test scheduling in network-on-chip using variable-rate on-chip clocking	2005	-3.2950188824187827	14.585675465388135	3262203
3263152	EDA	routability improvement using dynamic interconnect architecture	1995	-2.1876669058055023	13.531475584076796	3263179
3264032	Embedded	schedule refinement for homogeneous multi-core processors in the presence of manufacturing-caused heterogeneity	2015	-1.5032679569547776	15.070649382558555	3264059
3264143	Arch	a 32 nm, 3.1 billion transistor, 12 wide issue itanium® processor for mission-critical servers	2012	-2.8475820542040955	13.989245953177733	3264170
3264415	Arch	sram-based fpga proposal for dynamic power management on sensor node	2014	-2.9909677119348084	14.070070045518909	3264442
3264984	EDA	memory power modeling - a novel approach	2008	-2.414744989272025	13.507661944219349	3265011
3266614	EDA	a transition-signaling bundled data noc switch architecture for cost-effective gals multicore systems	2013	-3.144302855353754	13.662315432117188	3266641
3266644	EDA	onyx: a new heuristic bandwidth-constrained mapping of cores onto tile-based network on chip	2009	-2.1553070020661216	14.946924582381737	3266671
3267466	EDA	joint multicast routing and network design optimisation for networks-on-chip	2009	-2.3755125876901517	14.862559390499046	3267493
3268216	EDA	area and performance co-optimization for domain wall memory in application-specific embedded systems	2015	-2.117862586949343	14.282546624398579	3268243
3269054	EDA	impact of pixel per processor ratio on embedded simd architectures	2001	-2.442164821986386	13.464625355149407	3269081
3269282	Arch	hector: a hierarchically structured shared-memory multiprocessor	1991	-1.9215458757423567	13.487444114197741	3269309
3269306	EDA	hands: heterogeneous architectures and networks-on-chip design and simulation	2012	-1.7770825279316866	13.432969889001887	3269333
3270146	EDA	an analytical performance model for the spidergon noc	2007	-1.9264168852282135	14.594605916821644	3270173
3270150	Arch	an open-source hypertransport core	2008	-2.376628944124364	14.312481498058494	3270177
3270911	EDA	low latency and memory efficient viterbi decoder using modified state-mapping method	2006	-2.7180813981372607	13.809975122760145	3270938
3271950	HCI	mobile supercomputers for the next-generation cell phone	2010	-2.318339888851195	13.245215467075065	3271977
3274021	EDA	an automated technique for topology and route generation of application specific on-chip interconnection networks	2005	-2.595608240705774	14.231053332695039	3274048
3274269	EDA	fault-tolerant topology generation method for application-specific network-on-chips	2015	-2.913487955787065	15.043498643707766	3274296
3274833	EDA	fabric on a chip: towards consolidating packet switching functions on silicon	2006	-2.130871006461338	14.7966385415168	3274860
3276479	Embedded	a metamorphotic network-on-chip for various types of parallel applications	2015	-2.392303935121678	15.088255211408972	3276506
3276725	EDA	design and evaluation of correlation accelerator in ieee-802.11a/g receiver using a template-based coarse-grained reconfigurable array	2015	-2.403327900291523	13.400225388051913	3276752
3277123	EDA	efficient and effective packing and analytical placement for large-scale heterogeneous fpgas	2014	-1.7210058825582335	13.880799806522946	3277150
3277512	EDA	dynamic fault-tolerant routing algorithm for networks-on-chip based on localised detouring paths	2013	-3.052370839945445	14.95295570625222	3277539
3278767	EDA	enhancing workload-dependent voltage scaling for energy-efficient ultra-low-power embedded systems	2018	-2.203326091349985	14.627786334501865	3278794
3279418	EDA	allocating irregular partitions in mesh-based on-chip networks	2012	-1.6643695857123688	14.879837655390125	3279445
3279799	EDA	decision tree and random forest implementations for fast filtering of sensor data	2018	-2.6250679690148377	14.436971236391384	3279826
3279928	EDA	energy management for dynamically reconfigurable heterogeneous mobile systems	2001	-1.945189827134672	13.566008903228823	3279955
3280025	Arch	ccc: crossbar connected caches for reducing energy consumption of on-chip multiprocessors	2003	-2.821952874277027	14.340510791538332	3280052
3280439	Arch	design and operational assessment of an intra-cell hybrid l2 cache	2017	-1.4283865600058503	14.883082464946892	3280466
3281525	Arch	using hardware parallelism for reducing power consumption in video streaming applications	2015	-1.9811196087555456	13.898617908621931	3281552
3282106	Arch	microprocessors: the new lut	2005	-2.7390215698783167	13.275024682903668	3282133
3282243	EDA	a framework for tsv serialization-aware synthesis of application specific 3d networks-on-chip	2012	-2.6044927008727132	14.716858317665176	3282270
3282707	Embedded	automatic runtime customization for variability awareness on multicore platforms	2015	-2.9946659783952927	14.136076055757297	3282734
3283352	EDA	multi-objective local-search optimization using reliability importance measuring	2014	-1.4575630481116897	14.267899925890427	3283379
3284212	EDA	dynamic flow reconfiguration strategy to avoid communication hot-spots	2011	-1.9967550280364332	14.824016956869345	3284239
3284558	Arch	a re-configurable processor for petri net simulation	2000	-2.037271243944796	13.72866147198133	3284585
3285747	EDA	an adaptive fpga and its distributed routing	2005	-2.7454377903189635	14.699179375750921	3285774
3286005	EDA	xetal-pro: an ultra-low energy and high throughput simd processor	2010	-1.7220620942342837	13.810783634977973	3286032
3286052	Arch	simplefit: a framework for analyzing design trade-offs in raw architectures	2001	-1.5975110875002994	13.653153007643306	3286079
3286216	Arch	bridging the computation gap between programmable processors and hardwired accelerators	2009	-2.0957830012912115	13.25452659861097	3286243
3287371	EDA	polaris: a system-level roadmapping toolchain for on-chip interconnection networks	2007	-2.8142147587925908	13.573618357225367	3287398
3288253	HPC	application-guided power-efficient fault tolerance for h.264 context adaptive variable length coding	2017	-3.160617014732733	13.875443171748062	3288280
3288953	EDA	reconfigurable computing using content addressable memory for improved performance and resource usage	2008	-2.686806645950753	13.972504753604555	3288980
3289552	Arch	layout-accurate design and implementation of a high-throughput interconnection network for single-chip parallel processing	2007	-2.1153308910294872	14.84745044148453	3289579
3289813	EDA	a novel approach to hardware/software partitioning for reconfigurable embedded systems	2012	-1.4824070760276593	13.583944465847736	3289840
3290270	OS	configurable data memory for multimedia processing	2008	-1.863478667434696	13.819060108262287	3290297
3290687	EDA	application-specific power-aware mapping for reconfigurable noc architectures	2015	-2.1665015014111484	14.635006949535287	3290714
3290737	EDA	system level interconnect design for network-on-chip using interconnect ips	2003	-2.788133925988625	14.81999726291044	3290764
3293352	EDA	efficient block scheduling to minimize context switching time for programmable embedded processors	1999	-1.5797400563313853	14.058201752990346	3293379
3293566	Arch	a portable and fault-tolerant microprocessor based on the sparc v8 architecture	2002	-3.2709010829703007	13.494250412920312	3293593
3295345	EDA	thermal-aware floorplanning for partially-reconfigurable fpga-based systems	2015	-2.107841416541548	14.214093486886563	3295372
3296896	EDA	a reliable routing architecture and algorithm for nocs	2012	-2.9633133693942058	15.00299071686503	3296923
3297185	HPC	optical interconnects for extreme scale computing systems	2017	-2.396259330601369	13.909033552250584	3297212
3297482	EDA	respir: a response surface-based pareto iterative refinement for application-specific design space exploration	2009	-2.25672511538031	13.280781155753322	3297509
3297681	Logic	crinkle: a heuristic mapping algorithm for network on chip	2009	-1.5763582759790171	14.875958144465187	3297708
3298387	EDA	a low power video processor	1998	-3.0442711567395766	13.903306292642295	3298414
3298508	EDA	integrated modeling, generation and optimization for packet based noc topology	2010	-2.281804522573816	14.972506190931327	3298535
3300159	Embedded	investigating core-level n-modular redundancy in multiprocessors	2014	-3.09588971405253	13.549634897218905	3300186
3300246	EDA	design space exploration of a mesochronous link for cost-effective and flexible gals nocs	2010	-3.036655614501941	13.621164473246575	3300273
3300626	EDA	variable-length hashing for exact pattern matching	2006	-3.1259852636856236	14.289585398700956	3300653
3300717	EDA	accurate and high-speed asynchronous network-on-chip simulation using physical wire-delay information	2013	-2.6458893565095054	14.631519955347452	3300744
3300726	Arch	performance-cost analyses software for h.264 forward/inverse integer transform	2010	-2.6190683709385305	13.2393215968558	3300753
3300762	EDA	hyper-lp: a system for power minimization using architectural transformations	1992	-2.106476644123619	13.454026701114358	3300789
3301153	EDA	argo: a real-time network-on-chip architecture with an efficient gals implementation	2016	-2.584850025260085	14.602774919364224	3301180
3302324	EDA	vector processing-aware advanced clock-gating techniques for low-power fused multiply-add	2018	-2.670287303098088	13.613762845189425	3302351
3303078	HPC	network on chip architecture for multi-agent systems in fpga	2017	-1.734936866812751	14.141757667420983	3303105
3303653	Arch	leveraging the core-level complementary effects of pvt variations to reduce timing emergencies in multi-core processors	2010	-2.0829285764077867	14.960925722151798	3303680
3304304	Robotics	microscan imager logging data compression using improved huffman algorithm	2014	-2.7227226148917976	13.578177273184107	3304331
3306352	EDA	minimizing global interconnect in dsp systems using bypassing	2007	-2.8484037286697954	13.354589603699047	3306379
3307050	EDA	satisfiability modulo graph theory for task mapping and scheduling on multiprocessor systems	2011	-1.6203880164425106	13.261134688632493	3307077
3307658	Embedded	scheduling of tasks with precedence delays and relative deadlines framework for time-optimal dynamic reconfiguration of fpgas	2006	-1.8294547593145236	13.830634549148236	3307685
3307930	EDA	an efficient design algorithm for exploring flexible topologies in custom adaptive 3d nocs for high performance and low power	2011	-2.310861715934312	14.674079716194838	3307957
3308389	EDA	softexplorer: estimation, characterization, and optimization of the power and energy consumption at the algorithmic level	2004	-1.6107639274090964	13.36847467613556	3308416
3308814	EDA	reconfigurable noc design flow for multiple applications run-time mapping on fpga devices	2009	-1.6675800500091114	13.443507903938995	3308841
3308899	EDA	profile-guided microarchitectural floor planning for deep submicron processor design	2004	-2.53554948797188	14.968755969337694	3308926
3309253	EDA	a high-speed interconnect network using ternary logic	1995	-2.556768013433836	15.020419942095135	3309280
3309497	EDA	throughput-based network-on-chip topology generation and analysis	2009	-2.284659310842237	14.78175853864047	3309524
3311268	Arch	dynamic reconfiguration of an optical interconnect	2003	-2.4353874369560153	14.827455403386274	3311295
3311275	Arch	low-leakage architecture for embedded rom	2015	-2.540471117005929	14.322472463875792	3311302
3311318	EDA	reconfiguralbe multimedia accelerator for mobile systems	2008	-2.0769326647671016	13.893226682863258	3311345
3311953	EDA	interconnect-aware pipeline synthesis for array-based architectures	2009	-2.348542438250643	14.335377323361113	3311980
3312169	Embedded	tiers: topology independent pipelined routing and scheduling for virtualwire&#8482; compilation	1995	-1.4745635717314458	14.907126354395153	3312196
3312503	EDA	a noc-based custom fpga configuration memory architecture for ultra-fast micro-reconfiguration	2017	-2.733060645940038	13.477451388150804	3312530
3313681	EDA	allocation of fifo structures in rtl data paths	1997	-1.8335078798460311	13.81617944348798	3313708
3314884	EDA	a 5.6mb/s 64gb 4b/cell nand flash memory in 43nm cmos	2009	-3.3617383125476	13.849790159931667	3314911
3315630	EDA	area-efficient iot mcu with remote code execution layer for cloud-connected code executable things	2016	-1.7850813805115182	13.900707733908035	3315657
3315809	EDA	design space exploration comparing homogeneous and heterogeneous network-on-chip architectures	2005	-1.46697212433879	14.53716503850486	3315836
3316678	HPC	silent data corruption resilient matrix factorizations on distributed memory system	2016	-2.220630916862371	14.258474965535312	3316705
3317545	Security	investigating power reduction for noc-based spiking neural network platforms using channel encoding	2012	-2.759814198860607	14.541848601706633	3317572
3317929	EDA	multi2 router: a novel multi local port router architecture with broadcast facility for fpga-based networks-on-chip	2006	-2.3300410728877394	14.679327748454414	3317956
3318173	EDA	an optimized solution for cross-domain system bus transaction processing	2013	-1.882464079638258	14.638879888959961	3318200
3319193	EDA	dark silicon: from embedded to hpc systems (dagstuhl seminar 16052)	2016	-3.2851101197394783	13.783311080720987	3319220
3319785	Arch	a concurrent test architecture for massively-parallel computers and its error detection capability	1991	-3.175890953777445	13.949348236891156	3319812
3319846	EDA	modeling the computational efficiency of 2-d and 3-d silicon processors for early-chip planning	2011	-1.4767977934106131	13.298249320973218	3319873
3321109	EDA	variation-aware thermal characterization and management of multi-core architectures	2008	-1.5301538089421076	15.048562421738579	3321136
3321165	Arch	a stream register file unit for reconfigurable processors	2006	-2.1916324215985807	13.542215717396017	3321192
3323797	EDA	socin: a parametric and scalable network-on-chip	2003	-2.702247364717929	14.023766009822676	3323824
3324241	Arch	from cool chips to hot interconnects	2017	-2.755999687721273	13.43729883219963	3324268
3326041	HPC	atm cell scheduling by function level evolvable hardware	1996	-2.600856030892765	13.482692347783836	3326068
3326344	EDA	energy-aware interconnect optimization for a coarse grained reconfigurable processor	2008	-1.626561630280824	14.128462072375422	3326371
3326530	Arch	otornoc: optical tree of rings network on chip for 1000 core systems	2017	-2.335971799194915	14.761624949658225	3326557
3326855	EDA	run-time monitoring mechanism for efficient design of application-specific noc architectures in multi/manycore era	2013	-1.735944681356648	14.674009844467424	3326882
3327500	EDA	soft error-aware design optimization of low power and time-constrained embedded systems	2010	-1.7048341766284427	14.729412997194874	3327527
3328150	Arch	a case of precision-tunable stt-ram memory design for approximate neural network	2015	-1.4575626386955924	14.61718380220218	3328177
3328219	Arch	squashing code size in microcoded ips while delivering high decompression speed	2010	-1.694369548811674	13.828073954659322	3328246
3328586	Arch	report on the 2018 ieee/acm international symposium on low power electronics and design	2018	-3.0087650868842983	13.294709376355641	3328613
3328722	EDA	the arm9 family-high performance microprocessors for embedded applications	1998	-2.796540647236706	13.264424388065162	3328749
3328894	Arch	configuration compression for virtex fpgas	2001	-1.4304426368493246	13.771765483651569	3328921
3329158	EDA	invited address: hybrid reconfigurable processors - the road to low-power consumption	1998	-3.3521638498615003	13.568197248900027	3329185
3330102	EDA	task partitioning oriented architecture exploration method for dynamic reconfigurable architectures	2006	-1.7430812429439275	13.431333338366098	3330129
3332975	Arch	fault injection experiments with the clamr hydrodynamics mini-app	2014	-2.8272213534653536	14.244400152071792	3333002
3333439	EDA	thermal-aware preemptive test scheduling for network-on-chip based 3d ics	2016	-2.416029877456402	14.281396237844715	3333466
3336171	EDA	comparing three clustering-based scheduling methods for energy-aware rapid design of mp2socs	2018	-1.7862183318544205	13.724736840511149	3336198
3336516	Arch	panoptic dvs: a fine-grained dynamic voltage scaling framework for energy scalable cmos design	2009	-2.215202725402845	14.805255072895456	3336543
3337200	EDA	adaptive methodologies and designs for network-on-chip based systems	2012	-2.5571518825208623	13.262485722803678	3337227
3338060	EDA	high-throughput interconnect wave-pipelining for global communication in fpgas	2008	-3.0136049438204706	14.72820021817128	3338087
3338118	Arch	clap-net: bandwidth adaptive optical crossbar architecture	2017	-2.593796103343826	14.944545962459955	3338145
3338612	EDA	reducing power for dynamically reconfigurable processor array by reducing number of reconfigurations	2011	-1.6755511866096742	13.899115239991412	3338639
3339451	Arch	low-power mechanism with power block management	2006	-1.7564513358434186	14.228246877210696	3339478
3340388	AI	memory-aware noc application mapping based on adaptive genetic algorithm	2015	-1.9471504884302415	14.48737379195474	3340415
3341989	Arch	on a design of crossroad switches for low-power on-chip communication architectures	2006	-1.9872079447872917	14.335139271659957	3342016
3342615	Arch	runtime reconfiguration of multiprocessors based on compile-time analysis	2010	-1.844337578272264	13.532910472840312	3342642
3343206	EDA	a hardware and software monitor for high-level system-on-chip verification	2001	-1.5385199295935297	13.688887054499538	3343233
3343287	Embedded	characterization of impact of transient faults and detection of data corruption errors in large-scale n-body programs using graphics processing units	2014	-3.1825291492028063	13.960646267555234	3343314
3343362	Arch	adaptive routing strategies for fault-tolerant on-chip networks in dynamically reconfigurable systems	2008	-3.0260272950796363	14.420911685572806	3343389
3343620	Arch	non-traditional irregular interconnects for massive scale soc	2008	-3.1123700622814887	14.522510815622065	3343647
3343726	EDA	memory system for a dynamically adaptable pixel stream architecture	2010	-2.0589557801667	13.980948674567301	3343753
3343806	EDA	design of a reconfigurable multiprocessor core for higher performance and reliability of embedded systems	2006	-1.5632289655774565	13.276154001840036	3343833
3343963	EDA	structured interconnect architecture: a solution for the non-scalability of bus-based socs	2004	-2.672900038541963	14.119096537124223	3343990
3344530	Arch	a scalable 3d heterogeneous multi-core processor with inductive-coupling thruchip interface	2013	-2.172280128152038	14.10928953714066	3344557
3346464	EDA	application-specific instruction memory customizations for power-efficient embedded processors	2003	-1.957065538544549	13.446047863441384	3346491
3346474	Arch	dypp - a vlsi supercomputer architecture supporting two-level fault tolerance, program graph injection and data levitation concepts	1986	-2.4266197696853338	13.312698466688467	3346501
3346559	EDA	muccra-3: a low power dynamically reconfigurable processor array	2010	-1.7657447774903587	13.367852195193816	3346586
3348390	EDA	power efficient, fpga implementations of transform algorithms for radar-based digital receiver applications	2013	-2.6000889103898537	13.533613096237929	3348417
3349180	EDA	leveraging application-level requirements in the design of a noc for a 4g soc - a case study	2010	-2.254591289152787	14.982905498441095	3349207
3349261	EDA	plenary speaker: low power solutions for a smarter future	2012	-3.15850033102515	13.297498182371347	3349288
3349674	EDA	high-level synthesis-based design methodology for dynamic power-gated fpgas	2014	-2.525258988462223	13.44277429759152	3349701
3350376	EDA	a heterogeneous embedded mpsoc for multimedia applications	2006	-2.38739266354364	13.394882391294065	3350403
3350898	EDA	power aware external bus arbitration for system-on-a-chip embedded systems	2007	-2.0432349952784032	13.987276636906682	3350925
3352027	Arch	high-performance and energy-efficient network-on-chip architectures for graph analytics	2016	-2.3626553889060458	14.888535597977238	3352054
3352117	EDA	efficient embedded learning for iot devices	2016	-2.8913216552424403	13.694374160799788	3352144
3353124	EDA	keynote: “non-volatile memory innovation”	2014	-3.150867536376805	13.493090730041638	3353151
3353991	EDA	function-based memory partitioning on low power digital signal processor for cochlear implants	2008	-2.920158901656949	13.23297753731602	3354018
3354950	Arch	a 5-ghz mesh interconnect for a teraflops processor	2007	-2.7012846551471803	14.631278373187563	3354977
3355427	Arch	a study of the scalability of on-chip routing for just-in-time fpga compilation	2005	-2.4918623965766558	13.619358674099546	3355454
3355465	EDA	end-to-end real-time communication in mixed-criticality systems based on networked multicore chips	2014	-1.514849101137378	14.615357165739427	3355492
3355520	Arch	system-on-chip communication architecture: dynamic parallel fraction control bus design and test methodologies	2007	-2.1600012471950607	14.632956413022734	3355547
3356099	Arch	a synchronized variable frequency clock scheme in chip multiprocessors	2008	-2.2245388815025717	14.341083045497689	3356126
3357112	Embedded	reconfigurable heterogeneous communications and core reallocation for dynamic hw task management	2007	-1.5904071273121647	14.56167328197829	3357139
3357814	EDA	layout aware design of mesh based noc architectures	2006	-2.941979113326709	14.170095519139034	3357841
3358466	EDA	3d integration for power-efficient computing	2013	-2.420055398035224	14.170189156041065	3358493
3361138	EDA	an enhanced relocation manager to speedup core allocation in fpga-based reconfigurable systems	2012	-1.9338960469880329	13.483115553341706	3361165
3361214	EDA	a tutorial for key problems in the design of hybrid hierarchical noc architectures with wireless/rf	2013	-2.5846642759920604	14.762227862300616	3361241
3361340	Embedded	time bands: a software approach for timing analysis on resource constrained systems	2017	-1.4661628230020478	13.42953701824255	3361367
3361785	Arch	sustainable multi-core architecture with on-chip wireless links	2012	-2.8048103692803785	14.679565630961266	3361812
3362740	EDA	scalable effort hardware design	2014	-2.874814766420203	13.893070577302618	3362767
3363135	EDA	the effect of temperature on cache size tuning for low energy embedded systems	2007	-1.430646299587894	14.981842807814665	3363162
3363633	Arch	exploring optimal cost-performance designs for raw microprocessors	1998	-1.5788083419760366	13.679635845361865	3363660
3364062	Arch	mcpat: an integrated power, area, and timing modeling framework for multicore and manycore architectures	2009	-2.659736835210588	14.357628022996831	3364089
3364302	EDA	an energy efficient wireless network-on-chip using power-gated transceivers	2014	-2.684671019937303	15.078291152188385	3364329
3367047	EDA	streamlined network-on-chip for multicore embedded architectures	2012	-1.8275662911977266	15.112962604843588	3367074
3367735	Arch	cable-geometric error-prone approach for low-latency interconnection networks	2017	-1.790040558644456	15.091432330608525	3367762
3367794	Arch	cost sensitive modulo scheduling in a loop accelerator synthesis system	2005	-1.7944644601876374	13.352148001023505	3367821
3367893	HPC	dart - a high level software-defined radio platform model for developing the run-time controller	2012	-1.9825583340013864	13.680301848060527	3367920
3368115	EDA	"""introduction to the special session on """"silicon photonic interconnects: an illusion or a realistic solution?"""""""	2014	-3.096822261236951	14.683548982526874	3368142
3369117	EDA	cunoc: a dynamic scalable communication structure for dynamically reconfigurable fpgas	2009	-2.160048958676458	14.52272653133942	3369144
3369780	HPC	a scalable and adaptive network on chip for many-core architectures	2014	-2.275876427807722	14.500833358312935	3369807
3370774	EDA	adaptive wsns based on hw/sw implementation of selective relaying communication technique	2016	-2.324156272327204	14.327891028328953	3370801
3372460	EDA	hierarchical library-based power estimator for versatile fpgas (abstract only)	2014	-2.137022188875703	13.440773025744107	3372487
3372566	HPC	c-switches: increasing switch radix with current integration scale	2011	-2.4606171474606153	15.06352535167848	3372593
3372570	Arch	solid-state drives: memory driven design methodologies for optimal performance	2017	-2.8629398344706787	13.875340820737295	3372597
3373358	EDA	cycle-accurate energy model and source-independent characterization methodology for embedded processors	2004	-2.1761627702973647	13.620205502778967	3373385
3374252	Arch	parallel aes encryption engines for many-core processor arrays	2013	-1.5051370596067686	13.38077207392426	3374279
3375278	Arch	impact of on-chip power distribution on temperature-induced faults in optical nocs	2016	-3.2204193817969937	14.697290522193509	3375305
3375917	EDA	high-speed clock recovery for low-cost fpgas	2010	-2.6451832856301856	14.863941965877267	3375944
3376022	EDA	optimizing time and space multiplexed computation in a dynamically reconfigurable processor	2013	-2.8359912449890703	13.44059383845554	3376049
3377930	Arch	hierarchical array processor system (hap)	1986	-2.217410438348111	14.381732450018287	3377957
3380547	EDA	a fast and energy efficient branch and bound algorithm for noc task mapping	2015	-1.6812145724863012	14.513012364914054	3380574
3380882	Arch	on the design of a photonic network-on-chip	2007	-2.6573060437546583	14.989199809201507	3380909
3380896	Arch	desynchronize a legacy floating-point adder with operand-dependant delay elements	2011	-2.974812229850948	13.558289291702799	3380923
3382106	EDA	energy consumption reduction mechanism by tuning cache configuration usign nios ii processor	2008	-1.5662567848606377	13.810049340149293	3382133
3382490	EDA	optimal synthesis of latency and throughput constrained pipelined mpsocs targeting streaming applications	2010	-1.6650237628458948	13.369261993639288	3382517
3383420	EDA	algorithms for tsv resource sharing and optimization in designing 3d stacked ics	2014	-2.2190659505709145	14.433629046329164	3383447
3384182	Embedded	a fault-tolerance scheme for a min-based multi-sensor system	2001	-2.6556697083939818	13.644827376446756	3384209
3384679	HPC	architecture and design of high-throughput, low-latency, and fault-tolerant routing algorithm for 3d-network-on-chip (3d-noc)	2013	-3.3149924161207527	14.59625777638599	3384706
3384901	EDA	electronics and computing in nano-era: the good, the bad and the challenging	2015	-3.074610732790203	13.643172164462314	3384928
3385752	Arch	dynamically configurable bus topologies for high-performance on-chip communication	2008	-2.307873043940507	14.58480406455248	3385779
3386309	EDA	proton: an automatic place-and-route tool for optical networks-on-chip	2013	-3.1975372587518422	14.424923016076686	3386336
3386607	EDA	hardware/software partitioning with iterative improvement heuristics	1996	-1.748627621724405	13.60323495287525	3386634
3387004	EDA	performance-driven assignment and mapping for reliable networks-on-chips	2014	-2.3397235770020246	14.592905106070388	3387031
3387187	Embedded	scheduling refinement in abstract rtos models	2006	-1.5544960536053798	13.3008604922313	3387214
3387250	Arch	sassifi: an architecture-level fault injection tool for gpu application resilience evaluation	2017	-3.039076715180866	13.846922123573265	3387277
3387303	EDA	run-time reconfigurability in embedded multiprocessors	2009	-2.1186214256746108	13.210121838480802	3387330
3387668	EDA	cache memory energy efficiency exploration for the hevc motion estimation	2017	-1.4650939802208902	14.186439355201335	3387695
3387905	HPC	sst: a scalable parallel framework for architecture-level performance, power, area and thermal simulation	2012	-2.4635983402189283	14.404116411275025	3387932
3389039	EDA	adaptive idleness distribution for non-uniform aging tolerance in multiprocessor systems-on-chip	2009	-2.452441646856558	14.864721094343087	3389066
3390427	EDA	a high-level modeling and simulation approach using test-driven cellular automata for fast performance analysis of rtl noc designs	2019	-2.1728662055881967	13.692352672074414	3390454
3390589	Embedded	noco: ilp-based worst-case contention estimation for mesh real-time manycores	2018	-1.5102394840191546	15.046569014891649	3390616
3391667	EDA	resource allocation for coarse-grain fpga development	2005	-1.6924450269942386	13.449812433829234	3391694
3392088	Arch	a 200-mhz 64-b dual-issue cmos microprocessor	1992	-2.8806168326460297	13.366549652407446	3392115
3392480	Robotics	reducing issue queue power for multimedia applications using a feedback control algorithm	2004	-1.460991795444947	14.921010372368546	3392507
3392534	EDA	developing mesochronous synchronizers to enable 3d nocs	2008	-2.4814772591435785	14.810226394603871	3392561
3393040	EDA	hw/sw partitioning algorithm targeting mpsoc with dynamic partial reconfigurable fabric	2015	-2.024358409689324	14.062348459766918	3393067
3394967	EDA	a circuit-architecture co-optimization framework for evaluating emerging memory hierarchies	2013	-3.1355521384617817	13.711175022411485	3394994
3395187	EDA	simd multipliers for accelerating embedded processors in fpgas	2006	-2.5435422495381323	13.430436501400782	3395214
3395579	Mobile	energy evaluation on a reconfigurable, multimedia-oriented wireless sensor	2002	-2.627115323116884	13.541176070027143	3395606
3395726	Visualization	error resilient gpu accelerated image processing for space applications	2018	-2.8972080817568715	13.54234953827264	3395753
3396018	Arch	adaptive multiple switching strategy toward an ideal noc	2014	-2.3768089539841517	14.320066312772374	3396045
3396342	EDA	an application-specific design methodology for stbus crossbar generation	2005	-2.303379633000355	14.435896149001895	3396369
3397081	EDA	optimal memory selection for low power embedded systems	2015	-2.222987548717219	13.576086835203009	3397108
3398512	EDA	a scalable power modeling approach for embedded memory using lib format	2006	-2.496245043528932	13.469346850328154	3398539
3398812	EDA	a low power 3d integrated fft engine using hypercube memory division	2009	-2.5536171701009547	13.467591912152503	3398839
3399200	Arch	dpcs: dynamic power/capacity scaling for sram caches in the nanoscale era	2015	-1.5634834530855355	14.946372753381047	3399227
3399818	HPC	a high performance reconfigurable parallel processing architecture	1989	-2.108429924485911	13.278699176782697	3399845
3402599	EDA	the input-aware dynamic adaptation of area and performance for reconfigurable accelerator	2009	-1.471823442727958	13.276986033526578	3402626
3402614	EDA	circuit partitioning for dynamically reconfigurable fpgas	1999	-1.756766505839296	13.759625740972036	3402641
3403860	Embedded	robust embedded software design through early analysis of quality faults	2011	-1.9796149702257244	13.482954854220175	3403887
3404370	EDA	impact of nofpga ip router architecture on link bandwidth	2008	-2.8924082045520683	13.733013121303546	3404397
3404580	HPC	fine-tuning loop-level parallelism for increasing performance of dsp applications on fpgas	2004	-1.4666055905004207	13.76938588253057	3404607
3405003	EDA	improving fpga noc performance using virtual cut-through switching technique	2015	-2.60048305226546	14.926015478540853	3405030
3406876	Arch	interconnect design considerations for large nuca caches	2007	-2.5787102143325917	14.549121128452404	3406903
3407118	HPC	atac: a 1000-core cache-coherent processor with on-chip optical network	2010	-2.261054260219635	14.4482833089352	3407145
3407316	EDA	floorplan-aware application-specific network-on-chip topology synthesis using genetic algorithm technique	2011	-2.3021642312716817	14.584837017138483	3407343
3409827	Robotics	efficient temporal task partition for coarse-grain reconfigurable systems based on simulated annealing genetic algorithm	2011	-2.0131200257991253	14.530839654081749	3409854
3410179	Embedded	time-predictable computer architecture for cyber-physical systems: digital emulation of power electronics systems	2011	-2.891000495836195	14.046213474477547	3410206
3411140	EDA	cafes: a framework for intrachip application modeling and communication architecture design	2011	-2.046912114721084	13.274225889587647	3411167
3411678	Arch	an open-source based dsp with enhanced multimedia-processing capacity for embedded applications	2006	-2.42784946127844	13.479200980601243	3411705
3412367	EDA	using lin-kernighan algorithm for look-up table compression to improve code density	2006	-1.6407713094013028	13.606745389706507	3412394
3413082	EDA	data-reuse exploration under an on-chip memory constraint for low-power fpga-based systems	2009	-2.746294385996652	13.783862738449926	3413109
3413363	EDA	soft error-aware voltage scaling technique for power minimization in application-specific multiprocessor system-on-chip	2009	-1.5773282568102132	14.877712989678626	3413390
3414334	EDA	exploiting the dynamic partial reconfiguration on noc-based fpga	2017	-2.9473318163092648	14.216221519569926	3414361
3414482	EDA	efficiency enablers of lightweight sdr for mimo baseband processing	2016	-2.5378705519891733	13.400043961961474	3414509
3415898	EDA	hlspower: hybrid statistical modeling of the superscalar power-performance design space	2002	-2.0069283480531905	13.952980700080692	3415925
3418164	EDA	system level fault-tolerance core mapping and fpga-based verification of noc	2017	-3.1804438468755776	13.802678820541384	3418191
3418968	Arch	seu-hardened energy recovery pipelined interconnects for on-chip networks	2008	-2.9273256550569915	14.675202495206179	3418995
3419812	EDA	blind identification of power sources in processors	2017	-1.9560747069064817	13.877570789206375	3419839
3421828	Arch	a fault-tolerant structure for reliable multi-core systems based on hardware-software co-design	2010	-3.331372778101908	13.67276059170906	3421855
3423244	EDA	functional partitioning for low power distributed systems of systems-on-a-chip	2002	-1.9161427754420317	13.620198009184167	3423271
3423337	EDA	linear programming based techniques for synthesis of network-on-chip architectures	2004	-2.777368790945812	14.461553982715467	3423364
3423892	EDA	adaptive mram-based cgras	2015	-1.9996190761058483	14.402342744693456	3423919
3424146	EDA	a hypertransport 3 physical layer interface for fpgas	2009	-2.149329173881451	13.216371067768044	3424173
3424845	EDA	power optimization and management in embedded systems	2001	-2.042868806221812	13.49343138801369	3424872
3425557	EDA	opportunities and challenges for smarter mobile devices	2014	-3.1291296537294304	13.348212952255544	3425584
3425656	Embedded	self-stabilizing high-speed communication in multi-synchronous gals architectures	2018	-3.340103838495128	13.916910232648773	3425683
3426082	EDA	exploration and optimization of 3-d integrated dram subsystems	2013	-2.6507337592404863	14.149614596645286	3426109
3427344	Arch	architecture of a hypertransport tunnel	2006	-2.3253574521410982	14.931112141280062	3427371
3428031	HPC	re-nuca: boosting cmp performance through block replication	2010	-1.8045206576111952	14.937538450339918	3428058
3428550	Embedded	minimizing the power consumption in raspberry pi to use as a remote wsn gateway	2016	-2.0234495179200547	14.272276337608956	3428577
3428593	Arch	power-pro: programmable power management architecture	1998	-2.5559589132141807	14.23197376783955	3428620
3429229	Arch	a low-power memory hierarchy for a fully programmable baseband processor	2004	-2.4239288960095786	13.497353504142922	3429256
3429746	Embedded	design of 100 µw wireless sensor nodes for biomedical monitoring	2009	-3.089837311700582	14.423834299904303	3429773
3430999	EDA	bringing nocs to 65 nm	2007	-2.921638889173892	14.497689915126502	3431026
3432163	EDA	performance-asymmetry-aware topology virtualization for defect-tolerant noc-based many-core processors	2010	-2.7128367737211008	14.643646323612346	3432190
3432294	Embedded	efficient genetic based topological mapping using analytical models for on-chip networks	2013	-2.3201483547697586	14.812299607899638	3432321
3433207	Mobile	starting from green: energy-centric transformation of smart object architectures	2012	-2.326931007733973	14.252163307595275	3433234
3433636	EDA	application-driven synthesis of core-based systems	1997	-1.5571722583394985	13.233633498291569	3433663
3433953	EDA	area-efficient dynamically reconfigurable protocol-processing-hardware for access network communications soc	2014	-2.135437347962219	14.086405431491725	3433980
3434205	EDA	prr-prr dynamic relocation	2009	-1.626355633472612	13.62156599861716	3434232
3435603	Mobile	greendroid: exploring the next evolution in smartphone application processors	2011	-1.6742839047008402	13.996110150625858	3435630
3436246	EDA	embedded system architecture for an wlan-based dual mode mobile phone	2009	-2.633580987868449	13.279146177991654	3436273
3436466	HPC	superstrider associative array architecture: approved for unlimited unclassified release: sand2017-7089 c	2017	-2.202422010524701	13.60651653606998	3436493
3436519	EDA	amorphous dynamic partial reconfiguration with flexible boundaries to remove fragmentation	2017	-1.9403740295070795	13.570447780884935	3436546
3436716	EDA	application-specific topology design customization for stnoc	2007	-2.410142186316421	14.489742790545368	3436743
3436726	EDA	comprehensive lower bound estimation from behavioral descriptions	1994	-1.9952271026063488	13.573945152800636	3436753
3436748	EDA	straight method for reallocation of complex cores by dynamic reconfiguration in virtex ii fpgas	2005	-2.464292744324199	13.238669036155365	3436775
3437511	Arch	power-efficient variation-aware photonic on-chip network management	2010	-2.9649008693014247	14.723245704448136	3437538
3438292	Arch	quantifying sources of error in mcpat and potential impacts on architectural studies	2015	-2.4533426219813297	13.696628046945849	3438319
3438403	OS	keynote: “flashing the roads ahead”	2014	-2.8344284569196563	13.632243911678286	3438430
3438963	Arch	impact of power density limitation in gigascale integration for the simd pixel processor	1999	-3.138521374280073	14.132094132475624	3438990
3440150	Arch	on the impact of replacing a low-speed memory bus on the maxeler platform, using the fpga's configuration infrastructure	2014	-1.9211811583315048	14.538593911678655	3440177
3440156	HPC	evaluation and mitigation of radiation-induced soft errors in graphics processing units	2016	-3.0859133787246296	13.984368159409756	3440183
3441401	EDA	an adaptive approach for online fault management in many-core architectures	2012	-3.0753773326679275	14.193637061690758	3441428
3441644	EDA	fast and efficient voltage scheduling by evolutionary slack distribution	2004	-1.4356338744028705	14.961034120286696	3441671
3442416	Networks	time-multiplexed parsing in marking-based network telemetry	2018	-1.4451815068051002	14.150303471239695	3442443
3442761	Arch	cross-architectural study of custom reconfigurable devices using crowdsourcing	2013	-2.0106695600191284	13.39334344574111	3442788
3443583	EDA	a new decompression system for the configuration process of sram-based fpgas	2007	-2.3550470160510444	13.473452814091713	3443610
3444237	EDA	herqules: system level cross-layer design exploration for efficient energy-quality trade-offs	2010	-2.670377749353753	13.214332310580067	3444264
3444383	Arch	multidimensional dynamic behavior in mobile computing	2012	-1.588143003726045	14.667841432341405	3444410
3444693	Arch	performances vs reliability: how to exploit approximate computing for safety-critical applications	2018	-1.478681255038201	14.087985582242148	3444720
3444949	HPC	spinnaker: a 1-w 18-core system-on-chip for massively-parallel neural network simulation	2013	-2.8178343085287483	13.926775170617486	3444976
3446671	Arch	processor subsystem interconnect architecture for a large symmetric multiprocessing system	2004	-2.0052238498225954	13.87361431090041	3446698
3446861	HPC	design of an mpeg-2 transport demultiplexor core	1999	-2.206863101865813	14.125991902048645	3446888
3447410	EDA	fpga based implementation of high performance architectural level low power 32-bit risc core	2009	-2.8199080966941814	13.474368933985765	3447437
3447828	EDA	scheduling and timing analysis of hw/sw on-chip communication in mp soc design	2003	-1.5809963602167283	13.3109591624051	3447855
3448040	Arch	high-speed serial aer on fpga	2007	-3.1458259285583523	13.299233418774431	3448067
3448830	EDA	plug-in of power models in the stepnp exploration platform: analysis of power/performance trade-offs	2004	-1.9769773846152168	13.55081164243235	3448857
3449030	EDA	power characterisation for fine-grain reconfigurable fabrics	2010	-2.545771266268024	13.56012430499038	3449057
3450199	Vision	content-aware write reduction mechanism of 3d stacked phase-change ram based frame store in h.264 video codec system	2013	-1.8552145955359796	13.498356000547776	3450226
3450331	Arch	energy and performance models for synchronous and asynchronous communication	2011	-3.1628857868468447	14.200469499058	3450358
3451454	Arch	data dependent optimization of rom structures	2009	-2.4704848363670293	13.859259030913924	3451481
3452166	EDA	a phase assignment method for virtual-wire-based hardware emulation	1997	-2.610472942552533	14.888142819195044	3452193
3453135	EDA	snake: an efficient strategy for the reuse of circuitry and partial computation results in high-performance reconfigurable computing	2011	-1.922801167257648	13.333388011490037	3453162
3454404	EDA	impact of loop transformations on software reliability	2015	-3.0041014627978218	14.16484647297494	3454431
3455046	EDA	embedded tutorial: prospects of near-threshold voltage design for green computing	2013	-2.967592483815491	13.669082730609864	3455073
3455154	Robotics	system-level infrastructure for boot-time testing and configuration of networks-on-chip with programmable routing logic	2011	-2.7274123054122668	15.054339604889787	3455181
3455395	EDA	high performance noc synthesis using analytical modeling and simulation with optimal power and minimal ic area	2013	-2.2142245320966367	14.687224510625098	3455422
3455607	EDA	design methodologies and innovative architectures for mixed-signal embedded systems	2010	-3.3471419207826947	13.237186768338553	3455634
3455738	Arch	design optimizations for reduced power and higher operating frequency in a custom x86-64 processor core	2009	-1.7817344798148305	13.959717666120694	3455765
3456683	HPC	efficient routing techniques in heterogeneous 3d networks-on-chip	2013	-2.5961769374351897	15.009604263207352	3456710
3457059	EDA	sensor signal processing using high-level synthesis with a layered architecture	2018	-1.7956929557425958	13.660015521210045	3457086
3457595	Arch	power optimizations for transport triggered simd processors	2015	-2.696522952053643	13.813708531045256	3457622
3457702	EDA	resource sharing in custom instruction set extensions	2008	-1.7982893213968785	13.702793939566927	3457729
3457761	EDA	a low-swing crossbar and link generator for low-power networks-on-chip	2011	-3.139942083836977	14.184909191149616	3457788
3458244	EDA	cost-effective and flexible asynchronous interconnect technology for gals networks-on-chip	2017	-3.0512061934852164	13.827275841793725	3458271
3460103	EDA	designing routing and message-dependent deadlock free networks on chips	2006	-2.4535178697915643	14.76887000959483	3460130
3460551	EDA	thermal-aware system analysis and software synthesis for embedded multi-processors	2011	-2.945674398873257	13.689923876885118	3460578
3460563	Arch	owl: next generation system monitoring	2005	-2.082494813629783	13.757111191990619	3460590
3460657	HPC	a loss aware scalable topology for photonic on chip interconnection networks	2013	-2.5698731031062327	15.064357987732553	3460684
3460879	EDA	minimizing clock domain crossing in network on chip interconnect	2014	-2.7975018712308515	13.958910992356492	3460906
3461108	Arch	a reconfigurable distributed architecture for clock generation in large many-core soc	2014	-2.2493015856366685	13.550359655812617	3461135
3461969	NLP	performance evaluation of the bubble algorithm: benefits for k-ary n-cubes	1999	-2.8312641138856502	14.121368406042874	3461996
3463320	EDA	power gating applied to mp-socs for standby-mode power management	2013	-3.1585648275113427	13.813315450979285	3463347
3464965	Embedded	energy consumption estimation in embedded systems	2006	-2.786526291166095	13.340491630206563	3464992
3465349	EDA	thermal-aware kernel mapping for three-dimensional multi-mode channel decoding	2014	-1.7138314802143717	14.370112478117427	3465376
3465646	EDA	dynamic reconfiguration with hardwired networks-on-chip on future fpgas	2005	-2.171670591688424	13.572415405468854	3465673
3467601	EDA	fast and accurate performance simulation of out-of-order processing cores in embedded systems	2014	-1.6524805606655109	13.404131016174205	3467628
3467744	Arch	a scalable and fault-tolerant routing algorithm for nocs	2010	-3.0398163002024865	14.679399165049146	3467771
3467815	Networks	multiple alignment of packet sequences for efficient communication in a many-core neuromorphic system: work-in-progress	2018	-1.5753179561156618	14.208189645703694	3467842
3468739	Robotics	flexsea: flexible, scalable electronics architecture for wearable robotic applications	2016	-1.928195052767	14.354138934191473	3468766
3469597	EDA	energy efficient on-chip wireless interconnects with sleepy transceivers	2013	-2.7018016202317647	15.088443451930154	3469624
3469708	HPC	ptram: a parallel topology-and routing-aware mapping framework for large-scale hpc systems	2016	-1.6156378960542337	14.451057332460357	3469735
3469963	EDA	integrated mapping and synthesis techniques for network-on-chip topologies with express channels	2015	-2.151523165855833	15.086014905723395	3469990
3470209	HPC	cascaded microresonator-based matrix switch for silicon on-chip optical interconnection	2009	-2.8548718395385686	14.910520281439931	3470236
3471055	Arch	fpga accelerated low-latency market data feed processing	2009	-1.7416227181413968	14.047335177468407	3471082
3471178	EDA	the renoc reconfigurable network-on-chip: architecture, configuration algorithms, and evaluation	2011	-2.2612024002481506	14.583283088638716	3471205
3471573	EDA	integrated core selection and mapping for mesh based network-on-chip design with irregular core sizes	2015	-2.1358741368561205	14.785856234594789	3471600
3472306	ML	towards dependable network-on-chip architectures	2015	-2.9287559851035985	15.065241561598013	3472333
3473091	EDA	a smart memory accelerated computed tomography parallel backprojection	2012	-3.3313637912027345	13.731991380689553	3473118
3473259	EDA	testing throughput computing interconnect topologies with tbits/sec bandwidth in manufacturing and in field	2005	-3.1711536157964986	13.957837092739098	3473286
3474589	Arch	clock generation for a 32nm server processor with scalable cores	2011	-2.2319303433204762	14.230626163677675	3474616
3476562	Arch	optically interconnected multicomputers using inverted-graph topologies	1995	-2.0938944168674367	14.123889403017756	3476589
3476641	Embedded	runtime adaptation of embedded tasks with a-priori known timing behavior utilizing on-line partner-core monitoring and recovery	2014	-2.4387467338145687	13.787444168267891	3476668
3477681	EDA	simulating reconfigurable multiprocessor systems-on-chip with mpsocsim	2016	-2.248124646673544	13.312668925874872	3477708
3478029	EDA	a two-phase floorplanning approach for application-specific network-on-chip	2013	-2.446197596260085	14.567288857018546	3478056
3479777	Vision	transparent optical networks with time-division multiplexing (invited paper)	1996	-3.1180494650012576	15.113022939426205	3479804
3480646	EDA	dynamically reducing overestimated design margin of multicores	2012	-1.824029491154482	14.980525883914904	3480673
3480749	EDA	scalable and area efficient concurrent interleaver for high throughput turbo-decoders	2004	-3.0433468272740285	14.212248378188024	3480776
3482564	Arch	the synchronous vs. asynchronous noc routers: an apple-to-apple comparison between synchronous and transition signaling asynchronous designs	2016	-1.7895177831262312	15.045435827800652	3482591
3483137	EDA	design and implementation of performance analysis unit (pau) for axi-based multi-core system on chip (soc)	2010	-1.6102663065814162	13.631072951818695	3483164
3483432	EDA	a scalable dual-clock fifo for data transfers between arbitrary and haltable clock domains	2007	-3.244820943903308	13.619100547875346	3483459
3483968	Arch	reducing power consumption of dedicated processors through instruction set encoding	1998	-2.6296489073309903	13.620757853148602	3483995
3484355	EDA	run-time reconfigurable adaptive multilayer network-on-chip for fpga-based systems	2008	-2.293901010965876	13.458013629048526	3484382
3485845	EDA	crossbar-constrained technology mapping for reram based in-memory computing	2018	-2.0185241915546865	13.838680254665716	3485872
3486120	EDA	temperature-aware resource allocation and binding in high-level synthesis	2005	-1.5338957174525656	14.681361352871866	3486147
3486196	EDA	global interconnect trade-off for technology over memory modules to application level: case study	2003	-3.0925513248812644	14.493961521689313	3486223
3487965	Arch	tile size selection for low-power tile-based architectures	2006	-2.0609583483975995	13.215578245773619	3487992
3488025	Embedded	mda platform for complex embedded systems development	2004	-1.5986498248433478	13.305067403403854	3488052
3489179	EDA	multicore power management utilizing error-predicting flip-flop	2011	-1.7740422535608429	14.937808492373426	3489206
3489324	EDA	reducing interconnect complexity for efficient path metric memory management in viterbi decoders	2008	-2.9244717560329287	13.62553976945635	3489351
3490795	Networks	constructing the routing table automatically for numa system based on uncore disturbance pattern	2016	-1.7875209892936428	15.060618873659687	3490822
3491018	EDA	a scalable and reconfigurable 2.5d integrated multicore processor on silicon interposer	2015	-3.204388132847828	13.972163324990175	3491045
3491392	EDA	analysis of routing algorithms generation for irregular noc topologies	2017	-3.2779803036093416	14.713855817957473	3491419
3491650	Arch	comparative study and prediction modeling of photonic ring network on chip architectures	2018	-2.4157343974556937	14.747428724557686	3491677
3493156	Arch	erratum to: chapter 4 resizable data composer (rdc) cache: a near-threshold cache tolerating process variation via architectural fault tolerance	2016	-1.4884212908857613	13.398206012432654	3493183
3493186	EDA	low power multilevel interconnect networks using wave-pipelined multiplexed (wpm) routing	2006	-3.2657433434721725	14.775693477963404	3493213
3493965	Arch	tailoring circuit-switched network-on-chip to application-specific system-on-chip by two optimization schemes	2008	-2.4992893505799483	14.668303258653983	3493992
3493994	Embedded	scalable application-dependent network on chip adaptivity for dynamical reconfigurable real-time systems	2004	-1.7598970246079728	13.429568486909726	3494021
3495318	EDA	dynamic phase-based tuning for embedded systems using phase distance mapping	2012	-1.4382945531703857	13.761066552393913	3495345
3495359	EDA	fast performance analysis of bus-based system-on-chip communication architectures	1999	-2.0237614227582448	13.279210225003569	3495386
3495970	Arch	cloud-connected code executable iot device with on-cloud virtually memory controller for dynamic instruction streaming	2015	-1.7259499542489545	13.928716171251422	3495997
3496271	Arch	an accurate simulation framework for thermal explorations and optimizations	2015	-3.1894210812222226	14.042378992100772	3496298
3497126	HPC	the fault tolerance approach of the advanced architecture onboard processor	1989	-2.1727869174385908	14.772905424862108	3497153
3497550	EDA	low-overhead hard real-time aware interconnect network router	2014	-2.1335036440021184	15.115250422272455	3497577
3498081	EDA	energy-aware design space exploration of registerfile for extensible processors	2010	-2.185722360292092	13.34851967188241	3498108
3498355	EDA	synchronization constraints for interconnect synthesis	2017	-2.4465849091917597	14.531129608296188	3498382
3498908	HPC	on achieving maximum performance in time-varying arrays	1995	-1.8734654096230128	13.654856963730312	3498935
3499553	EDA	a system-level cosynthesis framework for power delivery and on-chip data networks in application-specific 3-d ics	2016	-3.1283554378704648	14.548029444836292	3499580
3500320	Arch	a multi-threaded coarse-grained array processor for wireless baseband	2011	-1.529384723523005	13.568904310852805	3500347
3502290	EDA	a call-up for circuit-switched nocs in the dark-silicon era	2017	-2.694622050875564	14.933628154741195	3502317
3502504	EDA	application specific coarse-grained fpga for processing element in real-time parallel particle filters	2003	-2.158855585029345	13.236957079903302	3502531
3502632	Arch	trends toward on-chip networked microsystems	2005	-3.304573671965058	13.380650418545963	3502659
3502775	Robotics	using fpga for real-time model for vhfim control of pmsm position drive	2009	-2.2440170724251054	14.453701551969715	3502802
3503184	EDA	state power modeling and power optimization algorithm for signal processor	2011	-2.7921660255080467	13.651374872573788	3503211
3503385	EDA	design automation framework for reconfigurable interconnection networks	2013	-2.7552482599286763	14.774186189441831	3503412
3504183	EDA	on-chip memory architecture exploration framework for dsp processor-based embedded system on chip	2012	-1.8259724221767937	13.437575505354163	3504210
3504527	EDA	a runtime fpga placement and routing using low-complexity graph traversal	2015	-1.845250138762512	13.286704528048515	3504554
3504685	AI	performance and energy optimisation in cpus through fuzzy knowledge representation	2019	-2.304426836763025	13.536436643594632	3504712
3504848	EDA	live demonstration: ethernet communication linking two large-scale neuromorphic systems	2013	-2.5108359796542503	13.820611685684485	3504875
3504891	EDA	cool mega-arrays: ultralow-power reconfigurable accelerator chips	2011	-2.285027217351201	13.86714537434604	3504918
3505216	Arch	a low power software-defined-radio baseband processor for the internet of things	2016	-2.5900584878968207	13.628859187806723	3505243
3506576	EDA	multidimensional loop fusion for low-power	2008	-1.9571946989855111	13.682473997147444	3506603
3506655	EDA	application-specific fpga using heterogeneous logic blocks	2011	-2.8996154339464737	14.48948340978633	3506682
3508227	EDA	vivado hls-based implementation of a fall detection decision core on an fpga platform	2016	-2.3940836342981693	13.240255955190678	3508254
3508782	Embedded	integrating machine learning in embedded sensor systems for internet-of-things applications	2016	-2.6508529658403064	14.474994944945976	3508809
3509070	EDA	fault-tolerant dynamically reconfigurable noc-based soc	2008	-2.1571257194004816	14.407070326048048	3509097
3509281	Arch	power challenges may end the multicore era	2013	-3.0235013119345044	13.698991701600162	3509308
3509346	EDA	efficient code compression for embedded processors	2008	-1.5707025964016432	13.728439010884873	3509373
3510693	Arch	a dynamic associative processor for machine vision applications	1992	-2.030068878999259	13.876260601285136	3510720
3510934	EDA	performance/cost trade-off evaluation for the dct implementation on the dynamically reconfigurable processor	2006	-1.6981055109013556	13.243934246443233	3510961
3511700	EDA	exploiting memory soft redundancy for joint improvement of error tolerance and access efficiency	2009	-1.7935810509833916	14.953947013522374	3511727
3512654	EDA	interface and cache power exploration for core-based embedded system design	1999	-2.435672383618878	14.149215389149346	3512681
3513020	Embedded	pcache: an observable l1 data cache model for fpga prototyping of embedded systems	2013	-2.6219735709961745	13.394094623393695	3513047
3515364	EDA	the case for low-power photonic networks on chip	2007	-2.851950062150721	14.676929789727087	3515391
3515497	HPC	performance-aware hybrid algorithm for mapping ips onto mesh-based network on chip	2011	-2.3712168631776898	14.610481758309385	3515524
3515766	EDA	walking through the energy-error pareto frontier of approximate multipliers	2018	-2.5984469880546777	13.530048327646265	3515793
3515826	EDA	a technology-aware and energy-oriented topology exploration for on-chip networks	2005	-2.5977195756224587	14.993340930290408	3515853
3517306	EDA	multi-resource aware partitioning algorithms for fpgas with heterogeneous resources	2004	-1.6952427335967646	14.408045984692876	3517333
3518225	Arch	a gals many-core heterogeneous dsp platform with source-synchronous on-chip interconnection network	2009	-3.0365810579423917	14.463829738881413	3518252
3519076	Embedded	optimized software mapping for advanced driver assistance systems	2012	-1.9772376773232412	14.684072509012823	3519103
3519802	EDA	an architectural co-synthesis algorithm for energy-aware network-on-chip design	2009	-1.8933168857437708	13.875592173968018	3519829
3521680	Arch	a reconfigurable crossbar switch with adaptive bandwidth control for networks-on-chip	2005	-2.727473896658465	14.98951029678456	3521707
3521727	EDA	design for prototyping of a parameterizable cluster-based multi-core system-on-chip on a multi-fpga board	2012	-2.1514632479893705	14.25726470280432	3521754
3521745	Arch	reliability in application specific mesh-based noc architectures	2008	-3.217441286144985	14.68128822796021	3521772
3524261	Arch	on the selection of adder unit in energy efficient vector processing	2013	-2.0169616770052547	13.53788844591729	3524288
3524556	EDA	temperature-power consumption relationship and hot-spot migration for fpga-based system	2010	-2.6976331090746286	13.730922190809446	3524583
3524612	Arch	energy-driven integrated hardware-software optimizations using simplepower	2000	-1.854835765559416	13.624166357065434	3524639
3524665	EDA	a novel configuration circuit architecture to speedup reconfiguration and relocation for partially reconfigurable devices	2010	-2.2688409482377048	14.065406664230533	3524692
3526041	EDA	automated hybrid interconnect design for fpga accelerators using data communication profiling	2014	-1.4349579118833593	13.23326852365613	3526068
3527059	EDA	guest editorial emerging circuits and systems techniques for ultra-low power body sensor networks	2012	-3.1977427328018053	14.429977647811505	3527086
3527336	EDA	thermal analysis of multi-layer functional 3d logic stacks	2016	-3.115790067404353	13.671281709154297	3527363
3528151	EDA	powermax: an automated methodology for generating peak-power traffic in networks-on-chip	2016	-2.424340014162328	14.189388441525605	3528178
3528874	EDA	application specific cache simulation analysis for application specific instruction set processor	2014	-1.5802849607338565	13.80409845586656	3528901
3528996	Arch	synthesis of topology configurations and deadlock free routing algorithms for renoc-based systems-on-chip	2009	-2.3674001241352136	14.67251666421968	3529023
3529043	EDA	isis: a genetic algorithm based technique for custom on-chip interconnection network synthesis	2005	-2.5175006703094907	14.57941472812594	3529070
3529099	Embedded	hacking netcope to run on netfpga-10g	2011	-1.80704624799798	14.293548588619556	3529126
3529172	EDA	a partitioning methodology that optimises the area on reconfigurable real-time embedded systems	2003	-1.7655293187218382	13.279135041904595	3529199
3529993	HPC	a prototype chipset for a large scaleable atm switching node	1997	-2.478449166709149	14.80304281729373	3530020
3532998	Arch	hibrid-soc: a multi-core architecture for image and video applications	2003	-2.519400356636756	13.509694531951068	3533025
3533246	Arch	fault-tolerant design of the ibm power6 microprocessor	2007	-3.0341495736392736	13.772454794777026	3533273
3534872	EDA	multi-objective aware design flow for coarse-grained systems on chip	2014	-1.90153606156932	13.305981189825602	3534899
3536339	Arch	thermal analysis of 3d associative processor	2013	-1.5938970247814361	13.985952769126987	3536366
3536574	EDA	design of advanced 2d and 3d fpgas: architecture-level exploration and algorithm-level optimization	2016	-3.274008084501193	14.177613307124865	3536601
3538755	Embedded	rapid prototyping with constraints-based scheduling for multimedia applications	1999	-1.5915044304170345	14.234666350930981	3538782
3539992	EDA	an open-source sata core for virtex-4 fpgas	2013	-2.717575458816802	13.452531241252446	3540019
3540983	EDA	an architectural approach for reconfigurable industrial i/o devices	2014	-2.106470428565768	13.216704561058377	3541010
3541045	EDA	employing a timed colored petri net to accomplish an accurate model for network-on-chip performance evaluation	2014	-2.0023399448935324	14.138569631688375	3541072
3541396	EDA	exploring use of noc for reconfigurable video coding	2010	-2.2406113405418324	13.414756746523555	3541423
3542589	Arch	area-efficiency in cmp core design: co-optimization of microarchitecture and physical design	2009	-2.8086956093032796	13.79537419529048	3542616
3543409	EDA	power-efficient instruction encoding optimization for various architecture classes	2008	-1.7147831421977944	13.229443821814762	3543436
3543705	EDA	silicon platforms for the next generation wireless systems - what role does reconfigurable hardware play?	2000	-3.2791016224822838	13.487171702353839	3543732
3543883	EDA	assessing the energy break-even point between an optical noc architecture and an aggressive electronic baseline	2014	-3.2116739168549	14.23584884864791	3543910
3545441	Arch	tools and methodologies for designing energy-efficient photonic networks-on-chip for highperformance chip multiprocessors	2010	-2.7560977424280564	14.793792304540364	3545468
3545520	EDA	fast and optimized task allocation method for low vertical link density 3-dimensional networks-on-chip based many core systems	2013	-2.342256283013766	14.669673808267849	3545547
3545990	Robotics	dart - a high level software-defined radio platform model for developing the run-time controller	2011	-1.979522329890613	13.73750705002197	3546017
3546617	EDA	a methodology for mapping multiple use-cases onto networks on chips	2006	-2.1141537504667918	13.86112233329164	3546644
3547773	Embedded	amalghma -an environment for measuring execution time and energy consumption in embedded systems	2014	-1.7113075119356589	13.678091208564863	3547800
3551114	EDA	ncxplore: a design space exploration framework of temporal encoding for on-chip serial interconnects	2010	-2.79535834134844	13.606242567219065	3551141
3551930	Arch	snnap: approximate computing on programmable socs via neural acceleration	2015	-1.6383200696507774	13.34553051735332	3551957
3552060	Embedded	introduction to the special section on estimedia'10	2013	-1.8908780530806888	13.8157800610072	3552087
3552217	Arch	scaling the performance of tiled processor architectures with on-chip-network topology	2009	-2.396955066275777	14.833882987253412	3552244
3553067	EDA	design of a highly reconfigurable interconnect for array processors	1995	-1.8410677965282731	14.312415988934903	3553094
3553336	EDA	latency-aware mapping for 3d noc using rank-based multi-objective genetic algorithm	2011	-2.1801628402537	14.925069307006106	3553363
3554109	EDA	clock-gating of streaming applications for energy efficient implementations on fpgas	2017	-2.583358048030329	14.477784499570964	3554136
3554994	Arch	hermes-glp: a gals network on chip router with power control techniques	2008	-2.9279765424130333	14.175003251677525	3555021
3555297	HPC	architectures of optical interconnection networks for high performance computing	2008	-2.9289214526725647	14.300741721651692	3555324
3555695	Arch	a case study on the communication and computation behaviors of real applications in noc-based mpsocs	2014	-1.6439321916818717	14.359282099036891	3555722
3555820	Embedded	power reduction in advanced embedded ipc processors	2009	-2.4545815033876908	14.034682693022289	3555847
3557582	Arch	an energy-efficient biomedical signal processing platform	2010	-2.229642517113513	13.793070494614089	3557609
3557748	EDA	efficient dvfs for low power hevc software decoder	2016	-1.442701056415579	13.862085874099812	3557775
3558727	EDA	power-aware design technique for pac duo based embedded system	2011	-1.902347158903988	13.5179819743012	3558754
3559408	EDA	scalable and fault-tolerant network-on-chip design usingthe quartered recursive diagonal torus topology	2008	-2.8895985692778643	14.81953286281151	3559435
3559817	EDA	lifetime-aware design methodology for dynamic partially reconfigurable systems	2018	-2.9622173169062034	14.076622073651512	3559844
3560887	EDA	storage and caching: synthesis of flow-based microfluidic biochips	2015	-2.0945813310147696	14.93826534234647	3560914
3561462	EDA	self-adaptive noc power management with dual-level agents - architecture and implementation	2012	-1.8205849844878392	13.757777855157988	3561489
3564049	EDA	thermal modeling of homogeneous embedded multi-core processors	2014	-1.8855389596312615	14.822807830232556	3564076
3564532	EDA	methodology to verify, debug and evaluate performances of noc based interconnects	2015	-2.1700827137961944	13.449653985561394	3564559
3564716	EDA	low power gpgpu computation with imprecise hardware	2014	-1.7526543562910988	13.886920411686695	3564743
3565339	EDA	performance-driven multi-fpga partitioning using functional clustering and replication	1998	-2.8296231302332715	14.021856008700983	3565366
3565520	HPC	using group theory to specify application specific interconnection networks for simd dsps	2003	-2.3040027041311566	14.108325961897176	3565547
3565597	EDA	compiler-driven error analysis for designing approximate accelerators	2018	-2.667434335194777	13.206698385642516	3565624
3565645	EDA	thermal-sensitive design and power optimization for a 3d torus-based optical noc	2017	-2.92149470378872	14.941533270826438	3565672
3568339	EDA	analysis and evaluation of a hybrid interconnect structure for fpgas	2004	-2.266160038310921	13.555889877097654	3568366
3568957	Embedded	module placement using constraint programming in run-time reconfigurable systems	2014	-1.5949876983376172	13.389217726689338	3568984
3571769	EDA	power measurements and cooling of the dome 28nm 1.8ghz 24-thread ppc64 μserver compute node	2015	-2.8099313981081466	13.379483976043304	3571796
3571868	Arch	a low-power processor architecture optimized for wireless devices	2005	-2.6323101565913523	14.289869510973007	3571895
3572456	Embedded	evaluating and exploiting impacts of dynamic power management schemes on system reliability	2015	-2.1349148584487936	14.795609976473642	3572483
3572467	EDA	multi-mode datapath circuits for flexible and energy-efficient computing	2013	-2.34935656037702	13.214616534187892	3572494
3572621	EDA	a tailored design partitioning method for hardware emulation	2007	-1.7649057859678812	13.266820604129384	3572648
3573010	Arch	guest editors' introduction: hot interconnects	2002	-3.1921153866462872	13.247979054942364	3573037
3573524	EDA	towards an integrated framework for reliability-aware embedded system design on multiprocessor system-on-chips	2014	-3.007656784954452	13.625598299866107	3573551
3573836	Arch	design and implementation of a high-performance and complexity-effective vliw dsp for multimedia applications	2008	-2.8933478901760203	13.93904830093457	3573863
3575252	Arch	area-efficient near-associative memories on fpgas	2013	-1.4753261965560909	14.302430948421257	3575279
3576106	Embedded	essential fault-tolerance metrics for noc infrastructures	2007	-2.159539883991029	14.547415854740574	3576133
3577676	Networks	estimation of end-to-end packet error rates for noc multicasts	2016	-3.0653310489053935	14.52178723250912	3577703
3577904	EDA	function-level power estimation methodology for microprocessors	2000	-1.4396748421864385	14.292769302619964	3577931
3579961	EDA	ptest: an adaptive testing tool for concurrent software on embedded multicore processors	2009	-3.343893066107043	13.533819096521132	3579988
3581365	HPC	rfiof: an rf approach to i/o-pin and memory controller scalability for off-chip memories	2013	-1.8809191202256983	14.870584104561706	3581392
3581798	Arch	oil: a nano-photonics optical interconnect library for a new photonic networks-on-chip architecture	2009	-2.8127686000201537	14.784236477356716	3581825
3581837	EDA	analysis and optimization of fault-tolerant embedded systems with hardened processors	2009	-3.1757216161857422	13.69004425169122	3581864
3581938	EDA	architectural synthesis of dsp applications with dynamically reconfigurable functional units	2007	-1.4564102939345538	13.374956415585409	3581965
3582511	EDA	efficient mapping and allocation of execution units to task graphs using an evolutionary framework	2015	-2.0137175753043186	13.594483173112886	3582538
3583153	EDA	an integrated temporal partitioning and partial reconfiguration technique for design latency improvement	2000	-1.5242908182000845	13.447962984055907	3583180
3583574	EDA	xpipes lite: a synthesis oriented design library for networks on chips	2005	-2.7428527210560953	13.866159457661656	3583601
3583944	Arch	field-programmable logic and applications: reconfigurable computing is going mainstream	2002	-3.2694900945572005	13.408783722426211	3583971
3584462	NLP	on self-tuning networks-on-chip for dynamic network-flow dominance adaptation	2013	-2.2392119563307817	15.094237146161813	3584489
3584580	EDA	a 186mvertices/s 161mw floating-point vertex processor for mobile graphics systems	2007	-2.4712594125009884	13.811883858746267	3584607
3584647	HPC	design and implementation of a heterogeneous high-performance computing framework using dynamic and partial reconfigurable fpgas	2010	-1.8962405081225395	13.813014229630602	3584674
3584782	EDA	learning-based interconnect-aware dataflow accelerator optimization	2017	-2.7067899813445755	13.313047826479373	3584809
3584824	EDA	vfi-based power management to enhance the lifetime of high-performance 3d nocs	2017	-2.3368643176617847	15.004603586266814	3584851
3584882	Arch	a reconfigurable optical network on chip for streaming applications	2014	-1.930747460800441	15.114759108292649	3584909
3585233	Arch	anatomy of microarchitecture-level reliability assessment: throughput and accuracy	2016	-3.0415598577687493	13.851683203648633	3585260
3586568	EDA	fault-tolerant 2-d mesh network-on-chip for multiprocessor systems-on-chip	2006	-3.0699759767761634	14.877742496685855	3586595
3587844	Visualization	power analysis of mobile 3d graphics	2006	-1.8927041244622158	13.787914566236116	3587871
3588748	EDA	the bsp400: a modular neurocomputer	1994	-2.2045287487386003	13.567186604020307	3588775
3589810	EDA	e2: can multicore integration justify the increased cost of process scalling?	2008	-3.3155413980964195	13.551365872652903	3589837
3590342	HPC	evaluation of cube and data manipulator networks	1985	-2.9997078479161554	14.635140302573648	3590369
3591074	HPC	on the feasibility of optical circuit switching for high performance computing systems	2005	-2.1211758815393336	15.004003232881686	3591101
3591307	EDA	exploring functional unit design space of vliw processors for optimizing both performance and energy consumption	2007	-1.4314547893591156	14.136081032641346	3591334
3592199	EDA	a dynamic reconfigurable fabric for platform socs	2006	-2.400976179255529	13.673127326400143	3592226
3592294	Logic	a highly dependable self-adaptive mixed-signal multi-core system-on-chip	2013	-2.5334158144955428	13.335935037457368	3592321
3593200	Embedded	fast-write resistive ram (rram) for embedded applications	2011	-2.8604413056093665	13.931830014595333	3593227
3594259	Arch	improving logic-to-memory ratio in an embedded multi-processor system via code compression	2012	-1.6761617801749482	13.335112857887705	3594286
3595760	ML	a risc architecture to support neural net simulation	1993	-2.354029293792808	13.253157407793825	3595787
3596947	EDA	reducing power consumption of an embedded dsp platform through the clock-gating technique	2010	-3.2765732491162787	13.715297244201874	3596974
3597455	EDA	morpheo: a high-performance processor generator for a fpga implementation	2011	-2.411770311044139	13.228468257879722	3597482
3597596	Arch	asir: application-specific instruction-set router for noc-based mpsocs	2018	-1.5839454148713357	14.245465892719242	3597623
3597823	Arch	secure contents distribution using flash memory technology	2005	-3.2788667365560373	13.89333307549646	3597850
3598645	Arch	an fpga-based fail-soft system with adaptive reconfiguration	2010	-3.3591462098099933	13.610241096083596	3598672
3598678	EDA	a novel power reduction technique using wire multiplexing	2017	-3.3393413023598315	14.716557349708252	3598705
3598895	Arch	motivating future interconnects: a differential measurement analysis of pci latency	2009	-3.032973234067021	13.740342203973029	3598922
3600275	HPC	a multi-level arbitration and topology free streaming network for chip multiprocessor	2011	-1.6053720210488056	14.314431093382645	3600302
3603078	EDA	synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration	2015	-2.110615780255046	14.99265151691368	3603105
3603532	HPC	a novel o(n) parallel banker's algorithm for system-on-a-chip	2005	-1.5211248948105869	13.210696082388635	3603559
3603604	HPC	design philosophy of a networking-oriented data-driven processor: cue	2006	-1.7912687283711897	13.304510033367725	3603631
3604089	EDA	methodologies and algorithms for testing switch-based noc interconnects	2005	-2.4652994420398024	14.848381761221413	3604116
3604651	EDA	assertion-based design exploration of dvs in network processor architectures	2005	-2.332865967738796	13.216196040607159	3604678
3604852	Logic	synthesizing distributed pipelining systems with timing constraints via optimal functional unit assignment and communication selection	2018	-1.6648593072067848	13.905995328763199	3604879
3605098	Embedded	an all-digital skew-adaptive clock scheduling algorithm for heterogeneous multiprocessor systems on chips (mpsocs)	2009	-2.670596539235785	13.950134700556307	3605125
3606250	Arch	achieving predictable performance through better memory controller placement in many-core cmps	2009	-2.092095577865046	15.101067459499607	3606277
3606325	EDA	design and implementation of an embedded 512kb level 2 cache subsystem	2004	-2.9733618749356934	13.800636939011419	3606352
3606696	HPC	reconfiguration time overhead on field programmable gate arrays: reduction and cost model	2012	-2.6495073246941825	13.715544314653618	3606723
3607741	EDA	ternary cam power and delay model: extensions and uses	2008	-2.495214694829032	14.235835427488425	3607768
3609217	HPC	session 11 overview: sram: memory subcommittee	2018	-3.3318639007973387	13.705451378786206	3609244
3610655	EDA	power-efficient implementations of multimedia applications on reconfigurable platforms	2003	-1.6377371691889084	13.866869246735995	3610682
3612685	Arch	functionally partitioned module-based programmable architecture for wireless base-band processing	2003	-2.6764616655763183	13.287290315906215	3612712
3613227	EDA	cycle-accurate network on chip simulation with noxim	2016	-2.457276436284293	15.084110296152394	3613254
3613832	EDA	developing an environment for embedded software energy estimation	2005	-1.5028408911381737	13.920977038471653	3613859
3614873	EDA	fast and accurate hybrid power estimation methodology for embedded systems	2011	-2.199140651382028	13.24888304030079	3614900
3615586	EDA	scheduling with rollback constraints in high-level synthesis of self-recovering asics	1992	-2.1307680418377526	13.240471365128624	3615613
3616067	EDA	sunmap: a tool for automatic topology selection and generation for nocs	2004	-2.506958919898286	14.379511528993245	3616094
3616844	EDA	resource budgeting for multiprocess high-level synthesis	2004	-2.0188063681521204	13.429023675947453	3616871
3617410	Arch	photonic interconnects for interposer-based 2.5d/3d integrated systems on a chip	2016	-2.7987569736999705	14.792358086268473	3617437
3617517	Arch	design and implementation of the banyan interconnection network in trac	1980	-1.994082056303186	14.916943113465214	3617544
3618201	EDA	reducing address bus transitions for low power memory mapping	1996	-1.4995463978964898	14.223827113653865	3618228
3619444	EDA	tree-model based mapping for energy-efficient and low-latency network-on-chip	2010	-1.6651212237500217	14.939106231389886	3619471
3619532	HPC	a compact and high performance switch for circuit-switched network-on-chip	2006	-2.485216267728645	15.032338527204873	3619559
3620750	Mobile	a brief outline of computational limitations on actual wireless sensor networks	2012	-1.9253392928333204	13.819476502456558	3620777
3620817	EDA	centip3de: a cluster-based ntc architecture with 64 arm cortex-m3 cores in 3d stacked 130 nm cmos	2013	-2.476793524687414	14.522671026518099	3620844
3620870	EDA	an optimized hybrid algorithm in term of energy and performance for mapping real time workloads on 2d based on-chip networks	2018	-2.092602223282874	14.442941155356113	3620897
3620922	EDA	multi-granularity thermal evaluation of 3d mpsoc architectures	2011	-2.994077088864945	14.068847178765873	3620949
3621076	EDA	configurable on-line global energy optimization in multi-core embedded systems using principles of analog computation	2006	-2.2368838969757774	14.794054165613534	3621103
3621122	HPC	a scheduling approach for distributed resource architectures with scarce communication resources	2011	-1.6153925165002334	13.456159466770716	3621149
3621301	EDA	bus architecture synthesis for hardware-software co-design of deep submicron systems on chip	2003	-2.6851481936482298	13.474352432848544	3621328
3621449	HPC	exploiting box expansion and grid partitioning for parallel fpga routing	2018	-1.605223670590943	13.781054548105429	3621476
3622105	Arch	the effectiveness of configuration merging in point-to-point networks for module-based fpga reconfiguration	2008	-2.5850897665425494	13.442117088295026	3622132
3622323	SE	high-level vulnerability over space and time to insidious soft errors	2008	-3.259179796659549	14.136890454759733	3622350
3623981	EDA	cofta: hardware-software co-synthesis of heterogeneous distributed embedded systems	1999	-2.1535534878879816	14.158373427697256	3624008
3624548	EDA	connecting and configuring defective nano-scale networks for dna self-assembly	2006	-2.9971210503682184	14.976130349151035	3624575
3624613	HPC	efficient algorithm-based fault tolerance for sparse matrix operations	2016	-1.912078710534029	13.965182668243706	3624640
3624850	EDA	cross layer design to multi-thread a data-pipelining application on a multi-processor on chip	2006	-1.7152368551595585	14.275324985069325	3624877
3625732	EDA	floating-point divider design for fpgas	2007	-2.569162427684507	13.240056748813435	3625759
3625839	Arch	resilient and power-efficient multi-function channel buffers in network-on-chip architectures	2015	-3.2093332685547136	14.81712928731817	3625866
3626034	EDA	a high-speed asynchronous decompression circuit for embedded processors	1997	-2.5757280334720414	13.306800075452633	3626061
3626831	Robotics	agent-based reconfigurable architecture for real-time object tracking	2009	-1.5915178050381724	13.230239683126936	3626858
3627150	Arch	technology trends and adaptive computing	2001	-1.8520995181184599	13.217800138142547	3627177
3630214	EDA	guest editors' introduction: on-chip interconnects for multicores	2007	-3.1109797617148494	13.349485055747756	3630241
3630428	EDA	code density optimization for embedded dsp processors using data compression techniques	1995	-1.6443385064315748	13.512948290382207	3630455
3630872	EDA	transport or store? synthesizing flow-based microfluidic biochips using distributed channel storage	2017	-1.9924294571683157	14.997110901118631	3630899
3632104	OS	policies for dynamic clock scheduling	2000	-2.307660395245585	13.914355257004758	3632131
3632820	Arch	networks-on-chip in emerging interconnect paradigms: advantages and challenges	2009	-3.10351628385777	14.016888540000679	3632847
3634379	Visualization	enhancing online power estimation accuracy for smartphones	2012	-1.7084326501507665	13.679601251201786	3634406
3635909	EDA	cherry-picking: exploiting process variations in dark-silicon homogeneous chip multi-processors	2013	-1.5892424466924535	14.837626781822035	3635936
3636157	EDA	a buffer size customization approach for application-specific noc design	2013	-2.1537792900625794	14.470744334564278	3636184
3636552	Embedded	a low cost network-on-chip with guaranteed service well suited to the gals approach	2006	-2.3859870171070083	14.508545085888793	3636579
3636702	Arch	runtime 3-d stacked cache data management for energy minimization of 3-d chip-multiprocessors	2014	-1.4924967656625694	15.008297830986118	3636729
3637952	Mobile	networking challenges and prospective impact of broadcast-oriented wireless networks-on-chip	2015	-2.3663981836372567	15.05456890312931	3637979
3638906	EDA	a comprehensive high-level synthesis system for control-flow intensive behaviors	2003	-1.985389894967435	14.46975991522949	3638933
3639266	Arch	performance evaluation of network processor architectures: combining simulation with analytical estimation	2003	-1.668328964748932	13.790648049625453	3639293
3639341	Arch	rc-simd: reconfigurable communication simd architecture for image processing applications	2006	-1.9719839465437288	14.762716784367516	3639368
3639903	Arch	a low-power handheld gpu using logarithmic arithmetic and triple dvfs power domains	2007	-2.32655657977665	13.630316478813539	3639930
3640613	Embedded	reliable many-core system-on-chip design using k-node fault tolerant graphs	2016	-2.356291367902108	14.75312148467443	3640640
3641463	EDA	a highly resilient routing algorithm for fault-tolerant nocs	2009	-2.9894191893162048	15.028390325809045	3641490
3641941	HPC	a cache memory with unit tile and line accessibility	2016	-1.8493233708220744	13.99699757429016	3641968
3644061	EDA	the speed of diversity: exploring complex fpga routing topologies for the global metal layer	2016	-3.120712322693447	14.625363355463016	3644088
3644190	EDA	an algorithm for synthesis of large time-constrained heterogeneous adaptive systems	2001	-1.4421129663726064	13.645974126326143	3644217
3644429	EDA	temporal logic replication for dynamically reconfigurable fpga partitioning	2002	-1.49915882037274	13.653697669950445	3644456
3645020	EDA	on using a new dynamic reconfigurable logic (drl) vlsi circuit for very high speed routing	2003	-2.091330283244521	13.637377777552324	3645047
3645954	Arch	variation-tolerant non-uniform 3d cache management in die stacked multicore processor	2009	-1.4667599617333755	14.90227311606526	3645981
3647402	EDA	a fine-grain dynamically reconfigurable architecture aimed at reducing the fpga-asic gaps	2014	-2.5923649620959925	14.479363743207552	3647429
3648394	Embedded	reducing message-length variations in resource-constrained embedded systems implemented using the controller area network (can) protocol	2009	-1.8605204380155265	13.978337730894136	3648421
3650880	Arch	a 40nm 16-core 128-thread cmt sparc soc processor	2010	-2.7952693938097237	14.013321886185482	3650907
3650925	EDA	power variations of multi-port routers in an application-specific noc design : a case study	2007	-2.6721160965733217	14.610395168990276	3650952
3651216	HCI	efficiency of dynamic reconfigurable datapath extensions -- a case study	2008	-3.0087321888424623	13.291770767421221	3651243
3652523	Arch	mrtp: mobile ray tracing processor with reconfigurable stream multi-processors for high datapath utilization	2012	-2.1697899069880484	13.532895364255172	3652550
3653007	EDA	design and verification of an efficient wishbone-based network interface for network on chip	2014	-2.5990039005941696	14.942628710703652	3653034
3653149	EDA	planaronoc: concurrent placement and routing considering crossing minimization for optical networks-on-chip	2018	-3.0057071369225015	14.927562639557646	3653176
3653607	EDA	a network components insertion method for 3d application-specific network-on-chip	2015	-2.340859848873265	14.782148445680654	3653634
3654141	EDA	phoenix noc: a distributed fault tolerant architecture	2013	-2.639056773718723	14.932812426991852	3654168
3654237	Networks	an efficient implementation of distributed routing algorithms for nocs	2008	-2.3940272087226635	15.051374881183506	3654264
3654443	HPC	blue gene/l, a system-on-a-chip	2002	-2.4128150451087245	14.587326421337664	3654470
3654619	EDA	session 14 — emerging technology, power and cooling	2015	-3.182774275017068	13.670477346939983	3654646
3657550	Arch	a shared polyhedral cache for 3d wide-i/o multi-core computing platforms	2015	-2.5218719534064458	14.752476788033755	3657577
3658156	EDA	a flexible circuit switched noc for fpga based systems	2005	-1.988444419593693	14.350911375533636	3658183
3658463	EDA	redo: cross-layer multi-objective design-exploration framework for efficient soft error resilient systems	2018	-2.9349071072332777	13.582843633889905	3658490
3659140	Arch	run-time reconfiguration of communication in simd architectures	2006	-2.0941371362550414	14.944116670664599	3659167
3659166	EDA	throughput balancing for energy efficient near-threshold manycores	2016	-1.6141012358482274	14.807086023749145	3659193
3659183	EDA	a monitoring-aware network-on-chip design flow	2006	-2.4876438073154032	13.394831312214516	3659210
3659697	Embedded	reliability inherent in heterogeneous multiprocessor systems and task scheduling for ameliorating their reliability	2009	-3.1320720862388067	14.05628069328842	3659724
3660125	EDA	orion 2.0: a power-area simulator for interconnection networks	2012	-2.186473340526971	14.0880368327743	3660152
3660562	Arch	performance and power analysis of time-multiplexed execution on dynamically reconfigurable processor	2006	-1.8756168486119724	13.535743635599115	3660589
3660791	HPC	reconfigurable cell architecture for systolic and pipelined computing datapaths	2008	-2.6008410885032185	13.270046132288304	3660818
3661743	EDA	run-time power and performance scaling with cpu-fpga hybrids	2014	-1.7888745913300854	14.289534373696613	3661770
3662488	Embedded	detecting and diagnosing open faults in noc channels on activation of diagonal nodes	2016	-3.3304597949994523	14.684827125745366	3662515
3663304	HPC	the future of optical interconnects for data centers: a review of technology trends	2017	-3.345995205420526	14.15265850697754	3663331
3663895	Mobile	a 576 mb dram with 16-channel 10.3125gbps serial i/o and 14.5 ns latency	2012	-2.2849174877292344	13.962702779340573	3663922
3664030	EDA	impact of run-time reconfiguration on design and speed - a case study based on a grid of run-time reconfigurable modules inside a fpga	2009	-1.7759312184632634	13.247194181657404	3664057
3664790	EDA	fit: fast irregular topology generation algorithm for application specific nocs	2010	-2.152052187754626	14.596862362309235	3664817
3665521	Arch	scaling the bandwidth wall: challenges in and avenues for cmp scaling	2009	-1.5016409274363067	14.467942898592767	3665548
3665785	Embedded	systematic design for modular realization of control functions	1969	-3.2017942339145016	13.908882876829253	3665812
3667387	Arch	14nm broadwell xeon® processor family: design methodologies and optimizations	2017	-2.5925099867848767	13.288192083119698	3667414
3668170	EDA	communication synthesis for distributed embedded systems	1995	-1.6424056465785943	13.402248066175485	3668197
3668328	EDA	the spring scheduling coprocessor: a scheduling accelerator	1999	-1.9178144237842216	13.371209982794454	3668355
3669725	Arch	performance and power optimization through data compression in network-on-chip architectures	2008	-1.5504759537724468	14.921883392672513	3669752
3669810	Embedded	multi-objective co-optimization of flexray-based distributed control systems	2016	-2.0694499264033603	13.495724158936767	3669837
3670438	HPC	extending the tokencmp cache coherence protocol for low overhead fault tolerance in cmp architectures	2008	-2.9121514427545856	14.532061851183276	3670465
3670830	EDA	hungarian algorithm based virtualization to maintain application timing similarity for defect-tolerant noc	2012	-2.3083722425471316	14.649381168851715	3670857
3670941	Embedded	improved low power scheduler for oss-7: an open source dash7 stack	2015	-1.6920355620907632	13.942039198507864	3670968
3672330	EDA	a heuristic clustering approach to use case-aware application-specific network-on-chip synthesis	2016	-2.247643443983385	14.638951475611416	3672357
3672574	HPC	implementation of multi-channel fifo in one blockram with parallel access to one port	2014	-2.425650489701394	13.47337462279732	3672601
3673242	Arch	soda: a low-power architecture for software radio	2006	-2.359059577911578	13.525131965178073	3673269
3675153	EDA	latency reduction of fault-tolerant nocs by employing multiple paths	2017	-3.323238018597964	14.732390817609195	3675180
3675692	HPC	a video decoding optimization for heterogeneous dual-core platforms architecture	2014	-1.4631110009459227	13.259751937800909	3675719
3675882	EDA	enabling accurate modeling of power and energy consumption in an arm-based system-on-chip	2013	-2.0778009633863253	13.342682745672768	3675909
3676599	HPC	virtualization of computing resources in rcs for multi-task stream applications	2009	-1.655293581808256	13.3161197417441	3676626
3676656	Arch	temperature-aware on-chip networks	2006	-3.3584060888765164	13.937755684677533	3676683
3676670	EDA	optimizing power using transformations	1995	-2.2256636101456797	13.505240097311507	3676697
3679107	EDA	atm cell scheduling and learning by function-level evolvable hardware	2008	-2.5921847034921166	13.217980634887786	3679134
3679353	EDA	a greedy approach for latency-bounded deadlock-free routing path allocation for application-specific nocs	2013	-2.3194361869393005	14.630814673152786	3679380
3679367	Mobile	a low-power baseband modem architecture for a mobile rfid reader	2009	-3.1559712178159818	14.73603911945498	3679394
3679569	EDA	integer linear programming and heuristic techniques for system-level low power scheduling on multiprocessor architectures under throughput constraints	2007	-1.6507597872954456	14.669519870344365	3679596
3680401	EDA	on the impact of serialization on the cache performances in network-on-chip based mpsocs	2007	-2.5775747907559903	13.87346774913209	3680428
3680750	Metrics	reduction in packet delay through the use of common buffer over distributed buffer in the routing node of noc architecture	2013	-2.1669540043140456	15.078429343908205	3680777
3682690	EDA	a light-weight network-on-chip architecture for dynamically reconfigurable systems	2008	-1.7924134936961302	13.441795951053535	3682717
3683040	EDA	optical network-on-chip reconfigurable model for multi-level analysis	2010	-2.55087296327699	13.671661405961311	3683067
3683229	Arch	thermal-aware voltage droop compensation for multi-core architectures	2010	-1.743143012917414	14.955047426888525	3683256
3684213	EDA	clock-frequency assignment for multiple clock domain systems-on-a-chip	2007	-2.189469310070879	13.488775288370915	3684240
3684246	EDA	communication-aware partitioning for energy optimization of large fpga designs	2017	-1.7439559444748802	13.584038092754454	3684273
3684288	EDA	modeling and design of high-radix on-chip crossbar switches	2015	-2.6778525537047835	14.857589229275426	3684315
3684403	EDA	spinnaker: a multi-core system-on-chip for massively-parallel neural net simulation	2012	-2.7477743938851518	13.914838761996831	3684430
3684622	Embedded	criticality-aware scrubbing mechanism for sram-based fpgas	2014	-3.07492312578415	14.16097697334877	3684649
3685933	EDA	a quantitative evaluation of a network on chip design flow for multi-core consumer multimedia applications	2011	-2.5339700648601964	13.69681447499386	3685960
3686256	Arch	interfacing hardware accelerators to a time-division multiplexing network-on-chip	2015	-1.548197169815996	13.298111447268305	3686283
3686803	EDA	energy reduction in 3d nocs through communication optimization	2013	-1.7733897233701983	14.4210979605938	3686830
3687116	Visualization	analyzing power consumption of message passing primitives in a single-chip multiprocessor	2004	-1.8580927383525605	13.337472500087307	3687143
3687429	EDA	retiming and recycling for elastic systems with early evaluation	2009	-1.9291875909151155	14.306003456824989	3687456
3688501	EDA	design methodology for fault-tolerant heterogeneous mpsoc under real-time constraints	2012	-2.627891226934108	14.150703851648688	3688528
3689032	HPC	flexible interconnection network for dynamically and partially reconfigurable architectures	2010	-2.29846783716479	13.681740912043715	3689059
3689843	EDA	unified multi-objective mapping and architecture customisation of networks-on-chip	2013	-2.268229524895664	14.764319328289591	3689870
3691295	EDA	heterogeneous routing architecture for low-power fpga fabric	2005	-3.0241683335102607	14.707144810805321	3691322
3691332	EDA	wednesday keynote ii: advanced technology for automotive cockpits, industrial human-machine-interface and iot systems — optimization of technology — architecture — design	2017	-3.2801098255846663	13.257923946730822	3691359
3691380	EDA	multi-personality partitioning for heterogeneous systems	2013	-2.343361166418212	13.530807834237239	3691407
3692193	EDA	a new bus assignment algorithm for a shared bus switch fabric	2000	-2.845905754547317	13.651779703155626	3692220
3692391	EDA	a soft ip core generating socs for the efficient stochastic simulation of large biomolecular networks using fpgas	2012	-2.1539374390443875	13.431076279531661	3692418
3692679	Embedded	guest editorial	2011	-3.0446690626475523	13.973607471110736	3692706
3693292	EDA	energy and performance model of a sparc leon3 processor	2009	-2.179994978835335	13.35174920455508	3693319
3694768	EDA	a low-resource and scalable strategy for segment partitioning of many-core nano networks	2014	-2.5829893876144716	13.79914769732967	3694795
3695273	Arch	asap: a fine-grained many-core platform for dsp applications	2007	-2.1697367867457604	13.850901274256856	3695300
3695729	HPC	introduction: special section on architecture of future many core systems	2016	-2.7394616715927267	13.399536382045126	3695756
3696369	EDA	security audit for embedded avionics systems	1989	-3.321447520935896	13.780886953984421	3696396
3696823	EDA	a reconfigurable routing algorithm for a fault-tolerant 2d-mesh network-on-chip	2008	-2.5266043631158652	14.900357447709027	3696850
3699108	Arch	configurable low-latency interconnect for multi-core clusters	2012	-1.5300942574664669	14.155031680175107	3699135
3699434	EDA	performance exploration of amba axi4 bus protocols for wireless sensor networks	2017	-1.9525339888811961	13.88874347514972	3699461
3700039	EDA	critical path method based heuristics for mapping application software onto heterogeneous mpsocs	2014	-1.580803000252928	13.449756245649002	3700066
3700453	Embedded	a two-stage variation-aware task mapping scheme for fault-tolerant multi-core network-on-chips	2017	-1.4540152467905825	14.992595554174972	3700480
3701004	HPC	the ns32605 cache controller	1988	-1.4752035281081748	13.78265682388367	3701031
3701953	EDA	cosimulation-based power estimation for system-on-chip design	2002	-1.9094536035438558	13.295371619006033	3701980
3701985	EDA	modeling networking issues of network-on-chip: a coloured petri nets approach	2009	-2.1808058198310434	15.090797266141767	3702012
3703013	EDA	performance and resource optimization of noc router architecture for master and slave ip cores	2007	-2.016215524977388	14.681976692305447	3703040
3703026	HPC	packets everywhere: the great opportunity for field programmable technology	2009	-3.2968459525173137	13.400915717624311	3703053
3703077	EDA	system-level interconnect architecture exploration for custom memory organizations	2001	-1.8077059719414623	14.157408473502866	3703104
3703221	HPC	high-speed source-synchronous interface for the ibm system z9 processor	2007	-2.811123102870371	13.647737193829578	3703248
3703725	HPC	modular switched multiported sram-based memories	2016	-2.9194366548828743	13.469463448842491	3703752
3704175	HPC	an error-resilient redundant subspace correction method	2017	-2.2790933714458195	14.23337062396621	3704202
3704214	EDA	noc synthesis flow for customized domain specific multiprocessor systems-on-chip	2005	-2.2365383405439645	13.772126012564321	3704241
3704333	HPC	bridging the moore's law performance gap with innovation scaling	2015	-2.986772928399809	13.293197299200314	3704360
3708946	EDA	hybrid multi-swarm optimization based noc synthesis	2017	-2.3731560547849297	14.763157940458937	3708973
3709069	HPC	architecture and implementation of multi-processor socs for advanced set-top box and digital tv systems	2003	-3.0534942081960943	13.274289880868555	3709096
3709157	Arch	application-specific power-efficient approach for reducing register file vulnerability	2012	-2.8407714168945346	13.985996278274115	3709184
3709343	HPC	an optical power budget model for the parameterized linear array with a reconfigurable pipelined bus system (larpbs(p)) model	2009	-1.887553788009673	13.331878502664928	3709370
3709412	Arch	a pipelined, weakly ordered bus for multiprocessing systems	1995	-1.5603775167957141	13.674135129220344	3709439
3709978	EDA	optimization of reconfigurable multi-core socs for multi-standard applications	2009	-2.7339282657242974	13.373158701538847	3710005
3711820	EDA	corolla: gpu-accelerated fpga routing based on subgraph dynamic expansion	2017	-1.8958148309639644	14.582038716014399	3711847
3711918	Arch	comparative analysis of soft and hard on-chip interconnects for field-programmable gate arrays	2012	-1.9157815350966951	14.96591622116824	3711945
3714445	EDA	run-time power-gating techniques for low-power on-chip networks	2011	-2.677074204290645	14.937913974815125	3714472
3714920	EDA	evaluation of approximate operators case study: sobel filter application executed on an approximate risc-v platform	2018	-1.866755702582632	13.472836003423138	3714947
3715659	EDA	capturing the interaction of the communication, memory and i/o subsystems in memory-centric industrial mpsoc platforms	2007	-1.8668435646356456	13.906964291951866	3715686
3715994	EDA	multi-objective optimization of multimedia embedded systems using genetic algorithms and stochastic simulation	2017	-2.0898468737007407	13.443167058455836	3716021
3716193	EDA	always energy-optimal microscopic wireless systems	2010	-3.0539008482698304	14.702453696625195	3716220
3716977	EDA	an efficient task mapping algorithm with power-aware optimization for network on chip	2016	-1.9427716733567582	14.632162311781965	3717004
3717728	Embedded	time stamp based scheduling for energy harvesting systems with hybrid nonvolatile hardware support	2018	-1.7817222128800108	14.80240545468408	3717755
3718272	Embedded	ultra-low power wireless socs enabling a batteryless iot	2015	-3.3504601811996584	14.259021151283756	3718299
3719731	Arch	orthonoc: a broadcast-oriented dual-plane wireless network-on-chip architecture	2018	-2.4691363880026174	14.811284969870375	3719758
3721308	Arch	hierarchical instruction encoding for vliw digital signal processors	2005	-2.3402226706251748	13.634925962366145	3721335
3722404	EDA	a fast and accurate network-on-chip timing simulator with a flit propagation model	2015	-2.281861943249825	14.917610417947149	3722431
3723238	HPC	thermal-aware scheduling for future chip multiprocessors	2007	-1.4406707557851628	15.106033607283829	3723265
3724798	HPC	exploration of the power-performance tradeoff through parameterization of fpga-based multiprocessor systems	2011	-1.9772386377386248	13.495462180002322	3724825
3726527	EDA	priority-select arbiter: an efficient round-robin arbiter	2015	-2.1736582392653467	14.634365568217213	3726554
3727093	EDA	thermal-aware system-level modeling and management for multi-processor systems-on-chip	2011	-1.8056120227394483	14.89531903695131	3727120
3727224	Arch	a high performance, area efficient tta-like vertex shader architecture with optimized floating point arithmetic unit for embedded graphics applications	2013	-2.487585571378929	13.67671974972466	3727251
3727759	EDA	simultaneous synthesis of buses, data mapping and memory allocation for mpsoc	2007	-1.523443239195183	14.020304067637053	3727786
3728264	Theory	response time properties of some asynchronous circuits	1997	-3.196585471479904	15.08802311707445	3728291
3729092	EDA	a cross layer approach for efficient thermal management in 3d stacked socs	2016	-3.36096451094238	14.21093870455154	3729119
3729556	Arch	high performance memory systems	2001	-3.204413735212531	13.619375348658336	3729583
3729665	Arch	3d fpgas: placement, routing, and architecture evaluation (abstract only)	2005	-2.858235519227022	13.274747240286922	3729692
3730599	EDA	cost-effective design of mesh-of-tree interconnect for multicore clusters with 3-d stacked l2 scratchpad memory	2015	-2.8033452749380423	14.621469601265524	3730626
3732442	Arch	niugap: low latency network interface architecture with gray code for networks-on-chip	2006	-2.653616131641926	15.039373698007324	3732469
3732540	Arch	4th generation intel™ core processor, codenamed haswell	2013	-2.7628256839606458	13.517168096163497	3732567
3732742	Embedded	exploiting spatial smoothness in hpc applications to detect silent data corruption	2015	-3.3203814506368	14.267543908234034	3732769
3733264	EDA	area-efficient event stream ordering for runtime observability of embedded systems	2014	-2.468316750598332	13.941048288898852	3733291
3733522	Arch	a dual-core embedded system-on-chip architecture for multimedia signal processing applications	2006	-2.605394884358109	13.288924707905274	3733549
3735565	ML	mapping and physical planning of networks-on-chip architectures with quality-of-service guarantees	2005	-2.556092712863956	14.46291425222487	3735592
3736492	EDA	reducing energy consumption in microcontroller-based platforms with low design margin co-processors	2015	-1.5282294904906102	14.785331466940697	3736519
3738855	Arch	nanophotonic network on chip for next generation of multiprocessors system on chip	2014	-2.94593408419163	14.769462094824979	3738882
3739116	EDA	phidias: ultra-low-power holistic design for smart bio-signals computing platforms	2016	-3.1659504916639087	14.650263860820491	3739143
3740115	EDA	minimizing switchings of the function units through binding for low power	1999	-3.0071623587490177	13.209374716536406	3740142
3740643	EDA	synthesis of noc interconnects for multi-core architectures	2012	-2.2718218103177468	14.641752941166954	3740670
3740652	HPC	analytical approach to massively parallel architectures for nanotechnologies	2005	-3.1320344073425868	13.45616341024251	3740679
3740845	HPC	guest editorial: special issue on low-power dependable computing	2018	-1.4993615018978017	14.766849211025104	3740872
3741107	Arch	2-level fifo architecture design for switch fabrics in network-on-chip	2006	-2.5233626169057635	15.028851605864748	3741134
3741374	Arch	a 32nm high-k metal gate application processor with ghz multi-core cpu	2012	-3.1629496788427263	13.98724308881966	3741401
3741645	EDA	latency-driven design of multi-purpose systems-on-chip	2001	-3.045609703091929	14.054875750475087	3741672
3741969	Arch	low power, flexible fir filters in the digital frontend of green radios	2010	-2.6741567083311724	13.791363878560714	3741996
3743108	Arch	adapto: full-adder based reconfigurable architecture for bit level operations	2008	-2.739792695229807	13.332350445389615	3743135
3743383	HPC	effectiveness of machine checks for error diagnostics	2009	-3.327719931970333	13.740218761468196	3743410
3743554	EDA	design and management of voltage-frequency island partitioned networks-on-chip	2009	-2.0603834833983825	14.859448586501806	3743581
3743811	Arch	novel mapping of a linear qr architecture	1999	-2.983992576402407	13.688224252143732	3743838
3743822	Robotics	a dynamic task mapping algorithm for sdnoc	2017	-1.88846470095264	14.951302266404571	3743849
3744445	EDA	differential evolution to reduce energy consumption in three-level memory hierarchy	2015	-1.4446705790293457	14.220209841295262	3744472
3744622	EDA	a power-efficient 3-d on-chip interconnect for multi-core accelerators with stacked l2 cache	2016	-2.57966870866099	14.485338800065739	3744649
3744647	PL	fitl: extending llvm for the translation of fault-injection directives	2015	-3.1726138826865316	13.746119125995538	3744674
3745598	Embedded	c3: configurable can fd controller: architecture, design and hardware implementation	2017	-2.6013519498366136	13.981809741082479	3745625
3746210	EDA	design techniques for ultra-efficient computing	2016	-3.1699018046103524	13.714739121711943	3746237
3746901	EDA	a novel bram content accessing and processing method based on fpga configuration bitstream	2017	-2.075582298393472	13.696681865185445	3746928
3746911	EDA	a scheduling strategy for synchronous elastic designs	2011	-3.3437530877357595	13.860597983456064	3746938
3746964	EDA	phicit — improving hierarchical networks-on-chip through 3d silicon photonics integration	2015	-2.5615488821562593	14.857626433841087	3746991
3747032	Embedded	efficient task allocation to fpgas in the safety critical domain	2011	-1.8672925406177812	13.261275549059482	3747059
3747068	EDA	a nanophotonic interconnect for high-performance many-core computation	2008	-3.208044605505658	13.952428389192097	3747095
3748678	EDA	a hierarchical modeling framework for on-chip communication architectures of multiprocessing socs	2007	-2.3924972134827662	13.225436790730752	3748705
3748906	Arch	exploiting fpgas for technology-aware system-level evaluation of multi-core architectures	2010	-2.341199346487416	13.34289285422425	3748933
3750523	HPC	a two-level interleaving architecture for serial convolvers	1999	-2.909877295104016	13.427981160682798	3750550
3750883	EDA	a column arrangement algorithm for a coarse-grained reconfigurable architecture	2006	-1.6413462870140278	13.209775435088847	3750910
3750957	Arch	using application bisection bandwidth to guide tile size selection for the synchroscalar tile-based architecture	2007	-2.0044720129553704	13.350870196828375	3750984
3752538	EDA	guest editorial: trets special edition on the 15th international symposium on fpgas	2008	-3.247340305640377	13.333953068299325	3752565
3755854	EDA	integrated data relocation and bus reconfiguration for adaptive system-on-chip platforms	2006	-2.1762637178941846	13.901102919662788	3755881
3756043	Arch	asoc: a scalable, single-chip communications architecture	2000	-1.6029442263394529	13.283389477126805	3756070
3756823	EDA	optimal functional-unit assignment for heterogeneous systems under timing constraint	2017	-1.549657331385926	13.745699524992034	3756850
3758533	EDA	synchronizing code execution on ultra-low-power embedded multi-channel signal analysis platforms	2013	-2.168516410554432	13.834850932126534	3758560
3759359	EDA	power reduction through physical placement of asynchronous routers	2009	-3.1626591216370787	14.441235951495194	3759386
3759635	Embedded	efficient control allocation for fault tolerant embedded systems on small autonomous aircrafts	2006	-2.2140565514286603	13.984268067354096	3759662
3759895	Robotics	a two-level approximate model driven framework for characterizing multi-cell upsets impacts on processors	2016	-2.0641273281442802	13.700739933954313	3759922
3759946	EDA	multi rectangle modeling approach for application mapping on a many-core system	2014	-1.5396717682186574	14.248792788221051	3759973
3760390	DB	a structural analysis of evolved complex networks-on-chip	2012	-2.531844758700784	14.583865270920596	3760417
3760394	Arch	a complete electronic network interface architecture for global contention-free communication over emerging optical networks-on-chip	2014	-2.347646186833803	14.946493108722171	3760421
3760420	HPC	let there be light!: the future of memory systems is photonics and 3d stacking	2011	-1.974838787292294	14.03599190502534	3760447
3761153	Theory	low-cost allocator implementations for networks-on-chip routers	2009	-2.060379302488715	14.906061234397402	3761180
3761223	Embedded	a unified design methodology for a hybrid wireless 2-d noc	2012	-2.998558547073276	14.521999566356476	3761250
3761274	HPC	bringing optoboards to hpc-scale environments: an optohpc simulation engine	2016	-2.2698579946062742	14.959758002160445	3761301
3761824	EDA	a cost-effective scheme for network-on-chip router and interconnect testing	2013	-2.680636619835658	14.839385836391518	3761851
3761934	Arch	reconfigurable computing in the era of post-silicon scaling [panel discussion]	2013	-2.7886813841544336	13.505536432343344	3761961
3762849	Arch	a 186-mvertices/s 161-mw floating-point vertex processor with optimized datapath and vertex caches	2009	-2.3216432518585877	13.90539073313596	3762876
3763313	Arch	simulating the future kilo-x86-64 core processors and their infrastructure	2012	-1.8297263695226371	14.401449959912679	3763340
3764247	EDA	an mopso method for mapping multimedia applications onto mp-soc architectures	2011	-2.277793492144337	13.477109480814946	3764274
3764755	EDA	allocation of fpga dsp-macros in multi-process high-level synthesis systems	2014	-1.6235068963827697	13.285814092386756	3764782
3765301	EDA	communication optimization for customizable domain-specific computing	2015	-2.995212803400728	13.789541153292866	3765328
3765815	Arch	internal architecture of alpha 211164 microprocessor	1995	-2.4009623506966564	13.299784050576642	3765842
3766026	Arch	a coarse-grained reconfigurable architecture with low cost configuration data compression mechanism	2003	-1.7369483141779964	13.870503357113767	3766053
3768021	EDA	real-time c++	2013	-2.834379672925916	13.530632584618953	3768048
3768460	EDA	guest editors’ introduction: frontiers of hardware and algorithms for on-chip learning	2018	-3.1370774598693925	13.384223025400946	3768487
3770005	Embedded	mutant components: efficiently managing multiple implementations	2016	-2.005046106136017	13.468239629626995	3770032
3770443	Arch	implications of the power wall: dim cores and reconfigurable logic	2013	-2.0427456118361498	14.306546589244904	3770470
3770551	Arch	low-power multi-processor system architecture design for universal biomedical signal processing	2013	-2.3796603096930897	13.898434330594474	3770578
3770644	EDA	an efficient profile-based algorithm for scratchpad memory partitioning	2005	-1.5934224811949091	13.764789809304965	3770671
3771039	Embedded	multi-dimensional robustness optimization in heterogeneous distributed embedded systems	2007	-1.7212413803895716	13.781410421109328	3771066
3771432	HPC	custom parallel caching schemes for hardware-accelerated image compression	2008	-1.540059842634575	13.23122466938985	3771459
3771439	EDA	software level power consumption models and power saving techniques for embedded dsp processors	2006	-1.8647068155034017	13.529679166874116	3771466
3771699	HPC	software and hardware techniques for power-efficient hpc networking	2010	-1.6754986182861065	14.746079133387182	3771726
3771979	HCI	comparison of network-on-chip mapping algorithms targeting low energy consumption	2008	-2.222706686333381	14.115180477592395	3772006
3772276	EDA	area-efficient buffer binding based on a novel two-port fifo structure	2001	-2.6858579172605754	13.774648564150116	3772303
3772379	Arch	visomt: a collaborative multithreading multicore processor for multimedia applications with a fast data switching mechanism	2009	-2.224377454248008	13.659597331117485	3772406
3772948	EDA	a universal multi-hierarchy figure-of-merit for on-chip computing and communications	2016	-2.9915480616786883	14.790474793940046	3772975
3773177	EDA	synthesis of heterogeneous pipelined multiprocessor systems using ilp: jpeg case study	2008	-1.7299233292266218	13.345443522287052	3773204
3774894	HPC	a self timed asynchronous router for an heterogeneous parallel machine	1998	-1.7309818175822602	15.07282141074157	3774921
3775025	EDA	from architecture to layout: partitioned memory synthesis for embedded systems-on-chip	2001	-1.7608071458649583	13.765583059581413	3775052
3777683	Arch	evaluation of register number abstraction for enhanced instruction register files	2018	-3.1529522508150722	13.948459184320967	3777710
3778422	EDA	peak power reduction and workload balancing by space-time multiplexing based demand-supply matching for 3d thousand-core microprocessor	2013	-1.8032105352295644	15.029334638079026	3778449
3778424	EDA	instruction set extension exploration in multiple-issue architecture	2008	-1.5060390268234882	13.90289192932148	3778451
3779097	EDA	integration of butterfly and inverse butterfly nets in embedded processors: effects on power saving	2012	-2.0188793607247644	13.254069242059815	3779124
3779556	EDA	efficient execution on reconfigurable devices using concepts of pipelining	2005	-1.7488684996660906	13.244563278467783	3779583
3779566	EDA	performance-sensitivity-based workload tailoring for effective design exploration	2012	-1.8355002653873915	13.582064535116976	3779593
3780311	Arch	analysis and characterization of data energy tradeoffs: for vlsi architectural agility in c-ran platforms	2015	-2.2607346798520753	13.354218044020437	3780338
3780751	Robotics	run-time mapping of applications to a heterogeneous reconfigurable tiled system on chip architecture	2004	-2.0185608697119526	13.234405492730328	3780778
3780918	HPC	fracnoc: a fractal on-chip interconnect architecture for system-on-chip	2013	-2.1760776095469816	14.942978545646431	3780945
3781158	Arch	system-level power consumption modeling and tradeoff analysis techniques for superscalar processor design	2000	-2.1737329866997075	13.843307929332685	3781185
3782015	EDA	sea: fast power estimation for micro-architectures	2003	-2.083934296726784	13.263588738983419	3782042
3782680	EDA	a combined tree growing technique for block-test scheduling under power constraints	2001	-1.9278829902260104	14.385807907280572	3782707
3783036	Arch	swap based merge network for high performance sorting accelerators	2018	-2.5164217195247085	14.416959157651194	3783063
3785698	EDA	performance estimation of pipelined multiprocessor system-on-chips (mpsocs)	2014	-1.4765313625801884	13.628425564390769	3785725
3787519	Embedded	safe dynamic reshaping of reconfigurable mpsoc embedded systems for self-healing and self-adaption purposes	2015	-2.5816791239003773	13.466843363322726	3787546
3787670	HPC	design and implementation of a high speed parallel architecture for atm uni	1996	-2.29926730590976	14.034958507049165	3787697
3787856	EDA	design and simulation of a pipelined decompression architecture for embedded systems	2001	-1.6654215392041491	13.44658543393606	3787883
3788900	EDA	relocation-aware communication network for circuits on xilinx fpgas	2017	-1.9540962582214485	14.94962094497808	3788927
3790749	Embedded	a multi-nodes human body communication sensor network control processor	2006	-3.2240790756489512	14.92995115310372	3790776
3792181	EDA	an on-chip instruction cache design with one-bit tag for low-power embedded systems	2011	-1.540646025324612	14.79925481084558	3792208
3792918	Arch	performance and power trade-offs for cryptographic applications in embedded processors	2013	-1.7111571891777302	13.926829959805536	3792945
3793759	EDA	a software defined radio application utilizing modern fpgas and noc interconnects	2007	-2.4777129798940694	14.773071030193822	3793786
3794675	HCI	context-aware services in smart environments	2007	-1.9878719820949573	14.360748099155051	3794702
3798329	Embedded	exploiting reconfigurability for low-power control of embedded processors	2003	-2.3397632145573772	13.471391605195238	3798356
3799538	EDA	hierarchical library based power estimator for versatile fpgas	2014	-2.1845372649588954	13.473397608841784	3799565
3799862	Arch	snail: a multiprocessor based on the simple serial synchronized multistage interconnection network architecture	1994	-2.079318278989108	14.402106120192409	3799889
3799988	EDA	adaptive multi-voltage scaling in wireless noc for high performance low power applications	2016	-2.5544600223353724	15.104956871917848	3800015
3800009	HPC	correcting soft errors online in lu factorization	2013	-3.254617096044928	14.027404562936207	3800036
3800040	EDA	interfacing cores with on-chip packet-switched networks	2003	-2.2613667860741384	15.017625195509305	3800067
3800966	Arch	a case study of simulation and performance evaluationof a sdr baseband architecture	2013	-2.634686792362362	13.394856634399824	3800993
3801039	EDA	efficient modeling and synthesis of on-chip communication protocols for network-on-chip design	2003	-3.115344722978276	13.786783793119	3801066
3801389	Arch	a loop accelerator for low power embedded vliw processors	2004	-1.631384760631175	13.58593382839888	3801416
3801659	HCI	a new methodology (3a) for e-learning in higher education	2009	-2.5869221185507087	13.600781390356591	3801686
3801749	EDA	a methodology for minimizing power dissipation of embedded systems through hardware/software partitioning	1999	-2.383694198820012	13.675967856135742	3801776
3802008	Arch	a low latency fault tolerant transmission mechanism for network-on-chip	2017	-3.2344809006002317	14.937242456318796	3802035
3802391	EDA	an area-efficient router for the data-intensive architecture (diva) system	2004	-1.947146762194739	14.396162914024394	3802418
3802582	Arch	design space exploration on heterogeneous network-on-chip	2005	-2.2576864027876966	14.603926406569045	3802609
3802808	Arch	a fault tolerant multiprocessor architecture for real time control applications	1973	-3.1055431814040606	13.535791859274983	3802835
3802856	EDA	pre-rtl voltage and power optimization for low-cost, thermally challenged multicore chips	2017	-3.191522846712159	14.115005689491268	3802883
3803772	Arch	analyzing the dark silicon phenomenon in a many-core chip multi-processor under deeply-scaled process technologies	2015	-1.457348287158405	14.999329603614981	3803799
3805549	EDA	a general method to design and reconfigure loop-based linear arrays	1994	-2.61358783285169	14.470455934795284	3805576
3806032	EDA	hermes-a - an asynchronous noc router with distributed routing	2010	-2.4002043054831868	14.80028499357645	3806059
3806177	EDA	conventional and neuromorphic systems leveraging emerging memory technologies	2017	-2.846962738030138	13.717692436319158	3806204
3806213	PL	multi-ovjective abstract data type refinement for mapping tables in telecom network applications	2002	-1.4507860233611902	13.218649519136903	3806240
3806658	HPC	task allocation in distributed embedded systems by genetic programming	2007	-1.7845060658748229	13.439683065239644	3806685
3806825	EDA	shift sprinting: fine-grained temperature-aware noc-based mcsoc architecture in dark silicon age	2016	-1.6087026639323214	14.805194174514256	3806852
3806874	Arch	analytical performance modeling of hierarchical interconnect fabrics	2012	-1.7033539055617282	13.96698411559186	3806901
3807262	EDA	routing-based traffic migration and buffer allocation schemes for 3-d network-on-chip systems with thermal limit	2013	-2.383541096347593	15.100854420649025	3807289
3808083	Arch	introduction to the fastbus	1986	-1.86892455241981	13.340866491053882	3808110
3808103	EDA	a cost-effective fault tolerance technique for functional tsv in 3-d ics	2017	-3.2385961306418936	14.740469694115331	3808130
3809740	Arch	sh3: high code density, low power	1995	-1.722425136345604	13.63782657456234	3809767
3809746	Embedded	optimal mapping of task-based computation models over heterogeneous hardware using placer	2018	-1.4791901529978786	13.470605950552955	3809773
3811206	EDA	architectural enhancements in stratix-iiitm and stratix-ivtm	2009	-2.0033993872541282	13.689335505561091	3811233
3811398	EDA	how future mobility meets it: cyber-physical system designs revisit semiconductor technology	2015	-3.0729060705418867	13.803560721864484	3811425
3812508	Arch	the role of memories in transprecision computing	2018	-2.6626444755229066	13.763989870488867	3812535
3812609	HPC	parallelization and fault-tolerance of evolutionary computation on many-core processors	2013	-2.8462715264523064	13.738745012444706	3812636
3813442	EDA	a high level power model for network-on-chip (noc) router	2009	-2.6698734728087734	14.50084715232909	3813469
3813935	EDA	a scheduling and binding heuristic for high-level synthesis of fault-tolerant fpga applications	2015	-3.1345382520398943	13.926298738380714	3813962
3814101	EDA	a framework for adaptive reconfigurable space-borne computing platforms for run-time self-recovery from transient and permanent hardware faults	2012	-3.3294631746947485	13.531737882368574	3814128
3817191	Arch	diasys: improving soc insight through on-chip diagnosis	2017	-2.7803158794010447	13.6276693068385	3817218
3817393	Embedded	mastering mpsocs for mixed-critical applications	2011	-2.038776174495527	14.431777183838632	3817420
3817669	HPC	simd made explicit	2013	-1.5451448556092664	13.666977519011096	3817696
3818791	HPC	low-power high-performance adaptive computing architectures for multimedia processing	2002	-1.4546949841956929	14.265279267876828	3818818
3818994	EDA	automatic reconfiguration and yield of the tesh multicomputer network	2002	-3.195460081616156	14.713965217047608	3819021
3819567	EDA	designing heterogeneous embedded network-on-chip platforms with users in mind	2010	-1.8830186095194408	13.654553528675134	3819594
3819840	EDA	design space exploration and implementation of a high performance and low area coarse grained reconfigurable processor	2012	-1.4761395198526643	13.710366396576008	3819867
3821481	EDA	genetic algorithm based topology generation for application specific network-on-chip	2010	-2.412639730094087	14.624764564857928	3821508
3822462	EDA	power management in the amulet microprocessors	2001	-1.9467778809241632	14.195365671786986	3822489
3822725	Arch	memory-efficient logic layer communication platform for 3d-stacked memory-on-processor architectures	2011	-1.8263041017136616	14.69222305824904	3822752
3824075	EDA	exploiting concurrency for the automated synthesis of mpsoc interconnects	2015	-2.38387108693166	14.244043538321906	3824102
3824284	Arch	approximate computing: an emerging paradigm for energy-efficient design	2013	-2.6536101066265285	13.334398727246082	3824311
3824546	HPC	fotonoc: a folded torus-like network-on-chip based many-core systems-on-chip in the dark silicon era	2017	-1.432554921672098	15.08364468270328	3824573
3825894	EDA	modeling noc architectures by means of deterministic and stochastic petri nets	2005	-1.8486104205360263	14.097406369555953	3825921
3826527	HPC	optical multiplexing techniques for photonic clos networks in high performance computing architectures	2010	-3.0320707724042086	14.525844807727509	3826554
3826576	EDA	predicting the performance of application-specific nocs implemented on fpgas	2010	-3.1488839301866878	14.116205795766001	3826603
3826718	HPC	heterogeneous space switches for power-efficient optical interconnection networks	2012	-2.45961966338244	15.063625029152064	3826745
3827238	EDA	high density multilayer optical circuit board for unprecedented connectivity at board scales	2016	-2.9999346161716205	14.36540326273149	3827265
3827585	EDA	distributed sensor network-on-chip for performance optimization of soft-error-tolerant multiprocessor system-on-chip	2016	-3.3298897684040885	14.110060898943615	3827612
3827622	Embedded	data distribution service connectors for software defined radio	2014	-2.202085493860296	13.369667344448855	3827649
3827624	Embedded	safepower project: architecture for safe and power-efficient mixed-criticality systems	2017	-3.328363790490528	14.073005312342145	3827651
3827846	EDA	formal methods for networks on chips	2005	-3.3200259791517643	14.033193484263778	3827873
3828216	EDA	self-timed interconnect with layered interface based on distributed and modularized control for multimedia socs	2005	-2.5496232836637684	14.2094118543187	3828243
3829021	EDA	stt-mram memories for iot applications: challenges and opportunities at circuit level and above	2017	-2.8506696648256797	13.55921302945544	3829048
3829610	EDA	efficient designs of multiported memory on fpga	2017	-1.9657448849672032	14.667419047837784	3829637
3829705	EDA	optnoc: an optimized 3d network-on-chip design for fast memory access	2013	-2.2736482588822278	14.800591552585091	3829732
3829960	EDA	hierarchical reconfigurable computing arrays for efficient cgra-based embedded systems	2009	-1.4512087325299037	13.61267941838963	3829987
3830155	Embedded	operating system support for embedded real-time applications	2008	-2.507752333090459	13.231630701440801	3830182
3830472	Arch	power and area calibration of switch arbiter for high speed switch control and scheduling in network-on-chip	2016	-2.5125702570057182	15.096575354809143	3830499
3831188	EDA	dimensioning the heterogeneous multicluster architecture via parallelism analysis and evolutionary computing	2012	-1.6586970074286993	13.350892250349304	3831215
3831247	EDA	hybrid simulation for embedded software energy estimation	2005	-1.7007532527811062	13.313136729053992	3831274
3831515	EDA	flashpower: a detailed power model for nand flash memory	2010	-2.676668252790384	14.210969100256259	3831542
3831749	EDA	weighted partitioning of sequential processing chains for dynamically reconfigurable fpgas	2013	-1.5905305208241662	13.309027683757394	3831776
3832682	Arch	code compression as a variable in hardware/software co-design	2000	-1.6498283887942842	13.332380741657612	3832709
3833521	Embedded	automatic generation of efficient predictable memory patterns	2011	-1.7230836727829415	13.511413204336426	3833548
3833854	EDA	chameleon: channel efficient optical network-on-chip	2014	-2.2732291006519474	14.821003601277509	3833881
3834090	EDA	pgma: an algorithmic approach for multi-objective hardware software partitioning	2017	-1.6546015493158808	13.876697869549579	3834117
3835099	DB	comparative study of tongue image denoising methods	2013	-2.083448734947297	14.770825756767227	3835126
3835323	HPC	channel allocation protocol for reconfigurable optical network-on-chip	2015	-2.552333837378565	14.814957967079401	3835350
3836451	Arch	distributed sequencing for resource sharing in multi-applicative heterogeneous noc platforms	2010	-1.4846875348180586	13.685740581030226	3836478
3836814	EDA	implementation of a self-timed segmented bus	2003	-2.3475365563640307	14.267344183587033	3836841
3837391	Arch	arco: a cost-effective and flexible hardware maze router	1993	-2.5604492273989554	14.28639325618292	3837418
3838194	Arch	a fault tolerant signal processing computer	2000	-2.624319858848461	13.532105105281296	3838221
3838779	EDA	robust optimization of soc architectures: a multi-scenario approach	2008	-2.123571250979292	13.692789935501466	3838806
3838911	Arch	a closed loop control based power manager for winoc architectures	2014	-2.9589238702372773	14.85376639602225	3838938
3839320	EDA	topology exploration for energy efficient intra-tile communication	2007	-2.828941469915824	14.256451537797332	3839347
3839550	Arch	scalable hybrid wireless network-on-chip architectures for multicore systems	2011	-2.777611478336696	14.934305558054746	3839577
3839650	EDA	on self-timed ring for consistent mapping and maximum throughput	2014	-2.3205476393971374	14.105418503552167	3839677
3839904	Logic	performance impact of task-to-task communication protocol in network-on-chip	2008	-1.817707999121084	14.498110043218928	3839931
3840833	EDA	flexible and abstract communication and interconnect modeling for mpsoc	2009	-1.585105977340647	14.350246514765182	3840860
3840952	EDA	uncertainty aware mapping of embedded systems for reliability, performance, and energy	2018	-2.772125597134492	13.948507958729653	3840979
3841990	EDA	scalable 5g mpsoc architecture	2017	-1.6229161297954968	14.923006384737365	3842017
3842882	EDA	fast system-level exploration of memory architectures driven by energy-delay metrics	2001	-1.8715661746582024	13.608405882093122	3842909
3843873	EDA	efficient power management in real-time embedded systems	2003	-1.9571225884651136	14.177262081964841	3843900
3844227	Robotics	a new fault-tolerant routing methodology on 2-d mesh networks-on-chip based on construction of convex and concave fault regions	2010	-2.9933503467158538	15.084367065671776	3844254
3844279	EDA	a new soc test architecture with rf/wireless connectivity	2005	-2.7219768825101442	14.893774795129756	3844306
3845718	Arch	coding-aware link energy estimation for 2d and 3d networks-on-chip with virtual channels	2018	-2.0768379404867185	14.198440145588226	3845745
3846460	EDA	memory aware high-level synthesis for embedded systems	2006	-1.6867061207128335	13.404714551886244	3846487
3847368	EDA	dynamic power and thermal management of noc-based heterogeneous mpsocs	2014	-1.9758285706729624	14.391083579110065	3847395
3847633	Mobile	machine learning based resource utilization and pre-estimation for network on chip (noc) communication	2018	-2.3038698168896583	15.052075261898196	3847660
3848815	EDA	cycle-accurate energy measurement and high-level energy characterization of fpgas	2003	-2.7352019779379964	13.454479066030386	3848842
3851140	EDA	stack processor architecture and development methods suitable for dependable applications	2007	-3.358228017550257	13.234846746258476	3851167
3851576	Arch	software agnostic approaches to explore pre-silicon system performance	2011	-2.122291854168253	13.31233644971001	3851603
3853477	Arch	parallel memory architecture for tta processor	2007	-1.7445269737385698	14.034300264558668	3853504
3854064	EDA	toward the implementation of an asic-like system on fpga for real-time video processing with power reduction	2018	-2.1514305594835927	13.478057469672342	3854091
3854399	Robotics	the tick programmable low-latency sdr system	2017	-1.4999079364591894	14.005671322654832	3854426
3854408	Arch	an architectural and circuit-level approach to improving the energy efficiency of microprocessor memory structures	1999	-1.5997320722288826	14.60612071595485	3854435
3856718	Arch	nepsim: a network processor simulator with a power evaluation framework	2004	-1.8395929513673623	13.213451917967772	3856745
3857580	EDA	a hexagonal array machine for multilayer wire routing	1990	-2.9368985207447174	13.996931911585682	3857607
3860722	Embedded	multi-asip platform synthesis for event-triggered applications with cost/performance trade-offs	2013	-1.6058424267852078	13.580587647568587	3860749
3860814	EDA	fast power and energy efficiency analysis of fpga-based wireless base-band processing	2016	-2.5093114227112765	13.460035731987315	3860841
3860970	EDA	device modeling and system simulation of nanophotonic on-chip networks for reliability, power and performance	2011	-2.8706446911036245	14.758626624594696	3860997
3861691	Arch	unifying manycore and fpga processing with the rush architecture	2011	-1.975701615413676	14.079368824214045	3861718
3861770	EDA	plenary speaker: “power-centric timing optimization for low power cpu hardening”	2013	-3.0005631588497477	13.481526900065177	3861797
3862383	Arch	powertrain: a learning-based calibration of mcpat power models	2015	-2.020922163934904	13.899782159574507	3862410
3863577	EDA	d3noc: dynamic data-driven network on chip in photonic electronic hybrids	2017	-2.418160490056664	14.543945255366955	3863604
3864251	EDA	power consumption reduction explorations in processors by enhancing performance using small esl reprogrammable efpgas	2008	-2.3334436525467814	13.662192807386555	3864278
3865436	HPC	a highly adaptive and energy-efficient optical interconnect for on-board server communications	2017	-2.477107882693828	15.050035378562114	3865463
3865986	EDA	modeling power consumption of nand flash memories using flashpower	2013	-2.7627980275598825	14.213299330567025	3866013
3866226	EDA	coprocessor design for multilayer surface-mounted pcb routing	1993	-2.9183622009312646	14.002402896478207	3866253
3866746	EDA	evolutionary optimization of layouts for high density free space optical network links	2011	-2.9281404715693005	15.051274065980605	3866773
3866789	Robotics	effect of fault patterns on systems level diagnosis of mesh networks	2013	-2.8046356631889258	14.659735002094836	3866816
3867278	EDA	22.1 a 25gb/s burst-mode receiver for rapidly reconfigurable optical networks	2015	-3.254573027817649	14.601501558247824	3867305
3867524	Arch	efficient path metric access for reducing interconnect overhead in viterbi decoders	2006	-2.6334996965908237	13.476024655708391	3867551
3867574	Arch	self-diagnosis in network-on-chips	2015	-3.3297828311752324	14.663442950934892	3867601
3867929	Embedded	a reliable and predictable scratchpad-centric os for multi-core embedded systems	2017	-3.154202364667633	13.945032067855475	3867956
3867965	Embedded	energy benefits of reconfigurable hardware for use in underwater snesor nets	2009	-2.7396642185537106	14.618194123504505	3867992
3868628	Arch	sabrewing: a lightweight architecture for combined floating-point and integer arithmetic	2012	-2.768746267195094	13.227882341095231	3868655
3869110	EDA	4.4 energy-efficient microserver based on a 12-core 1.8ghz 188k-coremark 28nm bulk cmos 64b soc for big-data applications with 159gb/s/l memory bandwidth system density	2015	-2.480090337434109	13.873970370448225	3869137
3869414	HPC	biologically-inspired massively-parallel architectures - computing beyond a million processors	2009	-2.277076373551627	14.716414571628563	3869441
3869495	EDA	performance prediction of throughput-centric pipelined global interconnects with voltage scaling	2010	-2.3349569439650955	14.494572127481394	3869522
3870463	EDA	online binding of applications to multiple clock domains in shared fpga-based systems	2015	-1.5678959807050743	14.634903518166745	3870490
3871280	HPC	a cluster-based hierarchical partitioning approach for multiple fpgas	2014	-2.2977974238775523	14.935363408327534	3871307
3871967	Arch	profiling of lossless-compression algorithms for a novel biomedical-implant architecture	2008	-2.0209164556905788	13.992694485143476	3871994
3872320	Arch	exploring compact design on high throughput coarse grained reconfigurable architectures	2008	-2.4635141806837897	13.880345432861592	3872347
3873072	Visualization	comparative performance evaluation of wireless and optical noc architectures	2010	-2.8479014968732965	14.902821605466034	3873099
3874220	Arch	wireless noc for vfi-enabled multicore chip design: performance evaluation and design trade-offs	2016	-2.6862416760002206	15.0219466402527	3874247
3874695	Arch	a 3-d cache with ultra-wide data bus for 3-d processor-memory integration	2010	-3.357486470165305	14.339618044130573	3874722
3875028	Embedded	co-simulation of functional systemc tlm models with power/thermal solvers	2013	-2.5532494701617487	13.49376971545787	3875055
3875190	Arch	3d-softchip: a novel architecture for next-generation adaptive computing systems	2006	-2.8346866948243905	13.30371271284189	3875217
3875426	HPC	design space exploration for multicore architectures: a power/performance/thermal view	2006	-1.856775395263859	14.273395307519285	3875453
3875675	Embedded	design of a tlm nand flash controller model for audio real-time applications	2015	-3.3215542796095563	13.889746109381294	3875702
3876746	Arch	smart reconfiguration approach for fault-tolerant noc based mpsocs	2015	-2.8870977547097927	15.04925183156706	3876773
3876940	EDA	power-optimal rtl arithmetic unit soft-macro selection strategy for leakage-sensitive technologies	2007	-2.6669918136242075	13.246302236593218	3876967
3877820	Arch	a combined arithmetic logic unit and memory element for the design of a parallel computer	2011	-1.5011939463387889	13.349326869160034	3877847
3877822	EDA	accurate power control and monitoring in zynq boards	2014	-1.4774104829314256	14.433973746096823	3877849
3878200	EDA	synthesis scheme for low power designs with multiple supply voltages by heuristic algorithms	2004	-1.7679475431263263	14.602823749458652	3878227
3878215	EDA	high-level linear projection circuit design optimization framework for fpgas under over-clocking	2012	-2.9618688564925097	13.482840720192524	3878242
3878264	Arch	the long way to power efficient, high performance drams	2016	-3.1607789692386508	13.852637166934848	3878291
3878325	EDA	analysis of multi-domain scenarios for optimized dynamic power management strategies	2012	-1.741950662575119	13.20529767486887	3878352
3879360	EDA	accelerator-rich architectures: implications, opportunities and challenges	2012	-2.6408685366086497	13.467042503674556	3879387
3879830	EDA	placement-aware partial reconfiguration for a class of fir-like structures	2010	-2.4015408920404218	13.295252986405929	3879857
3880126	Arch	crais: a crossbar-based interconnection scheme on fpga for big data	2015	-1.550525392883359	13.469327635309096	3880153
3880422	EDA	low power two-tier gals architecture for multi robot collision avoidance	2013	-1.7703450382152544	13.422946420622306	3880449
3880617	Arch	design and evaluation of high-performance processing elements for reconfigurable systems	2013	-2.104344984747054	13.279669064862876	3880644
3880888	EDA	boostnoc: power efficient network-on-chip architecture for near threshold computing	2016	-1.7319431669715342	15.02077151695592	3880915
3881511	Arch	a fixed-point 3d graphics library with energy-efficient cache architecture for mobile multimedia systems	2005	-1.753553508250547	13.20876261774017	3881538
3882252	Arch	a reconfigurable unit for a clustered programmable-reconfigurable processor	2004	-2.417184152857292	14.436380017833965	3882279
3882302	EDA	a technique for low energy mapping and routing in network-on-chip architectures	2005	-2.6214926575392754	14.62829977896256	3882329
3882365	EDA	energy optimization using fine-grain variable stages pipeline processor chip	2013	-1.9703775788898776	14.850330972295327	3882392
3882501	Arch	using noc routers as processing elements	2009	-1.6673741374205686	14.207463687698159	3882528
3882774	EDA	a novel low-power fpga routing switch	2004	-2.90048869891244	14.890822263390241	3882801
3882905	EDA	efficient generation of energy and performance pareto front for fpga designs (abstract only)	2015	-1.525282022537508	13.306088186426859	3882932
3883070	Arch	designing memristors: physics, materials science and engineering	2012	-3.2524878142431466	13.27309770037138	3883097
3883182	EDA	scheduling with integer time budgeting for low-power optimization	2008	-2.38163646206889	13.72411441137295	3883209
3883372	Arch	voltage island management in near threshold manycore architectures to mitigate dark silicon	2014	-1.8246829185418116	14.919766282835452	3883399
3883469	EDA	share with care: a quantitative evaluation of sharing approaches in high-level synthesis	2013	-2.2726827099766096	13.28319071298507	3883496
3884144	EDA	synchroscalar: evaluation of an embedded, multi-core architecture for media applications	2006	-2.0422717079640984	13.706244365334193	3884171
3885420	HPC	workload-dependent relative fault sensitivity and error contribution factor of gpu onchip memory structures	2013	-3.3063193971691383	13.996942024772098	3885447
3886355	EDA	temporal partitioning of data flow graph for dynamically reconfigurable architecture	2011	-1.681715300991249	13.277365924075784	3886382
3886696	EDA	variability-tolerant routing algorithms for networks-on-chip	2014	-2.9622840512567623	14.967231824608414	3886723
3887642	HPC	system-level runtime reconfigurablity - optical interconnection networks for switching applications	2004	-1.5425592819745302	14.999537802833677	3887669
3887996	EDA	a performance and power analysis of wk-recursive and mesh networks for network-on-chips	2006	-2.3396633492750567	15.001091334961146	3888023
3888118	EDA	efficient embedding of partitioned circuits onto multi-fpga boards	2000	-2.7647684367399257	14.693473019064696	3888145
3888237	EDA	power optimization of sum-of-products design for signal processing applications	2013	-2.186374967279764	13.401983733350306	3888264
3888620	EDA	an integrated algorithm for memory allocation and assignment in high-level synthesis	2002	-1.5747005455999747	13.23793313552466	3888647
3890042	EDA	effective full-duplex mesochronous link architecture for network-on-chip data-link layer	2007	-2.691745404356113	14.626698106684973	3890069
3890910	HPC	an fpga-based custom high performance interconnection network	2009	-2.3544674165999893	14.465159496944409	3890937
3891516	EDA	a high performance architecture for computing burrows-wheeler transform on fpgas	2013	-2.08644685038361	14.326376917307394	3891543
3891793	Arch	uncriticality-directed scheduling for tackling variation and power challenges	2009	-1.6589961189058076	14.741449352084427	3891820
3893823	EDA	toward an integrated design methodology for fault-tolerant, multiple clock/voltage integrated systems	2004	-2.964217171971513	13.975321327419708	3893850
3896434	Arch	server-side coprocessor updating for mobile devices with fpgas	2010	-1.524688698993863	13.6680668161625	3896461
3898589	EDA	a scalable 3d heterogeneous multi-core processor with inductive-coupling thruchip interface	2013	-2.9319609809420792	13.568554219756846	3898616
3898644	EDA	architecting a computer with a full optical ram	2016	-2.3751272690492673	14.491217661235169	3898671
3899504	EDA	optimizing memory bandwidth with ilp based memory exploration and assignment for low power embedded systems	2000	-1.4872810720978011	13.338876504998607	3899531
3899943	EDA	energy-efficient and reliable 3d network-on-chip (noc): architectures and optimization algorithms	2016	-3.274472459393768	14.093096275041257	3899970
3901130	Arch	interconnection networks enable fine-grain dynamic multi-tasking on fpgas	2002	-1.6574615464783338	13.395912887593445	3901157
3901199	EDA	online placement for dynamically reconfigurable devices	2005	-1.513520570948148	13.499401043384447	3901226
3901284	Arch	the tm3270 media-processor	2005	-1.5742237644286952	13.472027515775725	3901311
3901516	EDA	task placement for heterogeneous reconfigurable architectures	2005	-1.978705903615843	13.227560979821904	3901543
3901670	Arch	a new direction for computer architecture research	1998	-2.3957831518728847	13.28724006406917	3901697
3901733	Arch	an optimal architecture for a multi-standard reconfigurable radio: a network theory re-formulation	2006	-2.949380119483427	13.398033903807534	3901760
3901962	EDA	incremental run-time application mapping for homogeneous nocs with multiple voltage levels	2007	-1.5561453603886704	14.819194632732362	3901989
3902681	EDA	hardware-software cosynthesis of multi-mode multi-task embedded systems with real-time constraints	2002	-1.8185843048443444	13.336135248170281	3902708
3903745	HPC	design space exploration of 1-d fft processor	2018	-2.1737849324874365	13.353886359996707	3903772
3903749	EDA	quantitative performance and power analysis of lte using high level synthesis	2015	-2.2643007942610116	13.849725938133712	3903776
3903905	EDA	evaluation of noc on multi-fpga interconnection using gtx transceiver	2017	-2.3885572842713803	14.805228864935568	3903932
3904223	EDA	reconfigurable interconnect for next generation systems	2002	-2.4797467929426817	13.23458405462931	3904250
3906299	Arch	embedded cluster-based architecture with high level support - presenting the hc-mpsoc	2014	-1.979800361123427	14.161700229049814	3906326
3908022	Arch	topology-unaware routing in irregular self-assembled networks-on-chip: an explorative case study	2007	-2.9835137706257466	14.536479807160315	3908049
3908783	EDA	partitioning constraints and signal routing approach for multi-fpga prototyping platform	2013	-2.715164733650988	14.352385990049891	3908810
3909639	Arch	plenary speaker: “processor-to-memory interface design methodologies for energy and performance efficiencies”	2013	-2.606705812440339	13.334917727474547	3909666
3909994	Arch	performance-aware reliability assessment of heterogeneous chips	2017	-3.1901641600080466	14.124537315301412	3910021
3910286	EDA	rc6 architecture-adaptive implementation for coarse-grained reconfiguration array	2017	-1.7727714302292146	13.690892330213744	3910313
3912965	Embedded	multi-thread connection based scheduling algorithm for network on chip	2015	-1.7047812129919122	14.904354013974922	3912992
3913562	Theory	run-time power estimation in high performance microprocessors	2001	-2.7273923767296884	13.320576321595194	3913589
3914044	DB	exploration of mpsoc monitoring and management systems	2011	-1.5192809382559398	13.518926369198383	3914071
3915085	EDA	dependency driven partitioning objects generation for hardware/software partitioning	2006	-2.291766674544549	13.586188422448542	3915112
3915568	EDA	system-level design methodology enabling fast development of baseband mp-soc for 4g small cell base station	2014	-2.167250274116024	13.598694288436985	3915595
3915631	Arch	dynamic instruction schedulers in a 3-dimensional integration technology	2006	-2.2159406840054867	14.450444534982562	3915658
3916866	Mobile	demo: building reliable wireless embedded platforms using the bolt processor interconnect	2015	-2.2402698734805657	14.124029692182813	3916893
3917075	EDA	towards strong security in embedded and pervasive systems: energy and area optimized serial polynomial multipliers in gf(2k)	2012	-2.9364378109753866	14.276192562204256	3917102
3917142	HPC	fault tolerance of approximate compute algorithms	2016	-2.3085593206860318	13.558984330922446	3917169
3917884	Arch	a 128 x 128 x 24gb/s crossbar interconnecting 128 tiles in a single hop and occupying 6% of their area	2010	-2.6490645780783413	14.920362072033624	3917911
3917981	Embedded	hw/sw partitioning techniques for multi-mode multi-task embedded applications	2006	-1.493104803208156	13.576745437437792	3918008
3918284	EDA	redefining and testing interconnect faults in mesh nocs	2007	-2.683644196263932	14.759641142939248	3918311
3920646	EDA	a fast two-step topology reconfiguration algorithm for core-level fault tolerance in nocs	2012	-2.2409341742987667	14.520064387170038	3920673
3921234	Arch	exploiting interposer technologies to disintegrate and reintegrate multicore processors	2016	-2.5455706882357	14.419526559425723	3921261
3924040	EDA	enhancing performance of noc-based architectures using heuristic virtual-channel sharing approach	2011	-2.11456102947634	14.810007193371355	3924067
3924400	Arch	dynamic thermal management using thin-film thermoelectric cooling	2009	-2.2707323207958523	14.767244890250609	3924427
3926459	EDA	power consumption models for the use of dynamic and partial reconfiguration	2014	-1.4698641388189384	15.005138783587807	3926486
3927035	Arch	thermal/performance trade-off in network-on-chip architectures	2012	-1.6146172053815586	15.034846466841808	3927062
3927890	HPC	algorithm-based fault tolerance for matrix inversion with maximum pivoting	1992	-2.4528844312418	14.101068535486727	3927917
3927921	EDA	compressing code for embedded systems	2014	-1.7574056569384058	13.216067891948395	3927948
3928669	EDA	network-on-chip architecture exploration framework	2009	-2.3076185054237737	13.262151286585649	3928696
3929361	HPC	optical interconnections and parallel processing: trends at the interface	1999	-3.0145266094562815	13.929089142439988	3929388
3931726	EDA	coactive scheduling and checkpoint determination during high level synthesis of self-recovering microarchitectures	1994	-3.1590550806555955	13.227335218589653	3931753
3933096	Embedded	dependable responsive multithreaded processor for distributed real-time systems	2012	-2.4484799312696564	13.575257902569327	3933123
3933265	EDA	a dynamic frequency controlling technique for power management in existing commercial microcontrollers	2012	-2.459364897875921	13.702563205956853	3933292
3933673	Arch	improving datapath utilization of programmable dsp with composite functional units	2008	-2.13841058016417	13.565960847154686	3933700
3933788	EDA	bitstream compression techniques for virtex 4 fpgas	2008	-1.992486440675688	13.672634279824553	3933815
3933853	Arch	frequency planning for multi-core processors under thermal constraints	2008	-1.6303781772611303	14.606689585241325	3933880
3934399	Arch	energy introspector: a parallel, composable framework for integrated power-reliability-thermal modeling for multicore architectures	2014	-1.4316698570979138	14.381372559530316	3934426
3934766	Arch	asynchronous macrocell interconnect using marble	1998	-3.0759982002293746	13.69430025251656	3934793
3934988	EDA	exploring noc-based mpsoc design space with power estimation models	2011	-2.436028242217976	13.999734656884813	3935015
3935131	HPC	scores: a scalable and parametric streams-based communication architecture for modular reconfigurable systems	2009	-1.7928455033020685	13.555327616102366	3935158
3935532	EDA	automated techniques for synthesis of application-specific network-on-chip architectures	2008	-2.207685053817681	14.129309056427665	3935559
3935959	EDA	modular asynchronous network-on-chip: application to gals systems rapid prototyping	2005	-3.0695232206155625	13.581916354855291	3935986
3937182	EDA	towards a graceful degradable multicore-system by hierarchical handling of hard errors	2013	-3.055353803376549	14.057214391790607	3937209
3937358	Embedded	buffer schemes for runtime reconfiguration of function variants in communication systems	2004	-1.6474326998438784	14.037116247214199	3937385
3937601	Arch	design and modelling of a low-latency centralized controller for optical integrated networks	2016	-2.5307490884500456	14.963275480893307	3937628
3937740	EDA	heuristics for context-caches in 2-level reconfigurable architectures	2005	-1.916945315485971	13.334519747342926	3937767
3938029	Arch	high level noc modeling using discrete event simulation	2015	-1.6988594452298509	13.974217293976315	3938056
3938346	Arch	reconfigurable processing units vs. reconfigurable interconnects	2006	-1.5067872883236677	13.829217380352453	3938373
3938464	EDA	characterization of clock buffers for on-chip inter-circuit communication in xilinx fpgas	2018	-2.4652696048818576	14.865706035231641	3938491
3939628	EDA	exploiting cross-channel correlation for energy-efficient lcd bus encoding	2005	-1.751015072041961	14.690014527930325	3939655
3939865	Arch	adding limited reconfigurability to superscalar processors	2004	-1.597312077937749	13.705961429226205	3939892
3941772	Arch	a novel 2 ghz multi-layer amba high-speed bus interconnect matrix for soc platforms	2005	-2.5548335603301697	14.25679990637794	3941799
3941824	EDA	a hybrid heuristic algorithm for hw-sw partitioning within timed automata	2006	-1.5000254738152377	13.427803520058367	3941851
3941834	EDA	ddr3 based lookup circuit for high-performance network processing	2009	-1.5117564228732487	13.64655518363477	3941861
3942626	Theory	time-power tradeoffs for sorting on a mesh-connected computer with optical connections	2013	-1.8162015655189887	13.861950119203627	3942653
3942964	Arch	design of an noc interface macrocell with hardware support of advanced networking functionalities	2014	-2.147833368583804	14.959934878209289	3942991
3943361	Arch	exploring the design space of power-aware opto-electronic networked systems	2005	-2.5894712056531466	15.101653848890965	3943388
3943805	Arch	a novel architecture for lzss compression of configuration bitstreams within fpga	2017	-2.468387666584801	13.215833824888055	3943832
3944142	EDA	introspection: a register transfer level technique for cocurrent error detection and diagnosis in data dominated designs	2001	-3.319260794395152	13.961691770577215	3944169
3944773	Robotics	asynchronous interface for locally clocked modules in ulsi systems	2001	-3.095270030620793	13.284796786541335	3944800
3945120	Embedded	adaptive parallelism exploitation under physical and real-time constraints for resilient systems	2012	-2.0659369059930643	13.46847944924808	3945147
3946094	EDA	high-performance field programmable vlsi processor based on a direct allocation of a control/data flow graph	2002	-3.0951512851939524	13.540980653295223	3946121
3947789	Arch	mode-x: microarchitecture of a layout-aware modular decoupled crossbar for on-chip interconnects	2014	-2.3731153922965533	15.04472368009201	3947816
3947881	EDA	efficient exploration of the soc communication architecture design space	2000	-1.9380836035334232	13.242054237736909	3947908
3947902	EDA	power management of voltage/frequency island-based systems using hardware-based methods	2009	-1.6860653563355188	14.477727969781697	3947929
3948939	HPC	romultic: fast and simple configuration data multicasting scheme for coarse grain reconfigurable devices	2005	-2.397182686441337	14.312295748631016	3948966
3949271	Arch	an operation rearrangement technique for power optimization in vlim instruction fetch	2001	-1.6750789317052073	14.190537154724762	3949298
3949842	EDA	design of multi-mode processor for embedded application	2009	-2.694761373713773	13.246301744781427	3949869
3950085	EDA	designing vertical bandwidth reconfigurable 3d nocs for many core systems	2014	-2.5730088195403997	15.047880804461286	3950112
3950341	EDA	stacking chips in 3d	2009	-3.302094589973728	13.707101495955069	3950368
3950709	EDA	an out-of-order superscalar processor on fpga: the reorder buffer design	2012	-1.4927818591643134	13.775563011988652	3950736
3951005	Arch	optimizing heterogeneous noc design	2012	-2.124160564290004	14.310825464539528	3951032
3951010	EDA	a 10.35 mw/gflop stacked sar dsp unit using fine-grain partitioned 3d integration	2012	-2.877858630550564	13.651538213758393	3951037
3951416	Embedded	enabling dynamic and programmable qos in socs	2010	-2.0691343989003013	14.861627296195454	3951443
3951817	EDA	cad challenges for 3d ics	2009	-2.451888236434286	14.552557091621821	3951844
3951856	HPC	a combined mapping and routing algorithm for 3d nocs based on asp	2013	-2.3555674954085246	14.703970395287044	3951883
3953775	HPC	an awgr-based high performance optical interconnect architecture for exascale systems	2016	-2.280261677747083	15.113161778379176	3953802
3953990	EDA	energy-efficiency in interconnection fabrics for inter and intra-chip communication using graphene-based thz-band antennas	2017	-2.8603722376206164	14.95554405700807	3954017
3954530	Mobile	an energy efficient onu implementation	2012	-2.6570092942349786	13.352814866953663	3954557
3954647	Embedded	novel algorithm combining temporal partitioning and sharing of functional units	2001	-1.9974649195713288	13.376036378357439	3954674
3955438	Arch	a fault-tolerant fpga-based multi-stage interconnection network for space applications	2002	-2.6249045884929965	13.658024235577164	3955465
3955524	Arch	scorpio: a 36-core research chip demonstrating snoopy coherence on a scalable mesh noc with in-network ordering	2014	-2.0838913932479284	15.099318901253447	3955551
3955698	Robotics	soft fault detection and correction for multigrid	2018	-2.588765899009717	14.2251142444966	3955725
3955994	Arch	complex network inspired fault-tolerant noc architectures with wireless links	2011	-2.8709748337616228	14.928220117982928	3956021
3956497	HPC	system-level modeling and performance evaluation of multistage optical network on chips (monocs)	2016	-2.7109229593326503	14.941172493489065	3956524
3957752	Arch	thermal-aware adaptive fault-tolerant routing for hybrid photonic-electronic noc	2016	-3.0975791255755385	14.960294899479539	3957779
3959965	EDA	reconfigurable designs for networking silicon	2012	-2.693027782834103	13.353577595364596	3959992
3961245	EDA	a practical approach for energy efficient scheduling in multicore environments by combining evolutionary and yds algorithms with faster energy estimation	2015	-1.4631043736529112	13.830767777920704	3961272
3962028	Embedded	mpsocs for real-time neural signal decoding: a low-power asip-based implementation	2016	-2.3640295635840047	13.241836488236336	3962055
3962730	EDA	real-time emulation of multiple nand flash channels by exploiting the dram memory of high-end servers	2018	-1.4358182753230315	13.8461958416941	3962757
3963299	Arch	architecture and instruction set design of an atm network processor	2003	-2.0556015252682807	13.389898564747504	3963326
3963367	EDA	power efficiency of wavelength-routed optical noc topologies for global connectivity of 3d multi-core processors	2012	-2.8754601241378026	14.442146832129762	3963394
3964122	EDA	heterogeneous 3d network-on-chip architectures: area and power aware design techniques	2013	-2.4531354989370318	15.061041429023176	3964149
3964143	EDA	code compression and decompression for coarse-grain reconfigurable architectures	2008	-1.572446920218603	13.889634381323516	3964170
3965384	EDA	a multi-objective genetic approach to mapping problem on network-on-chip	2006	-2.285107173415359	14.272358304650874	3965411
3965797	Arch	mobile terminals system-level memory exploratio for power and performance optimization	2018	-1.862667236209484	14.070205866941507	3965824
3966784	HPC	distributed fault tolerant linear system solvers based on erasure coding	2017	-2.3917607660226725	14.358056951342096	3966811
3970080	Arch	hibi-based multiprocessor soc on fpga	2005	-2.455425532773892	13.376320821376991	3970107
3970144	Arch	an architecture for configuring an effcient scan path for a subset of elements	2015	-2.4450021539948987	13.361718870478448	3970171
3970721	Arch	vision: a framework for voltage island aware synthesis of interconnection networks-on-chip	2011	-3.2148864731578515	14.518735675079913	3970748
3972816	Arch	expandable chip stacking method for many-core architectures consisting of tiny chips	2015	-2.543307419276351	14.409248935100644	3972843
3973303	Arch	evaluating power consumption of parameterized cache and bus architectures in system-on-a-chip designs	2001	-2.024843253541345	13.568062416887832	3973330
3976086	Arch	exploring wireless technology for off-chip memory access	2016	-2.6761621943473024	15.076466627725672	3976113
3977003	EDA	firmleak: a framework for efficient and accurate runtime estimation of leakage power by firmware	2015	-1.637368876509234	14.597945260723348	3977030
3977068	EDA	energy efficiency in automotive networks: assessment and concepts	2010	-2.7197339646069567	14.186122535486426	3977095
3977153	EDA	system-level floorplan-aware analysis of integrated cpu-gpus	2014	-2.1958346452814173	13.41294260860948	3977180
3978772	Arch	a scalable and low-power fpga-aware network-on-chip architecture	2017	-1.6288189091709546	13.50841948562336	3978799
3980292	EDA	arb-net: a novel adaptive monitoring platform for stacked mesh 3d noc architectures	2012	-2.330965533396442	15.043839015012233	3980319
3980981	EDA	design automation for application-specific on-chip interconnects: a survey	2016	-2.7493285577142443	14.295555676245506	3981008
3981803	EDA	a tool for synthesizing power-efficient and custom-tailored wavelength-routed optical rings	2017	-3.029616266323663	14.685942938269612	3981830
3982453	EDA	system-level synthesis of memory architecture for stream processing sub-systems of a mpsoc	2012	-1.5711692985323251	13.421275940547456	3982480
3982840	Embedded	qos driven network-on-chip design for real time systems	2006	-2.0434539607340994	14.956856308801525	3982867
3983009	EDA	a reliability-aware multi-application mapping technique in networks-on-chip	2013	-2.8838107768590486	14.387481577465678	3983036
3983845	HPC	an on-chip global broadcast network design with equalized transmission lines in the 1024-core era	2012	-2.3894311869558007	14.998917755946286	3983872
3984461	EDA	runtime and quality tradeoffs in fpga placement and routing	2001	-1.97623629496374	13.236782183567147	3984488
3986244	Arch	modular routing design for chiplet-based systems	2018	-2.964028876607104	13.792137712527113	3986271
3986272	EDA	an integrated thermal estimation framework for industrial embedded platforms	2010	-3.003548798136761	14.098106370570841	3986299
3987950	Embedded	efficient sat-based mapping and scheduling of homogeneous synchronous dataflow graphs for throughput optimization	2008	-1.5252515044291393	13.32556384289328	3987977
3988561	EDA	a framework for reliability-aware design exploration on mpsoc based systems	2012	-3.0298679031773763	13.657254537187905	3988588
3988855	EDA	wire segment length and switch box co-optimization for fpga architectures	2006	-3.210214538919819	13.880778889209239	3988882
3988966	EDA	high-throughput logic timing simulation on gpgpus	2015	-1.5718471995022654	13.270678256488571	3988993
3989308	HPC	dissecting xeon + fpga: why the integration of cpus and fpgas makes a power difference for the datacenter: invited paper	2016	-2.5550598402769613	13.727876597383368	3989335
3990193	EDA	performance-power optimization of memory components for complex embedded systems	1997	-2.232276275121849	13.781000026086819	3990220
3992937	Arch	building many-core processor-to-dram networks with monolithic cmos silicon photonics	2009	-3.2709758459826546	13.98034882804424	3992964
3993258	Arch	an alu design using a novel asynchronous pipeline architecture	2000	-3.194578603541764	13.243390515496671	3993285
3993806	EDA	efficient pvt independent abstraction of large ip blocks for hierarchical power analysis	2013	-2.8669594333802357	13.289523724785502	3993833
3995787	EDA	a scalable 0.128-to-1tb/s 0.8-to-2.6pj/b 64-lane parallel i/o in 32nm cmos	2013	-2.7908511207112663	14.359032194994974	3995814
3998138	EDA	adaptive cdma based multicast method for photonic networks on chip	2015	-2.5580268840559888	15.11741528027408	3998165
3999606	Arch	next generation network processors: is there a trend towards nonspecific architectures?	2003	-2.8356980443046327	13.355040157238545	3999633
4000244	Arch	re-architecting dram memory systems with monolithically integrated silicon photonics	2010	-2.8738935336276765	14.705830858798953	4000271
4000718	EDA	synfinity ii-a high-speed interconnect with 2 gbytes/sec self-configurable physical link	2001	-2.4609456476077454	14.628518741519935	4000745
4001281	EDA	implementation of ieee-802.11a/g receiver blocks on a coarse-grained reconfigurable array	2015	-2.3581818353452246	13.399077381293385	4001308
4002641	Arch	microarchitecture and implementation of the synergistic processor in 65-nm and 90-nm soi	2007	-3.292088177791483	13.67713509747401	4002668
4003733	Mobile	lart: flexible, low-power building blocks for wearable computers	2001	-2.2677719685378848	13.41639393356368	4003760
4004773	EDA	how to efficiently reconfigure tunable lookup tables for dynamic circuit specialization	2016	-2.79772835180808	13.270588177204564	4004800
4006014	EDA	studying the code compression design space - a synthesis approach	2014	-1.9340268735000603	13.228084897085509	4006041
4006263	EDA	oscar: an optimization methodology exploiting spatial correlation in multicore design spaces	2012	-2.631754397050737	13.519075248790456	4006290
4006977	HPC	dsp-pp: a simulator/estimator of power consumption and performance for parallel dsp architectures	2003	-2.4959276046444807	13.248509865246303	4007004
4007249	Arch	early models for system-level power estimation	2007	-2.6190426030359486	13.314597413972313	4007276
4007478	Embedded	two scenarios of flexible multi-standard architecture designs using a multi-granularity exploration	2007	-2.848901514889681	13.364680578315527	4007505
4007869	EDA	a minimum-path mapping algorithm for 2d mesh network on chip architecture	2008	-2.1285844210381364	14.92606161998322	4007896
4008736	EDA	area and power consumption estimations at system level with systemq 2.0	2009	-2.4474103351236964	13.276553235541144	4008763
4009265	EDA	off-line dvfs integration in mde-based design space exploration framework for mp2soc systems	2016	-1.6533358809089207	13.784928140434577	4009292
4009614	Arch	increasing multiprocessor lifetime by youngest-first round-robin core gating patterns	2014	-1.52762518058026	15.000475830618804	4009641
4009682	EDA	impact of mapping parameters on the performance of small cache memories	1988	-1.8337143581004167	13.835557945714221	4009709
4010207	HCI	connecting bridge in soc used for wireless home healthcare system	2008	-3.0509198687895025	13.49155827818644	4010234
4010413	EDA	a power estimation technique for cycle-accurate higher-abstraction systemc-based cpu models	2015	-1.9011000546533117	13.386534007261465	4010440
4010736	HPC	bit flipping errors in high performance linpack at exascale and beyond	2015	-2.7455952096211753	14.202616483743661	4010763
4010946	Arch	architecture description and prototype demonstration of optoelectronic parallel-matching architecture	2000	-2.1844105983204534	13.542379338600096	4010973
4011594	EDA	autonomous multi-processor-soc optimization with distributed learning classifier systems xcs	2011	-2.4481650480839234	13.343828974209812	4011621
4011811	EDA	a high-level mapping algorithm targeting 3d noc architectures with multiple vdd	2010	-3.0826221357643684	14.259752279721795	4011838
4011891	Logic	highly compact automated implementation of linear ca on fpgas	2014	-3.098288388955858	13.393268581794784	4011918
4013303	Arch	observations on power-efficiency trends in mobile communication devices	2007	-3.0189714840185777	13.84567724546952	4013330
4013338	EDA	an approach for code compression in run time for embedded systems - a preliminary results	2011	-1.444296444634792	13.665251022531708	4013365
4013546	Arch	a two-level hybrid select logic for wide-issue superscalar processors	2006	-2.1111551929054024	14.924925875581494	4013573
4013778	EDA	generation and performance evaluation of reconfigurable random routing algorithm for 2d-mesh nocs	2015	-2.730033753349669	14.746561426296616	4013805
4014753	HPC	a novel {o(n)} parallel banker's algorithm for system-on-a-chip	2005	-1.5358098391674444	13.226732868250155	4014780
4014923	Arch	a low-power integrated x86-64 and graphics processor for mobile computing devices	2012	-2.9986273723103274	13.804426459882338	4014950
4016052	EDA	system level assessment of an optical noc in an mpsoc platform	2007	-3.1846332894240867	14.016469303939214	4016079
4016185	EDA	circuit-level power efficiency investigation of advanced dsp architectures based on a specialized power modeling technique	2005	-2.6817118994077167	13.673073249376447	4016212
4016901	EDA	demonstration of a heterogeneous multi-core processor with 3-d inductive coupling links	2013	-2.4486187365256247	14.096781251432756	4016928
4017478	Mobile	wireless networks-on-chips: architecture, wireless channel, and devices	2012	-2.6364580894760516	14.932391372703922	4017505
4017480	EDA	nrtbox: a matlab simulink toolbox for noc switch performance evaluation and early architectural exploration using discrete event simulation	2015	-2.2600952317744007	13.330182926835034	4017507
4018663	EDA	design and implementation of novel source synchronous interconnection in modern gpu chips	2014	-3.0756657042679634	14.543897054269163	4018690
4020282	EDA	system-level reliability exploration framework for heterogeneous mpsoc	2014	-3.1510345412124536	13.440629927734527	4020309
4021921	EDA	system-level performance analysis for designing on-chipcommunication architectures	2001	-2.1723697210008703	13.3777143828697	4021948
4021947	Arch	scalability aspects of instruction distribution algorithms for clustered processors	2005	-1.6796015922390153	14.86217785981118	4021974
4022027	Arch	thermal-aware task scheduling at the system software level	2007	-1.5765173535577548	15.115703179178537	4022054
4023365	EDA	on heterogeneous network-on-chip design based on constraint programming	2013	-1.9295735267405625	13.686842269275026	4023392
4024477	Arch	dynamic memory interconnections for rapid access	1984	-1.913554957793667	14.850225099968009	4024504
4024861	Arch	cost-effective low-power graphics processing unit for handheld devices	2008	-2.1951427608401883	13.693555716995167	4024888
4026108	HPC	optics in data center: improving scalability and energy efficiency	2014	-2.5768606026523546	15.062053079844288	4026135
4026753	EDA	hybrid shared-memory and message-passing multiprocessor system-on-chip for uwb mac layer	2017	-2.231398147433598	13.78270512789352	4026780
4026868	EDA	exploiting emergence in on-chip interconnects	2014	-2.1533002718557746	14.849627027181434	4026895
4028263	EDA	lagrangian relaxation-based routing path allocation for application-specific network-on-chips	2018	-2.3573074436504977	14.94314235654035	4028290
4028578	Arch	power reduction techniques for microprocessor systems	2005	-3.0294923091467783	13.708131497179695	4028605
4029689	EDA	power constrained high-level synthesis of battery powered digital systems	2003	-2.0159930714902594	14.578326409974597	4029716
4030754	Arch	reducing nbti-induced processor wearout by exploiting the timing slack of instructions	2012	-1.4845499233015922	14.817727229478084	4030781
4030783	EDA	shifa: system-level hierarchy in run-time fault-aware management of many-core systems	2014	-3.0360203613277883	14.27603350261209	4030810
4032574	EDA	run-time instruction replication for permanent and soft error mitigation in vliw processors	2017	-3.2679584213483137	14.060309920904489	4032601
4033172	Arch	cross-chip: low power processor-to-memory nanophotonic interconnect architecture	2015	-2.601239185350757	14.890943631417839	4033199
4033369	EDA	efficient power profiling for battery-driven embedded system design	2004	-1.52522852867198	14.497655997454968	4033396
4033713	Arch	fawn: a fast array of wimpy nodes: technical perspective	2011	-3.0044917473964143	13.410499052516501	4033740
4034584	EDA	thermal design space exploration of 3d die stacked multi-core processors using geospatial-based predictive models	2009	-1.9984927787494948	14.011653188434053	4034611
4034701	HPC	synthesis of processor allocator for torus-based chip multiprocessors	2010	-2.1477252113874443	14.583550762765286	4034728
4035078	Arch	dyafnoc: characterization and analysis of a dynamically reconfigurable noc using a dor-based deadlock-free routing algorithm	2014	-2.5059500251995317	14.84973309539393	4035105
4035132	EDA	using domain partitioning in wrapper design for ip cores under power constraints	2007	-2.2666623717101837	13.513825191601686	4035159
4035292	HPC	scaling the power wall: a path to exascale	2014	-3.248927084004706	13.763240526786126	4035319
4035447	Embedded	on the use of simple electrical circuit techniques for performance modeling and optimization in vlsi systems	2011	-2.1103050243789734	14.71868652290316	4035474
4035454	Arch	exploiting heterogeneity for energy efficiency in chip multiprocessors	2011	-2.3365263966654934	14.003871984950276	4035481
4035545	Embedded	replica: a bitstream manipulation filter for module relocation in partial reconfigurable systems	2005	-2.5016541358533884	13.360484804619846	4035572
4037130	Arch	battery life challenges on future mobile notebook platforms	2004	-2.4476191085763297	14.12537300112407	4037157
4037860	Robotics	low-power modular reduction in gf (2m) for sensor networks	2011	-2.592603664107457	14.44740961205585	4037887
4037891	EDA	optimal selection of function implementation in a hierarchical configware synthesis method for a coarse grain reconfigurable architecture	2011	-1.8355045684473092	13.265509155800922	4037918
4038705	Arch	of processors and processing	2004	-2.8652136646084285	13.50894554444702	4038732
4038769	EDA	efficient processor instruction set extension by asynchronous reconfigurable datapath integration	2003	-2.602505208225631	13.249939948692274	4038796
4039603	HPC	rhinet-2/sw: a high-throughput, compact network-switch using 8.8-gbit/s optical interconnection	2000	-2.510352637864582	13.95965029199516	4039630
4040462	EDA	customized computer-aided application mapping on noc infrastructure using multi-objective optimization	2011	-2.51968317756218	13.229603114858199	4040489
4041186	Robotics	keynote speaker 5: issues in energy harvesting cyber-physical systems	2015	-2.9010553564037718	14.92067438901984	4041213
4041571	Embedded	multi-asip platform synthesis for real-time applications	2013	-1.5961864272208668	13.617946822676684	4041598
4042091	Arch	process variation-aware nonuniform cache management in a 3d die-stacked multicore processor	2013	-1.5165810457805895	14.915046383263752	4042118
4043031	Arch	a novel 3d dram memory cube architecture for space applications	2018	-2.681551549639963	13.988333864592526	4043058
4045391	EDA	eutdsp: a design study of a new vliw-based dsp architecture	2003	-1.7923030007729923	13.38617456878633	4045418
4046148	EDA	a routing architecture for mapping dataflow graphs at run-time	2011	-2.301269227602885	14.16180309340606	4046175
4046661	EDA	an efficient technique for computing importance measures in automatic design of dependable embedded systems	2014	-2.8533203524295896	13.972596845671813	4046688
4046998	EDA	an efficient performance estimation method for configurable multi-layer bus-based soc	2015	-1.9657826938748688	13.265808009911332	4047025
4047093	Logic	an improved fault-tolerant routing algorithm for a network-on-chip derived with formal analysis	2016	-2.314848876081664	15.055790070484491	4047120
4047788	Arch	a programmable vertex shader with fixed-point simd datapath for low power wireless applications	2004	-1.8773601677893976	13.721503864497027	4047815
4047932	EDA	flexbus: a high-performance system-on-chip communication architecture with a dynamically configurable topology	2005	-2.3145353243393485	14.871401723590564	4047959
4048032	EDA	network on chip : performance bound and tightness	2015	-1.9301561053823464	14.922860004335027	4048059
4048265	EDA	improve chip pin performance using optical interconnects	2016	-3.1640925964968067	14.75985146798683	4048292
4049851	EDA	power reduction by aggressive synthesis design space exploration	2013	-2.5564130963409117	13.309356323259706	4049878
4050167	EDA	embedding fpga overlays into configurable systems-on-chip: reconos meets zuma	2014	-1.4554080700907497	13.4260752380865	4050194
4050423	EDA	a novel dram architecture as a low leakage alternative for sram caches in a 3d interconnect context.	2009	-1.4285004506510068	14.692497852388506	4050450
4051623	EDA	metric based multi-timescale control for reducing power in embedded systems	2009	-2.8487377697278453	14.090363470355733	4051650
4052655	EDA	a hopfield neural network approach for power optimization of real-time operating systems	2006	-2.1113968963518186	14.296897593112135	4052682
4052869	EDA	exploring architecture parameters for dual-output lut based fpgas	2014	-2.8701339644054342	13.465881861327551	4052896
4053103	EDA	energy-efficient mapping of biomedical applications on domain-specific accelerator under process variation	2014	-2.8739714279985136	14.495593394553639	4053130
4053470	EDA	hybrid wire-surface wave interconnects for next-generation networks-on-chip	2013	-2.8800575188973934	14.770541336125786	4053497
4053902	Arch	exploring parallelization for medium access schemes on many-core software defined radio architecture	2013	-2.2160542808936934	13.757368509802742	4053929
4056612	EDA	exploration of low power adders for a simd data path	2007	-2.0525638086971103	13.310459884376323	4056639
4056706	EDA	power profiling of autonomous industrial instruments based on virtual prototyping	2014	-2.6113312977336935	13.374528741303337	4056733
4058109	EDA	a 52mw 1200mips compact dsp for multi-core media soc	2006	-2.326220447615923	13.591937267018436	4058136
4058783	Arch	evaluation of muccra-d: a dynamically reconfigurable processor with directly interconnected pes	2008	-2.8021891304900284	13.6910963893317	4058810
4058875	EDA	scope: statistical regression based power models for co-processors power estimation	2009	-2.663305931178563	13.221620749395065	4058902
4059165	Arch	configurable array logic circuits for computing network error detection codes	1993	-2.7387320193181632	14.406020848617384	4059192
4060787	Arch	reusable context pipelining for low power coarse-grained reconfigurable architecture	2008	-1.468311942108919	13.860220543818086	4060814
4061313	EDA	exploration environment for 3d heterogeneous tree-based fpga architectures (3d ht-fpga)	2013	-2.7759348451990373	14.809228908047235	4061340
4061504	Arch	power efficiency of switch architecture extensions for fault tolerant noc design	2012	-2.7944210077601865	14.567985368557384	4061531
4062790	EDA	an integrated quad-core opteron processor	2007	-3.0712545157654723	13.946546792010539	4062817
4063170	Arch	memory hierarchy design for next generation scalable many-core platforms	2016	-2.3357144775465555	14.180887081588562	4063197
4063593	HPC	bandwidth optimization of the emci for a high performance 32-bit dsp	2006	-1.9371190866756949	13.441090353251553	4063620
4063756	EDA	a dynamically reconfigurable asynchronous processor for low power applications	2010	-2.146546834165305	13.470460966744712	4063783
4064559	EDA	simulation environment for design and verification of network-on-chip and multi-core systems	2009	-2.1734188573644517	14.463198644811495	4064586
4064669	Arch	realizing fault-tolerant interconnection networks via chaining	1988	-2.857371006692348	14.88756077093583	4064696
4065620	EDA	latency-guided on-chip bus-network design	2006	-3.0203071538563786	14.14413005227841	4065647
4066510	Arch	orthrus: efficient software integrity protection on multi-cores	2010	-3.1609804087755906	14.070182869255138	4066537
4067288	EDA	stack protection unit as a step towards securing mpsocs	2010	-2.5993160547707563	13.245770077313766	4067315
4067549	Arch	graphene-enabled wireless communication for massive multicore architectures	2013	-2.9217358390547687	14.764912916743302	4067576
4067652	HPC	a low-power in-order/out-of-order issue queue	2004	-1.9802482671398345	14.821464868784233	4067679
4068610	EDA	low power very large scale integration prototype for three-dimensional discrete wavelet transform processor with medical applications	2003	-3.2017648597422594	13.3058894769224	4068637
4068904	EDA	a hardware complete detection mechanism for an energy efficient reconfigurable accelerator cma	2013	-3.0276199979186784	13.936464379121535	4068931
4069017	EDA	temperature- and cost-aware design of 3d multiprocessor architectures	2009	-1.7552171729842154	15.045428916547673	4069044
4069247	Arch	a case for heterogeneous technology-mapping: soft versus hard multiplexers	2013	-2.7981137507057525	13.793418503461075	4069274
4069557	Arch	instrumentation for accurate energy-to-solution measurements of a texas instruments tms320c6678 digital signal processor and its ddr3 memory	2014	-2.2421501402051933	13.894026294350498	4069584
4070657	Arch	energy/power breakdown of pipelined nanometer caches (90nm/65nm/45nm/32nm)	2006	-2.0104323956896333	14.68737092888699	4070684
4071073	HPC	efficacy and efficiency of algorithm-based fault-tolerance on gpus	2013	-2.747694634605259	13.980194657074652	4071100
4071797	EDA	addressing link-level design tradeoffs for integrated photonic interconnects	2011	-2.8152660038575026	14.863578430136005	4071824
4072617	EDA	towards an application-specific thermal energy model of current processors	2015	-1.4946325265656089	14.39598779443201	4072644
4073682	EDA	flexible mpsoc platform with fast interconnect exploration for optimal system performance for a specific application	2006	-1.7408961278961077	13.291148650267155	4073709
4074500	EDA	photonocs: design simulation tool for silicon integrated photonics towards exascale systems	2017	-2.7382232477472743	14.733661724265193	4074527
4074869	EDA	a modular simulation framework for architectural exploration of on-chip interconnection networks	2003	-2.4196560669469456	13.844168798173811	4074896
4075331	EDA	minimal placement of bank selection instructions for partitioned memory architectures	2008	-1.4999742975864991	13.807507327315914	4075358
4075398	EDA	a framework for multi-fpga interconnection using multi gigabit transceivers	2015	-2.2928306459641794	14.771952082586253	4075425
4075594	OS	a novel folded-torus based network architecture for power-aware multicore systems	2013	-1.8448268300914388	14.684841321750927	4075621
4076221	EDA	a configurable can fd controller: architecture and implementation	2017	-2.600835653002333	13.86110754184921	4076248
4076248	EDA	asynchrnous architecture for sensor network nodes	2005	-2.2636515559913866	14.75662717881568	4076275
4078254	EDA	online thermal-aware task placement in three-dimensional field-programmable gate arrays	2015	-2.1974940543581374	14.368274372807088	4078281
4078519	EDA	reliability-aware design optimization for multiprocessor embedded systems	2011	-2.690146918701123	13.820136238799405	4078546
4079116	Arch	the power7 binary floating-point unit	2011	-2.6279391720029444	13.288118543355797	4079143
4080231	Arch	computation-in-memory based parallel adder	2015	-1.6438753779255164	13.762625959797855	4080258
4082026	EDA	power measurement methodology for fpga devices	2011	-3.1055172502957675	13.3069549548901	4082053
4083400	EDA	high performance embedded architectures and compilers : second international conference, hipeac 2007, ghent, belgium, january 28-30, 2007 : proceedings	2007	-2.3444537638544727	13.360394270534474	4083427
4083869	Arch	a circuit-architecture co-optimization framework for exploring nonvolatile memory hierarchies	2013	-2.9484648211079727	13.903887253381162	4083896
4083930	EDA	transforming binary code for low-power embedded processors	2004	-2.579942496646267	13.747878708308551	4083957
4084309	EDA	nature-inspired interconnects for self-assembled large-scale network-on-chip designs	2007	-3.0554856388758744	14.656787469369625	4084336
4085042	Arch	quadrisection-based task mapping on many-core processors for energy-efficient on-chip communication	2013	-2.0570852294707525	14.760900637555542	4085069
4085091	Arch	argus: low-cost, comprehensive error detection in simple cores	2008	-2.9726840951660147	13.422610497894931	4085118
4085789	HPC	a scalability study of interconnect architectures for system-on-chip	2012	-2.3195125123604226	14.984150382815235	4085816
4086292	Arch	nanorouter: a quantum-dot cellular automata design	2013	-3.059505414556905	14.357999218585428	4086319
4088397	Embedded	an accurate instruction-level energy estimation model and tool for embedded systems	2013	-1.6032116583265494	14.023815650893535	4088424
4088724	EDA	high-level customization framework for application-specific noc architectures	2012	-2.205458822081351	14.82980687585682	4088751
4090350	HPC	multi-channel deflection crossbar (mcdc): a vlsi optimized architecture for multi-channel atm switching	1997	-2.699656727839931	15.079510966503108	4090377
4091319	EDA	energy-efficient recognition and mining processor using scalable effort design	2013	-2.0213736418588644	13.559032331958905	4091346
4093427	HPC	camellia: a novel high performance on-chip network for multicore architectures	2015	-1.8407137497485613	14.261093156979818	4093454
4093470	Arch	a novel non-exclusive dual-mode architecture for mpsocs-oriented network on chip designs	2008	-2.114676387486219	15.008170843730808	4093497
4096561	EDA	evaluation strategies for coarse grained reconfigurable architectures	2005	-2.2795222775688573	13.737709247547336	4096588
4096936	EDA	concurrency-oriented optimization for low-power asynchronous systems	1996	-1.5707494834047455	14.398270295657866	4096963
4097226	Arch	ipstash: a set-associative memory approach for efficient ip-lookup	2005	-1.9800996966975333	15.08232175495561	4097253
4097422	EDA	performance prediction for reconfigurable processor	2012	-1.5297879163994137	13.352538199403375	4097449
4097835	EDA	a 118.4 gb/s multi-casting network-on-chip with hierarchical star-ring combined topology for real-time object recognition	2010	-2.4236375988645613	14.737185465044195	4097862
4098688	EDA	from robust chip to smart building: cad algorithms and methodologies for uncertainty analysis of building performance	2015	-2.9165863577986983	13.91404439505507	4098715
4098935	Arch	a pipelined memory architecture for high throughput network processors	2003	-2.218790575294568	14.862868802649032	4098962
4101005	Robotics	architecture exploration of 3d fpga to minimize internal layer connection	2015	-2.895216491315898	14.358221993964962	4101032
4101080	EDA	session 3 overview: digital processors	2017	-2.923574826530642	13.230458095799479	4101107
4101738	HPC	i/o management for hierarchically structured array architectures	1997	-3.2718069959750364	13.879840630467855	4101765
4101808	EDA	exploiting data-redundancy in reliability-aware networked embedded system design	2009	-2.7828529972193343	13.965528306786812	4101835
4101824	Arch	a dynamically reconfigurable parallel processing system	1995	-1.4690211643182776	14.0804687007163	4101851
