****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Thu May 18 18:50:14 2023
****************************************


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[24]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9289     0.9289
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9289 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/Q (DFFARX1_HVT)
                                                     0.1920   1.0000            1.3074     2.2363 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[24] (net)
                               2   0.9556 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_23056/A (NBUFFX2_HVT)
                                            0.0000   0.1920   1.0000   0.0000   0.0000     2.2363 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_23056/Y (NBUFFX2_HVT)
                                                     0.1288   1.0000            0.3207     2.5569 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_45 (net)
                               1   0.5483 
  I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 (AO22X1_RVT)
                                            0.0000   0.1288   1.0000   0.0000   0.0000     2.5569 r
  I_SDRAM_TOP/I_SDRAM_IF/U13015/Y (AO22X1_RVT)       0.0813   1.0000            0.2246     2.7815 r
  I_SDRAM_TOP/I_SDRAM_IF/n11092 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U881/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.7815 r
  I_SDRAM_TOP/I_SDRAM_IF/U881/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.9002 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[24] (net)
                               1  10.0038 
  sd_DQ_out[24] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.9002 r
  sd_DQ_out[24] (net)          1 
  data arrival time                                                                        2.9002

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.9002
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1369


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[26]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9305     0.9305
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9305 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/Q (DFFARX1_HVT)
                                                     0.1762   1.0000            1.2865     2.2171 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[26] (net)
                               1   0.4809 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_53876/A (NBUFFX2_HVT)
                                            0.0000   0.1762   1.0000   0.0000   0.0000     2.2171 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_53876/Y (NBUFFX2_HVT)
                                                     0.1384   1.0000            0.3160     2.5331 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_1 (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 (AO22X1_RVT)
                                            0.0000   0.1384   1.0000   0.0000   0.0000     2.5331 r
  I_SDRAM_TOP/I_SDRAM_IF/U13013/Y (AO22X1_RVT)       0.0813   1.0000            0.2301     2.7632 r
  I_SDRAM_TOP/I_SDRAM_IF/n11090 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U874/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.7632 r
  I_SDRAM_TOP/I_SDRAM_IF/U874/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.8819 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[26] (net)
                               1  10.0038 
  sd_DQ_out[26] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.8819 r
  sd_DQ_out[26] (net)          1 
  data arrival time                                                                        2.8819

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.8819
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1186


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[15]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9305     0.9305
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9305 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/Q (DFFARX1_HVT)
                                                     0.1762   1.0000            1.2865     2.2171 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[15] (net)
                               1   0.4809 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_53988/A (NBUFFX2_HVT)
                                            0.0000   0.1762   1.0000   0.0000   0.0000     2.2171 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_53988/Y (NBUFFX2_HVT)
                                                     0.1367   1.0000            0.3148     2.5318 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_26 (net)
                               2   0.9384 
  I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 (AO22X1_RVT)
                                            0.0000   0.1367   1.0000   0.0000   0.0000     2.5318 r
  I_SDRAM_TOP/I_SDRAM_IF/U13024/Y (AO22X1_RVT)       0.0813   1.0000            0.2291     2.7610 r
  I_SDRAM_TOP/I_SDRAM_IF/n11050 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U583/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.7610 r
  I_SDRAM_TOP/I_SDRAM_IF/U583/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.8797 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[15] (net)
                               1  10.0038 
  sd_DQ_out[15] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.8797 r
  sd_DQ_out[15] (net)          1 
  data arrival time                                                                        2.8797

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.8797
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1164


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[14]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9305     0.9305
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9305 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/Q (DFFARX1_HVT)
                                                     0.1762   1.0000            1.2865     2.2171 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[14] (net)
                               1   0.4809 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_54035/A (NBUFFX2_HVT)
                                            0.0000   0.1762   1.0000   0.0000   0.0000     2.2171 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_54035/Y (NBUFFX2_HVT)
                                                     0.1367   1.0000            0.3148     2.5318 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_38 (net)
                               2   0.9384 
  I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 (AO22X1_RVT)
                                            0.0000   0.1367   1.0000   0.0000   0.0000     2.5318 r
  I_SDRAM_TOP/I_SDRAM_IF/U13025/Y (AO22X1_RVT)       0.0813   1.0000            0.2291     2.7610 r
  I_SDRAM_TOP/I_SDRAM_IF/n11074 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U794/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.7610 r
  I_SDRAM_TOP/I_SDRAM_IF/U794/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.8797 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[14] (net)
                               1  10.0038 
  sd_DQ_out[14] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.8797 r
  sd_DQ_out[14] (net)          1 
  data arrival time                                                                        2.8797

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.8797
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1164


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[2]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9305     0.9305
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9305 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/Q (DFFARX1_HVT)
                                                     0.1762   1.0000            1.2865     2.2171 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[2] (net)
                               1   0.4809 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_54029/A (NBUFFX2_HVT)
                                            0.0000   0.1762   1.0000   0.0000   0.0000     2.2171 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_54029/Y (NBUFFX2_HVT)
                                                     0.1367   1.0000            0.3148     2.5318 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_34 (net)
                               2   0.9384 
  I_SDRAM_TOP/I_SDRAM_IF/U13037/A4 (AO22X1_RVT)
                                            0.0000   0.1367   1.0000   0.0000   0.0000     2.5318 r
  I_SDRAM_TOP/I_SDRAM_IF/U13037/Y (AO22X1_RVT)       0.0813   1.0000            0.2291     2.7610 r
  I_SDRAM_TOP/I_SDRAM_IF/n11060 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U585/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.7610 r
  I_SDRAM_TOP/I_SDRAM_IF/U585/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.8797 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[2] (net)
                               1  10.0038 
  sd_DQ_out[2] (out)                        0.0000   0.0970   1.0000   0.0000   0.0000     2.8797 r
  sd_DQ_out[2] (net)           1 
  data arrival time                                                                        2.8797

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.8797
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1164


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[22]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9305     0.9305
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/CLK (DFFARX2_HVT)
                                                     0.0714                     0.0000     0.9305 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/Q (DFFARX2_HVT)
                                                     0.2156   1.0000            1.5276     2.4581 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[22] (net)
                               2   0.9384 
  I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 (AO22X1_RVT)
                                            0.0000   0.2156   1.0000   0.0000   0.0000     2.4581 r
  I_SDRAM_TOP/I_SDRAM_IF/U13017/Y (AO22X1_RVT)       0.0813   1.0000            0.2746     2.7327 r
  I_SDRAM_TOP/I_SDRAM_IF/n11082 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U831/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.7327 r
  I_SDRAM_TOP/I_SDRAM_IF/U831/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.8514 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[22] (net)
                               1  10.0038 
  sd_DQ_out[22] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.8514 r
  sd_DQ_out[22] (net)          1 
  data arrival time                                                                        2.8514

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.8514
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0881


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1988     3.5988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0612     4.6600 f
  I_RISC_CORE/n1530 (net)      1   0.4816 
  I_RISC_CORE/ZINV_52_inst_54271/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     4.6600 f
  I_RISC_CORE/ZINV_52_inst_54271/Y (INVX0_HVT)       0.1270   1.0000            0.1698     4.8298 r
  I_RISC_CORE/ZINV_52_60 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_19_inst_54270/A (INVX0_HVT)
                                            0.0000   0.1270   1.0000   0.0000   0.0000     4.8298 r
  I_RISC_CORE/ZINV_19_inst_54270/Y (INVX0_HVT)       0.1346   1.0000            0.1646     4.9945 f
  I_RISC_CORE/ZINV_19_60 (net)
                               2   1.5771 
  I_RISC_CORE/U602/A (NBUFFX8_HVT)          0.0000   0.1346   1.0000   0.0000   0.0000     4.9945 f
  I_RISC_CORE/U602/Y (NBUFFX8_HVT)                   0.1249   1.0000            0.2802     5.2747 f
  I_RISC_CORE/Xecutng_Instrn[22] (net)
                               7   2.7268 
  Xecutng_Instrn_22__UPF_LS/A (LSDNSSX8_HVT)
                                            0.0000   0.1249   1.0000   0.0000   0.0000     5.2747 f
  Xecutng_Instrn_22__UPF_LS/Y (LSDNSSX8_HVT)         0.0698   1.0000            0.2127     5.4874 f
  n357 (net)                   1   0.4847 
  U463/A4 (AO22X1_RVT)                      0.0000   0.0698   1.0000   0.0000   0.0000     5.4874 f
  U463/Y (AO22X1_RVT)                                0.0817   1.0000            0.1946     5.6821 f
  n340 (net)                   1   0.6268 
  U309/A (INVX1_HVT)                        0.0000   0.0817   1.0000   0.0000   0.0000     5.6821 f
  U309/Y (INVX1_HVT)                                 0.0631   1.0000            0.0921     5.7741 r
  n581 (net)                   1   0.4035 
  U466/A2 (NAND3X1_HVT)                     0.0000   0.0631   1.0000   0.0000   0.0000     5.7741 r
  U466/Y (NAND3X1_HVT)                               0.1576   1.0000            0.7072     6.4813 f
  n674 (net)                   1   1.2634 
  I_PCI_TOP/ZBUF_146_inst_23329/A (NBUFFX8_LVT)
                                            0.0000   0.1576   1.0000   0.0000   0.0000     6.4813 f
  I_PCI_TOP/ZBUF_146_inst_23329/Y (NBUFFX8_LVT)      0.0449   1.0000            0.1543     6.6356 f
  I_PCI_TOP/ZBUF_146_74 (net)
                               1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/I1[2] (SRAM2RW32x4)
                                            0.0000   0.0449   1.0000   0.0000   0.0000     6.6356 f
  data arrival time                                                                        6.6356

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1440     5.7021
  data required time                                                                       5.7021
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7021
  data arrival time                                                                       -6.6356
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9336


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[7]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9289     0.9289
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9289 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_/Q (DFFARX1_HVT)
                                                     0.1950   1.0000            1.3104     2.2393 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[7] (net)
                               2   1.0467 
  I_SDRAM_TOP/I_SDRAM_IF/U13032/A4 (AO22X1_RVT)
                                            0.0000   0.1950   1.0000   0.0000   0.0000     2.2393 r
  I_SDRAM_TOP/I_SDRAM_IF/U13032/Y (AO22X1_RVT)       0.0813   1.0000            0.2628     2.5021 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[7] (net)
                               1   0.5663 
  ZBUF_4_inst_53983/A (NBUFFX2_LVT)         0.0000   0.0813   1.0000   0.0000   0.0000     2.5021 r
  ZBUF_4_inst_53983/Y (NBUFFX2_LVT)                  0.0970   1.0000            0.1187     2.6208 r
  sd_DQ_out[7] (net)           1  10.0038 
  sd_DQ_out[7] (out)                        0.0000   0.0970   1.0000   0.0000   0.0000     2.6208 r
  data arrival time                                                                        2.6208

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6208
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8575


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[28]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9289     0.9289
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9289 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/Q (DFFARX1_HVT)
                                                     0.1950   1.0000            1.3104     2.2393 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[28] (net)
                               2   1.0467 
  I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 (AO22X1_RVT)
                                            0.0000   0.1950   1.0000   0.0000   0.0000     2.2393 r
  I_SDRAM_TOP/I_SDRAM_IF/U13011/Y (AO22X1_RVT)       0.0813   1.0000            0.2627     2.5021 r
  I_SDRAM_TOP/I_SDRAM_IF/n11091 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U908/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.5021 r
  I_SDRAM_TOP/I_SDRAM_IF/U908/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6208 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[28] (net)
                               1  10.0038 
  sd_DQ_out[28] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6208 r
  sd_DQ_out[28] (net)          1 
  data arrival time                                                                        2.6208

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6208
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8575


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[11]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9289     0.9289
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9289 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/Q (DFFARX1_HVT)
                                                     0.1950   1.0000            1.3104     2.2393 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[11] (net)
                               2   1.0467 
  I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 (AO22X1_RVT)
                                            0.0000   0.1950   1.0000   0.0000   0.0000     2.2393 r
  I_SDRAM_TOP/I_SDRAM_IF/U13028/Y (AO22X1_RVT)       0.0813   1.0000            0.2627     2.5021 r
  I_SDRAM_TOP/I_SDRAM_IF/n11061 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U744/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.5021 r
  I_SDRAM_TOP/I_SDRAM_IF/U744/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6208 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[11] (net)
                               1  10.0038 
  sd_DQ_out[11] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6208 r
  sd_DQ_out[11] (net)          1 
  data arrival time                                                                        2.6208

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6208
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8575


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[23]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9289     0.9289
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9289 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/Q (DFFARX1_HVT)
                                                     0.1945   1.0000            1.3099     2.2388 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[23] (net)
                               2   1.0302 
  I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 (AO22X1_RVT)
                                            0.0000   0.1945   1.0000   0.0000   0.0000     2.2388 r
  I_SDRAM_TOP/I_SDRAM_IF/U13016/Y (AO22X1_RVT)       0.0813   1.0000            0.2624     2.5013 r
  I_SDRAM_TOP/I_SDRAM_IF/n11081 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U833/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.5013 r
  I_SDRAM_TOP/I_SDRAM_IF/U833/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6200 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[23] (net)
                               1  10.0038 
  sd_DQ_out[23] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6200 r
  sd_DQ_out[23] (net)          1 
  data arrival time                                                                        2.6200

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6200
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8567


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[21]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9289     0.9289
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9289 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3097     2.2386 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[21] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2386 r
  I_SDRAM_TOP/I_SDRAM_IF/U13018/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[21] (net)
                               1   0.5663 
  ZBUF_4_inst_53984/A (NBUFFX2_LVT)         0.0000   0.0813   1.0000   0.0000   0.0000     2.5009 r
  ZBUF_4_inst_53984/Y (NBUFFX2_LVT)                  0.0970   1.0000            0.1187     2.6196 r
  sd_DQ_out[21] (net)          1  10.0038 
  sd_DQ_out[21] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6196 r
  data arrival time                                                                        2.6196

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6196
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8564


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[3]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9289     0.9289
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9289 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3097     2.2386 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[3] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13036/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2386 r
  I_SDRAM_TOP/I_SDRAM_IF/U13036/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[3] (net)
                               1   0.5663 
  ZBUF_4_inst_53980/A (NBUFFX2_LVT)         0.0000   0.0813   1.0000   0.0000   0.0000     2.5009 r
  ZBUF_4_inst_53980/Y (NBUFFX2_LVT)                  0.0970   1.0000            0.1187     2.6196 r
  sd_DQ_out[3] (net)           1  10.0038 
  sd_DQ_out[3] (out)                        0.0000   0.0970   1.0000   0.0000   0.0000     2.6196 r
  data arrival time                                                                        2.6196

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6196
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8564


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[17]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9289     0.9289
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9289 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3097     2.2386 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[17] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13022/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2386 r
  I_SDRAM_TOP/I_SDRAM_IF/U13022/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/n11048 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U330/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/U330/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6196 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[17] (net)
                               1  10.0038 
  sd_DQ_out[17] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6196 r
  sd_DQ_out[17] (net)          1 
  data arrival time                                                                        2.6196

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6196
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8563


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[16]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9289     0.9289
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9289 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3097     2.2386 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[16] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2386 r
  I_SDRAM_TOP/I_SDRAM_IF/U13023/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/n11085 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U854/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/U854/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6196 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[16] (net)
                               1  10.0038 
  sd_DQ_out[16] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6196 r
  sd_DQ_out[16] (net)          1 
  data arrival time                                                                        2.6196

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6196
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8563


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[12]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9289     0.9289
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9289 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3097     2.2386 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[12] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2386 r
  I_SDRAM_TOP/I_SDRAM_IF/U13027/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/n11087 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U859/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/U859/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6196 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[12] (net)
                               1  10.0038 
  sd_DQ_out[12] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6196 r
  sd_DQ_out[12] (net)          1 
  data arrival time                                                                        2.6196

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6196
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8563


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[9]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9289     0.9289
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9289 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3097     2.2386 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[9] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2386 r
  I_SDRAM_TOP/I_SDRAM_IF/U13030/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/n11059 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U622/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/U622/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6196 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[9] (net)
                               1  10.0038 
  sd_DQ_out[9] (out)                        0.0000   0.0970   1.0000   0.0000   0.0000     2.6196 r
  sd_DQ_out[9] (net)           1 
  data arrival time                                                                        2.6196

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6196
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8563


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[1]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9289     0.9289
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9289 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3097     2.2386 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[1] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13038/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2386 r
  I_SDRAM_TOP/I_SDRAM_IF/U13038/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/n11062 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U742/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.5009 r
  I_SDRAM_TOP/I_SDRAM_IF/U742/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6196 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[1] (net)
                               1  10.0038 
  sd_DQ_out[1] (out)                        0.0000   0.0970   1.0000   0.0000   0.0000     2.6196 r
  sd_DQ_out[1] (net)           1 
  data arrival time                                                                        2.6196

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6196
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8563


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[27]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9305     0.9305
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9305 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/Q (DFFARX1_HVT)
                                                     0.1950   1.0000            1.3071     2.2376 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[27] (net)
                               2   1.0467 
  I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 (AO22X1_RVT)
                                            0.0000   0.1950   1.0000   0.0000   0.0000     2.2376 r
  I_SDRAM_TOP/I_SDRAM_IF/U13012/Y (AO22X1_RVT)       0.0813   1.0000            0.2627     2.5004 r
  I_SDRAM_TOP/I_SDRAM_IF/n11073 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U799/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.5004 r
  I_SDRAM_TOP/I_SDRAM_IF/U799/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6191 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[27] (net)
                               1  10.0038 
  sd_DQ_out[27] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6191 r
  sd_DQ_out[27] (net)          1 
  data arrival time                                                                        2.6191

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6191
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8558


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[20]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9305     0.9305
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9305 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/Q (DFFARX1_HVT)
                                                     0.1950   1.0000            1.3071     2.2376 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[20] (net)
                               2   1.0467 
  I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 (AO22X1_RVT)
                                            0.0000   0.1950   1.0000   0.0000   0.0000     2.2376 r
  I_SDRAM_TOP/I_SDRAM_IF/U13019/Y (AO22X1_RVT)       0.0813   1.0000            0.2627     2.5004 r
  I_SDRAM_TOP/I_SDRAM_IF/n11089 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U878/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.5004 r
  I_SDRAM_TOP/I_SDRAM_IF/U878/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6191 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[20] (net)
                               1  10.0038 
  sd_DQ_out[20] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6191 r
  sd_DQ_out[20] (net)          1 
  data arrival time                                                                        2.6191

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6191
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8558


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[31]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9305     0.9305
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9305 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3064     2.2369 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[31] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2369 r
  I_SDRAM_TOP/I_SDRAM_IF/U13008/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.4992 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[31] (net)
                               1   0.5663 
  ZBUF_4_inst_53982/A (NBUFFX2_LVT)         0.0000   0.0813   1.0000   0.0000   0.0000     2.4992 r
  ZBUF_4_inst_53982/Y (NBUFFX2_LVT)                  0.0970   1.0000            0.1187     2.6180 r
  sd_DQ_out[31] (net)          1  10.0038 
  sd_DQ_out[31] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6180 r
  data arrival time                                                                        2.6180

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6180
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8547


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[19]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9305     0.9305
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9305 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3064     2.2369 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[19] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2369 r
  I_SDRAM_TOP/I_SDRAM_IF/U13020/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.4992 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[19] (net)
                               1   0.5663 
  ZBUF_4_inst_53981/A (NBUFFX2_LVT)         0.0000   0.0813   1.0000   0.0000   0.0000     2.4992 r
  ZBUF_4_inst_53981/Y (NBUFFX2_LVT)                  0.0970   1.0000            0.1187     2.6180 r
  sd_DQ_out[19] (net)          1  10.0038 
  sd_DQ_out[19] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6180 r
  data arrival time                                                                        2.6180

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6180
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8547


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[30]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9305     0.9305
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9305 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3064     2.2369 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[30] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2369 r
  I_SDRAM_TOP/I_SDRAM_IF/U13009/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.4992 r
  I_SDRAM_TOP/I_SDRAM_IF/n11084 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U839/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4992 r
  I_SDRAM_TOP/I_SDRAM_IF/U839/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6179 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[30] (net)
                               1  10.0038 
  sd_DQ_out[30] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6179 r
  sd_DQ_out[30] (net)          1 
  data arrival time                                                                        2.6179

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6179
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8546


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[18]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9305     0.9305
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9305 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3064     2.2369 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[18] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2369 r
  I_SDRAM_TOP/I_SDRAM_IF/U13021/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.4992 r
  I_SDRAM_TOP/I_SDRAM_IF/n11083 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U842/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4992 r
  I_SDRAM_TOP/I_SDRAM_IF/U842/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6179 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[18] (net)
                               1  10.0038 
  sd_DQ_out[18] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6179 r
  sd_DQ_out[18] (net)          1 
  data arrival time                                                                        2.6179

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6179
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8546


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[10]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9305     0.9305
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9305 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3064     2.2369 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[10] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2369 r
  I_SDRAM_TOP/I_SDRAM_IF/U13029/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.4992 r
  I_SDRAM_TOP/I_SDRAM_IF/n11076 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U802/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4992 r
  I_SDRAM_TOP/I_SDRAM_IF/U802/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6179 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[10] (net)
                               1  10.0038 
  sd_DQ_out[10] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6179 r
  sd_DQ_out[10] (net)          1 
  data arrival time                                                                        2.6179

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6179
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8546


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[6]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9305     0.9305
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9305 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3064     2.2369 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[6] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13033/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2369 r
  I_SDRAM_TOP/I_SDRAM_IF/U13033/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.4992 r
  I_SDRAM_TOP/I_SDRAM_IF/n11072 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U775/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4992 r
  I_SDRAM_TOP/I_SDRAM_IF/U775/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6179 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[6] (net)
                               1  10.0038 
  sd_DQ_out[6] (out)                        0.0000   0.0970   1.0000   0.0000   0.0000     2.6179 r
  sd_DQ_out[6] (net)           1 
  data arrival time                                                                        2.6179

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6179
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8546


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[4]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9305     0.9305
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9305 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3064     2.2369 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[4] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13035/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2369 r
  I_SDRAM_TOP/I_SDRAM_IF/U13035/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.4992 r
  I_SDRAM_TOP/I_SDRAM_IF/n11079 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U826/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4992 r
  I_SDRAM_TOP/I_SDRAM_IF/U826/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6179 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[4] (net)
                               1  10.0038 
  sd_DQ_out[4] (out)                        0.0000   0.0970   1.0000   0.0000   0.0000     2.6179 r
  sd_DQ_out[4] (net)           1 
  data arrival time                                                                        2.6179

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6179
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8546


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[0]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9305     0.9305
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9305 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3064     2.2369 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[0] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13039/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2369 r
  I_SDRAM_TOP/I_SDRAM_IF/U13039/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.4992 r
  I_SDRAM_TOP/I_SDRAM_IF/n11078 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U809/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4992 r
  I_SDRAM_TOP/I_SDRAM_IF/U809/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6179 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[0] (net)
                               1  10.0038 
  sd_DQ_out[0] (out)                        0.0000   0.0970   1.0000   0.0000   0.0000     2.6179 r
  sd_DQ_out[0] (net)           1 
  data arrival time                                                                        2.6179

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6179
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8546


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[25]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9289     0.9289
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9289 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/Q (DFFARX1_HVT)
                                                     0.1915   1.0000            1.3068     2.2357 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[25] (net)
                               2   0.9393 
  I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 (AO22X1_RVT)
                                            0.0000   0.1915   1.0000   0.0000   0.0000     2.2357 r
  I_SDRAM_TOP/I_SDRAM_IF/U13014/Y (AO22X1_RVT)       0.0813   1.0000            0.2607     2.4964 r
  I_SDRAM_TOP/I_SDRAM_IF/n11071 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U788/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4964 r
  I_SDRAM_TOP/I_SDRAM_IF/U788/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6151 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[25] (net)
                               1  10.0038 
  sd_DQ_out[25] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6151 r
  sd_DQ_out[25] (net)          1 
  data arrival time                                                                        2.6151

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6151
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8518


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[29]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9289     0.9289
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9289 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_/Q (DFFARX1_HVT)
                                                     0.1915   1.0000            1.3068     2.2356 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[29] (net)
                               2   0.9384 
  I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 (AO22X1_RVT)
                                            0.0000   0.1915   1.0000   0.0000   0.0000     2.2356 r
  I_SDRAM_TOP/I_SDRAM_IF/U13010/Y (AO22X1_RVT)       0.0813   1.0000            0.2607     2.4963 r
  I_SDRAM_TOP/I_SDRAM_IF/n11075 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U807/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4963 r
  I_SDRAM_TOP/I_SDRAM_IF/U807/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6150 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[29] (net)
                               1  10.0038 
  sd_DQ_out[29] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6150 r
  sd_DQ_out[29] (net)          1 
  data arrival time                                                                        2.6150

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6150
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8518


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[13]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9289     0.9289
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9289 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/Q (DFFARX1_HVT)
                                                     0.1915   1.0000            1.3068     2.2356 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[13] (net)
                               2   0.9384 
  I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 (AO22X1_RVT)
                                            0.0000   0.1915   1.0000   0.0000   0.0000     2.2356 r
  I_SDRAM_TOP/I_SDRAM_IF/U13026/Y (AO22X1_RVT)       0.0813   1.0000            0.2607     2.4963 r
  I_SDRAM_TOP/I_SDRAM_IF/n11070 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U761/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4963 r
  I_SDRAM_TOP/I_SDRAM_IF/U761/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6150 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[13] (net)
                               1  10.0038 
  sd_DQ_out[13] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6150 r
  sd_DQ_out[13] (net)          1 
  data arrival time                                                                        2.6150

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6150
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8518


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[8]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9289     0.9289
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9289 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_/Q (DFFARX1_HVT)
                                                     0.1915   1.0000            1.3068     2.2356 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[8] (net)
                               2   0.9384 
  I_SDRAM_TOP/I_SDRAM_IF/U13031/A4 (AO22X1_RVT)
                                            0.0000   0.1915   1.0000   0.0000   0.0000     2.2356 r
  I_SDRAM_TOP/I_SDRAM_IF/U13031/Y (AO22X1_RVT)       0.0813   1.0000            0.2607     2.4963 r
  I_SDRAM_TOP/I_SDRAM_IF/n11088 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U857/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4963 r
  I_SDRAM_TOP/I_SDRAM_IF/U857/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6150 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[8] (net)
                               1  10.0038 
  sd_DQ_out[8] (out)                        0.0000   0.0970   1.0000   0.0000   0.0000     2.6150 r
  sd_DQ_out[8] (net)           1 
  data arrival time                                                                        2.6150

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6150
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8518


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[5]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9289     0.9289
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9289 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_/Q (DFFARX1_HVT)
                                                     0.1915   1.0000            1.3068     2.2356 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[5] (net)
                               2   0.9384 
  I_SDRAM_TOP/I_SDRAM_IF/U13034/A4 (AO22X1_RVT)
                                            0.0000   0.1915   1.0000   0.0000   0.0000     2.2356 r
  I_SDRAM_TOP/I_SDRAM_IF/U13034/Y (AO22X1_RVT)       0.0813   1.0000            0.2607     2.4963 r
  I_SDRAM_TOP/I_SDRAM_IF/n11063 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U751/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4963 r
  I_SDRAM_TOP/I_SDRAM_IF/U751/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6150 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[5] (net)
                               1  10.0038 
  sd_DQ_out[5] (out)                        0.0000   0.0970   1.0000   0.0000   0.0000     2.6150 r
  sd_DQ_out[5] (net)           1 
  data arrival time                                                                        2.6150

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6150
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8518


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[10] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[10] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_133/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell_133/Y (NBUFFX4_HVT)       0.1425   1.0000            0.2205     3.7283 r
  I_RISC_CORE/sram_fixnet_133 (net)
                               1   0.8843 
  I_RISC_CORE/U198/A0 (HADDX2_HVT)          0.0000   0.1425   1.0000   0.0000   0.0000     3.7283 r
  I_RISC_CORE/U198/SO (HADDX2_HVT)                   0.3209   1.0000            0.9923     4.7206 f
  I_RISC_CORE/RESULT_DATA[10] (net)
                               2   2.4520 
  RESULT_DATA_10__UPF_LS/A (LSDNSSX8_LVT)   0.0000   0.3209   1.0000   0.0000   0.0000     4.7206 f
  RESULT_DATA_10__UPF_LS/Y (LSDNSSX8_LVT)            0.0555   1.0000            0.2426     4.9632 f
  n398 (net)                   2   0.8460 
  U475/A4 (AO22X1_HVT)                      0.0000   0.0555   1.0000   0.0000   0.0000     4.9632 f
  U475/Y (AO22X1_HVT)                                0.1609   1.0000            0.3492     5.3124 f
  n412 (net)                   1   0.4825 
  U301/A (INVX0_HVT)                        0.0000   0.1609   1.0000   0.0000   0.0000     5.3124 f
  U301/Y (INVX0_HVT)                                 0.0931   1.0000            0.1596     5.4720 r
  n579 (net)                   1   0.4035 
  U478/A2 (NAND3X1_HVT)                     0.0000   0.0931   1.0000   0.0000   0.0000     5.4720 r
  U478/Y (NAND3X1_HVT)                               0.1364   1.0000            0.7040     6.1761 f
  n654 (net)                   1   0.5766 
  U413/A (NBUFFX4_HVT)                      0.0000   0.1364   1.0000   0.0000   0.0000     6.1761 f
  U413/Y (NBUFFX4_HVT)                               0.1233   1.0000            0.2814     6.4575 f
  net_pci_wfifo_data[26] (net)
                               1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/I1[2] (SRAM2RW32x4)
                                            0.0000   0.1233   1.0000   0.0000   0.0000     6.4575 f
  data arrival time                                                                        6.4575

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1074     5.6654
  data required time                                                                       5.6654
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6654
  data arrival time                                                                       -6.4575
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7920


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1640     1.1640
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                                     0.0568                     0.0000     1.1640 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2378   1.0000            1.5394     2.7033 r
  I_RISC_CORE/n1540 (net)      5   2.2063 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/SI (SDFFARX2_HVT)
                                            0.0000   0.2378   1.0000   0.0000   0.0000     2.7033 r
  data arrival time                                                                        2.7033

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)          3.3084 r
  library setup time                                          1.0000           -1.3886     1.9198
  data required time                                                                       1.9198
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9198
  data arrival time                                                                       -2.7033
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7836


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1988     3.5988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/QN (SDFFX1_HVT)
                                                     0.4283   1.0000            1.0064     4.6052 r
  I_RISC_CORE/n291 (net)       1   4.8908 
  I_RISC_CORE/HFSINV_256_1898/A (INVX8_HVT)
                                            0.0000   0.4283   1.0000   0.0000   0.0000     4.6052 r
  I_RISC_CORE/HFSINV_256_1898/Y (INVX8_HVT)          0.1816   1.0000            0.2528     4.8580 f
  I_RISC_CORE/Xecutng_Instrn[20] (net)
                               8   3.0532 
  Xecutng_Instrn_20__UPF_LS/A (LSDNSSX8_HVT)
                                            0.0000   0.1816   1.0000   0.0000   0.0000     4.8580 f
  Xecutng_Instrn_20__UPF_LS/Y (LSDNSSX8_HVT)         0.0699   1.0000            0.2611     5.1191 f
  n359 (net)                   1   0.4847 
  U451/A4 (AO22X1_RVT)                      0.0000   0.0699   1.0000   0.0000   0.0000     5.1191 f
  U451/Y (AO22X1_RVT)                                0.0835   1.0000            0.1975     5.3166 f
  n330 (net)                   1   0.7595 
  U321/A (INVX1_LVT)                        0.0000   0.0835   1.0000   0.0000   0.0000     5.3166 f
  U321/Y (INVX1_LVT)                                 0.0439   1.0000            0.0585     5.3751 r
  n583 (net)                   1   0.4035 
  U454/A2 (NAND3X1_HVT)                     0.0000   0.0439   1.0000   0.0000   0.0000     5.3751 r
  U454/Y (NAND3X1_HVT)                               0.1526   1.0000            0.6909     6.0660 f
  n669 (net)                   1   1.0990 
  I_PCI_TOP/HFSBUF_203_168/A (NBUFFX8_HVT)
                                            0.0000   0.1526   1.0000   0.0000   0.0000     6.0660 f
  I_PCI_TOP/HFSBUF_203_168/Y (NBUFFX8_HVT)           0.1100   1.0000            0.2790     6.3450 f
  I_PCI_TOP/HFSNET_27 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/I1[0] (SRAM2RW32x4)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     6.3450 f
  data arrival time                                                                        6.3450

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1136     5.6716
  data required time                                                                       5.6716
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6716
  data arrival time                                                                       -6.3450
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6734


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1988     3.5988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/QN (SDFFX1_HVT)
                                                     0.4397   1.0000            1.0169     4.6158 r
  I_RISC_CORE/n282 (net)       1   5.2975 
  I_RISC_CORE/HFSINV_302_1900/A (INVX8_RVT)
                                            0.0000   0.4397   1.0000   0.0000   0.0000     4.6158 r
  I_RISC_CORE/HFSINV_302_1900/Y (INVX8_RVT)          0.1597   1.0000            0.1066     4.7224 f
  I_RISC_CORE/Xecutng_Instrn[18] (net)
                               8   3.0593 
  Xecutng_Instrn_18__UPF_LS/A (LSDNSSX8_HVT)
                                            0.0000   0.1597   1.0000   0.0000   0.0000     4.7224 f
  Xecutng_Instrn_18__UPF_LS/Y (LSDNSSX8_HVT)         0.0696   1.0000            0.2422     4.9645 f
  n361 (net)                   1   0.4455 
  U283/A4 (AOI22X1_HVT)                     0.0000   0.0696   1.0000   0.0000   0.0000     4.9645 f
  U283/Y (AOI22X1_HVT)                               0.1130   1.0000            0.4737     5.4382 r
  n610 (net)                   1   0.4035 
  U329/A2 (NAND3X1_HVT)                     0.0000   0.1130   1.0000   0.0000   0.0000     5.4382 r
  U329/Y (NAND3X1_HVT)                               0.1574   1.0000            0.7397     6.1779 f
  n673 (net)                   1   1.2634 
  I_PCI_TOP/ZBUF_210_inst_23328/A (NBUFFX8_LVT)
                                            0.0000   0.1574   1.0000   0.0000   0.0000     6.1779 f
  I_PCI_TOP/ZBUF_210_inst_23328/Y (NBUFFX8_LVT)      0.0448   1.0000            0.1542     6.3321 f
  I_PCI_TOP/ZBUF_210_74 (net)
                               1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/I1[2] (SRAM2RW32x4)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     6.3321 f
  data arrival time                                                                        6.3321

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1440     5.7021
  data required time                                                                       5.7021
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7021
  data arrival time                                                                       -6.3321
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6300


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1640     1.1640
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1640 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1900   1.0000            1.2970     2.4610 r
  I_RISC_CORE/aps_rename_40_ (net)
                               2   0.8603 
  I_RISC_CORE/ZBUF_898_inst_22866/A (NBUFFX2_HVT)
                                            0.0000   0.1900   1.0000   0.0000   0.0000     2.4610 r
  I_RISC_CORE/ZBUF_898_inst_22866/Y (NBUFFX2_HVT)    0.2371   1.0000            0.3873     2.8484 r
  I_RISC_CORE/PSW[3] (net)    14   6.0613 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/SI (SDFFX1_HVT)
                                            0.0000   0.2371   1.0000   0.0000   0.0000     2.8484 r
  data arrival time                                                                        2.8484

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)                  3.4564 r
  library setup time                                          1.0000           -1.2361     2.2203
  data required time                                                                       2.2203
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2203
  data arrival time                                                                       -2.8484
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6281


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1988     3.5988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/QN (SDFFX1_HVT)
                                                     0.4283   1.0000            1.0064     4.6052 r
  I_RISC_CORE/n275 (net)       1   4.8908 
  I_RISC_CORE/HFSINV_324_1831/A (INVX8_HVT)
                                            0.0000   0.4283   1.0000   0.0000   0.0000     4.6052 r
  I_RISC_CORE/HFSINV_324_1831/Y (INVX8_HVT)          0.1755   1.0000            0.2407     4.8459 f
  I_RISC_CORE/Xecutng_Instrn[17] (net)
                               8   1.8558 
  Xecutng_Instrn_17__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1755   1.0000   0.0000   0.0000     4.8459 f
  Xecutng_Instrn_17__UPF_LS/Y (LSDNSSX4_LVT)         0.0449   1.0000            0.1894     5.0354 f
  n362 (net)                   1   0.4847 
  U308/A4 (AO22X1_RVT)                      0.0000   0.0449   1.0000   0.0000   0.0000     5.0354 f
  U308/Y (AO22X1_RVT)                                0.0835   1.0000            0.1830     5.2184 f
  n205 (net)                   1   0.7595 
  U434/A (INVX1_LVT)                        0.0000   0.0835   1.0000   0.0000   0.0000     5.2184 f
  U434/Y (INVX1_LVT)                                 0.0439   1.0000            0.0585     5.2769 r
  n606 (net)                   1   0.4035 
  U311/A2 (NAND3X1_HVT)                     0.0000   0.0439   1.0000   0.0000   0.0000     5.2769 r
  U311/Y (NAND3X1_HVT)                               0.1668   1.0000            0.7047     5.9816 f
  n677 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_106_4/A (NBUFFX16_HVT)   0.0000   0.1668   1.0000   0.0000   0.0000     5.9816 f
  I_PCI_TOP/HFSBUF_106_4/Y (NBUFFX16_HVT)            0.1225   1.0000            0.3055     6.2870 f
  I_PCI_TOP/HFSNET_1 (net)     1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/I1[1] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0000   0.0000   0.0000     6.2870 f
  data arrival time                                                                        6.2870

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1077     5.6658
  data required time                                                                       5.6658
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6658
  data arrival time                                                                       -6.2870
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6212


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1988     3.5988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     3.5988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/Q (SDFFX2_HVT)
                                                     0.2367   1.0000            1.2230     4.8218 r
  I_RISC_CORE/Xecutng_Instrn[25] (net)
                               8   5.6121 
  Xecutng_Instrn_25__UPF_LS/A (LSDNSSX8_HVT)
                                            0.0000   0.2367   1.0000   0.0000   0.0000     4.8218 r
  Xecutng_Instrn_25__UPF_LS/Y (LSDNSSX8_HVT)         0.0570   1.0000            0.2009     5.0227 r
  n354 (net)                   1   0.4180 
  U299/A4 (AOI22X1_HVT)                     0.0000   0.0570   1.0000   0.0000   0.0000     5.0227 r
  U299/Y (AOI22X1_HVT)                               0.1258   1.0000            0.5881     5.6108 f
  n613 (net)                   1   0.4165 
  U436/A2 (NAND3X1_RVT)                     0.0000   0.1258   1.0000   0.0000   0.0000     5.6108 f
  U436/Y (NAND3X1_RVT)                               0.0758   1.0000            0.3432     5.9540 r
  n668 (net)                   1   1.1443 
  I_PCI_TOP/HFSBUF_200_197/A (NBUFFX8_HVT)
                                            0.0000   0.0758   1.0000   0.0000   0.0000     5.9540 r
  I_PCI_TOP/HFSBUF_200_197/Y (NBUFFX8_HVT)           0.1196   1.0000            0.2309     6.1849 r
  I_PCI_TOP/HFSNET_34 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/I1[1] (SRAM2RW32x4)
                                            0.0000   0.1196   1.0000   0.0000   0.0000     6.1849 r
  data arrival time                                                                        6.1849

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8556     5.6556
  clock reconvergence pessimism                                                 0.0012     5.6569
  clock uncertainty                                                            -0.1000     5.5569
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/CE1 (SRAM2RW32x4)                              5.5569 r
  library setup time                                          1.0000            0.0134     5.5703
  data required time                                                                       5.5703
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.5703
  data arrival time                                                                       -6.1849
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6146


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1640     1.1640
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1640 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1909   1.0000            1.2979     2.4619 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/U84/A (NBUFFX2_HVT)           0.0000   0.1909   1.0000   0.0000   0.0000     2.4619 r
  I_RISC_CORE/U84/Y (NBUFFX2_HVT)                    0.1938   1.0000            0.3638     2.8257 r
  I_RISC_CORE/PSW[10] (net)    9   3.8651 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1938   1.0000   0.0000   0.0000     2.8257 r
  data arrival time                                                                        2.8257

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2117     2.2447
  data required time                                                                       2.2447
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2447
  data arrival time                                                                       -2.8257
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5810


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1640     1.1640
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                                     0.0568                     0.0000     1.1640 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2943   1.0000            1.5974     2.7614 r
  I_RISC_CORE/PSW[8] (net)    13   5.7953 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/SI (SDFFX1_HVT)
                                            0.0000   0.2943   1.0000   0.0000   0.0000     2.7614 r
  data arrival time                                                                        2.7614

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)                  3.4564 r
  library setup time                                          1.0000           -1.2694     2.1870
  data required time                                                                       2.1870
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1870
  data arrival time                                                                       -2.7614
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5744


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1698     1.1698
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/CLK (SDFFARX2_HVT)
                                                     0.0683                     0.0000     1.1698 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/Q (SDFFARX2_HVT)
                                                     0.2441   1.0000            1.5548     2.7246 r
  I_RISC_CORE/I_STACK_TOP_TOS_0_ (net)
                               6   2.5982 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/SI (SDFFARX1_HVT)
                                            0.0000   0.2441   1.0000   0.0000   0.0000     2.7246 r
  data arrival time                                                                        2.7246

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0598     3.4598
  clock reconvergence pessimism                                                 0.1100     3.5698
  clock uncertainty                                                            -0.1000     3.4698
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)                    3.4698 r
  library setup time                                          1.0000           -1.3092     2.1606
  data required time                                                                       2.1606
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1606
  data arrival time                                                                       -2.7246
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5640


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1698     1.1698
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX2_HVT)
                                                     0.0683                     0.0000     1.1698 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/Q (SDFFARX2_HVT)
                                                     0.2521   1.0000            1.5641     2.7339 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_0_ (net)
                               7   3.1026 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/SI (SDFFX2_HVT)
                                            0.0000   0.2521   1.0000   0.0000   0.0000     2.7339 r
  data arrival time                                                                        2.7339

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0796     3.4796
  clock reconvergence pessimism                                                 0.0889     3.5684
  clock uncertainty                                                            -0.1000     3.4684
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)                          3.4684 r
  library setup time                                          1.0000           -1.2933     2.1751
  data required time                                                                       2.1751
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1751
  data arrival time                                                                       -2.7339
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5588


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX2_HVT)
                                                     0.1948   1.0000            1.1796     2.3784 r
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               5   2.5749 
  I_RISC_CORE/ZBUF_163_inst_22924/A (NBUFFX4_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     2.3784 r
  I_RISC_CORE/ZBUF_163_inst_22924/Y (NBUFFX4_HVT)    0.1420   1.0000            0.3412     2.7196 r
  I_RISC_CORE/ZBUF_163_33 (net)
                               4   0.8280 
  I_RISC_CORE/U219/A2 (AO22X1_HVT)          0.0000   0.1420   1.0000   0.0000   0.0000     2.7196 r
  I_RISC_CORE/U219/Y (AO22X1_HVT)                    0.1964   1.0000            0.5744     3.2940 r
  I_RISC_CORE/n806 (net)       1   0.5252 
  I_RISC_CORE/ZINV_224_inst_24134/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2940 r
  I_RISC_CORE/ZINV_224_inst_24134/Y (INVX0_HVT)      0.1194   1.0000            0.1907     3.4847 f
  I_RISC_CORE/ZINV_224_171 (net)
                               2   0.9033 
  I_RISC_CORE/ZINV_189_inst_24132/A (IBUFFX2_HVT)
                                            0.0000   0.1194   1.0000   0.0000   0.0000     3.4847 f
  I_RISC_CORE/ZINV_189_inst_24132/Y (IBUFFX2_HVT)    0.1182   1.0000            0.3845     3.8692 r
  I_RISC_CORE/ZINV_189_171 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[6] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     3.8692 r
  data arrival time                                                                        3.8692

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0158     3.3241
  data required time                                                                       3.3241
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3241
  data arrival time                                                                       -3.8692
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5450


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX2_HVT)
                                                     0.1948   1.0000            1.1796     2.3784 r
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               5   2.5749 
  I_RISC_CORE/ZBUF_163_inst_22924/A (NBUFFX4_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     2.3784 r
  I_RISC_CORE/ZBUF_163_inst_22924/Y (NBUFFX4_HVT)    0.1420   1.0000            0.3412     2.7196 r
  I_RISC_CORE/ZBUF_163_33 (net)
                               4   0.8280 
  I_RISC_CORE/U219/A2 (AO22X1_HVT)          0.0000   0.1420   1.0000   0.0000   0.0000     2.7196 r
  I_RISC_CORE/U219/Y (AO22X1_HVT)                    0.1964   1.0000            0.5744     3.2940 r
  I_RISC_CORE/n806 (net)       1   0.5252 
  I_RISC_CORE/ZINV_224_inst_24134/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2940 r
  I_RISC_CORE/ZINV_224_inst_24134/Y (INVX0_HVT)      0.1194   1.0000            0.1907     3.4847 f
  I_RISC_CORE/ZINV_224_171 (net)
                               2   0.9033 
  I_RISC_CORE/ZINV_189_inst_24132/A (IBUFFX2_HVT)
                                            0.0000   0.1194   1.0000   0.0000   0.0000     3.4847 f
  I_RISC_CORE/ZINV_189_inst_24132/Y (IBUFFX2_HVT)    0.1182   1.0000            0.3845     3.8692 r
  I_RISC_CORE/ZINV_189_171 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[6] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     3.8692 r
  data arrival time                                                                        3.8692

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0158     3.3241
  data required time                                                                       3.3241
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3241
  data arrival time                                                                       -3.8692
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5450


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX2_HVT)
                                                     0.1948   1.0000            1.1796     2.3784 r
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               5   2.5749 
  I_RISC_CORE/ZBUF_163_inst_22924/A (NBUFFX4_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     2.3784 r
  I_RISC_CORE/ZBUF_163_inst_22924/Y (NBUFFX4_HVT)    0.1420   1.0000            0.3412     2.7196 r
  I_RISC_CORE/ZBUF_163_33 (net)
                               4   0.8280 
  I_RISC_CORE/U219/A2 (AO22X1_HVT)          0.0000   0.1420   1.0000   0.0000   0.0000     2.7196 r
  I_RISC_CORE/U219/Y (AO22X1_HVT)                    0.1964   1.0000            0.5744     3.2940 r
  I_RISC_CORE/n806 (net)       1   0.5252 
  I_RISC_CORE/ZINV_224_inst_24134/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2940 r
  I_RISC_CORE/ZINV_224_inst_24134/Y (INVX0_HVT)      0.1194   1.0000            0.1907     3.4847 f
  I_RISC_CORE/ZINV_224_171 (net)
                               2   0.9033 
  I_RISC_CORE/ZINV_189_inst_24132/A (IBUFFX2_HVT)
                                            0.0000   0.1194   1.0000   0.0000   0.0000     3.4847 f
  I_RISC_CORE/ZINV_189_inst_24132/Y (IBUFFX2_HVT)    0.1182   1.0000            0.3845     3.8692 r
  I_RISC_CORE/ZINV_189_171 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[6] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     3.8692 r
  data arrival time                                                                        3.8692

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0158     3.3241
  data required time                                                                       3.3241
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3241
  data arrival time                                                                       -3.8692
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5450


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[11] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[11] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_132/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell_132/Y (NBUFFX4_HVT)       0.1425   1.0000            0.2205     3.7283 r
  I_RISC_CORE/sram_fixnet_132 (net)
                               1   0.8843 
  I_RISC_CORE/U196/A0 (HADDX2_HVT)          0.0000   0.1425   1.0000   0.0000   0.0000     3.7283 r
  I_RISC_CORE/U196/SO (HADDX2_HVT)                   0.3209   1.0000            0.9923     4.7206 f
  I_RISC_CORE/RESULT_DATA[11] (net)
                               2   2.4520 
  RESULT_DATA_11__UPF_LS/A (LSDNSSX8_LVT)   0.0000   0.3209   1.0000   0.0000   0.0000     4.7206 f
  RESULT_DATA_11__UPF_LS/Y (LSDNSSX8_LVT)            0.0555   1.0000            0.2426     4.9632 f
  n397 (net)                   2   0.8460 
  U314/A4 (AO22X1_HVT)                      0.0000   0.0555   1.0000   0.0000   0.0000     4.9632 f
  U314/Y (AO22X1_HVT)                                0.1609   1.0000            0.3492     5.3124 f
  n210 (net)                   1   0.4825 
  U428/A (INVX0_HVT)                        0.0000   0.1609   1.0000   0.0000   0.0000     5.3124 f
  U428/Y (INVX0_HVT)                                 0.0927   1.0000            0.1592     5.4716 r
  n605 (net)                   1   0.3942 
  U317/A2 (NAND3X2_HVT)                     0.0000   0.0927   1.0000   0.0000   0.0000     5.4716 r
  U317/Y (NAND3X2_HVT)                               0.1401   1.0000            0.7041     6.1757 f
  n655 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/I1[3] (SRAM2RW32x4)
                                            0.0000   0.1401   1.0000   0.0000   0.0000     6.1757 f
  data arrival time                                                                        6.1757

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1025     5.6605
  data required time                                                                       5.6605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6605
  data arrival time                                                                       -6.1757
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5152


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[12] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[12] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_131/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell_131/Y (NBUFFX4_HVT)       0.1425   1.0000            0.2205     3.7283 r
  I_RISC_CORE/sram_fixnet_131 (net)
                               1   0.8843 
  I_RISC_CORE/U197/A0 (HADDX2_HVT)          0.0000   0.1425   1.0000   0.0000   0.0000     3.7283 r
  I_RISC_CORE/U197/SO (HADDX2_HVT)                   0.3209   1.0000            0.9923     4.7206 f
  I_RISC_CORE/RESULT_DATA[12] (net)
                               2   2.4520 
  RESULT_DATA_12__UPF_LS/A (LSDNSSX8_LVT)   0.0000   0.3209   1.0000   0.0000   0.0000     4.7206 f
  RESULT_DATA_12__UPF_LS/Y (LSDNSSX8_LVT)            0.0555   1.0000            0.2426     4.9632 f
  n396 (net)                   2   0.8460 
  U350/A4 (AO22X1_HVT)                      0.0000   0.0555   1.0000   0.0000   0.0000     4.9632 f
  U350/Y (AO22X1_HVT)                                0.1606   1.0000            0.3492     5.3124 f
  n240 (net)                   1   0.4825 
  U396/A (INVX0_HVT)                        0.0000   0.1606   1.0000   0.0000   0.0000     5.3124 f
  U396/Y (INVX0_HVT)                                 0.0926   1.0000            0.1591     5.4714 r
  n599 (net)                   1   0.3942 
  U353/A2 (NAND3X2_HVT)                     0.0000   0.0926   1.0000   0.0000   0.0000     5.4714 r
  U353/Y (NAND3X2_HVT)                               0.1401   1.0000            0.7040     6.1755 f
  n683 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/I1[0] (SRAM2RW32x4)
                                            0.0000   0.1401   1.0000   0.0000   0.0000     6.1755 f
  data arrival time                                                                        6.1755

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1025     5.6605
  data required time                                                                       5.6605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6605
  data arrival time                                                                       -6.1755
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5149


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX2_HVT)
                                                     0.1919   1.0000            1.1760     2.3748 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               4   2.3569 
  I_RISC_CORE/ZBUF_1577_inst_22877/A (NBUFFX8_HVT)
                                            0.0000   0.1919   1.0000   0.0000   0.0000     2.3748 r
  I_RISC_CORE/ZBUF_1577_inst_22877/Y (NBUFFX8_HVT)   0.1267   1.0000            0.3229     2.6977 r
  I_RISC_CORE/ZBUF_1577_28 (net)
                               5   1.2512 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1267   1.0000   0.0000   0.0000     2.6977 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1964   1.0000            0.5627     3.2605 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_97_inst_23940/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2605 r
  I_RISC_CORE/ZINV_97_inst_23940/Y (INVX0_HVT)       0.1194   1.0000            0.1907     3.4511 f
  I_RISC_CORE/ZINV_97_158 (net)
                               2   0.9033 
  I_RISC_CORE/ZINV_63_inst_23938/A (IBUFFX2_HVT)
                                            0.0000   0.1194   1.0000   0.0000   0.0000     3.4511 f
  I_RISC_CORE/ZINV_63_inst_23938/Y (IBUFFX2_HVT)     0.1182   1.0000            0.3845     3.8356 r
  I_RISC_CORE/ZINV_63_158 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     3.8356 r
  data arrival time                                                                        3.8356

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0158     3.3241
  data required time                                                                       3.3241
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3241
  data arrival time                                                                       -3.8356
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5115


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX2_HVT)
                                                     0.1919   1.0000            1.1760     2.3748 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               4   2.3569 
  I_RISC_CORE/ZBUF_1577_inst_22877/A (NBUFFX8_HVT)
                                            0.0000   0.1919   1.0000   0.0000   0.0000     2.3748 r
  I_RISC_CORE/ZBUF_1577_inst_22877/Y (NBUFFX8_HVT)   0.1267   1.0000            0.3229     2.6977 r
  I_RISC_CORE/ZBUF_1577_28 (net)
                               5   1.2512 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1267   1.0000   0.0000   0.0000     2.6977 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1964   1.0000            0.5627     3.2605 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_97_inst_23940/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2605 r
  I_RISC_CORE/ZINV_97_inst_23940/Y (INVX0_HVT)       0.1194   1.0000            0.1907     3.4511 f
  I_RISC_CORE/ZINV_97_158 (net)
                               2   0.9033 
  I_RISC_CORE/ZINV_63_inst_23938/A (IBUFFX2_HVT)
                                            0.0000   0.1194   1.0000   0.0000   0.0000     3.4511 f
  I_RISC_CORE/ZINV_63_inst_23938/Y (IBUFFX2_HVT)     0.1182   1.0000            0.3845     3.8356 r
  I_RISC_CORE/ZINV_63_158 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     3.8356 r
  data arrival time                                                                        3.8356

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0158     3.3241
  data required time                                                                       3.3241
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3241
  data arrival time                                                                       -3.8356
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5115


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX2_HVT)
                                                     0.1919   1.0000            1.1760     2.3748 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               4   2.3569 
  I_RISC_CORE/ZBUF_1577_inst_22877/A (NBUFFX8_HVT)
                                            0.0000   0.1919   1.0000   0.0000   0.0000     2.3748 r
  I_RISC_CORE/ZBUF_1577_inst_22877/Y (NBUFFX8_HVT)   0.1267   1.0000            0.3229     2.6977 r
  I_RISC_CORE/ZBUF_1577_28 (net)
                               5   1.2512 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1267   1.0000   0.0000   0.0000     2.6977 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1964   1.0000            0.5627     3.2605 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_97_inst_23940/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2605 r
  I_RISC_CORE/ZINV_97_inst_23940/Y (INVX0_HVT)       0.1194   1.0000            0.1907     3.4511 f
  I_RISC_CORE/ZINV_97_158 (net)
                               2   0.9033 
  I_RISC_CORE/ZINV_63_inst_23938/A (IBUFFX2_HVT)
                                            0.0000   0.1194   1.0000   0.0000   0.0000     3.4511 f
  I_RISC_CORE/ZINV_63_inst_23938/Y (IBUFFX2_HVT)     0.1182   1.0000            0.3845     3.8356 r
  I_RISC_CORE/ZINV_63_158 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     3.8356 r
  data arrival time                                                                        3.8356

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0158     3.3241
  data required time                                                                       3.3241
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3241
  data arrival time                                                                       -3.8356
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5115


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1988     3.5988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1769   1.0000            1.0991     4.6979 f
  I_RISC_CORE/n796 (net)       1   1.5789 
  I_RISC_CORE/U102/A (NBUFFX16_HVT)         0.0000   0.1769   1.0000   0.0000   0.0000     4.6979 f
  I_RISC_CORE/U102/Y (NBUFFX16_HVT)                  0.1298   1.0000            0.3213     5.0193 f
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               8   2.3847 
  Xecutng_Instrn_5__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1298   1.0000   0.0000   0.0000     5.0193 f
  Xecutng_Instrn_5__UPF_LS/Y (LSDNSSX4_RVT)          0.1477   1.0000            0.3235     5.3428 f
  n374 (net)                   4   1.6976 
  U249/A2 (AO22X1_HVT)                      0.0000   0.1477   1.0000   0.0000   0.0000     5.3428 f
  U249/Y (AO22X1_HVT)                                0.1802   1.0000            0.6119     5.9547 f
  n749 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_23_144/A (NBUFFX8_HVT)
                                            0.0000   0.1802   1.0000   0.0000   0.0000     5.9547 f
  I_SDRAM_TOP/HFSBUF_23_144/Y (NBUFFX8_HVT)          0.1100   1.0000            0.3007     6.2554 f
  I_SDRAM_TOP/HFSNET_51 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[5] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     6.2554 f
  data arrival time                                                                        6.2554

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1168     5.7442
  data required time                                                                       5.7442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7442
  data arrival time                                                                       -6.2554
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5112


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[14] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[14] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_129/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell_129/Y (NBUFFX4_HVT)       0.1425   1.0000            0.2205     3.7283 r
  I_RISC_CORE/sram_fixnet_129 (net)
                               1   0.8843 
  I_RISC_CORE/U193/A0 (HADDX2_HVT)          0.0000   0.1425   1.0000   0.0000   0.0000     3.7283 r
  I_RISC_CORE/U193/SO (HADDX2_HVT)                   0.2930   1.0000            0.9547     4.6830 f
  I_RISC_CORE/RESULT_DATA[14] (net)
                               2   0.9925 
  RESULT_DATA_14__UPF_LS/A (LSDNSSX4_LVT)   0.0000   0.2930   1.0000   0.0000   0.0000     4.6830 f
  RESULT_DATA_14__UPF_LS/Y (LSDNSSX4_LVT)            0.0625   1.0000            0.2708     4.9538 f
  n394 (net)                   2   0.8460 
  U320/A4 (AO22X1_HVT)                      0.0000   0.0625   1.0000   0.0000   0.0000     4.9538 f
  U320/Y (AO22X1_HVT)                                0.1609   1.0000            0.3533     5.3071 f
  n215 (net)                   1   0.4825 
  U422/A (INVX0_HVT)                        0.0000   0.1609   1.0000   0.0000   0.0000     5.3071 f
  U422/Y (INVX0_HVT)                                 0.0927   1.0000            0.1592     5.4664 r
  n604 (net)                   1   0.3942 
  U323/A2 (NAND3X2_HVT)                     0.0000   0.0927   1.0000   0.0000   0.0000     5.4664 r
  U323/Y (NAND3X2_HVT)                               0.1401   1.0000            0.7041     6.1704 f
  n682 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/I1[2] (SRAM2RW32x4)
                                            0.0000   0.1401   1.0000   0.0000   0.0000     6.1704 f
  data arrival time                                                                        6.1704

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1025     5.6605
  data required time                                                                       5.6605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6605
  data arrival time                                                                       -6.1704
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5099


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1640     1.1640
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                                     0.0568                     0.0000     1.1640 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0000            1.5536     2.7176 r
  I_RISC_CORE/n1538 (net)      7   2.9769 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/SI (SDFFX1_HVT)
                                            0.0000   0.2501   1.0000   0.0000   0.0000     2.7176 r
  data arrival time                                                                        2.7176

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0693     3.4693
  clock reconvergence pessimism                                                 0.0889     3.5582
  clock uncertainty                                                            -0.1000     3.4582
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/CLK (SDFFX1_HVT)                                   3.4582 r
  library setup time                                          1.0000           -1.2470     2.2112
  data required time                                                                       2.2112
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2112
  data arrival time                                                                       -2.7176
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5064


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2055   1.0000            1.4800     2.5044 r
  I_RISC_CORE/n1543 (net)      1   0.3892 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/SI (SDFFARX1_HVT)
                                            0.0000   0.2055   1.0000   0.0000   0.0000     2.5044 r
  data arrival time                                                                        2.5044

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1049     3.4244
  clock uncertainty                                                            -0.1000     3.3244
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)          3.3244 r
  library setup time                                          1.0000           -1.3059     2.0185
  data required time                                                                       2.0185
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0185
  data arrival time                                                                       -2.5044
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4859


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1988     3.5988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX1_HVT)
                                                     0.1623   1.0000            1.0841     4.6829 f
  I_RISC_CORE/n870 (net)       1   1.0981 
  I_RISC_CORE/U30/A (NBUFFX8_HVT)           0.0000   0.1623   1.0000   0.0000   0.0000     4.6829 f
  I_RISC_CORE/U30/Y (NBUFFX8_HVT)                    0.1232   1.0000            0.3006     4.9835 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               8   2.4070 
  Xecutng_Instrn_2__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1232   1.0000   0.0000   0.0000     4.9835 f
  Xecutng_Instrn_2__UPF_LS/Y (LSDNSSX4_RVT)          0.1512   1.0000            0.3230     5.3064 f
  n377 (net)                   4   2.2244 
  U254/A2 (AO22X1_HVT)                      0.0000   0.1512   1.0000   0.0000   0.0000     5.3064 f
  U254/Y (AO22X1_HVT)                                0.1802   1.0000            0.6148     5.9212 f
  n733 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_23_158/A (NBUFFX8_HVT)
                                            0.0000   0.1802   1.0000   0.0000   0.0000     5.9212 f
  I_SDRAM_TOP/HFSBUF_23_158/Y (NBUFFX8_HVT)          0.1100   1.0000            0.3007     6.2219 f
  I_SDRAM_TOP/HFSNET_65 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[2] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     6.2219 f
  data arrival time                                                                        6.2219

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1168     5.7442
  data required time                                                                       5.7442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7442
  data arrival time                                                                       -6.2219
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4777


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2696   1.0000            1.5617     2.5861 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2061 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/SI (SDFFARX1_HVT)
                                            0.0000   0.2696   1.0000   0.0000   0.0000     2.5861 r
  data arrival time                                                                        2.5861

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0530     3.4530
  clock reconvergence pessimism                                                 0.0889     3.5418
  clock uncertainty                                                            -0.1000     3.4418
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)                  3.4418 r
  library setup time                                          1.0000           -1.3332     2.1086
  data required time                                                                       2.1086
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1086
  data arrival time                                                                       -2.5861
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4775


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[3] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[3] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_140/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell_140/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7285 r
  I_RISC_CORE/sram_fixnet_140 (net)
                               1   0.9037 
  I_RISC_CORE/U186/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7285 r
  I_RISC_CORE/U186/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5412 f
  I_RISC_CORE/RESULT_DATA[3] (net)
                               2   0.7793 
  RESULT_DATA_3__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.5412 f
  RESULT_DATA_3__UPF_LS/Y (LSDNSSX4_RVT)             0.1430   1.0000            0.4040     4.9452 f
  n405 (net)                   2   0.8935 
  U368/A4 (AO22X1_RVT)                      0.0000   0.1430   1.0000   0.0000   0.0000     4.9452 f
  U368/Y (AO22X1_RVT)                                0.0798   1.0000            0.2362     5.1814 f
  n255 (net)                   1   0.4825 
  U389/A (INVX0_HVT)                        0.0000   0.0798   1.0000   0.0000   0.0000     5.1814 f
  U389/Y (INVX0_HVT)                                 0.0724   1.0000            0.0975     5.2789 r
  n596 (net)                   1   0.4022 
  U371/A2 (NAND3X4_HVT)                     0.0000   0.0724   1.0000   0.0000   0.0000     5.2789 r
  U371/Y (NAND3X4_HVT)                               0.2144   1.0000            0.7957     6.0746 f
  n679 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/I1[3] (SRAM2RW32x4)
                                            0.0000   0.2144   1.0000   0.0000   0.0000     6.0746 f
  data arrival time                                                                        6.0746

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.0855     5.6436
  data required time                                                                       5.6436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6436
  data arrival time                                                                       -6.0746
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4310


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1698     1.1698
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0683                     0.0000     1.1698 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/Q (SDFFARX1_HVT)
                                                     0.1796   1.0000            1.2939     2.4637 r
  I_RISC_CORE/I_STACK_TOP_TOS_1_ (net)
                               1   0.5561 
  I_RISC_CORE/ropt_mt_inst_55205/A (NBUFFX2_RVT)
                                            0.0000   0.1796   1.0000   0.0000   0.0000     2.4637 r
  I_RISC_CORE/ropt_mt_inst_55205/Y (NBUFFX2_RVT)     0.0910   1.0000            0.2053     2.6690 r
  I_RISC_CORE/ropt_net_41680 (net)
                               7   2.8421 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/SI (SDFFARX1_HVT)
                                            0.0000   0.0910   1.0000   0.0000   0.0000     2.6690 r
  data arrival time                                                                        2.6690

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0598     3.4598
  clock reconvergence pessimism                                                 0.1100     3.5698
  clock uncertainty                                                            -0.1000     3.4698
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/CLK (SDFFARX1_HVT)                 3.4698 r
  library setup time                                          1.0000           -1.2236     2.2462
  data required time                                                                       2.2462
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2462
  data arrival time                                                                       -2.6690
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4228


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3290   1.0000            0.7752     1.7996 f
  I_RISC_CORE/n1294 (net)      2   2.7878 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3290   1.0000   0.0000   0.0000     1.7996 f
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2636   1.0000            0.3627     2.1623 r
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.4790 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2636   1.0000   0.0000   0.0000     2.1623 r
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1642   1.0000            0.2503     2.4125 f
  I_RISC_CORE/HFSNET_9 (net)  19   8.4442 
  I_RISC_CORE/U232/A1 (AOI222X1_HVT)        0.0000   0.1642   1.0000   0.0000   0.0000     2.4125 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0000            1.0500     3.4626 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23704/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0000   0.0000   0.0000     3.4626 r
  I_RISC_CORE/ZBUF_81_inst_23704/Y (NBUFFX4_HVT)     0.1328   1.0000            0.2823     3.7449 r
  I_RISC_CORE/ZBUF_81_121 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.7449 r
  data arrival time                                                                        3.7449

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1049     3.4244
  clock uncertainty                                                            -0.1000     3.3244
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3244 r
  library setup time                                          1.0000            0.0101     3.3345
  data required time                                                                       3.3345
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3345
  data arrival time                                                                       -3.7449
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4104


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3290   1.0000            0.7752     1.7996 f
  I_RISC_CORE/n1294 (net)      2   2.7878 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3290   1.0000   0.0000   0.0000     1.7996 f
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2636   1.0000            0.3627     2.1623 r
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.4790 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2636   1.0000   0.0000   0.0000     2.1623 r
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1642   1.0000            0.2503     2.4125 f
  I_RISC_CORE/HFSNET_9 (net)  19   8.4442 
  I_RISC_CORE/U232/A1 (AOI222X1_HVT)        0.0000   0.1642   1.0000   0.0000   0.0000     2.4125 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0000            1.0500     3.4626 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23704/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0000   0.0000   0.0000     3.4626 r
  I_RISC_CORE/ZBUF_81_inst_23704/Y (NBUFFX4_HVT)     0.1328   1.0000            0.2823     3.7449 r
  I_RISC_CORE/ZBUF_81_121 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.7449 r
  data arrival time                                                                        3.7449

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1049     3.4244
  clock uncertainty                                                            -0.1000     3.3244
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3244 r
  library setup time                                          1.0000            0.0101     3.3345
  data required time                                                                       3.3345
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3345
  data arrival time                                                                       -3.7449
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4104


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3290   1.0000            0.7752     1.7996 f
  I_RISC_CORE/n1294 (net)      2   2.7878 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3290   1.0000   0.0000   0.0000     1.7996 f
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2636   1.0000            0.3627     2.1623 r
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.4790 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2636   1.0000   0.0000   0.0000     2.1623 r
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1642   1.0000            0.2503     2.4125 f
  I_RISC_CORE/HFSNET_9 (net)  19   8.4442 
  I_RISC_CORE/U232/A1 (AOI222X1_HVT)        0.0000   0.1642   1.0000   0.0000   0.0000     2.4125 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0000            1.0500     3.4626 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23704/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0000   0.0000   0.0000     3.4626 r
  I_RISC_CORE/ZBUF_81_inst_23704/Y (NBUFFX4_HVT)     0.1328   1.0000            0.2823     3.7449 r
  I_RISC_CORE/ZBUF_81_121 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.7449 r
  data arrival time                                                                        3.7449

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1049     3.4244
  clock uncertainty                                                            -0.1000     3.3244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3244 r
  library setup time                                          1.0000            0.0101     3.3345
  data required time                                                                       3.3345
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3345
  data arrival time                                                                       -3.7449
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4104


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3290   1.0000            0.7752     1.7996 f
  I_RISC_CORE/n1294 (net)      2   2.7878 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3290   1.0000   0.0000   0.0000     1.7996 f
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2636   1.0000            0.3627     2.1623 r
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.4790 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2636   1.0000   0.0000   0.0000     2.1623 r
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1642   1.0000            0.2503     2.4125 f
  I_RISC_CORE/HFSNET_9 (net)  19   8.4442 
  I_RISC_CORE/U232/A1 (AOI222X1_HVT)        0.0000   0.1642   1.0000   0.0000   0.0000     2.4125 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0000            1.0500     3.4626 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23704/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0000   0.0000   0.0000     3.4626 r
  I_RISC_CORE/ZBUF_81_inst_23704/Y (NBUFFX4_HVT)     0.1328   1.0000            0.2823     3.7449 r
  I_RISC_CORE/ZBUF_81_121 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.7449 r
  data arrival time                                                                        3.7449

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1049     3.4244
  clock uncertainty                                                            -0.1000     3.3244
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3244 r
  library setup time                                          1.0000            0.0101     3.3345
  data required time                                                                       3.3345
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3345
  data arrival time                                                                       -3.7449
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4104


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1988     3.5988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     3.5988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX2_HVT)
                                                     0.1986   1.0000            1.2447     4.8436 f
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               4   2.2286 
  Xecutng_Instrn_4__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1986   1.0000   0.0000   0.0000     4.8436 f
  Xecutng_Instrn_4__UPF_LS/Y (LSDNSSX4_RVT)          0.1487   1.0000            0.3795     5.2230 f
  n375 (net)                   4   1.7121 
  U250/A2 (AO22X1_HVT)                      0.0000   0.1487   1.0000   0.0000   0.0000     5.2230 f
  U250/Y (AO22X1_HVT)                                0.1802   1.0000            0.6127     5.8358 f
  n751 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_23_137/A (NBUFFX8_HVT)
                                            0.0000   0.1802   1.0000   0.0000   0.0000     5.8358 f
  I_SDRAM_TOP/HFSBUF_23_137/Y (NBUFFX8_HVT)          0.1100   1.0000            0.3007     6.1365 f
  I_SDRAM_TOP/HFSNET_44 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[4] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     6.1365 f
  data arrival time                                                                        6.1365

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1168     5.7442
  data required time                                                                       5.7442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7442
  data arrival time                                                                       -6.1365
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3922


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1988     3.5988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     3.5988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/Q (SDFFX2_HVT)
                                                     0.1879   1.0000            1.2289     4.8277 f
  I_RISC_CORE/Xecutng_Instrn[12] (net)
                               4   1.5668 
  Xecutng_Instrn_12__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1879   1.0000   0.0000   0.0000     4.8277 f
  Xecutng_Instrn_12__UPF_LS/Y (LSDNSSX4_RVT)         0.1517   1.0000            0.3752     5.2029 f
  n367 (net)                   3   2.1884 
  U242/A2 (AO22X1_HVT)                      0.0000   0.1517   1.0000   0.0000   0.0000     5.2029 f
  U242/Y (AO22X1_HVT)                                0.1802   1.0000            0.6152     5.8181 f
  n759 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_4_185/A (NBUFFX8_HVT)
                                            0.0000   0.1802   1.0000   0.0000   0.0000     5.8181 f
  I_SDRAM_TOP/HFSBUF_4_185/Y (NBUFFX8_HVT)           0.1100   1.0000            0.3007     6.1188 f
  I_SDRAM_TOP/HFSNET_76 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[12] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     6.1188 f
  data arrival time                                                                        6.1188

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1168     5.7442
  data required time                                                                       5.7442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7442
  data arrival time                                                                       -6.1188
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3745


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1698     1.1698
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.0683                     0.0000     1.1698 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1904   1.0000            1.3056     2.4754 r
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               2   0.8710 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/SI (SDFFARX2_HVT)
                                            0.0000   0.1904   1.0000   0.0000   0.0000     2.4754 r
  data arrival time                                                                        2.4754

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0598     3.4598
  clock reconvergence pessimism                                                 0.1100     3.5698
  clock uncertainty                                                            -0.1000     3.4698
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/CLK (SDFFARX2_HVT)                    3.4698 r
  library setup time                                          1.0000           -1.3442     2.1255
  data required time                                                                       2.1255
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1255
  data arrival time                                                                       -2.4754
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3499


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_655932276/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/Q (SDFFX1_HVT)
                                                     0.1787   1.0000            1.1010     2.2998 f
  I_RISC_CORE/Xecutng_Instrn[0] (net)
                               2   1.6375 
  I_RISC_CORE/U31/A (NBUFFX8_HVT)           0.0000   0.1787   1.0000   0.0000   0.0000     2.2998 f
  I_RISC_CORE/U31/Y (NBUFFX8_HVT)                    0.1214   1.0000            0.3119     2.6117 f
  I_RISC_CORE/n262 (net)       7   2.0766 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/SI (SDFFX2_HVT)
                                            0.0000   0.1214   1.0000   0.0000   0.0000     2.6117 f
  data arrival time                                                                        2.6117

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0796     3.4796
  clock reconvergence pessimism                                                 0.1192     3.5988
  clock uncertainty                                                            -0.1000     3.4988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX2_HVT)                           3.4988 r
  library setup time                                          1.0000           -1.2318     2.2670
  data required time                                                                       2.2670
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2670
  data arrival time                                                                       -2.6117
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3447


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_655932276/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1769   1.0000            1.0991     2.2979 f
  I_RISC_CORE/n796 (net)       1   1.5789 
  I_RISC_CORE/U102/A (NBUFFX16_HVT)         0.0000   0.1769   1.0000   0.0000   0.0000     2.2979 f
  I_RISC_CORE/U102/Y (NBUFFX16_HVT)                  0.1298   1.0000            0.3213     2.6193 f
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               8   2.3847 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/SI (SDFFX1_HVT)
                                            0.0000   0.1298   1.0000   0.0000   0.0000     2.6193 f
  data arrival time                                                                        2.6193

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0796     3.4796
  clock reconvergence pessimism                                                 0.1192     3.5988
  clock uncertainty                                                            -0.1000     3.4988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX1_HVT)                           3.4988 r
  library setup time                                          1.0000           -1.2132     2.2856
  data required time                                                                       2.2856
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2856
  data arrival time                                                                       -2.6193
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3337


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9504 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1078_538/A (INVX4_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9504 r
  I_RISC_CORE/HFSINV_1078_538/Y (INVX4_HVT)          0.2075   1.0000            0.3106     2.2611 f
  I_RISC_CORE/HFSNET_8 (net)  19   7.6750 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/SI (SDFFARX1_HVT)
                                            0.0000   0.2075   1.0000   0.0000   0.0000     2.2611 f
  data arrival time                                                                        2.2611

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1049     3.4244
  clock uncertainty                                                            -0.1000     3.3244
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/CLK (SDFFARX1_HVT)                         3.3244 r
  library setup time                                          1.0000           -1.3955     1.9289
  data required time                                                                       1.9289
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9289
  data arrival time                                                                       -2.2611
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3322


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5626 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5626 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8425 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8425 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9748 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9748 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6292 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6292 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7942 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U377/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7942 r
  I_RISC_CORE/U377/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3091 r
  I_RISC_CORE/Addr_A[0] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_63_inst_23790/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3091 r
  I_RISC_CORE/ZBUF_63_inst_23790/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6455 r
  I_RISC_CORE/ZBUF_63_133 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[0] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6455 r
  data arrival time                                                                        3.6455

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0101     3.3184
  data required time                                                                       3.3184
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3184
  data arrival time                                                                       -3.6455
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5626 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5626 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8425 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8425 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9748 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9748 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6292 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6292 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7942 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U375/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7942 r
  I_RISC_CORE/U375/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3091 r
  I_RISC_CORE/n791 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23753/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3091 r
  I_RISC_CORE/ZBUF_37_inst_23753/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6455 r
  I_RISC_CORE/ZBUF_37_128 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[2] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6455 r
  data arrival time                                                                        3.6455

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0101     3.3184
  data required time                                                                       3.3184
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3184
  data arrival time                                                                       -3.6455
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5626 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5626 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8425 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8425 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9748 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9748 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6292 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6292 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7942 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U377/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7942 r
  I_RISC_CORE/U377/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3091 r
  I_RISC_CORE/Addr_A[0] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_63_inst_23790/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3091 r
  I_RISC_CORE/ZBUF_63_inst_23790/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6455 r
  I_RISC_CORE/ZBUF_63_133 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[0] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6455 r
  data arrival time                                                                        3.6455

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0101     3.3184
  data required time                                                                       3.3184
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3184
  data arrival time                                                                       -3.6455
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5626 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5626 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8425 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8425 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9748 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9748 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6292 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6292 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7942 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U375/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7942 r
  I_RISC_CORE/U375/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3091 r
  I_RISC_CORE/n791 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23753/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3091 r
  I_RISC_CORE/ZBUF_37_inst_23753/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6455 r
  I_RISC_CORE/ZBUF_37_128 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[2] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6455 r
  data arrival time                                                                        3.6455

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0101     3.3184
  data required time                                                                       3.3184
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3184
  data arrival time                                                                       -3.6455
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5626 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5626 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8425 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8425 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9748 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9748 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6292 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6292 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7942 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U372/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7942 r
  I_RISC_CORE/U372/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3091 r
  I_RISC_CORE/Addr_A[5] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23544/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3091 r
  I_RISC_CORE/ZBUF_37_inst_23544/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6455 r
  I_RISC_CORE/ZBUF_37_102 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[5] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6455 r
  data arrival time                                                                        3.6455

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0101     3.3184
  data required time                                                                       3.3184
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3184
  data arrival time                                                                       -3.6455
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5626 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5626 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8425 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8425 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9748 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9748 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6292 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6292 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7942 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U372/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7942 r
  I_RISC_CORE/U372/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3091 r
  I_RISC_CORE/Addr_A[5] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23544/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3091 r
  I_RISC_CORE/ZBUF_37_inst_23544/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6455 r
  I_RISC_CORE/ZBUF_37_102 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[5] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6455 r
  data arrival time                                                                        3.6455

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0101     3.3184
  data required time                                                                       3.3184
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3184
  data arrival time                                                                       -3.6455
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5626 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5626 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8425 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8425 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9748 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9748 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6292 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6292 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7942 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U374/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7942 r
  I_RISC_CORE/U374/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3091 r
  I_RISC_CORE/Addr_A[3] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23645/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3091 r
  I_RISC_CORE/ZBUF_37_inst_23645/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6455 r
  I_RISC_CORE/ZBUF_37_114 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[3] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6455 r
  data arrival time                                                                        3.6455

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0101     3.3184
  data required time                                                                       3.3184
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3184
  data arrival time                                                                       -3.6455
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5626 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5626 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8425 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8425 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9748 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9748 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6292 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6292 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7942 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U374/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7942 r
  I_RISC_CORE/U374/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3091 r
  I_RISC_CORE/Addr_A[3] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23645/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3091 r
  I_RISC_CORE/ZBUF_37_inst_23645/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6455 r
  I_RISC_CORE/ZBUF_37_114 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[3] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6455 r
  data arrival time                                                                        3.6455

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0101     3.3184
  data required time                                                                       3.3184
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3184
  data arrival time                                                                       -3.6455
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5626 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5626 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8425 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8425 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9748 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9748 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6292 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6292 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7942 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U373/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7942 r
  I_RISC_CORE/U373/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3091 r
  I_RISC_CORE/n714 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23819/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3091 r
  I_RISC_CORE/ZBUF_37_inst_23819/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6455 r
  I_RISC_CORE/ZBUF_37_136 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[4] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6455 r
  data arrival time                                                                        3.6455

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0101     3.3184
  data required time                                                                       3.3184
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3184
  data arrival time                                                                       -3.6455
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5626 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5626 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8425 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8425 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9748 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9748 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6292 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6292 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7942 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U371/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7942 r
  I_RISC_CORE/U371/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3091 r
  I_RISC_CORE/Addr_A[6] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23847/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3091 r
  I_RISC_CORE/ZBUF_37_inst_23847/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6455 r
  I_RISC_CORE/ZBUF_37_140 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[6] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6455 r
  data arrival time                                                                        3.6455

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0101     3.3184
  data required time                                                                       3.3184
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3184
  data arrival time                                                                       -3.6455
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5626 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5626 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8425 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8425 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9748 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9748 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6292 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6292 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7942 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U373/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7942 r
  I_RISC_CORE/U373/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3091 r
  I_RISC_CORE/n714 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23819/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3091 r
  I_RISC_CORE/ZBUF_37_inst_23819/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6455 r
  I_RISC_CORE/ZBUF_37_136 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[4] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6455 r
  data arrival time                                                                        3.6455

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0101     3.3184
  data required time                                                                       3.3184
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3184
  data arrival time                                                                       -3.6455
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5626 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5626 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8425 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8425 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9748 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9748 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6292 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6292 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7942 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U371/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7942 r
  I_RISC_CORE/U371/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3091 r
  I_RISC_CORE/Addr_A[6] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23847/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3091 r
  I_RISC_CORE/ZBUF_37_inst_23847/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6455 r
  I_RISC_CORE/ZBUF_37_140 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[6] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6455 r
  data arrival time                                                                        3.6455

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0101     3.3184
  data required time                                                                       3.3184
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3184
  data arrival time                                                                       -3.6455
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5626 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5626 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8425 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8425 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9748 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9748 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6292 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6292 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7942 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U376/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7942 r
  I_RISC_CORE/U376/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3091 r
  I_RISC_CORE/Addr_A[1] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_56_inst_23703/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3091 r
  I_RISC_CORE/ZBUF_56_inst_23703/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6455 r
  I_RISC_CORE/ZBUF_56_121 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[1] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6455 r
  data arrival time                                                                        3.6455

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0101     3.3184
  data required time                                                                       3.3184
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3184
  data arrival time                                                                       -3.6455
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5626 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5626 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8425 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8425 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9748 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9748 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6292 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6292 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7942 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U376/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7942 r
  I_RISC_CORE/U376/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3091 r
  I_RISC_CORE/Addr_A[1] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_56_inst_23703/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3091 r
  I_RISC_CORE/ZBUF_56_inst_23703/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6455 r
  I_RISC_CORE/ZBUF_56_121 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[1] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6455 r
  data arrival time                                                                        3.6455

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0101     3.3184
  data required time                                                                       3.3184
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3184
  data arrival time                                                                       -3.6455
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.2667   1.0000            1.3500     2.3744 r
  I_RISC_CORE/Current_State[0] (net)
                               7   3.2223 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/SI (SDFFARX2_HVT)
                                            0.0000   0.2667   1.0000   0.0000   0.0000     2.3744 r
  data arrival time                                                                        2.3744

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0530     3.4530
  clock reconvergence pessimism                                                 0.0889     3.5418
  clock uncertainty                                                            -0.1000     3.4418
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)                  3.4418 r
  library setup time                                          1.0000           -1.3945     2.0474
  data required time                                                                       2.0474
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0474
  data arrival time                                                                       -2.3744
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3270


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1698     1.1698
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0683                     0.0000     1.1698 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/Q (SDFFARX1_HVT)
                                                     0.1741   1.0000            1.2869     2.4567 r
  I_RISC_CORE/n1542 (net)      1   0.3892 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/SI (SDFFARX2_HVT)
                                            0.0000   0.1741   1.0000   0.0000   0.0000     2.4567 r
  data arrival time                                                                        2.4567

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0598     3.4598
  clock reconvergence pessimism                                                 0.1100     3.5698
  clock uncertainty                                                            -0.1000     3.4698
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX2_HVT)                 3.4698 r
  library setup time                                          1.0000           -1.3357     2.1341
  data required time                                                                       2.1341
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1341
  data arrival time                                                                       -2.4567
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3226


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[0] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[0] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_143/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell_143/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7285 r
  I_RISC_CORE/sram_fixnet_143 (net)
                               1   0.9037 
  I_RISC_CORE/U184/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7285 r
  I_RISC_CORE/U184/SO (HADDX1_HVT)                   0.2424   1.0000            0.8176     4.5461 f
  I_RISC_CORE/RESULT_DATA[0] (net)
                               2   0.8868 
  RESULT_DATA_0__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2424   1.0000   0.0000   0.0000     4.5461 f
  RESULT_DATA_0__UPF_LS/Y (LSDNSSX4_RVT)             0.1430   1.0000            0.4068     4.9529 f
  n408 (net)                   2   0.8935 
  U374/A4 (AO22X1_RVT)                      0.0000   0.1430   1.0000   0.0000   0.0000     4.9529 f
  U374/Y (AO22X1_RVT)                                0.0798   1.0000            0.2362     5.1891 f
  n260 (net)                   1   0.4825 
  U387/A (INVX0_HVT)                        0.0000   0.0798   1.0000   0.0000   0.0000     5.1891 f
  U387/Y (INVX0_HVT)                                 0.0719   1.0000            0.0972     5.2863 r
  n595 (net)                   1   0.3942 
  U377/A2 (NAND3X2_HVT)                     0.0000   0.0719   1.0000   0.0000   0.0000     5.2863 r
  U377/Y (NAND3X2_HVT)                               0.1401   1.0000            0.6905     5.9769 f
  n681 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/I1[0] (SRAM2RW32x4)
                                            0.0000   0.1401   1.0000   0.0000   0.0000     5.9769 f
  data arrival time                                                                        5.9769

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1025     5.6605
  data required time                                                                       5.6605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6605
  data arrival time                                                                       -5.9769
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3164


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[1] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[1] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_142/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell_142/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7285 r
  I_RISC_CORE/sram_fixnet_142 (net)
                               1   0.9037 
  I_RISC_CORE/U188/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7285 r
  I_RISC_CORE/U188/SO (HADDX1_HVT)                   0.2424   1.0000            0.8176     4.5461 f
  I_RISC_CORE/RESULT_DATA[1] (net)
                               2   0.8868 
  RESULT_DATA_1__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2424   1.0000   0.0000   0.0000     4.5461 f
  RESULT_DATA_1__UPF_LS/Y (LSDNSSX4_RVT)             0.1430   1.0000            0.4068     4.9529 f
  n407 (net)                   2   0.8935 
  U380/A4 (AO22X1_RVT)                      0.0000   0.1430   1.0000   0.0000   0.0000     4.9529 f
  U380/Y (AO22X1_RVT)                                0.0798   1.0000            0.2362     5.1891 f
  n267 (net)                   1   0.4825 
  U384/A (INVX0_HVT)                        0.0000   0.0798   1.0000   0.0000   0.0000     5.1891 f
  U384/Y (INVX0_HVT)                                 0.0719   1.0000            0.0972     5.2863 r
  n594 (net)                   1   0.3942 
  U383/A2 (NAND3X2_HVT)                     0.0000   0.0719   1.0000   0.0000   0.0000     5.2863 r
  U383/Y (NAND3X2_HVT)                               0.1401   1.0000            0.6905     5.9769 f
  n680 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/I1[1] (SRAM2RW32x4)
                                            0.0000   0.1401   1.0000   0.0000   0.0000     5.9769 f
  data arrival time                                                                        5.9769

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1025     5.6605
  data required time                                                                       5.6605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6605
  data arrival time                                                                       -5.9769
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3164


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[13] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[13] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_130/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell_130/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7285 r
  I_RISC_CORE/sram_fixnet_130 (net)
                               1   0.9037 
  I_RISC_CORE/U195/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7285 r
  I_RISC_CORE/U195/SO (HADDX1_HVT)                   0.2424   1.0000            0.8176     4.5461 f
  I_RISC_CORE/RESULT_DATA[13] (net)
                               2   0.8868 
  RESULT_DATA_13__UPF_LS/A (LSDNSSX4_RVT)   0.0000   0.2424   1.0000   0.0000   0.0000     4.5461 f
  RESULT_DATA_13__UPF_LS/Y (LSDNSSX4_RVT)            0.1430   1.0000            0.4068     4.9529 f
  n395 (net)                   2   0.8935 
  U332/A4 (AO22X1_RVT)                      0.0000   0.1430   1.0000   0.0000   0.0000     4.9529 f
  U332/Y (AO22X1_RVT)                                0.0798   1.0000            0.2362     5.1891 f
  n225 (net)                   1   0.4825 
  U410/A (INVX0_HVT)                        0.0000   0.0798   1.0000   0.0000   0.0000     5.1891 f
  U410/Y (INVX0_HVT)                                 0.0719   1.0000            0.0972     5.2863 r
  n602 (net)                   1   0.3942 
  U335/A2 (NAND3X2_HVT)                     0.0000   0.0719   1.0000   0.0000   0.0000     5.2863 r
  U335/Y (NAND3X2_HVT)                               0.1401   1.0000            0.6905     5.9769 f
  n685 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/I1[1] (SRAM2RW32x4)
                                            0.0000   0.1401   1.0000   0.0000   0.0000     5.9769 f
  data arrival time                                                                        5.9769

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1025     5.6605
  data required time                                                                       5.6605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6605
  data arrival time                                                                       -5.9769
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3164


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1830   1.0000            1.1640     2.3628 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   1.7039 
  I_RISC_CORE/ZBUF_225_inst_22884/A (NBUFFX4_HVT)
                                            0.0000   0.1830   1.0000   0.0000   0.0000     2.3628 r
  I_RISC_CORE/ZBUF_225_inst_22884/Y (NBUFFX4_HVT)    0.1561   1.0000            0.3447     2.7075 r
  I_RISC_CORE/ZBUF_225_28 (net)
                               5   2.2508 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1561   1.0000   0.0000   0.0000     2.7075 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1994   1.0000            0.5883     3.2958 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_92_inst_23864/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2958 r
  I_RISC_CORE/ZBUF_92_inst_23864/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.6324 r
  I_RISC_CORE/ZBUF_92_144 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.6324 r
  data arrival time                                                                        3.6324

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0100     3.3184
  data required time                                                                       3.3184
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3184
  data arrival time                                                                       -3.6324
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3140


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1830   1.0000            1.1640     2.3628 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   1.7039 
  I_RISC_CORE/ZBUF_225_inst_22884/A (NBUFFX4_HVT)
                                            0.0000   0.1830   1.0000   0.0000   0.0000     2.3628 r
  I_RISC_CORE/ZBUF_225_inst_22884/Y (NBUFFX4_HVT)    0.1561   1.0000            0.3447     2.7075 r
  I_RISC_CORE/ZBUF_225_28 (net)
                               5   2.2508 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1561   1.0000   0.0000   0.0000     2.7075 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1994   1.0000            0.5883     3.2958 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_92_inst_23864/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2958 r
  I_RISC_CORE/ZBUF_92_inst_23864/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.6324 r
  I_RISC_CORE/ZBUF_92_144 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.6324 r
  data arrival time                                                                        3.6324

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0100     3.3184
  data required time                                                                       3.3184
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3184
  data arrival time                                                                       -3.6324
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3140


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1830   1.0000            1.1640     2.3628 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   1.7039 
  I_RISC_CORE/ZBUF_225_inst_22884/A (NBUFFX4_HVT)
                                            0.0000   0.1830   1.0000   0.0000   0.0000     2.3628 r
  I_RISC_CORE/ZBUF_225_inst_22884/Y (NBUFFX4_HVT)    0.1561   1.0000            0.3447     2.7075 r
  I_RISC_CORE/ZBUF_225_28 (net)
                               5   2.2508 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1561   1.0000   0.0000   0.0000     2.7075 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1994   1.0000            0.5883     3.2958 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_92_inst_23864/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2958 r
  I_RISC_CORE/ZBUF_92_inst_23864/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.6324 r
  I_RISC_CORE/ZBUF_92_144 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.6324 r
  data arrival time                                                                        3.6324

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0100     3.3184
  data required time                                                                       3.3184
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3184
  data arrival time                                                                       -3.6324
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3140


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1830   1.0000            1.1640     2.3628 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   1.7039 
  I_RISC_CORE/ZBUF_225_inst_22884/A (NBUFFX4_HVT)
                                            0.0000   0.1830   1.0000   0.0000   0.0000     2.3628 r
  I_RISC_CORE/ZBUF_225_inst_22884/Y (NBUFFX4_HVT)    0.1561   1.0000            0.3447     2.7075 r
  I_RISC_CORE/ZBUF_225_28 (net)
                               5   2.2508 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1561   1.0000   0.0000   0.0000     2.7075 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1994   1.0000            0.5883     3.2958 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_92_inst_23864/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2958 r
  I_RISC_CORE/ZBUF_92_inst_23864/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.6324 r
  I_RISC_CORE/ZBUF_92_144 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.6324 r
  data arrival time                                                                        3.6324

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0100     3.3184
  data required time                                                                       3.3184
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3184
  data arrival time                                                                       -3.6324
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3140


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_656932286/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1855     1.1855
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/CLK (SDFFX2_HVT)
                                                     0.0522                     0.0000     1.1855 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/Q (SDFFX2_HVT)
                                                     0.2544   1.0000            1.3081     2.4936 f
  I_RISC_CORE/Oprnd_B[14] (net)
                               8   5.9887 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/SI (SDFFX2_HVT)
                                            0.0000   0.2544   1.0000   0.0000   0.0000     2.4936 f
  data arrival time                                                                        2.4936

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0689     3.4689
  clock reconvergence pessimism                                                 0.1165     3.5855
  clock uncertainty                                                            -0.1000     3.4855
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/CLK (SDFFX2_HVT)                                 3.4855 r
  library setup time                                          1.0000           -1.3041     2.1813
  data required time                                                                       2.1813
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1813
  data arrival time                                                                       -2.4936
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3122


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_655932276/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0599     2.2588 f
  I_RISC_CORE/n762 (net)       1   0.4533 
  I_RISC_CORE/U43/A (NBUFFX2_HVT)           0.0000   0.1423   1.0000   0.0000   0.0000     2.2588 f
  I_RISC_CORE/U43/Y (NBUFFX2_HVT)                    0.1576   1.0000            0.3204     2.5792 f
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.1778 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/SI (SDFFX1_HVT)
                                            0.0000   0.1576   1.0000   0.0000   0.0000     2.5792 f
  data arrival time                                                                        2.5792

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0796     3.4796
  clock reconvergence pessimism                                                 0.1192     3.5988
  clock uncertainty                                                            -0.1000     3.4988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/CLK (SDFFX1_HVT)                           3.4988 r
  library setup time                                          1.0000           -1.2286     2.2702
  data required time                                                                       2.2702
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2702
  data arrival time                                                                       -2.5792
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3090


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/cts_buf_655432271/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1640     1.1640
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1640 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2031   1.0000            1.3098     2.4738 r
  I_RISC_CORE/n1539 (net)      3   1.2529 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/SI (SDFFARX1_HVT)
                                            0.0000   0.2031   1.0000   0.0000   0.0000     2.4738 r
  data arrival time                                                                        2.4738

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0530     3.4530
  clock reconvergence pessimism                                                 0.1110     3.5640
  clock uncertainty                                                            -0.1000     3.4640
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)                  3.4640 r
  library setup time                                          1.0000           -1.2945     2.1695
  data required time                                                                       2.1695
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1695
  data arrival time                                                                       -2.4738
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3043


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_655932276/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX1_HVT)
                                                     0.1623   1.0000            1.0841     2.2829 f
  I_RISC_CORE/n870 (net)       1   1.0981 
  I_RISC_CORE/U30/A (NBUFFX8_HVT)           0.0000   0.1623   1.0000   0.0000   0.0000     2.2829 f
  I_RISC_CORE/U30/Y (NBUFFX8_HVT)                    0.1232   1.0000            0.3006     2.5835 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               8   2.4070 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/SI (SDFFX1_HVT)
                                            0.0000   0.1232   1.0000   0.0000   0.0000     2.5835 f
  data arrival time                                                                        2.5835

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0796     3.4796
  clock reconvergence pessimism                                                 0.1192     3.5988
  clock uncertainty                                                            -0.1000     3.4988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)                           3.4988 r
  library setup time                                          1.0000           -1.2096     2.2892
  data required time                                                                       2.2892
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2892
  data arrival time                                                                       -2.5835
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2943


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_656932286/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1855     1.1855
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/CLK (SDFFX2_HVT)
                                                     0.0522                     0.0000     1.1855 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/Q (SDFFX2_HVT)
                                                     0.2379   1.0000            1.2916     2.4771 f
  I_RISC_CORE/Oprnd_B[12] (net)
                               9   4.8711 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/SI (SDFFX2_HVT)
                                            0.0000   0.2379   1.0000   0.0000   0.0000     2.4771 f
  data arrival time                                                                        2.4771

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0689     3.4689
  clock reconvergence pessimism                                                 0.1165     3.5855
  clock uncertainty                                                            -0.1000     3.4855
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/CLK (SDFFX2_HVT)                                 3.4855 r
  library setup time                                          1.0000           -1.2955     2.1900
  data required time                                                                       2.1900
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1900
  data arrival time                                                                       -2.4771
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2871


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_656432281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1851     1.1851
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_/CLK (SDFFX2_HVT)
                                                     0.0516                     0.0000     1.1851 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_/Q (SDFFX2_HVT)
                                                     0.2357   1.0000            1.2890     2.4740 f
  I_RISC_CORE/Oprnd_A[10] (net)
                               9   4.7184 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/SI (SDFFX2_HVT)
                                            0.0000   0.2357   1.0000   0.0000   0.0000     2.4740 f
  data arrival time                                                                        2.4740

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0688     3.4688
  clock reconvergence pessimism                                                 0.1162     3.5851
  clock uncertainty                                                            -0.1000     3.4851
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/CLK (SDFFX2_HVT)                                 3.4851 r
  library setup time                                          1.0000           -1.2944     2.1907
  data required time                                                                       2.1907
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1907
  data arrival time                                                                       -2.4740
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2834


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_656432281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1851     1.1851
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX2_HVT)
                                                     0.0516                     0.0000     1.1851 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/Q (SDFFX2_HVT)
                                                     0.2346   1.0000            1.2878     2.4729 f
  I_RISC_CORE/Oprnd_A[5] (net)
                               9   4.6425 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/SI (SDFFX2_HVT)
                                            0.0000   0.2346   1.0000   0.0000   0.0000     2.4729 f
  data arrival time                                                                        2.4729

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0688     3.4688
  clock reconvergence pessimism                                                 0.1162     3.5851
  clock uncertainty                                                            -0.1000     3.4851
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/CLK (SDFFX2_HVT)                                  3.4851 r
  library setup time                                          1.0000           -1.2938     2.1913
  data required time                                                                       2.1913
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1913
  data arrival time                                                                       -2.4729
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2817


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[9] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[9] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_134/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell_134/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7285 r
  I_RISC_CORE/sram_fixnet_134 (net)
                               1   0.9037 
  I_RISC_CORE/U185/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7285 r
  I_RISC_CORE/U185/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5412 f
  I_RISC_CORE/RESULT_DATA[9] (net)
                               2   0.7793 
  RESULT_DATA_9__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.5412 f
  RESULT_DATA_9__UPF_LS/Y (LSDNSSX4_RVT)             0.1430   1.0000            0.4040     4.9452 f
  n399 (net)                   2   0.8935 
  U397/A4 (AO22X1_RVT)                      0.0000   0.1430   1.0000   0.0000   0.0000     4.9452 f
  U397/Y (AO22X1_RVT)                                0.0826   1.0000            0.2405     5.1856 f
  n285 (net)                   1   0.6880 
  U375/A (INVX1_RVT)                        0.0000   0.0826   1.0000   0.0000   0.0000     5.1856 f
  U375/Y (INVX1_RVT)                                 0.0494   1.0000            0.0790     5.2646 r
  n592 (net)                   1   0.3942 
  U400/A2 (NAND3X2_HVT)                     0.0000   0.0494   1.0000   0.0000   0.0000     5.2646 r
  U400/Y (NAND3X2_HVT)                               0.1401   1.0000            0.6767     5.9413 f
  n656 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/I1[1] (SRAM2RW32x4)
                                            0.0000   0.1401   1.0000   0.0000   0.0000     5.9413 f
  data arrival time                                                                        5.9413

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1025     5.6605
  data required time                                                                       5.6605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6605
  data arrival time                                                                       -5.9413
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2808


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0612     2.2600 f
  I_RISC_CORE/n1530 (net)      1   0.4816 
  I_RISC_CORE/ZINV_52_inst_54271/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     2.2600 f
  I_RISC_CORE/ZINV_52_inst_54271/Y (INVX0_HVT)       0.1270   1.0000            0.1698     2.4298 r
  I_RISC_CORE/ZINV_52_60 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_27_inst_54269/A (INVX0_HVT)
                                            0.0000   0.1270   1.0000   0.0000   0.0000     2.4298 r
  I_RISC_CORE/ZINV_27_inst_54269/Y (INVX0_HVT)       0.0731   1.0000            0.1259     2.5557 f
  I_RISC_CORE/ZINV_27_60 (net)
                               1   0.3899 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/SI (SDFFX1_HVT)
                                            0.0000   0.0731   1.0000   0.0000   0.0000     2.5557 f
  data arrival time                                                                        2.5557

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.1808     2.2756
  data required time                                                                       2.2756
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2756
  data arrival time                                                                       -2.5557
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2801


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[15] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[15] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell/Y (NBUFFX4_HVT)           0.1428   1.0000            0.2207     3.7285 r
  I_RISC_CORE/sram_fixnet (net)
                               1   0.9037 
  I_RISC_CORE/U192/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7285 r
  I_RISC_CORE/U192/SO (HADDX1_HVT)                   0.2840   1.0000            0.8635     4.5920 f
  I_RISC_CORE/RESULT_DATA[15] (net)
                               2   2.2096 
  RESULT_DATA_15__UPF_LS/A (LSDNSSX8_HVT)   0.0000   0.2840   1.0000   0.0000   0.0000     4.5920 f
  RESULT_DATA_15__UPF_LS/Y (LSDNSSX8_HVT)            0.0749   1.0000            0.3509     4.9429 f
  n393 (net)                   2   0.8935 
  U294/A4 (AO22X1_RVT)                      0.0000   0.0749   1.0000   0.0000   0.0000     4.9429 f
  U294/Y (AO22X1_RVT)                                0.0798   1.0000            0.1946     5.1375 f
  n195 (net)                   1   0.4825 
  U446/A (INVX0_HVT)                        0.0000   0.0798   1.0000   0.0000   0.0000     5.1375 f
  U446/Y (INVX0_HVT)                                 0.0719   1.0000            0.0972     5.2348 r
  n608 (net)                   1   0.3942 
  U297/A2 (NAND3X2_HVT)                     0.0000   0.0719   1.0000   0.0000   0.0000     5.2348 r
  U297/Y (NAND3X2_HVT)                               0.1401   1.0000            0.6905     5.9253 f
  n684 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/I1[3] (SRAM2RW32x4)
                                            0.0000   0.1401   1.0000   0.0000   0.0000     5.9253 f
  data arrival time                                                                        5.9253

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1025     5.6605
  data required time                                                                       5.6605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6605
  data arrival time                                                                       -5.9253
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2648


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/Q (SDFFARX1_HVT)
                                                     0.2789   1.0000            1.3597     2.3841 r
  I_RISC_CORE/STACK_FULL (net)
                               8   3.6009 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/SI (SDFFARX1_HVT)
                                            0.0000   0.2789   1.0000   0.0000   0.0000     2.3841 r
  data arrival time                                                                        2.3841

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0598     3.4598
  clock reconvergence pessimism                                                 0.0889     3.5486
  clock uncertainty                                                            -0.1000     3.4486
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)                    3.4486 r
  library setup time                                          1.0000           -1.3290     2.1196
  data required time                                                                       2.1196
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1196
  data arrival time                                                                       -2.3841
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2644


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_656432281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1851     1.1851
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/CLK (SDFFX2_HVT)
                                                     0.0516                     0.0000     1.1851 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/Q (SDFFX2_HVT)
                                                     0.2357   1.0000            1.2890     2.4740 f
  I_RISC_CORE/Oprnd_A[6] (net)
                               9   4.7194 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_/SI (SDFFX1_HVT)
                                            0.0000   0.2357   1.0000   0.0000   0.0000     2.4740 f
  data arrival time                                                                        2.4740

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0688     3.4688
  clock reconvergence pessimism                                                 0.1162     3.5851
  clock uncertainty                                                            -0.1000     3.4851
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_/CLK (SDFFX1_HVT)                                  3.4851 r
  library setup time                                          1.0000           -1.2746     2.2105
  data required time                                                                       2.2105
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2105
  data arrival time                                                                       -2.4740
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2636


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1988     3.5988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0599     4.6588 f
  I_RISC_CORE/n762 (net)       1   0.4533 
  I_RISC_CORE/U43/A (NBUFFX2_HVT)           0.0000   0.1423   1.0000   0.0000   0.0000     4.6588 f
  I_RISC_CORE/U43/Y (NBUFFX2_HVT)                    0.1576   1.0000            0.3204     4.9792 f
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.1778 
  Xecutng_Instrn_7__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1576   1.0000   0.0000   0.0000     4.9792 f
  Xecutng_Instrn_7__UPF_LS/Y (LSDNSSX4_LVT)          0.0480   1.0000            0.1856     5.1648 f
  n372 (net)                   4   2.2073 
  U248/A2 (AO22X1_HVT)                      0.0000   0.0480   1.0000   0.0000   0.0000     5.1648 f
  U248/Y (AO22X1_HVT)                                0.1800   1.0000            0.5310     5.6958 f
  n756 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_23_132/A (NBUFFX8_HVT)
                                            0.0000   0.1800   1.0000   0.0000   0.0000     5.6958 f
  I_SDRAM_TOP/HFSBUF_23_132/Y (NBUFFX8_HVT)          0.1100   1.0000            0.3006     5.9964 f
  I_SDRAM_TOP/HFSNET_39 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[7] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     5.9964 f
  data arrival time                                                                        5.9964

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1168     5.7442
  data required time                                                                       5.7442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7442
  data arrival time                                                                       -5.9964
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2521


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX2_HVT)
                                                     0.1948   1.0000            1.1796     2.3784 r
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               5   2.5749 
  I_RISC_CORE/ZBUF_163_inst_22924/A (NBUFFX4_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     2.3784 r
  I_RISC_CORE/ZBUF_163_inst_22924/Y (NBUFFX4_HVT)    0.1420   1.0000            0.3412     2.7196 r
  I_RISC_CORE/ZBUF_163_33 (net)
                               4   0.8280 
  I_RISC_CORE/U219/A2 (AO22X1_HVT)          0.0000   0.1420   1.0000   0.0000   0.0000     2.7196 r
  I_RISC_CORE/U219/Y (AO22X1_HVT)                    0.1964   1.0000            0.5744     3.2940 r
  I_RISC_CORE/n806 (net)       1   0.5252 
  I_RISC_CORE/ZINV_224_inst_24134/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2940 r
  I_RISC_CORE/ZINV_224_inst_24134/Y (INVX0_HVT)      0.1194   1.0000            0.1907     3.4847 f
  I_RISC_CORE/ZINV_224_171 (net)
                               2   0.9033 
  I_RISC_CORE/ZINV_132_inst_24133/A (INVX0_HVT)
                                            0.0000   0.1194   1.0000   0.0000   0.0000     3.4847 f
  I_RISC_CORE/ZINV_132_inst_24133/Y (INVX0_HVT)      0.0583   1.0000            0.1133     3.5979 r
  I_RISC_CORE/ZINV_132_171 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[6] (SRAM2RW128x16)
                                            0.0000   0.0583   1.0000   0.0000   0.0000     3.5979 r
  data arrival time                                                                        3.5979

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0407     3.3490
  data required time                                                                       3.3490
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3490
  data arrival time                                                                       -3.5979
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2489


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O2[8] (SRAM2RW128x16)
                                                     0.0284   1.0000            0.0822     3.5066 r
  I_RISC_CORE/I_REG_FILE_data_out_C[8] (net)
                               1   0.4919 
  I_RISC_CORE/sram_fixcell_159/A (NBUFFX2_HVT)
                                            0.0000   0.0284   1.0000   0.0000   0.0000     3.5066 r
  I_RISC_CORE/sram_fixcell_159/Y (NBUFFX2_HVT)       0.1359   1.0000            0.2055     3.7121 r
  I_RISC_CORE/sram_fixnet_159 (net)
                               1   0.9209 
  I_RISC_CORE/U194/B0 (HADDX1_HVT)          0.0000   0.1359   1.0000   0.0000   0.0000     3.7121 r
  I_RISC_CORE/U194/SO (HADDX1_HVT)                   0.2389   1.0000            0.7679     4.4800 f
  I_RISC_CORE/RESULT_DATA[8] (net)
                               2   0.7793 
  RESULT_DATA_8__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.4800 f
  RESULT_DATA_8__UPF_LS/Y (LSDNSSX4_RVT)             0.1430   1.0000            0.4040     4.8840 f
  n400 (net)                   2   0.8935 
  U388/A4 (AO22X1_RVT)                      0.0000   0.1430   1.0000   0.0000   0.0000     4.8840 f
  U388/Y (AO22X1_RVT)                                0.0798   1.0000            0.2362     5.1202 f
  n277 (net)                   1   0.4825 
  U381/A (INVX0_HVT)                        0.0000   0.0798   1.0000   0.0000   0.0000     5.1202 f
  U381/Y (INVX0_HVT)                                 0.0719   1.0000            0.0972     5.2174 r
  n593 (net)                   1   0.3942 
  U392/A2 (NAND3X2_HVT)                     0.0000   0.0719   1.0000   0.0000   0.0000     5.2174 r
  U392/Y (NAND3X2_HVT)                               0.1400   1.0000            0.6905     5.9079 f
  n657 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/I1[0] (SRAM2RW32x4)
                                            0.0000   0.1400   1.0000   0.0000   0.0000     5.9079 f
  data arrival time                                                                        5.9079

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1025     5.6605
  data required time                                                                       5.6605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6605
  data arrival time                                                                       -5.9079
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2474


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1640     1.1640
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1640 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2041   1.0000            1.3107     2.4746 r
  I_RISC_CORE/n1541 (net)      3   1.2814 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/SI (SDFFX1_HVT)
                                            0.0000   0.2041   1.0000   0.0000   0.0000     2.4746 r
  data arrival time                                                                        2.4746

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)                  3.4564 r
  library setup time                                          1.0000           -1.2175     2.2389
  data required time                                                                       2.2389
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2389
  data arrival time                                                                       -2.4746
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2357


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1988     3.5988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     3.5988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/QN (SDFFX2_HVT)
                                                     0.4238   1.0000            1.0190     4.6178 r
  I_RISC_CORE/n294 (net)       1   5.3345 
  I_RISC_CORE/HFSINV_243_1897/A (INVX8_LVT)
                                            0.0000   0.4238   1.0000   0.0000   0.0000     4.6178 r
  I_RISC_CORE/HFSINV_243_1897/Y (INVX8_LVT)          0.1250   1.0000           -0.0228     4.5951 f
  I_RISC_CORE/Xecutng_Instrn[21] (net)
                               8   1.8151 
  Xecutng_Instrn_21__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1250   1.0000   0.0000   0.0000     4.5951 f
  Xecutng_Instrn_21__UPF_LS/Y (LSDNSSX4_LVT)         0.0380   1.0000            0.1537     4.7488 f
  n358 (net)                   1   0.4847 
  U457/A4 (AO22X1_RVT)                      0.0000   0.0380   1.0000   0.0000   0.0000     4.7488 f
  U457/Y (AO22X1_RVT)                                0.0798   1.0000            0.1733     4.9221 f
  n335 (net)                   1   0.4825 
  U315/A (INVX0_HVT)                        0.0000   0.0798   1.0000   0.0000   0.0000     4.9221 f
  U315/Y (INVX0_HVT)                                 0.0725   1.0000            0.0976     5.0197 r
  n582 (net)                   1   0.4035 
  U460/A2 (NAND3X1_HVT)                     0.0000   0.0725   1.0000   0.0000   0.0000     5.0197 r
  U460/Y (NAND3X1_HVT)                               0.1555   1.0000            0.7113     5.7309 f
  n671 (net)                   1   1.1937 
  I_PCI_TOP/HFSBUF_57_166/A (NBUFFX8_RVT)   0.0000   0.1555   1.0000   0.0000   0.0000     5.7309 f
  I_PCI_TOP/HFSBUF_57_166/Y (NBUFFX8_RVT)            0.0548   1.0000            0.1926     5.9235 f
  I_PCI_TOP/HFSNET_25 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/I1[1] (SRAM2RW32x4)
                                            0.0000   0.0548   1.0000   0.0000   0.0000     5.9235 f
  data arrival time                                                                        5.9235

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1392     5.6973
  data required time                                                                       5.6973
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6973
  data arrival time                                                                       -5.9235
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2262


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_656932286/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1855     1.1855
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/CLK (SDFFX2_HVT)
                                                     0.0522                     0.0000     1.1855 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/Q (SDFFX2_HVT)
                                                     0.2094   1.0000            1.2577     2.4432 f
  I_RISC_CORE/n397 (net)       4   2.9513 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/SI (SDFFX1_HVT)
                                            0.0000   0.2094   1.0000   0.0000   0.0000     2.4432 f
  data arrival time                                                                        2.4432

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0689     3.4689
  clock reconvergence pessimism                                                 0.1165     3.5855
  clock uncertainty                                                            -0.1000     3.4855
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/CLK (SDFFX1_HVT)                                  3.4855 r
  library setup time                                          1.0000           -1.2598     2.2256
  data required time                                                                       2.2256
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2256
  data arrival time                                                                       -2.4432
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2175


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX2_HVT)
                                                     0.1919   1.0000            1.1760     2.3748 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               4   2.3569 
  I_RISC_CORE/ZBUF_1577_inst_22877/A (NBUFFX8_HVT)
                                            0.0000   0.1919   1.0000   0.0000   0.0000     2.3748 r
  I_RISC_CORE/ZBUF_1577_inst_22877/Y (NBUFFX8_HVT)   0.1267   1.0000            0.3229     2.6977 r
  I_RISC_CORE/ZBUF_1577_28 (net)
                               5   1.2512 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1267   1.0000   0.0000   0.0000     2.6977 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1964   1.0000            0.5627     3.2605 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_97_inst_23940/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2605 r
  I_RISC_CORE/ZINV_97_inst_23940/Y (INVX0_HVT)       0.1194   1.0000            0.1907     3.4511 f
  I_RISC_CORE/ZINV_97_158 (net)
                               2   0.9033 
  I_RISC_CORE/ZINV_6_inst_23939/A (INVX0_HVT)
                                            0.0000   0.1194   1.0000   0.0000   0.0000     3.4511 f
  I_RISC_CORE/ZINV_6_inst_23939/Y (INVX0_HVT)        0.0583   1.0000            0.1133     3.5644 r
  I_RISC_CORE/ZINV_6_158 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.0583   1.0000   0.0000   0.0000     3.5644 r
  data arrival time                                                                        3.5644

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0407     3.3490
  data required time                                                                       3.3490
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3490
  data arrival time                                                                       -3.5644
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2154


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1851     1.1851
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/CLK (SDFFX2_HVT)
                                                     0.0516                     0.0000     1.1851 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/Q (SDFFX2_HVT)
                                                     0.1828   1.0000            1.2189     2.4040 f
  I_RISC_CORE/Oprnd_A[13] (net)
                               3   1.2616 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/SI (SDFFX2_HVT)
                                            0.0000   0.1828   1.0000   0.0000   0.0000     2.4040 f
  data arrival time                                                                        2.4040

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0689     3.4689
  clock reconvergence pessimism                                                 0.0889     3.5578
  clock uncertainty                                                            -0.1000     3.4578
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/CLK (SDFFX2_HVT)                                 3.4578 r
  library setup time                                          1.0000           -1.2666     2.1912
  data required time                                                                       2.1912
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1912
  data arrival time                                                                       -2.4040
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2128


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_655932276/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/QN (SDFFX1_HVT)
                                                     0.4283   1.0000            1.0064     2.2052 r
  I_RISC_CORE/n291 (net)       1   4.8908 
  I_RISC_CORE/HFSINV_256_1898/A (INVX8_HVT)
                                            0.0000   0.4283   1.0000   0.0000   0.0000     2.2052 r
  I_RISC_CORE/HFSINV_256_1898/Y (INVX8_HVT)          0.1816   1.0000            0.2528     2.4580 f
  I_RISC_CORE/Xecutng_Instrn[20] (net)
                               8   3.0532 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/SI (SDFFX1_HVT)
                                            0.0000   0.1816   1.0000   0.0000   0.0000     2.4580 f
  data arrival time                                                                        2.4580

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0796     3.4796
  clock reconvergence pessimism                                                 0.1192     3.5988
  clock uncertainty                                                            -0.1000     3.4988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX1_HVT)                          3.4988 r
  library setup time                                          1.0000           -1.2419     2.2569
  data required time                                                                       2.2569
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2569
  data arrival time                                                                       -2.4580
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2011


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_655932276/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/Q (SDFFX2_HVT)
                                                     0.1879   1.0000            1.2289     2.4277 f
  I_RISC_CORE/Xecutng_Instrn[12] (net)
                               4   1.5668 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/SI (SDFFX2_HVT)
                                            0.0000   0.1879   1.0000   0.0000   0.0000     2.4277 f
  data arrival time                                                                        2.4277

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0796     3.4796
  clock reconvergence pessimism                                                 0.1192     3.5988
  clock uncertainty                                                            -0.1000     3.4988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFX2_HVT)                          3.4988 r
  library setup time                                          1.0000           -1.2671     2.2317
  data required time                                                                       2.2317
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2317
  data arrival time                                                                       -2.4277
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1960


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_655932276/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX2_HVT)
                                                     0.1986   1.0000            1.2447     2.4436 f
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               4   2.2286 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/SI (SDFFX1_HVT)
                                            0.0000   0.1986   1.0000   0.0000   0.0000     2.4436 f
  data arrival time                                                                        2.4436

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0796     3.4796
  clock reconvergence pessimism                                                 0.1192     3.5988
  clock uncertainty                                                            -0.1000     3.4988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)                           3.4988 r
  library setup time                                          1.0000           -1.2513     2.2476
  data required time                                                                       2.2476
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2476
  data arrival time                                                                       -2.4436
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1960


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/Q (SDFFX1_HVT)
                                                     0.1781   1.0000            1.0153     2.2141 r
  I_RISC_CORE/Xecutng_Instrn[0] (net)
                               2   1.7686 
  I_RISC_CORE/U31/A (NBUFFX8_HVT)           0.0000   0.1781   1.0000   0.0000   0.0000     2.2141 r
  I_RISC_CORE/U31/Y (NBUFFX8_HVT)                    0.1307   1.0000            0.3167     2.5308 r
  I_RISC_CORE/n262 (net)       7   2.0770 
  I_RISC_CORE/U230/A2 (AO22X1_HVT)          0.0000   0.1307   1.0000   0.0000   0.0000     2.5308 r
  I_RISC_CORE/U230/Y (AO22X1_HVT)                    0.1964   1.0000            0.5658     3.0966 r
  I_RISC_CORE/RegPort_C[0] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_101_inst_23893/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.0966 r
  I_RISC_CORE/ZINV_101_inst_23893/Y (INVX0_HVT)      0.2171   1.0000            0.2544     3.3510 f
  I_RISC_CORE/ZINV_101_150 (net)
                               2   2.7878 
  I_RISC_CORE/ZINV_6_inst_23892/A (INVX0_HVT)
                                            0.0000   0.2171   1.0000   0.0000   0.0000     3.3510 f
  I_RISC_CORE/ZINV_6_inst_23892/Y (INVX0_HVT)        0.0964   1.0000            0.1773     3.5283 r
  I_RISC_CORE/ZINV_6_150 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[0] (SRAM2RW128x16)
                                            0.0000   0.0964   1.0000   0.0000   0.0000     3.5283 r
  data arrival time                                                                        3.5283

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0247     3.3331
  data required time                                                                       3.3331
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3331
  data arrival time                                                                       -3.5283
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1952


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1988     3.5988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/Q (SDFFX1_HVT)
                                                     0.1524   1.0000            1.0726     4.6714 f
  I_RISC_CORE/Xecutng_Instrn[10] (net)
                               2   0.7795 
  Xecutng_Instrn_10__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1524   1.0000   0.0000   0.0000     4.6714 f
  Xecutng_Instrn_10__UPF_LS/Y (LSDNSSX4_RVT)         0.1512   1.0000            0.3464     5.0178 f
  n369 (net)                   4   2.1853 
  U246/A2 (AO22X1_HVT)                      0.0000   0.1512   1.0000   0.0000   0.0000     5.0178 f
  U246/Y (AO22X1_HVT)                                0.1802   1.0000            0.6148     5.6326 f
  n758 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_4_131/A (NBUFFX8_HVT)
                                            0.0000   0.1802   1.0000   0.0000   0.0000     5.6326 f
  I_SDRAM_TOP/HFSBUF_4_131/Y (NBUFFX8_HVT)           0.1100   1.0000            0.3007     5.9333 f
  I_SDRAM_TOP/HFSNET_38 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[10] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     5.9333 f
  data arrival time                                                                        5.9333

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1168     5.7442
  data required time                                                                       5.7442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7442
  data arrival time                                                                       -5.9333
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1890


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/Q (SDFFX1_HVT)
                                                     0.1541   1.0000            1.0757     2.2556 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_6__1_ (net)
                               2   0.8343 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/SI (SDFFARX2_HVT)
                                            0.0000   0.1541   1.0000   0.0000   0.0000     2.2556 f
  data arrival time                                                                        2.2556

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0530     3.4530
  clock reconvergence pessimism                                                 0.0889     3.5418
  clock uncertainty                                                            -0.1000     3.4418
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)                  3.4418 r
  library setup time                                          1.0000           -1.3734     2.0684
  data required time                                                                       2.0684
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0684
  data arrival time                                                                       -2.2556
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1871


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_655932276/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/QN (SDFFX1_HVT)
                                                     0.4283   1.0000            1.0064     2.2052 r
  I_RISC_CORE/n275 (net)       1   4.8908 
  I_RISC_CORE/HFSINV_324_1831/A (INVX8_HVT)
                                            0.0000   0.4283   1.0000   0.0000   0.0000     2.2052 r
  I_RISC_CORE/HFSINV_324_1831/Y (INVX8_HVT)          0.1755   1.0000            0.2407     2.4459 f
  I_RISC_CORE/Xecutng_Instrn[17] (net)
                               8   1.8558 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/SI (SDFFX1_HVT)
                                            0.0000   0.1755   1.0000   0.0000   0.0000     2.4459 f
  data arrival time                                                                        2.4459

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0796     3.4796
  clock reconvergence pessimism                                                 0.1192     3.5988
  clock uncertainty                                                            -0.1000     3.4988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX1_HVT)                          3.4988 r
  library setup time                                          1.0000           -1.2385     2.2603
  data required time                                                                       2.2603
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2603
  data arrival time                                                                       -2.4459
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1856


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2544 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_2__1_ (net)
                               2   0.8034 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/SI (SDFFARX2_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2544 f
  data arrival time                                                                        2.2544

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0530     3.4530
  clock reconvergence pessimism                                                 0.0889     3.5418
  clock uncertainty                                                            -0.1000     3.4418
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)                  3.4418 r
  library setup time                                          1.0000           -1.3729     2.0689
  data required time                                                                       2.0689
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0689
  data arrival time                                                                       -2.2544
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1855


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/Q (SDFFARX1_HVT)
                                                     0.2088   1.0000            1.3014     2.3258 r
  I_RISC_CORE/UseData_Imm_Or_RegB (net)
                               3   1.4270 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/SI (SDFFARX1_HVT)
                                            0.0000   0.2088   1.0000   0.0000   0.0000     2.3258 r
  data arrival time                                                                        2.3258

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0530     3.4530
  clock reconvergence pessimism                                                 0.0889     3.5418
  clock uncertainty                                                            -0.1000     3.4418
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)                  3.4418 r
  library setup time                                          1.0000           -1.2978     2.1440
  data required time                                                                       2.1440
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1440
  data arrival time                                                                       -2.3258
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1818


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/Q (SDFFX1_HVT)
                                                     0.1781   1.0000            1.0153     2.2141 r
  I_RISC_CORE/Xecutng_Instrn[0] (net)
                               2   1.7686 
  I_RISC_CORE/U31/A (NBUFFX8_HVT)           0.0000   0.1781   1.0000   0.0000   0.0000     2.2141 r
  I_RISC_CORE/U31/Y (NBUFFX8_HVT)                    0.1307   1.0000            0.3167     2.5308 r
  I_RISC_CORE/n262 (net)       7   2.0770 
  I_RISC_CORE/U230/A2 (AO22X1_HVT)          0.0000   0.1307   1.0000   0.0000   0.0000     2.5308 r
  I_RISC_CORE/U230/Y (AO22X1_HVT)                    0.1964   1.0000            0.5658     3.0966 r
  I_RISC_CORE/RegPort_C[0] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_101_inst_23893/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.0966 r
  I_RISC_CORE/ZINV_101_inst_23893/Y (INVX0_HVT)      0.2171   1.0000            0.2544     3.3510 f
  I_RISC_CORE/ZINV_101_150 (net)
                               2   2.7878 
  I_RISC_CORE/ZINV_63_inst_23891/A (INVX4_HVT)
                                            0.0000   0.2171   1.0000   0.0000   0.0000     3.3510 f
  I_RISC_CORE/ZINV_63_inst_23891/Y (INVX4_HVT)       0.0958   1.0000            0.1552     3.5062 r
  I_RISC_CORE/ZINV_63_150 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[0] (SRAM2RW128x16)
                                            0.0000   0.0958   1.0000   0.0000   0.0000     3.5062 r
  data arrival time                                                                        3.5062

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0249     3.3333
  data required time                                                                       3.3333
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3333
  data arrival time                                                                       -3.5062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1729


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/Q (SDFFX1_HVT)
                                                     0.1781   1.0000            1.0153     2.2141 r
  I_RISC_CORE/Xecutng_Instrn[0] (net)
                               2   1.7686 
  I_RISC_CORE/U31/A (NBUFFX8_HVT)           0.0000   0.1781   1.0000   0.0000   0.0000     2.2141 r
  I_RISC_CORE/U31/Y (NBUFFX8_HVT)                    0.1307   1.0000            0.3167     2.5308 r
  I_RISC_CORE/n262 (net)       7   2.0770 
  I_RISC_CORE/U230/A2 (AO22X1_HVT)          0.0000   0.1307   1.0000   0.0000   0.0000     2.5308 r
  I_RISC_CORE/U230/Y (AO22X1_HVT)                    0.1964   1.0000            0.5658     3.0966 r
  I_RISC_CORE/RegPort_C[0] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_101_inst_23893/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.0966 r
  I_RISC_CORE/ZINV_101_inst_23893/Y (INVX0_HVT)      0.2171   1.0000            0.2544     3.3510 f
  I_RISC_CORE/ZINV_101_150 (net)
                               2   2.7878 
  I_RISC_CORE/ZINV_63_inst_23891/A (INVX4_HVT)
                                            0.0000   0.2171   1.0000   0.0000   0.0000     3.3510 f
  I_RISC_CORE/ZINV_63_inst_23891/Y (INVX4_HVT)       0.0958   1.0000            0.1552     3.5062 r
  I_RISC_CORE/ZINV_63_150 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[0] (SRAM2RW128x16)
                                            0.0000   0.0958   1.0000   0.0000   0.0000     3.5062 r
  data arrival time                                                                        3.5062

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0249     3.3333
  data required time                                                                       3.3333
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3333
  data arrival time                                                                       -3.5062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1729


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/Q (SDFFX1_HVT)
                                                     0.1781   1.0000            1.0153     2.2141 r
  I_RISC_CORE/Xecutng_Instrn[0] (net)
                               2   1.7686 
  I_RISC_CORE/U31/A (NBUFFX8_HVT)           0.0000   0.1781   1.0000   0.0000   0.0000     2.2141 r
  I_RISC_CORE/U31/Y (NBUFFX8_HVT)                    0.1307   1.0000            0.3167     2.5308 r
  I_RISC_CORE/n262 (net)       7   2.0770 
  I_RISC_CORE/U230/A2 (AO22X1_HVT)          0.0000   0.1307   1.0000   0.0000   0.0000     2.5308 r
  I_RISC_CORE/U230/Y (AO22X1_HVT)                    0.1964   1.0000            0.5658     3.0966 r
  I_RISC_CORE/RegPort_C[0] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_101_inst_23893/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.0966 r
  I_RISC_CORE/ZINV_101_inst_23893/Y (INVX0_HVT)      0.2171   1.0000            0.2544     3.3510 f
  I_RISC_CORE/ZINV_101_150 (net)
                               2   2.7878 
  I_RISC_CORE/ZINV_63_inst_23891/A (INVX4_HVT)
                                            0.0000   0.2171   1.0000   0.0000   0.0000     3.3510 f
  I_RISC_CORE/ZINV_63_inst_23891/Y (INVX4_HVT)       0.0958   1.0000            0.1552     3.5062 r
  I_RISC_CORE/ZINV_63_150 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[0] (SRAM2RW128x16)
                                            0.0000   0.0958   1.0000   0.0000   0.0000     3.5062 r
  data arrival time                                                                        3.5062

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0249     3.3333
  data required time                                                                       3.3333
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3333
  data arrival time                                                                       -3.5062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1729


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/Q (SDFFX1_HVT)
                                                     0.1530   1.0000            1.0743     2.2541 f
  I_RISC_CORE/Return_Addr[1] (net)
                               2   0.7961 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/SI (SDFFARX1_HVT)
                                            0.0000   0.1530   1.0000   0.0000   0.0000     2.2541 f
  data arrival time                                                                        2.2541

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0530     3.4530
  clock reconvergence pessimism                                                 0.0889     3.5418
  clock uncertainty                                                            -0.1000     3.4418
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)                  3.4418 r
  library setup time                                          1.0000           -1.3535     2.0883
  data required time                                                                       2.0883
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0883
  data arrival time                                                                       -2.2541
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1658


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/Q (SDFFX1_HVT)
                                                     0.1530   1.0000            1.0743     2.2541 f
  I_RISC_CORE/Return_Addr[6] (net)
                               2   0.7961 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/SI (SDFFARX1_HVT)
                                            0.0000   0.1530   1.0000   0.0000   0.0000     2.2541 f
  data arrival time                                                                        2.2541

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0530     3.4530
  clock reconvergence pessimism                                                 0.0889     3.5418
  clock uncertainty                                                            -0.1000     3.4418
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)                  3.4418 r
  library setup time                                          1.0000           -1.3535     2.0883
  data required time                                                                       2.0883
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0883
  data arrival time                                                                       -2.2541
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1658


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[0] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[0] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_143/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell_143/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7285 r
  I_RISC_CORE/sram_fixnet_143 (net)
                               1   0.9037 
  I_RISC_CORE/U184/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7285 r
  I_RISC_CORE/U184/SO (HADDX1_HVT)                   0.2424   1.0000            0.8176     4.5461 f
  I_RISC_CORE/RESULT_DATA[0] (net)
                               2   0.8868 
  RESULT_DATA_0__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2424   1.0000   0.0000   0.0000     4.5461 f
  RESULT_DATA_0__UPF_LS/Y (LSDNSSX4_RVT)             0.1430   1.0000            0.4068     4.9529 f
  n408 (net)                   2   0.8935 
  U272/A2 (AO22X1_HVT)                      0.0000   0.1430   1.0000   0.0000   0.0000     4.9529 f
  U272/Y (AO22X1_HVT)                                0.1948   1.0000            0.6240     5.5769 f
  n743 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_143/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5769 f
  I_SDRAM_TOP/HFSBUF_23_143/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.9042 f
  I_SDRAM_TOP/HFSNET_50 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[16] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.9042 f
  data arrival time                                                                        5.9042

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.9042
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1656


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[1] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[1] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_142/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell_142/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7285 r
  I_RISC_CORE/sram_fixnet_142 (net)
                               1   0.9037 
  I_RISC_CORE/U188/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7285 r
  I_RISC_CORE/U188/SO (HADDX1_HVT)                   0.2424   1.0000            0.8176     4.5461 f
  I_RISC_CORE/RESULT_DATA[1] (net)
                               2   0.8868 
  RESULT_DATA_1__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2424   1.0000   0.0000   0.0000     4.5461 f
  RESULT_DATA_1__UPF_LS/Y (LSDNSSX4_RVT)             0.1430   1.0000            0.4068     4.9529 f
  n407 (net)                   2   0.8935 
  U271/A2 (AO22X1_HVT)                      0.0000   0.1430   1.0000   0.0000   0.0000     4.9529 f
  U271/Y (AO22X1_HVT)                                0.1948   1.0000            0.6240     5.5769 f
  n752 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_66_136/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5769 f
  I_SDRAM_TOP/HFSBUF_66_136/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.9042 f
  I_SDRAM_TOP/HFSNET_43 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[17] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.9042 f
  data arrival time                                                                        5.9042

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.9042
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1656


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[13] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[13] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_130/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell_130/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7285 r
  I_RISC_CORE/sram_fixnet_130 (net)
                               1   0.9037 
  I_RISC_CORE/U195/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7285 r
  I_RISC_CORE/U195/SO (HADDX1_HVT)                   0.2424   1.0000            0.8176     4.5461 f
  I_RISC_CORE/RESULT_DATA[13] (net)
                               2   0.8868 
  RESULT_DATA_13__UPF_LS/A (LSDNSSX4_RVT)   0.0000   0.2424   1.0000   0.0000   0.0000     4.5461 f
  RESULT_DATA_13__UPF_LS/Y (LSDNSSX4_RVT)            0.1430   1.0000            0.4068     4.9529 f
  n395 (net)                   2   0.8935 
  U259/A2 (AO22X1_HVT)                      0.0000   0.1430   1.0000   0.0000   0.0000     4.9529 f
  U259/Y (AO22X1_HVT)                                0.1948   1.0000            0.6240     5.5769 f
  n739 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_150/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5769 f
  I_SDRAM_TOP/HFSBUF_23_150/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.9042 f
  I_SDRAM_TOP/HFSNET_57 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[29] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.9042 f
  data arrival time                                                                        5.9042

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.9042
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1656


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/Q (SDFFX1_HVT)
                                                     0.1434   1.0000            1.0625     2.2424 f
  I_RISC_CORE/Return_Addr[4] (net)
                               1   0.4886 
  I_RISC_CORE/ropt_mt_inst_55203/A (NBUFFX2_RVT)
                                            0.0000   0.1434   1.0000   0.0000   0.0000     2.2424 f
  I_RISC_CORE/ropt_mt_inst_55203/Y (NBUFFX2_RVT)     0.0614   1.0000            0.1979     2.4403 f
  I_RISC_CORE/ropt_net_41678 (net)
                               2   0.7972 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/SI (SDFFX1_HVT)
                                            0.0000   0.0614   1.0000   0.0000   0.0000     2.4403 f
  data arrival time                                                                        2.4403

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.1746     2.2818
  data required time                                                                       2.2818
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2818
  data arrival time                                                                       -2.4403
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1585


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[3] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[3] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_140/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell_140/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7285 r
  I_RISC_CORE/sram_fixnet_140 (net)
                               1   0.9037 
  I_RISC_CORE/U186/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7285 r
  I_RISC_CORE/U186/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5412 f
  I_RISC_CORE/RESULT_DATA[3] (net)
                               2   0.7793 
  RESULT_DATA_3__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.5412 f
  RESULT_DATA_3__UPF_LS/Y (LSDNSSX4_RVT)             0.1430   1.0000            0.4040     4.9452 f
  n405 (net)                   2   0.8935 
  U269/A2 (AO22X1_HVT)                      0.0000   0.1430   1.0000   0.0000   0.0000     4.9452 f
  U269/Y (AO22X1_HVT)                                0.1948   1.0000            0.6240     5.5691 f
  n731 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_60_155/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5691 f
  I_SDRAM_TOP/HFSBUF_60_155/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.8964 f
  I_SDRAM_TOP/HFSNET_62 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[19] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8964 f
  data arrival time                                                                        5.8964

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.8964
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1578


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[9] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[9] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_134/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell_134/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7285 r
  I_RISC_CORE/sram_fixnet_134 (net)
                               1   0.9037 
  I_RISC_CORE/U185/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7285 r
  I_RISC_CORE/U185/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5412 f
  I_RISC_CORE/RESULT_DATA[9] (net)
                               2   0.7793 
  RESULT_DATA_9__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.5412 f
  RESULT_DATA_9__UPF_LS/Y (LSDNSSX4_RVT)             0.1430   1.0000            0.4040     4.9452 f
  n399 (net)                   2   0.8935 
  U263/A2 (AO22X1_HVT)                      0.0000   0.1430   1.0000   0.0000   0.0000     4.9452 f
  U263/Y (AO22X1_HVT)                                0.1948   1.0000            0.6240     5.5691 f
  n744 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_141/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5691 f
  I_SDRAM_TOP/HFSBUF_23_141/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.8964 f
  I_SDRAM_TOP/HFSNET_48 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[25] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8964 f
  data arrival time                                                                        5.8964

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.8964
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1578


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[7] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[7] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_136/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell_136/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7285 r
  I_RISC_CORE/sram_fixnet_136 (net)
                               1   0.9037 
  I_RISC_CORE/U187/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7285 r
  I_RISC_CORE/U187/SO (HADDX1_HVT)                   0.2390   1.0000            0.8127     4.5412 f
  I_RISC_CORE/RESULT_DATA[7] (net)
                               2   0.7793 
  RESULT_DATA_7__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2390   1.0000   0.0000   0.0000     4.5412 f
  RESULT_DATA_7__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4034     4.9446 f
  n401 (net)                   2   0.8460 
  U265/A2 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9446 f
  U265/Y (AO22X1_HVT)                                0.1948   1.0000            0.6237     5.5683 f
  n735 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_60_151/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5683 f
  I_SDRAM_TOP/HFSBUF_60_151/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.8956 f
  I_SDRAM_TOP/HFSNET_58 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[23] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8956 f
  data arrival time                                                                        5.8956

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.8956
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1570


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[4] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[4] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_139/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell_139/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7285 r
  I_RISC_CORE/sram_fixnet_139 (net)
                               1   0.9037 
  I_RISC_CORE/U189/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7285 r
  I_RISC_CORE/U189/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5412 f
  I_RISC_CORE/RESULT_DATA[4] (net)
                               2   0.7793 
  RESULT_DATA_4__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.5412 f
  RESULT_DATA_4__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4034     4.9446 f
  n404 (net)                   2   0.8460 
  U268/A2 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9446 f
  U268/Y (AO22X1_HVT)                                0.1948   1.0000            0.6237     5.5682 f
  n742 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_146/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5682 f
  I_SDRAM_TOP/HFSBUF_23_146/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.8955 f
  I_SDRAM_TOP/HFSNET_53 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[20] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8955 f
  data arrival time                                                                        5.8955

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.8955
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1569


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[5] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[5] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_138/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell_138/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7285 r
  I_RISC_CORE/sram_fixnet_138 (net)
                               1   0.9037 
  I_RISC_CORE/U190/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7285 r
  I_RISC_CORE/U190/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5412 f
  I_RISC_CORE/RESULT_DATA[5] (net)
                               2   0.7793 
  RESULT_DATA_5__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.5412 f
  RESULT_DATA_5__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4034     4.9446 f
  n403 (net)                   2   0.8460 
  U267/A2 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9446 f
  U267/Y (AO22X1_HVT)                                0.1948   1.0000            0.6237     5.5682 f
  n746 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_139/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5682 f
  I_SDRAM_TOP/HFSBUF_23_139/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.8955 f
  I_SDRAM_TOP/HFSNET_46 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[21] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8955 f
  data arrival time                                                                        5.8955

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.8955
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1569


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[6] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[6] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_137/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell_137/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7285 r
  I_RISC_CORE/sram_fixnet_137 (net)
                               1   0.9037 
  I_RISC_CORE/U191/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7285 r
  I_RISC_CORE/U191/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5412 f
  I_RISC_CORE/RESULT_DATA[6] (net)
                               2   0.7793 
  RESULT_DATA_6__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.5412 f
  RESULT_DATA_6__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4034     4.9446 f
  n402 (net)                   2   0.8460 
  U266/A2 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9446 f
  U266/Y (AO22X1_HVT)                                0.1948   1.0000            0.6237     5.5682 f
  n736 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_154/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5682 f
  I_SDRAM_TOP/HFSBUF_23_154/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.8955 f
  I_SDRAM_TOP/HFSNET_61 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[22] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8955 f
  data arrival time                                                                        5.8955

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.8955
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1569


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1988     3.5988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     3.5988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX2_HVT)
                                                     0.2016   1.0000            1.2489     4.8477 f
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               5   2.4329 
  Xecutng_Instrn_6__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.2016   1.0000   0.0000   0.0000     4.8477 f
  Xecutng_Instrn_6__UPF_LS/Y (LSDNSSX4_LVT)          0.0533   1.0000            0.2175     5.0651 f
  n373 (net)                   4   2.1477 
  U252/A2 (AO22X1_HVT)                      0.0000   0.0533   1.0000   0.0000   0.0000     5.0651 f
  U252/Y (AO22X1_HVT)                                0.1800   1.0000            0.5352     5.6004 f
  n729 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_23_159/A (NBUFFX8_HVT)
                                            0.0000   0.1800   1.0000   0.0000   0.0000     5.6004 f
  I_SDRAM_TOP/HFSBUF_23_159/Y (NBUFFX8_HVT)          0.1100   1.0000            0.3006     5.9010 f
  I_SDRAM_TOP/HFSNET_66 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[6] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     5.9010 f
  data arrival time                                                                        5.9010

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1168     5.7442
  data required time                                                                       5.7442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7442
  data arrival time                                                                       -5.9010
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1567


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/Q (SDFFX1_HVT)
                                                     0.1516   1.0000            1.0727     2.2525 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_7__0_ (net)
                               2   0.7532 
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg/SI (SDFFARX1_HVT)
                                            0.0000   0.1516   1.0000   0.0000   0.0000     2.2525 f
  data arrival time                                                                        2.2525

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0568     3.4568
  clock reconvergence pessimism                                                 0.0889     3.5456
  clock uncertainty                                                            -0.1000     3.4456
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg/CLK (SDFFARX1_HVT)                                  3.4456 r
  library setup time                                          1.0000           -1.3440     2.1017
  data required time                                                                       2.1017
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1017
  data arrival time                                                                       -2.2525
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1508


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_33
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_657532292/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1850     1.1850
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/CLK (SDFFX1_HVT)
                                                     0.0514                     0.0000     1.1850 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/Q (SDFFX1_HVT)
                                                     0.1435   1.0000            1.0594     2.2444 f
  I_RISC_CORE/Op_Result[9] (net)
                               1   0.4886 
  I_RISC_CORE/ropt_mt_inst_55200/A (NBUFFX2_RVT)
                                            0.0000   0.1435   1.0000   0.0000   0.0000     2.2444 f
  I_RISC_CORE/ropt_mt_inst_55200/Y (NBUFFX2_RVT)     0.0649   1.0000            0.2020     2.4464 f
  I_RISC_CORE/ropt_net_41675 (net)
                               3   1.2633 
  I_RISC_CORE/R_33/SI (SDFFX1_HVT)          0.0000   0.0649   1.0000   0.0000   0.0000     2.4464 f
  data arrival time                                                                        2.4464

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0693     3.4693
  clock reconvergence pessimism                                                 0.1156     3.5850
  clock uncertainty                                                            -0.1000     3.4850
  I_RISC_CORE/R_33/CLK (SDFFX1_HVT)                                                        3.4850 r
  library setup time                                          1.0000           -1.1809     2.3041
  data required time                                                                       2.3041
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3041
  data arrival time                                                                       -2.4464
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1423


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_654432261/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/Q (SDFFX1_HVT)
                                                     0.1434   1.0000            1.0625     2.2424 f
  I_RISC_CORE/Return_Addr[7] (net)
                               1   0.4886 
  I_RISC_CORE/ropt_mt_inst_55201/A (NBUFFX2_RVT)
                                            0.0000   0.1434   1.0000   0.0000   0.0000     2.2424 f
  I_RISC_CORE/ropt_mt_inst_55201/Y (NBUFFX2_RVT)     0.0614   1.0000            0.1979     2.4403 f
  I_RISC_CORE/ropt_net_41676 (net)
                               2   0.7972 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/SI (SDFFX1_HVT)
                                            0.0000   0.0614   1.0000   0.0000   0.0000     2.4403 f
  data arrival time                                                                        2.4403

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.1123     3.5798
  clock uncertainty                                                            -0.1000     3.4798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)                  3.4798 r
  library setup time                                          1.0000           -1.1746     2.3052
  data required time                                                                       2.3052
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3052
  data arrival time                                                                       -2.4403
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1351


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1640     1.1640
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1640 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0000            0.8658     2.0298 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0000   0.0000   0.0000     2.0298 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1996   1.0000            0.2938     2.3237 f
  I_RISC_CORE/PSW[9] (net)    12   5.0664 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/SI (SDFFX2_HVT)
                                            0.0000   0.1996   1.0000   0.0000   0.0000     2.3237 f
  data arrival time                                                                        2.3237

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0796     3.4796
  clock reconvergence pessimism                                                 0.0889     3.5684
  clock uncertainty                                                            -0.1000     3.4684
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/CLK (SDFFX2_HVT)                          3.4684 r
  library setup time                                          1.0000           -1.2733     2.1952
  data required time                                                                       2.1952
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1952
  data arrival time                                                                       -2.3237
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1285


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1988     3.5988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     3.5988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1874   1.0000            1.2282     4.8270 f
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   1.5389 
  Xecutng_Instrn_3__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1874   1.0000   0.0000   0.0000     4.8270 f
  Xecutng_Instrn_3__UPF_LS/Y (LSDNSSX4_LVT)          0.0516   1.0000            0.2072     5.0342 f
  n376 (net)                   4   2.1749 
  U251/A2 (AO22X1_HVT)                      0.0000   0.0516   1.0000   0.0000   0.0000     5.0342 f
  U251/Y (AO22X1_HVT)                                0.1800   1.0000            0.5339     5.5681 f
  n757 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_4_133/A (NBUFFX8_HVT)
                                            0.0000   0.1800   1.0000   0.0000   0.0000     5.5681 f
  I_SDRAM_TOP/HFSBUF_4_133/Y (NBUFFX8_HVT)           0.1100   1.0000            0.3006     5.8687 f
  I_SDRAM_TOP/HFSNET_40 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[3] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     5.8687 f
  data arrival time                                                                        5.8687

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1168     5.7442
  data required time                                                                       5.7442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7442
  data arrival time                                                                       -5.8687
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1244


  Startpoint: I_RISC_CORE/I_CONTROL_EndOfInstrn_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/CLK (SDFFX1_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/Q (SDFFX1_HVT)
                                                     0.1505   1.0000            1.0583     2.0827 f
  I_RISC_CORE/EndOfInstrn (net)
                               2   0.7132 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/SI (SDFFARX1_HVT)
                                            0.0000   0.1505   1.0000   0.0000   0.0000     2.0827 f
  data arrival time                                                                        2.0827

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1049     3.4244
  clock uncertainty                                                            -0.1000     3.3244
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/CLK (SDFFARX1_HVT)                    3.3244 r
  library setup time                                          1.0000           -1.3649     1.9595
  data required time                                                                       1.9595
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9595
  data arrival time                                                                       -2.0827
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1232


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_/CLK (SDFFX2_RVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_/Q (SDFFX2_RVT)
                                                     0.0897   1.0000            0.5574     1.7562 r
  I_RISC_CORE/Xecutng_Instrn[1] (net)
                               2   1.3075 
  I_RISC_CORE/U44/A (INVX1_HVT)             0.0000   0.0897   1.0000   0.0000   0.0000     1.7562 r
  I_RISC_CORE/U44/Y (INVX1_HVT)                      0.2289   1.0000            0.1846     1.9408 f
  I_RISC_CORE/n265 (net)       1   4.6255 
  I_RISC_CORE/U32/A (INVX8_HVT)             0.0000   0.2289   1.0000   0.0000   0.0000     1.9408 f
  I_RISC_CORE/U32/Y (INVX8_HVT)                      0.1046   1.0000            0.1663     2.1072 r
  I_RISC_CORE/n267 (net)       7   2.0575 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/SI (SDFFARX2_HVT)
                                            0.0000   0.1046   1.0000   0.0000   0.0000     2.1072 r
  data arrival time                                                                        2.1072

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/CLK (SDFFARX2_HVT)          3.3084 r
  library setup time                                          1.0000           -1.3169     1.9915
  data required time                                                                       1.9915
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9915
  data arrival time                                                                       -2.1072
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1157


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[10] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[10] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_133/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell_133/Y (NBUFFX4_HVT)       0.1425   1.0000            0.2205     3.7283 r
  I_RISC_CORE/sram_fixnet_133 (net)
                               1   0.8843 
  I_RISC_CORE/U198/A0 (HADDX2_HVT)          0.0000   0.1425   1.0000   0.0000   0.0000     3.7283 r
  I_RISC_CORE/U198/SO (HADDX2_HVT)                   0.3209   1.0000            0.9923     4.7206 f
  I_RISC_CORE/RESULT_DATA[10] (net)
                               2   2.4520 
  RESULT_DATA_10__UPF_LS/A (LSDNSSX8_LVT)   0.0000   0.3209   1.0000   0.0000   0.0000     4.7206 f
  RESULT_DATA_10__UPF_LS/Y (LSDNSSX8_LVT)            0.0555   1.0000            0.2426     4.9632 f
  n398 (net)                   2   0.8460 
  U262/A2 (AO22X1_HVT)                      0.0000   0.0555   1.0000   0.0000   0.0000     4.9632 f
  U262/Y (AO22X1_HVT)                                0.1948   1.0000            0.5530     5.5162 f
  n738 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_149/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5162 f
  I_SDRAM_TOP/HFSBUF_23_149/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.8435 f
  I_SDRAM_TOP/HFSNET_56 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[26] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8435 f
  data arrival time                                                                        5.8435

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.8435
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1049


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[11] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[11] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_132/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell_132/Y (NBUFFX4_HVT)       0.1425   1.0000            0.2205     3.7283 r
  I_RISC_CORE/sram_fixnet_132 (net)
                               1   0.8843 
  I_RISC_CORE/U196/A0 (HADDX2_HVT)          0.0000   0.1425   1.0000   0.0000   0.0000     3.7283 r
  I_RISC_CORE/U196/SO (HADDX2_HVT)                   0.3209   1.0000            0.9923     4.7206 f
  I_RISC_CORE/RESULT_DATA[11] (net)
                               2   2.4520 
  RESULT_DATA_11__UPF_LS/A (LSDNSSX8_LVT)   0.0000   0.3209   1.0000   0.0000   0.0000     4.7206 f
  RESULT_DATA_11__UPF_LS/Y (LSDNSSX8_LVT)            0.0555   1.0000            0.2426     4.9632 f
  n397 (net)                   2   0.8460 
  U261/A2 (AO22X1_HVT)                      0.0000   0.0555   1.0000   0.0000   0.0000     4.9632 f
  U261/Y (AO22X1_HVT)                                0.1948   1.0000            0.5530     5.5162 f
  n750 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_138/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5162 f
  I_SDRAM_TOP/HFSBUF_23_138/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.8435 f
  I_SDRAM_TOP/HFSNET_45 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[27] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8435 f
  data arrival time                                                                        5.8435

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.8435
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1049


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[12] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[12] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_131/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell_131/Y (NBUFFX4_HVT)       0.1425   1.0000            0.2205     3.7283 r
  I_RISC_CORE/sram_fixnet_131 (net)
                               1   0.8843 
  I_RISC_CORE/U197/A0 (HADDX2_HVT)          0.0000   0.1425   1.0000   0.0000   0.0000     3.7283 r
  I_RISC_CORE/U197/SO (HADDX2_HVT)                   0.3209   1.0000            0.9923     4.7206 f
  I_RISC_CORE/RESULT_DATA[12] (net)
                               2   2.4520 
  RESULT_DATA_12__UPF_LS/A (LSDNSSX8_LVT)   0.0000   0.3209   1.0000   0.0000   0.0000     4.7206 f
  RESULT_DATA_12__UPF_LS/Y (LSDNSSX8_LVT)            0.0555   1.0000            0.2426     4.9632 f
  n396 (net)                   2   0.8460 
  U260/A2 (AO22X1_HVT)                      0.0000   0.0555   1.0000   0.0000   0.0000     4.9632 f
  U260/Y (AO22X1_HVT)                                0.1948   1.0000            0.5530     5.5162 f
  n732 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_156/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5162 f
  I_SDRAM_TOP/HFSBUF_23_156/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.8435 f
  I_SDRAM_TOP/HFSNET_63 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[28] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8435 f
  data arrival time                                                                        5.8435

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.8435
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1049


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[14] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[14] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_129/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell_129/Y (NBUFFX4_HVT)       0.1425   1.0000            0.2205     3.7283 r
  I_RISC_CORE/sram_fixnet_129 (net)
                               1   0.8843 
  I_RISC_CORE/U193/A0 (HADDX2_HVT)          0.0000   0.1425   1.0000   0.0000   0.0000     3.7283 r
  I_RISC_CORE/U193/SO (HADDX2_HVT)                   0.2930   1.0000            0.9547     4.6830 f
  I_RISC_CORE/RESULT_DATA[14] (net)
                               2   0.9925 
  RESULT_DATA_14__UPF_LS/A (LSDNSSX4_LVT)   0.0000   0.2930   1.0000   0.0000   0.0000     4.6830 f
  RESULT_DATA_14__UPF_LS/Y (LSDNSSX4_LVT)            0.0625   1.0000            0.2708     4.9538 f
  n394 (net)                   2   0.8460 
  U258/A2 (AO22X1_HVT)                      0.0000   0.0625   1.0000   0.0000   0.0000     4.9538 f
  U258/Y (AO22X1_HVT)                                0.1948   1.0000            0.5585     5.5123 f
  n730 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_157/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5123 f
  I_SDRAM_TOP/HFSBUF_23_157/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.8396 f
  I_SDRAM_TOP/HFSNET_64 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[30] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8396 f
  data arrival time                                                                        5.8396

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.8396
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1010


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[15] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[15] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell/Y (NBUFFX4_HVT)           0.1428   1.0000            0.2207     3.7285 r
  I_RISC_CORE/sram_fixnet (net)
                               1   0.9037 
  I_RISC_CORE/U192/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7285 r
  I_RISC_CORE/U192/SO (HADDX1_HVT)                   0.2840   1.0000            0.8635     4.5920 f
  I_RISC_CORE/RESULT_DATA[15] (net)
                               2   2.2096 
  RESULT_DATA_15__UPF_LS/A (LSDNSSX8_HVT)   0.0000   0.2840   1.0000   0.0000   0.0000     4.5920 f
  RESULT_DATA_15__UPF_LS/Y (LSDNSSX8_HVT)            0.0749   1.0000            0.3509     4.9429 f
  n393 (net)                   2   0.8935 
  U257/A2 (AO22X1_HVT)                      0.0000   0.0749   1.0000   0.0000   0.0000     4.9429 f
  U257/Y (AO22X1_HVT)                                0.1948   1.0000            0.5685     5.5114 f
  n734 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_153/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5114 f
  I_SDRAM_TOP/HFSBUF_23_153/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.8386 f
  I_SDRAM_TOP/HFSNET_60 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[31] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8386 f
  data arrival time                                                                        5.8386

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.8386
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1000


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1389   1.0000            0.9790     2.1778 r
  I_RISC_CORE/n762 (net)       1   0.4809 
  I_RISC_CORE/U43/A (NBUFFX2_HVT)           0.0000   0.1389   1.0000   0.0000   0.0000     2.1778 r
  I_RISC_CORE/U43/Y (NBUFFX2_HVT)                    0.1625   1.0000            0.3045     2.4823 r
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.2658 
  I_RISC_CORE/U218/A2 (AO22X1_HVT)          0.0000   0.1625   1.0000   0.0000   0.0000     2.4823 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0000            0.5931     3.0755 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23545/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0755 r
  I_RISC_CORE/ZBUF_81_inst_23545/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4120 r
  I_RISC_CORE/ZBUF_81_102 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4120 r
  data arrival time                                                                        3.4120

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0100     3.3184
  data required time                                                                       3.3184
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3184
  data arrival time                                                                       -3.4120
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0936


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1389   1.0000            0.9790     2.1778 r
  I_RISC_CORE/n762 (net)       1   0.4809 
  I_RISC_CORE/U43/A (NBUFFX2_HVT)           0.0000   0.1389   1.0000   0.0000   0.0000     2.1778 r
  I_RISC_CORE/U43/Y (NBUFFX2_HVT)                    0.1625   1.0000            0.3045     2.4823 r
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.2658 
  I_RISC_CORE/U218/A2 (AO22X1_HVT)          0.0000   0.1625   1.0000   0.0000   0.0000     2.4823 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0000            0.5931     3.0755 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23545/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0755 r
  I_RISC_CORE/ZBUF_81_inst_23545/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4120 r
  I_RISC_CORE/ZBUF_81_102 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4120 r
  data arrival time                                                                        3.4120

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0100     3.3184
  data required time                                                                       3.3184
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3184
  data arrival time                                                                       -3.4120
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0936


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1389   1.0000            0.9790     2.1778 r
  I_RISC_CORE/n762 (net)       1   0.4809 
  I_RISC_CORE/U43/A (NBUFFX2_HVT)           0.0000   0.1389   1.0000   0.0000   0.0000     2.1778 r
  I_RISC_CORE/U43/Y (NBUFFX2_HVT)                    0.1625   1.0000            0.3045     2.4823 r
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.2658 
  I_RISC_CORE/U218/A2 (AO22X1_HVT)          0.0000   0.1625   1.0000   0.0000   0.0000     2.4823 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0000            0.5931     3.0755 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23545/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0755 r
  I_RISC_CORE/ZBUF_81_inst_23545/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4120 r
  I_RISC_CORE/ZBUF_81_102 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4120 r
  data arrival time                                                                        3.4120

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0100     3.3184
  data required time                                                                       3.3184
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3184
  data arrival time                                                                       -3.4120
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0936


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1389   1.0000            0.9790     2.1778 r
  I_RISC_CORE/n762 (net)       1   0.4809 
  I_RISC_CORE/U43/A (NBUFFX2_HVT)           0.0000   0.1389   1.0000   0.0000   0.0000     2.1778 r
  I_RISC_CORE/U43/Y (NBUFFX2_HVT)                    0.1625   1.0000            0.3045     2.4823 r
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.2658 
  I_RISC_CORE/U218/A2 (AO22X1_HVT)          0.0000   0.1625   1.0000   0.0000   0.0000     2.4823 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0000            0.5931     3.0755 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23545/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0755 r
  I_RISC_CORE/ZBUF_81_inst_23545/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4120 r
  I_RISC_CORE/ZBUF_81_102 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4120 r
  data arrival time                                                                        3.4120

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0100     3.3184
  data required time                                                                       3.3184
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3184
  data arrival time                                                                       -3.4120
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0936


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/Q (SDFFX1_HVT)
                                                     0.1510   1.0000            0.9918     2.1906 r
  I_RISC_CORE/Xecutng_Instrn[10] (net)
                               2   0.8845 
  I_RISC_CORE/ZBUF_65_inst_23011/A (NBUFFX2_HVT)
                                            0.0000   0.1510   1.0000   0.0000   0.0000     2.1906 r
  I_RISC_CORE/ZBUF_65_inst_23011/Y (NBUFFX2_HVT)     0.1438   1.0000            0.3008     2.4914 r
  I_RISC_CORE/ZBUF_65_39 (net)
                               3   1.3052 
  I_RISC_CORE/U229/A2 (AO22X1_HVT)          0.0000   0.1438   1.0000   0.0000   0.0000     2.4914 r
  I_RISC_CORE/U229/Y (AO22X1_HVT)                    0.1994   1.0000            0.5789     3.0703 r
  I_RISC_CORE/n639 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23972/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0703 r
  I_RISC_CORE/ZBUF_81_inst_23972/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4068 r
  I_RISC_CORE/ZBUF_81_162 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[10] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4068 r
  data arrival time                                                                        3.4068

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0100     3.3184
  data required time                                                                       3.3184
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3184
  data arrival time                                                                       -3.4068
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0884


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/Q (SDFFX1_HVT)
                                                     0.1510   1.0000            0.9918     2.1906 r
  I_RISC_CORE/Xecutng_Instrn[10] (net)
                               2   0.8845 
  I_RISC_CORE/ZBUF_65_inst_23011/A (NBUFFX2_HVT)
                                            0.0000   0.1510   1.0000   0.0000   0.0000     2.1906 r
  I_RISC_CORE/ZBUF_65_inst_23011/Y (NBUFFX2_HVT)     0.1438   1.0000            0.3008     2.4914 r
  I_RISC_CORE/ZBUF_65_39 (net)
                               3   1.3052 
  I_RISC_CORE/U229/A2 (AO22X1_HVT)          0.0000   0.1438   1.0000   0.0000   0.0000     2.4914 r
  I_RISC_CORE/U229/Y (AO22X1_HVT)                    0.1994   1.0000            0.5789     3.0703 r
  I_RISC_CORE/n639 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23972/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0703 r
  I_RISC_CORE/ZBUF_81_inst_23972/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4068 r
  I_RISC_CORE/ZBUF_81_162 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[10] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4068 r
  data arrival time                                                                        3.4068

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0100     3.3184
  data required time                                                                       3.3184
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3184
  data arrival time                                                                       -3.4068
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0884


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/Q (SDFFX1_HVT)
                                                     0.1510   1.0000            0.9918     2.1906 r
  I_RISC_CORE/Xecutng_Instrn[10] (net)
                               2   0.8845 
  I_RISC_CORE/ZBUF_65_inst_23011/A (NBUFFX2_HVT)
                                            0.0000   0.1510   1.0000   0.0000   0.0000     2.1906 r
  I_RISC_CORE/ZBUF_65_inst_23011/Y (NBUFFX2_HVT)     0.1438   1.0000            0.3008     2.4914 r
  I_RISC_CORE/ZBUF_65_39 (net)
                               3   1.3052 
  I_RISC_CORE/U229/A2 (AO22X1_HVT)          0.0000   0.1438   1.0000   0.0000   0.0000     2.4914 r
  I_RISC_CORE/U229/Y (AO22X1_HVT)                    0.1994   1.0000            0.5789     3.0703 r
  I_RISC_CORE/n639 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23972/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0703 r
  I_RISC_CORE/ZBUF_81_inst_23972/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4068 r
  I_RISC_CORE/ZBUF_81_162 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[10] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4068 r
  data arrival time                                                                        3.4068

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0100     3.3184
  data required time                                                                       3.3184
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3184
  data arrival time                                                                       -3.4068
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0884


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/Q (SDFFX1_HVT)
                                                     0.1510   1.0000            0.9918     2.1906 r
  I_RISC_CORE/Xecutng_Instrn[10] (net)
                               2   0.8845 
  I_RISC_CORE/ZBUF_65_inst_23011/A (NBUFFX2_HVT)
                                            0.0000   0.1510   1.0000   0.0000   0.0000     2.1906 r
  I_RISC_CORE/ZBUF_65_inst_23011/Y (NBUFFX2_HVT)     0.1438   1.0000            0.3008     2.4914 r
  I_RISC_CORE/ZBUF_65_39 (net)
                               3   1.3052 
  I_RISC_CORE/U229/A2 (AO22X1_HVT)          0.0000   0.1438   1.0000   0.0000   0.0000     2.4914 r
  I_RISC_CORE/U229/Y (AO22X1_HVT)                    0.1994   1.0000            0.5789     3.0703 r
  I_RISC_CORE/n639 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23972/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0703 r
  I_RISC_CORE/ZBUF_81_inst_23972/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4068 r
  I_RISC_CORE/ZBUF_81_162 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[10] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4068 r
  data arrival time                                                                        3.4068

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0100     3.3184
  data required time                                                                       3.3184
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3184
  data arrival time                                                                       -3.4068
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0884


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX1_HVT)
                                                     0.1589   1.0000            0.9991     2.1979 r
  I_RISC_CORE/n870 (net)       1   1.1433 
  I_RISC_CORE/U30/A (NBUFFX8_HVT)           0.0000   0.1589   1.0000   0.0000   0.0000     2.1979 r
  I_RISC_CORE/U30/Y (NBUFFX8_HVT)                    0.1326   1.0000            0.3041     2.5020 r
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               8   2.4889 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1326   1.0000   0.0000   0.0000     2.5020 r
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1964   1.0000            0.5672     3.0693 r
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_97_inst_23879/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.0693 r
  I_RISC_CORE/ZINV_97_inst_23879/Y (INVX0_HVT)       0.1556   1.0000            0.2175     3.2868 f
  I_RISC_CORE/ZINV_97_146 (net)
                               2   1.6567 
  I_RISC_CORE/ZINV_6_inst_23878/A (INVX0_HVT)
                                            0.0000   0.1556   1.0000   0.0000   0.0000     3.2868 f
  I_RISC_CORE/ZINV_6_inst_23878/Y (INVX0_HVT)        0.0718   1.0000            0.1376     3.4243 r
  I_RISC_CORE/ZINV_6_146 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.0718   1.0000   0.0000   0.0000     3.4243 r
  data arrival time                                                                        3.4243

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0348     3.3432
  data required time                                                                       3.3432
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3432
  data arrival time                                                                       -3.4243
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0812


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX1_HVT)
                                                     0.1589   1.0000            0.9991     2.1979 r
  I_RISC_CORE/n870 (net)       1   1.1433 
  I_RISC_CORE/U30/A (NBUFFX8_HVT)           0.0000   0.1589   1.0000   0.0000   0.0000     2.1979 r
  I_RISC_CORE/U30/Y (NBUFFX8_HVT)                    0.1326   1.0000            0.3041     2.5020 r
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               8   2.4889 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1326   1.0000   0.0000   0.0000     2.5020 r
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1964   1.0000            0.5672     3.0693 r
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_97_inst_23879/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.0693 r
  I_RISC_CORE/ZINV_97_inst_23879/Y (INVX0_HVT)       0.1556   1.0000            0.2175     3.2868 f
  I_RISC_CORE/ZINV_97_146 (net)
                               2   1.6567 
  I_RISC_CORE/ZINV_63_inst_23877/A (INVX2_HVT)
                                            0.0000   0.1556   1.0000   0.0000   0.0000     3.2868 f
  I_RISC_CORE/ZINV_63_inst_23877/Y (INVX2_HVT)       0.0730   1.0000            0.1293     3.4160 r
  I_RISC_CORE/ZINV_63_146 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.0730   1.0000   0.0000   0.0000     3.4160 r
  data arrival time                                                                        3.4160

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0343     3.3427
  data required time                                                                       3.3427
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3427
  data arrival time                                                                       -3.4160
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0733


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX1_HVT)
                                                     0.1589   1.0000            0.9991     2.1979 r
  I_RISC_CORE/n870 (net)       1   1.1433 
  I_RISC_CORE/U30/A (NBUFFX8_HVT)           0.0000   0.1589   1.0000   0.0000   0.0000     2.1979 r
  I_RISC_CORE/U30/Y (NBUFFX8_HVT)                    0.1326   1.0000            0.3041     2.5020 r
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               8   2.4889 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1326   1.0000   0.0000   0.0000     2.5020 r
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1964   1.0000            0.5672     3.0693 r
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_97_inst_23879/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.0693 r
  I_RISC_CORE/ZINV_97_inst_23879/Y (INVX0_HVT)       0.1556   1.0000            0.2175     3.2868 f
  I_RISC_CORE/ZINV_97_146 (net)
                               2   1.6567 
  I_RISC_CORE/ZINV_63_inst_23877/A (INVX2_HVT)
                                            0.0000   0.1556   1.0000   0.0000   0.0000     3.2868 f
  I_RISC_CORE/ZINV_63_inst_23877/Y (INVX2_HVT)       0.0730   1.0000            0.1293     3.4160 r
  I_RISC_CORE/ZINV_63_146 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.0730   1.0000   0.0000   0.0000     3.4160 r
  data arrival time                                                                        3.4160

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0343     3.3427
  data required time                                                                       3.3427
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3427
  data arrival time                                                                       -3.4160
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0733


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX1_HVT)
                                                     0.1589   1.0000            0.9991     2.1979 r
  I_RISC_CORE/n870 (net)       1   1.1433 
  I_RISC_CORE/U30/A (NBUFFX8_HVT)           0.0000   0.1589   1.0000   0.0000   0.0000     2.1979 r
  I_RISC_CORE/U30/Y (NBUFFX8_HVT)                    0.1326   1.0000            0.3041     2.5020 r
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               8   2.4889 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1326   1.0000   0.0000   0.0000     2.5020 r
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1964   1.0000            0.5672     3.0693 r
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_97_inst_23879/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.0693 r
  I_RISC_CORE/ZINV_97_inst_23879/Y (INVX0_HVT)       0.1556   1.0000            0.2175     3.2868 f
  I_RISC_CORE/ZINV_97_146 (net)
                               2   1.6567 
  I_RISC_CORE/ZINV_63_inst_23877/A (INVX2_HVT)
                                            0.0000   0.1556   1.0000   0.0000   0.0000     3.2868 f
  I_RISC_CORE/ZINV_63_inst_23877/Y (INVX2_HVT)       0.0730   1.0000            0.1293     3.4160 r
  I_RISC_CORE/ZINV_63_146 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.0730   1.0000   0.0000   0.0000     3.4160 r
  data arrival time                                                                        3.4160

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0889     3.4084
  clock uncertainty                                                            -0.1000     3.3084
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3084 r
  library setup time                                          1.0000            0.0343     3.3427
  data required time                                                                       3.3427
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3427
  data arrival time                                                                       -3.4160
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0733


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1988     3.5988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     3.5988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/Q (SDFFX1_RVT)
                                                     0.1113   1.0000            0.5040     4.1028 r
  I_RISC_CORE/Xecutng_Instrn[31] (net)
                               5   2.3580 
  Xecutng_Instrn_31__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1113   1.0000   0.0000   0.0000     4.1028 r
  Xecutng_Instrn_31__UPF_LS/Y (LSDNSSX4_LVT)         0.0378   1.0000            0.0872     4.1900 r
  n348 (net)                   1   0.4180 
  U292/A4 (AOI22X1_HVT)                     0.0000   0.0378   1.0000   0.0000   0.0000     4.1900 r
  U292/Y (AOI22X1_HVT)                               0.1248   1.0000            0.5719     4.7619 f
  n611 (net)                   1   0.3845 
  U341/A2 (NAND3X1_HVT)                     0.0000   0.1248   1.0000   0.0000   0.0000     4.7619 f
  U341/Y (NAND3X1_HVT)                               0.1466   1.0000            0.5939     5.3558 r
  n665 (net)                   1   1.1443 
  I_PCI_TOP/HFSBUF_57_171/A (NBUFFX8_HVT)   0.0000   0.1466   1.0000   0.0000   0.0000     5.3558 r
  I_PCI_TOP/HFSBUF_57_171/Y (NBUFFX8_HVT)            0.1198   1.0000            0.2828     5.6386 r
  I_PCI_TOP/HFSNET_30 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4/I1[3] (SRAM2RW32x4)
                                            0.0000   0.1198   1.0000   0.0000   0.0000     5.6386 r
  data arrival time                                                                        5.6386

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.0150     5.5730
  data required time                                                                       5.5730
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.5730
  data arrival time                                                                       -5.6386
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0655


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1988     3.5988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFX2_LVT)
                                                     0.0544                     0.0000     3.5988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFX2_LVT)
                                                     0.0611   1.0000            0.3353     3.9341 f
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               8   3.6849 
  Xecutng_Instrn_27__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.0611   1.0000   0.0000   0.0000     3.9341 f
  Xecutng_Instrn_27__UPF_LS/Y (LSDNSSX4_RVT)         0.1395   1.0000            0.2554     4.1895 f
  n352 (net)                   1   0.4372 
  U445/A4 (AO22X1_HVT)                      0.0000   0.1395   1.0000   0.0000   0.0000     4.1895 f
  U445/Y (AO22X1_HVT)                                0.1638   1.0000            0.4034     4.5929 f
  n325 (net)                   1   0.5771 
  U327/A (INVX0_LVT)                        0.0000   0.1638   1.0000   0.0000   0.0000     4.5929 f
  U327/Y (INVX0_LVT)                                 0.0762   1.0000            0.0971     4.6900 r
  n584 (net)                   1   0.4035 
  U448/A2 (NAND3X1_HVT)                     0.0000   0.0762   1.0000   0.0000   0.0000     4.6900 r
  U448/Y (NAND3X1_HVT)                               0.1669   1.0000            0.7248     5.4147 f
  n667 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_130_172/A (NBUFFX16_HVT)
                                            0.0000   0.1669   1.0000   0.0000   0.0000     5.4147 f
  I_PCI_TOP/HFSBUF_130_172/Y (NBUFFX16_HVT)          0.1225   1.0000            0.3056     5.7203 f
  I_PCI_TOP/HFSNET_31 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/I1[3] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0000   0.0000   0.0000     5.7203 f
  data arrival time                                                                        5.7203

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8556     5.6556
  clock reconvergence pessimism                                                 0.0012     5.6569
  clock uncertainty                                                            -0.1000     5.5569
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/CE1 (SRAM2RW32x4)                              5.5569 r
  library setup time                                          1.0000            0.1062     5.6630
  data required time                                                                       5.6630
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6630
  data arrival time                                                                       -5.7203
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0573


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1850     1.1850
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/CLK (SDFFX1_HVT)
                                                     0.0514                     0.0000     1.1850 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/Q (SDFFX1_HVT)
                                                     0.1638   1.0000            1.0836     2.2685 f
  I_RISC_CORE/Op_Result[4] (net)
                               2   1.1493 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/SI (SDFFX2_HVT)
                                            0.0000   0.1638   1.0000   0.0000   0.0000     2.2685 f
  data arrival time                                                                        2.2685

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0796     3.4796
  clock reconvergence pessimism                                                 0.0889     3.5684
  clock uncertainty                                                            -0.1000     3.4684
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)                           3.4684 r
  library setup time                                          1.0000           -1.2545     2.2140
  data required time                                                                       2.2140
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2140
  data arrival time                                                                       -2.2685
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0546


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_655932276/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1988     1.1988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1988 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX1_HVT)
                                                     0.4397   1.0000            1.0169     2.2158 r
  I_RISC_CORE/n283 (net)       1   5.2975 
  I_RISC_CORE/HFSINV_383_1899/A (INVX8_RVT)
                                            0.0000   0.4397   1.0000   0.0000   0.0000     2.2158 r
  I_RISC_CORE/HFSINV_383_1899/Y (INVX8_RVT)          0.1542   1.0000            0.0955     2.3113 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   1.8163 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.3113 f
  data arrival time                                                                        2.3113

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0796     3.4796
  clock reconvergence pessimism                                                 0.1192     3.5988
  clock uncertainty                                                            -0.1000     3.4988
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/CLK (SDFFX1_HVT)                          3.4988 r
  library setup time                                          1.0000           -1.2267     2.2721
  data required time                                                                       2.2721
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2721
  data arrival time                                                                       -2.3113
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0391


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/Q (SDFFX1_HVT)
                                                     0.1544   1.0000            1.0761     2.2559 f
  I_RISC_CORE/Return_Addr[5] (net)
                               2   0.8441 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/SI (SDFFX2_HVT)
                                            0.0000   0.1544   1.0000   0.0000   0.0000     2.2559 f
  data arrival time                                                                        2.2559

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0796     3.4796
  clock reconvergence pessimism                                                 0.0889     3.5684
  clock uncertainty                                                            -0.1000     3.4684
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX2_HVT)                           3.4684 r
  library setup time                                          1.0000           -1.2496     2.2189
  data required time                                                                       2.2189
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2189
  data arrival time                                                                       -2.2559
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0371


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[7] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[7] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_136/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell_136/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7285 r
  I_RISC_CORE/sram_fixnet_136 (net)
                               1   0.9037 
  I_RISC_CORE/U187/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7285 r
  I_RISC_CORE/U187/SO (HADDX1_HVT)                   0.2390   1.0000            0.8127     4.5412 f
  I_RISC_CORE/RESULT_DATA[7] (net)
                               2   0.7793 
  RESULT_DATA_7__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2390   1.0000   0.0000   0.0000     4.5412 f
  RESULT_DATA_7__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4034     4.9446 f
  n401 (net)                   2   0.8460 
  U356/A4 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9446 f
  U356/Y (AO22X1_HVT)                                0.1696   1.0000            0.4125     5.3571 f
  n245 (net)                   1   0.7595 
  U393/A (INVX1_LVT)                        0.0000   0.1696   1.0000   0.0000   0.0000     5.3571 f
  U393/Y (INVX1_LVT)                                 0.0784   1.0000            0.0930     5.4501 r
  n598 (net)                   1   0.4777 
  U359/A2 (NAND3X2_RVT)                     0.0000   0.0784   1.0000   0.0000   0.0000     5.4501 r
  U359/Y (NAND3X2_RVT)                               0.0616   1.0000            0.2755     5.7256 f
  n662 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/I1[3] (SRAM2RW32x4)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     5.7256 f
  data arrival time                                                                        5.7256

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1359     5.6940
  data required time                                                                       5.6940
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6940
  data arrival time                                                                       -5.7256
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0316


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[6] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[6] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_137/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell_137/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7285 r
  I_RISC_CORE/sram_fixnet_137 (net)
                               1   0.9037 
  I_RISC_CORE/U191/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7285 r
  I_RISC_CORE/U191/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5412 f
  I_RISC_CORE/RESULT_DATA[6] (net)
                               2   0.7793 
  RESULT_DATA_6__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.5412 f
  RESULT_DATA_6__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4034     4.9446 f
  n402 (net)                   2   0.8460 
  U286/A4 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9446 f
  U286/Y (AO22X1_HVT)                                0.1696   1.0000            0.4125     5.3571 f
  n186 (net)                   1   0.7595 
  U452/A (INVX1_LVT)                        0.0000   0.1696   1.0000   0.0000   0.0000     5.3571 f
  U452/Y (INVX1_LVT)                                 0.0784   1.0000            0.0930     5.4501 r
  n609 (net)                   1   0.4777 
  U291/A2 (NAND3X2_RVT)                     0.0000   0.0784   1.0000   0.0000   0.0000     5.4501 r
  U291/Y (NAND3X2_RVT)                               0.0616   1.0000            0.2755     5.7256 f
  n661 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/I1[2] (SRAM2RW32x4)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     5.7256 f
  data arrival time                                                                        5.7256

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1359     5.6940
  data required time                                                                       5.6940
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6940
  data arrival time                                                                       -5.7256
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0316


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[4] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[4] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_139/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell_139/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7285 r
  I_RISC_CORE/sram_fixnet_139 (net)
                               1   0.9037 
  I_RISC_CORE/U189/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7285 r
  I_RISC_CORE/U189/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5412 f
  I_RISC_CORE/RESULT_DATA[4] (net)
                               2   0.7793 
  RESULT_DATA_4__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.5412 f
  RESULT_DATA_4__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4034     4.9446 f
  n404 (net)                   2   0.8460 
  U403/A4 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9446 f
  U403/Y (AO22X1_HVT)                                0.1696   1.0000            0.4125     5.3571 f
  n290 (net)                   1   0.7595 
  U369/A (INVX1_LVT)                        0.0000   0.1696   1.0000   0.0000   0.0000     5.3571 f
  U369/Y (INVX1_LVT)                                 0.0784   1.0000            0.0930     5.4501 r
  n591 (net)                   1   0.4777 
  U406/A2 (NAND3X2_RVT)                     0.0000   0.0784   1.0000   0.0000   0.0000     5.4501 r
  U406/Y (NAND3X2_RVT)                               0.0616   1.0000            0.2755     5.7256 f
  n659 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/I1[0] (SRAM2RW32x4)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     5.7256 f
  data arrival time                                                                        5.7256

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1359     5.6940
  data required time                                                                       5.6940
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6940
  data arrival time                                                                       -5.7256
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0316


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0244     3.4244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4244 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[5] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5078 r
  I_RISC_CORE/I_REG_FILE_data_out_A[5] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_138/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5078 r
  I_RISC_CORE/sram_fixcell_138/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7285 r
  I_RISC_CORE/sram_fixnet_138 (net)
                               1   0.9037 
  I_RISC_CORE/U190/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7285 r
  I_RISC_CORE/U190/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5412 f
  I_RISC_CORE/RESULT_DATA[5] (net)
                               2   0.7793 
  RESULT_DATA_5__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.5412 f
  RESULT_DATA_5__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4034     4.9446 f
  n403 (net)                   2   0.8460 
  U344/A4 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9446 f
  U344/Y (AO22X1_HVT)                                0.1696   1.0000            0.4125     5.3571 f
  n235 (net)                   1   0.7595 
  U398/A (INVX1_LVT)                        0.0000   0.1696   1.0000   0.0000   0.0000     5.3571 f
  U398/Y (INVX1_LVT)                                 0.0784   1.0000            0.0930     5.4501 r
  n600 (net)                   1   0.4777 
  U347/A2 (NAND3X2_RVT)                     0.0000   0.0784   1.0000   0.0000   0.0000     5.4501 r
  U347/Y (NAND3X2_RVT)                               0.0616   1.0000            0.2755     5.7256 f
  n658 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/I1[1] (SRAM2RW32x4)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     5.7256 f
  data arrival time                                                                        5.7256

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1359     5.6940
  data required time                                                                       5.6940
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6940
  data arrival time                                                                       -5.7256
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0316


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9504 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9504 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3161 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3161 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5573 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U225/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5573 r
  I_RISC_CORE/U225/Y (AO22X1_HVT)                    0.1995   1.0000            0.4680     3.0253 r
  I_RISC_CORE/net15707 (net)   1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23969/A (NBUFFX4_HVT)
                                            0.0000   0.1995   1.0000   0.0000   0.0000     3.0253 r
  I_RISC_CORE/ZBUF_81_inst_23969/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3619 r
  I_RISC_CORE/ZBUF_81_161 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[15] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3619 r
  data arrival time                                                                        3.3619

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1049     3.4244
  clock uncertainty                                                            -0.1000     3.3244
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3244 r
  library setup time                                          1.0000            0.0100     3.3344
  data required time                                                                       3.3344
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3344
  data arrival time                                                                       -3.3619
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0275


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9504 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9504 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3161 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3161 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5573 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U225/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5573 r
  I_RISC_CORE/U225/Y (AO22X1_HVT)                    0.1995   1.0000            0.4680     3.0253 r
  I_RISC_CORE/net15707 (net)   1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23969/A (NBUFFX4_HVT)
                                            0.0000   0.1995   1.0000   0.0000   0.0000     3.0253 r
  I_RISC_CORE/ZBUF_81_inst_23969/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3619 r
  I_RISC_CORE/ZBUF_81_161 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[15] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3619 r
  data arrival time                                                                        3.3619

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1049     3.4244
  clock uncertainty                                                            -0.1000     3.3244
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3244 r
  library setup time                                          1.0000            0.0100     3.3344
  data required time                                                                       3.3344
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3344
  data arrival time                                                                       -3.3619
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0275


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9504 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9504 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3161 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3161 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5573 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U225/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5573 r
  I_RISC_CORE/U225/Y (AO22X1_HVT)                    0.1995   1.0000            0.4680     3.0253 r
  I_RISC_CORE/net15707 (net)   1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23969/A (NBUFFX4_HVT)
                                            0.0000   0.1995   1.0000   0.0000   0.0000     3.0253 r
  I_RISC_CORE/ZBUF_81_inst_23969/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3619 r
  I_RISC_CORE/ZBUF_81_161 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[15] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3619 r
  data arrival time                                                                        3.3619

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1049     3.4244
  clock uncertainty                                                            -0.1000     3.3244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3244 r
  library setup time                                          1.0000            0.0100     3.3344
  data required time                                                                       3.3344
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3344
  data arrival time                                                                       -3.3619
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0275


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9504 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9504 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3161 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3161 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5573 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U225/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5573 r
  I_RISC_CORE/U225/Y (AO22X1_HVT)                    0.1995   1.0000            0.4680     3.0253 r
  I_RISC_CORE/net15707 (net)   1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23969/A (NBUFFX4_HVT)
                                            0.0000   0.1995   1.0000   0.0000   0.0000     3.0253 r
  I_RISC_CORE/ZBUF_81_inst_23969/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3619 r
  I_RISC_CORE/ZBUF_81_161 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[15] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3619 r
  data arrival time                                                                        3.3619

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1049     3.4244
  clock uncertainty                                                            -0.1000     3.3244
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3244 r
  library setup time                                          1.0000            0.0100     3.3344
  data required time                                                                       3.3344
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3344
  data arrival time                                                                       -3.3619
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0275


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9504 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9504 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3161 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3161 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5573 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U228/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5573 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0000            0.4680     3.0253 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23755/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0253 r
  I_RISC_CORE/ZBUF_81_inst_23755/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3619 r
  I_RISC_CORE/ZBUF_81_128 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3619 r
  data arrival time                                                                        3.3619

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1049     3.4244
  clock uncertainty                                                            -0.1000     3.3244
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3244 r
  library setup time                                          1.0000            0.0100     3.3344
  data required time                                                                       3.3344
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3344
  data arrival time                                                                       -3.3619
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0274


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9504 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9504 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3161 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3161 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5573 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U227/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5573 r
  I_RISC_CORE/U227/Y (AO22X1_HVT)                    0.1994   1.0000            0.4680     3.0253 r
  I_RISC_CORE/RegPort_C_12 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23963/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0253 r
  I_RISC_CORE/ZBUF_81_inst_23963/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3619 r
  I_RISC_CORE/ZBUF_81_160 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[12] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3619 r
  data arrival time                                                                        3.3619

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1049     3.4244
  clock uncertainty                                                            -0.1000     3.3244
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3244 r
  library setup time                                          1.0000            0.0100     3.3344
  data required time                                                                       3.3344
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3344
  data arrival time                                                                       -3.3619
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0274


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9504 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9504 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3161 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3161 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5573 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U226/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5573 r
  I_RISC_CORE/U226/Y (AO22X1_HVT)                    0.1994   1.0000            0.4680     3.0253 r
  I_RISC_CORE/RegPort_C_13 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23791/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0253 r
  I_RISC_CORE/ZBUF_81_inst_23791/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3619 r
  I_RISC_CORE/ZBUF_81_133 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[13] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3619 r
  data arrival time                                                                        3.3619

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1049     3.4244
  clock uncertainty                                                            -0.1000     3.3244
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3244 r
  library setup time                                          1.0000            0.0100     3.3344
  data required time                                                                       3.3344
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3344
  data arrival time                                                                       -3.3619
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0274


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9504 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9504 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3161 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3161 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5573 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U228/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5573 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0000            0.4680     3.0253 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23755/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0253 r
  I_RISC_CORE/ZBUF_81_inst_23755/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3619 r
  I_RISC_CORE/ZBUF_81_128 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3619 r
  data arrival time                                                                        3.3619

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1049     3.4244
  clock uncertainty                                                            -0.1000     3.3244
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3244 r
  library setup time                                          1.0000            0.0100     3.3344
  data required time                                                                       3.3344
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3344
  data arrival time                                                                       -3.3619
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0274


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9504 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9504 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3161 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3161 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5573 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U227/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5573 r
  I_RISC_CORE/U227/Y (AO22X1_HVT)                    0.1994   1.0000            0.4680     3.0253 r
  I_RISC_CORE/RegPort_C_12 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23963/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0253 r
  I_RISC_CORE/ZBUF_81_inst_23963/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3619 r
  I_RISC_CORE/ZBUF_81_160 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[12] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3619 r
  data arrival time                                                                        3.3619

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1049     3.4244
  clock uncertainty                                                            -0.1000     3.3244
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3244 r
  library setup time                                          1.0000            0.0100     3.3344
  data required time                                                                       3.3344
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3344
  data arrival time                                                                       -3.3619
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0274


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9504 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9504 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3161 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3161 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5573 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U226/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5573 r
  I_RISC_CORE/U226/Y (AO22X1_HVT)                    0.1994   1.0000            0.4680     3.0253 r
  I_RISC_CORE/RegPort_C_13 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23791/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0253 r
  I_RISC_CORE/ZBUF_81_inst_23791/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3619 r
  I_RISC_CORE/ZBUF_81_133 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[13] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3619 r
  data arrival time                                                                        3.3619

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1049     3.4244
  clock uncertainty                                                            -0.1000     3.3244
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3244 r
  library setup time                                          1.0000            0.0100     3.3344
  data required time                                                                       3.3344
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3344
  data arrival time                                                                       -3.3619
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0274


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9504 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9504 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3161 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3161 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5573 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U228/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5573 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0000            0.4680     3.0253 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23755/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0253 r
  I_RISC_CORE/ZBUF_81_inst_23755/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3619 r
  I_RISC_CORE/ZBUF_81_128 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3619 r
  data arrival time                                                                        3.3619

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1049     3.4244
  clock uncertainty                                                            -0.1000     3.3244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3244 r
  library setup time                                          1.0000            0.0100     3.3344
  data required time                                                                       3.3344
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3344
  data arrival time                                                                       -3.3619
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0274


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9504 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9504 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3161 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3161 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5573 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U227/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5573 r
  I_RISC_CORE/U227/Y (AO22X1_HVT)                    0.1994   1.0000            0.4680     3.0253 r
  I_RISC_CORE/RegPort_C_12 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23963/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0253 r
  I_RISC_CORE/ZBUF_81_inst_23963/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3619 r
  I_RISC_CORE/ZBUF_81_160 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[12] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3619 r
  data arrival time                                                                        3.3619

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1049     3.4244
  clock uncertainty                                                            -0.1000     3.3244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3244 r
  library setup time                                          1.0000            0.0100     3.3344
  data required time                                                                       3.3344
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3344
  data arrival time                                                                       -3.3619
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0274


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9504 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9504 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3161 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3161 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5573 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U226/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5573 r
  I_RISC_CORE/U226/Y (AO22X1_HVT)                    0.1994   1.0000            0.4680     3.0253 r
  I_RISC_CORE/RegPort_C_13 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23791/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0253 r
  I_RISC_CORE/ZBUF_81_inst_23791/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3619 r
  I_RISC_CORE/ZBUF_81_133 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[13] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3619 r
  data arrival time                                                                        3.3619

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1049     3.4244
  clock uncertainty                                                            -0.1000     3.3244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3244 r
  library setup time                                          1.0000            0.0100     3.3344
  data required time                                                                       3.3344
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3344
  data arrival time                                                                       -3.3619
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0274


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9504 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9504 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3161 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3161 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5573 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U228/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5573 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0000            0.4680     3.0253 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23755/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0253 r
  I_RISC_CORE/ZBUF_81_inst_23755/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3619 r
  I_RISC_CORE/ZBUF_81_128 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3619 r
  data arrival time                                                                        3.3619

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1049     3.4244
  clock uncertainty                                                            -0.1000     3.3244
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3244 r
  library setup time                                          1.0000            0.0100     3.3344
  data required time                                                                       3.3344
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3344
  data arrival time                                                                       -3.3619
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0274


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9504 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9504 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3161 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3161 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5573 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U227/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5573 r
  I_RISC_CORE/U227/Y (AO22X1_HVT)                    0.1994   1.0000            0.4680     3.0253 r
  I_RISC_CORE/RegPort_C_12 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23963/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0253 r
  I_RISC_CORE/ZBUF_81_inst_23963/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3619 r
  I_RISC_CORE/ZBUF_81_160 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[12] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3619 r
  data arrival time                                                                        3.3619

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1049     3.4244
  clock uncertainty                                                            -0.1000     3.3244
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3244 r
  library setup time                                          1.0000            0.0100     3.3344
  data required time                                                                       3.3344
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3344
  data arrival time                                                                       -3.3619
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0274


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9504 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9504 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3161 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3161 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5573 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U226/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5573 r
  I_RISC_CORE/U226/Y (AO22X1_HVT)                    0.1994   1.0000            0.4680     3.0253 r
  I_RISC_CORE/RegPort_C_13 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23791/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0253 r
  I_RISC_CORE/ZBUF_81_inst_23791/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3619 r
  I_RISC_CORE/ZBUF_81_133 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[13] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3619 r
  data arrival time                                                                        3.3619

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1049     3.4244
  clock uncertainty                                                            -0.1000     3.3244
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3244 r
  library setup time                                          1.0000            0.0100     3.3344
  data required time                                                                       3.3344
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3344
  data arrival time                                                                       -3.3619
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0274


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0244     1.0244
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0244 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9504 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9504 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3161 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3161 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5573 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U217/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5573 r
  I_RISC_CORE/U217/Y (AO22X1_HVT)                    0.1994   1.0000            0.4680     3.0253 r
  I_RISC_CORE/n319 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_23_inst_23820/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0253 r
  I_RISC_CORE/ZBUF_23_inst_23820/Y (NBUFFX4_HVT)     0.1327   1.0000            0.3364     3.3617 r
  I_RISC_CORE/ZBUF_23_136 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[8] (SRAM2RW128x16)
                                            0.0000   0.1327   1.0000   0.0000   0.0000     3.3617 r
  data arrival time                                                                        3.3617

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1049     3.4244
  clock uncertainty                                                            -0.1000     3.3244
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3244 r
  library setup time                                          1.0000            0.0101     3.3345
  data required time                                                                       3.3345
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3345
  data arrival time                                                                       -3.3617
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0272


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2558 f
  I_RISC_CORE/Return_Addr[0] (net)
                               2   0.8407 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2558 f
  data arrival time                                                                        2.2558

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2250     2.2314
  data required time                                                                       2.2314
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2314
  data arrival time                                                                       -2.2558
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0244


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2558 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_3__1_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2558 f
  data arrival time                                                                        2.2558

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2250     2.2314
  data required time                                                                       2.2314
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2314
  data arrival time                                                                       -2.2558
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0244


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2558 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_3__1_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2558 f
  data arrival time                                                                        2.2558

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2250     2.2314
  data required time                                                                       2.2314
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2314
  data arrival time                                                                       -2.2558
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0244


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2558 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_3__2_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2558 f
  data arrival time                                                                        2.2558

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2250     2.2314
  data required time                                                                       2.2314
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2314
  data arrival time                                                                       -2.2558
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0244


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2558 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_3__0_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2558 f
  data arrival time                                                                        2.2558

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2250     2.2314
  data required time                                                                       2.2314
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2314
  data arrival time                                                                       -2.2558
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0244


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2558 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_3__2_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2558 f
  data arrival time                                                                        2.2558

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2250     2.2314
  data required time                                                                       2.2314
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2314
  data arrival time                                                                       -2.2558
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0244


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2558 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_3__0_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2558 f
  data arrival time                                                                        2.2558

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2250     2.2314
  data required time                                                                       2.2314
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2314
  data arrival time                                                                       -2.2558
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0244


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2558 f
  I_RISC_CORE/Stack_Mem[14] (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2558 f
  data arrival time                                                                        2.2558

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2250     2.2314
  data required time                                                                       2.2314
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2314
  data arrival time                                                                       -2.2558
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0244


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2558 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_3__3_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2558 f
  data arrival time                                                                        2.2558

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2250     2.2314
  data required time                                                                       2.2314
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2314
  data arrival time                                                                       -2.2558
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0244


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2558 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_3__3_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2558 f
  data arrival time                                                                        2.2558

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2250     2.2314
  data required time                                                                       2.2314
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2314
  data arrival time                                                                       -2.2558
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0244


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2556 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_5__3_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2556 f
  data arrival time                                                                        2.2556

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2249     2.2315
  data required time                                                                       2.2315
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2315
  data arrival time                                                                       -2.2556
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2556 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_6__0_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2556 f
  data arrival time                                                                        2.2556

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2249     2.2315
  data required time                                                                       2.2315
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2315
  data arrival time                                                                       -2.2556
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2556 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_6__2_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2556 f
  data arrival time                                                                        2.2556

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)                  3.4564 r
  library setup time                                          1.0000           -1.2249     2.2315
  data required time                                                                       2.2315
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2315
  data arrival time                                                                       -2.2556
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2556 f
  I_RISC_CORE/Stack_Mem[5] (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2556 f
  data arrival time                                                                        2.2556

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2249     2.2315
  data required time                                                                       2.2315
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2315
  data arrival time                                                                       -2.2556
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2556 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_6__2_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2556 f
  data arrival time                                                                        2.2556

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2249     2.2315
  data required time                                                                       2.2315
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2315
  data arrival time                                                                       -2.2556
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2556 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_5__2_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2556 f
  data arrival time                                                                        2.2556

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2249     2.2315
  data required time                                                                       2.2315
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2315
  data arrival time                                                                       -2.2556
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2556 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_5__0_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2556 f
  data arrival time                                                                        2.2556

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2249     2.2315
  data required time                                                                       2.2315
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2315
  data arrival time                                                                       -2.2556
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2556 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_6__3_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2556 f
  data arrival time                                                                        2.2556

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2249     2.2315
  data required time                                                                       2.2315
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2315
  data arrival time                                                                       -2.2556
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2556 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_5__2_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2556 f
  data arrival time                                                                        2.2556

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)                  3.4564 r
  library setup time                                          1.0000           -1.2249     2.2315
  data required time                                                                       2.2315
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2315
  data arrival time                                                                       -2.2556
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2556 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_5__3_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2556 f
  data arrival time                                                                        2.2556

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2249     2.2315
  data required time                                                                       2.2315
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2315
  data arrival time                                                                       -2.2556
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2556 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_6__3_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2556 f
  data arrival time                                                                        2.2556

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2249     2.2315
  data required time                                                                       2.2315
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2315
  data arrival time                                                                       -2.2556
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2556 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_5__1_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2556 f
  data arrival time                                                                        2.2556

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2249     2.2315
  data required time                                                                       2.2315
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2315
  data arrival time                                                                       -2.2556
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2556 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_6__1_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2556 f
  data arrival time                                                                        2.2556

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2249     2.2315
  data required time                                                                       2.2315
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2315
  data arrival time                                                                       -2.2556
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2556 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_5__1_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2556 f
  data arrival time                                                                        2.2556

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2249     2.2315
  data required time                                                                       2.2315
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2315
  data arrival time                                                                       -2.2556
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2556 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_6__0_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2556 f
  data arrival time                                                                        2.2556

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2249     2.2315
  data required time                                                                       2.2315
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2315
  data arrival time                                                                       -2.2556
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/Q (SDFFX1_HVT)
                                                     0.1539   1.0000            1.0755     2.2553 f
  I_RISC_CORE/PopDataOut_10_ (net)
                               2   0.8275 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1539   1.0000   0.0000   0.0000     2.2553 f
  data arrival time                                                                        2.2553

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2248     2.2316
  data required time                                                                       2.2316
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2316
  data arrival time                                                                       -2.2553
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0237


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_657532292/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1850     1.1850
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/CLK (SDFFX1_HVT)
                                                     0.0514                     0.0000     1.1850 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/Q (SDFFX1_HVT)
                                                     0.1673   1.0000            1.0872     2.2721 f
  I_RISC_CORE/Op_Result[8] (net)
                               3   1.2648 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/SI (SDFFX1_HVT)
                                            0.0000   0.1673   1.0000   0.0000   0.0000     2.2721 f
  data arrival time                                                                        2.2721

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0693     3.4693
  clock reconvergence pessimism                                                 0.1156     3.5850
  clock uncertainty                                                            -0.1000     3.4850
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/CLK (SDFFX1_HVT)                                  3.4850 r
  library setup time                                          1.0000           -1.2359     2.2491
  data required time                                                                       2.2491
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2491
  data arrival time                                                                       -2.2721
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0231


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2544 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_2__3_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2544 f
  data arrival time                                                                        2.2544

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2244     2.2320
  data required time                                                                       2.2320
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2320
  data arrival time                                                                       -2.2544
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0225


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2544 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_2__3_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2544 f
  data arrival time                                                                        2.2544

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2244     2.2320
  data required time                                                                       2.2320
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2320
  data arrival time                                                                       -2.2544
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0225


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2544 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_4__0_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2544 f
  data arrival time                                                                        2.2544

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2244     2.2320
  data required time                                                                       2.2320
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2320
  data arrival time                                                                       -2.2544
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0225


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2544 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_1__0_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2544 f
  data arrival time                                                                        2.2544

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2244     2.2320
  data required time                                                                       2.2320
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2320
  data arrival time                                                                       -2.2544
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0225


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2544 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_1__3_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2544 f
  data arrival time                                                                        2.2544

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2244     2.2320
  data required time                                                                       2.2320
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2320
  data arrival time                                                                       -2.2544
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0225


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2544 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_2__2_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2544 f
  data arrival time                                                                        2.2544

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2244     2.2320
  data required time                                                                       2.2320
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2320
  data arrival time                                                                       -2.2544
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0225


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2544 f
  I_RISC_CORE/Stack_Mem[17] (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2544 f
  data arrival time                                                                        2.2544

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2244     2.2320
  data required time                                                                       2.2320
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2320
  data arrival time                                                                       -2.2544
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0225


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2544 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_2__2_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2544 f
  data arrival time                                                                        2.2544

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2244     2.2320
  data required time                                                                       2.2320
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2320
  data arrival time                                                                       -2.2544
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0225


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2544 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_4__2_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2544 f
  data arrival time                                                                        2.2544

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2244     2.2320
  data required time                                                                       2.2320
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2320
  data arrival time                                                                       -2.2544
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0225


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2544 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_1__2_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2544 f
  data arrival time                                                                        2.2544

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2244     2.2320
  data required time                                                                       2.2320
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2320
  data arrival time                                                                       -2.2544
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0225


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2544 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_4__2_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2544 f
  data arrival time                                                                        2.2544

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2244     2.2320
  data required time                                                                       2.2320
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2320
  data arrival time                                                                       -2.2544
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0225


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2544 f
  I_RISC_CORE/n2 (net)         2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2544 f
  data arrival time                                                                        2.2544

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2244     2.2320
  data required time                                                                       2.2320
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2320
  data arrival time                                                                       -2.2544
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0225


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2544 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_4__3_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2544 f
  data arrival time                                                                        2.2544

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2244     2.2320
  data required time                                                                       2.2320
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2320
  data arrival time                                                                       -2.2544
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0225


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2544 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_4__0_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2544 f
  data arrival time                                                                        2.2544

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2244     2.2320
  data required time                                                                       2.2320
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2320
  data arrival time                                                                       -2.2544
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0225


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2544 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_1__3_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2544 f
  data arrival time                                                                        2.2544

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2244     2.2320
  data required time                                                                       2.2320
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2320
  data arrival time                                                                       -2.2544
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0225


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2544 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_1__1_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2544 f
  data arrival time                                                                        2.2544

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2244     2.2320
  data required time                                                                       2.2320
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2320
  data arrival time                                                                       -2.2544
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0225


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2544 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_2__1_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2544 f
  data arrival time                                                                        2.2544

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2244     2.2320
  data required time                                                                       2.2320
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2320
  data arrival time                                                                       -2.2544
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0225


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2544 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_1__0_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2544 f
  data arrival time                                                                        2.2544

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2244     2.2320
  data required time                                                                       2.2320
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2320
  data arrival time                                                                       -2.2544
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0225


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2544 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_2__0_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2544 f
  data arrival time                                                                        2.2544

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2244     2.2320
  data required time                                                                       2.2320
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2320
  data arrival time                                                                       -2.2544
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0225


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2544 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_4__1_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2544 f
  data arrival time                                                                        2.2544

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2244     2.2320
  data required time                                                                       2.2320
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2320
  data arrival time                                                                       -2.2544
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0225


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2544 f
  I_RISC_CORE/Stack_Mem[11] (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2544 f
  data arrival time                                                                        2.2544

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)                  3.4564 r
  library setup time                                          1.0000           -1.2244     2.2320
  data required time                                                                       2.2320
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2320
  data arrival time                                                                       -2.2544
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0225


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2544 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_4__1_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2544 f
  data arrival time                                                                        2.2544

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2244     2.2320
  data required time                                                                       2.2320
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2320
  data arrival time                                                                       -2.2544
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0225


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/Q (SDFFX1_HVT)
                                                     0.1528   1.0000            1.0741     2.2540 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_0__1_ (net)
                               2   0.7918 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1528   1.0000   0.0000   0.0000     2.2540 f
  data arrival time                                                                        2.2540

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2242     2.2322
  data required time                                                                       2.2322
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2322
  data arrival time                                                                       -2.2540
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0218


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2525 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_7__1_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2525 f
  data arrival time                                                                        2.2525

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2236     2.2328
  data required time                                                                       2.2328
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2328
  data arrival time                                                                       -2.2525
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0197


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2525 f
  I_RISC_CORE/Stack_Mem[23] (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2525 f
  data arrival time                                                                        2.2525

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2236     2.2328
  data required time                                                                       2.2328
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2328
  data arrival time                                                                       -2.2525
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0197


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2525 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_7__3_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2525 f
  data arrival time                                                                        2.2525

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2236     2.2328
  data required time                                                                       2.2328
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2328
  data arrival time                                                                       -2.2525
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0197


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2525 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_0__2_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2525 f
  data arrival time                                                                        2.2525

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2236     2.2328
  data required time                                                                       2.2328
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2328
  data arrival time                                                                       -2.2525
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0197


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2525 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_7__1_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2525 f
  data arrival time                                                                        2.2525

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2236     2.2328
  data required time                                                                       2.2328
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2328
  data arrival time                                                                       -2.2525
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0197


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2525 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_0__0_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2525 f
  data arrival time                                                                        2.2525

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2236     2.2328
  data required time                                                                       2.2328
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2328
  data arrival time                                                                       -2.2525
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0197


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2525 f
  I_RISC_CORE/Stack_Mem[2] (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2525 f
  data arrival time                                                                        2.2525

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2236     2.2328
  data required time                                                                       2.2328
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2328
  data arrival time                                                                       -2.2525
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0197


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2525 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_7__3_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2525 f
  data arrival time                                                                        2.2525

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2236     2.2328
  data required time                                                                       2.2328
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2328
  data arrival time                                                                       -2.2525
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0197


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2525 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_7__2_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2525 f
  data arrival time                                                                        2.2525

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2236     2.2328
  data required time                                                                       2.2328
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2328
  data arrival time                                                                       -2.2525
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0197


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2525 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_0__3_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2525 f
  data arrival time                                                                        2.2525

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2236     2.2328
  data required time                                                                       2.2328
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2328
  data arrival time                                                                       -2.2525
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0197


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2525 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_0__1_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2525 f
  data arrival time                                                                        2.2525

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2236     2.2328
  data required time                                                                       2.2328
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2328
  data arrival time                                                                       -2.2525
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0197


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2525 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_7__2_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2525 f
  data arrival time                                                                        2.2525

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2236     2.2328
  data required time                                                                       2.2328
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2328
  data arrival time                                                                       -2.2525
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0197


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2525 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_0__0_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2525 f
  data arrival time                                                                        2.2525

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2236     2.2328
  data required time                                                                       2.2328
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2328
  data arrival time                                                                       -2.2525
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0197


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2525 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_0__2_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2525 f
  data arrival time                                                                        2.2525

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0889     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)                3.4564 r
  library setup time                                          1.0000           -1.2236     2.2328
  data required time                                                                       2.2328
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2328
  data arrival time                                                                       -2.2525
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0197


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_654432261/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/Q (SDFFX1_HVT)
                                                     0.1544   1.0000            1.0761     2.2559 f
  I_RISC_CORE/Return_Addr[2] (net)
                               2   0.8440 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/SI (SDFFX1_HVT)
                                            0.0000   0.1544   1.0000   0.0000   0.0000     2.2559 f
  data arrival time                                                                        2.2559

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.1123     3.5798
  clock uncertainty                                                            -0.1000     3.4798
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)                  3.4798 r
  library setup time                                          1.0000           -1.2251     2.2547
  data required time                                                                       2.2547
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2547
  data arrival time                                                                       -2.2559
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0012


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_657532292/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1850     1.1850
  I_RISC_CORE/I_ALU_Lachd_Result_reg_3_/CLK (SDFFX1_HVT)
                                                     0.0514                     0.0000     1.1850 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_3_/Q (SDFFX1_HVT)
                                                     0.1539   1.0000            1.0723     2.2573 f
  I_RISC_CORE/Op_Result[3] (net)
                               2   0.8271 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/SI (SDFFX1_HVT)
                                            0.0000   0.1539   1.0000   0.0000   0.0000     2.2573 f
  data arrival time                                                                        2.2573

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0693     3.4693
  clock reconvergence pessimism                                                 0.1156     3.5850
  clock uncertainty                                                            -0.1000     3.4850
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/CLK (SDFFX1_HVT)                                   3.4850 r
  library setup time                                          1.0000           -1.2284     2.2565
  data required time                                                                       2.2565
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2565
  data arrival time                                                                       -2.2573
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0007


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_657532292/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1850     1.1850
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/CLK (SDFFX1_HVT)
                                                     0.0514                     0.0000     1.1850 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/Q (SDFFX1_HVT)
                                                     0.1539   1.0000            1.0723     2.2573 f
  I_RISC_CORE/Op_Result[12] (net)
                               2   0.8271 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/SI (SDFFX1_HVT)
                                            0.0000   0.1539   1.0000   0.0000   0.0000     2.2573 f
  data arrival time                                                                        2.2573

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0693     3.4693
  clock reconvergence pessimism                                                 0.1156     3.5850
  clock uncertainty                                                            -0.1000     3.4850
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/CLK (SDFFX1_HVT)                                   3.4850 r
  library setup time                                          1.0000           -1.2284     2.2565
  data required time                                                                       2.2565
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2565
  data arrival time                                                                       -2.2573
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0007


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_657532292/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1850     1.1850
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/CLK (SDFFX1_HVT)
                                                     0.0514                     0.0000     1.1850 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/Q (SDFFX1_HVT)
                                                     0.1539   1.0000            1.0723     2.2573 f
  I_RISC_CORE/Op_Result[7] (net)
                               2   0.8271 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/SI (SDFFX1_HVT)
                                            0.0000   0.1539   1.0000   0.0000   0.0000     2.2573 f
  data arrival time                                                                        2.2573

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0693     3.4693
  clock reconvergence pessimism                                                 0.1156     3.5850
  clock uncertainty                                                            -0.1000     3.4850
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/CLK (SDFFX1_HVT)                                   3.4850 r
  library setup time                                          1.0000           -1.2284     2.2565
  data required time                                                                       2.2565
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2565
  data arrival time                                                                       -2.2573
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0007


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_657532292/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1850     1.1850
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/CLK (SDFFX1_HVT)
                                                     0.0514                     0.0000     1.1850 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/Q (SDFFX1_HVT)
                                                     0.1539   1.0000            1.0723     2.2573 f
  I_RISC_CORE/Op_Result[11] (net)
                               2   0.8271 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/SI (SDFFX1_HVT)
                                            0.0000   0.1539   1.0000   0.0000   0.0000     2.2573 f
  data arrival time                                                                        2.2573

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0693     3.4693
  clock reconvergence pessimism                                                 0.1156     3.5850
  clock uncertainty                                                            -0.1000     3.4850
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/CLK (SDFFX1_HVT)                                   3.4850 r
  library setup time                                          1.0000           -1.2284     2.2565
  data required time                                                                       2.2565
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2565
  data arrival time                                                                       -2.2573
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0007


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_657532292/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1850     1.1850
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/CLK (SDFFX1_HVT)
                                                     0.0514                     0.0000     1.1850 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/Q (SDFFX1_HVT)
                                                     0.1539   1.0000            1.0723     2.2573 f
  I_RISC_CORE/Op_Result[10] (net)
                               2   0.8271 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/SI (SDFFX1_HVT)
                                            0.0000   0.1539   1.0000   0.0000   0.0000     2.2573 f
  data arrival time                                                                        2.2573

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0693     3.4693
  clock reconvergence pessimism                                                 0.1156     3.5850
  clock uncertainty                                                            -0.1000     3.4850
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/CLK (SDFFX1_HVT)                                  3.4850 r
  library setup time                                          1.0000           -1.2284     2.2565
  data required time                                                                       2.2565
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2565
  data arrival time                                                                       -2.2573
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0007


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_652932246/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2556 f
  I_RISC_CORE/Stack_Mem[8] (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2556 f
  data arrival time                                                                        2.2556

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.1123     3.5798
  clock uncertainty                                                            -0.1000     3.4798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)                3.4798 r
  library setup time                                          1.0000           -1.2249     2.2549
  data required time                                                                       2.2549
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2549
  data arrival time                                                                       -2.2556
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0007


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_652932246/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1798     1.1798
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1798 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2556 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_5__0_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2556 f
  data arrival time                                                                        2.2556

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.1123     3.5798
  clock uncertainty                                                            -0.1000     3.4798
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)                3.4798 r
  library setup time                                          1.0000           -1.2249     2.2549
  data required time                                                                       2.2549
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2549
  data arrival time                                                                       -2.2556
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0007


1
