#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Sep 29 22:55:02 2018
# Process ID: 14829
# Current directory: /home/tao/Projects/lab_1_4_2/lab_1_4_2.runs/impl_1
# Command line: vivado -log bcdto7segment_dataflow.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source bcdto7segment_dataflow.tcl -notrace
# Log file: /home/tao/Projects/lab_1_4_2/lab_1_4_2.runs/impl_1/bcdto7segment_dataflow.vdi
# Journal file: /home/tao/Projects/lab_1_4_2/lab_1_4_2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source bcdto7segment_dataflow.tcl -notrace
Command: link_design -top bcdto7segment_dataflow -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'swt[4]'. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[5]'. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[6]'. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[7]'. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CA'. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CB'. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CC'. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CD'. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CE'. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CF'. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CG'. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/tao/Projects/lab_1_4_2/lab_1_4_2.srcs/constrs_1/imports/Projects/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 27 Warnings, 27 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1400.871 ; gain = 242.777 ; free physical = 1281 ; free virtual = 1949
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1428.879 ; gain = 28.008 ; free physical = 1274 ; free virtual = 1942

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 103904060

Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1863.379 ; gain = 434.500 ; free physical = 864 ; free virtual = 1549

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 103904060

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1863.379 ; gain = 0.000 ; free physical = 872 ; free virtual = 1557
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 103904060

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1863.379 ; gain = 0.000 ; free physical = 872 ; free virtual = 1557
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 103904060

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1863.379 ; gain = 0.000 ; free physical = 872 ; free virtual = 1557
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 103904060

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1863.379 ; gain = 0.000 ; free physical = 872 ; free virtual = 1557
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 103904060

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1863.379 ; gain = 0.000 ; free physical = 872 ; free virtual = 1557
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 103904060

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1863.379 ; gain = 0.000 ; free physical = 872 ; free virtual = 1557
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1863.379 ; gain = 0.000 ; free physical = 872 ; free virtual = 1557
Ending Logic Optimization Task | Checksum: 103904060

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1863.379 ; gain = 0.000 ; free physical = 872 ; free virtual = 1557

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 103904060

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1863.379 ; gain = 0.000 ; free physical = 872 ; free virtual = 1557

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 103904060

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1863.379 ; gain = 0.000 ; free physical = 872 ; free virtual = 1557
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 27 Warnings, 27 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1863.379 ; gain = 462.508 ; free physical = 872 ; free virtual = 1557
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1895.395 ; gain = 0.000 ; free physical = 869 ; free virtual = 1556
INFO: [Common 17-1381] The checkpoint '/home/tao/Projects/lab_1_4_2/lab_1_4_2.runs/impl_1/bcdto7segment_dataflow_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bcdto7segment_dataflow_drc_opted.rpt -pb bcdto7segment_dataflow_drc_opted.pb -rpx bcdto7segment_dataflow_drc_opted.rpx
Command: report_drc -file bcdto7segment_dataflow_drc_opted.rpt -pb bcdto7segment_dataflow_drc_opted.pb -rpx bcdto7segment_dataflow_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tao/Projects/lab_1_4_2/lab_1_4_2.runs/impl_1/bcdto7segment_dataflow_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.395 ; gain = 0.000 ; free physical = 838 ; free virtual = 1525
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c2a39e73

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1895.395 ; gain = 0.000 ; free physical = 838 ; free virtual = 1525
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.395 ; gain = 0.000 ; free physical = 838 ; free virtual = 1525

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17ae5e986

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1902.395 ; gain = 7.000 ; free physical = 831 ; free virtual = 1521

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c5433c06

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1902.395 ; gain = 7.000 ; free physical = 830 ; free virtual = 1521

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c5433c06

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1902.395 ; gain = 7.000 ; free physical = 830 ; free virtual = 1521
Phase 1 Placer Initialization | Checksum: 1c5433c06

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1902.395 ; gain = 7.000 ; free physical = 830 ; free virtual = 1521

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c5433c06

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1902.395 ; gain = 7.000 ; free physical = 829 ; free virtual = 1519
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 23ceb2e38

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1904.395 ; gain = 9.000 ; free physical = 822 ; free virtual = 1513

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23ceb2e38

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1904.395 ; gain = 9.000 ; free physical = 822 ; free virtual = 1513

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2569a8c53

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1905.395 ; gain = 10.000 ; free physical = 821 ; free virtual = 1512

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ae6b608b

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1905.395 ; gain = 10.000 ; free physical = 821 ; free virtual = 1512

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ae6b608b

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1905.395 ; gain = 10.000 ; free physical = 821 ; free virtual = 1512

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14d6557e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1910.773 ; gain = 15.379 ; free physical = 818 ; free virtual = 1510

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14d6557e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1910.773 ; gain = 15.379 ; free physical = 818 ; free virtual = 1510

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14d6557e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1910.773 ; gain = 15.379 ; free physical = 818 ; free virtual = 1510
Phase 3 Detail Placement | Checksum: 14d6557e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1910.773 ; gain = 15.379 ; free physical = 818 ; free virtual = 1510

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 14d6557e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1910.773 ; gain = 15.379 ; free physical = 818 ; free virtual = 1510

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14d6557e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1910.773 ; gain = 15.379 ; free physical = 819 ; free virtual = 1511

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14d6557e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1910.773 ; gain = 15.379 ; free physical = 819 ; free virtual = 1511

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 14d6557e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1910.773 ; gain = 15.379 ; free physical = 819 ; free virtual = 1511
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14d6557e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1910.773 ; gain = 15.379 ; free physical = 819 ; free virtual = 1511
Ending Placer Task | Checksum: 13cf3bd11

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1910.773 ; gain = 15.379 ; free physical = 826 ; free virtual = 1518
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 28 Warnings, 27 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1910.773 ; gain = 0.000 ; free physical = 826 ; free virtual = 1519
INFO: [Common 17-1381] The checkpoint '/home/tao/Projects/lab_1_4_2/lab_1_4_2.runs/impl_1/bcdto7segment_dataflow_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bcdto7segment_dataflow_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1913.734 ; gain = 1.000 ; free physical = 819 ; free virtual = 1511
INFO: [runtcl-4] Executing : report_utilization -file bcdto7segment_dataflow_utilization_placed.rpt -pb bcdto7segment_dataflow_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1913.734 ; gain = 0.000 ; free physical = 826 ; free virtual = 1518
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bcdto7segment_dataflow_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1913.734 ; gain = 0.000 ; free physical = 824 ; free virtual = 1517
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8fca9cf4 ConstDB: 0 ShapeSum: ad29201d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: af65f2ba

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2054.406 ; gain = 140.672 ; free physical = 242 ; free virtual = 935
Post Restoration Checksum: NetGraph: 62cd24ea NumContArr: 4c98cdd0 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: af65f2ba

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2061.406 ; gain = 147.672 ; free physical = 233 ; free virtual = 928

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: af65f2ba

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2061.406 ; gain = 147.672 ; free physical = 233 ; free virtual = 928
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: b2f7ac80

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2068.672 ; gain = 154.938 ; free physical = 237 ; free virtual = 932

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: c4bd80ce

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2068.672 ; gain = 154.938 ; free physical = 235 ; free virtual = 930

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: cc2193b9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2068.672 ; gain = 154.938 ; free physical = 235 ; free virtual = 930
Phase 4 Rip-up And Reroute | Checksum: cc2193b9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2068.672 ; gain = 154.938 ; free physical = 235 ; free virtual = 930

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: cc2193b9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2068.672 ; gain = 154.938 ; free physical = 235 ; free virtual = 930

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: cc2193b9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2068.672 ; gain = 154.938 ; free physical = 235 ; free virtual = 930
Phase 6 Post Hold Fix | Checksum: cc2193b9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2068.672 ; gain = 154.938 ; free physical = 235 ; free virtual = 930

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0252862 %
  Global Horizontal Routing Utilization  = 0.00206024 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 27.027%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 8.82353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: cc2193b9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2068.672 ; gain = 154.938 ; free physical = 235 ; free virtual = 930

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: cc2193b9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2070.672 ; gain = 156.938 ; free physical = 235 ; free virtual = 930

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 61d3043f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2070.672 ; gain = 156.938 ; free physical = 235 ; free virtual = 930
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2070.672 ; gain = 156.938 ; free physical = 244 ; free virtual = 939

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 28 Warnings, 27 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 2070.672 ; gain = 156.938 ; free physical = 244 ; free virtual = 939
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2070.672 ; gain = 0.000 ; free physical = 243 ; free virtual = 939
INFO: [Common 17-1381] The checkpoint '/home/tao/Projects/lab_1_4_2/lab_1_4_2.runs/impl_1/bcdto7segment_dataflow_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bcdto7segment_dataflow_drc_routed.rpt -pb bcdto7segment_dataflow_drc_routed.pb -rpx bcdto7segment_dataflow_drc_routed.rpx
Command: report_drc -file bcdto7segment_dataflow_drc_routed.rpt -pb bcdto7segment_dataflow_drc_routed.pb -rpx bcdto7segment_dataflow_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tao/Projects/lab_1_4_2/lab_1_4_2.runs/impl_1/bcdto7segment_dataflow_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bcdto7segment_dataflow_methodology_drc_routed.rpt -pb bcdto7segment_dataflow_methodology_drc_routed.pb -rpx bcdto7segment_dataflow_methodology_drc_routed.rpx
Command: report_methodology -file bcdto7segment_dataflow_methodology_drc_routed.rpt -pb bcdto7segment_dataflow_methodology_drc_routed.pb -rpx bcdto7segment_dataflow_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tao/Projects/lab_1_4_2/lab_1_4_2.runs/impl_1/bcdto7segment_dataflow_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bcdto7segment_dataflow_power_routed.rpt -pb bcdto7segment_dataflow_power_summary_routed.pb -rpx bcdto7segment_dataflow_power_routed.rpx
Command: report_power -file bcdto7segment_dataflow_power_routed.rpt -pb bcdto7segment_dataflow_power_summary_routed.pb -rpx bcdto7segment_dataflow_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
66 Infos, 29 Warnings, 27 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bcdto7segment_dataflow_route_status.rpt -pb bcdto7segment_dataflow_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bcdto7segment_dataflow_timing_summary_routed.rpt -pb bcdto7segment_dataflow_timing_summary_routed.pb -rpx bcdto7segment_dataflow_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bcdto7segment_dataflow_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file bcdto7segment_dataflow_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bcdto7segment_dataflow_bus_skew_routed.rpt -pb bcdto7segment_dataflow_bus_skew_routed.pb -rpx bcdto7segment_dataflow_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Sep 29 22:56:34 2018...
