# This is the hw.tcl file for 'motor_kit_sim_20MHz_MotorModel'
# Generated by High Level Design Compiler for Altera(R) FPGAs 

package require -exact qsys 14.1

# module motor_kit_sim_20MHz_MotorModel
set_module_property NAME motor_kit_sim_20MHz_MotorModel
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property GROUP "DSP Builder Advanced"
set_module_property DISPLAY_NAME motor_kit_sim_20MHz_MotorModel
set_module_property EDITABLE false

# filesets
add_fileset DSPBA_QUARTUS_SYNTH QUARTUS_SYNTH quartus_synth_callback
set_fileset_property DSPBA_QUARTUS_SYNTH TOP_LEVEL motor_kit_sim_20MHz_MotorModel

proc quartus_synth_callback {entity_name} {
	add_fileset_file "dspba_library_package.vhd" VHDL PATH "../Libraries/vhdl/base/dspba_library_package.vhd"
	add_fileset_file "dspba_library.vhd" VHDL PATH "../Libraries/vhdl/base/dspba_library.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_safe_path_flat.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_safe_path_flat.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_AvalonRegisters.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_AvalonRegisters.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x_memoryC0_uid83_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x_memoryC0_uid83_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x_memoryC1_uid86_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x_memoryC1_uid86_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x_memoryC2_uid89_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x_memoryC2_uid89_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x_memoryC3_uid92_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x_memoryC3_uid92_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1_memoryC0_uid83_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1_memoryC0_uid83_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1_memoryC1_uid86_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1_memoryC1_uid86_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1_memoryC2_uid89_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1_memoryC2_uid89_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1_memoryC3_uid92_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1_memoryC3_uid92_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2_memoryC0_uid83_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2_memoryC0_uid83_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2_memoryC1_uid86_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2_memoryC1_uid86_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2_memoryC2_uid89_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2_memoryC2_uid89_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2_memoryC3_uid92_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2_memoryC3_uid92_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse1.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse1.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse2.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse2.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse3.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse3.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse4.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse4.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse5.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse5.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse6.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse6.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_MM_16fixed.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_MM_16fixed.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_MM_16fixed_sinPiAT_uid507_motor_kit_sim_20MHz_Mot0000fixed_Trig1_x_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_MM_16fixed_sinPiAT_uid507_motor_kit_sim_20MHz_Mot0000fixed_Trig1_x_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_MM_16fixed_cosPiAT_uid510_motor_kit_sim_20MHz_Mot0000fixed_Trig1_x_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_MM_16fixed_cosPiAT_uid510_motor_kit_sim_20MHz_Mot0000fixed_Trig1_x_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_MM_16fixed_sinPiAT_uid570_motor_kit_sim_20MHz_Mot0000fixed_Trig2_x_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_MM_16fixed_sinPiAT_uid570_motor_kit_sim_20MHz_Mot0000fixed_Trig2_x_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_MM_16fixed_cosPiAT_uid573_motor_kit_sim_20MHz_Mot0000fixed_Trig2_x_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_MM_16fixed_cosPiAT_uid573_motor_kit_sim_20MHz_Mot0000fixed_Trig2_x_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x_memoryC0_uid83_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x_memoryC0_uid83_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x_memoryC1_uid86_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x_memoryC1_uid86_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x_memoryC2_uid89_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x_memoryC2_uid89_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x_memoryC3_uid92_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x_memoryC3_uid92_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1_memoryC0_uid83_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1_memoryC0_uid83_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1_memoryC1_uid86_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1_memoryC1_uid86_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1_memoryC2_uid89_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1_memoryC2_uid89_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1_memoryC3_uid92_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1_memoryC3_uid92_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2_memoryC0_uid83_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2_memoryC0_uid83_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2_memoryC1_uid86_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2_memoryC1_uid86_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2_memoryC2_uid89_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2_memoryC2_uid89_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2_memoryC3_uid92_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2_memoryC3_uid92_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V_memoryC0_uid83_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V_memoryC0_uid83_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V_memoryC1_uid86_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V_memoryC1_uid86_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V_memoryC2_uid89_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V_memoryC2_uid89_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V_memoryC3_uid92_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V_memoryC3_uid92_invTabGen_lutmem.hex"
	add_fileset_file "busFabric_motor_kit_sim_20MHz_MotorModel_3u16i2om0uz0063663c61i65i65o64160uq5ux5gv9sqcz.vhd" VHDL PATH "busFabric_motor_kit_sim_20MHz_MotorModel_3u16i2om0uz0063663c61i65i65o64160uq5ux5gv9sqcz.vhd"
}
add_fileset DSPBA_SIM_VERILOG SIM_VERILOG sim_verilog_callback
set_fileset_property DSPBA_SIM_VERILOG TOP_LEVEL motor_kit_sim_20MHz_MotorModel

proc sim_verilog_callback {entity_name} {
	add_fileset_file "dspba_library_package.vhd" VHDL PATH "../Libraries/vhdl/base/dspba_library_package.vhd"
	add_fileset_file "dspba_library.vhd" VHDL PATH "../Libraries/vhdl/base/dspba_library.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_safe_path_flat.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_safe_path_flat.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_AvalonRegisters.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_AvalonRegisters.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x_memoryC0_uid83_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x_memoryC0_uid83_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x_memoryC1_uid86_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x_memoryC1_uid86_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x_memoryC2_uid89_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x_memoryC2_uid89_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x_memoryC3_uid92_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x_memoryC3_uid92_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1_memoryC0_uid83_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1_memoryC0_uid83_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1_memoryC1_uid86_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1_memoryC1_uid86_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1_memoryC2_uid89_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1_memoryC2_uid89_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1_memoryC3_uid92_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1_memoryC3_uid92_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2_memoryC0_uid83_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2_memoryC0_uid83_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2_memoryC1_uid86_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2_memoryC1_uid86_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2_memoryC2_uid89_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2_memoryC2_uid89_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2_memoryC3_uid92_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2_memoryC3_uid92_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse1.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse1.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse2.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse2.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse3.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse3.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse4.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse4.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse5.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse5.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse6.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse6.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_MM_16fixed.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_MM_16fixed.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_MM_16fixed_sinPiAT_uid507_motor_kit_sim_20MHz_Mot0000fixed_Trig1_x_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_MM_16fixed_sinPiAT_uid507_motor_kit_sim_20MHz_Mot0000fixed_Trig1_x_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_MM_16fixed_cosPiAT_uid510_motor_kit_sim_20MHz_Mot0000fixed_Trig1_x_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_MM_16fixed_cosPiAT_uid510_motor_kit_sim_20MHz_Mot0000fixed_Trig1_x_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_MM_16fixed_sinPiAT_uid570_motor_kit_sim_20MHz_Mot0000fixed_Trig2_x_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_MM_16fixed_sinPiAT_uid570_motor_kit_sim_20MHz_Mot0000fixed_Trig2_x_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_MM_16fixed_cosPiAT_uid573_motor_kit_sim_20MHz_Mot0000fixed_Trig2_x_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_MM_16fixed_cosPiAT_uid573_motor_kit_sim_20MHz_Mot0000fixed_Trig2_x_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x_memoryC0_uid83_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x_memoryC0_uid83_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x_memoryC1_uid86_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x_memoryC1_uid86_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x_memoryC2_uid89_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x_memoryC2_uid89_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x_memoryC3_uid92_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x_memoryC3_uid92_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1_memoryC0_uid83_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1_memoryC0_uid83_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1_memoryC1_uid86_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1_memoryC1_uid86_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1_memoryC2_uid89_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1_memoryC2_uid89_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1_memoryC3_uid92_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1_memoryC3_uid92_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2_memoryC0_uid83_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2_memoryC0_uid83_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2_memoryC1_uid86_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2_memoryC1_uid86_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2_memoryC2_uid89_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2_memoryC2_uid89_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2_memoryC3_uid92_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2_memoryC3_uid92_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V_memoryC0_uid83_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V_memoryC0_uid83_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V_memoryC1_uid86_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V_memoryC1_uid86_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V_memoryC2_uid89_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V_memoryC2_uid89_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V_memoryC3_uid92_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V_memoryC3_uid92_invTabGen_lutmem.hex"
	add_fileset_file "busFabric_motor_kit_sim_20MHz_MotorModel_3u16i2om0uz0063663c61i65i65o64160uq5ux5gv9sqcz.vhd" VHDL PATH "busFabric_motor_kit_sim_20MHz_MotorModel_3u16i2om0uz0063663c61i65i65o64160uq5ux5gv9sqcz.vhd"
}
add_fileset DSPBA_SIM_VHDL SIM_VHDL sim_vhdl_callback
set_fileset_property DSPBA_SIM_VHDL TOP_LEVEL motor_kit_sim_20MHz_MotorModel

proc sim_vhdl_callback {entity_name} {
	add_fileset_file "dspba_library_package.vhd" VHDL PATH "../Libraries/vhdl/base/dspba_library_package.vhd"
	add_fileset_file "dspba_library.vhd" VHDL PATH "../Libraries/vhdl/base/dspba_library.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_safe_path_flat.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_safe_path_flat.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_AvalonRegisters.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_AvalonRegisters.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x_memoryC0_uid83_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x_memoryC0_uid83_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x_memoryC1_uid86_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x_memoryC1_uid86_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x_memoryC2_uid89_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x_memoryC2_uid89_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x_memoryC3_uid92_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_x_memoryC3_uid92_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1_memoryC0_uid83_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1_memoryC0_uid83_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1_memoryC1_uid86_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1_memoryC1_uid86_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1_memoryC2_uid89_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1_memoryC2_uid89_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1_memoryC3_uid92_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_1_memoryC3_uid92_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2_memoryC0_uid83_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2_memoryC0_uid83_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2_memoryC1_uid86_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2_memoryC1_uid86_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2_memoryC2_uid89_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2_memoryC2_uid89_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2_memoryC3_uid92_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Current_scale_64_2_memoryC3_uid92_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse1.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse1.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse2.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse2.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse3.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse3.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse4.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse4.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse5.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse5.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse6.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse6.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_MM_16fixed.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_MM_16fixed.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_MM_16fixed_sinPiAT_uid507_motor_kit_sim_20MHz_Mot0000fixed_Trig1_x_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_MM_16fixed_sinPiAT_uid507_motor_kit_sim_20MHz_Mot0000fixed_Trig1_x_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_MM_16fixed_cosPiAT_uid510_motor_kit_sim_20MHz_Mot0000fixed_Trig1_x_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_MM_16fixed_cosPiAT_uid510_motor_kit_sim_20MHz_Mot0000fixed_Trig1_x_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_MM_16fixed_sinPiAT_uid570_motor_kit_sim_20MHz_Mot0000fixed_Trig2_x_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_MM_16fixed_sinPiAT_uid570_motor_kit_sim_20MHz_Mot0000fixed_Trig2_x_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_MM_16fixed_cosPiAT_uid573_motor_kit_sim_20MHz_Mot0000fixed_Trig2_x_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_MM_16fixed_cosPiAT_uid573_motor_kit_sim_20MHz_Mot0000fixed_Trig2_x_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x_memoryC0_uid83_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x_memoryC0_uid83_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x_memoryC1_uid86_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x_memoryC1_uid86_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x_memoryC2_uid89_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x_memoryC2_uid89_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x_memoryC3_uid92_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_x_memoryC3_uid92_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1_memoryC0_uid83_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1_memoryC0_uid83_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1_memoryC1_uid86_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1_memoryC1_uid86_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1_memoryC2_uid89_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1_memoryC2_uid89_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1_memoryC3_uid92_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_1_memoryC3_uid92_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2_memoryC0_uid83_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2_memoryC0_uid83_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2_memoryC1_uid86_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2_memoryC1_uid86_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2_memoryC2_uid89_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2_memoryC2_uid89_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2_memoryC3_uid92_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_2_memoryC3_uid92_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V.vhd" VHDL PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V.vhd"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V_memoryC0_uid83_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V_memoryC0_uid83_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V_memoryC1_uid86_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V_memoryC1_uid86_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V_memoryC2_uid89_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V_memoryC2_uid89_invTabGen_lutmem.hex"
	add_fileset_file "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V_memoryC3_uid92_invTabGen_lutmem.hex" HEX PATH "motor_kit_sim_20MHz_MotorModel_Voltage_scale_120_link_V_memoryC3_uid92_invTabGen_lutmem.hex"
	add_fileset_file "busFabric_motor_kit_sim_20MHz_MotorModel_3u16i2om0uz0063663c61i65i65o64160uq5ux5gv9sqcz.vhd" VHDL PATH "busFabric_motor_kit_sim_20MHz_MotorModel_3u16i2om0uz0063663c61i65i65o64160uq5ux5gv9sqcz.vhd"
}

# interfaces
# Interface clock
add_interface clock clock end
set_interface_property clock ENABLED true
add_interface_port clock clk clk Input 1

# Interface clock_reset
add_interface clock_reset reset end
set_interface_property clock_reset ENABLED true
set_interface_property clock_reset ASSOCIATED_CLOCK clock
add_interface_port clock_reset areset reset Input 1

# Interface bus_reset
add_interface bus_reset reset end
set_interface_property bus_reset ENABLED true
set_interface_property bus_reset ASSOCIATED_CLOCK clock
add_interface_port bus_reset h_areset reset Input 1

# Interface bus
add_interface bus avalon slave
set_interface_property bus maximumPendingReadTransactions 1
set_interface_property bus setupTime 0
set_interface_property bus ASSOCIATED_CLOCK clock
set_interface_property bus ENABLED true
add_interface_port bus busIn_address address Input 6
add_interface_port bus busIn_read read Input 1
set_port_property busIn_read VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port bus busIn_write write Input 1
set_port_property busIn_write VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port bus busIn_writedata writedata Input 32
add_interface_port bus busOut_readdata readdata Output 32
add_interface_port bus busOut_readdatavalid readdatavalid Output 1
set_port_property busOut_readdatavalid VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port bus busOut_waitrequest waitrequest Output 1
set_port_property busOut_waitrequest VHDL_TYPE STD_LOGIC_VECTOR

# Interface exp
add_interface exp conduit end
set_interface_property exp ENABLED true
add_interface_port exp u_h data_u_h Input 1
set_port_property u_h VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp v_h data_v_h Input 1
set_port_property v_h VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp w_h data_w_h Input 1
set_port_property w_h VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp u_l data_u_l Input 1
set_port_property u_l VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp v_l data_v_l Input 1
set_port_property v_l VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp w_l data_w_l Input 1
set_port_property w_l VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp powerdown_p data_powerdown_p Input 1
set_port_property powerdown_p VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp powerdown_n data_powerdown_n Input 1
set_port_property powerdown_n VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp ia_sd data_ia_sd Output 1
set_port_property ia_sd VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp ib_sd data_ib_sd Output 1
set_port_property ib_sd VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp ic_sd data_ic_sd Output 1
set_port_property ic_sd VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp Va_sd data_Va_sd Output 1
set_port_property Va_sd VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp Vb_sd data_Vb_sd Output 1
set_port_property Vb_sd VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp Vc_sd data_Vc_sd Output 1
set_port_property Vc_sd VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp QEP_A data_QEP_A Output 1
set_port_property QEP_A VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp QEP_B data_QEP_B Output 1
set_port_property QEP_B VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp Theta_one_turn_k data_Theta_one_turn_k Output 16
add_interface_port exp V_DC_link_sd data_V_DC_link_sd Output 1
set_port_property V_DC_link_sd VHDL_TYPE STD_LOGIC_VECTOR
