// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module ShuttleCore(	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7]
  input         clock,	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7]
  input         reset,	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7]
  input         io_hartid,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_interrupts_debug,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_interrupts_mtip,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_interrupts_msip,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_interrupts_meip,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_interrupts_seip,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_imem_redirect_flush,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_imem_redirect_val,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [39:0] io_imem_redirect_pc,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [2:0]  io_imem_redirect_ras_head,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_imem_sfence_valid,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_imem_sfence_bits_rs1,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_imem_sfence_bits_rs2,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [38:0] io_imem_sfence_bits_addr,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_imem_flush_icache,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_imem_resp_0_ready,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_imem_resp_0_valid,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [31:0] io_imem_resp_0_bits_inst,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [31:0] io_imem_resp_0_bits_raw_inst,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [39:0] io_imem_resp_0_bits_pc,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_imem_resp_0_bits_edge_inst,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_imem_resp_0_bits_rvc,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_imem_resp_0_bits_btb_resp_valid,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [5:0]  io_imem_resp_0_bits_btb_resp_bits_entry,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [7:0]  io_imem_resp_0_bits_btb_resp_bits_bht_history,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_imem_resp_0_bits_sfb_br,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_imem_resp_0_bits_next_pc_valid,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [39:0] io_imem_resp_0_bits_next_pc_bits,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [2:0]  io_imem_resp_0_bits_ras_head,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_imem_resp_0_bits_xcpt,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [63:0] io_imem_resp_0_bits_xcpt_cause,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [1:0]  io_imem_resp_0_bits_mem_size,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_imem_resp_1_ready,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_imem_resp_1_valid,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [31:0] io_imem_resp_1_bits_inst,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [31:0] io_imem_resp_1_bits_raw_inst,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [39:0] io_imem_resp_1_bits_pc,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_imem_resp_1_bits_edge_inst,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_imem_resp_1_bits_rvc,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_imem_resp_1_bits_btb_resp_valid,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [5:0]  io_imem_resp_1_bits_btb_resp_bits_entry,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [7:0]  io_imem_resp_1_bits_btb_resp_bits_bht_history,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_imem_resp_1_bits_sfb_br,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_imem_resp_1_bits_next_pc_valid,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [39:0] io_imem_resp_1_bits_next_pc_bits,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [2:0]  io_imem_resp_1_bits_ras_head,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_imem_resp_1_bits_xcpt,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [63:0] io_imem_resp_1_bits_xcpt_cause,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [1:0]  io_imem_resp_1_bits_mem_size,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_imem_btb_update_valid,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [5:0]  io_imem_btb_update_bits_prediction_entry,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [38:0] io_imem_btb_update_bits_pc,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [38:0] io_imem_btb_update_bits_target,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_imem_btb_update_bits_isValid,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [38:0] io_imem_btb_update_bits_br_pc,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [1:0]  io_imem_btb_update_bits_cfiType,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_imem_btb_update_bits_mispredict,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_imem_bht_update_valid,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [7:0]  io_imem_bht_update_bits_prediction_history,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [38:0] io_imem_bht_update_bits_pc,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_imem_bht_update_bits_branch,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_imem_bht_update_bits_taken,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_imem_bht_update_bits_mispredict,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_imem_ras_update_valid,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [2:0]  io_imem_ras_update_bits_head,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [39:0] io_imem_ras_update_bits_addr,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_dmem_req_ready,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_dmem_req_valid,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [39:0] io_dmem_req_bits_addr,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [6:0]  io_dmem_req_bits_tag,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [4:0]  io_dmem_req_bits_cmd,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [1:0]  io_dmem_req_bits_size,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_dmem_req_bits_signed,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [31:0] io_dmem_s1_paddr,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_dmem_s1_kill,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [63:0] io_dmem_s1_data_data,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_dmem_s2_nack,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_dmem_s2_kill,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_dmem_resp_valid,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_dmem_resp_bits_has_data,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [6:0]  io_dmem_resp_bits_tag,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [63:0] io_dmem_resp_bits_data,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [1:0]  io_dmem_resp_bits_size,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_dmem_ordered,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_dmem_store_pending,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [3:0]  io_ptw_ptbr_mode,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [43:0] io_ptw_ptbr_ppn,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_ptw_sfence_valid,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_ptw_sfence_bits_rs1,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_ptw_sfence_bits_rs2,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [38:0] io_ptw_sfence_bits_addr,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_ptw_status_debug,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [1:0]  io_ptw_status_prv,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_ptw_status_mxr,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_ptw_status_sum,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_ptw_tlb_req_ready,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_ptw_tlb_req_valid,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [26:0] io_ptw_tlb_req_bits_bits_addr,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_ptw_tlb_resp_valid,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_ptw_tlb_resp_bits_ae_ptw,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_ptw_tlb_resp_bits_ae_final,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_ptw_tlb_resp_bits_pf,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_ptw_tlb_resp_bits_gf,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_ptw_tlb_resp_bits_hr,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_ptw_tlb_resp_bits_hw,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_ptw_tlb_resp_bits_hx,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [43:0] io_ptw_tlb_resp_bits_pte_ppn,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_ptw_tlb_resp_bits_pte_d,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_ptw_tlb_resp_bits_pte_a,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_ptw_tlb_resp_bits_pte_g,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_ptw_tlb_resp_bits_pte_u,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_ptw_tlb_resp_bits_pte_x,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_ptw_tlb_resp_bits_pte_w,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_ptw_tlb_resp_bits_pte_r,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_ptw_tlb_resp_bits_pte_v,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [1:0]  io_ptw_tlb_resp_bits_level,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [3:0]  io_ptw_tlb_ptbr_mode,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_ptw_tlb_status_debug,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_ptw_tlb_status_mxr,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_ptw_tlb_status_sum,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_vector_ex_valid,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [31:0] io_vector_ex_uop_inst,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [63:0] io_vector_ex_uop_rs1_data,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [63:0] io_vector_ex_uop_rs2_data,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [2:0]  io_vector_ex_vconfig_vtype_vsew,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_vector_ex_fire,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_vector_mem_kill,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [63:0] io_vector_mem_frs1,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_vector_wb_store_pending,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output [2:0]  io_vector_wb_frm,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_vector_wb_scalar_check_ready,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_vector_wb_scalar_check_bits_store,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_vector_wb_block_all,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  output        io_vector_resp_ready,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_vector_resp_valid,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_vector_resp_bits_fp,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [1:0]  io_vector_resp_bits_size,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [4:0]  io_vector_resp_bits_rd,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [63:0] io_vector_resp_bits_data,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_vector_set_vstart_valid,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_vector_set_fflags_valid,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input  [4:0]  io_vector_set_fflags_bits,	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  input         io_vector_backend_busy	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14]
);

  wire [4:0]        csr_fcsr_flags_2;	// @[generators/shuttle/src/main/scala/exu/Core.scala:991:28, :1212:31, :1218:23]
  wire [4:0]        csr_fcsr_flags_1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:991:28, :1176:22, :1180:52]
  wire              kill_mem;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1090:70, :1096:16, :1105:34, :1109:16]
  wire              flush_rrd_ex;	// @[generators/shuttle/src/main/scala/exu/Core.scala:666:66, :1090:70, :1091:28, :1105:34, :1106:28]
  wire              kill_wb_1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1090:28]
  wire [4:0]        csr_fcsr_flags_3;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1069:46]
  wire [4:0]        csr_fcsr_flags_0;	// @[generators/shuttle/src/main/scala/exu/Core.scala:991:28, :1061:128, :1063:23]
  wire              fp_wb_bypasses_1_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1055:53]
  wire [4:0]        fp_wb_bypasses_1_dst;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16]
  wire              wb_bypasses_1_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1046:50]
  wire              fp_wb_bypasses_0_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1055:53]
  wire              wb_bypasses_0_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1046:50]
  wire              wb_uops_1_bits_needs_replay;	// @[generators/shuttle/src/main/scala/exu/Core.scala:74:25, :997:84, :998:36, :1000:88, :1001:36, :1013:122, :1014:38, :1018:41, :1019:38, :1022:45, :1024:48, :1028:61, :1029:36]
  wire              wb_uops_0_bits_needs_replay;	// @[generators/shuttle/src/main/scala/exu/Core.scala:977:49, :997:84, :998:36, :1000:88, :1001:36, :1013:122, :1014:38, :1018:41, :1019:38]
  wire              wb_uops_0_bits_xcpt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:994:48]
  wire              wb_bypasses_0_can_bypass;	// @[generators/shuttle/src/main/scala/exu/Core.scala:74:25, :865:39, :866:33, :977:49, :978:33]
  wire [4:0]        fp_wb_bypasses_0_dst;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16]
  wire              mem_bypasses_1_can_bypass;	// @[generators/shuttle/src/main/scala/exu/Core.scala:753:32, :794:30, :798:36]
  wire              mem_bypasses_1_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:751:27, :794:30, :797:31]
  wire              fp_mem_bypasses_1_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:756:55]
  wire [4:0]        fp_mem_bypasses_1_dst;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16]
  wire              fp_mem_bypasses_0_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:756:55]
  wire [4:0]        fp_mem_bypasses_0_dst;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16]
  wire              mem_bypasses_0_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:751:52]
  wire              ex_stall;	// @[generators/shuttle/src/main/scala/exu/Core.scala:596:53]
  wire [39:0]       ex_dmem_addrs_1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:67:8]
  wire              ex_bypasses_1_can_bypass;	// @[generators/shuttle/src/main/scala/exu/Core.scala:583:67]
  wire              ex_bypasses_1_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:581:50]
  wire [39:0]       ex_dmem_addrs_0;	// @[generators/shuttle/src/main/scala/exu/Core.scala:67:8]
  wire              ex_bypasses_0_can_bypass;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:76:117]
  wire              ex_bypasses_0_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:581:50]
  wire              ex_vcfg_out_bits_vtype_vill;	// @[generators/shuttle/src/main/scala/exu/Core.scala:77:46, :494:33, :495:34]
  wire [4:0]        ex_bypasses_0_dst;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16]
  wire              _fsboard_bsy_T_30;	// @[generators/shuttle/src/main/scala/exu/Core.scala:431:35]
  wire              rrd_stall_1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:417:48]
  wire [4:0]        ex_bypasses_1_dst;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16]
  wire              _ll_arb_io_in_1_ready;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1127:22]
  wire              _ll_arb_io_in_3_ready;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1127:22]
  wire              _ll_arb_io_out_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1127:22]
  wire [4:0]        _ll_arb_io_out_bits_waddr;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1127:22]
  wire [63:0]       _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1127:22]
  wire              _div_io_req_ready;	// @[generators/shuttle/src/main/scala/exu/Core.scala:852:19]
  wire              _div_io_resp_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:852:19]
  wire [63:0]       _div_io_resp_bits_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:852:19]
  wire [4:0]        _div_io_resp_bits_tag;	// @[generators/shuttle/src/main/scala/exu/Core.scala:852:19]
  wire              _divSqrt_2_io_inReady;	// @[generators/shuttle/src/main/scala/exu/Core.scala:829:25]
  wire              _divSqrt_2_io_outValid_div;	// @[generators/shuttle/src/main/scala/exu/Core.scala:829:25]
  wire              _divSqrt_2_io_outValid_sqrt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:829:25]
  wire [64:0]       _divSqrt_2_io_out;	// @[generators/shuttle/src/main/scala/exu/Core.scala:829:25]
  wire [4:0]        _divSqrt_2_io_exceptionFlags;	// @[generators/shuttle/src/main/scala/exu/Core.scala:829:25]
  wire              _divSqrt_1_io_inReady;	// @[generators/shuttle/src/main/scala/exu/Core.scala:829:25]
  wire              _divSqrt_1_io_outValid_div;	// @[generators/shuttle/src/main/scala/exu/Core.scala:829:25]
  wire              _divSqrt_1_io_outValid_sqrt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:829:25]
  wire [32:0]       _divSqrt_1_io_out;	// @[generators/shuttle/src/main/scala/exu/Core.scala:829:25]
  wire [4:0]        _divSqrt_1_io_exceptionFlags;	// @[generators/shuttle/src/main/scala/exu/Core.scala:829:25]
  wire              _divSqrt_io_inReady;	// @[generators/shuttle/src/main/scala/exu/Core.scala:829:25]
  wire              _divSqrt_io_outValid_div;	// @[generators/shuttle/src/main/scala/exu/Core.scala:829:25]
  wire              _divSqrt_io_outValid_sqrt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:829:25]
  wire [16:0]       _divSqrt_io_out;	// @[generators/shuttle/src/main/scala/exu/Core.scala:829:25]
  wire [4:0]        _divSqrt_io_exceptionFlags;	// @[generators/shuttle/src/main/scala/exu/Core.scala:829:25]
  wire [63:0]       _alu_2_io_out;	// @[generators/shuttle/src/main/scala/exu/Core.scala:764:23]
  wire              _dtlb_io_req_1_ready;	// @[generators/shuttle/src/main/scala/exu/Core.scala:605:20]
  wire              _dtlb_io_resp_1_miss;	// @[generators/shuttle/src/main/scala/exu/Core.scala:605:20]
  wire              _dtlb_io_resp_1_pf_ld;	// @[generators/shuttle/src/main/scala/exu/Core.scala:605:20]
  wire              _dtlb_io_resp_1_pf_st;	// @[generators/shuttle/src/main/scala/exu/Core.scala:605:20]
  wire              _dtlb_io_resp_1_ae_ld;	// @[generators/shuttle/src/main/scala/exu/Core.scala:605:20]
  wire              _dtlb_io_resp_1_ae_st;	// @[generators/shuttle/src/main/scala/exu/Core.scala:605:20]
  wire              _dtlb_io_resp_1_ma_ld;	// @[generators/shuttle/src/main/scala/exu/Core.scala:605:20]
  wire              _dtlb_io_resp_1_ma_st;	// @[generators/shuttle/src/main/scala/exu/Core.scala:605:20]
  wire [63:0]       _alu_1_io_out;	// @[generators/shuttle/src/main/scala/exu/Core.scala:550:21]
  wire [63:0]       _alu_1_io_adder_out;	// @[generators/shuttle/src/main/scala/exu/Core.scala:550:21]
  wire              _alu_1_io_cmp_out;	// @[generators/shuttle/src/main/scala/exu/Core.scala:550:21]
  wire [63:0]       _alu_io_out;	// @[generators/shuttle/src/main/scala/exu/Core.scala:550:21]
  wire [63:0]       _alu_io_adder_out;	// @[generators/shuttle/src/main/scala/exu/Core.scala:550:21]
  wire              _alu_io_cmp_out;	// @[generators/shuttle/src/main/scala/exu/Core.scala:550:21]
  wire [63:0]       _mul_io_resp_bits_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:506:19]
  wire [63:0]       _fp_pipe_io_s1_store_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23]
  wire [63:0]       _fp_pipe_io_s1_fpiu_toint;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23]
  wire [4:0]        _fp_pipe_io_s1_fpiu_fexc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23]
  wire [2:0]        _fp_pipe_io_s1_fpiu_fdiv_rm;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23]
  wire [64:0]       _fp_pipe_io_s1_fpiu_fdiv_in1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23]
  wire [64:0]       _fp_pipe_io_s1_fpiu_fdiv_in2;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23]
  wire              _fp_pipe_io_out_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23]
  wire [64:0]       _fp_pipe_io_out_bits_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23]
  wire [4:0]        _fp_pipe_io_out_bits_exc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23]
  wire [4:0]        _fp_pipe_io_out_rd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23]
  wire [1:0]        _fp_pipe_io_out_tag;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23]
  wire              _vec_decoder_1_io_legal;	// @[generators/ara/src/main/scala/Configs.scala:53:35]
  wire              _vec_decoder_1_io_fp;	// @[generators/ara/src/main/scala/Configs.scala:53:35]
  wire              _vec_decoder_1_io_read_rs1;	// @[generators/ara/src/main/scala/Configs.scala:53:35]
  wire              _vec_decoder_1_io_read_rs2;	// @[generators/ara/src/main/scala/Configs.scala:53:35]
  wire              _vec_decoder_1_io_write_rd;	// @[generators/ara/src/main/scala/Configs.scala:53:35]
  wire              _vec_decoder_1_io_write_frd;	// @[generators/ara/src/main/scala/Configs.scala:53:35]
  wire              _rrd_uops_1_bits_fp_ctrl_fp_decoder_io_sigs_ldst;	// @[generators/shuttle/src/main/scala/exu/Core.scala:170:30]
  wire              _rrd_uops_1_bits_fp_ctrl_fp_decoder_io_sigs_wen;	// @[generators/shuttle/src/main/scala/exu/Core.scala:170:30]
  wire              _vec_decoder_io_legal;	// @[generators/ara/src/main/scala/Configs.scala:53:35]
  wire              _vec_decoder_io_fp;	// @[generators/ara/src/main/scala/Configs.scala:53:35]
  wire              _vec_decoder_io_read_rs1;	// @[generators/ara/src/main/scala/Configs.scala:53:35]
  wire              _vec_decoder_io_read_rs2;	// @[generators/ara/src/main/scala/Configs.scala:53:35]
  wire              _vec_decoder_io_read_frs1;	// @[generators/ara/src/main/scala/Configs.scala:53:35]
  wire              _vec_decoder_io_write_rd;	// @[generators/ara/src/main/scala/Configs.scala:53:35]
  wire              _vec_decoder_io_write_frd;	// @[generators/ara/src/main/scala/Configs.scala:53:35]
  wire              _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_ldst;	// @[generators/shuttle/src/main/scala/exu/Core.scala:170:30]
  wire              _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_wen;	// @[generators/shuttle/src/main/scala/exu/Core.scala:170:30]
  wire              _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_ren1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:170:30]
  wire              _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_ren2;	// @[generators/shuttle/src/main/scala/exu/Core.scala:170:30]
  wire              _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_ren3;	// @[generators/shuttle/src/main/scala/exu/Core.scala:170:30]
  wire              _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_swap12;	// @[generators/shuttle/src/main/scala/exu/Core.scala:170:30]
  wire              _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_swap23;	// @[generators/shuttle/src/main/scala/exu/Core.scala:170:30]
  wire [1:0]        _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_typeTagIn;	// @[generators/shuttle/src/main/scala/exu/Core.scala:170:30]
  wire [1:0]        _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_typeTagOut;	// @[generators/shuttle/src/main/scala/exu/Core.scala:170:30]
  wire              _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_fromint;	// @[generators/shuttle/src/main/scala/exu/Core.scala:170:30]
  wire              _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_toint;	// @[generators/shuttle/src/main/scala/exu/Core.scala:170:30]
  wire              _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_fastpipe;	// @[generators/shuttle/src/main/scala/exu/Core.scala:170:30]
  wire              _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_fma;	// @[generators/shuttle/src/main/scala/exu/Core.scala:170:30]
  wire              _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_div;	// @[generators/shuttle/src/main/scala/exu/Core.scala:170:30]
  wire              _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_sqrt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:170:30]
  wire              _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_wflags;	// @[generators/shuttle/src/main/scala/exu/Core.scala:170:30]
  wire [63:0]       _csr_io_rw_rdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  wire              _csr_io_decode_0_fp_illegal;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  wire              _csr_io_decode_0_vector_illegal;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  wire              _csr_io_decode_0_read_illegal;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  wire              _csr_io_decode_0_write_illegal;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  wire              _csr_io_decode_0_write_flush;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  wire              _csr_io_decode_0_system_illegal;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  wire              _csr_io_decode_1_fp_illegal;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  wire              _csr_io_decode_1_read_illegal;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  wire              _csr_io_decode_1_write_illegal;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  wire              _csr_io_decode_1_write_flush;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  wire              _csr_io_decode_1_system_illegal;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  wire              _csr_io_csr_stall;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  wire              _csr_io_eret;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  wire              _csr_io_status_debug;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  wire [1:0]        _csr_io_status_dprv;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  wire [39:0]       _csr_io_evec;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  wire [2:0]        _csr_io_fcsr_rm;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  wire              _csr_io_interrupt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  wire [63:0]       _csr_io_interrupt_cause;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  wire [11:0]       _csr_io_vector_vconfig_vl;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  wire              _csr_io_vector_vconfig_vtype_vill;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  wire [54:0]       _csr_io_vector_vconfig_vtype_reserved;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  wire              _csr_io_vector_vconfig_vtype_vma;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  wire              _csr_io_vector_vconfig_vtype_vta;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  wire [2:0]        _csr_io_vector_vconfig_vtype_vsew;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  wire              _csr_io_vector_vconfig_vtype_vlmul_sign;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  wire [1:0]        _csr_io_vector_vconfig_vtype_vlmul_mag;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
  reg  [63:0]       debug_tsc_reg;	// @[generators/shuttle/src/main/scala/exu/Core.scala:44:30]
  reg  [63:0]       debug_irt_reg;	// @[generators/shuttle/src/main/scala/exu/Core.scala:47:30]
  reg               ex_uops_reg_0_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [31:0]       ex_uops_reg_0_bits_inst;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [39:0]       ex_uops_reg_0_bits_pc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_ctrl_fp;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_ctrl_rocc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_ctrl_branch;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_ctrl_jal;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_ctrl_jalr;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_ctrl_rxs2;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_ctrl_rxs1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [2:0]        ex_uops_reg_0_bits_ctrl_sel_alu2;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [1:0]        ex_uops_reg_0_bits_ctrl_sel_alu1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [2:0]        ex_uops_reg_0_bits_ctrl_sel_imm;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_ctrl_alu_dw;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [4:0]        ex_uops_reg_0_bits_ctrl_alu_fn;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_ctrl_mem;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [4:0]        ex_uops_reg_0_bits_ctrl_mem_cmd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_ctrl_rfs1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_ctrl_rfs2;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_ctrl_rfs3;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_ctrl_wfd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_ctrl_mul;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_ctrl_div;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_ctrl_wxd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [2:0]        ex_uops_reg_0_bits_ctrl_csr;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_ctrl_fence_i;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_ctrl_vec;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_fp_ctrl_ldst;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_fp_ctrl_wen;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_fp_ctrl_ren2;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_fp_ctrl_ren3;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_fp_ctrl_swap23;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [1:0]        ex_uops_reg_0_bits_fp_ctrl_typeTagIn;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [1:0]        ex_uops_reg_0_bits_fp_ctrl_typeTagOut;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_fp_ctrl_fromint;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_fp_ctrl_toint;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_fp_ctrl_fastpipe;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_fp_ctrl_fma;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_fp_ctrl_div;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_fp_ctrl_sqrt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_fp_ctrl_wflags;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_rvc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_sets_vcfg;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_btb_resp_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [5:0]        ex_uops_reg_0_bits_btb_resp_bits_entry;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [7:0]        ex_uops_reg_0_bits_btb_resp_bits_bht_history;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_sfb_br;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_next_pc_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [39:0]       ex_uops_reg_0_bits_next_pc_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [2:0]        ex_uops_reg_0_bits_ras_head;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_xcpt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [63:0]       ex_uops_reg_0_bits_xcpt_cause;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [63:0]       ex_uops_reg_0_bits_rs1_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [63:0]       ex_uops_reg_0_bits_rs2_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [4:0]        ex_uops_reg_0_bits_fra1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [4:0]        ex_uops_reg_0_bits_fra2;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [4:0]        ex_uops_reg_0_bits_fra3;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [1:0]        ex_uops_reg_0_bits_mem_size;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_0_bits_flush_pipe;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_1_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [31:0]       ex_uops_reg_1_bits_inst;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [39:0]       ex_uops_reg_1_bits_pc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_1_bits_ctrl_fp;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_1_bits_ctrl_rocc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_1_bits_ctrl_branch;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_1_bits_ctrl_jal;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_1_bits_ctrl_jalr;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_1_bits_ctrl_rxs2;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_1_bits_ctrl_rxs1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [2:0]        ex_uops_reg_1_bits_ctrl_sel_alu2;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [1:0]        ex_uops_reg_1_bits_ctrl_sel_alu1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [2:0]        ex_uops_reg_1_bits_ctrl_sel_imm;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_1_bits_ctrl_alu_dw;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [4:0]        ex_uops_reg_1_bits_ctrl_alu_fn;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_1_bits_ctrl_mem;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [4:0]        ex_uops_reg_1_bits_ctrl_mem_cmd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_1_bits_ctrl_wfd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_1_bits_ctrl_mul;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_1_bits_ctrl_div;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_1_bits_ctrl_wxd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [2:0]        ex_uops_reg_1_bits_ctrl_csr;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_1_bits_ctrl_vec;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_1_bits_rvc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_1_bits_sets_vcfg;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_1_bits_btb_resp_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [5:0]        ex_uops_reg_1_bits_btb_resp_bits_entry;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [7:0]        ex_uops_reg_1_bits_btb_resp_bits_bht_history;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_1_bits_sfb_shadow;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_1_bits_next_pc_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [39:0]       ex_uops_reg_1_bits_next_pc_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [2:0]        ex_uops_reg_1_bits_ras_head;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_1_bits_xcpt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [63:0]       ex_uops_reg_1_bits_rs1_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [63:0]       ex_uops_reg_1_bits_rs2_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_1_bits_uses_memalu;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg  [1:0]        ex_uops_reg_1_bits_mem_size;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               ex_uops_reg_1_bits_flush_pipe;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  reg               mem_uops_reg_0_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [31:0]       mem_uops_reg_0_bits_inst;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [39:0]       mem_uops_reg_0_bits_pc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_0_bits_ctrl_fp;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_0_bits_ctrl_rocc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_0_bits_ctrl_branch;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_0_bits_ctrl_jal;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_0_bits_ctrl_jalr;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_0_bits_ctrl_alu_dw;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [4:0]        mem_uops_reg_0_bits_ctrl_alu_fn;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_0_bits_ctrl_mem;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [4:0]        mem_uops_reg_0_bits_ctrl_mem_cmd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_0_bits_ctrl_wfd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_0_bits_ctrl_mul;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_0_bits_ctrl_div;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_0_bits_ctrl_wxd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [2:0]        mem_uops_reg_0_bits_ctrl_csr;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_0_bits_ctrl_fence_i;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_0_bits_ctrl_vec;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_0_bits_fp_ctrl_ldst;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_0_bits_fp_ctrl_wen;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [1:0]        mem_uops_reg_0_bits_fp_ctrl_typeTagOut;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_0_bits_fp_ctrl_toint;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_0_bits_fp_ctrl_div;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_0_bits_fp_ctrl_sqrt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_0_bits_rvc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_0_bits_sets_vcfg;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_0_bits_btb_resp_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [5:0]        mem_uops_reg_0_bits_btb_resp_bits_entry;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [7:0]        mem_uops_reg_0_bits_btb_resp_bits_bht_history;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_0_bits_sfb_br;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_0_bits_next_pc_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [39:0]       mem_uops_reg_0_bits_next_pc_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [2:0]        mem_uops_reg_0_bits_ras_head;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_0_bits_taken;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_0_bits_xcpt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [63:0]       mem_uops_reg_0_bits_xcpt_cause;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [63:0]       mem_uops_reg_0_bits_rs1_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [63:0]       mem_uops_reg_0_bits_rs2_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_0_bits_wdata_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [63:0]       mem_uops_reg_0_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [1:0]        mem_uops_reg_0_bits_mem_size;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_0_bits_flush_pipe;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_1_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [31:0]       mem_uops_reg_1_bits_inst;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [39:0]       mem_uops_reg_1_bits_pc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_1_bits_ctrl_rocc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_1_bits_ctrl_branch;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_1_bits_ctrl_jal;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_1_bits_ctrl_jalr;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [2:0]        mem_uops_reg_1_bits_ctrl_sel_alu2;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [1:0]        mem_uops_reg_1_bits_ctrl_sel_alu1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [2:0]        mem_uops_reg_1_bits_ctrl_sel_imm;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_1_bits_ctrl_alu_dw;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [4:0]        mem_uops_reg_1_bits_ctrl_alu_fn;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_1_bits_ctrl_mem;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [4:0]        mem_uops_reg_1_bits_ctrl_mem_cmd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_1_bits_ctrl_wfd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_1_bits_ctrl_wxd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [2:0]        mem_uops_reg_1_bits_ctrl_csr;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_1_bits_ctrl_vec;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_1_bits_rvc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_1_bits_sets_vcfg;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_1_bits_btb_resp_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [5:0]        mem_uops_reg_1_bits_btb_resp_bits_entry;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [7:0]        mem_uops_reg_1_bits_btb_resp_bits_bht_history;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_1_bits_sfb_shadow;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_1_bits_next_pc_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [39:0]       mem_uops_reg_1_bits_next_pc_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [2:0]        mem_uops_reg_1_bits_ras_head;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_1_bits_taken;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_1_bits_xcpt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [63:0]       mem_uops_reg_1_bits_rs1_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [63:0]       mem_uops_reg_1_bits_rs2_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_1_bits_uses_memalu;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_1_bits_wdata_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [63:0]       mem_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg  [1:0]        mem_uops_reg_1_bits_mem_size;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               mem_uops_reg_1_bits_flush_pipe;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  reg               wb_uops_reg_0_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg  [31:0]       wb_uops_reg_0_bits_inst;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg  [39:0]       wb_uops_reg_0_bits_pc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_0_bits_ctrl_fp;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_0_bits_ctrl_rocc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_0_bits_ctrl_alu_dw;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg  [4:0]        wb_uops_reg_0_bits_ctrl_alu_fn;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_0_bits_ctrl_mem;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg  [4:0]        wb_uops_reg_0_bits_ctrl_mem_cmd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_0_bits_ctrl_wfd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_0_bits_ctrl_mul;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_0_bits_ctrl_div;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_0_bits_ctrl_wxd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg  [2:0]        wb_uops_reg_0_bits_ctrl_csr;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_0_bits_ctrl_fence_i;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_0_bits_ctrl_vec;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_0_bits_fp_ctrl_ldst;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_0_bits_fp_ctrl_wen;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg  [1:0]        wb_uops_reg_0_bits_fp_ctrl_typeTagOut;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_0_bits_fp_ctrl_toint;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_0_bits_fp_ctrl_div;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_0_bits_fp_ctrl_sqrt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_0_bits_rvc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_0_bits_sets_vcfg;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg  [2:0]        wb_uops_reg_0_bits_ras_head;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_0_bits_xcpt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg  [63:0]       wb_uops_reg_0_bits_xcpt_cause;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_0_bits_needs_replay;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg  [63:0]       wb_uops_reg_0_bits_rs1_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg  [63:0]       wb_uops_reg_0_bits_rs2_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_0_bits_wdata_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg  [63:0]       wb_uops_reg_0_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg  [4:0]        wb_uops_reg_0_bits_fexc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg  [2:0]        wb_uops_reg_0_bits_fdivin_rm;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg  [64:0]       wb_uops_reg_0_bits_fdivin_in1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg  [64:0]       wb_uops_reg_0_bits_fdivin_in2;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg  [1:0]        wb_uops_reg_0_bits_mem_size;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_0_bits_flush_pipe;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_1_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg  [31:0]       wb_uops_reg_1_bits_inst;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg  [39:0]       wb_uops_reg_1_bits_pc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_1_bits_ctrl_rocc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_1_bits_ctrl_mem;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_1_bits_ctrl_wfd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_1_bits_ctrl_wxd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg  [2:0]        wb_uops_reg_1_bits_ctrl_csr;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_1_bits_ctrl_vec;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_1_bits_rvc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_1_bits_sets_vcfg;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg  [2:0]        wb_uops_reg_1_bits_ras_head;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_1_bits_xcpt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_1_bits_needs_replay;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_1_bits_wdata_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg  [63:0]       wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               wb_uops_reg_1_bits_flush_pipe;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  reg               ex_vcfg_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:76:39]
  reg  [11:0]       ex_vcfg_bits_vl;	// @[generators/shuttle/src/main/scala/exu/Core.scala:76:39]
  reg               ex_vcfg_bits_vtype_vill;	// @[generators/shuttle/src/main/scala/exu/Core.scala:76:39]
  reg  [54:0]       ex_vcfg_bits_vtype_reserved;	// @[generators/shuttle/src/main/scala/exu/Core.scala:76:39]
  reg               ex_vcfg_bits_vtype_vma;	// @[generators/shuttle/src/main/scala/exu/Core.scala:76:39]
  reg               ex_vcfg_bits_vtype_vta;	// @[generators/shuttle/src/main/scala/exu/Core.scala:76:39]
  reg  [2:0]        ex_vcfg_bits_vtype_vsew;	// @[generators/shuttle/src/main/scala/exu/Core.scala:76:39]
  reg               ex_vcfg_bits_vtype_vlmul_sign;	// @[generators/shuttle/src/main/scala/exu/Core.scala:76:39]
  reg  [1:0]        ex_vcfg_bits_vtype_vlmul_mag;	// @[generators/shuttle/src/main/scala/exu/Core.scala:76:39]
  reg               mem_vcfg_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:78:40]
  reg  [11:0]       mem_vcfg_bits_vl;	// @[generators/shuttle/src/main/scala/exu/Core.scala:78:40]
  reg               mem_vcfg_bits_vtype_vill;	// @[generators/shuttle/src/main/scala/exu/Core.scala:78:40]
  reg  [54:0]       mem_vcfg_bits_vtype_reserved;	// @[generators/shuttle/src/main/scala/exu/Core.scala:78:40]
  reg               mem_vcfg_bits_vtype_vma;	// @[generators/shuttle/src/main/scala/exu/Core.scala:78:40]
  reg               mem_vcfg_bits_vtype_vta;	// @[generators/shuttle/src/main/scala/exu/Core.scala:78:40]
  reg  [2:0]        mem_vcfg_bits_vtype_vsew;	// @[generators/shuttle/src/main/scala/exu/Core.scala:78:40]
  reg               mem_vcfg_bits_vtype_vlmul_sign;	// @[generators/shuttle/src/main/scala/exu/Core.scala:78:40]
  reg  [1:0]        mem_vcfg_bits_vtype_vlmul_mag;	// @[generators/shuttle/src/main/scala/exu/Core.scala:78:40]
  reg               wb_vcfg_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:79:39]
  reg  [11:0]       wb_vcfg_bits_vl;	// @[generators/shuttle/src/main/scala/exu/Core.scala:79:39]
  reg               wb_vcfg_bits_vtype_vill;	// @[generators/shuttle/src/main/scala/exu/Core.scala:79:39]
  reg  [54:0]       wb_vcfg_bits_vtype_reserved;	// @[generators/shuttle/src/main/scala/exu/Core.scala:79:39]
  reg               wb_vcfg_bits_vtype_vma;	// @[generators/shuttle/src/main/scala/exu/Core.scala:79:39]
  reg               wb_vcfg_bits_vtype_vta;	// @[generators/shuttle/src/main/scala/exu/Core.scala:79:39]
  reg  [2:0]        wb_vcfg_bits_vtype_vsew;	// @[generators/shuttle/src/main/scala/exu/Core.scala:79:39]
  reg               wb_vcfg_bits_vtype_vlmul_sign;	// @[generators/shuttle/src/main/scala/exu/Core.scala:79:39]
  reg  [1:0]        wb_vcfg_bits_vtype_vlmul_mag;	// @[generators/shuttle/src/main/scala/exu/Core.scala:79:39]
  wire              _rrd_vcfg_T_1_vtype_vill = mem_vcfg_valid ? mem_vcfg_bits_vtype_vill : wb_vcfg_valid ? wb_vcfg_bits_vtype_vill : _csr_io_vector_vconfig_vtype_vill;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :78:40, :79:39, :81:56]
  wire              rrd_vcfg_vtype_vill = ex_vcfg_valid ? ex_vcfg_out_bits_vtype_vill : _rrd_vcfg_T_1_vtype_vill;	// @[generators/shuttle/src/main/scala/exu/Core.scala:76:39, :77:46, :81:56, :494:33, :495:34]
  wire              ex_bsy = ex_uops_reg_0_valid | ex_uops_reg_1_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :110:49]
  wire              mem_bsy = mem_uops_reg_0_valid | mem_uops_reg_1_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :111:51]
  wire              wb_bsy = wb_uops_reg_0_valid | wb_uops_reg_1_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :112:49]
  wire [29:0]       decoder_decoded_invInputs = ~(io_imem_resp_0_bits_inst[31:2]);	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, src/main/scala/chisel3/util/pla.scala:78:21]
  wire [6:0]        _decoder_decoded_andMatrixOutputs_T = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], decoder_decoded_invInputs[10]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]        _decoder_decoded_andMatrixOutputs_T_2 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], decoder_decoded_invInputs[2], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], decoder_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [6:0]        _decoder_decoded_andMatrixOutputs_T_3 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], decoder_decoded_invInputs[2], decoder_decoded_invInputs[4], decoder_decoded_invInputs[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]        _decoder_decoded_andMatrixOutputs_T_5 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], io_imem_resp_0_bits_inst[2], io_imem_resp_0_bits_inst[3], decoder_decoded_invInputs[2], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]        _decoder_decoded_andMatrixOutputs_T_6 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], decoder_decoded_invInputs[10], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [5:0]        _decoder_decoded_andMatrixOutputs_T_7 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], io_imem_resp_0_bits_inst[2], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[4]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]        _decoder_decoded_andMatrixOutputs_T_9 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], decoder_decoded_invInputs[2], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], decoder_decoded_invInputs[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_12 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], decoder_decoded_invInputs[10], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [12:0]       _decoder_decoded_andMatrixOutputs_T_13 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_14 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], decoder_decoded_invInputs[10], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]       _decoder_decoded_andMatrixOutputs_T_16 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[3], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], decoder_decoded_invInputs[10], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]        _decoder_decoded_andMatrixOutputs_T_17 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[2], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0]       _decoder_decoded_andMatrixOutputs_T_20 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[23], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0]       _decoder_decoded_andMatrixOutputs_T_21 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[24], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]        _decoder_decoded_andMatrixOutputs_T_22 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], decoder_decoded_invInputs[2], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]        _decoder_decoded_andMatrixOutputs_T_24 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[1], decoder_decoded_invInputs[2], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[10], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [9:0]        _decoder_decoded_andMatrixOutputs_T_25 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], io_imem_resp_0_bits_inst[2], decoder_decoded_invInputs[1], decoder_decoded_invInputs[2], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[10], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [6:0]        _decoder_decoded_andMatrixOutputs_T_26 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], io_imem_resp_0_bits_inst[2], io_imem_resp_0_bits_inst[3], decoder_decoded_invInputs[2], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [6:0]        _decoder_decoded_andMatrixOutputs_T_29 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[1], decoder_decoded_invInputs[2], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]       _decoder_decoded_andMatrixOutputs_T_34 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_36 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[3], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]        _decoder_decoded_andMatrixOutputs_T_40 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]        _decoder_decoded_andMatrixOutputs_T_42 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]        _decoder_decoded_andMatrixOutputs_T_43 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], io_imem_resp_0_bits_inst[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [6:0]        _decoder_decoded_andMatrixOutputs_T_44 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[1], decoder_decoded_invInputs[2], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[13], decoder_decoded_invInputs[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]        _decoder_decoded_andMatrixOutputs_T_48 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[13]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0]       _decoder_decoded_andMatrixOutputs_T_52 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], io_imem_resp_0_bits_inst[2], io_imem_resp_0_bits_inst[3], decoder_decoded_invInputs[2], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[13], decoder_decoded_invInputs[12], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]        _decoder_decoded_andMatrixOutputs_T_55 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], io_imem_resp_0_bits_inst[13]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]        _decoder_decoded_andMatrixOutputs_T_56 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], io_imem_resp_0_bits_inst[13], decoder_decoded_invInputs[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]       _decoder_decoded_andMatrixOutputs_T_61 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[14], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]        _decoder_decoded_andMatrixOutputs_T_63 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], decoder_decoded_invInputs[2], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], io_imem_resp_0_bits_inst[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0]       _decoder_decoded_andMatrixOutputs_T_78 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], io_imem_resp_0_bits_inst[2], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], io_imem_resp_0_bits_inst[12], io_imem_resp_0_bits_inst[13], io_imem_resp_0_bits_inst[14], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]       _decoder_decoded_andMatrixOutputs_T_85 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[14], io_imem_resp_0_bits_inst[25], decoder_decoded_invInputs[24], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]       _decoder_decoded_andMatrixOutputs_T_86 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[14], io_imem_resp_0_bits_inst[25], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]       _decoder_decoded_andMatrixOutputs_T_90 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[3], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[24], io_imem_resp_0_bits_inst[27], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [12:0]       _decoder_decoded_andMatrixOutputs_T_91 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], io_imem_resp_0_bits_inst[2], io_imem_resp_0_bits_inst[3], decoder_decoded_invInputs[2], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[13], decoder_decoded_invInputs[12], io_imem_resp_0_bits_inst[27], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [21:0]       _decoder_decoded_andMatrixOutputs_T_92 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[3], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], decoder_decoded_invInputs[10], decoder_decoded_invInputs[11], io_imem_resp_0_bits_inst[14], decoder_decoded_invInputs[18], decoder_decoded_invInputs[19], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], io_imem_resp_0_bits_inst[27], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]       _decoder_decoded_andMatrixOutputs_T_96 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], io_imem_resp_0_bits_inst[2], io_imem_resp_0_bits_inst[3], decoder_decoded_invInputs[2], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], decoder_decoded_invInputs[18], decoder_decoded_invInputs[19], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[25], io_imem_resp_0_bits_inst[28], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [18:0]       _decoder_decoded_andMatrixOutputs_T_97 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], io_imem_resp_0_bits_inst[2], io_imem_resp_0_bits_inst[3], decoder_decoded_invInputs[2], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[13], decoder_decoded_invInputs[12], decoder_decoded_invInputs[18], decoder_decoded_invInputs[19], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[25], io_imem_resp_0_bits_inst[28], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]       _decoder_decoded_andMatrixOutputs_T_102 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[5], decoder_decoded_invInputs[6], decoder_decoded_invInputs[7], io_imem_resp_0_bits_inst[25], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], io_imem_resp_0_bits_inst[28], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [17:0]       _decoder_decoded_andMatrixOutputs_T_103 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[5], decoder_decoded_invInputs[6], decoder_decoded_invInputs[7], decoder_decoded_invInputs[12], io_imem_resp_0_bits_inst[25], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], io_imem_resp_0_bits_inst[28], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [21:0]       _decoder_decoded_andMatrixOutputs_T_105 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[5], decoder_decoded_invInputs[6], decoder_decoded_invInputs[7], decoder_decoded_invInputs[8], decoder_decoded_invInputs[9], decoder_decoded_invInputs[10], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], io_imem_resp_0_bits_inst[25], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], io_imem_resp_0_bits_inst[28], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]       _decoder_decoded_andMatrixOutputs_T_106 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], io_imem_resp_0_bits_inst[2], io_imem_resp_0_bits_inst[3], decoder_decoded_invInputs[2], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[13], decoder_decoded_invInputs[12], io_imem_resp_0_bits_inst[27], io_imem_resp_0_bits_inst[28], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]       _decoder_decoded_andMatrixOutputs_T_107 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[10], decoder_decoded_invInputs[12], decoder_decoded_invInputs[23], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], decoder_decoded_invInputs[28]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]       _decoder_decoded_andMatrixOutputs_T_108 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[23], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], decoder_decoded_invInputs[28]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]       _decoder_decoded_andMatrixOutputs_T_109 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[10], decoder_decoded_invInputs[12], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], decoder_decoded_invInputs[28]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]       _decoder_decoded_andMatrixOutputs_T_110 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], decoder_decoded_invInputs[28]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]       _decoder_decoded_andMatrixOutputs_T_111 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[23], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]       _decoder_decoded_andMatrixOutputs_T_112 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[24], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_116 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], decoder_decoded_invInputs[10], io_imem_resp_0_bits_inst[13], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_117 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], decoder_decoded_invInputs[10], io_imem_resp_0_bits_inst[14], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_121 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[24], io_imem_resp_0_bits_inst[27], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]       _decoder_decoded_andMatrixOutputs_T_123 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], io_imem_resp_0_bits_inst[27], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [21:0]       _decoder_decoded_andMatrixOutputs_T_125 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], io_imem_resp_0_bits_inst[14], io_imem_resp_0_bits_inst[20], io_imem_resp_0_bits_inst[21], io_imem_resp_0_bits_inst[22], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], io_imem_resp_0_bits_inst[27], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_131 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], io_imem_resp_0_bits_inst[14], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_134 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[3], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], io_imem_resp_0_bits_inst[14], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]       _decoder_decoded_andMatrixOutputs_T_141 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], io_imem_resp_0_bits_inst[20], decoder_decoded_invInputs[19], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[23], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]       _decoder_decoded_andMatrixOutputs_T_143 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[18], io_imem_resp_0_bits_inst[21], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]       _decoder_decoded_andMatrixOutputs_T_145 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[18], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], io_imem_resp_0_bits_inst[25], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]       _decoder_decoded_andMatrixOutputs_T_147 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[19], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[23], io_imem_resp_0_bits_inst[26], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_150 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], decoder_decoded_invInputs[24], io_imem_resp_0_bits_inst[27], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]       _decoder_decoded_andMatrixOutputs_T_153 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], io_imem_resp_0_bits_inst[27], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [17:0]       _decoder_decoded_andMatrixOutputs_T_155 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[18], decoder_decoded_invInputs[19], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[23], io_imem_resp_0_bits_inst[27], io_imem_resp_0_bits_inst[28], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [17:0]       _decoder_decoded_andMatrixOutputs_T_156 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[18], decoder_decoded_invInputs[19], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[24], io_imem_resp_0_bits_inst[27], io_imem_resp_0_bits_inst[28], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]       _decoder_decoded_andMatrixOutputs_T_158 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], decoder_decoded_invInputs[19], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]       _decoder_decoded_andMatrixOutputs_T_159 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], decoder_decoded_invInputs[18], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]       _decoder_decoded_andMatrixOutputs_T_160 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], decoder_decoded_invInputs[19], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [19:0]       _decoder_decoded_andMatrixOutputs_T_161 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[19], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [19:0]       _decoder_decoded_andMatrixOutputs_T_162 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[18], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [19:0]       _decoder_decoded_andMatrixOutputs_T_164 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[19], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_165 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [21:0]       _decoder_decoded_andMatrixOutputs_T_170 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], io_imem_resp_0_bits_inst[14], decoder_decoded_invInputs[18], decoder_decoded_invInputs[19], decoder_decoded_invInputs[20], io_imem_resp_0_bits_inst[23], io_imem_resp_0_bits_inst[24], io_imem_resp_0_bits_inst[25], decoder_decoded_invInputs[24], io_imem_resp_0_bits_inst[27], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]       _decoder_decoded_andMatrixOutputs_T_174 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], io_imem_resp_0_bits_inst[2], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], io_imem_resp_0_bits_inst[12], io_imem_resp_0_bits_inst[13], io_imem_resp_0_bits_inst[14], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], io_imem_resp_0_bits_inst[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_181 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[23], decoder_decoded_invInputs[25], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30], io_imem_resp_0_bits_inst[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_182 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30], io_imem_resp_0_bits_inst[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]       _decoder_decoded_andMatrixOutputs_T_183 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[23], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30], io_imem_resp_0_bits_inst[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]       _decoder_decoded_andMatrixOutputs_T_184 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30], io_imem_resp_0_bits_inst[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0]       _decoder_decoded_andMatrixOutputs_T_185 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], io_imem_resp_0_bits_inst[2], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], io_imem_resp_0_bits_inst[12], io_imem_resp_0_bits_inst[13], io_imem_resp_0_bits_inst[14], io_imem_resp_0_bits_inst[30], io_imem_resp_0_bits_inst[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]       _decoder_decoded_andMatrixOutputs_T_187 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[23], decoder_decoded_invInputs[25], io_imem_resp_0_bits_inst[28], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30], io_imem_resp_0_bits_inst[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]       _decoder_decoded_andMatrixOutputs_T_188 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], io_imem_resp_0_bits_inst[28], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30], io_imem_resp_0_bits_inst[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [19:0]       _decoder_decoded_andMatrixOutputs_T_191 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[18], decoder_decoded_invInputs[19], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[23], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], io_imem_resp_0_bits_inst[30], io_imem_resp_0_bits_inst[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [19:0]       _decoder_decoded_andMatrixOutputs_T_192 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[18], decoder_decoded_invInputs[19], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], io_imem_resp_0_bits_inst[30], io_imem_resp_0_bits_inst[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [20:0]       _decoder_decoded_andMatrixOutputs_T_195 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[10], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[18], decoder_decoded_invInputs[19], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[23], decoder_decoded_invInputs[25], io_imem_resp_0_bits_inst[28], io_imem_resp_0_bits_inst[29], io_imem_resp_0_bits_inst[30], io_imem_resp_0_bits_inst[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [20:0]       _decoder_decoded_andMatrixOutputs_T_196 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[10], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[18], decoder_decoded_invInputs[19], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], io_imem_resp_0_bits_inst[28], io_imem_resp_0_bits_inst[29], io_imem_resp_0_bits_inst[30], io_imem_resp_0_bits_inst[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [71:0]       _decoder_decoded_orMatrixOutputs_T_70 =
    {&_decoder_decoded_andMatrixOutputs_T,
     &_decoder_decoded_andMatrixOutputs_T_2,
     &_decoder_decoded_andMatrixOutputs_T_3,
     &_decoder_decoded_andMatrixOutputs_T_5,
     &_decoder_decoded_andMatrixOutputs_T_6,
     &_decoder_decoded_andMatrixOutputs_T_7,
     &_decoder_decoded_andMatrixOutputs_T_12,
     &_decoder_decoded_andMatrixOutputs_T_13,
     &_decoder_decoded_andMatrixOutputs_T_14,
     &_decoder_decoded_andMatrixOutputs_T_16,
     &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[2], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[23]},
     &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[2], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[24]},
     &_decoder_decoded_andMatrixOutputs_T_20,
     &_decoder_decoded_andMatrixOutputs_T_21,
     &_decoder_decoded_andMatrixOutputs_T_24,
     &_decoder_decoded_andMatrixOutputs_T_26,
     &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[5], decoder_decoded_invInputs[6], decoder_decoded_invInputs[7], decoder_decoded_invInputs[8], decoder_decoded_invInputs[9], decoder_decoded_invInputs[10], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[13], decoder_decoded_invInputs[14], decoder_decoded_invInputs[15], decoder_decoded_invInputs[16], decoder_decoded_invInputs[17], decoder_decoded_invInputs[19], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]},
     &_decoder_decoded_andMatrixOutputs_T_29,
     &_decoder_decoded_andMatrixOutputs_T_34,
     &_decoder_decoded_andMatrixOutputs_T_36,
     &_decoder_decoded_andMatrixOutputs_T_40,
     &_decoder_decoded_andMatrixOutputs_T_44,
     &_decoder_decoded_andMatrixOutputs_T_48,
     &_decoder_decoded_andMatrixOutputs_T_52,
     &_decoder_decoded_andMatrixOutputs_T_55,
     &_decoder_decoded_andMatrixOutputs_T_61,
     &_decoder_decoded_andMatrixOutputs_T_63,
     &_decoder_decoded_andMatrixOutputs_T_78,
     &_decoder_decoded_andMatrixOutputs_T_85,
     &_decoder_decoded_andMatrixOutputs_T_86,
     &_decoder_decoded_andMatrixOutputs_T_90,
     &_decoder_decoded_andMatrixOutputs_T_91,
     &_decoder_decoded_andMatrixOutputs_T_92,
     &_decoder_decoded_andMatrixOutputs_T_97,
     &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[5], decoder_decoded_invInputs[6], decoder_decoded_invInputs[7], decoder_decoded_invInputs[8], decoder_decoded_invInputs[9], decoder_decoded_invInputs[10], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[13], decoder_decoded_invInputs[14], decoder_decoded_invInputs[15], decoder_decoded_invInputs[16], decoder_decoded_invInputs[17], decoder_decoded_invInputs[18], io_imem_resp_0_bits_inst[21], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], io_imem_resp_0_bits_inst[28], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]},
     &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[5], decoder_decoded_invInputs[6], decoder_decoded_invInputs[7], decoder_decoded_invInputs[8], decoder_decoded_invInputs[9], decoder_decoded_invInputs[10], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[13], decoder_decoded_invInputs[14], decoder_decoded_invInputs[15], decoder_decoded_invInputs[16], decoder_decoded_invInputs[17], io_imem_resp_0_bits_inst[20], decoder_decoded_invInputs[19], io_imem_resp_0_bits_inst[22], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], io_imem_resp_0_bits_inst[28], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]},
     &_decoder_decoded_andMatrixOutputs_T_105,
     &_decoder_decoded_andMatrixOutputs_T_107,
     &_decoder_decoded_andMatrixOutputs_T_108,
     &_decoder_decoded_andMatrixOutputs_T_109,
     &_decoder_decoded_andMatrixOutputs_T_110,
     &_decoder_decoded_andMatrixOutputs_T_111,
     &_decoder_decoded_andMatrixOutputs_T_112,
     &_decoder_decoded_andMatrixOutputs_T_116,
     &_decoder_decoded_andMatrixOutputs_T_117,
     &_decoder_decoded_andMatrixOutputs_T_121,
     &_decoder_decoded_andMatrixOutputs_T_123,
     &_decoder_decoded_andMatrixOutputs_T_125,
     &_decoder_decoded_andMatrixOutputs_T_131,
     &_decoder_decoded_andMatrixOutputs_T_134,
     &_decoder_decoded_andMatrixOutputs_T_141,
     &_decoder_decoded_andMatrixOutputs_T_143,
     &_decoder_decoded_andMatrixOutputs_T_145,
     &_decoder_decoded_andMatrixOutputs_T_147,
     &_decoder_decoded_andMatrixOutputs_T_150,
     &_decoder_decoded_andMatrixOutputs_T_153,
     &_decoder_decoded_andMatrixOutputs_T_155,
     &_decoder_decoded_andMatrixOutputs_T_156,
     &_decoder_decoded_andMatrixOutputs_T_161,
     &_decoder_decoded_andMatrixOutputs_T_162,
     &_decoder_decoded_andMatrixOutputs_T_164,
     &_decoder_decoded_andMatrixOutputs_T_165,
     &_decoder_decoded_andMatrixOutputs_T_170,
     &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[5], decoder_decoded_invInputs[6], decoder_decoded_invInputs[7], decoder_decoded_invInputs[8], decoder_decoded_invInputs[9], decoder_decoded_invInputs[10], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[13], decoder_decoded_invInputs[14], decoder_decoded_invInputs[15], decoder_decoded_invInputs[16], decoder_decoded_invInputs[17], decoder_decoded_invInputs[18], io_imem_resp_0_bits_inst[21], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], io_imem_resp_0_bits_inst[24], io_imem_resp_0_bits_inst[25], decoder_decoded_invInputs[24], io_imem_resp_0_bits_inst[27], io_imem_resp_0_bits_inst[28], io_imem_resp_0_bits_inst[29], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]},
     &_decoder_decoded_andMatrixOutputs_T_174,
     &_decoder_decoded_andMatrixOutputs_T_181,
     &_decoder_decoded_andMatrixOutputs_T_182,
     &_decoder_decoded_andMatrixOutputs_T_185,
     &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[10], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[18], decoder_decoded_invInputs[19], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[23], decoder_decoded_invInputs[25], io_imem_resp_0_bits_inst[29], io_imem_resp_0_bits_inst[30], io_imem_resp_0_bits_inst[31]},
     &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[10], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[18], decoder_decoded_invInputs[19], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], io_imem_resp_0_bits_inst[29], io_imem_resp_0_bits_inst[30], io_imem_resp_0_bits_inst[31]},
     &_decoder_decoded_andMatrixOutputs_T_191,
     &_decoder_decoded_andMatrixOutputs_T_192};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire [4:0]        rrd_uops_0_bits_ctrl_mem_cmd = {&_decoder_decoded_andMatrixOutputs_T_102, &_decoder_decoded_andMatrixOutputs_T_52, |{&_decoder_decoded_andMatrixOutputs_T_91, &_decoder_decoded_andMatrixOutputs_T_96, &_decoder_decoded_andMatrixOutputs_T_102, &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], io_imem_resp_0_bits_inst[2], io_imem_resp_0_bits_inst[3], decoder_decoded_invInputs[2], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[13], decoder_decoded_invInputs[12], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[31]}}, |{&_decoder_decoded_andMatrixOutputs_T_96, &_decoder_decoded_andMatrixOutputs_T_106, &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], io_imem_resp_0_bits_inst[2], io_imem_resp_0_bits_inst[3], decoder_decoded_invInputs[2], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[13], decoder_decoded_invInputs[12], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[30]}}, |{&_decoder_decoded_andMatrixOutputs_T_9, &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[1], decoder_decoded_invInputs[2], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[12]}, &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[1], decoder_decoded_invInputs[2], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[13], decoder_decoded_invInputs[12]}, &_decoder_decoded_andMatrixOutputs_T_106, &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], io_imem_resp_0_bits_inst[2], io_imem_resp_0_bits_inst[3], decoder_decoded_invInputs[2], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[13], decoder_decoded_invInputs[12], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29]}}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire              rrd_uops_0_bits_sets_vcfg = {io_imem_resp_0_bits_inst[31], io_imem_resp_0_bits_inst[14:12], io_imem_resp_0_bits_inst[6:0]} == 11'h3D7 | {io_imem_resp_0_bits_inst[31:30], io_imem_resp_0_bits_inst[14:12], io_imem_resp_0_bits_inst[6:0]} == 12'hFD7 | {io_imem_resp_0_bits_inst[31:25], io_imem_resp_0_bits_inst[14:12], io_imem_resp_0_bits_inst[6:0]} == 17'h103D7;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/exu/Core.scala:177:101]
  wire              rrd_uops_0_bits_ctrl_fp =
    _vec_decoder_io_legal
      ? _vec_decoder_io_fp
      : (|{&_decoder_decoded_andMatrixOutputs_T_17,
           &_decoder_decoded_andMatrixOutputs_T_20,
           &_decoder_decoded_andMatrixOutputs_T_21,
           &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], io_imem_resp_0_bits_inst[2], decoder_decoded_invInputs[1], decoder_decoded_invInputs[2], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[12]},
           &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], io_imem_resp_0_bits_inst[2], decoder_decoded_invInputs[1], decoder_decoded_invInputs[2], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[13], decoder_decoded_invInputs[12]},
           &_decoder_decoded_andMatrixOutputs_T_107,
           &_decoder_decoded_andMatrixOutputs_T_108,
           &_decoder_decoded_andMatrixOutputs_T_109,
           &_decoder_decoded_andMatrixOutputs_T_110,
           &_decoder_decoded_andMatrixOutputs_T_111,
           &_decoder_decoded_andMatrixOutputs_T_112,
           &_decoder_decoded_andMatrixOutputs_T_141,
           &_decoder_decoded_andMatrixOutputs_T_143,
           &_decoder_decoded_andMatrixOutputs_T_145,
           &_decoder_decoded_andMatrixOutputs_T_147,
           &_decoder_decoded_andMatrixOutputs_T_155,
           &_decoder_decoded_andMatrixOutputs_T_156,
           &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[18], decoder_decoded_invInputs[19], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[23], decoder_decoded_invInputs[25], io_imem_resp_0_bits_inst[30], io_imem_resp_0_bits_inst[31]},
           &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[18], decoder_decoded_invInputs[19], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], io_imem_resp_0_bits_inst[30], io_imem_resp_0_bits_inst[31]},
           &_decoder_decoded_andMatrixOutputs_T_181,
           &_decoder_decoded_andMatrixOutputs_T_182});	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :184:24, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire              rrd_uops_0_bits_ctrl_branch = ~_vec_decoder_io_legal & (|{&_decoder_decoded_andMatrixOutputs_T_22, &_decoder_decoded_andMatrixOutputs_T_63});	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :186:28, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  wire              rrd_uops_0_bits_ctrl_jal = ~_vec_decoder_io_legal & (&_decoder_decoded_andMatrixOutputs_T_26);	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :186:28, :187:25, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire              rrd_uops_0_bits_ctrl_jalr = ~_vec_decoder_io_legal & (&_decoder_decoded_andMatrixOutputs_T_25);	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :186:28, :188:26, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire              rrd_uops_0_bits_ctrl_rxs2 =
    _vec_decoder_io_legal
      ? _vec_decoder_io_read_rs2
      : (|{&_decoder_decoded_andMatrixOutputs_T_9,
           &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], decoder_decoded_invInputs[2], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12]},
           &_decoder_decoded_andMatrixOutputs_T_12,
           &_decoder_decoded_andMatrixOutputs_T_13,
           &_decoder_decoded_andMatrixOutputs_T_14,
           &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]},
           &_decoder_decoded_andMatrixOutputs_T_16,
           &_decoder_decoded_andMatrixOutputs_T_52,
           &_decoder_decoded_andMatrixOutputs_T_61,
           &_decoder_decoded_andMatrixOutputs_T_63,
           &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], io_imem_resp_0_bits_inst[14], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[29]},
           &_decoder_decoded_andMatrixOutputs_T_85,
           &_decoder_decoded_andMatrixOutputs_T_86,
           &_decoder_decoded_andMatrixOutputs_T_90,
           &_decoder_decoded_andMatrixOutputs_T_91,
           &_decoder_decoded_andMatrixOutputs_T_96,
           &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[5], decoder_decoded_invInputs[6], decoder_decoded_invInputs[7], decoder_decoded_invInputs[10], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], io_imem_resp_0_bits_inst[25], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], io_imem_resp_0_bits_inst[28], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]},
           &_decoder_decoded_andMatrixOutputs_T_116,
           &_decoder_decoded_andMatrixOutputs_T_117,
           &_decoder_decoded_andMatrixOutputs_T_123,
           &_decoder_decoded_andMatrixOutputs_T_153,
           &_decoder_decoded_andMatrixOutputs_T_165,
           &_decoder_decoded_andMatrixOutputs_T_174});	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :189:26, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire              rrd_uops_0_bits_ctrl_rxs1 = _vec_decoder_io_legal ? _vec_decoder_io_read_rs1 : (|{&_decoder_decoded_andMatrixOutputs_T, &_decoder_decoded_andMatrixOutputs_T_2, &_decoder_decoded_andMatrixOutputs_T_3, &_decoder_decoded_andMatrixOutputs_T_6, &_decoder_decoded_andMatrixOutputs_T_12, &_decoder_decoded_andMatrixOutputs_T_13, &_decoder_decoded_andMatrixOutputs_T_14, &_decoder_decoded_andMatrixOutputs_T_16, &_decoder_decoded_andMatrixOutputs_T_24, &_decoder_decoded_andMatrixOutputs_T_29, &_decoder_decoded_andMatrixOutputs_T_34, &_decoder_decoded_andMatrixOutputs_T_36, &_decoder_decoded_andMatrixOutputs_T_42, &_decoder_decoded_andMatrixOutputs_T_44, &_decoder_decoded_andMatrixOutputs_T_48, &_decoder_decoded_andMatrixOutputs_T_52, &_decoder_decoded_andMatrixOutputs_T_56, &_decoder_decoded_andMatrixOutputs_T_61, &_decoder_decoded_andMatrixOutputs_T_63, &_decoder_decoded_andMatrixOutputs_T_78, &_decoder_decoded_andMatrixOutputs_T_85, &_decoder_decoded_andMatrixOutputs_T_86, &_decoder_decoded_andMatrixOutputs_T_90, &_decoder_decoded_andMatrixOutputs_T_91, &_decoder_decoded_andMatrixOutputs_T_92, &_decoder_decoded_andMatrixOutputs_T_96, &_decoder_decoded_andMatrixOutputs_T_103, &_decoder_decoded_andMatrixOutputs_T_116, &_decoder_decoded_andMatrixOutputs_T_117, &_decoder_decoded_andMatrixOutputs_T_121, &_decoder_decoded_andMatrixOutputs_T_123, &_decoder_decoded_andMatrixOutputs_T_125, &_decoder_decoded_andMatrixOutputs_T_131, &_decoder_decoded_andMatrixOutputs_T_134, &_decoder_decoded_andMatrixOutputs_T_150, &_decoder_decoded_andMatrixOutputs_T_153, &_decoder_decoded_andMatrixOutputs_T_158, &_decoder_decoded_andMatrixOutputs_T_159, &_decoder_decoded_andMatrixOutputs_T_160, &_decoder_decoded_andMatrixOutputs_T_165, &_decoder_decoded_andMatrixOutputs_T_170, &_decoder_decoded_andMatrixOutputs_T_174, &_decoder_decoded_andMatrixOutputs_T_187, &_decoder_decoded_andMatrixOutputs_T_188, &_decoder_decoded_andMatrixOutputs_T_195, &_decoder_decoded_andMatrixOutputs_T_196});	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :190:26, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  wire              rrd_uops_0_bits_ctrl_mem = ~_vec_decoder_io_legal & (|{&{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], decoder_decoded_invInputs[2], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], decoder_decoded_invInputs[10]}, &_decoder_decoded_andMatrixOutputs_T_2, &_decoder_decoded_andMatrixOutputs_T_3, &_decoder_decoded_andMatrixOutputs_T_29, &_decoder_decoded_andMatrixOutputs_T_44, &_decoder_decoded_andMatrixOutputs_T_52, &_decoder_decoded_andMatrixOutputs_T_91, &_decoder_decoded_andMatrixOutputs_T_97, &_decoder_decoded_andMatrixOutputs_T_105});	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :186:28, :191:25, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire              rrd_uops_0_bits_ctrl_mul = ~_vec_decoder_io_legal & (|{&{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], decoder_decoded_invInputs[12], io_imem_resp_0_bits_inst[25], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]}, &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], decoder_decoded_invInputs[10], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], io_imem_resp_0_bits_inst[25], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]}});	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :186:28, :196:25, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire              rrd_uops_0_bits_ctrl_div = ~_vec_decoder_io_legal & (&_decoder_decoded_andMatrixOutputs_T_86);	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :186:28, :197:25, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire              rrd_uops_0_bits_ctrl_wxd =
    _vec_decoder_io_legal
      ? _vec_decoder_io_write_rd
      : (|{&_decoder_decoded_andMatrixOutputs_T,
           &_decoder_decoded_andMatrixOutputs_T_2,
           &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], decoder_decoded_invInputs[2], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], decoder_decoded_invInputs[12]},
           &_decoder_decoded_andMatrixOutputs_T_6,
           &_decoder_decoded_andMatrixOutputs_T_7,
           &_decoder_decoded_andMatrixOutputs_T_12,
           &_decoder_decoded_andMatrixOutputs_T_13,
           &_decoder_decoded_andMatrixOutputs_T_14,
           &_decoder_decoded_andMatrixOutputs_T_16,
           &_decoder_decoded_andMatrixOutputs_T_25,
           &_decoder_decoded_andMatrixOutputs_T_26,
           &_decoder_decoded_andMatrixOutputs_T_34,
           &_decoder_decoded_andMatrixOutputs_T_36,
           &_decoder_decoded_andMatrixOutputs_T_43,
           &_decoder_decoded_andMatrixOutputs_T_48,
           &_decoder_decoded_andMatrixOutputs_T_52,
           &_decoder_decoded_andMatrixOutputs_T_55,
           &_decoder_decoded_andMatrixOutputs_T_61,
           &_decoder_decoded_andMatrixOutputs_T_78,
           &_decoder_decoded_andMatrixOutputs_T_85,
           &_decoder_decoded_andMatrixOutputs_T_86,
           &_decoder_decoded_andMatrixOutputs_T_90,
           &_decoder_decoded_andMatrixOutputs_T_91,
           &_decoder_decoded_andMatrixOutputs_T_92,
           &_decoder_decoded_andMatrixOutputs_T_96,
           &_decoder_decoded_andMatrixOutputs_T_116,
           &_decoder_decoded_andMatrixOutputs_T_117,
           &_decoder_decoded_andMatrixOutputs_T_121,
           &_decoder_decoded_andMatrixOutputs_T_123,
           &_decoder_decoded_andMatrixOutputs_T_125,
           &_decoder_decoded_andMatrixOutputs_T_131,
           &_decoder_decoded_andMatrixOutputs_T_134,
           &_decoder_decoded_andMatrixOutputs_T_150,
           &_decoder_decoded_andMatrixOutputs_T_153,
           &_decoder_decoded_andMatrixOutputs_T_158,
           &_decoder_decoded_andMatrixOutputs_T_159,
           &_decoder_decoded_andMatrixOutputs_T_160,
           &_decoder_decoded_andMatrixOutputs_T_165,
           &_decoder_decoded_andMatrixOutputs_T_170,
           &_decoder_decoded_andMatrixOutputs_T_174,
           &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[10], decoder_decoded_invInputs[12], decoder_decoded_invInputs[23], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], decoder_decoded_invInputs[28], io_imem_resp_0_bits_inst[31]},
           &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[23], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], decoder_decoded_invInputs[28], io_imem_resp_0_bits_inst[31]},
           &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[10], decoder_decoded_invInputs[12], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], decoder_decoded_invInputs[28], io_imem_resp_0_bits_inst[31]},
           &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], decoder_decoded_invInputs[28], io_imem_resp_0_bits_inst[31]},
           &_decoder_decoded_andMatrixOutputs_T_183,
           &_decoder_decoded_andMatrixOutputs_T_184,
           &_decoder_decoded_andMatrixOutputs_T_185,
           &_decoder_decoded_andMatrixOutputs_T_191,
           &_decoder_decoded_andMatrixOutputs_T_192});	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :198:25, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire [2:0]        rrd_uops_0_bits_ctrl_csr =
    _vec_decoder_io_legal
      ? 3'h0
      : {|{&{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[5], decoder_decoded_invInputs[6], decoder_decoded_invInputs[7], decoder_decoded_invInputs[8], decoder_decoded_invInputs[9], decoder_decoded_invInputs[10], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[13], decoder_decoded_invInputs[14], decoder_decoded_invInputs[15], decoder_decoded_invInputs[16], decoder_decoded_invInputs[17], decoder_decoded_invInputs[19], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]},
           &_decoder_decoded_andMatrixOutputs_T_43,
           &_decoder_decoded_andMatrixOutputs_T_55,
           &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[5], decoder_decoded_invInputs[6], decoder_decoded_invInputs[7], decoder_decoded_invInputs[8], decoder_decoded_invInputs[9], decoder_decoded_invInputs[10], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[13], decoder_decoded_invInputs[14], decoder_decoded_invInputs[15], decoder_decoded_invInputs[16], decoder_decoded_invInputs[17], decoder_decoded_invInputs[18], io_imem_resp_0_bits_inst[21], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], io_imem_resp_0_bits_inst[28], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]},
           &{io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[5], decoder_decoded_invInputs[6], decoder_decoded_invInputs[7], decoder_decoded_invInputs[8], decoder_decoded_invInputs[9], decoder_decoded_invInputs[10], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[13], decoder_decoded_invInputs[14], decoder_decoded_invInputs[15], decoder_decoded_invInputs[16], decoder_decoded_invInputs[17], io_imem_resp_0_bits_inst[20], decoder_decoded_invInputs[19], io_imem_resp_0_bits_inst[22], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], io_imem_resp_0_bits_inst[28], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]},
           &_decoder_decoded_andMatrixOutputs_T_102,
           &{io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[5], decoder_decoded_invInputs[6], decoder_decoded_invInputs[7], decoder_decoded_invInputs[8], decoder_decoded_invInputs[9], decoder_decoded_invInputs[10], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[13], decoder_decoded_invInputs[14], decoder_decoded_invInputs[15], decoder_decoded_invInputs[16], decoder_decoded_invInputs[17], decoder_decoded_invInputs[18], io_imem_resp_0_bits_inst[21], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], io_imem_resp_0_bits_inst[24], io_imem_resp_0_bits_inst[25], decoder_decoded_invInputs[24], io_imem_resp_0_bits_inst[27], io_imem_resp_0_bits_inst[28], io_imem_resp_0_bits_inst[29], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]}},
         &_decoder_decoded_andMatrixOutputs_T_55,
         &_decoder_decoded_andMatrixOutputs_T_43};	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :182:35, :199:25, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire              rrd_uops_0_bits_ctrl_fence_i = ~_vec_decoder_io_legal & (&{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], io_imem_resp_0_bits_inst[2], io_imem_resp_0_bits_inst[3], decoder_decoded_invInputs[2], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12]});	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :186:28, :200:29, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire [29:0]       decoder_decoded_invInputs_1 = ~(io_imem_resp_1_bits_inst[31:2]);	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, src/main/scala/chisel3/util/pla.scala:78:21]
  wire [6:0]        _decoder_decoded_andMatrixOutputs_T_197 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[10]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]        _decoder_decoded_andMatrixOutputs_T_199 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], decoder_decoded_invInputs_1[2], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [6:0]        _decoder_decoded_andMatrixOutputs_T_200 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], decoder_decoded_invInputs_1[2], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]        _decoder_decoded_andMatrixOutputs_T_202 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], io_imem_resp_1_bits_inst[2], io_imem_resp_1_bits_inst[3], decoder_decoded_invInputs_1[2], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]        _decoder_decoded_andMatrixOutputs_T_203 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [5:0]        _decoder_decoded_andMatrixOutputs_T_204 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], io_imem_resp_1_bits_inst[2], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[4]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]        _decoder_decoded_andMatrixOutputs_T_206 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], decoder_decoded_invInputs_1[2], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_209 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [12:0]       _decoder_decoded_andMatrixOutputs_T_210 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_211 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]       _decoder_decoded_andMatrixOutputs_T_213 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[3], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]        _decoder_decoded_andMatrixOutputs_T_214 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[2], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0]       _decoder_decoded_andMatrixOutputs_T_217 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0]       _decoder_decoded_andMatrixOutputs_T_218 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]        _decoder_decoded_andMatrixOutputs_T_219 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], decoder_decoded_invInputs_1[2], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]        _decoder_decoded_andMatrixOutputs_T_221 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[1], decoder_decoded_invInputs_1[2], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [9:0]        _decoder_decoded_andMatrixOutputs_T_222 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], io_imem_resp_1_bits_inst[2], decoder_decoded_invInputs_1[1], decoder_decoded_invInputs_1[2], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [6:0]        _decoder_decoded_andMatrixOutputs_T_223 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], io_imem_resp_1_bits_inst[2], io_imem_resp_1_bits_inst[3], decoder_decoded_invInputs_1[2], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [6:0]        _decoder_decoded_andMatrixOutputs_T_226 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[1], decoder_decoded_invInputs_1[2], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]       _decoder_decoded_andMatrixOutputs_T_231 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_233 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[3], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]        _decoder_decoded_andMatrixOutputs_T_237 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]        _decoder_decoded_andMatrixOutputs_T_239 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]        _decoder_decoded_andMatrixOutputs_T_240 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], io_imem_resp_1_bits_inst[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [6:0]        _decoder_decoded_andMatrixOutputs_T_241 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[1], decoder_decoded_invInputs_1[2], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[13], decoder_decoded_invInputs_1[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]        _decoder_decoded_andMatrixOutputs_T_245 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[13]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0]       _decoder_decoded_andMatrixOutputs_T_249 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], io_imem_resp_1_bits_inst[2], io_imem_resp_1_bits_inst[3], decoder_decoded_invInputs_1[2], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[13], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]        _decoder_decoded_andMatrixOutputs_T_252 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], io_imem_resp_1_bits_inst[13]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]        _decoder_decoded_andMatrixOutputs_T_253 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], io_imem_resp_1_bits_inst[13], decoder_decoded_invInputs_1[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]       _decoder_decoded_andMatrixOutputs_T_258 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[14], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]        _decoder_decoded_andMatrixOutputs_T_260 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], decoder_decoded_invInputs_1[2], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], io_imem_resp_1_bits_inst[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0]       _decoder_decoded_andMatrixOutputs_T_275 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], io_imem_resp_1_bits_inst[2], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], io_imem_resp_1_bits_inst[12], io_imem_resp_1_bits_inst[13], io_imem_resp_1_bits_inst[14], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]       _decoder_decoded_andMatrixOutputs_T_282 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[14], io_imem_resp_1_bits_inst[25], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]       _decoder_decoded_andMatrixOutputs_T_283 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[14], io_imem_resp_1_bits_inst[25], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]       _decoder_decoded_andMatrixOutputs_T_287 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[3], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[24], io_imem_resp_1_bits_inst[27], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [12:0]       _decoder_decoded_andMatrixOutputs_T_288 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], io_imem_resp_1_bits_inst[2], io_imem_resp_1_bits_inst[3], decoder_decoded_invInputs_1[2], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[13], decoder_decoded_invInputs_1[12], io_imem_resp_1_bits_inst[27], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [21:0]       _decoder_decoded_andMatrixOutputs_T_289 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[3], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[11], io_imem_resp_1_bits_inst[14], decoder_decoded_invInputs_1[18], decoder_decoded_invInputs_1[19], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], io_imem_resp_1_bits_inst[27], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]       _decoder_decoded_andMatrixOutputs_T_293 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], io_imem_resp_1_bits_inst[2], io_imem_resp_1_bits_inst[3], decoder_decoded_invInputs_1[2], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[18], decoder_decoded_invInputs_1[19], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[25], io_imem_resp_1_bits_inst[28], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [18:0]       _decoder_decoded_andMatrixOutputs_T_294 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], io_imem_resp_1_bits_inst[2], io_imem_resp_1_bits_inst[3], decoder_decoded_invInputs_1[2], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[13], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[18], decoder_decoded_invInputs_1[19], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[25], io_imem_resp_1_bits_inst[28], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]       _decoder_decoded_andMatrixOutputs_T_299 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[5], decoder_decoded_invInputs_1[6], decoder_decoded_invInputs_1[7], io_imem_resp_1_bits_inst[25], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], io_imem_resp_1_bits_inst[28], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [17:0]       _decoder_decoded_andMatrixOutputs_T_300 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[5], decoder_decoded_invInputs_1[6], decoder_decoded_invInputs_1[7], decoder_decoded_invInputs_1[12], io_imem_resp_1_bits_inst[25], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], io_imem_resp_1_bits_inst[28], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [21:0]       _decoder_decoded_andMatrixOutputs_T_302 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[5], decoder_decoded_invInputs_1[6], decoder_decoded_invInputs_1[7], decoder_decoded_invInputs_1[8], decoder_decoded_invInputs_1[9], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], io_imem_resp_1_bits_inst[25], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], io_imem_resp_1_bits_inst[28], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]       _decoder_decoded_andMatrixOutputs_T_303 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], io_imem_resp_1_bits_inst[2], io_imem_resp_1_bits_inst[3], decoder_decoded_invInputs_1[2], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[13], decoder_decoded_invInputs_1[12], io_imem_resp_1_bits_inst[27], io_imem_resp_1_bits_inst[28], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]       _decoder_decoded_andMatrixOutputs_T_304 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], decoder_decoded_invInputs_1[28]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]       _decoder_decoded_andMatrixOutputs_T_305 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], decoder_decoded_invInputs_1[28]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]       _decoder_decoded_andMatrixOutputs_T_306 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], decoder_decoded_invInputs_1[28]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]       _decoder_decoded_andMatrixOutputs_T_307 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], decoder_decoded_invInputs_1[28]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]       _decoder_decoded_andMatrixOutputs_T_308 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]       _decoder_decoded_andMatrixOutputs_T_309 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_313 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[10], io_imem_resp_1_bits_inst[13], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_314 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[10], io_imem_resp_1_bits_inst[14], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_318 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[24], io_imem_resp_1_bits_inst[27], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]       _decoder_decoded_andMatrixOutputs_T_320 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], io_imem_resp_1_bits_inst[27], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [21:0]       _decoder_decoded_andMatrixOutputs_T_322 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], io_imem_resp_1_bits_inst[14], io_imem_resp_1_bits_inst[20], io_imem_resp_1_bits_inst[21], io_imem_resp_1_bits_inst[22], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], io_imem_resp_1_bits_inst[27], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_328 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], io_imem_resp_1_bits_inst[14], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_331 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[3], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], io_imem_resp_1_bits_inst[14], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]       _decoder_decoded_andMatrixOutputs_T_338 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], io_imem_resp_1_bits_inst[20], decoder_decoded_invInputs_1[19], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]       _decoder_decoded_andMatrixOutputs_T_340 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[18], io_imem_resp_1_bits_inst[21], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]       _decoder_decoded_andMatrixOutputs_T_342 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[18], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], io_imem_resp_1_bits_inst[25], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]       _decoder_decoded_andMatrixOutputs_T_344 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[19], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[23], io_imem_resp_1_bits_inst[26], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_347 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[24], io_imem_resp_1_bits_inst[27], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]       _decoder_decoded_andMatrixOutputs_T_350 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], io_imem_resp_1_bits_inst[27], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [17:0]       _decoder_decoded_andMatrixOutputs_T_352 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[18], decoder_decoded_invInputs_1[19], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[23], io_imem_resp_1_bits_inst[27], io_imem_resp_1_bits_inst[28], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [17:0]       _decoder_decoded_andMatrixOutputs_T_353 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[18], decoder_decoded_invInputs_1[19], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[24], io_imem_resp_1_bits_inst[27], io_imem_resp_1_bits_inst[28], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]       _decoder_decoded_andMatrixOutputs_T_355 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[19], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]       _decoder_decoded_andMatrixOutputs_T_356 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[18], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]       _decoder_decoded_andMatrixOutputs_T_357 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[19], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [19:0]       _decoder_decoded_andMatrixOutputs_T_358 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[19], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [19:0]       _decoder_decoded_andMatrixOutputs_T_359 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[18], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [19:0]       _decoder_decoded_andMatrixOutputs_T_361 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[19], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_362 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [21:0]       _decoder_decoded_andMatrixOutputs_T_367 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], io_imem_resp_1_bits_inst[14], decoder_decoded_invInputs_1[18], decoder_decoded_invInputs_1[19], decoder_decoded_invInputs_1[20], io_imem_resp_1_bits_inst[23], io_imem_resp_1_bits_inst[24], io_imem_resp_1_bits_inst[25], decoder_decoded_invInputs_1[24], io_imem_resp_1_bits_inst[27], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]       _decoder_decoded_andMatrixOutputs_T_371 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], io_imem_resp_1_bits_inst[2], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], io_imem_resp_1_bits_inst[12], io_imem_resp_1_bits_inst[13], io_imem_resp_1_bits_inst[14], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], io_imem_resp_1_bits_inst[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_378 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30], io_imem_resp_1_bits_inst[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_379 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30], io_imem_resp_1_bits_inst[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0]       _decoder_decoded_andMatrixOutputs_T_382 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], io_imem_resp_1_bits_inst[2], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], io_imem_resp_1_bits_inst[12], io_imem_resp_1_bits_inst[13], io_imem_resp_1_bits_inst[14], io_imem_resp_1_bits_inst[30], io_imem_resp_1_bits_inst[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]       _decoder_decoded_andMatrixOutputs_T_384 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[25], io_imem_resp_1_bits_inst[28], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30], io_imem_resp_1_bits_inst[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]       _decoder_decoded_andMatrixOutputs_T_385 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], io_imem_resp_1_bits_inst[28], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30], io_imem_resp_1_bits_inst[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [19:0]       _decoder_decoded_andMatrixOutputs_T_388 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[18], decoder_decoded_invInputs_1[19], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], io_imem_resp_1_bits_inst[30], io_imem_resp_1_bits_inst[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [19:0]       _decoder_decoded_andMatrixOutputs_T_389 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[18], decoder_decoded_invInputs_1[19], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], io_imem_resp_1_bits_inst[30], io_imem_resp_1_bits_inst[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [20:0]       _decoder_decoded_andMatrixOutputs_T_392 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[18], decoder_decoded_invInputs_1[19], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[25], io_imem_resp_1_bits_inst[28], io_imem_resp_1_bits_inst[29], io_imem_resp_1_bits_inst[30], io_imem_resp_1_bits_inst[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [20:0]       _decoder_decoded_andMatrixOutputs_T_393 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[18], decoder_decoded_invInputs_1[19], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], io_imem_resp_1_bits_inst[28], io_imem_resp_1_bits_inst[29], io_imem_resp_1_bits_inst[30], io_imem_resp_1_bits_inst[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [71:0]       _decoder_decoded_orMatrixOutputs_T_142 =
    {&_decoder_decoded_andMatrixOutputs_T_197,
     &_decoder_decoded_andMatrixOutputs_T_199,
     &_decoder_decoded_andMatrixOutputs_T_200,
     &_decoder_decoded_andMatrixOutputs_T_202,
     &_decoder_decoded_andMatrixOutputs_T_203,
     &_decoder_decoded_andMatrixOutputs_T_204,
     &_decoder_decoded_andMatrixOutputs_T_209,
     &_decoder_decoded_andMatrixOutputs_T_210,
     &_decoder_decoded_andMatrixOutputs_T_211,
     &_decoder_decoded_andMatrixOutputs_T_213,
     &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[2], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[23]},
     &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[2], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[24]},
     &_decoder_decoded_andMatrixOutputs_T_217,
     &_decoder_decoded_andMatrixOutputs_T_218,
     &_decoder_decoded_andMatrixOutputs_T_221,
     &_decoder_decoded_andMatrixOutputs_T_223,
     &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[5], decoder_decoded_invInputs_1[6], decoder_decoded_invInputs_1[7], decoder_decoded_invInputs_1[8], decoder_decoded_invInputs_1[9], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[13], decoder_decoded_invInputs_1[14], decoder_decoded_invInputs_1[15], decoder_decoded_invInputs_1[16], decoder_decoded_invInputs_1[17], decoder_decoded_invInputs_1[19], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]},
     &_decoder_decoded_andMatrixOutputs_T_226,
     &_decoder_decoded_andMatrixOutputs_T_231,
     &_decoder_decoded_andMatrixOutputs_T_233,
     &_decoder_decoded_andMatrixOutputs_T_237,
     &_decoder_decoded_andMatrixOutputs_T_241,
     &_decoder_decoded_andMatrixOutputs_T_245,
     &_decoder_decoded_andMatrixOutputs_T_249,
     &_decoder_decoded_andMatrixOutputs_T_252,
     &_decoder_decoded_andMatrixOutputs_T_258,
     &_decoder_decoded_andMatrixOutputs_T_260,
     &_decoder_decoded_andMatrixOutputs_T_275,
     &_decoder_decoded_andMatrixOutputs_T_282,
     &_decoder_decoded_andMatrixOutputs_T_283,
     &_decoder_decoded_andMatrixOutputs_T_287,
     &_decoder_decoded_andMatrixOutputs_T_288,
     &_decoder_decoded_andMatrixOutputs_T_289,
     &_decoder_decoded_andMatrixOutputs_T_294,
     &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[5], decoder_decoded_invInputs_1[6], decoder_decoded_invInputs_1[7], decoder_decoded_invInputs_1[8], decoder_decoded_invInputs_1[9], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[13], decoder_decoded_invInputs_1[14], decoder_decoded_invInputs_1[15], decoder_decoded_invInputs_1[16], decoder_decoded_invInputs_1[17], decoder_decoded_invInputs_1[18], io_imem_resp_1_bits_inst[21], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], io_imem_resp_1_bits_inst[28], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]},
     &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[5], decoder_decoded_invInputs_1[6], decoder_decoded_invInputs_1[7], decoder_decoded_invInputs_1[8], decoder_decoded_invInputs_1[9], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[13], decoder_decoded_invInputs_1[14], decoder_decoded_invInputs_1[15], decoder_decoded_invInputs_1[16], decoder_decoded_invInputs_1[17], io_imem_resp_1_bits_inst[20], decoder_decoded_invInputs_1[19], io_imem_resp_1_bits_inst[22], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], io_imem_resp_1_bits_inst[28], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]},
     &_decoder_decoded_andMatrixOutputs_T_302,
     &_decoder_decoded_andMatrixOutputs_T_304,
     &_decoder_decoded_andMatrixOutputs_T_305,
     &_decoder_decoded_andMatrixOutputs_T_306,
     &_decoder_decoded_andMatrixOutputs_T_307,
     &_decoder_decoded_andMatrixOutputs_T_308,
     &_decoder_decoded_andMatrixOutputs_T_309,
     &_decoder_decoded_andMatrixOutputs_T_313,
     &_decoder_decoded_andMatrixOutputs_T_314,
     &_decoder_decoded_andMatrixOutputs_T_318,
     &_decoder_decoded_andMatrixOutputs_T_320,
     &_decoder_decoded_andMatrixOutputs_T_322,
     &_decoder_decoded_andMatrixOutputs_T_328,
     &_decoder_decoded_andMatrixOutputs_T_331,
     &_decoder_decoded_andMatrixOutputs_T_338,
     &_decoder_decoded_andMatrixOutputs_T_340,
     &_decoder_decoded_andMatrixOutputs_T_342,
     &_decoder_decoded_andMatrixOutputs_T_344,
     &_decoder_decoded_andMatrixOutputs_T_347,
     &_decoder_decoded_andMatrixOutputs_T_350,
     &_decoder_decoded_andMatrixOutputs_T_352,
     &_decoder_decoded_andMatrixOutputs_T_353,
     &_decoder_decoded_andMatrixOutputs_T_358,
     &_decoder_decoded_andMatrixOutputs_T_359,
     &_decoder_decoded_andMatrixOutputs_T_361,
     &_decoder_decoded_andMatrixOutputs_T_362,
     &_decoder_decoded_andMatrixOutputs_T_367,
     &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[5], decoder_decoded_invInputs_1[6], decoder_decoded_invInputs_1[7], decoder_decoded_invInputs_1[8], decoder_decoded_invInputs_1[9], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[13], decoder_decoded_invInputs_1[14], decoder_decoded_invInputs_1[15], decoder_decoded_invInputs_1[16], decoder_decoded_invInputs_1[17], decoder_decoded_invInputs_1[18], io_imem_resp_1_bits_inst[21], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], io_imem_resp_1_bits_inst[24], io_imem_resp_1_bits_inst[25], decoder_decoded_invInputs_1[24], io_imem_resp_1_bits_inst[27], io_imem_resp_1_bits_inst[28], io_imem_resp_1_bits_inst[29], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]},
     &_decoder_decoded_andMatrixOutputs_T_371,
     &_decoder_decoded_andMatrixOutputs_T_378,
     &_decoder_decoded_andMatrixOutputs_T_379,
     &_decoder_decoded_andMatrixOutputs_T_382,
     &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[18], decoder_decoded_invInputs_1[19], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[25], io_imem_resp_1_bits_inst[29], io_imem_resp_1_bits_inst[30], io_imem_resp_1_bits_inst[31]},
     &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[18], decoder_decoded_invInputs_1[19], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], io_imem_resp_1_bits_inst[29], io_imem_resp_1_bits_inst[30], io_imem_resp_1_bits_inst[31]},
     &_decoder_decoded_andMatrixOutputs_T_388,
     &_decoder_decoded_andMatrixOutputs_T_389};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire [4:0]        rrd_uops_1_bits_ctrl_mem_cmd =
    {&_decoder_decoded_andMatrixOutputs_T_299, &_decoder_decoded_andMatrixOutputs_T_249, |{&_decoder_decoded_andMatrixOutputs_T_288, &_decoder_decoded_andMatrixOutputs_T_293, &_decoder_decoded_andMatrixOutputs_T_299, &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], io_imem_resp_1_bits_inst[2], io_imem_resp_1_bits_inst[3], decoder_decoded_invInputs_1[2], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[13], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[31]}}, |{&_decoder_decoded_andMatrixOutputs_T_293, &_decoder_decoded_andMatrixOutputs_T_303, &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], io_imem_resp_1_bits_inst[2], io_imem_resp_1_bits_inst[3], decoder_decoded_invInputs_1[2], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[13], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[30]}}, |{&_decoder_decoded_andMatrixOutputs_T_206, &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[1], decoder_decoded_invInputs_1[2], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[12]}, &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[1], decoder_decoded_invInputs_1[2], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[13], decoder_decoded_invInputs_1[12]}, &_decoder_decoded_andMatrixOutputs_T_303, &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], io_imem_resp_1_bits_inst[2], io_imem_resp_1_bits_inst[3], decoder_decoded_invInputs_1[2], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[13], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29]}}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire              rrd_uops_1_bits_sets_vcfg = {io_imem_resp_1_bits_inst[31], io_imem_resp_1_bits_inst[14:12], io_imem_resp_1_bits_inst[6:0]} == 11'h3D7 | {io_imem_resp_1_bits_inst[31:30], io_imem_resp_1_bits_inst[14:12], io_imem_resp_1_bits_inst[6:0]} == 12'hFD7 | {io_imem_resp_1_bits_inst[31:25], io_imem_resp_1_bits_inst[14:12], io_imem_resp_1_bits_inst[6:0]} == 17'h103D7;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/exu/Core.scala:177:101]
  wire              rrd_uops_1_bits_ctrl_fp =
    _vec_decoder_1_io_legal
      ? _vec_decoder_1_io_fp
      : (|{&_decoder_decoded_andMatrixOutputs_T_214,
           &_decoder_decoded_andMatrixOutputs_T_217,
           &_decoder_decoded_andMatrixOutputs_T_218,
           &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], io_imem_resp_1_bits_inst[2], decoder_decoded_invInputs_1[1], decoder_decoded_invInputs_1[2], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[12]},
           &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], io_imem_resp_1_bits_inst[2], decoder_decoded_invInputs_1[1], decoder_decoded_invInputs_1[2], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[13], decoder_decoded_invInputs_1[12]},
           &_decoder_decoded_andMatrixOutputs_T_304,
           &_decoder_decoded_andMatrixOutputs_T_305,
           &_decoder_decoded_andMatrixOutputs_T_306,
           &_decoder_decoded_andMatrixOutputs_T_307,
           &_decoder_decoded_andMatrixOutputs_T_308,
           &_decoder_decoded_andMatrixOutputs_T_309,
           &_decoder_decoded_andMatrixOutputs_T_338,
           &_decoder_decoded_andMatrixOutputs_T_340,
           &_decoder_decoded_andMatrixOutputs_T_342,
           &_decoder_decoded_andMatrixOutputs_T_344,
           &_decoder_decoded_andMatrixOutputs_T_352,
           &_decoder_decoded_andMatrixOutputs_T_353,
           &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[18], decoder_decoded_invInputs_1[19], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[25], io_imem_resp_1_bits_inst[30], io_imem_resp_1_bits_inst[31]},
           &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[18], decoder_decoded_invInputs_1[19], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], io_imem_resp_1_bits_inst[30], io_imem_resp_1_bits_inst[31]},
           &_decoder_decoded_andMatrixOutputs_T_378,
           &_decoder_decoded_andMatrixOutputs_T_379});	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :184:24, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire              rrd_uops_1_bits_ctrl_branch = ~_vec_decoder_1_io_legal & (|{&_decoder_decoded_andMatrixOutputs_T_219, &_decoder_decoded_andMatrixOutputs_T_260});	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :186:28, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  wire              rrd_uops_1_bits_ctrl_jal = ~_vec_decoder_1_io_legal & (&_decoder_decoded_andMatrixOutputs_T_223);	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :186:28, :187:25, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire              rrd_uops_1_bits_ctrl_jalr = ~_vec_decoder_1_io_legal & (&_decoder_decoded_andMatrixOutputs_T_222);	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :186:28, :188:26, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire              rrd_uops_1_bits_ctrl_rxs2 =
    _vec_decoder_1_io_legal
      ? _vec_decoder_1_io_read_rs2
      : (|{&_decoder_decoded_andMatrixOutputs_T_206,
           &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], decoder_decoded_invInputs_1[2], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12]},
           &_decoder_decoded_andMatrixOutputs_T_209,
           &_decoder_decoded_andMatrixOutputs_T_210,
           &_decoder_decoded_andMatrixOutputs_T_211,
           &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]},
           &_decoder_decoded_andMatrixOutputs_T_213,
           &_decoder_decoded_andMatrixOutputs_T_249,
           &_decoder_decoded_andMatrixOutputs_T_258,
           &_decoder_decoded_andMatrixOutputs_T_260,
           &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], io_imem_resp_1_bits_inst[14], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[29]},
           &_decoder_decoded_andMatrixOutputs_T_282,
           &_decoder_decoded_andMatrixOutputs_T_283,
           &_decoder_decoded_andMatrixOutputs_T_287,
           &_decoder_decoded_andMatrixOutputs_T_288,
           &_decoder_decoded_andMatrixOutputs_T_293,
           &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[5], decoder_decoded_invInputs_1[6], decoder_decoded_invInputs_1[7], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], io_imem_resp_1_bits_inst[25], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], io_imem_resp_1_bits_inst[28], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]},
           &_decoder_decoded_andMatrixOutputs_T_313,
           &_decoder_decoded_andMatrixOutputs_T_314,
           &_decoder_decoded_andMatrixOutputs_T_320,
           &_decoder_decoded_andMatrixOutputs_T_350,
           &_decoder_decoded_andMatrixOutputs_T_362,
           &_decoder_decoded_andMatrixOutputs_T_371});	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :189:26, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire              rrd_uops_1_bits_ctrl_rxs1 = _vec_decoder_1_io_legal ? _vec_decoder_1_io_read_rs1 : (|{&_decoder_decoded_andMatrixOutputs_T_197, &_decoder_decoded_andMatrixOutputs_T_199, &_decoder_decoded_andMatrixOutputs_T_200, &_decoder_decoded_andMatrixOutputs_T_203, &_decoder_decoded_andMatrixOutputs_T_209, &_decoder_decoded_andMatrixOutputs_T_210, &_decoder_decoded_andMatrixOutputs_T_211, &_decoder_decoded_andMatrixOutputs_T_213, &_decoder_decoded_andMatrixOutputs_T_221, &_decoder_decoded_andMatrixOutputs_T_226, &_decoder_decoded_andMatrixOutputs_T_231, &_decoder_decoded_andMatrixOutputs_T_233, &_decoder_decoded_andMatrixOutputs_T_239, &_decoder_decoded_andMatrixOutputs_T_241, &_decoder_decoded_andMatrixOutputs_T_245, &_decoder_decoded_andMatrixOutputs_T_249, &_decoder_decoded_andMatrixOutputs_T_253, &_decoder_decoded_andMatrixOutputs_T_258, &_decoder_decoded_andMatrixOutputs_T_260, &_decoder_decoded_andMatrixOutputs_T_275, &_decoder_decoded_andMatrixOutputs_T_282, &_decoder_decoded_andMatrixOutputs_T_283, &_decoder_decoded_andMatrixOutputs_T_287, &_decoder_decoded_andMatrixOutputs_T_288, &_decoder_decoded_andMatrixOutputs_T_289, &_decoder_decoded_andMatrixOutputs_T_293, &_decoder_decoded_andMatrixOutputs_T_300, &_decoder_decoded_andMatrixOutputs_T_313, &_decoder_decoded_andMatrixOutputs_T_314, &_decoder_decoded_andMatrixOutputs_T_318, &_decoder_decoded_andMatrixOutputs_T_320, &_decoder_decoded_andMatrixOutputs_T_322, &_decoder_decoded_andMatrixOutputs_T_328, &_decoder_decoded_andMatrixOutputs_T_331, &_decoder_decoded_andMatrixOutputs_T_347, &_decoder_decoded_andMatrixOutputs_T_350, &_decoder_decoded_andMatrixOutputs_T_355, &_decoder_decoded_andMatrixOutputs_T_356, &_decoder_decoded_andMatrixOutputs_T_357, &_decoder_decoded_andMatrixOutputs_T_362, &_decoder_decoded_andMatrixOutputs_T_367, &_decoder_decoded_andMatrixOutputs_T_371, &_decoder_decoded_andMatrixOutputs_T_384, &_decoder_decoded_andMatrixOutputs_T_385, &_decoder_decoded_andMatrixOutputs_T_392, &_decoder_decoded_andMatrixOutputs_T_393});	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :190:26, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  wire              rrd_uops_1_bits_ctrl_mem = ~_vec_decoder_1_io_legal & (|{&{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], decoder_decoded_invInputs_1[2], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[10]}, &_decoder_decoded_andMatrixOutputs_T_199, &_decoder_decoded_andMatrixOutputs_T_200, &_decoder_decoded_andMatrixOutputs_T_226, &_decoder_decoded_andMatrixOutputs_T_241, &_decoder_decoded_andMatrixOutputs_T_249, &_decoder_decoded_andMatrixOutputs_T_288, &_decoder_decoded_andMatrixOutputs_T_294, &_decoder_decoded_andMatrixOutputs_T_302});	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :186:28, :191:25, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire              rrd_uops_1_bits_ctrl_mul = ~_vec_decoder_1_io_legal & (|{&{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[12], io_imem_resp_1_bits_inst[25], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]}, &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], io_imem_resp_1_bits_inst[25], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]}});	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :186:28, :196:25, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire              rrd_uops_1_bits_ctrl_div = ~_vec_decoder_1_io_legal & (&_decoder_decoded_andMatrixOutputs_T_283);	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :186:28, :197:25, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire              rrd_uops_1_bits_ctrl_wxd =
    _vec_decoder_1_io_legal
      ? _vec_decoder_1_io_write_rd
      : (|{&_decoder_decoded_andMatrixOutputs_T_197,
           &_decoder_decoded_andMatrixOutputs_T_199,
           &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], decoder_decoded_invInputs_1[2], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[12]},
           &_decoder_decoded_andMatrixOutputs_T_203,
           &_decoder_decoded_andMatrixOutputs_T_204,
           &_decoder_decoded_andMatrixOutputs_T_209,
           &_decoder_decoded_andMatrixOutputs_T_210,
           &_decoder_decoded_andMatrixOutputs_T_211,
           &_decoder_decoded_andMatrixOutputs_T_213,
           &_decoder_decoded_andMatrixOutputs_T_222,
           &_decoder_decoded_andMatrixOutputs_T_223,
           &_decoder_decoded_andMatrixOutputs_T_231,
           &_decoder_decoded_andMatrixOutputs_T_233,
           &_decoder_decoded_andMatrixOutputs_T_240,
           &_decoder_decoded_andMatrixOutputs_T_245,
           &_decoder_decoded_andMatrixOutputs_T_249,
           &_decoder_decoded_andMatrixOutputs_T_252,
           &_decoder_decoded_andMatrixOutputs_T_258,
           &_decoder_decoded_andMatrixOutputs_T_275,
           &_decoder_decoded_andMatrixOutputs_T_282,
           &_decoder_decoded_andMatrixOutputs_T_283,
           &_decoder_decoded_andMatrixOutputs_T_287,
           &_decoder_decoded_andMatrixOutputs_T_288,
           &_decoder_decoded_andMatrixOutputs_T_289,
           &_decoder_decoded_andMatrixOutputs_T_293,
           &_decoder_decoded_andMatrixOutputs_T_313,
           &_decoder_decoded_andMatrixOutputs_T_314,
           &_decoder_decoded_andMatrixOutputs_T_318,
           &_decoder_decoded_andMatrixOutputs_T_320,
           &_decoder_decoded_andMatrixOutputs_T_322,
           &_decoder_decoded_andMatrixOutputs_T_328,
           &_decoder_decoded_andMatrixOutputs_T_331,
           &_decoder_decoded_andMatrixOutputs_T_347,
           &_decoder_decoded_andMatrixOutputs_T_350,
           &_decoder_decoded_andMatrixOutputs_T_355,
           &_decoder_decoded_andMatrixOutputs_T_356,
           &_decoder_decoded_andMatrixOutputs_T_357,
           &_decoder_decoded_andMatrixOutputs_T_362,
           &_decoder_decoded_andMatrixOutputs_T_367,
           &_decoder_decoded_andMatrixOutputs_T_371,
           &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], decoder_decoded_invInputs_1[28], io_imem_resp_1_bits_inst[31]},
           &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], decoder_decoded_invInputs_1[28], io_imem_resp_1_bits_inst[31]},
           &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], decoder_decoded_invInputs_1[28], io_imem_resp_1_bits_inst[31]},
           &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], decoder_decoded_invInputs_1[28], io_imem_resp_1_bits_inst[31]},
           &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30], io_imem_resp_1_bits_inst[31]},
           &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30], io_imem_resp_1_bits_inst[31]},
           &_decoder_decoded_andMatrixOutputs_T_382,
           &_decoder_decoded_andMatrixOutputs_T_388,
           &_decoder_decoded_andMatrixOutputs_T_389});	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :198:25, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire [2:0]        rrd_uops_1_bits_ctrl_csr =
    _vec_decoder_1_io_legal
      ? 3'h0
      : {|{&{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[5], decoder_decoded_invInputs_1[6], decoder_decoded_invInputs_1[7], decoder_decoded_invInputs_1[8], decoder_decoded_invInputs_1[9], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[13], decoder_decoded_invInputs_1[14], decoder_decoded_invInputs_1[15], decoder_decoded_invInputs_1[16], decoder_decoded_invInputs_1[17], decoder_decoded_invInputs_1[19], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]},
           &_decoder_decoded_andMatrixOutputs_T_240,
           &_decoder_decoded_andMatrixOutputs_T_252,
           &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[5], decoder_decoded_invInputs_1[6], decoder_decoded_invInputs_1[7], decoder_decoded_invInputs_1[8], decoder_decoded_invInputs_1[9], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[13], decoder_decoded_invInputs_1[14], decoder_decoded_invInputs_1[15], decoder_decoded_invInputs_1[16], decoder_decoded_invInputs_1[17], decoder_decoded_invInputs_1[18], io_imem_resp_1_bits_inst[21], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], io_imem_resp_1_bits_inst[28], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]},
           &{io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[5], decoder_decoded_invInputs_1[6], decoder_decoded_invInputs_1[7], decoder_decoded_invInputs_1[8], decoder_decoded_invInputs_1[9], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[13], decoder_decoded_invInputs_1[14], decoder_decoded_invInputs_1[15], decoder_decoded_invInputs_1[16], decoder_decoded_invInputs_1[17], io_imem_resp_1_bits_inst[20], decoder_decoded_invInputs_1[19], io_imem_resp_1_bits_inst[22], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], io_imem_resp_1_bits_inst[28], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]},
           &_decoder_decoded_andMatrixOutputs_T_299,
           &{io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[5], decoder_decoded_invInputs_1[6], decoder_decoded_invInputs_1[7], decoder_decoded_invInputs_1[8], decoder_decoded_invInputs_1[9], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[13], decoder_decoded_invInputs_1[14], decoder_decoded_invInputs_1[15], decoder_decoded_invInputs_1[16], decoder_decoded_invInputs_1[17], decoder_decoded_invInputs_1[18], io_imem_resp_1_bits_inst[21], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], io_imem_resp_1_bits_inst[24], io_imem_resp_1_bits_inst[25], decoder_decoded_invInputs_1[24], io_imem_resp_1_bits_inst[27], io_imem_resp_1_bits_inst[28], io_imem_resp_1_bits_inst[29], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]}},
         &_decoder_decoded_andMatrixOutputs_T_252,
         &_decoder_decoded_andMatrixOutputs_T_240};	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :182:35, :199:25, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire              _illegal_rm_T_14 = _csr_io_fcsr_rm > 3'h4;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:70:30, generators/shuttle/src/main/scala/exu/Core.scala:52:19, :223:93]
  wire              _io_imem_redirect_flush_T_7 = rrd_uops_0_bits_ctrl_csr == 3'h6;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :199:25]
  wire              _io_imem_redirect_flush_T_4 = rrd_uops_0_bits_ctrl_csr == 3'h5;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :199:25]
  wire              csr_wen = (_io_imem_redirect_flush_T_7 | (&rrd_uops_0_bits_ctrl_csr) | _io_imem_redirect_flush_T_4) & ~((_io_imem_redirect_flush_T_7 | (&rrd_uops_0_bits_ctrl_csr)) & ~(|(io_imem_resp_0_bits_inst[19:15])));	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :68:{48,55}, :69:{24,27}, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :199:25]
  wire              _is_youngest_T_2 = rrd_uops_0_bits_ctrl_mem_cmd == 5'h14;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/shuttle/src/main/scala/exu/Core.scala:230:43]
  wire              system_insn = rrd_uops_0_bits_ctrl_csr == 3'h4;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/common/MicroOp.scala:70:30, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :199:25]
  wire              _rrd_illegal_insn_0_T_12 = rrd_uops_0_bits_ctrl_mem & _is_youngest_T_2 | system_insn;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/common/MicroOp.scala:70:30, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :191:25, :230:{27,43}, :233:43]
  wire              _rrd_illegal_insn_1_T_5 = _csr_io_decode_0_vector_illegal | rrd_vcfg_vtype_vill;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :81:56, :238:53]
  wire              _is_youngest_T_25 = rrd_uops_1_bits_ctrl_csr == 3'h6;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :199:25]
  wire              _is_youngest_T_27 = rrd_uops_1_bits_ctrl_csr == 3'h5;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :199:25]
  wire              csr_wen_1 = (_is_youngest_T_25 | (&rrd_uops_1_bits_ctrl_csr) | _is_youngest_T_27) & ~((_is_youngest_T_25 | (&rrd_uops_1_bits_ctrl_csr)) & ~(|(io_imem_resp_1_bits_inst[19:15])));	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :68:{48,55}, :69:{24,27}, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :199:25]
  wire              _is_youngest_T_18 = rrd_uops_1_bits_ctrl_mem_cmd == 5'h14;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/shuttle/src/main/scala/exu/Core.scala:230:43]
  wire              system_insn_1 = rrd_uops_1_bits_ctrl_csr == 3'h4;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/common/MicroOp.scala:70:30, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :199:25]
  wire              _rrd_illegal_insn_1_T_12 = rrd_uops_1_bits_ctrl_mem & _is_youngest_T_18 | system_insn_1;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/common/MicroOp.scala:70:30, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :191:25, :230:{27,43}, :233:43]
  wire              rrd_uops_0_bits_xcpt = _csr_io_interrupt | io_imem_resp_0_bits_xcpt | ~(_vec_decoder_io_legal ? ~rrd_vcfg_vtype_vill : (|_decoder_decoded_orMatrixOutputs_T_70)) | rrd_uops_0_bits_ctrl_fp & (_csr_io_decode_0_fp_illegal | (io_imem_resp_0_bits_inst[14:12] == 3'h5 | io_imem_resp_0_bits_inst[14:12] == 3'h6 | (&(io_imem_resp_0_bits_inst[14:12])) & _illegal_rm_T_14) & ~_vec_decoder_io_legal) | _vec_decoder_io_legal & _rrd_illegal_insn_1_T_5 | (_io_imem_redirect_flush_T_7 | (&rrd_uops_0_bits_ctrl_csr) | _io_imem_redirect_flush_T_4) & (_csr_io_decode_0_read_illegal | csr_wen & _csr_io_decode_0_write_illegal) | ~io_imem_resp_0_bits_rvc & _rrd_illegal_insn_0_T_12 & _csr_io_decode_0_system_illegal;	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/shuttle/src/main/scala/common/MicroOp.scala:69:24, generators/shuttle/src/main/scala/exu/Core.scala:52:19, :60:26, :81:56, :182:35, :183:{27,30}, :184:24, :199:25, :223:{26,52,67,75,93}, :224:{50,65,68}, :229:35, :233:43, :235:29, :236:16, :238:{17,53}, :239:{15,35}, :240:{8,17}, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  wire              rrd_uops_1_bits_xcpt = _csr_io_interrupt | io_imem_resp_1_bits_xcpt | ~(_vec_decoder_1_io_legal ? ~rrd_vcfg_vtype_vill : (|_decoder_decoded_orMatrixOutputs_T_142)) | rrd_uops_1_bits_ctrl_fp & (_csr_io_decode_1_fp_illegal | (io_imem_resp_1_bits_inst[14:12] == 3'h5 | io_imem_resp_1_bits_inst[14:12] == 3'h6 | (&(io_imem_resp_1_bits_inst[14:12])) & _illegal_rm_T_14) & ~_vec_decoder_1_io_legal) | _vec_decoder_1_io_legal & _rrd_illegal_insn_1_T_5 | (_is_youngest_T_25 | (&rrd_uops_1_bits_ctrl_csr) | _is_youngest_T_27) & (_csr_io_decode_1_read_illegal | csr_wen_1 & _csr_io_decode_1_write_illegal) | ~io_imem_resp_1_bits_rvc & _rrd_illegal_insn_1_T_12 & _csr_io_decode_1_system_illegal;	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/shuttle/src/main/scala/common/MicroOp.scala:69:24, generators/shuttle/src/main/scala/exu/Core.scala:52:19, :60:26, :81:56, :182:35, :183:{27,30}, :184:24, :199:25, :223:{26,52,67,75,93}, :224:{50,65,68}, :229:35, :233:43, :235:29, :236:16, :238:{17,53}, :239:{15,35}, :240:{8,17}, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  reg  [63:0]       iregfile_0;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_2;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_3;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_4;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_5;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_6;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_7;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_8;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_9;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_10;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_11;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_12;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_13;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_14;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_15;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_16;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_17;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_18;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_19;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_20;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_21;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_22;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_23;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_24;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_25;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_26;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_27;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_28;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_29;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_30;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg  [63:0]       iregfile_31;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21]
  reg               isboard_1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_2;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_3;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_4;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_5;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_6;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_7;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_8;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_9;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_10;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_11;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_12;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_13;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_14;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_15;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_16;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_17;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_18;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_19;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_20;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_21;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_22;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_23;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_24;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_25;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_26;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_27;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_28;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_29;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_30;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  reg               isboard_31;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20]
  wire              rrd_p0_can_forward_x_to_m = rrd_uops_0_bits_ctrl_wxd & ~rrd_uops_0_bits_ctrl_mem & ~rrd_uops_0_bits_ctrl_div & ~rrd_uops_0_bits_ctrl_mul & ~(_io_imem_redirect_flush_T_7 | (&rrd_uops_0_bits_ctrl_csr) | _io_imem_redirect_flush_T_4) & ~rrd_uops_0_bits_ctrl_fp & ~rrd_uops_0_bits_ctrl_jalr & ~_vec_decoder_io_legal;	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/shuttle/src/main/scala/common/MicroOp.scala:76:{30,43,56,69,80,106}, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :184:24, :188:26, :191:25, :196:25, :197:25, :198:25, :199:25, :224:68, :297:61]
  wire [31:0]       _GEN = {{isboard_31}, {isboard_30}, {isboard_29}, {isboard_28}, {isboard_27}, {isboard_26}, {isboard_25}, {isboard_24}, {isboard_23}, {isboard_22}, {isboard_21}, {isboard_20}, {isboard_19}, {isboard_18}, {isboard_17}, {isboard_16}, {isboard_15}, {isboard_14}, {isboard_13}, {isboard_12}, {isboard_11}, {isboard_10}, {isboard_9}, {isboard_8}, {isboard_7}, {isboard_6}, {isboard_5}, {isboard_4}, {isboard_3}, {isboard_2}, {isboard_1}, {1'h1}};	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20, :283:30]
  wire              _GEN_0 = _ll_arb_io_out_valid & _ll_arb_io_out_bits_waddr == io_imem_resp_0_bits_inst[19:15];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :1127:22]
  wire              _GEN_1 = wb_bypasses_0_valid & fp_wb_bypasses_0_dst == io_imem_resp_0_bits_inst[19:15];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :1046:50]
  wire              _GEN_2 = wb_bypasses_1_valid & fp_wb_bypasses_1_dst == io_imem_resp_0_bits_inst[19:15];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :1046:50]
  wire              _GEN_3 = mem_bypasses_0_valid & fp_mem_bypasses_0_dst == io_imem_resp_0_bits_inst[19:15];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :751:52]
  wire              _GEN_4 = mem_bypasses_1_valid & fp_mem_bypasses_1_dst == io_imem_resp_0_bits_inst[19:15];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :751:27, :794:30, :797:31]
  wire              _GEN_5 = ex_bypasses_0_valid & ex_bypasses_0_dst == io_imem_resp_0_bits_inst[19:15];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :581:50]
  wire              _GEN_6 = ex_bypasses_1_valid & ex_bypasses_1_dst == io_imem_resp_0_bits_inst[19:15];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :581:50]
  wire              _GEN_7 = _ll_arb_io_out_valid & _ll_arb_io_out_bits_waddr == io_imem_resp_0_bits_inst[24:20];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:52:17, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :1127:22]
  wire              _GEN_8 = wb_bypasses_0_valid & fp_wb_bypasses_0_dst == io_imem_resp_0_bits_inst[24:20];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:52:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :1046:50]
  wire              _GEN_9 = wb_bypasses_1_valid & fp_wb_bypasses_1_dst == io_imem_resp_0_bits_inst[24:20];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:52:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :1046:50]
  wire              _GEN_10 = mem_bypasses_0_valid & fp_mem_bypasses_0_dst == io_imem_resp_0_bits_inst[24:20];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:52:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :751:52]
  wire              _GEN_11 = mem_bypasses_1_valid & fp_mem_bypasses_1_dst == io_imem_resp_0_bits_inst[24:20];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:52:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :751:27, :794:30, :797:31]
  wire              _GEN_12 = ex_bypasses_0_valid & ex_bypasses_0_dst == io_imem_resp_0_bits_inst[24:20];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:52:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :581:50]
  wire              _GEN_13 = ex_bypasses_1_valid & ex_bypasses_1_dst == io_imem_resp_0_bits_inst[24:20];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:52:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :581:50]
  assign ex_bypasses_1_dst = ex_uops_reg_1_bits_inst[11:7];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  wire              rrd_irf_writes_0_valid = io_imem_resp_0_valid & rrd_uops_0_bits_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :198:25, :355:50]
  wire              _GEN_14 = _ll_arb_io_out_valid & _ll_arb_io_out_bits_waddr == io_imem_resp_1_bits_inst[19:15];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :1127:22]
  wire              _GEN_15 = wb_bypasses_0_valid & fp_wb_bypasses_0_dst == io_imem_resp_1_bits_inst[19:15];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :1046:50]
  wire              _GEN_16 = wb_bypasses_1_valid & fp_wb_bypasses_1_dst == io_imem_resp_1_bits_inst[19:15];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :1046:50]
  wire              _GEN_17 = mem_bypasses_0_valid & fp_mem_bypasses_0_dst == io_imem_resp_1_bits_inst[19:15];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :751:52]
  wire              _GEN_18 = mem_bypasses_1_valid & fp_mem_bypasses_1_dst == io_imem_resp_1_bits_inst[19:15];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :751:27, :794:30, :797:31]
  wire              _GEN_19 = ex_bypasses_0_valid & ex_bypasses_0_dst == io_imem_resp_1_bits_inst[19:15];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :581:50]
  wire              _GEN_20 = ex_bypasses_1_valid & ex_bypasses_1_dst == io_imem_resp_1_bits_inst[19:15];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :581:50]
  wire              _GEN_21 = _ll_arb_io_out_valid & _ll_arb_io_out_bits_waddr == io_imem_resp_1_bits_inst[24:20];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:52:17, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :1127:22]
  wire              _GEN_22 = wb_bypasses_0_valid & fp_wb_bypasses_0_dst == io_imem_resp_1_bits_inst[24:20];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:52:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :1046:50]
  wire              _GEN_23 = wb_bypasses_1_valid & fp_wb_bypasses_1_dst == io_imem_resp_1_bits_inst[24:20];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:52:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :1046:50]
  wire              _GEN_24 = mem_bypasses_0_valid & fp_mem_bypasses_0_dst == io_imem_resp_1_bits_inst[24:20];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:52:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :751:52]
  wire              _GEN_25 = mem_bypasses_1_valid & fp_mem_bypasses_1_dst == io_imem_resp_1_bits_inst[24:20];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:52:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :751:27, :794:30, :797:31]
  wire              _GEN_26 = ex_bypasses_0_valid & ex_bypasses_0_dst == io_imem_resp_1_bits_inst[24:20];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:52:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :581:50]
  wire              _GEN_27 = ex_bypasses_1_valid & ex_bypasses_1_dst == io_imem_resp_1_bits_inst[24:20];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:52:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:286:{21,30}, :581:50]
  wire              rs1_w0_hit_1 = rrd_irf_writes_0_valid & io_imem_resp_0_bits_inst[11:7] == io_imem_resp_1_bits_inst[19:15];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:316:{46,72}, :355:50]
  wire              rs2_w0_hit_1 = rrd_irf_writes_0_valid & io_imem_resp_0_bits_inst[11:7] == io_imem_resp_1_bits_inst[24:20];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:52:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:317:{46,72}, :355:50]
  wire              _is_youngest_T_16 = rrd_uops_1_bits_ctrl_branch | rrd_uops_1_bits_ctrl_jal;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/common/MicroOp.scala:73:25, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :186:28, :187:25]
  wire              rs1_can_forward_from_x_p0_1 = rrd_p0_can_forward_x_to_m & rs1_w0_hit_1 & rrd_uops_1_bits_ctrl_wxd & ~rrd_uops_1_bits_ctrl_mem & ~rrd_uops_1_bits_ctrl_div & ~rrd_uops_1_bits_ctrl_mul & ~(_is_youngest_T_25 | (&rrd_uops_1_bits_ctrl_csr) | _is_youngest_T_27) & ~rrd_uops_1_bits_ctrl_fp & ~rrd_uops_1_bits_ctrl_jalr & ~_vec_decoder_1_io_legal & ~(_is_youngest_T_16 | rrd_uops_1_bits_ctrl_jalr) & ~rrd_uops_1_bits_sets_vcfg & (|(io_imem_resp_1_bits_inst[19:15]));	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :73:{25,37}, :76:{30,43,56,69,80,106}, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :184:24, :188:26, :191:25, :196:25, :197:25, :198:25, :199:25, :224:68, :297:61, :316:46, :318:{120,145,173,180}]
  wire              rs2_can_forward_from_x_p0_1 = rrd_p0_can_forward_x_to_m & rs2_w0_hit_1 & rrd_uops_1_bits_ctrl_wxd & ~rrd_uops_1_bits_ctrl_mem & ~rrd_uops_1_bits_ctrl_div & ~rrd_uops_1_bits_ctrl_mul & ~(_is_youngest_T_25 | (&rrd_uops_1_bits_ctrl_csr) | _is_youngest_T_27) & ~rrd_uops_1_bits_ctrl_fp & ~rrd_uops_1_bits_ctrl_jalr & ~_vec_decoder_1_io_legal & ~(_is_youngest_T_16 | rrd_uops_1_bits_ctrl_jalr) & ~rrd_uops_1_bits_sets_vcfg & (|(io_imem_resp_1_bits_inst[24:20]));	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/shuttle/src/main/scala/common/MicroOp.scala:52:17, :73:{25,37}, :76:{30,43,56,69,80,106}, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :184:24, :188:26, :191:25, :196:25, :197:25, :198:25, :199:25, :224:68, :297:61, :317:46, :318:145, :319:{120,173,180}]
  wire              rrd_stall_0 =
    (~(_GEN_6 ? ex_bypasses_1_can_bypass : _GEN_5 ? ex_bypasses_0_can_bypass : _GEN_4 ? mem_bypasses_1_can_bypass : _GEN_3 ? mem_uops_reg_0_bits_wdata_valid : _GEN_2 ? wb_uops_reg_1_bits_wdata_valid : _GEN_1 ? wb_bypasses_0_can_bypass : _GEN_0 | _GEN[io_imem_resp_0_bits_inst[19:15]]) | ex_uops_reg_1_valid & ex_bypasses_1_dst == io_imem_resp_0_bits_inst[19:15] & ex_uops_reg_1_bits_uses_memalu) & rrd_uops_0_bits_ctrl_rxs1 & (|(io_imem_resp_0_bits_inst[19:15])) | (~(_GEN_13 ? ex_bypasses_1_can_bypass : _GEN_12 ? ex_bypasses_0_can_bypass : _GEN_11 ? mem_bypasses_1_can_bypass : _GEN_10 ? mem_uops_reg_0_bits_wdata_valid : _GEN_9 ? wb_uops_reg_1_bits_wdata_valid : _GEN_8 ? wb_bypasses_0_can_bypass : _GEN_7 | _GEN[io_imem_resp_0_bits_inst[24:20]]) | ex_uops_reg_1_valid & ex_bypasses_1_dst == io_imem_resp_0_bits_inst[24:20] & ex_uops_reg_1_bits_uses_memalu) & rrd_uops_0_bits_ctrl_rxs2 & (|(io_imem_resp_0_bits_inst[24:20])) | ~(ex_bypasses_1_valid & ex_bypasses_1_dst == io_imem_resp_0_bits_inst[11:7] ? ex_bypasses_1_can_bypass : ex_bypasses_0_valid & ex_bypasses_0_dst == io_imem_resp_0_bits_inst[11:7] ? ex_bypasses_0_can_bypass : mem_bypasses_1_valid & fp_mem_bypasses_1_dst == io_imem_resp_0_bits_inst[11:7] ? mem_bypasses_1_can_bypass : mem_bypasses_0_valid & fp_mem_bypasses_0_dst == io_imem_resp_0_bits_inst[11:7] ? mem_uops_reg_0_bits_wdata_valid : wb_bypasses_1_valid & fp_wb_bypasses_1_dst == io_imem_resp_0_bits_inst[11:7] ? wb_uops_reg_1_bits_wdata_valid : wb_bypasses_0_valid & fp_wb_bypasses_0_dst == io_imem_resp_0_bits_inst[11:7] ? wb_bypasses_0_can_bypass : _ll_arb_io_out_valid & _ll_arb_io_out_bits_waddr == io_imem_resp_0_bits_inst[11:7] | _GEN[io_imem_resp_0_bits_inst[11:7]]) & rrd_uops_0_bits_ctrl_wxd & (|(io_imem_resp_0_bits_inst[11:7]))
    | (system_insn | ~_vec_decoder_io_legal & (&_decoder_decoded_andMatrixOutputs_T_5) | rrd_uops_0_bits_ctrl_mem & _is_youngest_T_2 | rrd_uops_0_bits_ctrl_fence_i | ~_vec_decoder_io_legal & (|{&_decoder_decoded_andMatrixOutputs_T_52, &_decoder_decoded_andMatrixOutputs_T_91, &_decoder_decoded_andMatrixOutputs_T_96}) & (|(io_imem_resp_0_bits_inst[26:25]))) & (ex_bsy | mem_bsy | wb_bsy | ~(isboard_1 & isboard_2 & isboard_3 & isboard_4 & isboard_5 & isboard_6 & isboard_7 & isboard_8 & isboard_9 & isboard_10 & isboard_11 & isboard_12 & isboard_13 & isboard_14 & isboard_15 & isboard_16 & isboard_17 & isboard_18 & isboard_19 & isboard_20 & isboard_21 & isboard_22 & isboard_23 & isboard_24 & isboard_25 & isboard_26 & isboard_27 & isboard_28 & isboard_29 & isboard_30 & isboard_31) | ~_fsboard_bsy_T_30 | ~io_dmem_ordered | io_vector_backend_busy) | _csr_io_csr_stall | ex_stall;	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :52:17, :54:16, :70:30, :71:25, :76:117, generators/shuttle/src/main/scala/exu/Core.scala:52:19, :71:24, :72:25, :73:24, :74:25, :110:49, :111:51, :112:49, :182:35, :186:28, :189:26, :190:26, :191:25, :198:25, :200:29, :201:27, :230:43, :269:20, :276:{21,38}, :283:30, :286:{21,30,38}, :287:20, :291:6, :318:180, :319:180, :338:{79,87}, :339:{79,87}, :341:{64,99}, :342:{64,99}, :343:{75,81}, :386:{30,41,49}, :387:{103,117}, :388:{69,102}, :417:48, :431:{18,35}, :581:50, :583:67, :596:53, :751:{27,52}, :753:32, :794:30, :797:31, :798:36, :865:39, :866:33, :977:49, :978:33, :1046:50, :1127:22, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  assign rrd_stall_1 =
    (~(_GEN_20 ? ex_bypasses_1_can_bypass : _GEN_19 ? ex_bypasses_0_can_bypass : _GEN_18 ? mem_bypasses_1_can_bypass : _GEN_17 ? mem_uops_reg_0_bits_wdata_valid : _GEN_16 ? wb_uops_reg_1_bits_wdata_valid : _GEN_15 ? wb_bypasses_0_can_bypass : _GEN_14 | _GEN[io_imem_resp_1_bits_inst[19:15]]) | rs1_w0_hit_1 & ~rs1_can_forward_from_x_p0_1 | ex_uops_reg_1_valid & ex_bypasses_1_dst == io_imem_resp_1_bits_inst[19:15] & ex_uops_reg_1_bits_uses_memalu) & rrd_uops_1_bits_ctrl_rxs1 & (|(io_imem_resp_1_bits_inst[19:15])) | (~(_GEN_27 ? ex_bypasses_1_can_bypass : _GEN_26 ? ex_bypasses_0_can_bypass : _GEN_25 ? mem_bypasses_1_can_bypass : _GEN_24 ? mem_uops_reg_0_bits_wdata_valid : _GEN_23 ? wb_uops_reg_1_bits_wdata_valid : _GEN_22 ? wb_bypasses_0_can_bypass : _GEN_21 | _GEN[io_imem_resp_1_bits_inst[24:20]]) | rs2_w0_hit_1 & ~rs2_can_forward_from_x_p0_1 | ex_uops_reg_1_valid & ex_bypasses_1_dst == io_imem_resp_1_bits_inst[24:20] & ex_uops_reg_1_bits_uses_memalu) & rrd_uops_1_bits_ctrl_rxs2 & (|(io_imem_resp_1_bits_inst[24:20])) | (~(ex_bypasses_1_valid & ex_bypasses_1_dst == io_imem_resp_1_bits_inst[11:7] ? ex_bypasses_1_can_bypass : ex_bypasses_0_valid & ex_bypasses_0_dst == io_imem_resp_1_bits_inst[11:7] ? ex_bypasses_0_can_bypass : mem_bypasses_1_valid & fp_mem_bypasses_1_dst == io_imem_resp_1_bits_inst[11:7] ? mem_bypasses_1_can_bypass : mem_bypasses_0_valid & fp_mem_bypasses_0_dst == io_imem_resp_1_bits_inst[11:7] ? mem_uops_reg_0_bits_wdata_valid : wb_bypasses_1_valid & fp_wb_bypasses_1_dst == io_imem_resp_1_bits_inst[11:7] ? wb_uops_reg_1_bits_wdata_valid : wb_bypasses_0_valid & fp_wb_bypasses_0_dst == io_imem_resp_1_bits_inst[11:7] ? wb_bypasses_0_can_bypass : _ll_arb_io_out_valid & _ll_arb_io_out_bits_waddr == io_imem_resp_1_bits_inst[11:7] | _GEN[io_imem_resp_1_bits_inst[11:7]]) | rrd_irf_writes_0_valid & io_imem_resp_0_bits_inst[11:7] == io_imem_resp_1_bits_inst[11:7]) & rrd_uops_1_bits_ctrl_wxd & (|(io_imem_resp_1_bits_inst[11:7])) | system_insn_1 | io_imem_resp_0_bits_sfb_br
    & (~(rrd_uops_1_bits_ctrl_wxd & ~rrd_uops_1_bits_ctrl_mem & ~rrd_uops_1_bits_ctrl_div & ~rrd_uops_1_bits_ctrl_mul & ~(_is_youngest_T_25 | (&rrd_uops_1_bits_ctrl_csr) | _is_youngest_T_27) & ~rrd_uops_1_bits_ctrl_fp & ~rrd_uops_1_bits_ctrl_jalr & ~_vec_decoder_1_io_legal) | _is_youngest_T_16 | rrd_uops_1_bits_ctrl_jalr | rrd_uops_1_bits_ctrl_mem & _is_youngest_T_18) | io_imem_resp_0_bits_sfb_br & ~io_imem_resp_1_bits_rvc | io_imem_resp_1_bits_sfb_br | _vec_decoder_1_io_legal | rrd_uops_1_bits_sets_vcfg | ~_vec_decoder_1_io_legal & (&_decoder_decoded_andMatrixOutputs_T_202) | ~_vec_decoder_1_io_legal & (|{&_decoder_decoded_andMatrixOutputs_T_249, &_decoder_decoded_andMatrixOutputs_T_288, &_decoder_decoded_andMatrixOutputs_T_293}) | ~_vec_decoder_1_io_legal & (&{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], io_imem_resp_1_bits_inst[2], io_imem_resp_1_bits_inst[3], decoder_decoded_invInputs_1[2], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12]}) | _is_youngest_T_25 | (&rrd_uops_1_bits_ctrl_csr) | _is_youngest_T_27 | rrd_uops_1_bits_ctrl_mem & _is_youngest_T_18 | (|rrd_uops_1_bits_ctrl_csr) | rrd_uops_1_bits_xcpt | rrd_uops_1_bits_ctrl_mul | rrd_uops_1_bits_ctrl_div | rrd_uops_1_bits_ctrl_fp & ~(_rrd_uops_1_bits_fp_ctrl_fp_decoder_io_sigs_ldst & _rrd_uops_1_bits_fp_ctrl_fp_decoder_io_sigs_wen) | rrd_uops_0_bits_ctrl_mem & rrd_uops_1_bits_ctrl_mem | rrd_uops_0_bits_sets_vcfg & rrd_uops_1_bits_sets_vcfg | rrd_stall_0 | (rrd_uops_0_bits_ctrl_branch | rrd_uops_0_bits_ctrl_jal | rrd_uops_0_bits_ctrl_jalr | rrd_uops_0_bits_ctrl_mem & _is_youngest_T_2) & ~io_imem_resp_0_bits_sfb_br | io_imem_resp_0_bits_next_pc_valid | rrd_uops_0_bits_xcpt | _io_imem_redirect_flush_T_7 | (&rrd_uops_0_bits_ctrl_csr) | _io_imem_redirect_flush_T_4 | system_insn | _csr_io_csr_stall | ex_stall;	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :52:17, :54:16, :70:30, :71:25, :73:25, :75:24, :76:{30,43,56,69,80,106,117}, :77:{25,28,43}, generators/shuttle/src/main/scala/exu/Core.scala:52:19, :60:26, :71:24, :72:25, :73:24, :74:25, :170:30, :182:35, :184:24, :186:28, :187:25, :188:26, :189:26, :190:26, :191:25, :196:25, :197:25, :198:25, :199:25, :200:29, :201:27, :202:25, :224:68, :230:43, :240:8, :283:30, :286:{21,30,38}, :287:20, :291:6, :316:46, :317:46, :318:{173,180}, :319:{173,180}, :323:{20,23}, :330:{20,23}, :335:{67,77}, :338:{79,87}, :339:{79,87}, :341:{64,99}, :342:{64,99}, :343:{44,75,81}, :355:50, :391:{26,30,44}, :392:26, :401:19, :408:{39,42}, :414:22, :415:26, :417:48, :581:50, :583:67, :596:53, :751:{27,52}, :753:32, :794:30, :797:31, :798:36, :865:39, :866:33, :977:49, :978:33, :1046:50, :1127:22, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  reg  [64:0]       fregfile_0;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_2;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_3;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_4;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_5;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_6;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_7;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_8;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_9;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_10;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_11;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_12;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_13;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_14;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_15;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_16;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_17;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_18;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_19;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_20;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_21;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_22;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_23;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_24;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_25;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_26;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_27;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_28;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_29;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_30;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg  [64:0]       fregfile_31;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21]
  reg               fsboard_0;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_2;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_3;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_4;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_5;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_6;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_7;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_8;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_9;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_10;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_11;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_12;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_13;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_14;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_15;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_16;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_17;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_18;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_19;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_20;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_21;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_22;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_23;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_24;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_25;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_26;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_27;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_28;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_29;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_30;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  reg               fsboard_31;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20]
  assign _fsboard_bsy_T_30 = fsboard_0 & fsboard_1 & fsboard_2 & fsboard_3 & fsboard_4 & fsboard_5 & fsboard_6 & fsboard_7 & fsboard_8 & fsboard_9 & fsboard_10 & fsboard_11 & fsboard_12 & fsboard_13 & fsboard_14 & fsboard_15 & fsboard_16 & fsboard_17 & fsboard_18 & fsboard_19 & fsboard_20 & fsboard_21 & fsboard_22 & fsboard_23 & fsboard_24 & fsboard_25 & fsboard_26 & fsboard_27 & fsboard_28 & fsboard_29 & fsboard_30 & fsboard_31;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :431:35]
  assign ex_bypasses_0_dst = ex_uops_reg_0_bits_inst[11:7];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  wire [31:0]       _GEN_28 = {{fsboard_31}, {fsboard_30}, {fsboard_29}, {fsboard_28}, {fsboard_27}, {fsboard_26}, {fsboard_25}, {fsboard_24}, {fsboard_23}, {fsboard_22}, {fsboard_21}, {fsboard_20}, {fsboard_19}, {fsboard_18}, {fsboard_17}, {fsboard_16}, {fsboard_15}, {fsboard_14}, {fsboard_13}, {fsboard_12}, {fsboard_11}, {fsboard_10}, {fsboard_9}, {fsboard_8}, {fsboard_7}, {fsboard_6}, {fsboard_5}, {fsboard_4}, {fsboard_3}, {fsboard_2}, {fsboard_1}, {fsboard_0}};	// @[generators/shuttle/src/main/scala/exu/Core.scala:283:30, :430:20]
  wire [31:0][64:0] _GEN_29 = {{fregfile_31}, {fregfile_30}, {fregfile_29}, {fregfile_28}, {fregfile_27}, {fregfile_26}, {fregfile_25}, {fregfile_24}, {fregfile_23}, {fregfile_22}, {fregfile_21}, {fregfile_20}, {fregfile_19}, {fregfile_18}, {fregfile_17}, {fregfile_16}, {fregfile_15}, {fregfile_14}, {fregfile_13}, {fregfile_12}, {fregfile_11}, {fregfile_10}, {fregfile_9}, {fregfile_8}, {fregfile_7}, {fregfile_6}, {fregfile_5}, {fregfile_4}, {fregfile_3}, {fregfile_2}, {fregfile_1}, {fregfile_0}};	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :472:28]
  wire [64:0]       _GEN_30 = _GEN_29[ex_uops_reg_0_bits_fra1];	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :472:28]
  wire              _ex_bypasses_0_can_bypass_T_6 = ex_uops_reg_0_bits_ctrl_csr == 3'h6;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  wire              _ex_bypasses_0_can_bypass_T_8 = ex_uops_reg_0_bits_ctrl_csr == 3'h5;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  wire              ex_setvcfg_valid_0 = ex_uops_reg_0_valid & ex_uops_reg_0_bits_sets_vcfg;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :480:55]
  wire              ex_setvcfg_valid_1 = ex_uops_reg_1_valid & ex_uops_reg_1_bits_sets_vcfg;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :480:55]
  wire [24:0]       _ex_setvcfg_uop_WIRE_114 = (ex_setvcfg_valid_0 ? ex_uops_reg_0_bits_inst[31:7] : 25'h0) | (ex_setvcfg_valid_1 ? ex_uops_reg_1_bits_inst[31:7] : 25'h0);	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :480:55, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:114:36]
  wire [63:0]       _ex_new_vl_ex_new_vtype_in_WIRE = (&(_ex_setvcfg_uop_WIRE_114[24:23])) ? {54'h0, _ex_setvcfg_uop_WIRE_114[22:13]} : _ex_setvcfg_uop_WIRE_114[24] ? (ex_setvcfg_valid_0 ? ex_uops_reg_0_bits_rs2_data : 64'h0) | (ex_setvcfg_valid_1 ? ex_uops_reg_1_bits_rs2_data : 64'h0) : {53'h0, _ex_setvcfg_uop_WIRE_114[23:13]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :480:55, :484:{26,34,61}, :485:{27,61}, :556:42, src/main/scala/chisel3/util/Mux.scala:30:73, :126:16]
  wire              ex_new_vl_ex_new_vl_isZero = _ex_new_vl_ex_new_vtype_in_WIRE[5] | ~(~(_ex_new_vl_ex_new_vtype_in_WIRE[2]) | (|(_ex_new_vl_ex_new_vtype_in_WIRE[1:0])) & {1'h0, ~(_ex_new_vl_ex_new_vtype_in_WIRE[1:0])} < 3'h3 - _ex_new_vl_ex_new_vtype_in_WIRE[5:3]) | (|(_ex_new_vl_ex_new_vtype_in_WIRE[62:8])) | _ex_new_vl_ex_new_vtype_in_WIRE[63];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:329:27, :330:{31,45,72,80}, :361:{26,59,67,70,86,99}, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1343:43, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :108:25, :440:23, :540:55, :605:20, :852:19, :888:20, :889:16, :911:15, :933:{31,48}, :937:78, :938:26, :939:21, :940:22, :1127:22, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire [2:0]        ex_new_vl_ex_new_vtype_vsew = ex_new_vl_ex_new_vl_isZero ? 3'h0 : {1'h0, _ex_new_vl_ex_new_vtype_in_WIRE[4:3]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:328:27, :330:80, :331:35, :333:{16,26}, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :108:25, :440:23, :540:55, :605:20, :852:19, :888:20, :889:16, :911:15, :933:{31,48}, :937:78, :938:26, :939:21, :940:22, :1127:22, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire              _ex_new_vl_T = ex_setvcfg_valid_0 | ex_setvcfg_valid_1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/exu/Core.scala:480:55]
  assign ex_vcfg_out_bits_vtype_vill = _ex_new_vl_T ? ex_new_vl_ex_new_vl_isZero : ex_vcfg_bits_vtype_vill;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:330:80, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/exu/Core.scala:76:39, :77:46, :494:33, :495:34]
  wire [2:0]        ex_vcfg_out_bits_vtype_vsew = _ex_new_vl_T ? ex_new_vl_ex_new_vtype_vsew : ex_vcfg_bits_vtype_vsew;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:328:27, :331:35, :333:16, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/exu/Core.scala:76:39, :77:46, :494:33, :495:34]
  wire              ex_dmem_oh_0 = ex_uops_reg_0_valid & ex_uops_reg_0_bits_ctrl_mem;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :514:50]
  wire              ex_dmem_oh_1 = ex_uops_reg_1_valid & ex_uops_reg_1_bits_ctrl_mem;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :514:50]
  wire [7:0]        _ex_dmem_uop_WIRE_113 = (ex_dmem_oh_0 ? ex_uops_reg_0_bits_inst[14:7] : 8'h0) | (ex_dmem_oh_1 ? ex_uops_reg_1_bits_inst[14:7] : 8'h0);	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :514:50, :518:20, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire              _io_dmem_req_valid_output = (ex_dmem_oh_0 | ex_dmem_oh_1) & ~(ex_dmem_oh_0 & ex_uops_reg_0_bits_xcpt | ex_dmem_oh_1 & ex_uops_reg_1_bits_xcpt);	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :514:50, :517:{43,48,51}, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [39:0]       _io_dmem_req_bits_addr_WIRE = (ex_dmem_oh_0 ? ex_dmem_addrs_0 : 40'h0) | (ex_dmem_oh_1 ? ex_dmem_addrs_1 : 40'h0);	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :67:8, :514:50, :605:20, src/main/scala/chisel3/util/Mux.scala:30:73]
  reg               kill_r;	// @[generators/shuttle/src/main/scala/exu/Core.scala:543:25]
  reg               REG;	// @[generators/shuttle/src/main/scala/exu/Core.scala:544:18]
  reg               kill_r_1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:543:25]
  reg               REG_1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:544:18]
  wire              _imm_b0_T_4 = ex_uops_reg_0_bits_ctrl_sel_imm == 3'h5;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1341:24, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  wire              imm_sign = ~_imm_b0_T_4 & ex_uops_reg_0_bits_inst[31];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1341:{19,24,44}, generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  wire              _imm_b4_1_T = ex_uops_reg_0_bits_ctrl_sel_imm == 3'h2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1342:26, generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  wire              _imm_b4_1_T_2 = ex_uops_reg_0_bits_ctrl_sel_imm == 3'h1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1346:23, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :259:46]
  wire              _imm_b0_T = ex_uops_reg_0_bits_ctrl_sel_imm == 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1349:24, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :71:24]
  wire [66:0]       _ex_op1_T_6 = {3'h0, ex_uops_reg_0_bits_inst[3] ? {32'h0, ex_uops_reg_0_bits_rs1_data[31:0]} : ex_uops_reg_0_bits_rs1_data} << ex_uops_reg_0_bits_inst[14:13];	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :53:10, :71:24, :559:{24,33,50,72,83}]
  wire [3:0][63:0]  _GEN_31 = {{_ex_op1_T_6[63:0]}, {{{24{ex_uops_reg_0_bits_pc[39]}}, ex_uops_reg_0_bits_pc}}, {ex_uops_reg_0_bits_rs1_data}, {64'h0}};	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :556:42, :559:72]
  wire [3:0]        _ex_op2_T_1 = ex_uops_reg_0_bits_rvc ? 4'h2 : 4'h4;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :565:21]
  assign ex_bypasses_0_valid = ex_uops_reg_0_valid & ex_uops_reg_0_bits_ctrl_wxd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :581:50]
  assign ex_bypasses_0_can_bypass = ex_uops_reg_0_bits_ctrl_wxd & ~ex_uops_reg_0_bits_ctrl_mem & ~ex_uops_reg_0_bits_ctrl_div & ~ex_uops_reg_0_bits_ctrl_mul & ~(_ex_bypasses_0_can_bypass_T_6 | (&ex_uops_reg_0_bits_ctrl_csr) | _ex_bypasses_0_can_bypass_T_8) & ~ex_uops_reg_0_bits_ctrl_fp & ~ex_uops_reg_0_bits_ctrl_rocc & ~ex_uops_reg_0_bits_ctrl_jalr & ~ex_uops_reg_0_bits_ctrl_vec;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/shuttle/src/main/scala/common/MicroOp.scala:76:{30,43,56,69,80,92,106,117,120}, generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  assign ex_dmem_addrs_0 = {ex_uops_reg_0_bits_rs1_data[63:39] == 25'h0 | (&(ex_uops_reg_0_bits_rs1_data[63:39])) ? _alu_io_adder_out[39] : ~(_alu_io_adder_out[38]), _alu_io_adder_out[38:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:65:23, :66:{18,21,29,34,46,59,62}, :67:{8,16}, :71:24, :550:21, src/main/scala/chisel3/util/pla.scala:114:36]
  wire              _imm_b0_T_12 = ex_uops_reg_1_bits_ctrl_sel_imm == 3'h5;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1341:24, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  wire              imm_sign_1 = ~_imm_b0_T_12 & ex_uops_reg_1_bits_inst[31];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1341:{19,24,44}, generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  wire              _imm_b4_1_T_10 = ex_uops_reg_1_bits_ctrl_sel_imm == 3'h2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1342:26, generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  wire              _imm_b4_1_T_12 = ex_uops_reg_1_bits_ctrl_sel_imm == 3'h1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1346:23, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :259:46]
  wire              _imm_b0_T_8 = ex_uops_reg_1_bits_ctrl_sel_imm == 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1349:24, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :71:24]
  wire [66:0]       _ex_op1_T_19 = {3'h0, ex_uops_reg_1_bits_inst[3] ? {32'h0, ex_uops_reg_1_bits_rs1_data[31:0]} : ex_uops_reg_1_bits_rs1_data} << ex_uops_reg_1_bits_inst[14:13];	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :53:10, :71:24, :559:{24,33,50,72,83}]
  wire [3:0][63:0]  _GEN_32 = {{_ex_op1_T_19[63:0]}, {{{24{ex_uops_reg_1_bits_pc[39]}}, ex_uops_reg_1_bits_pc}}, {ex_uops_reg_1_bits_rs1_data}, {64'h0}};	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :556:42, :559:72]
  wire [3:0]        _ex_op2_T_12 = ex_uops_reg_1_bits_rvc ? 4'h2 : 4'h4;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :565:21]
  wire              _ex_bypasses_1_can_bypass_T_6 = ex_uops_reg_1_bits_ctrl_csr == 3'h6;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  wire              _ex_bypasses_1_can_bypass_T_8 = ex_uops_reg_1_bits_ctrl_csr == 3'h5;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  assign ex_bypasses_1_valid = ex_uops_reg_1_valid & ex_uops_reg_1_bits_ctrl_wxd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :581:50]
  assign ex_bypasses_1_can_bypass = ex_uops_reg_1_bits_ctrl_wxd & ~ex_uops_reg_1_bits_ctrl_mem & ~ex_uops_reg_1_bits_ctrl_div & ~ex_uops_reg_1_bits_ctrl_mul & ~(_ex_bypasses_1_can_bypass_T_6 | (&ex_uops_reg_1_bits_ctrl_csr) | _ex_bypasses_1_can_bypass_T_8) & ~ex_uops_reg_1_bits_ctrl_fp & ~ex_uops_reg_1_bits_ctrl_rocc & ~ex_uops_reg_1_bits_ctrl_jalr & ~ex_uops_reg_1_bits_ctrl_vec & ~ex_uops_reg_1_bits_uses_memalu & ~ex_uops_reg_1_bits_sfb_shadow;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/shuttle/src/main/scala/common/MicroOp.scala:76:{30,43,56,69,80,92,106,120}, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :575:57, :583:{67,70}]
  assign ex_dmem_addrs_1 = {ex_uops_reg_1_bits_rs1_data[63:39] == 25'h0 | (&(ex_uops_reg_1_bits_rs1_data[63:39])) ? _alu_1_io_adder_out[39] : ~(_alu_1_io_adder_out[38]), _alu_1_io_adder_out[38:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:65:23, :66:{18,21,29,34,46,59,62}, :67:{8,16}, :71:24, :550:21, src/main/scala/chisel3/util/pla.scala:114:36]
  assign ex_stall =
    ex_bsy
    & (ex_uops_reg_0_valid & (_ex_bypasses_0_can_bypass_T_6 | (&ex_uops_reg_0_bits_ctrl_csr) | _ex_bypasses_0_can_bypass_T_8) & (~_fsboard_bsy_T_30 | mem_bsy | wb_bsy) | _io_dmem_req_valid_output & ~io_dmem_req_ready | (~(~(fp_mem_bypasses_1_valid & fp_mem_bypasses_1_dst == ex_uops_reg_0_bits_inst[19:15] | fp_mem_bypasses_0_valid & fp_mem_bypasses_0_dst == ex_uops_reg_0_bits_inst[19:15] | fp_wb_bypasses_1_valid & fp_wb_bypasses_1_dst == ex_uops_reg_0_bits_inst[19:15] | fp_wb_bypasses_0_valid & fp_wb_bypasses_0_dst == ex_uops_reg_0_bits_inst[19:15]) & _GEN_28[ex_uops_reg_0_bits_inst[19:15]]) & ex_uops_reg_0_bits_ctrl_rfs1 | ~(~(fp_mem_bypasses_1_valid & fp_mem_bypasses_1_dst == ex_uops_reg_0_bits_inst[24:20] | fp_mem_bypasses_0_valid & fp_mem_bypasses_0_dst == ex_uops_reg_0_bits_inst[24:20] | fp_wb_bypasses_1_valid & fp_wb_bypasses_1_dst == ex_uops_reg_0_bits_inst[24:20] | fp_wb_bypasses_0_valid & fp_wb_bypasses_0_dst == ex_uops_reg_0_bits_inst[24:20]) & _GEN_28[ex_uops_reg_0_bits_inst[24:20]]) & ex_uops_reg_0_bits_ctrl_rfs2 | ~(~(fp_mem_bypasses_1_valid & fp_mem_bypasses_1_dst == ex_uops_reg_0_bits_inst[31:27] | fp_mem_bypasses_0_valid & fp_mem_bypasses_0_dst == ex_uops_reg_0_bits_inst[31:27] | fp_wb_bypasses_1_valid & fp_wb_bypasses_1_dst == ex_uops_reg_0_bits_inst[31:27] | fp_wb_bypasses_0_valid & fp_wb_bypasses_0_dst == ex_uops_reg_0_bits_inst[31:27]) & _GEN_28[ex_uops_reg_0_bits_inst[31:27]]) & ex_uops_reg_0_bits_ctrl_rfs3 | ~(~(fp_mem_bypasses_1_valid & fp_mem_bypasses_1_dst == ex_bypasses_0_dst | fp_mem_bypasses_0_valid & fp_mem_bypasses_0_dst == ex_bypasses_0_dst | fp_wb_bypasses_1_valid & fp_wb_bypasses_1_dst == ex_bypasses_0_dst | fp_wb_bypasses_0_valid & fp_wb_bypasses_0_dst == ex_bypasses_0_dst) & _GEN_28[ex_bypasses_0_dst]) & ex_uops_reg_0_valid & ex_uops_reg_0_bits_ctrl_wfd) & ex_uops_reg_0_valid
       | ~(~(fp_mem_bypasses_1_valid & fp_mem_bypasses_1_dst == ex_bypasses_1_dst | fp_mem_bypasses_0_valid & fp_mem_bypasses_0_dst == ex_bypasses_1_dst | fp_wb_bypasses_1_valid & fp_wb_bypasses_1_dst == ex_bypasses_1_dst | fp_wb_bypasses_0_valid & fp_wb_bypasses_0_dst == ex_bypasses_1_dst) & _GEN_28[ex_bypasses_1_dst]) & ex_uops_reg_1_valid & ex_uops_reg_1_bits_ctrl_wfd);	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :52:17, :53:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :110:49, :111:51, :112:49, :283:30, :286:{21,30,38}, :287:20, :291:6, :431:{18,35}, :445:68, :464:42, :465:42, :466:42, :468:{89,109}, :478:{80,107}, :517:48, :594:{53,56}, :596:53, :599:31, :756:55, :1055:53]
  wire              mem_brjmp_oh_0 = mem_uops_reg_0_valid & (mem_uops_reg_0_bits_ctrl_branch | mem_uops_reg_0_bits_ctrl_jal | mem_uops_reg_0_bits_ctrl_jalr | mem_uops_reg_0_bits_ctrl_mem & mem_uops_reg_0_bits_ctrl_mem_cmd == 5'h14 | mem_uops_reg_0_bits_next_pc_valid);	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:71:{25,41}, generators/shuttle/src/main/scala/exu/Core.scala:72:25, :230:43, :611:{53,75}]
  wire              mem_brjmp_oh_1 = mem_uops_reg_1_valid & (mem_uops_reg_1_bits_ctrl_branch | mem_uops_reg_1_bits_ctrl_jal | mem_uops_reg_1_bits_ctrl_jalr | mem_uops_reg_1_bits_ctrl_mem & mem_uops_reg_1_bits_ctrl_mem_cmd == 5'h14 | mem_uops_reg_1_bits_next_pc_valid);	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:71:{25,41}, generators/shuttle/src/main/scala/exu/Core.scala:72:25, :230:43, :611:{53,75}]
  wire              mem_brjmp_val = mem_brjmp_oh_0 | mem_brjmp_oh_1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:611:53, :612:44]
  wire [63:0]       _mem_brjmp_uop_WIRE_34 = (mem_brjmp_oh_0 ? mem_uops_reg_0_bits_wdata_bits : 64'h0) | (mem_brjmp_oh_1 ? mem_uops_reg_1_bits_wdata_bits : 64'h0);	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :556:42, :611:53, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire              _mem_brjmp_uop_WIRE_43 = mem_brjmp_oh_0 & mem_uops_reg_0_bits_taken | mem_brjmp_oh_1 & mem_uops_reg_1_bits_taken;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :611:53, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [2:0]        _mem_brjmp_uop_WIRE_44 = (mem_brjmp_oh_0 ? mem_uops_reg_0_bits_ras_head : 3'h0) | (mem_brjmp_oh_1 ? mem_uops_reg_1_bits_ras_head : 3'h0);	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :72:25, :611:53, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire              _mem_brjmp_uop_WIRE_47 = mem_brjmp_oh_0 & mem_uops_reg_0_bits_next_pc_valid | mem_brjmp_oh_1 & mem_uops_reg_1_bits_next_pc_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :611:53, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire              _mem_brjmp_uop_WIRE_63 = mem_brjmp_oh_0 & mem_uops_reg_0_bits_rvc | mem_brjmp_oh_1 & mem_uops_reg_1_bits_rvc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :611:53, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire              _mem_brjmp_uop_WIRE_105 = mem_brjmp_oh_0 & mem_uops_reg_0_bits_ctrl_jalr | mem_brjmp_oh_1 & mem_uops_reg_1_bits_ctrl_jalr;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :611:53, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire              _mem_brjmp_uop_WIRE_106 = mem_brjmp_oh_0 & mem_uops_reg_0_bits_ctrl_jal | mem_brjmp_oh_1 & mem_uops_reg_1_bits_ctrl_jal;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :611:53, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire              _mem_brjmp_uop_WIRE_107 = mem_brjmp_oh_0 & mem_uops_reg_0_bits_ctrl_branch | mem_brjmp_oh_1 & mem_uops_reg_1_bits_ctrl_branch;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :611:53, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [39:0]       _mem_brjmp_uop_WIRE_112 = (mem_brjmp_oh_0 ? mem_uops_reg_0_bits_pc : 40'h0) | (mem_brjmp_oh_1 ? mem_uops_reg_1_bits_pc : 40'h0);	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :72:25, :605:20, :611:53, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [24:0]       _mem_brjmp_uop_WIRE_114 = (mem_brjmp_oh_0 ? mem_uops_reg_0_bits_inst[31:7] : 25'h0) | (mem_brjmp_oh_1 ? mem_uops_reg_1_bits_inst[31:7] : 25'h0);	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :611:53, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:114:36]
  wire              mem_brjmp_call = (_mem_brjmp_uop_WIRE_105 | _mem_brjmp_uop_WIRE_106) & _mem_brjmp_uop_WIRE_114[4:0] == 5'h1;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:615:{45,68,88}, :1040:23, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire              _mem_brjmp_taken_T = _mem_brjmp_uop_WIRE_107 & _mem_brjmp_uop_WIRE_43;	// @[generators/shuttle/src/main/scala/exu/Core.scala:618:31, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [3:0]        _mem_brjmp_target_T_6 = _mem_brjmp_uop_WIRE_63 ? 4'h2 : 4'h4;	// @[generators/shuttle/src/main/scala/exu/Core.scala:565:21, :620:8, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [31:0]       _mem_brjmp_target_T_8 = _mem_brjmp_taken_T ? {{20{_mem_brjmp_uop_WIRE_114[24]}}, _mem_brjmp_uop_WIRE_114[0], _mem_brjmp_uop_WIRE_114[23:18], _mem_brjmp_uop_WIRE_114[4:1], 1'h0} : _mem_brjmp_uop_WIRE_106 ? {{12{_mem_brjmp_uop_WIRE_114[24]}}, _mem_brjmp_uop_WIRE_114[12:5], _mem_brjmp_uop_WIRE_114[13], _mem_brjmp_uop_WIRE_114[23:14], 1'h0} : {{28{_mem_brjmp_target_T_6[3]}}, _mem_brjmp_target_T_6};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1341:44, :1343:65, :1345:39, :1346:39, :1347:62, :1349:57, :1355:8, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :108:25, :440:23, :540:55, :605:20, :618:{8,31}, :619:8, :620:8, :852:19, :888:20, :889:16, :911:15, :933:{31,48}, :937:78, :938:26, :939:21, :940:22, :1127:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [39:0]       _mem_brjmp_target_T_9 = _mem_brjmp_uop_WIRE_112 + {{8{_mem_brjmp_target_T_8[31]}}, _mem_brjmp_target_T_8};	// @[generators/shuttle/src/main/scala/exu/Core.scala:617:50, :618:8, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [39:0]       _mem_brjmp_npc_T_6 = _mem_brjmp_uop_WIRE_105 | (mem_brjmp_oh_0 & mem_uops_reg_0_bits_ctrl_mem | mem_brjmp_oh_1 & mem_uops_reg_1_bits_ctrl_mem) & ((mem_brjmp_oh_0 ? mem_uops_reg_0_bits_ctrl_mem_cmd : 5'h0) | (mem_brjmp_oh_1 ? mem_uops_reg_1_bits_ctrl_mem_cmd : 5'h0)) == 5'h14 ? {_mem_brjmp_uop_WIRE_34[63:39] == 25'h0 | (&(_mem_brjmp_uop_WIRE_34[63:39])) ? _mem_brjmp_uop_WIRE_34[39] : ~(_mem_brjmp_uop_WIRE_34[38]), _mem_brjmp_uop_WIRE_34[38:0]} : _mem_brjmp_target_T_9;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:71:{25,41}, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :65:23, :66:{18,21,29,34,46,59,62}, :67:{8,16}, :72:25, :230:43, :605:20, :611:53, :617:50, :621:{27,48}, :1127:22, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:114:36]
  wire [39:0]       mem_brjmp_npc = _mem_brjmp_npc_T_6 & 40'hFFFFFFFFFE;	// @[generators/shuttle/src/main/scala/exu/Core.scala:621:27, :623:23]
  wire              mem_brjmp_taken = _mem_brjmp_taken_T | _mem_brjmp_uop_WIRE_105 | _mem_brjmp_uop_WIRE_106;	// @[generators/shuttle/src/main/scala/exu/Core.scala:618:31, :625:95, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire              mem_brjmp_mispredict = mem_brjmp_taken & (~_mem_brjmp_uop_WIRE_47 | ((mem_brjmp_oh_0 ? mem_uops_reg_0_bits_next_pc_bits : 40'h0) | (mem_brjmp_oh_1 ? mem_uops_reg_1_bits_next_pc_bits : 40'h0)) != mem_brjmp_npc) | (_mem_brjmp_uop_WIRE_107 & ~_mem_brjmp_uop_WIRE_43 | ~(_mem_brjmp_uop_WIRE_107 | _mem_brjmp_uop_WIRE_106 | _mem_brjmp_uop_WIRE_105)) & _mem_brjmp_uop_WIRE_47;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:73:37, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :72:25, :605:20, :611:53, :623:23, :624:56, :625:95, :626:{52,56,85}, :627:{64,67,89,92,112}, :628:57, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire              mem_brjmp_sfb = mem_uops_reg_0_bits_sfb_br & mem_uops_reg_1_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :629:51]
  wire              _io_imem_btb_update_bits_cfiType_T_9 = _mem_brjmp_uop_WIRE_106 | _mem_brjmp_uop_WIRE_105;	// @[generators/shuttle/src/main/scala/exu/Core.scala:635:29, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [38:0]       _io_imem_btb_update_bits_br_pc_T_1 = _mem_brjmp_uop_WIRE_112[38:0] + {37'h0, (&(_mem_brjmp_uop_WIRE_112[2:1])) & ~_mem_brjmp_uop_WIRE_63, 1'h0};	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :108:25, :440:23, :540:55, :605:20, :640:{43,48}, :641:{53,74,77}, :643:53, :852:19, :888:20, :889:16, :911:15, :933:{31,48}, :937:78, :938:26, :939:21, :940:22, :1127:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [38:0]       _io_imem_btb_update_bits_pc_output = {_io_imem_btb_update_bits_br_pc_T_1[38:3], 3'h0};	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :643:53, :644:67]
  wire              _io_imem_redirect_ras_head_T = _mem_brjmp_uop_WIRE_44 == 3'h5;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/exu/Core.scala:659:62, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [2:0]        _io_imem_redirect_ras_head_T_1 = _mem_brjmp_uop_WIRE_44 + 3'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:259:46, :659:120, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire              _GEN_33 = mem_brjmp_val & mem_brjmp_mispredict & ~mem_brjmp_sfb;	// @[generators/shuttle/src/main/scala/exu/Core.scala:612:44, :628:57, :629:51, :631:48, :666:47]
  wire              mem_dmem_oh_0 = mem_uops_reg_0_valid & mem_uops_reg_0_bits_ctrl_mem;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :672:51]
  wire              mem_dmem_oh_1 = mem_uops_reg_1_valid & mem_uops_reg_1_bits_ctrl_mem;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :672:51]
  wire [1:0]        _mem_dmem_uop_WIRE_2 = (mem_dmem_oh_0 ? mem_uops_reg_0_bits_mem_size : 2'h0) | (mem_dmem_oh_1 ? mem_uops_reg_1_bits_mem_size : 2'h0);	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :72:25, :605:20, :672:51, :935:21, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [4:0]        _mem_dmem_uop_WIRE_95 = (mem_dmem_oh_0 ? mem_uops_reg_0_bits_ctrl_mem_cmd : 5'h0) | (mem_dmem_oh_1 ? mem_uops_reg_1_bits_ctrl_mem_cmd : 5'h0);	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :72:25, :605:20, :672:51, :1127:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire              _mem_dmem_uop_WIRE_114 = mem_dmem_oh_0 & mem_uops_reg_0_valid | mem_dmem_oh_1 & mem_uops_reg_1_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :672:51, src/main/scala/chisel3/util/Mux.scala:30:73]
  reg  [39:0]       dtlb_io_req_1_bits_vaddr_r;	// @[generators/shuttle/src/main/scala/exu/Core.scala:677:43]
  wire              _dtlb_io_sfence_valid_T_1 = _mem_dmem_uop_WIRE_114 & _mem_dmem_uop_WIRE_95 == 5'h14;	// @[generators/shuttle/src/main/scala/exu/Core.scala:230:43, :682:{46,80}, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign mem_bypasses_0_valid = mem_uops_reg_0_valid & mem_uops_reg_0_bits_ctrl_wxd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :751:52]
  assign fp_mem_bypasses_0_dst = mem_uops_reg_0_bits_inst[11:7];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  assign fp_mem_bypasses_0_valid = mem_uops_reg_0_valid & mem_uops_reg_0_bits_ctrl_wfd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :756:55]
  assign fp_mem_bypasses_1_dst = mem_uops_reg_1_bits_inst[11:7];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  assign fp_mem_bypasses_1_valid = mem_uops_reg_1_valid & mem_uops_reg_1_bits_ctrl_wfd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :756:55]
  wire              _imm_b0_T_20 = mem_uops_reg_1_bits_ctrl_sel_imm == 3'h5;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1341:24, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  wire              imm_sign_2 = ~_imm_b0_T_20 & mem_uops_reg_1_bits_inst[31];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1341:{19,24,44}, generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  wire              _imm_b4_1_T_20 = mem_uops_reg_1_bits_ctrl_sel_imm == 3'h2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1342:26, generators/shuttle/src/main/scala/exu/Core.scala:72:25]
  wire              _imm_b4_1_T_22 = mem_uops_reg_1_bits_ctrl_sel_imm == 3'h1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1346:23, generators/shuttle/src/main/scala/exu/Core.scala:72:25, :259:46]
  wire              _imm_b0_T_16 = mem_uops_reg_1_bits_ctrl_sel_imm == 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1349:24, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :72:25]
  wire [63:0]       rs1_data_2 = mem_uops_reg_1_bits_inst[19:15] == fp_mem_bypasses_0_dst & mem_uops_reg_0_valid & mem_uops_reg_0_bits_ctrl_wxd ? mem_uops_reg_0_bits_wdata_bits : mem_uops_reg_1_bits_rs1_data;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:72:25, :770:{25,34,87}]
  wire [63:0]       rs2_data_2 = mem_uops_reg_1_bits_inst[24:20] == fp_mem_bypasses_0_dst & mem_uops_reg_0_valid & mem_uops_reg_0_bits_ctrl_wxd ? mem_uops_reg_0_bits_wdata_bits : mem_uops_reg_1_bits_rs2_data;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:52:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:72:25, :773:{25,34,87}]
  wire [66:0]       _ex_op1_T_32 = {3'h0, mem_uops_reg_1_bits_inst[3] ? {32'h0, rs1_data_2[31:0]} : rs1_data_2} << mem_uops_reg_1_bits_inst[14:13];	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :53:10, :72:25, :770:25, :779:{26,35,48,66,77}]
  wire [3:0][63:0]  _GEN_34 = {{_ex_op1_T_32[63:0]}, {{{24{mem_uops_reg_1_bits_pc[39]}}, mem_uops_reg_1_bits_pc}}, {rs1_data_2}, {64'h0}};	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :556:42, :770:25, :776:44, :779:66]
  wire [3:0]        _ex_op2_T_23 = mem_uops_reg_1_bits_rvc ? 4'h2 : 4'h4;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :565:21, :785:23]
  assign mem_bypasses_1_valid = mem_uops_reg_1_bits_uses_memalu ? mem_uops_reg_1_bits_ctrl_wxd & mem_uops_reg_1_valid : mem_uops_reg_1_valid & mem_uops_reg_1_bits_ctrl_wxd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :751:{27,52}, :794:30, :797:{31,64}]
  assign mem_bypasses_1_can_bypass = mem_uops_reg_1_bits_uses_memalu | mem_uops_reg_1_bits_wdata_valid & ~mem_uops_reg_1_bits_sfb_shadow;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :753:{32,68,71}, :794:30, :798:36]
  wire [63:0]       mem_bypasses_1_data = mem_uops_reg_1_bits_uses_memalu ? _alu_2_io_out : mem_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :754:26, :764:23, :794:30, :799:30]
  reg               REG_2;	// @[generators/shuttle/src/main/scala/exu/Core.scala:806:18]
  wire              sel_0 = wb_uops_reg_0_valid & wb_uops_reg_0_bits_ctrl_mem;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :809:32]
  reg               REG_3;	// @[generators/shuttle/src/main/scala/exu/Core.scala:806:18]
  wire              sel_1 = wb_uops_reg_1_valid & wb_uops_reg_1_bits_ctrl_mem;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :809:32]
  wire              _wb_fp_divsqrt_valid_T = wb_uops_reg_0_bits_fp_ctrl_ldst & wb_uops_reg_0_bits_fp_ctrl_wen;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:77:43, generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  wire              wb_fp_divsqrt_valid = wb_uops_reg_0_bits_ctrl_fp & ~_wb_fp_divsqrt_valid_T & (wb_uops_reg_0_bits_fp_ctrl_div | wb_uops_reg_0_bits_fp_ctrl_sqrt);	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:77:{28,43}, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :817:{57,84}]
  reg               divSqrt_val;	// @[generators/shuttle/src/main/scala/exu/Core.scala:819:28]
  reg  [4:0]        divSqrt_waddr;	// @[generators/shuttle/src/main/scala/exu/Core.scala:820:26]
  reg               divSqrt_wdata_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:822:26]
  reg  [64:0]       divSqrt_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:822:26]
  reg  [4:0]        divSqrt_flags;	// @[generators/shuttle/src/main/scala/exu/Core.scala:823:26]
  wire              _divSqrt_io_inValid_T_4 = wb_uops_reg_0_valid & wb_uops_reg_0_bits_fp_ctrl_typeTagOut == 2'h0 & wb_fp_divsqrt_valid & ~divSqrt_val;	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :73:24, :605:20, :817:57, :819:28, :830:{55,95,98}, :935:21]
  wire [5:0]        _divSqrt_io_a_expOut_commonCase_T = wb_uops_reg_0_bits_fdivin_in1[57:52] - 6'h20;	// @[generators/rocket-chip/src/main/scala/tile/FPU.scala:276:18, :280:31, generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  wire [5:0]        _divSqrt_io_b_expOut_commonCase_T = wb_uops_reg_0_bits_fdivin_in2[57:52] - 6'h20;	// @[generators/rocket-chip/src/main/scala/tile/FPU.scala:276:18, :280:31, generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  wire              _divSqrt_io_inValid_T_9 = wb_uops_reg_0_valid & wb_uops_reg_0_bits_fp_ctrl_typeTagOut == 2'h1 & wb_fp_divsqrt_valid & ~divSqrt_val;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :255:38, :817:57, :819:28, :830:{55,95,98}]
  wire [8:0]        _divSqrt_io_a_expOut_commonCase_T_3 = wb_uops_reg_0_bits_fdivin_in1[60:52] - 9'h100;	// @[generators/rocket-chip/src/main/scala/tile/FPU.scala:276:18, :280:31, generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  wire [8:0]        _divSqrt_io_b_expOut_commonCase_T_3 = wb_uops_reg_0_bits_fdivin_in2[60:52] - 9'h100;	// @[generators/rocket-chip/src/main/scala/tile/FPU.scala:276:18, :280:31, generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  wire              _divSqrt_io_inValid_T_14 = wb_uops_reg_0_valid & wb_uops_reg_0_bits_fp_ctrl_typeTagOut == 2'h2 & wb_fp_divsqrt_valid & ~divSqrt_val;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :208:34, :817:57, :819:28, :830:{55,95,98}]
  wire              _div_io_req_valid_T = wb_uops_reg_0_valid & wb_uops_reg_0_bits_ctrl_div;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :854:44]
  assign fp_wb_bypasses_0_dst = wb_uops_reg_0_bits_inst[11:7];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  wire              _wb_retire_T_3 = wb_uops_reg_0_valid & ~wb_uops_0_bits_xcpt & ~wb_uops_0_bits_needs_replay;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :887:{76,98,101}, :977:49, :994:48, :997:84, :998:36, :1000:88, :1001:36, :1013:122, :1014:38, :1018:41, :1019:38]
  wire              wb_retire_1 = wb_uops_reg_1_valid & ~wb_uops_reg_1_bits_xcpt & ~wb_uops_1_bits_needs_replay & ~kill_wb_1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :74:25, :887:{76,101,131,134}, :997:84, :998:36, :1000:88, :1001:36, :1013:122, :1014:38, :1018:41, :1019:38, :1022:45, :1024:48, :1028:61, :1029:36, :1090:28]
  wire              _csr_io_exception_T_4 = wb_uops_reg_0_valid & wb_uops_0_bits_xcpt & ~wb_uops_0_bits_needs_replay;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :887:101, :888:83, :977:49, :994:48, :997:84, :998:36, :1000:88, :1001:36, :1013:122, :1014:38, :1018:41, :1019:38]
  wire [1:0]        _csr_io_retire_T_1 = {1'h0, _wb_retire_T_3} + {1'h0, wb_retire_1};	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :108:25, :440:23, :540:55, :605:20, :852:19, :887:{98,131}, :888:20, :889:16, :890:28, :911:15, :933:{31,48}, :937:78, :938:26, :939:21, :940:22, :1127:22]
  wire              set_vcfg = _wb_retire_T_3 & wb_uops_reg_0_bits_sets_vcfg | wb_retire_1 & wb_uops_reg_1_bits_sets_vcfg;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :887:{98,131}, :925:70]
  assign wb_bypasses_0_can_bypass = (|wb_uops_reg_0_bits_ctrl_csr) | wb_uops_reg_0_bits_ctrl_mul | wb_uops_reg_0_bits_wdata_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :74:25, :865:39, :866:33, :977:{38,49}, :978:33]
  wire [63:0]       wb_bypasses_0_data = (|wb_uops_reg_0_bits_ctrl_csr) ? _csr_io_rw_rdata : wb_uops_reg_0_bits_ctrl_mul ? _mul_io_resp_bits_data : wb_uops_reg_0_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :73:24, :74:25, :506:19, :865:39, :867:32, :977:{38,49}, :979:32]
  assign wb_uops_0_bits_xcpt = wb_uops_reg_0_valid & wb_uops_reg_0_bits_xcpt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :994:48]
  wire [4:0]        _io_vector_wb_scalar_check_bits_store_WIRE = (sel_0 ? mem_uops_reg_0_bits_ctrl_mem_cmd : 5'h0) | (sel_1 ? mem_uops_reg_1_bits_ctrl_mem_cmd : 5'h0);	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :72:25, :605:20, :809:32, :1127:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire              _GEN_35 = (sel_0 | sel_1) & ~io_vector_wb_scalar_check_ready;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/exu/Core.scala:809:32, :1013:{49,52}]
  assign wb_uops_0_bits_needs_replay = io_vector_wb_block_all | _GEN_35 & wb_uops_reg_0_bits_ctrl_mem | wb_uops_reg_0_valid & wb_uops_reg_0_bits_ctrl_rocc | sel_0 & io_dmem_s2_nack | _div_io_req_valid_T & ~_div_io_req_ready | wb_fp_divsqrt_valid & divSqrt_val | wb_uops_reg_0_bits_needs_replay;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :809:32, :817:57, :819:28, :824:29, :852:19, :854:44, :861:{62,65}, :870:44, :977:49, :997:{64,84}, :998:36, :1000:88, :1001:36, :1013:{49,89,122}, :1014:38, :1018:41, :1019:38]
  assign wb_uops_1_bits_needs_replay = wb_uops_reg_1_valid & wb_uops_reg_1_bits_xcpt | io_vector_wb_block_all | _GEN_35 & wb_uops_reg_1_bits_ctrl_mem | wb_uops_reg_1_valid & wb_uops_reg_1_bits_ctrl_rocc | sel_1 & io_dmem_s2_nack | wb_uops_reg_1_bits_needs_replay;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :74:25, :809:32, :997:{64,84}, :998:36, :1000:{32,88}, :1001:36, :1013:{49,89,122}, :1014:38, :1018:41, :1019:38, :1022:45, :1024:48, :1028:{32,61}, :1029:36]
  wire              wen = _wb_retire_T_3 & wb_uops_reg_0_bits_ctrl_wxd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :887:98, :1037:20]
  wire              _GEN_36 = wb_uops_reg_0_bits_inst[11:7] == 5'h0;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :73:24, :605:20, :1040:23, :1127:22]
  wire              _GEN_37 = wb_uops_reg_0_bits_inst[11:7] == 5'h1;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_38 = wb_uops_reg_0_bits_inst[11:7] == 5'h2;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_39 = wb_uops_reg_0_bits_inst[11:7] == 5'h3;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_40 = wb_uops_reg_0_bits_inst[11:7] == 5'h4;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_41 = wb_uops_reg_0_bits_inst[11:7] == 5'h5;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_42 = wb_uops_reg_0_bits_inst[11:7] == 5'h6;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_43 = wb_uops_reg_0_bits_inst[11:7] == 5'h7;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_44 = wb_uops_reg_0_bits_inst[11:7] == 5'h8;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_45 = wb_uops_reg_0_bits_inst[11:7] == 5'h9;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_46 = wb_uops_reg_0_bits_inst[11:7] == 5'hA;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_47 = wb_uops_reg_0_bits_inst[11:7] == 5'hB;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_48 = wb_uops_reg_0_bits_inst[11:7] == 5'hC;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_49 = wb_uops_reg_0_bits_inst[11:7] == 5'hD;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_50 = wb_uops_reg_0_bits_inst[11:7] == 5'hE;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_51 = wb_uops_reg_0_bits_inst[11:7] == 5'hF;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_52 = wb_uops_reg_0_bits_inst[11:7] == 5'h10;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_53 = wb_uops_reg_0_bits_inst[11:7] == 5'h11;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49, generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_54 = wb_uops_reg_0_bits_inst[11:7] == 5'h12;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_55 = wb_uops_reg_0_bits_inst[11:7] == 5'h13;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_56 = wb_uops_reg_0_bits_inst[11:7] == 5'h14;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :230:43, :1040:23]
  wire              _GEN_57 = wb_uops_reg_0_bits_inst[11:7] == 5'h15;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_58 = wb_uops_reg_0_bits_inst[11:7] == 5'h16;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_59 = wb_uops_reg_0_bits_inst[11:7] == 5'h17;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_60 = wb_uops_reg_0_bits_inst[11:7] == 5'h18;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_61 = wb_uops_reg_0_bits_inst[11:7] == 5'h19;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_62 = wb_uops_reg_0_bits_inst[11:7] == 5'h1A;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_63 = wb_uops_reg_0_bits_inst[11:7] == 5'h1B;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :636:60, :1040:23]
  wire              _GEN_64 = wb_uops_reg_0_bits_inst[11:7] == 5'h1C;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_65 = wb_uops_reg_0_bits_inst[11:7] == 5'h1D;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_66 = wb_uops_reg_0_bits_inst[11:7] == 5'h1E;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_67 = wen & ~wb_bypasses_0_can_bypass;	// @[generators/shuttle/src/main/scala/exu/Core.scala:74:25, :865:39, :866:33, :977:49, :978:33, :1037:20, :1042:{15,18}]
  assign wb_bypasses_0_valid = wb_uops_reg_0_valid & wb_uops_reg_0_bits_ctrl_wxd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1046:50]
  wire              _GEN_68 = _wb_retire_T_3 & wb_uops_reg_0_bits_ctrl_wfd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :887:98, :1051:16]
  assign fp_wb_bypasses_0_valid = wb_uops_reg_0_valid & wb_uops_reg_0_bits_ctrl_wfd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1055:53]
  wire              wen_1 = wb_retire_1 & wb_uops_reg_1_bits_ctrl_wxd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :887:131, :1037:20]
  wire              _GEN_69 = wb_uops_reg_1_bits_inst[11:7] == 5'h0;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :73:24, :605:20, :1040:23, :1127:22]
  wire              _GEN_70 = wb_uops_reg_1_bits_inst[11:7] == 5'h1;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_71 = wb_uops_reg_1_bits_inst[11:7] == 5'h2;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_72 = wb_uops_reg_1_bits_inst[11:7] == 5'h3;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_73 = wb_uops_reg_1_bits_inst[11:7] == 5'h4;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_74 = wb_uops_reg_1_bits_inst[11:7] == 5'h5;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_75 = wb_uops_reg_1_bits_inst[11:7] == 5'h6;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_76 = wb_uops_reg_1_bits_inst[11:7] == 5'h7;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_77 = wb_uops_reg_1_bits_inst[11:7] == 5'h8;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_78 = wb_uops_reg_1_bits_inst[11:7] == 5'h9;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_79 = wb_uops_reg_1_bits_inst[11:7] == 5'hA;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_80 = wb_uops_reg_1_bits_inst[11:7] == 5'hB;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_81 = wb_uops_reg_1_bits_inst[11:7] == 5'hC;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_82 = wb_uops_reg_1_bits_inst[11:7] == 5'hD;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_83 = wb_uops_reg_1_bits_inst[11:7] == 5'hE;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_84 = wb_uops_reg_1_bits_inst[11:7] == 5'hF;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_85 = wb_uops_reg_1_bits_inst[11:7] == 5'h10;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_86 = wb_uops_reg_1_bits_inst[11:7] == 5'h11;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49, generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_87 = wb_uops_reg_1_bits_inst[11:7] == 5'h12;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_88 = wb_uops_reg_1_bits_inst[11:7] == 5'h13;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_89 = wb_uops_reg_1_bits_inst[11:7] == 5'h14;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :230:43, :1040:23]
  wire              _GEN_90 = wb_uops_reg_1_bits_inst[11:7] == 5'h15;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_91 = wb_uops_reg_1_bits_inst[11:7] == 5'h16;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_92 = wb_uops_reg_1_bits_inst[11:7] == 5'h17;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_93 = wb_uops_reg_1_bits_inst[11:7] == 5'h18;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_94 = wb_uops_reg_1_bits_inst[11:7] == 5'h19;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_95 = wb_uops_reg_1_bits_inst[11:7] == 5'h1A;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_96 = wb_uops_reg_1_bits_inst[11:7] == 5'h1B;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :636:60, :1040:23]
  wire              _GEN_97 = wb_uops_reg_1_bits_inst[11:7] == 5'h1C;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_98 = wb_uops_reg_1_bits_inst[11:7] == 5'h1D;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_99 = wb_uops_reg_1_bits_inst[11:7] == 5'h1E;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1040:23]
  wire              _GEN_100 = wen_1 & ~wb_uops_reg_1_bits_wdata_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1037:20, :1042:{15,18}]
  assign wb_bypasses_1_valid = wb_uops_reg_1_valid & wb_uops_reg_1_bits_ctrl_wxd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1046:50]
  assign fp_wb_bypasses_1_dst = wb_uops_reg_1_bits_inst[11:7];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  wire              _GEN_101 = wb_retire_1 & wb_uops_reg_1_bits_ctrl_wfd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :887:131, :1051:16]
  assign fp_wb_bypasses_1_valid = wb_uops_reg_1_valid & wb_uops_reg_1_bits_ctrl_wfd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1055:53]
  wire              _GEN_102 = wb_uops_reg_0_valid & wb_uops_reg_0_bits_ctrl_fp & ~_wb_fp_divsqrt_valid_T & wb_uops_reg_0_bits_fp_ctrl_toint & ~wb_uops_reg_0_bits_xcpt;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:77:{28,43}, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :854:79, :1061:98]
  assign csr_fcsr_flags_0 = _GEN_102 ? wb_uops_reg_0_bits_fexc : 5'h0;	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :73:24, :605:20, :991:28, :1061:{98,128}, :1063:23, :1127:22]
  assign csr_fcsr_flags_3 = io_vector_set_fflags_valid ? io_vector_set_fflags_bits : 5'h0;	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :605:20, :1069:46, :1127:22]
  wire              _io_imem_sfence_valid_output = wb_uops_reg_0_valid & wb_uops_reg_0_bits_ctrl_mem & wb_uops_reg_0_bits_ctrl_mem_cmd == 5'h14 & ~wb_uops_0_bits_xcpt & ~wb_uops_0_bits_needs_replay;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:71:41, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :230:43, :887:{76,101}, :977:49, :994:48, :997:84, :998:36, :1000:88, :1001:36, :1013:122, :1014:38, :1018:41, :1019:38, :1080:77]
  wire              xcpt_4 = wb_uops_reg_1_bits_xcpt | _csr_io_eret;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :73:24, :1087:25]
  wire              _flush_before_next_T_5 = wb_uops_reg_1_bits_ctrl_csr == 3'h6;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  wire              _GEN_103 = wb_uops_reg_1_valid & (wb_uops_1_bits_needs_replay | xcpt_4 | (_flush_before_next_T_5 | (&wb_uops_reg_1_bits_ctrl_csr) | wb_uops_reg_1_bits_ctrl_csr == 3'h5) & ~((_flush_before_next_T_5 | (&wb_uops_reg_1_bits_ctrl_csr)) & wb_uops_reg_1_bits_inst[19:15] == 5'h0) | wb_uops_reg_1_bits_flush_pipe);	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :68:{48,55}, :69:{24,27}, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :73:24, :74:25, :605:20, :997:84, :998:36, :1000:88, :1001:36, :1013:122, :1014:38, :1018:41, :1019:38, :1022:45, :1024:48, :1028:61, :1029:36, :1087:25, :1090:{28,47}, :1127:22]
  wire              xcpt_5 = wb_uops_0_bits_xcpt | _csr_io_eret;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :994:48, :1087:25]
  wire              _flush_before_next_T_18 = wb_uops_reg_0_bits_ctrl_csr == 3'h6;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/exu/Core.scala:73:24]
  assign kill_wb_1 = wb_uops_reg_0_valid & (wb_uops_0_bits_needs_replay | xcpt_5 | (_flush_before_next_T_18 | (&wb_uops_reg_0_bits_ctrl_csr) | wb_uops_reg_0_bits_ctrl_csr == 3'h5) & ~((_flush_before_next_T_18 | (&wb_uops_reg_0_bits_ctrl_csr)) & wb_uops_reg_0_bits_inst[19:15] == 5'h0) | wb_uops_reg_0_bits_flush_pipe);	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :68:{48,55}, :69:{24,27}, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :73:24, :605:20, :977:49, :997:84, :998:36, :1000:88, :1001:36, :1013:122, :1014:38, :1018:41, :1019:38, :1087:25, :1090:{28,47}, :1127:22]
  assign flush_rrd_ex = kill_wb_1 | _GEN_103 | _GEN_33;	// @[generators/shuttle/src/main/scala/exu/Core.scala:666:{47,66}, :1090:{28,70}, :1091:28, :1105:34, :1106:28]
  assign kill_mem = kill_wb_1 | _GEN_103;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1090:{28,70}, :1096:16, :1105:34, :1109:16]
  wire              _fp_load_val_T = io_dmem_resp_valid & io_dmem_resp_bits_has_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1130:47]
  wire              _GEN_104 = _ll_arb_io_out_bits_waddr == 5'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1127:22, :1160:24]
  wire              _GEN_105 = _ll_arb_io_out_bits_waddr == 5'h2;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1127:22, :1160:24]
  wire              _GEN_106 = _ll_arb_io_out_bits_waddr == 5'h3;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1127:22, :1160:24]
  wire              _GEN_107 = _ll_arb_io_out_bits_waddr == 5'h4;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1127:22, :1160:24]
  wire              _GEN_108 = _ll_arb_io_out_bits_waddr == 5'h5;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1127:22, :1160:24]
  wire              _GEN_109 = _ll_arb_io_out_bits_waddr == 5'h6;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1127:22, :1160:24]
  wire              _GEN_110 = _ll_arb_io_out_bits_waddr == 5'h7;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1127:22, :1160:24]
  wire              _GEN_111 = _ll_arb_io_out_bits_waddr == 5'h8;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1127:22, :1160:24]
  wire              _GEN_112 = _ll_arb_io_out_bits_waddr == 5'h9;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1127:22, :1160:24]
  wire              _GEN_113 = _ll_arb_io_out_bits_waddr == 5'hA;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1127:22, :1160:24]
  wire              _GEN_114 = _ll_arb_io_out_bits_waddr == 5'hB;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1127:22, :1160:24]
  wire              _GEN_115 = _ll_arb_io_out_bits_waddr == 5'hC;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1127:22, :1160:24]
  wire              _GEN_116 = _ll_arb_io_out_bits_waddr == 5'hD;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1127:22, :1160:24]
  wire              _GEN_117 = _ll_arb_io_out_bits_waddr == 5'hE;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1127:22, :1160:24]
  wire              _GEN_118 = _ll_arb_io_out_bits_waddr == 5'hF;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1127:22, :1160:24]
  wire              _GEN_119 = _ll_arb_io_out_bits_waddr == 5'h10;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1127:22, :1160:24]
  wire              _GEN_120 = _ll_arb_io_out_bits_waddr == 5'h11;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49, generators/shuttle/src/main/scala/exu/Core.scala:1127:22, :1160:24]
  wire              _GEN_121 = _ll_arb_io_out_bits_waddr == 5'h12;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1127:22, :1160:24]
  wire              _GEN_122 = _ll_arb_io_out_bits_waddr == 5'h13;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1127:22, :1160:24]
  wire              _GEN_123 = _ll_arb_io_out_bits_waddr == 5'h14;	// @[generators/shuttle/src/main/scala/exu/Core.scala:230:43, :1127:22, :1160:24]
  wire              _GEN_124 = _ll_arb_io_out_bits_waddr == 5'h15;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1127:22, :1160:24]
  wire              _GEN_125 = _ll_arb_io_out_bits_waddr == 5'h16;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1127:22, :1160:24]
  wire              _GEN_126 = _ll_arb_io_out_bits_waddr == 5'h17;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1127:22, :1160:24]
  wire              _GEN_127 = _ll_arb_io_out_bits_waddr == 5'h18;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1127:22, :1160:24]
  wire              _GEN_128 = _ll_arb_io_out_bits_waddr == 5'h19;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1127:22, :1160:24]
  wire              _GEN_129 = _ll_arb_io_out_bits_waddr == 5'h1A;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1127:22, :1160:24]
  wire              _GEN_130 = _ll_arb_io_out_bits_waddr == 5'h1B;	// @[generators/shuttle/src/main/scala/exu/Core.scala:636:60, :1127:22, :1160:24]
  wire              _GEN_131 = _ll_arb_io_out_bits_waddr == 5'h1C;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1127:22, :1160:24]
  wire              _GEN_132 = _ll_arb_io_out_bits_waddr == 5'h1D;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1127:22, :1160:24]
  wire              _GEN_133 = _ll_arb_io_out_bits_waddr == 5'h1E;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1127:22, :1160:24]
  reg               fp_load_val;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1167:28]
  reg  [1:0]        fp_load_type;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1168:29]
  reg  [4:0]        fp_load_addr;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1169:29]
  reg  [63:0]       fp_load_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1170:29]
  wire              _GEN_134 = divSqrt_val & divSqrt_wdata_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:819:28, :822:26, :1180:28]
  wire              _GEN_135 = fp_load_val | ~_GEN_134;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1167:28, :1176:22, :1179:17, :1180:{28,52}]
  assign csr_fcsr_flags_1 = _GEN_135 ? 5'h0 : divSqrt_flags;	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :605:20, :823:26, :991:28, :1127:22, :1176:22, :1179:17, :1180:52]
  wire              _GEN_136 = ~fp_load_val & ~divSqrt_val & divSqrt_wdata_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:819:28, :822:26, :830:98, :1167:28, :1191:7, :1193:24]
  wire              ll_fp_wval = _GEN_136 ? io_vector_resp_valid & io_vector_resp_bits_fp : fp_load_val | _GEN_134;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1167:28, :1172:28, :1176:22, :1177:16, :1180:{28,52}, :1181:16, :1193:{24,66}, :1194:{18,46}]
  wire [4:0]        ll_fp_waddr = _GEN_136 ? io_vector_resp_bits_rd : _GEN_135 ? fp_load_addr : divSqrt_waddr;	// @[generators/shuttle/src/main/scala/exu/Core.scala:820:26, :1169:29, :1176:22, :1179:17, :1180:52, :1193:{24,66}, :1196:19]
  wire              _GEN_137 = ll_fp_waddr == 5'h0;	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :605:20, :1127:22, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_138 = ll_fp_waddr == 5'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_139 = ll_fp_waddr == 5'h2;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_140 = ll_fp_waddr == 5'h3;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_141 = ll_fp_waddr == 5'h4;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_142 = ll_fp_waddr == 5'h5;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_143 = ll_fp_waddr == 5'h6;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_144 = ll_fp_waddr == 5'h7;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_145 = ll_fp_waddr == 5'h8;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_146 = ll_fp_waddr == 5'h9;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_147 = ll_fp_waddr == 5'hA;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_148 = ll_fp_waddr == 5'hB;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_149 = ll_fp_waddr == 5'hC;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_150 = ll_fp_waddr == 5'hD;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_151 = ll_fp_waddr == 5'hE;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_152 = ll_fp_waddr == 5'hF;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_153 = ll_fp_waddr == 5'h10;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_154 = ll_fp_waddr == 5'h11;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49, generators/shuttle/src/main/scala/exu/Core.scala:1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_155 = ll_fp_waddr == 5'h12;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_156 = ll_fp_waddr == 5'h13;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_157 = ll_fp_waddr == 5'h14;	// @[generators/shuttle/src/main/scala/exu/Core.scala:230:43, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_158 = ll_fp_waddr == 5'h15;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_159 = ll_fp_waddr == 5'h16;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_160 = ll_fp_waddr == 5'h17;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_161 = ll_fp_waddr == 5'h18;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_162 = ll_fp_waddr == 5'h19;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_163 = ll_fp_waddr == 5'h1A;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_164 = ll_fp_waddr == 5'h1B;	// @[generators/shuttle/src/main/scala/exu/Core.scala:636:60, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_165 = ll_fp_waddr == 5'h1C;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_166 = ll_fp_waddr == 5'h1D;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_167 = ll_fp_waddr == 5'h1E;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1040:23, :1176:22, :1193:66, :1196:19, :1202:27]
  wire              _GEN_168 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'h0;	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :440:23, :605:20, :1127:22, :1201:21, :1212:31, :1214:21]
  wire              _GEN_169 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1040:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_170 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'h2;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1040:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_171 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'h3;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1040:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_172 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'h4;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1040:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_173 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'h5;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1040:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_174 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'h6;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1040:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_175 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'h7;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1040:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_176 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'h8;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1040:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_177 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'h9;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1040:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_178 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'hA;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1040:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_179 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'hB;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1040:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_180 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'hC;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1040:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_181 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'hD;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1040:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_182 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'hE;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1040:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_183 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'hF;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1040:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_184 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'h10;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1040:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_185 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'h11;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49, generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_186 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'h12;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1040:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_187 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'h13;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1040:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_188 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'h14;	// @[generators/shuttle/src/main/scala/exu/Core.scala:230:43, :440:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_189 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'h15;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1040:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_190 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'h16;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1040:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_191 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'h17;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1040:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_192 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'h18;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1040:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_193 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'h19;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1040:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_194 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'h1A;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1040:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_195 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'h1B;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :636:60, :1201:21, :1212:31, :1214:21]
  wire              _GEN_196 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'h1C;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1040:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_197 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'h1D;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1040:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_198 = _fp_pipe_io_out_valid & _fp_pipe_io_out_rd == 5'h1E;	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1040:23, :1201:21, :1212:31, :1214:21]
  wire              _GEN_199 = _fp_pipe_io_out_valid & (&_fp_pipe_io_out_rd);	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1201:21, :1212:31, :1214:21]
  assign csr_fcsr_flags_2 = _fp_pipe_io_out_valid ? _fp_pipe_io_out_bits_exc : 5'h0;	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :440:23, :605:20, :991:28, :1127:22, :1212:31, :1218:23]
  `ifndef SYNTHESIS	// @[generators/shuttle/src/main/scala/exu/Core.scala:838:13]
    always @(posedge clock) begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:838:13]
      if (_divSqrt_io_inValid_T_4 & ~reset & ~_divSqrt_io_inReady) begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:829:25, :830:95, :838:13]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/shuttle/src/main/scala/exu/Core.scala:838:13]
          $error("Assertion failed\n    at Core.scala:838 assert(divSqrt.io.inReady)\n");	// @[generators/shuttle/src/main/scala/exu/Core.scala:838:13]
        if (`STOP_COND_)	// @[generators/shuttle/src/main/scala/exu/Core.scala:838:13]
          $fatal;	// @[generators/shuttle/src/main/scala/exu/Core.scala:838:13]
      end
      if (_divSqrt_io_inValid_T_9 & ~reset & ~_divSqrt_1_io_inReady) begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:829:25, :830:95, :838:13]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/shuttle/src/main/scala/exu/Core.scala:838:13]
          $error("Assertion failed\n    at Core.scala:838 assert(divSqrt.io.inReady)\n");	// @[generators/shuttle/src/main/scala/exu/Core.scala:838:13]
        if (`STOP_COND_)	// @[generators/shuttle/src/main/scala/exu/Core.scala:838:13]
          $fatal;	// @[generators/shuttle/src/main/scala/exu/Core.scala:838:13]
      end
      if (_divSqrt_io_inValid_T_14 & ~reset & ~_divSqrt_2_io_inReady) begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:829:25, :830:95, :838:13]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/shuttle/src/main/scala/exu/Core.scala:838:13]
          $error("Assertion failed\n    at Core.scala:838 assert(divSqrt.io.inReady)\n");	// @[generators/shuttle/src/main/scala/exu/Core.scala:838:13]
        if (`STOP_COND_)	// @[generators/shuttle/src/main/scala/exu/Core.scala:838:13]
          $fatal;	// @[generators/shuttle/src/main/scala/exu/Core.scala:838:13]
      end
      if (ll_fp_wval & ~reset & _GEN_28[ll_fp_waddr]) begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:283:30, :838:13, :1176:22, :1193:66, :1194:18, :1196:19, :1205:{11,12}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1205:11]
          $error("Assertion failed\n    at Core.scala:1205 assert(!fsboard(ll_fp_waddr))\n");	// @[generators/shuttle/src/main/scala/exu/Core.scala:1205:11]
        if (`STOP_COND_)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1205:11]
          $fatal;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1205:11]
      end
      if (_fp_pipe_io_out_valid & ~reset & _GEN_28[_fp_pipe_io_out_rd]) begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:283:30, :440:23, :838:13, :1219:{11,12}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1219:11]
          $error("Assertion failed\n    at Core.scala:1219 assert(!fsboard(waddr))\n");	// @[generators/shuttle/src/main/scala/exu/Core.scala:1219:11]
        if (`STOP_COND_)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1219:11]
          $fatal;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1219:11]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [2:0]        _rrd_vcfg_T_1_vtype_vsew = mem_vcfg_valid ? mem_vcfg_bits_vtype_vsew : wb_vcfg_valid ? wb_vcfg_bits_vtype_vsew : _csr_io_vector_vconfig_vtype_vsew;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :78:40, :79:39, :81:56]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_35 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]       _decoder_decoded_andMatrixOutputs_T_37 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[3], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]        _decoder_decoded_andMatrixOutputs_T_69 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], io_imem_resp_0_bits_inst[12], io_imem_resp_0_bits_inst[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]        _decoder_decoded_andMatrixOutputs_T_71 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], io_imem_resp_0_bits_inst[12], io_imem_resp_0_bits_inst[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]        _decoder_decoded_andMatrixOutputs_T_74 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], io_imem_resp_0_bits_inst[13], io_imem_resp_0_bits_inst[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]        _decoder_decoded_andMatrixOutputs_T_76 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], io_imem_resp_0_bits_inst[13], io_imem_resp_0_bits_inst[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]       _decoder_decoded_andMatrixOutputs_T_89 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[3], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], decoder_decoded_invInputs[10], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], io_imem_resp_0_bits_inst[27], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_93 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[14], io_imem_resp_0_bits_inst[25], decoder_decoded_invInputs[24], io_imem_resp_0_bits_inst[27], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]       _decoder_decoded_andMatrixOutputs_T_127 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], decoder_decoded_invInputs[10], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_132 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], io_imem_resp_0_bits_inst[14], decoder_decoded_invInputs[24], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]       _decoder_decoded_andMatrixOutputs_T_135 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[3], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], io_imem_resp_0_bits_inst[14], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]       _decoder_decoded_andMatrixOutputs_T_138 = {io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], io_imem_resp_0_bits_inst[14], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire              rrd_uops_0_bits_fp_ctrl_ren1 = _vec_decoder_io_legal ? _vec_decoder_io_read_frs1 : _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_ren1;	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/shuttle/src/main/scala/exu/Core.scala:170:30, :176:20, :182:35, :205:29]
  wire              rrd_uops_0_bits_fp_ctrl_swap12 = ~_vec_decoder_io_legal & _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_swap12;	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:170:30, :176:20, :182:35, :186:28, :206:31]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_232 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]       _decoder_decoded_andMatrixOutputs_T_234 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[3], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]        _decoder_decoded_andMatrixOutputs_T_266 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], io_imem_resp_1_bits_inst[12], io_imem_resp_1_bits_inst[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]        _decoder_decoded_andMatrixOutputs_T_268 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], io_imem_resp_1_bits_inst[12], io_imem_resp_1_bits_inst[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]        _decoder_decoded_andMatrixOutputs_T_271 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], io_imem_resp_1_bits_inst[13], io_imem_resp_1_bits_inst[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]        _decoder_decoded_andMatrixOutputs_T_273 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], io_imem_resp_1_bits_inst[13], io_imem_resp_1_bits_inst[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]       _decoder_decoded_andMatrixOutputs_T_286 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[3], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], io_imem_resp_1_bits_inst[27], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_290 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[14], io_imem_resp_1_bits_inst[25], decoder_decoded_invInputs_1[24], io_imem_resp_1_bits_inst[27], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]       _decoder_decoded_andMatrixOutputs_T_324 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]       _decoder_decoded_andMatrixOutputs_T_329 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], io_imem_resp_1_bits_inst[14], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]       _decoder_decoded_andMatrixOutputs_T_332 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[3], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], io_imem_resp_1_bits_inst[14], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]       _decoder_decoded_andMatrixOutputs_T_335 = {io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], io_imem_resp_1_bits_inst[14], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [63:0]       rrd_uops_0_bits_xcpt_cause = _csr_io_interrupt ? _csr_io_interrupt_cause : io_imem_resp_0_bits_xcpt ? io_imem_resp_0_bits_xcpt_cause : 64'h2;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [31:0][63:0] _GEN_200 = {{iregfile_31}, {iregfile_30}, {iregfile_29}, {iregfile_28}, {iregfile_27}, {iregfile_26}, {iregfile_25}, {iregfile_24}, {iregfile_23}, {iregfile_22}, {iregfile_21}, {iregfile_20}, {iregfile_19}, {iregfile_18}, {iregfile_17}, {iregfile_16}, {iregfile_15}, {iregfile_14}, {iregfile_13}, {iregfile_12}, {iregfile_11}, {iregfile_10}, {iregfile_9}, {iregfile_8}, {iregfile_7}, {iregfile_6}, {iregfile_5}, {iregfile_4}, {iregfile_3}, {iregfile_2}, {iregfile_1}, {iregfile_0}};	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :284:31]
  wire              _GEN_201 = io_imem_resp_0_valid & rrd_uops_0_bits_ctrl_fp;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:182:35, :184:24, :358:29]
  wire [4:0]        decoder_12 =
    {|{&_decoder_decoded_andMatrixOutputs_T_92,
       &_decoder_decoded_andMatrixOutputs_T_93,
       &_decoder_decoded_andMatrixOutputs_T_125,
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], decoder_decoded_invInputs[10], io_imem_resp_0_bits_inst[14], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[13], io_imem_resp_0_bits_inst[14], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]},
       &_decoder_decoded_andMatrixOutputs_T_150,
       &_decoder_decoded_andMatrixOutputs_T_153,
       &_decoder_decoded_andMatrixOutputs_T_161,
       &_decoder_decoded_andMatrixOutputs_T_162,
       &_decoder_decoded_andMatrixOutputs_T_164,
       &_decoder_decoded_andMatrixOutputs_T_165,
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], io_imem_resp_0_bits_inst[14], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[3], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], io_imem_resp_0_bits_inst[14], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]},
       &_decoder_decoded_andMatrixOutputs_T_170},
     |{&{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[13], decoder_decoded_invInputs[12]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[13], decoder_decoded_invInputs[12], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]},
       &_decoder_decoded_andMatrixOutputs_T_63,
       &_decoder_decoded_andMatrixOutputs_T_93,
       &_decoder_decoded_andMatrixOutputs_T_127,
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[14], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], io_imem_resp_0_bits_inst[14], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[3], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], io_imem_resp_0_bits_inst[14], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[24], io_imem_resp_0_bits_inst[27], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], io_imem_resp_0_bits_inst[27], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]}},
     |{&_decoder_decoded_andMatrixOutputs_T_48,
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[13], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], decoder_decoded_invInputs[10], io_imem_resp_0_bits_inst[14]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[14], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]},
       &_decoder_decoded_andMatrixOutputs_T_63,
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], io_imem_resp_0_bits_inst[14], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[3], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], io_imem_resp_0_bits_inst[14], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]},
       &_decoder_decoded_andMatrixOutputs_T_85,
       &_decoder_decoded_andMatrixOutputs_T_86,
       &_decoder_decoded_andMatrixOutputs_T_121,
       &_decoder_decoded_andMatrixOutputs_T_123},
     |{&{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], decoder_decoded_invInputs[2], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], io_imem_resp_0_bits_inst[13]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], io_imem_resp_0_bits_inst[13], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[13], io_imem_resp_0_bits_inst[14]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[13], io_imem_resp_0_bits_inst[14], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], decoder_decoded_invInputs[2], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], io_imem_resp_0_bits_inst[13], io_imem_resp_0_bits_inst[14]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[13], io_imem_resp_0_bits_inst[25], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[13], io_imem_resp_0_bits_inst[14], io_imem_resp_0_bits_inst[25], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], io_imem_resp_0_bits_inst[14], io_imem_resp_0_bits_inst[25], decoder_decoded_invInputs[24], io_imem_resp_0_bits_inst[27], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[24], io_imem_resp_0_bits_inst[27], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], io_imem_resp_0_bits_inst[27], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], decoder_decoded_invInputs[10], decoder_decoded_invInputs[11], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]},
       &_decoder_decoded_andMatrixOutputs_T_127,
       &_decoder_decoded_andMatrixOutputs_T_131,
       &_decoder_decoded_andMatrixOutputs_T_132,
       &_decoder_decoded_andMatrixOutputs_T_134,
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], io_imem_resp_0_bits_inst[14], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]},
       &_decoder_decoded_andMatrixOutputs_T_138},
     |{&_decoder_decoded_andMatrixOutputs_T_34,
       &_decoder_decoded_andMatrixOutputs_T_36,
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], decoder_decoded_invInputs[2], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[3], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], io_imem_resp_0_bits_inst[14], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[29]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], io_imem_resp_0_bits_inst[14], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], decoder_decoded_invInputs[2], io_imem_resp_0_bits_inst[5], io_imem_resp_0_bits_inst[6], io_imem_resp_0_bits_inst[12], io_imem_resp_0_bits_inst[14]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], io_imem_resp_0_bits_inst[13], io_imem_resp_0_bits_inst[14]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], io_imem_resp_0_bits_inst[25], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], io_imem_resp_0_bits_inst[14], io_imem_resp_0_bits_inst[25], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]},
       &_decoder_decoded_andMatrixOutputs_T_90,
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], decoder_decoded_invInputs[11], io_imem_resp_0_bits_inst[14], io_imem_resp_0_bits_inst[25], decoder_decoded_invInputs[24], io_imem_resp_0_bits_inst[27], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]},
       &_decoder_decoded_andMatrixOutputs_T_132,
       &_decoder_decoded_andMatrixOutputs_T_138,
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], decoder_decoded_invInputs[10], io_imem_resp_0_bits_inst[13], io_imem_resp_0_bits_inst[14], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]},
       &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]}}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire [4:0]        decoder_12_1 =
    {|{&_decoder_decoded_andMatrixOutputs_T_289,
       &_decoder_decoded_andMatrixOutputs_T_290,
       &_decoder_decoded_andMatrixOutputs_T_322,
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[10], io_imem_resp_1_bits_inst[14], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[13], io_imem_resp_1_bits_inst[14], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]},
       &_decoder_decoded_andMatrixOutputs_T_347,
       &_decoder_decoded_andMatrixOutputs_T_350,
       &_decoder_decoded_andMatrixOutputs_T_358,
       &_decoder_decoded_andMatrixOutputs_T_359,
       &_decoder_decoded_andMatrixOutputs_T_361,
       &_decoder_decoded_andMatrixOutputs_T_362,
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], io_imem_resp_1_bits_inst[14], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[3], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], io_imem_resp_1_bits_inst[14], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]},
       &_decoder_decoded_andMatrixOutputs_T_367},
     |{&{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[13], decoder_decoded_invInputs_1[12]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[13], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]},
       &_decoder_decoded_andMatrixOutputs_T_260,
       &_decoder_decoded_andMatrixOutputs_T_290,
       &_decoder_decoded_andMatrixOutputs_T_324,
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[14], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], io_imem_resp_1_bits_inst[14], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[3], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], io_imem_resp_1_bits_inst[14], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[24], io_imem_resp_1_bits_inst[27], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], io_imem_resp_1_bits_inst[27], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]}},
     |{&_decoder_decoded_andMatrixOutputs_T_245,
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[13], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[10], io_imem_resp_1_bits_inst[14]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[14], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]},
       &_decoder_decoded_andMatrixOutputs_T_260,
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], io_imem_resp_1_bits_inst[14], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[3], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], io_imem_resp_1_bits_inst[14], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]},
       &_decoder_decoded_andMatrixOutputs_T_282,
       &_decoder_decoded_andMatrixOutputs_T_283,
       &_decoder_decoded_andMatrixOutputs_T_318,
       &_decoder_decoded_andMatrixOutputs_T_320},
     |{&{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], decoder_decoded_invInputs_1[2], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], io_imem_resp_1_bits_inst[13]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], io_imem_resp_1_bits_inst[13], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[13], io_imem_resp_1_bits_inst[14]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[13], io_imem_resp_1_bits_inst[14], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], decoder_decoded_invInputs_1[2], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], io_imem_resp_1_bits_inst[13], io_imem_resp_1_bits_inst[14]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[13], io_imem_resp_1_bits_inst[25], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[13], io_imem_resp_1_bits_inst[14], io_imem_resp_1_bits_inst[25], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], io_imem_resp_1_bits_inst[14], io_imem_resp_1_bits_inst[25], decoder_decoded_invInputs_1[24], io_imem_resp_1_bits_inst[27], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[24], io_imem_resp_1_bits_inst[27], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], io_imem_resp_1_bits_inst[27], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]},
       &_decoder_decoded_andMatrixOutputs_T_324,
       &_decoder_decoded_andMatrixOutputs_T_328,
       &_decoder_decoded_andMatrixOutputs_T_329,
       &_decoder_decoded_andMatrixOutputs_T_331,
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], io_imem_resp_1_bits_inst[14], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]},
       &_decoder_decoded_andMatrixOutputs_T_335},
     |{&_decoder_decoded_andMatrixOutputs_T_231,
       &_decoder_decoded_andMatrixOutputs_T_233,
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], decoder_decoded_invInputs_1[2], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[3], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], io_imem_resp_1_bits_inst[14], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[29]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], io_imem_resp_1_bits_inst[14], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], decoder_decoded_invInputs_1[2], io_imem_resp_1_bits_inst[5], io_imem_resp_1_bits_inst[6], io_imem_resp_1_bits_inst[12], io_imem_resp_1_bits_inst[14]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], io_imem_resp_1_bits_inst[13], io_imem_resp_1_bits_inst[14]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], io_imem_resp_1_bits_inst[25], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], io_imem_resp_1_bits_inst[14], io_imem_resp_1_bits_inst[25], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]},
       &_decoder_decoded_andMatrixOutputs_T_287,
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[11], io_imem_resp_1_bits_inst[14], io_imem_resp_1_bits_inst[25], decoder_decoded_invInputs_1[24], io_imem_resp_1_bits_inst[27], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]},
       &_decoder_decoded_andMatrixOutputs_T_329,
       &_decoder_decoded_andMatrixOutputs_T_335,
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[10], io_imem_resp_1_bits_inst[13], io_imem_resp_1_bits_inst[14], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]},
       &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]}}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire [3:0][63:0]  _GEN_202 = {{ex_uops_reg_0_bits_rs2_data}, {{2{ex_uops_reg_0_bits_rs2_data[31:0]}}}, {{2{{2{ex_uops_reg_0_bits_rs2_data[15:0]}}}}}, {{2{{2{{2{ex_uops_reg_0_bits_rs2_data[7:0]}}}}}}}};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:29:{13,19,32,69}, generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  wire [3:0][63:0]  _GEN_203 = {{ex_uops_reg_1_bits_rs2_data}, {{2{ex_uops_reg_1_bits_rs2_data[31:0]}}}, {{2{{2{ex_uops_reg_1_bits_rs2_data[15:0]}}}}}, {{2{{2{{2{ex_uops_reg_1_bits_rs2_data[7:0]}}}}}}}};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:29:{13,19,32,69}, generators/shuttle/src/main/scala/exu/Core.scala:71:24]
  wire              _GEN_204 = mem_uops_reg_0_bits_ctrl_mem & _dtlb_io_resp_1_ma_st;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :605:20, :732:17]
  wire              _GEN_205 = mem_uops_reg_0_bits_ctrl_mem & _dtlb_io_resp_1_ma_ld;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :605:20, :733:17]
  wire              _GEN_206 = mem_uops_reg_0_bits_ctrl_mem & _dtlb_io_resp_1_pf_st;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :605:20, :734:17]
  wire              _GEN_207 = mem_uops_reg_0_bits_ctrl_mem & _dtlb_io_resp_1_pf_ld;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :605:20, :735:17]
  wire              _GEN_208 = mem_uops_reg_0_bits_ctrl_mem & _dtlb_io_resp_1_ae_st;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :605:20, :736:17]
  wire              _kill_T_2 = ex_stall | flush_rrd_ex;	// @[generators/shuttle/src/main/scala/exu/Core.scala:543:35, :596:53, :666:66, :1090:70, :1091:28, :1105:34, :1106:28]
  wire [32:0]       _divSqrt_wdata_bits_T_3 = ({33{_divSqrt_1_io_out[31:29] != 3'h7}} | 33'h1EF7FFFFF) & _divSqrt_1_io_out;	// @[generators/rocket-chip/src/main/scala/tile/FPU.scala:249:{25,56}, :413:27, :414:10, generators/shuttle/src/main/scala/exu/Core.scala:223:67, :829:25]
  wire              _GEN_209 = io_imem_resp_0_bits_xcpt & io_imem_resp_0_bits_edge_inst;	// @[generators/shuttle/src/main/scala/exu/Core.scala:256:38, :257:40, :259:{40,46}]
  wire              _GEN_210 = io_imem_resp_1_bits_xcpt & io_imem_resp_1_bits_edge_inst;	// @[generators/shuttle/src/main/scala/exu/Core.scala:256:38, :257:40, :259:{40,46}]
  wire              ex_new_vl_ex_new_vtype_vma = ~ex_new_vl_ex_new_vl_isZero & _ex_new_vl_ex_new_vtype_in_WIRE[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:328:27, :329:27, :330:80, :331:{11,35}, :332:11, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire              ex_new_vl_ex_new_vtype_vta = ~ex_new_vl_ex_new_vl_isZero & _ex_new_vl_ex_new_vtype_in_WIRE[6];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:328:27, :329:27, :330:80, :331:{11,35}, :332:11, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire              ex_new_vl_ex_new_vtype_vlmul_sign = ~ex_new_vl_ex_new_vl_isZero & _ex_new_vl_ex_new_vtype_in_WIRE[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:328:27, :329:27, :330:80, :331:{11,35}, :332:11, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire [1:0]        ex_new_vl_ex_new_vtype_vlmul_mag = ex_new_vl_ex_new_vl_isZero ? 2'h0 : _ex_new_vl_ex_new_vtype_in_WIRE[1:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:328:27, :329:27, :330:80, :331:35, :332:11, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :605:20, :935:21, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire [3:0]        _GEN_211 = {1'h0, ex_new_vl_ex_new_vtype_vsew};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:328:27, :331:35, :333:16, :365:47, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :108:25, :440:23, :540:55, :605:20, :852:19, :888:20, :889:16, :911:15, :933:{31,48}, :937:78, :938:26, :939:21, :940:22, :1127:22]
  wire [3:0]        _GEN_212 = {1'h0, ex_new_vl_ex_new_vtype_vlmul_sign, ~ex_new_vl_ex_new_vtype_vlmul_mag};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:328:27, :331:35, :332:11, :365:{47,71}, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :108:25, :440:23, :540:55, :605:20, :852:19, :888:20, :889:16, :911:15, :933:{31,48}, :937:78, :938:26, :939:21, :940:22, :1127:22]
  wire [63:0]       ex_new_vl_ex_avl = ex_setvcfg_valid_0 & ex_uops_reg_0_bits_ctrl_rxs1 | ex_setvcfg_valid_1 & ex_uops_reg_1_bits_ctrl_rxs1 ? (_ex_setvcfg_uop_WIRE_114[12:8] == 5'h0 ? {52'h0, _ex_setvcfg_uop_WIRE_114[4:0] == 5'h0 ? ex_vcfg_bits_vl : 12'h800 >> _GEN_211 + _GEN_212 & 12'hFFC} : (ex_setvcfg_valid_0 ? ex_uops_reg_0_bits_rs1_data : 64'h0) | (ex_setvcfg_valid_1 ? ex_uops_reg_1_bits_rs1_data : 64'h0)) : {59'h0, _ex_setvcfg_uop_WIRE_114[12:8]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:365:{33,47}, generators/rocket-chip/src/main/scala/util/package.scala:174:{35,37}, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :71:24, :76:39, :480:55, :486:21, :487:{10,30,38}, :488:{12,32,39}, :556:42, :605:20, :1127:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [12:0]       _ex_new_vl_ex_new_vl_atLeastVLMax_T_6 = $signed(-13'sh800 >>> _GEN_211 + _GEN_212);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:365:47, :371:{56,68,82}]
  wire              ex_new_vl_ex_new_vl_atLeastVLMax = (|(ex_new_vl_ex_avl[63:11])) | (|(_ex_new_vl_ex_new_vl_atLeastVLMax_T_6[10:2] & ex_new_vl_ex_avl[10:2]));	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:368:84, :369:53, :371:{40,53,68,125,156}, generators/rocket-chip/src/main/scala/util/package.scala:174:35, generators/shuttle/src/main/scala/exu/Core.scala:486:21]
  wire [11:0]       _ex_new_vl_ex_new_vl_T_10 = ~ex_new_vl_ex_new_vl_isZero & ex_new_vl_ex_new_vl_atLeastVLMax ? 12'h800 >> _GEN_211 + _GEN_212 & 12'hFFC : 12'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:330:80, :365:{33,47}, :371:40, :373:{8,9,17}, generators/rocket-chip/src/main/scala/util/package.scala:174:{35,37}, generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  wire [10:0]       _GEN_213 = _ex_new_vl_ex_new_vl_T_10[10:0] | (ex_new_vl_ex_new_vl_isZero | ex_new_vl_ex_new_vl_atLeastVLMax ? 11'h0 : ex_new_vl_ex_avl[10:0]);	// @[generators/hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:60:21, generators/rocket-chip/src/main/scala/rocket/CSR.scala:330:80, :369:53, :371:40, :373:{8,46,51}, generators/shuttle/src/main/scala/exu/Core.scala:486:21]
  wire [11:0]       ex_new_vl = {_ex_new_vl_ex_new_vl_T_10[11], _GEN_213};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:373:{8,46}]
  wire              _kill_T_3 = io_dmem_req_ready & _io_dmem_req_valid_output;	// @[generators/shuttle/src/main/scala/exu/Core.scala:517:48, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [63:0]       _GEN_214 = {52'h0, _ex_new_vl_ex_new_vl_T_10[11], _GEN_213};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:373:{8,46}, generators/shuttle/src/main/scala/exu/Core.scala:487:10, :576:43]
  wire              _GEN_215 = mem_brjmp_oh_0 & mem_uops_reg_0_bits_ctrl_jalr;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :611:53, :708:27]
  wire              _GEN_216 = mem_uops_reg_0_valid & mem_uops_reg_0_bits_ctrl_fp & mem_uops_reg_0_bits_ctrl_wxd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :718:46]
  wire              _GEN_217 = ~_dtlb_io_req_1_ready | _dtlb_io_resp_1_miss;	// @[generators/shuttle/src/main/scala/exu/Core.scala:605:20, :726:{74,98}]
  wire              _GEN_218 = mem_brjmp_oh_1 & mem_uops_reg_1_bits_ctrl_jalr;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :611:53, :708:27]
  wire              _GEN_219 = _divSqrt_io_outValid_div | _divSqrt_io_outValid_sqrt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:829:25, :844:35]
  wire              _GEN_220 = _divSqrt_1_io_outValid_div | _divSqrt_1_io_outValid_sqrt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:829:25, :844:35]
  wire              _GEN_221 = _divSqrt_2_io_outValid_div | _divSqrt_2_io_outValid_sqrt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:829:25, :844:35]
  wire              _GEN_222 = wen & wb_bypasses_0_can_bypass;	// @[generators/shuttle/src/main/scala/exu/Core.scala:74:25, :865:39, :866:33, :977:49, :978:33, :1037:20, :1039:15]
  wire              _GEN_223 = wen_1 & wb_uops_reg_1_bits_wdata_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1037:20, :1039:15]
  wire [63:0]       _ll_fp_wdata_T_6 = ((&fp_load_type) | fp_load_type == 2'h2 ? 64'h0 : fp_load_type == 2'h1 ? 64'hFFFFFFFF00000000 : 64'hFFFFFFFFFFFF0000) | fp_load_data;	// @[generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/rocket-chip/src/main/scala/util/package.scala:39:{76,86}, generators/shuttle/src/main/scala/exu/Core.scala:208:34, :255:38, :556:42, :1168:29, :1170:29]
  wire              ll_fp_wdata_rawIn_isZeroExpIn = _ll_fp_wdata_T_6[62:52] == 11'h0;	// @[generators/hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:60:21, generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:45:19, :48:30, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23]
  wire [5:0]        ll_fp_wdata_rawIn_normDist = _ll_fp_wdata_T_6[51] ? 6'h0 : _ll_fp_wdata_T_6[50] ? 6'h1 : _ll_fp_wdata_T_6[49] ? 6'h2 : _ll_fp_wdata_T_6[48] ? 6'h3 : _ll_fp_wdata_T_6[47] ? 6'h4 : _ll_fp_wdata_T_6[46] ? 6'h5 : _ll_fp_wdata_T_6[45] ? 6'h6 : _ll_fp_wdata_T_6[44] ? 6'h7 : _ll_fp_wdata_T_6[43] ? 6'h8 : _ll_fp_wdata_T_6[42] ? 6'h9 : _ll_fp_wdata_T_6[41] ? 6'hA : _ll_fp_wdata_T_6[40] ? 6'hB : _ll_fp_wdata_T_6[39] ? 6'hC : _ll_fp_wdata_T_6[38] ? 6'hD : _ll_fp_wdata_T_6[37] ? 6'hE : _ll_fp_wdata_T_6[36] ? 6'hF : _ll_fp_wdata_T_6[35] ? 6'h10 : _ll_fp_wdata_T_6[34] ? 6'h11 : _ll_fp_wdata_T_6[33] ? 6'h12 : _ll_fp_wdata_T_6[32] ? 6'h13 : _ll_fp_wdata_T_6[31] ? 6'h14 : _ll_fp_wdata_T_6[30] ? 6'h15 : _ll_fp_wdata_T_6[29] ? 6'h16 : _ll_fp_wdata_T_6[28] ? 6'h17 : _ll_fp_wdata_T_6[27] ? 6'h18 : _ll_fp_wdata_T_6[26] ? 6'h19 : _ll_fp_wdata_T_6[25] ? 6'h1A : _ll_fp_wdata_T_6[24] ? 6'h1B : _ll_fp_wdata_T_6[23] ? 6'h1C : _ll_fp_wdata_T_6[22] ? 6'h1D : _ll_fp_wdata_T_6[21] ? 6'h1E : _ll_fp_wdata_T_6[20] ? 6'h1F : _ll_fp_wdata_T_6[19] ? 6'h20 : _ll_fp_wdata_T_6[18] ? 6'h21 : _ll_fp_wdata_T_6[17] ? 6'h22 : _ll_fp_wdata_T_6[16] ? 6'h23 : _ll_fp_wdata_T_6[15] ? 6'h24 : _ll_fp_wdata_T_6[14] ? 6'h25 : _ll_fp_wdata_T_6[13] ? 6'h26 : _ll_fp_wdata_T_6[12] ? 6'h27 : _ll_fp_wdata_T_6[11] ? 6'h28 : _ll_fp_wdata_T_6[10] ? 6'h29 : _ll_fp_wdata_T_6[9] ? 6'h2A : _ll_fp_wdata_T_6[8] ? 6'h2B : _ll_fp_wdata_T_6[7] ? 6'h2C : _ll_fp_wdata_T_6[6] ? 6'h2D : _ll_fp_wdata_T_6[5] ? 6'h2E : _ll_fp_wdata_T_6[4] ? 6'h2F : _ll_fp_wdata_T_6[3] ? 6'h30 : _ll_fp_wdata_T_6[2] ? 6'h31 : {5'h19, ~(_ll_fp_wdata_T_6[1])};	// @[generators/hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:51:38, generators/hardfloat/hardfloat/src/main/scala/primitives.scala:91:52, generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/shuttle/src/main/scala/exu/Core.scala:647:46, :1040:23, src/main/scala/chisel3/util/Mux.scala:30:73, :50:70]
  wire [11:0]       _ll_fp_wdata_rawIn_adjustedExp_T_4 = (ll_fp_wdata_rawIn_isZeroExpIn ? {6'h3F, ~ll_fp_wdata_rawIn_normDist} : {1'h0, _ll_fp_wdata_T_6[62:52]}) + {10'h100, ll_fp_wdata_rawIn_isZeroExpIn ? 2'h2 : 2'h1};	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:45:19, :48:30, :54:10, :55:18, :57:9, :58:14, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :108:25, :208:34, :255:38, :440:23, :540:55, :605:20, :852:19, :888:20, :889:16, :911:15, :933:{31,48}, :937:78, :938:26, :939:21, :940:22, :1127:22, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [114:0]      _ll_fp_wdata_rawIn_subnormFract_T = {63'h0, _ll_fp_wdata_T_6[51:0]} << ll_fp_wdata_rawIn_normDist;	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, :52:33, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [51:0]       _ll_fp_wdata_rawIn_out_sig_T_2 = ll_fp_wdata_rawIn_isZeroExpIn ? {_ll_fp_wdata_rawIn_subnormFract_T[50:0], 1'h0} : _ll_fp_wdata_T_6[51:0];	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, :48:30, :52:{33,46,64}, :70:33, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :108:25, :440:23, :540:55, :605:20, :852:19, :888:20, :889:16, :911:15, :933:{31,48}, :937:78, :938:26, :939:21, :940:22, :1127:22]
  wire [2:0]        _ll_fp_wdata_T_8 = ll_fp_wdata_rawIn_isZeroExpIn & ~(|(_ll_fp_wdata_T_6[51:0])) ? 3'h0 : _ll_fp_wdata_rawIn_adjustedExp_T_4[11:9];	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, :48:30, :49:34, :57:9, :60:30, generators/hardfloat/hardfloat/src/main/scala/recFNFromFN.scala:48:{15,50}, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  wire              _GEN_224 = _ll_fp_wdata_T_8[0] | (&(_ll_fp_wdata_rawIn_adjustedExp_T_4[11:10])) & (|(_ll_fp_wdata_T_6[51:0]));	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, :49:34, :57:9, :61:{32,57}, :64:28, generators/hardfloat/hardfloat/src/main/scala/recFNFromFN.scala:48:{15,76}, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23]
  wire              ll_fp_wdata_rawIn_isZeroExpIn_1 = _ll_fp_wdata_T_6[30:23] == 8'h0;	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:45:19, :48:30, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/shuttle/src/main/scala/exu/Core.scala:518:20]
  wire [4:0]        ll_fp_wdata_rawIn_normDist_1 = _ll_fp_wdata_T_6[22] ? 5'h0 : _ll_fp_wdata_T_6[21] ? 5'h1 : _ll_fp_wdata_T_6[20] ? 5'h2 : _ll_fp_wdata_T_6[19] ? 5'h3 : _ll_fp_wdata_T_6[18] ? 5'h4 : _ll_fp_wdata_T_6[17] ? 5'h5 : _ll_fp_wdata_T_6[16] ? 5'h6 : _ll_fp_wdata_T_6[15] ? 5'h7 : _ll_fp_wdata_T_6[14] ? 5'h8 : _ll_fp_wdata_T_6[13] ? 5'h9 : _ll_fp_wdata_T_6[12] ? 5'hA : _ll_fp_wdata_T_6[11] ? 5'hB : _ll_fp_wdata_T_6[10] ? 5'hC : _ll_fp_wdata_T_6[9] ? 5'hD : _ll_fp_wdata_T_6[8] ? 5'hE : _ll_fp_wdata_T_6[7] ? 5'hF : _ll_fp_wdata_T_6[6] ? 5'h10 : _ll_fp_wdata_T_6[5] ? 5'h11 : _ll_fp_wdata_T_6[4] ? 5'h12 : _ll_fp_wdata_T_6[3] ? 5'h13 : _ll_fp_wdata_T_6[2] ? 5'h14 : _ll_fp_wdata_T_6[1] ? 5'h15 : 5'h16;	// @[generators/hardfloat/hardfloat/src/main/scala/primitives.scala:91:52, generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :230:43, :605:20, :1040:23, :1127:22, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [8:0]        _ll_fp_wdata_rawIn_adjustedExp_T_9 = (ll_fp_wdata_rawIn_isZeroExpIn_1 ? {4'hF, ~ll_fp_wdata_rawIn_normDist_1} : {1'h0, _ll_fp_wdata_T_6[30:23]}) + {7'h20, ll_fp_wdata_rawIn_isZeroExpIn_1 ? 2'h2 : 2'h1};	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:45:19, :48:30, :54:10, :55:18, :57:9, :58:14, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :108:25, :208:34, :255:38, :440:23, :540:55, :605:20, :852:19, :888:20, :889:16, :911:15, :933:{31,48}, :937:78, :938:26, :939:21, :940:22, :1127:22, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [53:0]       _ll_fp_wdata_rawIn_subnormFract_T_2 = {31'h0, _ll_fp_wdata_T_6[22:0]} << ll_fp_wdata_rawIn_normDist_1;	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, :52:33, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [22:0]       _ll_fp_wdata_rawIn_out_sig_T_6 = ll_fp_wdata_rawIn_isZeroExpIn_1 ? {_ll_fp_wdata_rawIn_subnormFract_T_2[21:0], 1'h0} : _ll_fp_wdata_T_6[22:0];	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, :48:30, :52:{33,46,64}, :70:33, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :108:25, :440:23, :540:55, :605:20, :852:19, :888:20, :889:16, :911:15, :933:{31,48}, :937:78, :938:26, :939:21, :940:22, :1127:22]
  wire [2:0]        _ll_fp_wdata_T_17 = ll_fp_wdata_rawIn_isZeroExpIn_1 & ~(|(_ll_fp_wdata_T_6[22:0])) ? 3'h0 : _ll_fp_wdata_rawIn_adjustedExp_T_9[8:6];	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, :48:30, :49:34, :57:9, :60:30, generators/hardfloat/hardfloat/src/main/scala/recFNFromFN.scala:48:{15,50}, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  wire              _GEN_225 = _ll_fp_wdata_T_17[0] | (&(_ll_fp_wdata_rawIn_adjustedExp_T_9[8:7])) & (|(_ll_fp_wdata_T_6[22:0]));	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, :49:34, :57:9, :61:{32,57}, :64:28, generators/hardfloat/hardfloat/src/main/scala/recFNFromFN.scala:48:{15,76}, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23]
  wire              ll_fp_wdata_rawIn_isZeroExpIn_2 = _ll_fp_wdata_T_6[14:10] == 5'h0;	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:45:19, :48:30, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :605:20, :1127:22]
  wire [3:0]        ll_fp_wdata_rawIn_normDist_2 = _ll_fp_wdata_T_6[9] ? 4'h0 : _ll_fp_wdata_T_6[8] ? 4'h1 : _ll_fp_wdata_T_6[7] ? 4'h2 : _ll_fp_wdata_T_6[6] ? 4'h3 : _ll_fp_wdata_T_6[5] ? 4'h4 : _ll_fp_wdata_T_6[4] ? 4'h5 : _ll_fp_wdata_T_6[3] ? 4'h6 : _ll_fp_wdata_T_6[2] ? 4'h7 : {3'h4, ~(_ll_fp_wdata_T_6[1])};	// @[generators/hardfloat/hardfloat/src/main/scala/primitives.scala:91:52, generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/shuttle/src/main/scala/common/MicroOp.scala:70:30, generators/shuttle/src/main/scala/exu/Core.scala:565:21, src/main/scala/chisel3/util/Mux.scala:30:73, :50:70]
  wire [5:0]        _ll_fp_wdata_rawIn_adjustedExp_T_14 = (ll_fp_wdata_rawIn_isZeroExpIn_2 ? {2'h3, ~ll_fp_wdata_rawIn_normDist_2} : {1'h0, _ll_fp_wdata_T_6[14:10]}) + {4'h4, ll_fp_wdata_rawIn_isZeroExpIn_2 ? 2'h2 : 2'h1};	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:45:19, :48:30, :54:10, :55:18, :57:9, :58:14, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :108:25, :208:34, :209:66, :255:38, :440:23, :540:55, :565:21, :605:20, :852:19, :888:20, :889:16, :911:15, :933:{31,48}, :937:78, :938:26, :939:21, :940:22, :1127:22, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [2:0]        _ll_fp_wdata_T_26 = ll_fp_wdata_rawIn_isZeroExpIn_2 & ~(|(_ll_fp_wdata_T_6[9:0])) ? 3'h0 : _ll_fp_wdata_rawIn_adjustedExp_T_14[5:3];	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, :48:30, :49:34, :57:9, :60:30, generators/hardfloat/hardfloat/src/main/scala/recFNFromFN.scala:48:{15,50}, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  wire [1:0]        _ll_fp_wdata_T_40 = io_vector_resp_bits_size - 2'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1195:88]
  wire [63:0]       _ll_fp_wdata_T_48 = ((&_ll_fp_wdata_T_40) | _ll_fp_wdata_T_40 == 2'h2 ? 64'h0 : _ll_fp_wdata_T_40 == 2'h1 ? 64'hFFFFFFFF00000000 : 64'hFFFFFFFFFFFF0000) | io_vector_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/rocket-chip/src/main/scala/util/package.scala:39:{76,86}, generators/shuttle/src/main/scala/exu/Core.scala:208:34, :255:38, :556:42, :1195:88]
  wire              ll_fp_wdata_rawIn_isZeroExpIn_3 = _ll_fp_wdata_T_48[62:52] == 11'h0;	// @[generators/hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:60:21, generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:45:19, :48:30, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23]
  wire [5:0]        ll_fp_wdata_rawIn_normDist_3 = _ll_fp_wdata_T_48[51] ? 6'h0 : _ll_fp_wdata_T_48[50] ? 6'h1 : _ll_fp_wdata_T_48[49] ? 6'h2 : _ll_fp_wdata_T_48[48] ? 6'h3 : _ll_fp_wdata_T_48[47] ? 6'h4 : _ll_fp_wdata_T_48[46] ? 6'h5 : _ll_fp_wdata_T_48[45] ? 6'h6 : _ll_fp_wdata_T_48[44] ? 6'h7 : _ll_fp_wdata_T_48[43] ? 6'h8 : _ll_fp_wdata_T_48[42] ? 6'h9 : _ll_fp_wdata_T_48[41] ? 6'hA : _ll_fp_wdata_T_48[40] ? 6'hB : _ll_fp_wdata_T_48[39] ? 6'hC : _ll_fp_wdata_T_48[38] ? 6'hD : _ll_fp_wdata_T_48[37] ? 6'hE : _ll_fp_wdata_T_48[36] ? 6'hF : _ll_fp_wdata_T_48[35] ? 6'h10 : _ll_fp_wdata_T_48[34] ? 6'h11 : _ll_fp_wdata_T_48[33] ? 6'h12 : _ll_fp_wdata_T_48[32] ? 6'h13 : _ll_fp_wdata_T_48[31] ? 6'h14 : _ll_fp_wdata_T_48[30] ? 6'h15 : _ll_fp_wdata_T_48[29] ? 6'h16 : _ll_fp_wdata_T_48[28] ? 6'h17 : _ll_fp_wdata_T_48[27] ? 6'h18 : _ll_fp_wdata_T_48[26] ? 6'h19 : _ll_fp_wdata_T_48[25] ? 6'h1A : _ll_fp_wdata_T_48[24] ? 6'h1B : _ll_fp_wdata_T_48[23] ? 6'h1C : _ll_fp_wdata_T_48[22] ? 6'h1D : _ll_fp_wdata_T_48[21] ? 6'h1E : _ll_fp_wdata_T_48[20] ? 6'h1F : _ll_fp_wdata_T_48[19] ? 6'h20 : _ll_fp_wdata_T_48[18] ? 6'h21 : _ll_fp_wdata_T_48[17] ? 6'h22 : _ll_fp_wdata_T_48[16] ? 6'h23 : _ll_fp_wdata_T_48[15] ? 6'h24 : _ll_fp_wdata_T_48[14] ? 6'h25 : _ll_fp_wdata_T_48[13] ? 6'h26 : _ll_fp_wdata_T_48[12] ? 6'h27 : _ll_fp_wdata_T_48[11] ? 6'h28 : _ll_fp_wdata_T_48[10] ? 6'h29 : _ll_fp_wdata_T_48[9] ? 6'h2A : _ll_fp_wdata_T_48[8] ? 6'h2B : _ll_fp_wdata_T_48[7] ? 6'h2C : _ll_fp_wdata_T_48[6] ? 6'h2D : _ll_fp_wdata_T_48[5] ? 6'h2E : _ll_fp_wdata_T_48[4] ? 6'h2F : _ll_fp_wdata_T_48[3] ? 6'h30 : _ll_fp_wdata_T_48[2] ? 6'h31 : {5'h19, ~(_ll_fp_wdata_T_48[1])};	// @[generators/hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:51:38, generators/hardfloat/hardfloat/src/main/scala/primitives.scala:91:52, generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/shuttle/src/main/scala/exu/Core.scala:647:46, :1040:23, src/main/scala/chisel3/util/Mux.scala:30:73, :50:70]
  wire [11:0]       _ll_fp_wdata_rawIn_adjustedExp_T_19 = (ll_fp_wdata_rawIn_isZeroExpIn_3 ? {6'h3F, ~ll_fp_wdata_rawIn_normDist_3} : {1'h0, _ll_fp_wdata_T_48[62:52]}) + {10'h100, ll_fp_wdata_rawIn_isZeroExpIn_3 ? 2'h2 : 2'h1};	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:45:19, :48:30, :54:10, :55:18, :57:9, :58:14, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :108:25, :208:34, :255:38, :440:23, :540:55, :605:20, :852:19, :888:20, :889:16, :911:15, :933:{31,48}, :937:78, :938:26, :939:21, :940:22, :1127:22, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [114:0]      _ll_fp_wdata_rawIn_subnormFract_T_6 = {63'h0, _ll_fp_wdata_T_48[51:0]} << ll_fp_wdata_rawIn_normDist_3;	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, :52:33, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [51:0]       _ll_fp_wdata_rawIn_out_sig_T_14 = ll_fp_wdata_rawIn_isZeroExpIn_3 ? {_ll_fp_wdata_rawIn_subnormFract_T_6[50:0], 1'h0} : _ll_fp_wdata_T_48[51:0];	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, :48:30, :52:{33,46,64}, :70:33, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :108:25, :440:23, :540:55, :605:20, :852:19, :888:20, :889:16, :911:15, :933:{31,48}, :937:78, :938:26, :939:21, :940:22, :1127:22]
  wire [2:0]        _ll_fp_wdata_T_50 = ll_fp_wdata_rawIn_isZeroExpIn_3 & ~(|(_ll_fp_wdata_T_48[51:0])) ? 3'h0 : _ll_fp_wdata_rawIn_adjustedExp_T_19[11:9];	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, :48:30, :49:34, :57:9, :60:30, generators/hardfloat/hardfloat/src/main/scala/recFNFromFN.scala:48:{15,50}, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  wire              _GEN_226 = _ll_fp_wdata_T_50[0] | (&(_ll_fp_wdata_rawIn_adjustedExp_T_19[11:10])) & (|(_ll_fp_wdata_T_48[51:0]));	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, :49:34, :57:9, :61:{32,57}, :64:28, generators/hardfloat/hardfloat/src/main/scala/recFNFromFN.scala:48:{15,76}, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23]
  wire              ll_fp_wdata_rawIn_isZeroExpIn_4 = _ll_fp_wdata_T_48[30:23] == 8'h0;	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:45:19, :48:30, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/shuttle/src/main/scala/exu/Core.scala:518:20]
  wire [4:0]        ll_fp_wdata_rawIn_normDist_4 = _ll_fp_wdata_T_48[22] ? 5'h0 : _ll_fp_wdata_T_48[21] ? 5'h1 : _ll_fp_wdata_T_48[20] ? 5'h2 : _ll_fp_wdata_T_48[19] ? 5'h3 : _ll_fp_wdata_T_48[18] ? 5'h4 : _ll_fp_wdata_T_48[17] ? 5'h5 : _ll_fp_wdata_T_48[16] ? 5'h6 : _ll_fp_wdata_T_48[15] ? 5'h7 : _ll_fp_wdata_T_48[14] ? 5'h8 : _ll_fp_wdata_T_48[13] ? 5'h9 : _ll_fp_wdata_T_48[12] ? 5'hA : _ll_fp_wdata_T_48[11] ? 5'hB : _ll_fp_wdata_T_48[10] ? 5'hC : _ll_fp_wdata_T_48[9] ? 5'hD : _ll_fp_wdata_T_48[8] ? 5'hE : _ll_fp_wdata_T_48[7] ? 5'hF : _ll_fp_wdata_T_48[6] ? 5'h10 : _ll_fp_wdata_T_48[5] ? 5'h11 : _ll_fp_wdata_T_48[4] ? 5'h12 : _ll_fp_wdata_T_48[3] ? 5'h13 : _ll_fp_wdata_T_48[2] ? 5'h14 : _ll_fp_wdata_T_48[1] ? 5'h15 : 5'h16;	// @[generators/hardfloat/hardfloat/src/main/scala/primitives.scala:91:52, generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :230:43, :605:20, :1040:23, :1127:22, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [8:0]        _ll_fp_wdata_rawIn_adjustedExp_T_24 = (ll_fp_wdata_rawIn_isZeroExpIn_4 ? {4'hF, ~ll_fp_wdata_rawIn_normDist_4} : {1'h0, _ll_fp_wdata_T_48[30:23]}) + {7'h20, ll_fp_wdata_rawIn_isZeroExpIn_4 ? 2'h2 : 2'h1};	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:45:19, :48:30, :54:10, :55:18, :57:9, :58:14, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :108:25, :208:34, :255:38, :440:23, :540:55, :605:20, :852:19, :888:20, :889:16, :911:15, :933:{31,48}, :937:78, :938:26, :939:21, :940:22, :1127:22, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [53:0]       _ll_fp_wdata_rawIn_subnormFract_T_8 = {31'h0, _ll_fp_wdata_T_48[22:0]} << ll_fp_wdata_rawIn_normDist_4;	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, :52:33, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [22:0]       _ll_fp_wdata_rawIn_out_sig_T_18 = ll_fp_wdata_rawIn_isZeroExpIn_4 ? {_ll_fp_wdata_rawIn_subnormFract_T_8[21:0], 1'h0} : _ll_fp_wdata_T_48[22:0];	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, :48:30, :52:{33,46,64}, :70:33, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :108:25, :440:23, :540:55, :605:20, :852:19, :888:20, :889:16, :911:15, :933:{31,48}, :937:78, :938:26, :939:21, :940:22, :1127:22]
  wire [2:0]        _ll_fp_wdata_T_59 = ll_fp_wdata_rawIn_isZeroExpIn_4 & ~(|(_ll_fp_wdata_T_48[22:0])) ? 3'h0 : _ll_fp_wdata_rawIn_adjustedExp_T_24[8:6];	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, :48:30, :49:34, :57:9, :60:30, generators/hardfloat/hardfloat/src/main/scala/recFNFromFN.scala:48:{15,50}, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  wire              _GEN_227 = _ll_fp_wdata_T_59[0] | (&(_ll_fp_wdata_rawIn_adjustedExp_T_24[8:7])) & (|(_ll_fp_wdata_T_48[22:0]));	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, :49:34, :57:9, :61:{32,57}, :64:28, generators/hardfloat/hardfloat/src/main/scala/recFNFromFN.scala:48:{15,76}, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23]
  wire              ll_fp_wdata_rawIn_isZeroExpIn_5 = _ll_fp_wdata_T_48[14:10] == 5'h0;	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:45:19, :48:30, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :605:20, :1127:22]
  wire [3:0]        ll_fp_wdata_rawIn_normDist_5 = _ll_fp_wdata_T_48[9] ? 4'h0 : _ll_fp_wdata_T_48[8] ? 4'h1 : _ll_fp_wdata_T_48[7] ? 4'h2 : _ll_fp_wdata_T_48[6] ? 4'h3 : _ll_fp_wdata_T_48[5] ? 4'h4 : _ll_fp_wdata_T_48[4] ? 4'h5 : _ll_fp_wdata_T_48[3] ? 4'h6 : _ll_fp_wdata_T_48[2] ? 4'h7 : {3'h4, ~(_ll_fp_wdata_T_48[1])};	// @[generators/hardfloat/hardfloat/src/main/scala/primitives.scala:91:52, generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/shuttle/src/main/scala/common/MicroOp.scala:70:30, generators/shuttle/src/main/scala/exu/Core.scala:565:21, src/main/scala/chisel3/util/Mux.scala:30:73, :50:70]
  wire [5:0]        _ll_fp_wdata_rawIn_adjustedExp_T_29 = (ll_fp_wdata_rawIn_isZeroExpIn_5 ? {2'h3, ~ll_fp_wdata_rawIn_normDist_5} : {1'h0, _ll_fp_wdata_T_48[14:10]}) + {4'h4, ll_fp_wdata_rawIn_isZeroExpIn_5 ? 2'h2 : 2'h1};	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:45:19, :48:30, :54:10, :55:18, :57:9, :58:14, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :108:25, :208:34, :209:66, :255:38, :440:23, :540:55, :565:21, :605:20, :852:19, :888:20, :889:16, :911:15, :933:{31,48}, :937:78, :938:26, :939:21, :940:22, :1127:22, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [2:0]        _ll_fp_wdata_T_68 = ll_fp_wdata_rawIn_isZeroExpIn_5 & ~(|(_ll_fp_wdata_T_48[9:0])) ? 3'h0 : _ll_fp_wdata_rawIn_adjustedExp_T_29[5:3];	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, :48:30, :49:34, :57:9, :60:30, generators/hardfloat/hardfloat/src/main/scala/recFNFromFN.scala:48:{15,50}, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, generators/shuttle/src/main/scala/exu/Core.scala:31:14]
  wire [24:0]       _ll_fp_wdata_rawIn_subnormFract_T_10 = {15'h0, _ll_fp_wdata_T_48[9:0]} << ll_fp_wdata_rawIn_normDist_5;	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, :52:33, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/pla.scala:114:36]
  wire [24:0]       _ll_fp_wdata_rawIn_subnormFract_T_4 = {15'h0, _ll_fp_wdata_T_6[9:0]} << ll_fp_wdata_rawIn_normDist_2;	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, :52:33, generators/rocket-chip/src/main/scala/tile/FPU.scala:431:23, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/pla.scala:114:36]
  wire [64:0]       ll_fp_wdata = _GEN_136 ? {_ll_fp_wdata_T_48[63], _ll_fp_wdata_T_50[2:1], _GEN_226, (&{_ll_fp_wdata_T_50[2:1], _GEN_226}) ? {&(_ll_fp_wdata_rawIn_out_sig_T_14[51:32]), _ll_fp_wdata_rawIn_adjustedExp_T_19[7:1], _ll_fp_wdata_T_59[2], _ll_fp_wdata_rawIn_out_sig_T_14[51:32], _ll_fp_wdata_T_48[31], _ll_fp_wdata_T_59[1], _GEN_227, (&{_ll_fp_wdata_T_59[2:1], _GEN_227}) ? {&(_ll_fp_wdata_rawIn_out_sig_T_18[22:16]), _ll_fp_wdata_rawIn_adjustedExp_T_24[4:1], _ll_fp_wdata_T_68[2], _ll_fp_wdata_rawIn_out_sig_T_18[22:16], _ll_fp_wdata_T_48[15], _ll_fp_wdata_T_68[1], _ll_fp_wdata_T_68[0] | (&(_ll_fp_wdata_rawIn_adjustedExp_T_29[5:4])) & (|(_ll_fp_wdata_T_48[9:0])), _ll_fp_wdata_rawIn_adjustedExp_T_29[2:0], ll_fp_wdata_rawIn_isZeroExpIn_5 ? {_ll_fp_wdata_rawIn_subnormFract_T_10[8:0], 1'h0} : _ll_fp_wdata_T_48[9:0]} : {_ll_fp_wdata_rawIn_adjustedExp_T_24[5:0], _ll_fp_wdata_rawIn_out_sig_T_18}} : {_ll_fp_wdata_rawIn_adjustedExp_T_19[8:0], _ll_fp_wdata_rawIn_out_sig_T_14}} : fp_load_val ? {_ll_fp_wdata_T_6[63], _ll_fp_wdata_T_8[2:1], _GEN_224, (&{_ll_fp_wdata_T_8[2:1], _GEN_224}) ? {&(_ll_fp_wdata_rawIn_out_sig_T_2[51:32]), _ll_fp_wdata_rawIn_adjustedExp_T_4[7:1], _ll_fp_wdata_T_17[2], _ll_fp_wdata_rawIn_out_sig_T_2[51:32], _ll_fp_wdata_T_6[31], _ll_fp_wdata_T_17[1], _GEN_225, (&{_ll_fp_wdata_T_17[2:1], _GEN_225}) ? {&(_ll_fp_wdata_rawIn_out_sig_T_6[22:16]), _ll_fp_wdata_rawIn_adjustedExp_T_9[4:1], _ll_fp_wdata_T_26[2], _ll_fp_wdata_rawIn_out_sig_T_6[22:16], _ll_fp_wdata_T_6[15], _ll_fp_wdata_T_26[1], _ll_fp_wdata_T_26[0] | (&(_ll_fp_wdata_rawIn_adjustedExp_T_14[5:4])) & (|(_ll_fp_wdata_T_6[9:0])), _ll_fp_wdata_rawIn_adjustedExp_T_14[2:0], ll_fp_wdata_rawIn_isZeroExpIn_2 ? {_ll_fp_wdata_rawIn_subnormFract_T_4[8:0], 1'h0} : _ll_fp_wdata_T_6[9:0]} : {_ll_fp_wdata_rawIn_adjustedExp_T_9[5:0], _ll_fp_wdata_rawIn_out_sig_T_6}} : {_ll_fp_wdata_rawIn_adjustedExp_T_4[8:0], _ll_fp_wdata_rawIn_out_sig_T_2}} : _GEN_134 ? divSqrt_wdata_bits : 65'h0;	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:44:18, :46:21, :48:30, :49:34, :52:{33,46,64}, :57:9, :61:{32,57}, :64:28, :70:33, generators/hardfloat/hardfloat/src/main/scala/recFNFromFN.scala:48:{15,76}, :50:{23,41}, generators/rocket-chip/src/main/scala/tile/FPU.scala:249:{25,56}, :336:26, :338:{8,42}, :339:8, :340:8, :343:8, :344:8, :431:23, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :108:25, :440:23, :540:55, :605:20, :822:26, :852:19, :888:20, :889:16, :911:15, :933:{31,48}, :937:78, :938:26, :939:21, :940:22, :1127:22, :1167:28, :1173:29, :1176:22, :1178:17, :1180:{28,52}, :1182:17, :1193:{24,66}, :1195:19]
  wire [64:0]       fp_wdata = (&_fp_pipe_io_out_tag) | _fp_pipe_io_out_tag == 2'h2 ? _fp_pipe_io_out_bits_data : _fp_pipe_io_out_tag == 2'h1 ? {12'hFFF, _fp_pipe_io_out_bits_data[31], 20'hFFFFF, _fp_pipe_io_out_bits_data[32], _fp_pipe_io_out_bits_data[30:0]} : {41'h1FFFFFFFFFF, _fp_pipe_io_out_bits_data[15], 7'h7F, _fp_pipe_io_out_bits_data[16], _fp_pipe_io_out_bits_data[14:0]};	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:55:18, generators/rocket-chip/src/main/scala/tile/FPU.scala:336:26, :338:42, :340:8, :342:8, :343:8, :398:14, generators/rocket-chip/src/main/scala/util/package.scala:39:{76,86}, generators/shuttle/src/main/scala/exu/Core.scala:208:34, :255:38, :440:23]
  wire              _GEN_228 = reset | flush_rrd_ex;	// @[generators/shuttle/src/main/scala/exu/Core.scala:116:22, :120:{25,48}, :666:66, :1090:70, :1091:28, :1105:34, :1106:28, :1225:23, :1227:28]
  always @(posedge clock) begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7]
    if (reset) begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7]
      debug_tsc_reg <= 64'h0;	// @[generators/shuttle/src/main/scala/exu/Core.scala:44:30, :556:42]
      debug_irt_reg <= 64'h0;	// @[generators/shuttle/src/main/scala/exu/Core.scala:47:30, :556:42]
      mem_uops_reg_0_valid <= 1'h0;	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :72:25, :108:25, :440:23, :540:55, :605:20, :852:19, :888:20, :889:16, :911:15, :933:{31,48}, :937:78, :938:26, :939:21, :940:22, :1127:22]
      mem_uops_reg_1_valid <= 1'h0;	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :72:25, :108:25, :440:23, :540:55, :605:20, :852:19, :888:20, :889:16, :911:15, :933:{31,48}, :937:78, :938:26, :939:21, :940:22, :1127:22]
      wb_uops_reg_0_valid <= 1'h0;	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :73:24, :108:25, :440:23, :540:55, :605:20, :852:19, :888:20, :889:16, :911:15, :933:{31,48}, :937:78, :938:26, :939:21, :940:22, :1127:22]
      mem_vcfg_valid <= 1'h0;	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :78:40, :108:25, :440:23, :540:55, :605:20, :852:19, :888:20, :889:16, :911:15, :933:{31,48}, :937:78, :938:26, :939:21, :940:22, :1127:22]
      wb_vcfg_valid <= 1'h0;	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :79:39, :108:25, :440:23, :540:55, :605:20, :852:19, :888:20, :889:16, :911:15, :933:{31,48}, :937:78, :938:26, :939:21, :940:22, :1127:22]
      isboard_1 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_2 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_3 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_4 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_5 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_6 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_7 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_8 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_9 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_10 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_11 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_12 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_13 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_14 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_15 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_16 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_17 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_18 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_19 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_20 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_21 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_22 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_23 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_24 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_25 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_26 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_27 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_28 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_29 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_30 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      isboard_31 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :269:20]
      fsboard_0 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_1 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_2 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_3 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_4 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_5 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_6 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_7 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_8 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_9 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_10 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_11 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_12 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_13 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_14 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_15 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_16 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_17 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_18 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_19 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_20 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_21 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_22 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_23 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_24 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_25 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_26 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_27 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_28 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_29 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_30 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      fsboard_31 <= 1'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :430:20]
      divSqrt_val <= 1'h0;	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :108:25, :440:23, :540:55, :605:20, :819:28, :852:19, :888:20, :889:16, :911:15, :933:{31,48}, :937:78, :938:26, :939:21, :940:22, :1127:22]
    end
    else begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7]
      debug_tsc_reg <= debug_tsc_reg + 64'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:44:30, :45:34, src/main/scala/chisel3/util/OneHot.scala:58:35]
      debug_irt_reg <= debug_irt_reg + {62'h0, _csr_io_retire_T_1};	// @[generators/shuttle/src/main/scala/exu/Core.scala:47:30, :890:28, :891:34]
      mem_uops_reg_0_valid <= ex_uops_reg_0_valid & ~flush_rrd_ex & ~ex_stall;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25, :116:11, :123:{54,68}, :596:53, :666:66, :1090:70, :1091:28, :1105:34, :1106:28]
      mem_uops_reg_1_valid <= ex_uops_reg_1_valid & ~flush_rrd_ex & ~ex_stall;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25, :116:11, :123:{54,68}, :596:53, :666:66, :1090:70, :1091:28, :1105:34, :1106:28]
      wb_uops_reg_0_valid <= mem_uops_reg_0_valid & ~kill_mem;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24, :126:{51,54}, :1090:70, :1096:16, :1105:34, :1109:16]
      mem_vcfg_valid <= ex_vcfg_valid & ~flush_rrd_ex & ~ex_stall;	// @[generators/shuttle/src/main/scala/exu/Core.scala:76:39, :78:40, :116:11, :123:54, :137:66, :596:53, :666:66, :1090:70, :1091:28, :1105:34, :1106:28]
      wb_vcfg_valid <= mem_vcfg_valid & ~kill_mem;	// @[generators/shuttle/src/main/scala/exu/Core.scala:78:40, :79:39, :126:54, :140:45, :1090:70, :1096:16, :1105:34, :1109:16]
      isboard_1 <= isboard_1 & ~(_GEN_100 & _GEN_70 | _GEN_67 & _GEN_37) | _ll_arb_io_out_valid & _GEN_104;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_2 <= isboard_2 & ~(_GEN_100 & _GEN_71 | _GEN_67 & _GEN_38) | _ll_arb_io_out_valid & _GEN_105;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_3 <= isboard_3 & ~(_GEN_100 & _GEN_72 | _GEN_67 & _GEN_39) | _ll_arb_io_out_valid & _GEN_106;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_4 <= isboard_4 & ~(_GEN_100 & _GEN_73 | _GEN_67 & _GEN_40) | _ll_arb_io_out_valid & _GEN_107;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_5 <= isboard_5 & ~(_GEN_100 & _GEN_74 | _GEN_67 & _GEN_41) | _ll_arb_io_out_valid & _GEN_108;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_6 <= isboard_6 & ~(_GEN_100 & _GEN_75 | _GEN_67 & _GEN_42) | _ll_arb_io_out_valid & _GEN_109;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_7 <= isboard_7 & ~(_GEN_100 & _GEN_76 | _GEN_67 & _GEN_43) | _ll_arb_io_out_valid & _GEN_110;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_8 <= isboard_8 & ~(_GEN_100 & _GEN_77 | _GEN_67 & _GEN_44) | _ll_arb_io_out_valid & _GEN_111;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_9 <= isboard_9 & ~(_GEN_100 & _GEN_78 | _GEN_67 & _GEN_45) | _ll_arb_io_out_valid & _GEN_112;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_10 <= isboard_10 & ~(_GEN_100 & _GEN_79 | _GEN_67 & _GEN_46) | _ll_arb_io_out_valid & _GEN_113;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_11 <= isboard_11 & ~(_GEN_100 & _GEN_80 | _GEN_67 & _GEN_47) | _ll_arb_io_out_valid & _GEN_114;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_12 <= isboard_12 & ~(_GEN_100 & _GEN_81 | _GEN_67 & _GEN_48) | _ll_arb_io_out_valid & _GEN_115;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_13 <= isboard_13 & ~(_GEN_100 & _GEN_82 | _GEN_67 & _GEN_49) | _ll_arb_io_out_valid & _GEN_116;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_14 <= isboard_14 & ~(_GEN_100 & _GEN_83 | _GEN_67 & _GEN_50) | _ll_arb_io_out_valid & _GEN_117;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_15 <= isboard_15 & ~(_GEN_100 & _GEN_84 | _GEN_67 & _GEN_51) | _ll_arb_io_out_valid & _GEN_118;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_16 <= isboard_16 & ~(_GEN_100 & _GEN_85 | _GEN_67 & _GEN_52) | _ll_arb_io_out_valid & _GEN_119;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_17 <= isboard_17 & ~(_GEN_100 & _GEN_86 | _GEN_67 & _GEN_53) | _ll_arb_io_out_valid & _GEN_120;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_18 <= isboard_18 & ~(_GEN_100 & _GEN_87 | _GEN_67 & _GEN_54) | _ll_arb_io_out_valid & _GEN_121;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_19 <= isboard_19 & ~(_GEN_100 & _GEN_88 | _GEN_67 & _GEN_55) | _ll_arb_io_out_valid & _GEN_122;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_20 <= isboard_20 & ~(_GEN_100 & _GEN_89 | _GEN_67 & _GEN_56) | _ll_arb_io_out_valid & _GEN_123;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_21 <= isboard_21 & ~(_GEN_100 & _GEN_90 | _GEN_67 & _GEN_57) | _ll_arb_io_out_valid & _GEN_124;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_22 <= isboard_22 & ~(_GEN_100 & _GEN_91 | _GEN_67 & _GEN_58) | _ll_arb_io_out_valid & _GEN_125;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_23 <= isboard_23 & ~(_GEN_100 & _GEN_92 | _GEN_67 & _GEN_59) | _ll_arb_io_out_valid & _GEN_126;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_24 <= isboard_24 & ~(_GEN_100 & _GEN_93 | _GEN_67 & _GEN_60) | _ll_arb_io_out_valid & _GEN_127;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_25 <= isboard_25 & ~(_GEN_100 & _GEN_94 | _GEN_67 & _GEN_61) | _ll_arb_io_out_valid & _GEN_128;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_26 <= isboard_26 & ~(_GEN_100 & _GEN_95 | _GEN_67 & _GEN_62) | _ll_arb_io_out_valid & _GEN_129;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_27 <= isboard_27 & ~(_GEN_100 & _GEN_96 | _GEN_67 & _GEN_63) | _ll_arb_io_out_valid & _GEN_130;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_28 <= isboard_28 & ~(_GEN_100 & _GEN_97 | _GEN_67 & _GEN_64) | _ll_arb_io_out_valid & _GEN_131;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_29 <= isboard_29 & ~(_GEN_100 & _GEN_98 | _GEN_67 & _GEN_65) | _ll_arb_io_out_valid & _GEN_132;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_30 <= isboard_30 & ~(_GEN_100 & _GEN_99 | _GEN_67 & _GEN_66) | _ll_arb_io_out_valid & _GEN_133;	// @[generators/shuttle/src/main/scala/exu/Core.scala:269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      isboard_31 <= isboard_31 & ~(_GEN_100 & (&(wb_uops_reg_1_bits_inst[11:7])) | _GEN_67 & (&(wb_uops_reg_0_bits_inst[11:7]))) | _ll_arb_io_out_valid & (&_ll_arb_io_out_bits_waddr);	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :269:20, :270:31, :271:29, :273:{31,34,53}, :1040:23, :1042:{15,48}, :1043:28, :1127:22, :1159:17, :1160:24, :1161:27]
      fsboard_0 <= fsboard_0 & ~(_GEN_101 & _GEN_69 | _GEN_68 & _GEN_36) | _GEN_168 | ll_fp_wval & _GEN_137;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_1 <= fsboard_1 & ~(_GEN_101 & _GEN_70 | _GEN_68 & _GEN_37) | _GEN_169 | ll_fp_wval & _GEN_138;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_2 <= fsboard_2 & ~(_GEN_101 & _GEN_71 | _GEN_68 & _GEN_38) | _GEN_170 | ll_fp_wval & _GEN_139;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_3 <= fsboard_3 & ~(_GEN_101 & _GEN_72 | _GEN_68 & _GEN_39) | _GEN_171 | ll_fp_wval & _GEN_140;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_4 <= fsboard_4 & ~(_GEN_101 & _GEN_73 | _GEN_68 & _GEN_40) | _GEN_172 | ll_fp_wval & _GEN_141;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_5 <= fsboard_5 & ~(_GEN_101 & _GEN_74 | _GEN_68 & _GEN_41) | _GEN_173 | ll_fp_wval & _GEN_142;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_6 <= fsboard_6 & ~(_GEN_101 & _GEN_75 | _GEN_68 & _GEN_42) | _GEN_174 | ll_fp_wval & _GEN_143;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_7 <= fsboard_7 & ~(_GEN_101 & _GEN_76 | _GEN_68 & _GEN_43) | _GEN_175 | ll_fp_wval & _GEN_144;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_8 <= fsboard_8 & ~(_GEN_101 & _GEN_77 | _GEN_68 & _GEN_44) | _GEN_176 | ll_fp_wval & _GEN_145;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_9 <= fsboard_9 & ~(_GEN_101 & _GEN_78 | _GEN_68 & _GEN_45) | _GEN_177 | ll_fp_wval & _GEN_146;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_10 <= fsboard_10 & ~(_GEN_101 & _GEN_79 | _GEN_68 & _GEN_46) | _GEN_178 | ll_fp_wval & _GEN_147;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_11 <= fsboard_11 & ~(_GEN_101 & _GEN_80 | _GEN_68 & _GEN_47) | _GEN_179 | ll_fp_wval & _GEN_148;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_12 <= fsboard_12 & ~(_GEN_101 & _GEN_81 | _GEN_68 & _GEN_48) | _GEN_180 | ll_fp_wval & _GEN_149;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_13 <= fsboard_13 & ~(_GEN_101 & _GEN_82 | _GEN_68 & _GEN_49) | _GEN_181 | ll_fp_wval & _GEN_150;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_14 <= fsboard_14 & ~(_GEN_101 & _GEN_83 | _GEN_68 & _GEN_50) | _GEN_182 | ll_fp_wval & _GEN_151;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_15 <= fsboard_15 & ~(_GEN_101 & _GEN_84 | _GEN_68 & _GEN_51) | _GEN_183 | ll_fp_wval & _GEN_152;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_16 <= fsboard_16 & ~(_GEN_101 & _GEN_85 | _GEN_68 & _GEN_52) | _GEN_184 | ll_fp_wval & _GEN_153;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_17 <= fsboard_17 & ~(_GEN_101 & _GEN_86 | _GEN_68 & _GEN_53) | _GEN_185 | ll_fp_wval & _GEN_154;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_18 <= fsboard_18 & ~(_GEN_101 & _GEN_87 | _GEN_68 & _GEN_54) | _GEN_186 | ll_fp_wval & _GEN_155;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_19 <= fsboard_19 & ~(_GEN_101 & _GEN_88 | _GEN_68 & _GEN_55) | _GEN_187 | ll_fp_wval & _GEN_156;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_20 <= fsboard_20 & ~(_GEN_101 & _GEN_89 | _GEN_68 & _GEN_56) | _GEN_188 | ll_fp_wval & _GEN_157;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_21 <= fsboard_21 & ~(_GEN_101 & _GEN_90 | _GEN_68 & _GEN_57) | _GEN_189 | ll_fp_wval & _GEN_158;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_22 <= fsboard_22 & ~(_GEN_101 & _GEN_91 | _GEN_68 & _GEN_58) | _GEN_190 | ll_fp_wval & _GEN_159;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_23 <= fsboard_23 & ~(_GEN_101 & _GEN_92 | _GEN_68 & _GEN_59) | _GEN_191 | ll_fp_wval & _GEN_160;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_24 <= fsboard_24 & ~(_GEN_101 & _GEN_93 | _GEN_68 & _GEN_60) | _GEN_192 | ll_fp_wval & _GEN_161;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_25 <= fsboard_25 & ~(_GEN_101 & _GEN_94 | _GEN_68 & _GEN_61) | _GEN_193 | ll_fp_wval & _GEN_162;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_26 <= fsboard_26 & ~(_GEN_101 & _GEN_95 | _GEN_68 & _GEN_62) | _GEN_194 | ll_fp_wval & _GEN_163;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_27 <= fsboard_27 & ~(_GEN_101 & _GEN_96 | _GEN_68 & _GEN_63) | _GEN_195 | ll_fp_wval & _GEN_164;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_28 <= fsboard_28 & ~(_GEN_101 & _GEN_97 | _GEN_68 & _GEN_64) | _GEN_196 | ll_fp_wval & _GEN_165;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_29 <= fsboard_29 & ~(_GEN_101 & _GEN_98 | _GEN_68 & _GEN_65) | _GEN_197 | ll_fp_wval & _GEN_166;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_30 <= fsboard_30 & ~(_GEN_101 & _GEN_99 | _GEN_68 & _GEN_66) | _GEN_198 | ll_fp_wval & _GEN_167;	// @[generators/shuttle/src/main/scala/exu/Core.scala:430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      fsboard_31 <= fsboard_31 & ~(_GEN_101 & (&(wb_uops_reg_1_bits_inst[11:7])) | _GEN_68 & (&(wb_uops_reg_0_bits_inst[11:7]))) | _GEN_199 | ll_fp_wval & (&ll_fp_waddr);	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :430:20, :432:29, :433:31, :435:{31,34,53}, :1040:23, :1051:{16,45}, :1052:28, :1176:22, :1193:66, :1194:18, :1196:19, :1201:21, :1202:27, :1204:30, :1212:31, :1214:21]
      divSqrt_val <= _GEN_135 & (_divSqrt_io_inValid_T_14 | _divSqrt_io_inValid_T_9 | _divSqrt_io_inValid_T_4 | divSqrt_val);	// @[generators/shuttle/src/main/scala/exu/Core.scala:819:28, :830:95, :837:31, :840:19, :1176:22, :1179:17, :1180:52]
    end
    ex_uops_reg_0_valid <= ~_GEN_228 & (ex_stall ? ex_uops_reg_0_valid : io_imem_resp_0_valid & ~rrd_stall_0);	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :116:22, :118:{28,49,52}, :120:{25,48}, :417:48, :596:53, :1225:23, :1227:28]
    if (~ex_stall) begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:596:53]
      ex_uops_reg_0_bits_inst <= io_imem_resp_0_bits_inst;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
      ex_uops_reg_0_bits_pc <= io_imem_resp_0_bits_pc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
      ex_uops_reg_0_bits_ctrl_fp <= rrd_uops_0_bits_ctrl_fp;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :184:24]
      ex_uops_reg_0_bits_ctrl_branch <= rrd_uops_0_bits_ctrl_branch;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :186:28]
      ex_uops_reg_0_bits_ctrl_jal <= rrd_uops_0_bits_ctrl_jal;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :187:25]
      ex_uops_reg_0_bits_ctrl_jalr <= rrd_uops_0_bits_ctrl_jalr;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :188:26]
      ex_uops_reg_0_bits_ctrl_rxs2 <= rrd_uops_0_bits_ctrl_rxs2;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :189:26]
      ex_uops_reg_0_bits_ctrl_rxs1 <= rrd_uops_0_bits_ctrl_rxs1;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :190:26]
      ex_uops_reg_0_bits_ctrl_sel_alu2 <=
        rrd_uops_0_bits_xcpt
          ? {2'h0, _GEN_209}
          : {|{&_decoder_decoded_andMatrixOutputs_T_121, &_decoder_decoded_andMatrixOutputs_T_123, &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[24], io_imem_resp_0_bits_inst[27], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]}, &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], io_imem_resp_0_bits_inst[27], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]}},
             |{&_decoder_decoded_andMatrixOutputs_T, &_decoder_decoded_andMatrixOutputs_T_2, &_decoder_decoded_andMatrixOutputs_T_3, &_decoder_decoded_andMatrixOutputs_T_6, &_decoder_decoded_andMatrixOutputs_T_7, &_decoder_decoded_andMatrixOutputs_T_12, &_decoder_decoded_andMatrixOutputs_T_13, &_decoder_decoded_andMatrixOutputs_T_14, &_decoder_decoded_andMatrixOutputs_T_16, &_decoder_decoded_andMatrixOutputs_T_22, &_decoder_decoded_andMatrixOutputs_T_24, &_decoder_decoded_andMatrixOutputs_T_29, &_decoder_decoded_andMatrixOutputs_T_34, &_decoder_decoded_andMatrixOutputs_T_36, &_decoder_decoded_andMatrixOutputs_T_44, &_decoder_decoded_andMatrixOutputs_T_48, &_decoder_decoded_andMatrixOutputs_T_61, &_decoder_decoded_andMatrixOutputs_T_69, &_decoder_decoded_andMatrixOutputs_T_74, &_decoder_decoded_andMatrixOutputs_T_85, &_decoder_decoded_andMatrixOutputs_T_86, &_decoder_decoded_andMatrixOutputs_T_90, &_decoder_decoded_andMatrixOutputs_T_92, &_decoder_decoded_andMatrixOutputs_T_116, &_decoder_decoded_andMatrixOutputs_T_117, &_decoder_decoded_andMatrixOutputs_T_125, &_decoder_decoded_andMatrixOutputs_T_131, &_decoder_decoded_andMatrixOutputs_T_132, &_decoder_decoded_andMatrixOutputs_T_134, &_decoder_decoded_andMatrixOutputs_T_138, &_decoder_decoded_andMatrixOutputs_T_158, &_decoder_decoded_andMatrixOutputs_T_159, &_decoder_decoded_andMatrixOutputs_T_160, &_decoder_decoded_andMatrixOutputs_T_165, &_decoder_decoded_andMatrixOutputs_T_170},
             |{&_decoder_decoded_andMatrixOutputs_T, &_decoder_decoded_andMatrixOutputs_T_2, &_decoder_decoded_andMatrixOutputs_T_3, &_decoder_decoded_andMatrixOutputs_T_6, &_decoder_decoded_andMatrixOutputs_T_7, &_decoder_decoded_andMatrixOutputs_T_25, &_decoder_decoded_andMatrixOutputs_T_26, &_decoder_decoded_andMatrixOutputs_T_29, &_decoder_decoded_andMatrixOutputs_T_35, &_decoder_decoded_andMatrixOutputs_T_37, &_decoder_decoded_andMatrixOutputs_T_44, &_decoder_decoded_andMatrixOutputs_T_48, &_decoder_decoded_andMatrixOutputs_T_71, &_decoder_decoded_andMatrixOutputs_T_76, &_decoder_decoded_andMatrixOutputs_T_90, &_decoder_decoded_andMatrixOutputs_T_92, &_decoder_decoded_andMatrixOutputs_T_121, &_decoder_decoded_andMatrixOutputs_T_125, &_decoder_decoded_andMatrixOutputs_T_131, &_decoder_decoded_andMatrixOutputs_T_135, &_decoder_decoded_andMatrixOutputs_T_150, &_decoder_decoded_andMatrixOutputs_T_158, &_decoder_decoded_andMatrixOutputs_T_159, &_decoder_decoded_andMatrixOutputs_T_160, &_decoder_decoded_andMatrixOutputs_T_170}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :60:26, :71:24, :252:17, :256:38, :257:40, :259:{40,46}, :605:20, :935:21, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
      ex_uops_reg_0_bits_ctrl_sel_alu1 <=
        rrd_uops_0_bits_xcpt
          ? (io_imem_resp_0_bits_xcpt ? 2'h2 : 2'h1)
          : {|{&{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], io_imem_resp_0_bits_inst[2], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4]}, &_decoder_decoded_andMatrixOutputs_T_26, &_decoder_decoded_andMatrixOutputs_T_89, &_decoder_decoded_andMatrixOutputs_T_90, &_decoder_decoded_andMatrixOutputs_T_116, &_decoder_decoded_andMatrixOutputs_T_117},
             |{&_decoder_decoded_andMatrixOutputs_T, &_decoder_decoded_andMatrixOutputs_T_2, &_decoder_decoded_andMatrixOutputs_T_3, &_decoder_decoded_andMatrixOutputs_T_6, &_decoder_decoded_andMatrixOutputs_T_12, &_decoder_decoded_andMatrixOutputs_T_13, &_decoder_decoded_andMatrixOutputs_T_14, &_decoder_decoded_andMatrixOutputs_T_16, &_decoder_decoded_andMatrixOutputs_T_24, &_decoder_decoded_andMatrixOutputs_T_29, &_decoder_decoded_andMatrixOutputs_T_34, &_decoder_decoded_andMatrixOutputs_T_36, &_decoder_decoded_andMatrixOutputs_T_42, &_decoder_decoded_andMatrixOutputs_T_44, &_decoder_decoded_andMatrixOutputs_T_48, &_decoder_decoded_andMatrixOutputs_T_52, &_decoder_decoded_andMatrixOutputs_T_56, &_decoder_decoded_andMatrixOutputs_T_61, &_decoder_decoded_andMatrixOutputs_T_63, &_decoder_decoded_andMatrixOutputs_T_85, &_decoder_decoded_andMatrixOutputs_T_86, &_decoder_decoded_andMatrixOutputs_T_90, &_decoder_decoded_andMatrixOutputs_T_91, &_decoder_decoded_andMatrixOutputs_T_92, &_decoder_decoded_andMatrixOutputs_T_96, &_decoder_decoded_andMatrixOutputs_T_103, &_decoder_decoded_andMatrixOutputs_T_116, &_decoder_decoded_andMatrixOutputs_T_117, &_decoder_decoded_andMatrixOutputs_T_121, &_decoder_decoded_andMatrixOutputs_T_123, &_decoder_decoded_andMatrixOutputs_T_125, &_decoder_decoded_andMatrixOutputs_T_131, &_decoder_decoded_andMatrixOutputs_T_134, &_decoder_decoded_andMatrixOutputs_T_150, &_decoder_decoded_andMatrixOutputs_T_153, &_decoder_decoded_andMatrixOutputs_T_158, &_decoder_decoded_andMatrixOutputs_T_159, &_decoder_decoded_andMatrixOutputs_T_160, &_decoder_decoded_andMatrixOutputs_T_165, &_decoder_decoded_andMatrixOutputs_T_170, &_decoder_decoded_andMatrixOutputs_T_187, &_decoder_decoded_andMatrixOutputs_T_188, &_decoder_decoded_andMatrixOutputs_T_195, &_decoder_decoded_andMatrixOutputs_T_196}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:60:26, :71:24, :208:34, :252:17, :255:38, :257:40, :258:40, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
      ex_uops_reg_0_bits_ctrl_sel_imm <= {|{&_decoder_decoded_andMatrixOutputs_T, &_decoder_decoded_andMatrixOutputs_T_2, &_decoder_decoded_andMatrixOutputs_T_6, &_decoder_decoded_andMatrixOutputs_T_25, &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[1], decoder_decoded_invInputs[2], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[12]}, &_decoder_decoded_andMatrixOutputs_T_35, &_decoder_decoded_andMatrixOutputs_T_37, &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[1], decoder_decoded_invInputs[2], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[13], decoder_decoded_invInputs[12]}, &_decoder_decoded_andMatrixOutputs_T_48, &_decoder_decoded_andMatrixOutputs_T_71, &_decoder_decoded_andMatrixOutputs_T_76, &_decoder_decoded_andMatrixOutputs_T_90, &_decoder_decoded_andMatrixOutputs_T_92, &_decoder_decoded_andMatrixOutputs_T_121, &_decoder_decoded_andMatrixOutputs_T_125, &_decoder_decoded_andMatrixOutputs_T_131, &_decoder_decoded_andMatrixOutputs_T_135, &_decoder_decoded_andMatrixOutputs_T_150, &_decoder_decoded_andMatrixOutputs_T_158, &_decoder_decoded_andMatrixOutputs_T_159, &_decoder_decoded_andMatrixOutputs_T_160, &_decoder_decoded_andMatrixOutputs_T_170}, |{&_decoder_decoded_andMatrixOutputs_T_7, &_decoder_decoded_andMatrixOutputs_T_26}, |{&_decoder_decoded_andMatrixOutputs_T_22, &_decoder_decoded_andMatrixOutputs_T_26, &_decoder_decoded_andMatrixOutputs_T_69, &_decoder_decoded_andMatrixOutputs_T_74}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/shuttle/src/main/scala/exu/Core.scala:71:24, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
      ex_uops_reg_0_bits_ctrl_alu_dw <=
        rrd_uops_0_bits_xcpt
        | (|{&_decoder_decoded_andMatrixOutputs_T,
             &_decoder_decoded_andMatrixOutputs_T_2,
             &_decoder_decoded_andMatrixOutputs_T_3,
             &_decoder_decoded_andMatrixOutputs_T_7,
             &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], decoder_decoded_invInputs[10], decoder_decoded_invInputs[11], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], decoder_decoded_invInputs[29]},
             &_decoder_decoded_andMatrixOutputs_T_13,
             &_decoder_decoded_andMatrixOutputs_T_24,
             &_decoder_decoded_andMatrixOutputs_T_26,
             &_decoder_decoded_andMatrixOutputs_T_29,
             &_decoder_decoded_andMatrixOutputs_T_34,
             &_decoder_decoded_andMatrixOutputs_T_40,
             &_decoder_decoded_andMatrixOutputs_T_44,
             &_decoder_decoded_andMatrixOutputs_T_48,
             &_decoder_decoded_andMatrixOutputs_T_52,
             &_decoder_decoded_andMatrixOutputs_T_55,
             &_decoder_decoded_andMatrixOutputs_T_61,
             &_decoder_decoded_andMatrixOutputs_T_63,
             &_decoder_decoded_andMatrixOutputs_T_85,
             &_decoder_decoded_andMatrixOutputs_T_89,
             &_decoder_decoded_andMatrixOutputs_T_90,
             &_decoder_decoded_andMatrixOutputs_T_91,
             &_decoder_decoded_andMatrixOutputs_T_92,
             &_decoder_decoded_andMatrixOutputs_T_96,
             &_decoder_decoded_andMatrixOutputs_T_102,
             &_decoder_decoded_andMatrixOutputs_T_116,
             &_decoder_decoded_andMatrixOutputs_T_117,
             &_decoder_decoded_andMatrixOutputs_T_121,
             &_decoder_decoded_andMatrixOutputs_T_123,
             &_decoder_decoded_andMatrixOutputs_T_125,
             &_decoder_decoded_andMatrixOutputs_T_131,
             &_decoder_decoded_andMatrixOutputs_T_150,
             &_decoder_decoded_andMatrixOutputs_T_153,
             &_decoder_decoded_andMatrixOutputs_T_158,
             &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], decoder_decoded_invInputs[12], decoder_decoded_invInputs[18], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]},
             &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[11], decoder_decoded_invInputs[23], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]},
             &_decoder_decoded_andMatrixOutputs_T_170});	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:60:26, :71:24, :252:17, :254:36, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
      ex_uops_reg_0_bits_ctrl_alu_fn <= rrd_uops_0_bits_xcpt ? 5'h0 : decoder_12;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :60:26, :71:24, :252:17, :253:36, :605:20, :1127:22]
      ex_uops_reg_0_bits_ctrl_mem <= rrd_uops_0_bits_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :191:25]
      ex_uops_reg_0_bits_ctrl_mem_cmd <= rrd_uops_0_bits_ctrl_mem_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/shuttle/src/main/scala/exu/Core.scala:71:24]
      ex_uops_reg_0_bits_ctrl_rfs1 <= _vec_decoder_io_legal ? _vec_decoder_io_read_frs1 : (|{&_decoder_decoded_andMatrixOutputs_T_17, &_decoder_decoded_andMatrixOutputs_T_20, &_decoder_decoded_andMatrixOutputs_T_21, &_decoder_decoded_andMatrixOutputs_T_107, &_decoder_decoded_andMatrixOutputs_T_108, &_decoder_decoded_andMatrixOutputs_T_109, &_decoder_decoded_andMatrixOutputs_T_110, &_decoder_decoded_andMatrixOutputs_T_111, &_decoder_decoded_andMatrixOutputs_T_112, &_decoder_decoded_andMatrixOutputs_T_141, &_decoder_decoded_andMatrixOutputs_T_143, &_decoder_decoded_andMatrixOutputs_T_145, &_decoder_decoded_andMatrixOutputs_T_147, &_decoder_decoded_andMatrixOutputs_T_155, &_decoder_decoded_andMatrixOutputs_T_156, &_decoder_decoded_andMatrixOutputs_T_183, &_decoder_decoded_andMatrixOutputs_T_184, &_decoder_decoded_andMatrixOutputs_T_191, &_decoder_decoded_andMatrixOutputs_T_192});	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :192:26, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      ex_uops_reg_0_bits_ctrl_rfs2 <= ~_vec_decoder_io_legal & (|{&_decoder_decoded_andMatrixOutputs_T_17, &_decoder_decoded_andMatrixOutputs_T_20, &_decoder_decoded_andMatrixOutputs_T_21, &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], io_imem_resp_0_bits_inst[2], decoder_decoded_invInputs[1], decoder_decoded_invInputs[2], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[12]}, &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], io_imem_resp_0_bits_inst[2], decoder_decoded_invInputs[1], decoder_decoded_invInputs[2], io_imem_resp_0_bits_inst[5], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[13], decoder_decoded_invInputs[12]}, &_decoder_decoded_andMatrixOutputs_T_107, &_decoder_decoded_andMatrixOutputs_T_108, &_decoder_decoded_andMatrixOutputs_T_109, &_decoder_decoded_andMatrixOutputs_T_110, &_decoder_decoded_andMatrixOutputs_T_111, &_decoder_decoded_andMatrixOutputs_T_112, &_decoder_decoded_andMatrixOutputs_T_155, &_decoder_decoded_andMatrixOutputs_T_156});	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :186:28, :193:26, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
      ex_uops_reg_0_bits_ctrl_rfs3 <= ~_vec_decoder_io_legal & (&_decoder_decoded_andMatrixOutputs_T_17);	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :186:28, :194:26, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      ex_uops_reg_0_bits_ctrl_wfd <=
        _vec_decoder_io_legal
          ? _vec_decoder_io_write_frd
          : (|{&_decoder_decoded_andMatrixOutputs_T_17,
               &_decoder_decoded_andMatrixOutputs_T_20,
               &_decoder_decoded_andMatrixOutputs_T_21,
               &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], io_imem_resp_0_bits_inst[2], decoder_decoded_invInputs[1], decoder_decoded_invInputs[2], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[12], decoder_decoded_invInputs[12]},
               &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], io_imem_resp_0_bits_inst[2], decoder_decoded_invInputs[1], decoder_decoded_invInputs[2], decoder_decoded_invInputs[3], decoder_decoded_invInputs[4], io_imem_resp_0_bits_inst[13], decoder_decoded_invInputs[12]},
               &_decoder_decoded_andMatrixOutputs_T_111,
               &_decoder_decoded_andMatrixOutputs_T_112,
               &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[10], decoder_decoded_invInputs[12], decoder_decoded_invInputs[23], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]},
               &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[10], decoder_decoded_invInputs[12], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], io_imem_resp_0_bits_inst[29], decoder_decoded_invInputs[28], decoder_decoded_invInputs[29]},
               &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], io_imem_resp_0_bits_inst[20], decoder_decoded_invInputs[19], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[23], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]},
               &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[18], io_imem_resp_0_bits_inst[21], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]},
               &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[18], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], io_imem_resp_0_bits_inst[25], decoder_decoded_invInputs[24], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]},
               &{io_imem_resp_0_bits_inst[0], io_imem_resp_0_bits_inst[1], decoder_decoded_invInputs[0], decoder_decoded_invInputs[1], io_imem_resp_0_bits_inst[4], decoder_decoded_invInputs[3], io_imem_resp_0_bits_inst[6], decoder_decoded_invInputs[19], decoder_decoded_invInputs[20], decoder_decoded_invInputs[21], decoder_decoded_invInputs[22], decoder_decoded_invInputs[23], io_imem_resp_0_bits_inst[26], decoder_decoded_invInputs[25], decoder_decoded_invInputs[26], decoder_decoded_invInputs[27], io_imem_resp_0_bits_inst[30], decoder_decoded_invInputs[29]},
               &_decoder_decoded_andMatrixOutputs_T_155,
               &_decoder_decoded_andMatrixOutputs_T_156,
               &_decoder_decoded_andMatrixOutputs_T_187,
               &_decoder_decoded_andMatrixOutputs_T_188,
               &_decoder_decoded_andMatrixOutputs_T_195,
               &_decoder_decoded_andMatrixOutputs_T_196});	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :195:25, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
      ex_uops_reg_0_bits_ctrl_mul <= rrd_uops_0_bits_ctrl_mul;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :196:25]
      ex_uops_reg_0_bits_ctrl_div <= rrd_uops_0_bits_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :197:25]
      ex_uops_reg_0_bits_ctrl_wxd <= rrd_uops_0_bits_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :198:25]
      ex_uops_reg_0_bits_ctrl_csr <= rrd_uops_0_bits_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :199:25]
      ex_uops_reg_0_bits_ctrl_fence_i <= rrd_uops_0_bits_ctrl_fence_i;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :200:29]
      ex_uops_reg_0_bits_ctrl_vec <= _vec_decoder_io_legal;	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/shuttle/src/main/scala/exu/Core.scala:71:24]
      ex_uops_reg_0_bits_fp_ctrl_ldst <= _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_ldst;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :170:30]
      ex_uops_reg_0_bits_fp_ctrl_wen <= _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_wen;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :170:30]
      ex_uops_reg_0_bits_fp_ctrl_ren2 <= _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_ren2;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :170:30]
      ex_uops_reg_0_bits_fp_ctrl_ren3 <= _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_ren3;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :170:30]
      ex_uops_reg_0_bits_fp_ctrl_swap23 <= _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_swap23;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :170:30]
      ex_uops_reg_0_bits_fp_ctrl_typeTagIn <= _vec_decoder_io_legal ? 2'h2 : _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_typeTagIn;	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :170:30, :176:20, :182:35, :208:34]
      ex_uops_reg_0_bits_fp_ctrl_typeTagOut <= _vec_decoder_io_legal ? ((ex_vcfg_valid ? ex_vcfg_out_bits_vtype_vsew : _rrd_vcfg_T_1_vtype_vsew) == 3'h3 ? 2'h2 : 2'h1) : _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_typeTagOut;	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1343:43, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :76:39, :77:46, :81:56, :170:30, :176:20, :182:35, :208:34, :209:{35,41,66}, :255:38, :494:33, :495:34]
      ex_uops_reg_0_bits_fp_ctrl_fromint <= _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_fromint;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :170:30]
      ex_uops_reg_0_bits_fp_ctrl_toint <= _vec_decoder_io_legal | _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_toint;	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :170:30, :176:20, :182:35, :207:30]
      ex_uops_reg_0_bits_fp_ctrl_fastpipe <= _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_fastpipe;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :170:30]
      ex_uops_reg_0_bits_fp_ctrl_fma <= _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_fma;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :170:30]
      ex_uops_reg_0_bits_fp_ctrl_div <= _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_div;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :170:30]
      ex_uops_reg_0_bits_fp_ctrl_sqrt <= _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_sqrt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :170:30]
      ex_uops_reg_0_bits_fp_ctrl_wflags <= _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_wflags;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :170:30]
      ex_uops_reg_0_bits_sets_vcfg <= rrd_uops_0_bits_sets_vcfg;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/exu/Core.scala:71:24]
      ex_uops_reg_0_bits_btb_resp_valid <= io_imem_resp_0_bits_btb_resp_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
      ex_uops_reg_0_bits_btb_resp_bits_entry <= io_imem_resp_0_bits_btb_resp_bits_entry;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
      ex_uops_reg_0_bits_btb_resp_bits_bht_history <= io_imem_resp_0_bits_btb_resp_bits_bht_history;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
      ex_uops_reg_0_bits_sfb_br <= io_imem_resp_0_bits_sfb_br;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
      ex_uops_reg_0_bits_next_pc_valid <= io_imem_resp_0_bits_next_pc_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
      ex_uops_reg_0_bits_next_pc_bits <= io_imem_resp_0_bits_next_pc_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
      ex_uops_reg_0_bits_ras_head <= io_imem_resp_0_bits_ras_head;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
      ex_uops_reg_0_bits_xcpt <= rrd_uops_0_bits_xcpt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:60:26, :71:24]
      ex_uops_reg_0_bits_xcpt_cause <= rrd_uops_0_bits_xcpt_cause;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, src/main/scala/chisel3/util/Mux.scala:50:70]
      if (rrd_uops_0_bits_xcpt & rrd_uops_0_bits_xcpt_cause == 64'h2)	// @[generators/shuttle/src/main/scala/exu/Core.scala:60:26, :311:{33,64}, src/main/scala/chisel3/util/Mux.scala:50:70]
        ex_uops_reg_0_bits_rs1_data <= {32'h0, io_imem_resp_0_bits_raw_inst};	// @[generators/shuttle/src/main/scala/exu/Core.scala:53:10, :71:24, :312:33]
      else if (|(io_imem_resp_0_bits_inst[19:15])) begin	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :68:55]
        if (_GEN_6) begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:286:21]
          if (ex_uops_reg_1_bits_sets_vcfg)	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
            ex_uops_reg_0_bits_rs1_data <= _GEN_214;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :576:43]
          else	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
            ex_uops_reg_0_bits_rs1_data <= _alu_1_io_out;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :550:21]
        end
        else if (_GEN_5) begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:286:21]
          if (ex_uops_reg_0_bits_sets_vcfg)	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
            ex_uops_reg_0_bits_rs1_data <= _GEN_214;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :576:43]
          else	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
            ex_uops_reg_0_bits_rs1_data <= _alu_io_out;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :550:21]
        end
        else	// @[generators/shuttle/src/main/scala/exu/Core.scala:286:21]
          ex_uops_reg_0_bits_rs1_data <= _GEN_4 ? mem_bypasses_1_data : _GEN_3 ? mem_uops_reg_0_bits_wdata_bits : _GEN_2 ? wb_uops_reg_1_bits_wdata_bits : _GEN_1 ? wb_bypasses_0_data : _GEN_0 ? _ll_arb_io_out_bits_wdata : _GEN_200[io_imem_resp_0_bits_inst[19:15]];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25, :73:24, :284:31, :286:{21,38}, :288:21, :754:26, :794:30, :799:30, :865:39, :977:49, :979:32, :1127:22]
      end
      else	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:68:55]
        ex_uops_reg_0_bits_rs1_data <= 64'h0;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :556:42]
      if (io_imem_resp_0_bits_inst[24:20] == 5'h0)	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:52:17, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :314:42, :605:20, :1127:22]
        ex_uops_reg_0_bits_rs2_data <= 64'h0;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :556:42]
      else if (_GEN_13) begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:286:21]
        if (ex_uops_reg_1_bits_sets_vcfg)	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
          ex_uops_reg_0_bits_rs2_data <= _GEN_214;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :576:43]
        else	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
          ex_uops_reg_0_bits_rs2_data <= _alu_1_io_out;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :550:21]
      end
      else if (_GEN_12) begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:286:21]
        if (ex_uops_reg_0_bits_sets_vcfg)	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
          ex_uops_reg_0_bits_rs2_data <= _GEN_214;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :576:43]
        else	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
          ex_uops_reg_0_bits_rs2_data <= _alu_io_out;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :550:21]
      end
      else	// @[generators/shuttle/src/main/scala/exu/Core.scala:286:21]
        ex_uops_reg_0_bits_rs2_data <= _GEN_11 ? mem_bypasses_1_data : _GEN_10 ? mem_uops_reg_0_bits_wdata_bits : _GEN_9 ? wb_uops_reg_1_bits_wdata_bits : _GEN_8 ? wb_bypasses_0_data : _GEN_7 ? _ll_arb_io_out_bits_wdata : _GEN_200[io_imem_resp_0_bits_inst[24:20]];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:52:17, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25, :73:24, :284:31, :286:{21,38}, :288:21, :754:26, :794:30, :799:30, :865:39, :977:49, :979:32, :1127:22]
      ex_uops_reg_0_bits_fra1 <= _GEN_201 ? (_rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_ren2 & rrd_uops_0_bits_fp_ctrl_swap12 ? io_imem_resp_0_bits_inst[24:20] : rrd_uops_0_bits_fp_ctrl_ren1 & ~rrd_uops_0_bits_fp_ctrl_swap12 ? io_imem_resp_0_bits_inst[19:15] : 5'h0) : 5'h0;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :52:17, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :71:24, :148:12, :170:30, :176:20, :182:35, :205:29, :206:31, :358:{29,41}, :359:27, :360:{15,32,56}, :363:27, :364:{32,56}, :605:20, :1127:22]
      ex_uops_reg_0_bits_fra2 <= _GEN_201 ? (_rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_ren2 & ~rrd_uops_0_bits_fp_ctrl_swap12 & ~_rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_swap23 ? io_imem_resp_0_bits_inst[24:20] : rrd_uops_0_bits_fp_ctrl_ren1 & rrd_uops_0_bits_fp_ctrl_swap12 ? io_imem_resp_0_bits_inst[19:15] : 5'h0) : 5'h0;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :52:17, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :71:24, :148:12, :170:30, :176:20, :182:35, :205:29, :206:31, :358:{29,41}, :359:27, :360:15, :361:{32,56}, :363:27, :366:{34,51,75}, :605:20, :1127:22]
      ex_uops_reg_0_bits_fra3 <= _GEN_201 ? (_rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_ren3 ? io_imem_resp_0_bits_inst[31:27] : _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_ren2 & _rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_swap23 ? io_imem_resp_0_bits_inst[24:20] : 5'h0) : 5'h0;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:52:17, :53:17, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :71:24, :148:12, :170:30, :358:{29,41}, :363:27, :365:{32,56}, :368:27, :369:31, :605:20, :1127:22]
      ex_uops_reg_0_bits_mem_size <= _is_youngest_T_2 | rrd_uops_0_bits_ctrl_mem_cmd == 5'h5 ? {|(io_imem_resp_0_bits_inst[24:20]), |(io_imem_resp_0_bits_inst[19:15])} : io_imem_resp_0_bits_mem_size;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :52:17, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :148:12, :230:43, :318:180, :319:180, :373:56, :374:{33,39}, :1040:23]
      ex_uops_reg_0_bits_flush_pipe <= _rrd_illegal_insn_0_T_12 | csr_wen & _csr_io_decode_0_write_flush;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:69:24, generators/shuttle/src/main/scala/exu/Core.scala:52:19, :71:24, :233:{43,58,70}]
      ex_uops_reg_1_bits_inst <= io_imem_resp_1_bits_inst;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
      ex_uops_reg_1_bits_pc <= io_imem_resp_1_bits_pc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
      ex_uops_reg_1_bits_ctrl_fp <= rrd_uops_1_bits_ctrl_fp;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :184:24]
      ex_uops_reg_1_bits_ctrl_branch <= rrd_uops_1_bits_ctrl_branch;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :186:28]
      ex_uops_reg_1_bits_ctrl_jal <= rrd_uops_1_bits_ctrl_jal;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :187:25]
      ex_uops_reg_1_bits_ctrl_jalr <= rrd_uops_1_bits_ctrl_jalr;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :188:26]
      ex_uops_reg_1_bits_ctrl_rxs2 <= rrd_uops_1_bits_ctrl_rxs2;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :189:26]
      ex_uops_reg_1_bits_ctrl_rxs1 <= rrd_uops_1_bits_ctrl_rxs1;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :190:26]
      ex_uops_reg_1_bits_ctrl_sel_alu2 <=
        rrd_uops_1_bits_xcpt
          ? {2'h0, _GEN_210}
          : {|{&_decoder_decoded_andMatrixOutputs_T_318, &_decoder_decoded_andMatrixOutputs_T_320, &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[24], io_imem_resp_1_bits_inst[27], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]}, &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], io_imem_resp_1_bits_inst[27], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]}},
             |{&_decoder_decoded_andMatrixOutputs_T_197, &_decoder_decoded_andMatrixOutputs_T_199, &_decoder_decoded_andMatrixOutputs_T_200, &_decoder_decoded_andMatrixOutputs_T_203, &_decoder_decoded_andMatrixOutputs_T_204, &_decoder_decoded_andMatrixOutputs_T_209, &_decoder_decoded_andMatrixOutputs_T_210, &_decoder_decoded_andMatrixOutputs_T_211, &_decoder_decoded_andMatrixOutputs_T_213, &_decoder_decoded_andMatrixOutputs_T_219, &_decoder_decoded_andMatrixOutputs_T_221, &_decoder_decoded_andMatrixOutputs_T_226, &_decoder_decoded_andMatrixOutputs_T_231, &_decoder_decoded_andMatrixOutputs_T_233, &_decoder_decoded_andMatrixOutputs_T_241, &_decoder_decoded_andMatrixOutputs_T_245, &_decoder_decoded_andMatrixOutputs_T_258, &_decoder_decoded_andMatrixOutputs_T_266, &_decoder_decoded_andMatrixOutputs_T_271, &_decoder_decoded_andMatrixOutputs_T_282, &_decoder_decoded_andMatrixOutputs_T_283, &_decoder_decoded_andMatrixOutputs_T_287, &_decoder_decoded_andMatrixOutputs_T_289, &_decoder_decoded_andMatrixOutputs_T_313, &_decoder_decoded_andMatrixOutputs_T_314, &_decoder_decoded_andMatrixOutputs_T_322, &_decoder_decoded_andMatrixOutputs_T_328, &_decoder_decoded_andMatrixOutputs_T_329, &_decoder_decoded_andMatrixOutputs_T_331, &_decoder_decoded_andMatrixOutputs_T_335, &_decoder_decoded_andMatrixOutputs_T_355, &_decoder_decoded_andMatrixOutputs_T_356, &_decoder_decoded_andMatrixOutputs_T_357, &_decoder_decoded_andMatrixOutputs_T_362, &_decoder_decoded_andMatrixOutputs_T_367},
             |{&_decoder_decoded_andMatrixOutputs_T_197, &_decoder_decoded_andMatrixOutputs_T_199, &_decoder_decoded_andMatrixOutputs_T_200, &_decoder_decoded_andMatrixOutputs_T_203, &_decoder_decoded_andMatrixOutputs_T_204, &_decoder_decoded_andMatrixOutputs_T_222, &_decoder_decoded_andMatrixOutputs_T_223, &_decoder_decoded_andMatrixOutputs_T_226, &_decoder_decoded_andMatrixOutputs_T_232, &_decoder_decoded_andMatrixOutputs_T_234, &_decoder_decoded_andMatrixOutputs_T_241, &_decoder_decoded_andMatrixOutputs_T_245, &_decoder_decoded_andMatrixOutputs_T_268, &_decoder_decoded_andMatrixOutputs_T_273, &_decoder_decoded_andMatrixOutputs_T_287, &_decoder_decoded_andMatrixOutputs_T_289, &_decoder_decoded_andMatrixOutputs_T_318, &_decoder_decoded_andMatrixOutputs_T_322, &_decoder_decoded_andMatrixOutputs_T_328, &_decoder_decoded_andMatrixOutputs_T_332, &_decoder_decoded_andMatrixOutputs_T_347, &_decoder_decoded_andMatrixOutputs_T_355, &_decoder_decoded_andMatrixOutputs_T_356, &_decoder_decoded_andMatrixOutputs_T_357, &_decoder_decoded_andMatrixOutputs_T_367}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :60:26, :71:24, :252:17, :256:38, :257:40, :259:{40,46}, :605:20, :935:21, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
      ex_uops_reg_1_bits_ctrl_sel_alu1 <=
        rrd_uops_1_bits_xcpt
          ? (io_imem_resp_1_bits_xcpt ? 2'h2 : 2'h1)
          : {|{&{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], io_imem_resp_1_bits_inst[2], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4]}, &_decoder_decoded_andMatrixOutputs_T_223, &_decoder_decoded_andMatrixOutputs_T_286, &_decoder_decoded_andMatrixOutputs_T_287, &_decoder_decoded_andMatrixOutputs_T_313, &_decoder_decoded_andMatrixOutputs_T_314},
             |{&_decoder_decoded_andMatrixOutputs_T_197, &_decoder_decoded_andMatrixOutputs_T_199, &_decoder_decoded_andMatrixOutputs_T_200, &_decoder_decoded_andMatrixOutputs_T_203, &_decoder_decoded_andMatrixOutputs_T_209, &_decoder_decoded_andMatrixOutputs_T_210, &_decoder_decoded_andMatrixOutputs_T_211, &_decoder_decoded_andMatrixOutputs_T_213, &_decoder_decoded_andMatrixOutputs_T_221, &_decoder_decoded_andMatrixOutputs_T_226, &_decoder_decoded_andMatrixOutputs_T_231, &_decoder_decoded_andMatrixOutputs_T_233, &_decoder_decoded_andMatrixOutputs_T_239, &_decoder_decoded_andMatrixOutputs_T_241, &_decoder_decoded_andMatrixOutputs_T_245, &_decoder_decoded_andMatrixOutputs_T_249, &_decoder_decoded_andMatrixOutputs_T_253, &_decoder_decoded_andMatrixOutputs_T_258, &_decoder_decoded_andMatrixOutputs_T_260, &_decoder_decoded_andMatrixOutputs_T_282, &_decoder_decoded_andMatrixOutputs_T_283, &_decoder_decoded_andMatrixOutputs_T_287, &_decoder_decoded_andMatrixOutputs_T_288, &_decoder_decoded_andMatrixOutputs_T_289, &_decoder_decoded_andMatrixOutputs_T_293, &_decoder_decoded_andMatrixOutputs_T_300, &_decoder_decoded_andMatrixOutputs_T_313, &_decoder_decoded_andMatrixOutputs_T_314, &_decoder_decoded_andMatrixOutputs_T_318, &_decoder_decoded_andMatrixOutputs_T_320, &_decoder_decoded_andMatrixOutputs_T_322, &_decoder_decoded_andMatrixOutputs_T_328, &_decoder_decoded_andMatrixOutputs_T_331, &_decoder_decoded_andMatrixOutputs_T_347, &_decoder_decoded_andMatrixOutputs_T_350, &_decoder_decoded_andMatrixOutputs_T_355, &_decoder_decoded_andMatrixOutputs_T_356, &_decoder_decoded_andMatrixOutputs_T_357, &_decoder_decoded_andMatrixOutputs_T_362, &_decoder_decoded_andMatrixOutputs_T_367, &_decoder_decoded_andMatrixOutputs_T_384, &_decoder_decoded_andMatrixOutputs_T_385, &_decoder_decoded_andMatrixOutputs_T_392, &_decoder_decoded_andMatrixOutputs_T_393}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:60:26, :71:24, :208:34, :252:17, :255:38, :257:40, :258:40, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
      ex_uops_reg_1_bits_ctrl_sel_imm <= {|{&_decoder_decoded_andMatrixOutputs_T_197, &_decoder_decoded_andMatrixOutputs_T_199, &_decoder_decoded_andMatrixOutputs_T_203, &_decoder_decoded_andMatrixOutputs_T_222, &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[1], decoder_decoded_invInputs_1[2], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[12]}, &_decoder_decoded_andMatrixOutputs_T_232, &_decoder_decoded_andMatrixOutputs_T_234, &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[1], decoder_decoded_invInputs_1[2], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[13], decoder_decoded_invInputs_1[12]}, &_decoder_decoded_andMatrixOutputs_T_245, &_decoder_decoded_andMatrixOutputs_T_268, &_decoder_decoded_andMatrixOutputs_T_273, &_decoder_decoded_andMatrixOutputs_T_287, &_decoder_decoded_andMatrixOutputs_T_289, &_decoder_decoded_andMatrixOutputs_T_318, &_decoder_decoded_andMatrixOutputs_T_322, &_decoder_decoded_andMatrixOutputs_T_328, &_decoder_decoded_andMatrixOutputs_T_332, &_decoder_decoded_andMatrixOutputs_T_347, &_decoder_decoded_andMatrixOutputs_T_355, &_decoder_decoded_andMatrixOutputs_T_356, &_decoder_decoded_andMatrixOutputs_T_357, &_decoder_decoded_andMatrixOutputs_T_367}, |{&_decoder_decoded_andMatrixOutputs_T_204, &_decoder_decoded_andMatrixOutputs_T_223}, |{&_decoder_decoded_andMatrixOutputs_T_219, &_decoder_decoded_andMatrixOutputs_T_223, &_decoder_decoded_andMatrixOutputs_T_266, &_decoder_decoded_andMatrixOutputs_T_271}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/shuttle/src/main/scala/exu/Core.scala:71:24, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
      ex_uops_reg_1_bits_ctrl_alu_dw <=
        rrd_uops_1_bits_xcpt
        | (|{&_decoder_decoded_andMatrixOutputs_T_197,
             &_decoder_decoded_andMatrixOutputs_T_199,
             &_decoder_decoded_andMatrixOutputs_T_200,
             &_decoder_decoded_andMatrixOutputs_T_204,
             &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], decoder_decoded_invInputs_1[29]},
             &_decoder_decoded_andMatrixOutputs_T_210,
             &_decoder_decoded_andMatrixOutputs_T_221,
             &_decoder_decoded_andMatrixOutputs_T_223,
             &_decoder_decoded_andMatrixOutputs_T_226,
             &_decoder_decoded_andMatrixOutputs_T_231,
             &_decoder_decoded_andMatrixOutputs_T_237,
             &_decoder_decoded_andMatrixOutputs_T_241,
             &_decoder_decoded_andMatrixOutputs_T_245,
             &_decoder_decoded_andMatrixOutputs_T_249,
             &_decoder_decoded_andMatrixOutputs_T_252,
             &_decoder_decoded_andMatrixOutputs_T_258,
             &_decoder_decoded_andMatrixOutputs_T_260,
             &_decoder_decoded_andMatrixOutputs_T_282,
             &_decoder_decoded_andMatrixOutputs_T_286,
             &_decoder_decoded_andMatrixOutputs_T_287,
             &_decoder_decoded_andMatrixOutputs_T_288,
             &_decoder_decoded_andMatrixOutputs_T_289,
             &_decoder_decoded_andMatrixOutputs_T_293,
             &_decoder_decoded_andMatrixOutputs_T_299,
             &_decoder_decoded_andMatrixOutputs_T_313,
             &_decoder_decoded_andMatrixOutputs_T_314,
             &_decoder_decoded_andMatrixOutputs_T_318,
             &_decoder_decoded_andMatrixOutputs_T_320,
             &_decoder_decoded_andMatrixOutputs_T_322,
             &_decoder_decoded_andMatrixOutputs_T_328,
             &_decoder_decoded_andMatrixOutputs_T_347,
             &_decoder_decoded_andMatrixOutputs_T_350,
             &_decoder_decoded_andMatrixOutputs_T_355,
             &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[18], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]},
             &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], io_imem_resp_1_bits_inst[5], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[11], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]},
             &_decoder_decoded_andMatrixOutputs_T_367});	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:60:26, :71:24, :252:17, :254:36, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
      ex_uops_reg_1_bits_ctrl_alu_fn <= rrd_uops_1_bits_xcpt ? 5'h0 : decoder_12_1;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :60:26, :71:24, :252:17, :253:36, :605:20, :1127:22]
      ex_uops_reg_1_bits_ctrl_mem <= rrd_uops_1_bits_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :191:25]
      ex_uops_reg_1_bits_ctrl_mem_cmd <= rrd_uops_1_bits_ctrl_mem_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/shuttle/src/main/scala/exu/Core.scala:71:24]
      ex_uops_reg_1_bits_ctrl_wfd <=
        _vec_decoder_1_io_legal
          ? _vec_decoder_1_io_write_frd
          : (|{&_decoder_decoded_andMatrixOutputs_T_214,
               &_decoder_decoded_andMatrixOutputs_T_217,
               &_decoder_decoded_andMatrixOutputs_T_218,
               &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], io_imem_resp_1_bits_inst[2], decoder_decoded_invInputs_1[1], decoder_decoded_invInputs_1[2], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[12], decoder_decoded_invInputs_1[12]},
               &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], io_imem_resp_1_bits_inst[2], decoder_decoded_invInputs_1[1], decoder_decoded_invInputs_1[2], decoder_decoded_invInputs_1[3], decoder_decoded_invInputs_1[4], io_imem_resp_1_bits_inst[13], decoder_decoded_invInputs_1[12]},
               &_decoder_decoded_andMatrixOutputs_T_308,
               &_decoder_decoded_andMatrixOutputs_T_309,
               &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]},
               &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[10], decoder_decoded_invInputs_1[12], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], io_imem_resp_1_bits_inst[29], decoder_decoded_invInputs_1[28], decoder_decoded_invInputs_1[29]},
               &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], io_imem_resp_1_bits_inst[20], decoder_decoded_invInputs_1[19], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[23], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]},
               &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[18], io_imem_resp_1_bits_inst[21], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]},
               &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[18], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], io_imem_resp_1_bits_inst[25], decoder_decoded_invInputs_1[24], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]},
               &{io_imem_resp_1_bits_inst[0], io_imem_resp_1_bits_inst[1], decoder_decoded_invInputs_1[0], decoder_decoded_invInputs_1[1], io_imem_resp_1_bits_inst[4], decoder_decoded_invInputs_1[3], io_imem_resp_1_bits_inst[6], decoder_decoded_invInputs_1[19], decoder_decoded_invInputs_1[20], decoder_decoded_invInputs_1[21], decoder_decoded_invInputs_1[22], decoder_decoded_invInputs_1[23], io_imem_resp_1_bits_inst[26], decoder_decoded_invInputs_1[25], decoder_decoded_invInputs_1[26], decoder_decoded_invInputs_1[27], io_imem_resp_1_bits_inst[30], decoder_decoded_invInputs_1[29]},
               &_decoder_decoded_andMatrixOutputs_T_352,
               &_decoder_decoded_andMatrixOutputs_T_353,
               &_decoder_decoded_andMatrixOutputs_T_384,
               &_decoder_decoded_andMatrixOutputs_T_385,
               &_decoder_decoded_andMatrixOutputs_T_392,
               &_decoder_decoded_andMatrixOutputs_T_393});	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :195:25, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
      ex_uops_reg_1_bits_ctrl_mul <= rrd_uops_1_bits_ctrl_mul;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :196:25]
      ex_uops_reg_1_bits_ctrl_div <= rrd_uops_1_bits_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :197:25]
      ex_uops_reg_1_bits_ctrl_wxd <= rrd_uops_1_bits_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :198:25]
      ex_uops_reg_1_bits_ctrl_csr <= rrd_uops_1_bits_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :199:25]
      ex_uops_reg_1_bits_ctrl_vec <= _vec_decoder_1_io_legal;	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/shuttle/src/main/scala/exu/Core.scala:71:24]
      ex_uops_reg_1_bits_sets_vcfg <= rrd_uops_1_bits_sets_vcfg;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/exu/Core.scala:71:24]
      ex_uops_reg_1_bits_btb_resp_valid <= io_imem_resp_1_bits_btb_resp_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
      ex_uops_reg_1_bits_btb_resp_bits_entry <= io_imem_resp_1_bits_btb_resp_bits_entry;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
      ex_uops_reg_1_bits_btb_resp_bits_bht_history <= io_imem_resp_1_bits_btb_resp_bits_bht_history;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
      ex_uops_reg_1_bits_sfb_shadow <= io_imem_resp_0_bits_sfb_br;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
      ex_uops_reg_1_bits_next_pc_valid <= io_imem_resp_1_bits_next_pc_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
      ex_uops_reg_1_bits_next_pc_bits <= io_imem_resp_1_bits_next_pc_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
      ex_uops_reg_1_bits_ras_head <= io_imem_resp_1_bits_ras_head;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
      ex_uops_reg_1_bits_xcpt <= rrd_uops_1_bits_xcpt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:60:26, :71:24]
      if (rrd_uops_1_bits_xcpt & (_csr_io_interrupt ? _csr_io_interrupt_cause : io_imem_resp_1_bits_xcpt ? io_imem_resp_1_bits_xcpt_cause : 64'h2) == 64'h2)	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :60:26, :311:{33,64}, src/main/scala/chisel3/util/Mux.scala:50:70]
        ex_uops_reg_1_bits_rs1_data <= {32'h0, io_imem_resp_1_bits_raw_inst};	// @[generators/shuttle/src/main/scala/exu/Core.scala:53:10, :71:24, :312:33]
      else if (|(io_imem_resp_1_bits_inst[19:15])) begin	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :68:55]
        if (_GEN_20) begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:286:21]
          if (ex_uops_reg_1_bits_sets_vcfg)	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
            ex_uops_reg_1_bits_rs1_data <= _GEN_214;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :576:43]
          else	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
            ex_uops_reg_1_bits_rs1_data <= _alu_1_io_out;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :550:21]
        end
        else if (_GEN_19) begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:286:21]
          if (ex_uops_reg_0_bits_sets_vcfg)	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
            ex_uops_reg_1_bits_rs1_data <= _GEN_214;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :576:43]
          else	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
            ex_uops_reg_1_bits_rs1_data <= _alu_io_out;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :550:21]
        end
        else	// @[generators/shuttle/src/main/scala/exu/Core.scala:286:21]
          ex_uops_reg_1_bits_rs1_data <= _GEN_18 ? mem_bypasses_1_data : _GEN_17 ? mem_uops_reg_0_bits_wdata_bits : _GEN_16 ? wb_uops_reg_1_bits_wdata_bits : _GEN_15 ? wb_bypasses_0_data : _GEN_14 ? _ll_arb_io_out_bits_wdata : _GEN_200[io_imem_resp_1_bits_inst[19:15]];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25, :73:24, :284:31, :286:{21,38}, :288:21, :754:26, :794:30, :799:30, :865:39, :977:49, :979:32, :1127:22]
      end
      else	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:68:55]
        ex_uops_reg_1_bits_rs1_data <= 64'h0;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :556:42]
      if (io_imem_resp_1_bits_inst[24:20] == 5'h0)	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:52:17, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :314:42, :605:20, :1127:22]
        ex_uops_reg_1_bits_rs2_data <= 64'h0;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :556:42]
      else if (_GEN_27) begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:286:21]
        if (ex_uops_reg_1_bits_sets_vcfg)	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
          ex_uops_reg_1_bits_rs2_data <= _GEN_214;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :576:43]
        else	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
          ex_uops_reg_1_bits_rs2_data <= _alu_1_io_out;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :550:21]
      end
      else if (_GEN_26) begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:286:21]
        if (ex_uops_reg_0_bits_sets_vcfg)	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
          ex_uops_reg_1_bits_rs2_data <= _GEN_214;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :576:43]
        else	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
          ex_uops_reg_1_bits_rs2_data <= _alu_io_out;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :550:21]
      end
      else	// @[generators/shuttle/src/main/scala/exu/Core.scala:286:21]
        ex_uops_reg_1_bits_rs2_data <= _GEN_25 ? mem_bypasses_1_data : _GEN_24 ? mem_uops_reg_0_bits_wdata_bits : _GEN_23 ? wb_uops_reg_1_bits_wdata_bits : _GEN_22 ? wb_bypasses_0_data : _GEN_21 ? _ll_arb_io_out_bits_wdata : _GEN_200[io_imem_resp_1_bits_inst[24:20]];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:52:17, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25, :73:24, :284:31, :286:{21,38}, :288:21, :754:26, :794:30, :799:30, :865:39, :977:49, :979:32, :1127:22]
      ex_uops_reg_1_bits_uses_memalu <= rrd_uops_1_bits_ctrl_wxd & ~rrd_uops_1_bits_ctrl_mem & ~rrd_uops_1_bits_ctrl_div & ~rrd_uops_1_bits_ctrl_mul & ~(_is_youngest_T_25 | (&rrd_uops_1_bits_ctrl_csr) | _is_youngest_T_27) & ~rrd_uops_1_bits_ctrl_fp & ~rrd_uops_1_bits_ctrl_jalr & ~_vec_decoder_1_io_legal & (rs1_w0_hit_1 & rs1_can_forward_from_x_p0_1 | rs2_w0_hit_1 & rs2_can_forward_from_x_p0_1) & ~io_imem_resp_0_bits_sfb_br;	// @[generators/ara/src/main/scala/Configs.scala:53:35, generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/shuttle/src/main/scala/common/MicroOp.scala:76:{30,43,56,69,80,106}, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :182:35, :184:24, :188:26, :191:25, :196:25, :197:25, :198:25, :199:25, :224:68, :316:46, :317:46, :318:173, :319:173, :352:{79,109,124,173,176}]
      ex_uops_reg_1_bits_mem_size <= _is_youngest_T_18 | rrd_uops_1_bits_ctrl_mem_cmd == 5'h5 ? {|(io_imem_resp_1_bits_inst[24:20]), |(io_imem_resp_1_bits_inst[19:15])} : io_imem_resp_1_bits_mem_size;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :52:17, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :148:12, :230:43, :318:180, :319:180, :373:56, :374:{33,39}, :1040:23]
      ex_uops_reg_1_bits_flush_pipe <= _rrd_illegal_insn_1_T_12 | csr_wen_1 & _csr_io_decode_1_write_flush;	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:69:24, generators/shuttle/src/main/scala/exu/Core.scala:52:19, :71:24, :233:{43,58,70}]
      if (ex_vcfg_valid) begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:76:39]
        if (_ex_new_vl_T) begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59]
          ex_vcfg_bits_vl <= ex_new_vl;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:373:46, generators/shuttle/src/main/scala/exu/Core.scala:76:39]
          ex_vcfg_bits_vtype_vill <= ex_new_vl_ex_new_vl_isZero;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:330:80, generators/shuttle/src/main/scala/exu/Core.scala:76:39]
          ex_vcfg_bits_vtype_reserved <= 55'h0;	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :76:39]
          ex_vcfg_bits_vtype_vma <= ex_new_vl_ex_new_vtype_vma;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:328:27, :331:35, :332:11, generators/shuttle/src/main/scala/exu/Core.scala:76:39]
          ex_vcfg_bits_vtype_vta <= ex_new_vl_ex_new_vtype_vta;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:328:27, :331:35, :332:11, generators/shuttle/src/main/scala/exu/Core.scala:76:39]
          ex_vcfg_bits_vtype_vsew <= ex_new_vl_ex_new_vtype_vsew;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:328:27, :331:35, :333:16, generators/shuttle/src/main/scala/exu/Core.scala:76:39]
          ex_vcfg_bits_vtype_vlmul_sign <= ex_new_vl_ex_new_vtype_vlmul_sign;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:328:27, :331:35, :332:11, generators/shuttle/src/main/scala/exu/Core.scala:76:39]
          ex_vcfg_bits_vtype_vlmul_mag <= ex_new_vl_ex_new_vtype_vlmul_mag;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:328:27, :331:35, :332:11, generators/shuttle/src/main/scala/exu/Core.scala:76:39]
        end
      end
      else begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:76:39]
        ex_vcfg_bits_vl <= mem_vcfg_valid ? mem_vcfg_bits_vl : wb_vcfg_valid ? wb_vcfg_bits_vl : _csr_io_vector_vconfig_vl;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :76:39, :78:40, :79:39, :81:56]
        ex_vcfg_bits_vtype_vill <= _rrd_vcfg_T_1_vtype_vill;	// @[generators/shuttle/src/main/scala/exu/Core.scala:76:39, :81:56]
        ex_vcfg_bits_vtype_reserved <= mem_vcfg_valid ? mem_vcfg_bits_vtype_reserved : wb_vcfg_valid ? wb_vcfg_bits_vtype_reserved : _csr_io_vector_vconfig_vtype_reserved;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :76:39, :78:40, :79:39, :81:56]
        ex_vcfg_bits_vtype_vma <= mem_vcfg_valid ? mem_vcfg_bits_vtype_vma : wb_vcfg_valid ? wb_vcfg_bits_vtype_vma : _csr_io_vector_vconfig_vtype_vma;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :76:39, :78:40, :79:39, :81:56]
        ex_vcfg_bits_vtype_vta <= mem_vcfg_valid ? mem_vcfg_bits_vtype_vta : wb_vcfg_valid ? wb_vcfg_bits_vtype_vta : _csr_io_vector_vconfig_vtype_vta;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :76:39, :78:40, :79:39, :81:56]
        ex_vcfg_bits_vtype_vsew <= _rrd_vcfg_T_1_vtype_vsew;	// @[generators/shuttle/src/main/scala/exu/Core.scala:76:39, :81:56]
        ex_vcfg_bits_vtype_vlmul_sign <= mem_vcfg_valid ? mem_vcfg_bits_vtype_vlmul_sign : wb_vcfg_valid ? wb_vcfg_bits_vtype_vlmul_sign : _csr_io_vector_vconfig_vtype_vlmul_sign;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :76:39, :78:40, :79:39, :81:56]
        ex_vcfg_bits_vtype_vlmul_mag <= mem_vcfg_valid ? mem_vcfg_bits_vtype_vlmul_mag : wb_vcfg_valid ? wb_vcfg_bits_vtype_vlmul_mag : _csr_io_vector_vconfig_vtype_vlmul_mag;	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19, :76:39, :78:40, :79:39, :81:56]
      end
    end
    ex_uops_reg_0_bits_ctrl_rocc <= ex_stall & ex_uops_reg_0_bits_ctrl_rocc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :116:22, :117:27, :596:53]
    ex_uops_reg_0_bits_rvc <= rrd_uops_0_bits_xcpt & _GEN_209 | (ex_stall ? ex_uops_reg_0_bits_rvc : io_imem_resp_0_bits_rvc);	// @[generators/shuttle/src/main/scala/exu/Core.scala:60:26, :71:24, :116:22, :117:27, :252:17, :256:38, :257:40, :259:{40,46}, :260:{47,73}, :596:53]
    ex_uops_reg_1_valid <= ~_GEN_228 & (ex_stall ? ex_uops_reg_1_valid : io_imem_resp_1_valid & ~rrd_stall_1);	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :116:22, :118:{28,49,52}, :120:{25,48}, :417:48, :596:53, :1225:23, :1227:28]
    ex_uops_reg_1_bits_ctrl_rocc <= ex_stall & ex_uops_reg_1_bits_ctrl_rocc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :116:22, :117:27, :596:53]
    ex_uops_reg_1_bits_rvc <= rrd_uops_1_bits_xcpt & _GEN_210 | (ex_stall ? ex_uops_reg_1_bits_rvc : io_imem_resp_1_bits_rvc);	// @[generators/shuttle/src/main/scala/exu/Core.scala:60:26, :71:24, :116:22, :117:27, :252:17, :256:38, :257:40, :259:{40,46}, :260:{47,73}, :596:53]
    if (ex_bsy) begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:110:49]
      mem_uops_reg_0_bits_inst <= ex_uops_reg_0_bits_inst;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_pc <= ex_uops_reg_0_bits_pc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_ctrl_fp <= ex_uops_reg_0_bits_ctrl_fp;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_ctrl_rocc <= ex_uops_reg_0_bits_ctrl_rocc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_ctrl_branch <= ex_uops_reg_0_bits_ctrl_branch;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_ctrl_jal <= ex_uops_reg_0_bits_ctrl_jal;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_ctrl_jalr <= ex_uops_reg_0_bits_ctrl_jalr;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_ctrl_alu_dw <= ex_uops_reg_0_bits_ctrl_alu_dw;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_ctrl_alu_fn <= ex_uops_reg_0_bits_ctrl_alu_fn;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_ctrl_mem <= ex_uops_reg_0_bits_ctrl_mem;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_ctrl_mem_cmd <= ex_uops_reg_0_bits_ctrl_mem_cmd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_ctrl_wfd <= ex_uops_reg_0_bits_ctrl_wfd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_ctrl_mul <= ex_uops_reg_0_bits_ctrl_mul;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_ctrl_div <= ex_uops_reg_0_bits_ctrl_div;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_ctrl_wxd <= ex_uops_reg_0_bits_ctrl_wxd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_ctrl_csr <= ex_uops_reg_0_bits_ctrl_csr;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_ctrl_fence_i <= ex_uops_reg_0_bits_ctrl_fence_i;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_ctrl_vec <= ex_uops_reg_0_bits_ctrl_vec;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_fp_ctrl_ldst <= ex_uops_reg_0_bits_fp_ctrl_ldst;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_fp_ctrl_wen <= ex_uops_reg_0_bits_fp_ctrl_wen;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_fp_ctrl_typeTagOut <= ex_uops_reg_0_bits_fp_ctrl_typeTagOut;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_fp_ctrl_toint <= ex_uops_reg_0_bits_fp_ctrl_toint;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_fp_ctrl_div <= ex_uops_reg_0_bits_fp_ctrl_div;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_fp_ctrl_sqrt <= ex_uops_reg_0_bits_fp_ctrl_sqrt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_rvc <= ex_uops_reg_0_bits_rvc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_sets_vcfg <= ex_uops_reg_0_bits_sets_vcfg;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_btb_resp_valid <= ex_uops_reg_0_bits_btb_resp_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_btb_resp_bits_entry <= ex_uops_reg_0_bits_btb_resp_bits_entry;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_btb_resp_bits_bht_history <= ex_uops_reg_0_bits_btb_resp_bits_bht_history;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_sfb_br <= ex_uops_reg_0_bits_sfb_br;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_next_pc_valid <= ex_uops_reg_0_bits_next_pc_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_next_pc_bits <= ex_uops_reg_0_bits_next_pc_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_ras_head <= ex_uops_reg_0_bits_ras_head;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_xcpt <= ex_uops_reg_0_bits_xcpt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_xcpt_cause <= ex_uops_reg_0_bits_xcpt_cause;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_rs1_data <= ex_uops_reg_0_bits_rs1_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_mem_size <= ex_uops_reg_0_bits_mem_size;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_0_bits_flush_pipe <= ex_uops_reg_0_bits_flush_pipe;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_inst <= ex_uops_reg_1_bits_inst;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_pc <= ex_uops_reg_1_bits_pc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_ctrl_rocc <= ex_uops_reg_1_bits_ctrl_rocc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_ctrl_branch <= ex_uops_reg_1_bits_ctrl_branch;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_ctrl_jal <= ex_uops_reg_1_bits_ctrl_jal;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_ctrl_jalr <= ex_uops_reg_1_bits_ctrl_jalr;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_ctrl_sel_alu2 <= ex_uops_reg_1_bits_ctrl_sel_alu2;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_ctrl_sel_alu1 <= ex_uops_reg_1_bits_ctrl_sel_alu1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_ctrl_sel_imm <= ex_uops_reg_1_bits_ctrl_sel_imm;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_ctrl_alu_dw <= ex_uops_reg_1_bits_ctrl_alu_dw;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_ctrl_alu_fn <= ex_uops_reg_1_bits_ctrl_alu_fn;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_ctrl_mem <= ex_uops_reg_1_bits_ctrl_mem;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_ctrl_mem_cmd <= ex_uops_reg_1_bits_ctrl_mem_cmd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_ctrl_wfd <= ex_uops_reg_1_bits_ctrl_wfd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_ctrl_wxd <= ex_uops_reg_1_bits_ctrl_wxd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_ctrl_csr <= ex_uops_reg_1_bits_ctrl_csr;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_ctrl_vec <= ex_uops_reg_1_bits_ctrl_vec;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_rvc <= ex_uops_reg_1_bits_rvc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_sets_vcfg <= ex_uops_reg_1_bits_sets_vcfg;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_btb_resp_valid <= ex_uops_reg_1_bits_btb_resp_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_btb_resp_bits_entry <= ex_uops_reg_1_bits_btb_resp_bits_entry;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_btb_resp_bits_bht_history <= ex_uops_reg_1_bits_btb_resp_bits_bht_history;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_sfb_shadow <= ex_uops_reg_1_bits_sfb_shadow;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_next_pc_valid <= ex_uops_reg_1_bits_next_pc_valid;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_next_pc_bits <= ex_uops_reg_1_bits_next_pc_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_ras_head <= ex_uops_reg_1_bits_ras_head;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_xcpt <= ex_uops_reg_1_bits_xcpt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_rs1_data <= ex_uops_reg_1_bits_rs1_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_uses_memalu <= ex_uops_reg_1_bits_uses_memalu;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_mem_size <= ex_uops_reg_1_bits_mem_size;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      mem_uops_reg_1_bits_flush_pipe <= ex_uops_reg_1_bits_flush_pipe;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
      dtlb_io_req_1_bits_vaddr_r <= _io_dmem_req_bits_addr_WIRE;	// @[generators/shuttle/src/main/scala/exu/Core.scala:677:43, src/main/scala/chisel3/util/Mux.scala:30:73]
    end
    mem_uops_reg_0_bits_taken <= _alu_io_cmp_out;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :550:21]
    if (ex_uops_reg_0_bits_ctrl_rxs2 & (ex_uops_reg_0_bits_ctrl_mem | ex_uops_reg_0_bits_ctrl_rocc | ex_uops_reg_0_bits_ctrl_mem & ex_uops_reg_0_bits_ctrl_mem_cmd == 5'h14))	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:71:{25,41}, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :230:43, :588:{21,47}]
      mem_uops_reg_0_bits_rs2_data <= _GEN_202[ex_uops_reg_0_bits_ctrl_rocc ? 2'h3 : ex_uops_reg_0_bits_mem_size];	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:29:{13,19}, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25, :209:66, :589:21]
    else if (ex_bsy)	// @[generators/shuttle/src/main/scala/exu/Core.scala:110:49]
      mem_uops_reg_0_bits_rs2_data <= ex_uops_reg_0_bits_rs2_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
    mem_uops_reg_0_bits_wdata_valid <= ex_uops_reg_0_bits_ctrl_wxd & ~ex_uops_reg_0_bits_ctrl_mem & ~ex_uops_reg_0_bits_ctrl_div & ~ex_uops_reg_0_bits_ctrl_mul & ~(_ex_bypasses_0_can_bypass_T_6 | (&ex_uops_reg_0_bits_ctrl_csr) | _ex_bypasses_0_can_bypass_T_8) & ~ex_uops_reg_0_bits_ctrl_fp & ~ex_uops_reg_0_bits_ctrl_rocc & ~ex_uops_reg_0_bits_ctrl_jalr & ~ex_uops_reg_0_bits_ctrl_vec;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/shuttle/src/main/scala/common/MicroOp.scala:76:{30,43,56,69,80,92,106,117,120}, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
    mem_uops_reg_0_bits_wdata_bits <= ex_uops_reg_0_bits_sets_vcfg & ~ex_uops_reg_0_bits_xcpt ? _GEN_214 : _alu_io_out;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25, :470:85, :550:21, :576:{43,58}]
    mem_uops_reg_1_bits_taken <= _alu_1_io_cmp_out;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :550:21]
    if (ex_uops_reg_1_bits_ctrl_rxs2 & (ex_uops_reg_1_bits_ctrl_mem | ex_uops_reg_1_bits_ctrl_rocc | ex_uops_reg_1_bits_ctrl_mem & ex_uops_reg_1_bits_ctrl_mem_cmd == 5'h14))	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:71:{25,41}, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :230:43, :588:{21,47}]
      mem_uops_reg_1_bits_rs2_data <= _GEN_203[ex_uops_reg_1_bits_ctrl_rocc ? 2'h3 : ex_uops_reg_1_bits_mem_size];	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:29:{13,19}, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25, :209:66, :589:21]
    else if (ex_bsy)	// @[generators/shuttle/src/main/scala/exu/Core.scala:110:49]
      mem_uops_reg_1_bits_rs2_data <= ex_uops_reg_1_bits_rs2_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25]
    mem_uops_reg_1_bits_wdata_valid <= ex_uops_reg_1_bits_ctrl_wxd & ~ex_uops_reg_1_bits_ctrl_mem & ~ex_uops_reg_1_bits_ctrl_div & ~ex_uops_reg_1_bits_ctrl_mul & ~(_ex_bypasses_1_can_bypass_T_6 | (&ex_uops_reg_1_bits_ctrl_csr) | _ex_bypasses_1_can_bypass_T_8) & ~ex_uops_reg_1_bits_ctrl_fp & ~ex_uops_reg_1_bits_ctrl_rocc & ~ex_uops_reg_1_bits_ctrl_jalr & ~ex_uops_reg_1_bits_ctrl_vec & ~ex_uops_reg_1_bits_uses_memalu;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/shuttle/src/main/scala/common/MicroOp.scala:76:{30,43,56,69,80,92,106,120}, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25, :575:{54,57}]
    mem_uops_reg_1_bits_wdata_bits <= ex_uops_reg_1_bits_sets_vcfg & ~ex_uops_reg_1_bits_xcpt ? _GEN_214 : _alu_1_io_out;	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :72:25, :550:21, :576:{43,58,61}]
    if (mem_bsy) begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:111:51]
      wb_uops_reg_0_bits_inst <= mem_uops_reg_0_bits_inst;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_pc <= mem_uops_reg_0_bits_pc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_ctrl_fp <= mem_uops_reg_0_bits_ctrl_fp;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_ctrl_rocc <= mem_uops_reg_0_bits_ctrl_rocc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_ctrl_alu_dw <= mem_uops_reg_0_bits_ctrl_alu_dw;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_ctrl_alu_fn <= mem_uops_reg_0_bits_ctrl_alu_fn;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_ctrl_mem <= mem_uops_reg_0_bits_ctrl_mem;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_ctrl_mem_cmd <= mem_uops_reg_0_bits_ctrl_mem_cmd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_ctrl_wfd <= mem_uops_reg_0_bits_ctrl_wfd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_ctrl_mul <= mem_uops_reg_0_bits_ctrl_mul;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_ctrl_div <= mem_uops_reg_0_bits_ctrl_div;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_ctrl_wxd <= mem_uops_reg_0_bits_ctrl_wxd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_ctrl_csr <= mem_uops_reg_0_bits_ctrl_csr;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_ctrl_fence_i <= mem_uops_reg_0_bits_ctrl_fence_i;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_ctrl_vec <= mem_uops_reg_0_bits_ctrl_vec;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_fp_ctrl_ldst <= mem_uops_reg_0_bits_fp_ctrl_ldst;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_fp_ctrl_wen <= mem_uops_reg_0_bits_fp_ctrl_wen;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_fp_ctrl_typeTagOut <= mem_uops_reg_0_bits_fp_ctrl_typeTagOut;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_fp_ctrl_toint <= mem_uops_reg_0_bits_fp_ctrl_toint;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_fp_ctrl_div <= mem_uops_reg_0_bits_fp_ctrl_div;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_fp_ctrl_sqrt <= mem_uops_reg_0_bits_fp_ctrl_sqrt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_rvc <= mem_uops_reg_0_bits_rvc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_sets_vcfg <= mem_uops_reg_0_bits_sets_vcfg;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_ras_head <= mem_uops_reg_0_bits_ras_head;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_rs1_data <= mem_uops_reg_0_bits_rs1_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_rs2_data <= mem_uops_reg_0_bits_rs2_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_mem_size <= mem_uops_reg_0_bits_mem_size;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_flush_pipe <= mem_uops_reg_0_bits_flush_pipe;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_1_bits_inst <= mem_uops_reg_1_bits_inst;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_1_bits_pc <= mem_uops_reg_1_bits_pc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_1_bits_ctrl_rocc <= mem_uops_reg_1_bits_ctrl_rocc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_1_bits_ctrl_mem <= mem_uops_reg_1_bits_ctrl_mem;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_1_bits_ctrl_wfd <= mem_uops_reg_1_bits_ctrl_wfd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_1_bits_ctrl_wxd <= mem_uops_reg_1_bits_ctrl_wxd;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_1_bits_ctrl_csr <= mem_uops_reg_1_bits_ctrl_csr;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_1_bits_ctrl_vec <= mem_uops_reg_1_bits_ctrl_vec;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_1_bits_rvc <= mem_uops_reg_1_bits_rvc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_1_bits_sets_vcfg <= mem_uops_reg_1_bits_sets_vcfg;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_1_bits_ras_head <= mem_uops_reg_1_bits_ras_head;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_1_bits_flush_pipe <= mem_uops_reg_1_bits_flush_pipe;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
    end
    if (mem_uops_reg_0_valid) begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
      wb_uops_reg_0_bits_xcpt <= mem_uops_reg_0_bits_xcpt | _GEN_204 | _GEN_205 | _GEN_206 | _GEN_207 | _GEN_208 | mem_uops_reg_0_bits_ctrl_mem & _dtlb_io_resp_1_ae_ld;	// @[generators/shuttle/src/main/scala/exu/Core.scala:60:26, :72:25, :73:24, :605:20, :732:17, :733:17, :734:17, :735:17, :736:17, :737:17]
      wb_uops_reg_0_bits_xcpt_cause <= mem_uops_reg_0_bits_xcpt ? mem_uops_reg_0_bits_xcpt_cause : {60'h0, _GEN_204 ? 4'h6 : _GEN_205 ? 4'h4 : _GEN_206 ? 4'hF : _GEN_207 ? 4'hD : {2'h1, _GEN_208, 1'h1}};	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/exu/Core.scala:52:19, :72:25, :73:24, :255:38, :565:21, :732:17, :733:17, :734:17, :735:17, :736:17, src/main/scala/chisel3/util/Mux.scala:50:70]
    end
    else if (mem_bsy) begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:111:51]
      wb_uops_reg_0_bits_xcpt <= mem_uops_reg_0_bits_xcpt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
      wb_uops_reg_0_bits_xcpt_cause <= mem_uops_reg_0_bits_xcpt_cause;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
    end
    wb_uops_reg_0_bits_needs_replay <= mem_dmem_oh_0 & ~_dtlb_io_sfence_valid_T_1 & _GEN_217 | ~mem_bsy & wb_uops_reg_0_bits_needs_replay;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :111:51, :125:{42,64}, :672:51, :682:46, :726:{48,70,98,126}, :727:40]
    wb_uops_reg_0_bits_wdata_valid <= _GEN_216 | _GEN_215 | (mem_bsy ? mem_uops_reg_0_bits_wdata_valid : wb_uops_reg_0_bits_wdata_valid);	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24, :111:51, :125:{42,64}, :708:{27,62}, :709:39, :718:{46,59}, :719:41]
    if (_GEN_216)	// @[generators/shuttle/src/main/scala/exu/Core.scala:718:46]
      wb_uops_reg_0_bits_wdata_bits <= _fp_pipe_io_s1_fpiu_toint;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :440:23]
    else if (_GEN_215)	// @[generators/shuttle/src/main/scala/exu/Core.scala:708:27]
      wb_uops_reg_0_bits_wdata_bits <= {{24{_mem_brjmp_target_T_9[39]}}, _mem_brjmp_target_T_9};	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :617:50, generators/shuttle/src/main/scala/util/Utils.scala:35:{20,25,46}]
    else if (mem_bsy)	// @[generators/shuttle/src/main/scala/exu/Core.scala:111:51]
      wb_uops_reg_0_bits_wdata_bits <= mem_uops_reg_0_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
    wb_uops_reg_0_bits_fexc <= _fp_pipe_io_s1_fpiu_fexc;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :440:23]
    wb_uops_reg_0_bits_fdivin_rm <= _fp_pipe_io_s1_fpiu_fdiv_rm;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :440:23]
    wb_uops_reg_0_bits_fdivin_in1 <= _fp_pipe_io_s1_fpiu_fdiv_in1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :440:23]
    wb_uops_reg_0_bits_fdivin_in2 <= _fp_pipe_io_s1_fpiu_fdiv_in2;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :440:23]
    wb_uops_reg_1_valid <= ~(reset | mem_uops_reg_1_bits_sfb_shadow & mem_brjmp_taken) & mem_uops_reg_1_valid & ~kill_mem;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24, :126:{26,54}, :625:95, :746:{45,65}, :747:30, :1090:70, :1096:16, :1105:34, :1109:16, :1225:23, :1229:28]
    if (mem_uops_reg_1_valid)	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
      wb_uops_reg_1_bits_xcpt <= mem_uops_reg_0_bits_xcpt | mem_uops_reg_1_bits_ctrl_mem & _dtlb_io_resp_1_ma_st | mem_uops_reg_1_bits_ctrl_mem & _dtlb_io_resp_1_ma_ld | mem_uops_reg_1_bits_ctrl_mem & _dtlb_io_resp_1_pf_st | mem_uops_reg_1_bits_ctrl_mem & _dtlb_io_resp_1_pf_ld | mem_uops_reg_1_bits_ctrl_mem & _dtlb_io_resp_1_ae_st | mem_uops_reg_1_bits_ctrl_mem & _dtlb_io_resp_1_ae_ld;	// @[generators/shuttle/src/main/scala/exu/Core.scala:60:26, :72:25, :73:24, :605:20, :732:17, :733:17, :734:17, :735:17, :736:17, :737:17]
    else if (mem_bsy)	// @[generators/shuttle/src/main/scala/exu/Core.scala:111:51]
      wb_uops_reg_1_bits_xcpt <= mem_uops_reg_1_bits_xcpt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
    wb_uops_reg_1_bits_needs_replay <= mem_dmem_oh_1 & ~_dtlb_io_sfence_valid_T_1 & _GEN_217 | ~mem_bsy & wb_uops_reg_1_bits_needs_replay;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :111:51, :125:{42,64}, :672:51, :682:46, :726:{48,70,98,126}, :727:40]
    wb_uops_reg_1_bits_wdata_valid <= mem_uops_reg_1_bits_uses_memalu | _GEN_218 | (mem_bsy ? mem_uops_reg_1_bits_wdata_valid : wb_uops_reg_1_bits_wdata_valid);	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24, :111:51, :125:{42,64}, :708:{27,62}, :709:39, :794:30, :795:41]
    if (mem_uops_reg_1_bits_uses_memalu)	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
      wb_uops_reg_1_bits_wdata_bits <= _alu_2_io_out;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :764:23]
    else if (_GEN_218)	// @[generators/shuttle/src/main/scala/exu/Core.scala:708:27]
      wb_uops_reg_1_bits_wdata_bits <= {{24{_mem_brjmp_target_T_9[39]}}, _mem_brjmp_target_T_9};	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :617:50, generators/shuttle/src/main/scala/util/Utils.scala:35:{20,25,46}]
    else if (mem_bsy)	// @[generators/shuttle/src/main/scala/exu/Core.scala:111:51]
      wb_uops_reg_1_bits_wdata_bits <= mem_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :73:24]
    ex_vcfg_valid <= ~_GEN_228 & (ex_stall ? ex_vcfg_valid : io_imem_resp_0_valid & rrd_uops_0_bits_sets_vcfg & ~rrd_stall_0 | io_imem_resp_1_valid & rrd_uops_1_bits_sets_vcfg & ~rrd_stall_1);	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/exu/Core.scala:76:39, :116:22, :120:{25,48}, :130:22, :131:{25,109,112}, :134:{25,45}, :417:48, :596:53, :1225:23, :1227:28, :1232:25]
    if (ex_vcfg_valid) begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:76:39]
      mem_vcfg_bits_vl <= _ex_new_vl_T ? ex_new_vl : ex_vcfg_bits_vl;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:373:46, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/exu/Core.scala:76:39, :77:46, :78:40, :494:33, :496:31]
      mem_vcfg_bits_vtype_vill <= ex_vcfg_out_bits_vtype_vill;	// @[generators/shuttle/src/main/scala/exu/Core.scala:77:46, :78:40, :494:33, :495:34]
      mem_vcfg_bits_vtype_reserved <= _ex_new_vl_T ? 55'h0 : ex_vcfg_bits_vtype_reserved;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :76:39, :77:46, :78:40, :494:33, :495:34]
      mem_vcfg_bits_vtype_vma <= _ex_new_vl_T ? ex_new_vl_ex_new_vtype_vma : ex_vcfg_bits_vtype_vma;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:328:27, :331:35, :332:11, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/exu/Core.scala:76:39, :77:46, :78:40, :494:33, :495:34]
      mem_vcfg_bits_vtype_vta <= _ex_new_vl_T ? ex_new_vl_ex_new_vtype_vta : ex_vcfg_bits_vtype_vta;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:328:27, :331:35, :332:11, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/exu/Core.scala:76:39, :77:46, :78:40, :494:33, :495:34]
      mem_vcfg_bits_vtype_vsew <= ex_vcfg_out_bits_vtype_vsew;	// @[generators/shuttle/src/main/scala/exu/Core.scala:77:46, :78:40, :494:33, :495:34]
      mem_vcfg_bits_vtype_vlmul_sign <= _ex_new_vl_T ? ex_new_vl_ex_new_vtype_vlmul_sign : ex_vcfg_bits_vtype_vlmul_sign;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:328:27, :331:35, :332:11, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/exu/Core.scala:76:39, :77:46, :78:40, :494:33, :495:34]
      mem_vcfg_bits_vtype_vlmul_mag <= _ex_new_vl_T ? ex_new_vl_ex_new_vtype_vlmul_mag : ex_vcfg_bits_vtype_vlmul_mag;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:328:27, :331:35, :332:11, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/exu/Core.scala:76:39, :77:46, :78:40, :494:33, :495:34]
    end
    if (mem_vcfg_valid) begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:78:40]
      wb_vcfg_bits_vl <= mem_vcfg_bits_vl;	// @[generators/shuttle/src/main/scala/exu/Core.scala:78:40, :79:39]
      wb_vcfg_bits_vtype_vill <= mem_vcfg_bits_vtype_vill;	// @[generators/shuttle/src/main/scala/exu/Core.scala:78:40, :79:39]
      wb_vcfg_bits_vtype_reserved <= mem_vcfg_bits_vtype_reserved;	// @[generators/shuttle/src/main/scala/exu/Core.scala:78:40, :79:39]
      wb_vcfg_bits_vtype_vma <= mem_vcfg_bits_vtype_vma;	// @[generators/shuttle/src/main/scala/exu/Core.scala:78:40, :79:39]
      wb_vcfg_bits_vtype_vta <= mem_vcfg_bits_vtype_vta;	// @[generators/shuttle/src/main/scala/exu/Core.scala:78:40, :79:39]
      wb_vcfg_bits_vtype_vsew <= mem_vcfg_bits_vtype_vsew;	// @[generators/shuttle/src/main/scala/exu/Core.scala:78:40, :79:39]
      wb_vcfg_bits_vtype_vlmul_sign <= mem_vcfg_bits_vtype_vlmul_sign;	// @[generators/shuttle/src/main/scala/exu/Core.scala:78:40, :79:39]
      wb_vcfg_bits_vtype_vlmul_mag <= mem_vcfg_bits_vtype_vlmul_mag;	// @[generators/shuttle/src/main/scala/exu/Core.scala:78:40, :79:39]
    end
    if (_ll_arb_io_out_valid & _ll_arb_io_out_bits_waddr == 5'h0)	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :605:20, :1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_0 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_69)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_0 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_36)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_0 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_104)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_1 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_70)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_1 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_37)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_1 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_105)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_2 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_71)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_2 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_38)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_2 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_106)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_3 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_72)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_3 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_39)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_3 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_107)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_4 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_73)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_4 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_40)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_4 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_108)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_5 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_74)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_5 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_41)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_5 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_109)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_6 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_75)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_6 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_42)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_6 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_110)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_7 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_76)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_7 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_43)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_7 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_111)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_8 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_77)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_8 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_44)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_8 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_112)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_9 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_78)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_9 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_45)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_9 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_113)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_10 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_79)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_10 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_46)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_10 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_114)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_11 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_80)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_11 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_47)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_11 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_115)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_12 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_81)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_12 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_48)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_12 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_116)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_13 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_82)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_13 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_49)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_13 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_117)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_14 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_83)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_14 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_50)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_14 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_118)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_15 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_84)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_15 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_51)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_15 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_119)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_16 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_85)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_16 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_52)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_16 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_120)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_17 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_86)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_17 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_53)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_17 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_121)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_18 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_87)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_18 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_54)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_18 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_122)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_19 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_88)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_19 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_55)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_19 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_123)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_20 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_89)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_20 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_56)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_20 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_124)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_21 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_90)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_21 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_57)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_21 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_125)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_22 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_91)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_22 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_58)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_22 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_126)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_23 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_92)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_23 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_59)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_23 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_127)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_24 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_93)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_24 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_60)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_24 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_128)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_25 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_94)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_25 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_61)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_25 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_129)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_26 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_95)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_26 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_62)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_26 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_130)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_27 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_96)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_27 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_63)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_27 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_131)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_28 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_97)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_28 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_64)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_28 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_132)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_29 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_98)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_29 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_65)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_29 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & _GEN_133)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_30 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & _GEN_99)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:{15,47}, :1040:23]
      iregfile_30 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & _GEN_66)	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1039:{15,47}, :1040:23]
      iregfile_30 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_ll_arb_io_out_valid & (&_ll_arb_io_out_bits_waddr))	// @[generators/shuttle/src/main/scala/exu/Core.scala:1039:47, :1127:22, :1159:17, :1160:24]
      iregfile_31 <= _ll_arb_io_out_bits_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :1127:22]
    else if (_GEN_223 & (&(wb_uops_reg_1_bits_inst[11:7])))	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :1039:{15,47}, :1040:23]
      iregfile_31 <= wb_uops_reg_1_bits_wdata_bits;	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21]
    else if (_GEN_222 & (&(wb_uops_reg_0_bits_inst[11:7])))	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :268:21, :1039:{15,47}, :1040:23]
      iregfile_31 <= wb_bypasses_0_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:268:21, :865:39, :977:49, :979:32]
    if (_GEN_168)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_0 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_137)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_0 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_169)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_1 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_138)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_1 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_170)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_2 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_139)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_2 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_171)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_3 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_140)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_3 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_172)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_4 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_141)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_4 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_173)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_5 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_142)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_5 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_174)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_6 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_143)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_6 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_175)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_7 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_144)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_7 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_176)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_8 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_145)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_8 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_177)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_9 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_146)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_9 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_178)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_10 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_147)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_10 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_179)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_11 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_148)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_11 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_180)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_12 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_149)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_12 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_181)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_13 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_150)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_13 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_182)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_14 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_151)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_14 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_183)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_15 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_152)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_15 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_184)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_16 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_153)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_16 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_185)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_17 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_154)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_17 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_186)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_18 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_155)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_18 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_187)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_19 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_156)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_19 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_188)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_20 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_157)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_20 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_189)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_21 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_158)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_21 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_190)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_22 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_159)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_22 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_191)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_23 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_160)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_23 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_192)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_24 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_161)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_24 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_193)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_25 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_162)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_25 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_194)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_26 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_163)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_26 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_195)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_27 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_164)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_27 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_196)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_28 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_165)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_28 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_197)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_29 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_166)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_29 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_198)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_30 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & _GEN_167)	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1201:21, :1202:27]
      fregfile_30 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_GEN_199)	// @[generators/shuttle/src/main/scala/exu/Core.scala:1201:21, :1212:31, :1214:21]
      fregfile_31 <= fp_wdata;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:76, generators/shuttle/src/main/scala/exu/Core.scala:429:21]
    else if (ll_fp_wval & (&ll_fp_waddr))	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1194:18, :1196:19, :1201:21, :1202:27]
      fregfile_31 <= ll_fp_wdata;	// @[generators/shuttle/src/main/scala/exu/Core.scala:429:21, :1176:22, :1193:66, :1195:19]
    if (_kill_T_3) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      kill_r <= _kill_T_2;	// @[generators/shuttle/src/main/scala/exu/Core.scala:543:{25,35}]
      kill_r_1 <= _kill_T_2;	// @[generators/shuttle/src/main/scala/exu/Core.scala:543:{25,35}]
    end
    REG <= _kill_T_3 & ex_dmem_oh_0;	// @[generators/shuttle/src/main/scala/exu/Core.scala:514:50, :544:{18,36}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    REG_1 <= _kill_T_3 & ex_dmem_oh_1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:514:50, :544:{18,36}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    REG_2 <= mem_dmem_oh_0 & kill_mem;	// @[generators/shuttle/src/main/scala/exu/Core.scala:672:51, :806:{18,74}, :1090:70, :1096:16, :1105:34, :1109:16]
    REG_3 <= mem_dmem_oh_1 & kill_mem;	// @[generators/shuttle/src/main/scala/exu/Core.scala:672:51, :806:{18,74}, :1090:70, :1096:16, :1105:34, :1109:16]
    if (_divSqrt_io_inValid_T_14)	// @[generators/shuttle/src/main/scala/exu/Core.scala:830:95]
      divSqrt_waddr <= wb_uops_reg_0_bits_inst[11:7];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :820:26]
    else if (_divSqrt_io_inValid_T_9)	// @[generators/shuttle/src/main/scala/exu/Core.scala:830:95]
      divSqrt_waddr <= wb_uops_reg_0_bits_inst[11:7];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :820:26]
    else if (_divSqrt_io_inValid_T_4)	// @[generators/shuttle/src/main/scala/exu/Core.scala:830:95]
      divSqrt_waddr <= wb_uops_reg_0_bits_inst[11:7];	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :820:26]
    divSqrt_wdata_valid <= _GEN_221 | ~_divSqrt_io_inValid_T_14 & (_GEN_220 | ~_divSqrt_io_inValid_T_9 & (_GEN_219 | ~_divSqrt_io_inValid_T_4 & divSqrt_wdata_valid));	// @[generators/shuttle/src/main/scala/exu/Core.scala:822:26, :830:95, :837:31, :841:27, :844:{35,64}, :845:27]
    if (_GEN_221) begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:844:35]
      divSqrt_wdata_bits <= ({65{_divSqrt_2_io_out[63:61] != 3'h7}} | 65'h1EFEFFFFFFFFFFFFF) & _divSqrt_2_io_out;	// @[generators/rocket-chip/src/main/scala/tile/FPU.scala:249:{25,56}, :413:27, :414:10, generators/shuttle/src/main/scala/exu/Core.scala:223:67, :822:26, :829:25]
      divSqrt_flags <= _divSqrt_2_io_exceptionFlags;	// @[generators/shuttle/src/main/scala/exu/Core.scala:823:26, :829:25]
    end
    else if (_GEN_220) begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:844:35]
      divSqrt_wdata_bits <= {12'hFFF, _divSqrt_wdata_bits_T_3[31], 20'hFFFFF, _divSqrt_wdata_bits_T_3[32], _divSqrt_wdata_bits_T_3[30:0]};	// @[generators/hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:55:18, generators/rocket-chip/src/main/scala/tile/FPU.scala:336:26, :338:42, :340:8, :342:8, :343:8, :414:10, generators/shuttle/src/main/scala/exu/Core.scala:822:26]
      divSqrt_flags <= _divSqrt_1_io_exceptionFlags;	// @[generators/shuttle/src/main/scala/exu/Core.scala:823:26, :829:25]
    end
    else if (_GEN_219) begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:844:35]
      divSqrt_wdata_bits <= {41'h1FFFFFFFFFF, _divSqrt_io_out[15], 7'h7F, _divSqrt_io_out[16], _divSqrt_io_out[14:0]};	// @[generators/rocket-chip/src/main/scala/tile/FPU.scala:338:42, :340:8, :342:8, :343:8, :398:14, generators/shuttle/src/main/scala/exu/Core.scala:822:26, :829:25]
      divSqrt_flags <= _divSqrt_io_exceptionFlags;	// @[generators/shuttle/src/main/scala/exu/Core.scala:823:26, :829:25]
    end
    fp_load_val <= _fp_load_val_T & io_dmem_resp_bits_tag[0];	// @[generators/shuttle/src/main/scala/exu/Core.scala:1116:40, :1130:47, :1167:{28,78}]
    fp_load_type <= io_dmem_resp_bits_size - 2'h1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1168:{29,53}]
    fp_load_addr <= io_dmem_resp_bits_tag[5:1];	// @[generators/shuttle/src/main/scala/exu/Core.scala:1118:41, :1169:29]
    fp_load_data <= io_dmem_resp_bits_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:1170:29]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:308];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7]
    initial begin	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7]
        `INIT_RANDOM_PROLOG_	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7]
        for (logic [8:0] i = 9'h0; i < 9'h135; i += 9'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7]
        end	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7]
        debug_tsc_reg = {_RANDOM[9'h0], _RANDOM[9'h1]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :44:30]
        debug_irt_reg = {_RANDOM[9'h2], _RANDOM[9'h3]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :47:30]
        ex_uops_reg_0_valid = _RANDOM[9'h4][0];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_inst = {_RANDOM[9'h4][31:1], _RANDOM[9'h5][0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_pc = {_RANDOM[9'h6][31:1], _RANDOM[9'h7][8:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_ctrl_fp = _RANDOM[9'h7][11];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_ctrl_rocc = _RANDOM[9'h7][12];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_ctrl_branch = _RANDOM[9'h7][13];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_ctrl_jal = _RANDOM[9'h7][14];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_ctrl_jalr = _RANDOM[9'h7][15];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_ctrl_rxs2 = _RANDOM[9'h7][16];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_ctrl_rxs1 = _RANDOM[9'h7][17];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_ctrl_sel_alu2 = _RANDOM[9'h7][20:18];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_ctrl_sel_alu1 = _RANDOM[9'h7][22:21];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_ctrl_sel_imm = _RANDOM[9'h7][25:23];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_ctrl_alu_dw = _RANDOM[9'h7][26];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_ctrl_alu_fn = _RANDOM[9'h7][31:27];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_ctrl_mem = _RANDOM[9'h8][0];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_ctrl_mem_cmd = _RANDOM[9'h8][5:1];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_ctrl_rfs1 = _RANDOM[9'h8][6];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_ctrl_rfs2 = _RANDOM[9'h8][7];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_ctrl_rfs3 = _RANDOM[9'h8][8];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_ctrl_wfd = _RANDOM[9'h8][9];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_ctrl_mul = _RANDOM[9'h8][10];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_ctrl_div = _RANDOM[9'h8][11];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_ctrl_wxd = _RANDOM[9'h8][12];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_ctrl_csr = _RANDOM[9'h8][15:13];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_ctrl_fence_i = _RANDOM[9'h8][16];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_ctrl_vec = _RANDOM[9'h8][20];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_fp_ctrl_ldst = _RANDOM[9'h8][21];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_fp_ctrl_wen = _RANDOM[9'h8][22];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_fp_ctrl_ren2 = _RANDOM[9'h8][24];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_fp_ctrl_ren3 = _RANDOM[9'h8][25];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_fp_ctrl_swap23 = _RANDOM[9'h8][27];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_fp_ctrl_typeTagIn = _RANDOM[9'h8][29:28];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_fp_ctrl_typeTagOut = _RANDOM[9'h8][31:30];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_fp_ctrl_fromint = _RANDOM[9'h9][0];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_fp_ctrl_toint = _RANDOM[9'h9][1];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_fp_ctrl_fastpipe = _RANDOM[9'h9][2];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_fp_ctrl_fma = _RANDOM[9'h9][3];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_fp_ctrl_div = _RANDOM[9'h9][4];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_fp_ctrl_sqrt = _RANDOM[9'h9][5];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_fp_ctrl_wflags = _RANDOM[9'h9][6];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_rvc = _RANDOM[9'h9][8];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_sets_vcfg = _RANDOM[9'h9][9];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_btb_resp_valid = _RANDOM[9'h9][10];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_btb_resp_bits_entry = {_RANDOM[9'hA][31:27], _RANDOM[9'hB][0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_btb_resp_bits_bht_history = _RANDOM[9'hB][8:1];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_sfb_br = _RANDOM[9'hB][10];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_next_pc_valid = _RANDOM[9'hB][12];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_next_pc_bits = {_RANDOM[9'hB][31:13], _RANDOM[9'hC][20:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_ras_head = _RANDOM[9'hC][23:21];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_xcpt = _RANDOM[9'hC][25];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_xcpt_cause = {_RANDOM[9'hC][31:26], _RANDOM[9'hD], _RANDOM[9'hE][25:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_rs1_data = {_RANDOM[9'hE][31:27], _RANDOM[9'hF], _RANDOM[9'h10][26:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_rs2_data = {_RANDOM[9'h10][31:27], _RANDOM[9'h11], _RANDOM[9'h12][26:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_fra1 = {_RANDOM[9'h16][31:29], _RANDOM[9'h17][1:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_fra2 = _RANDOM[9'h17][6:2];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_fra3 = _RANDOM[9'h17][11:7];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_mem_size = _RANDOM[9'h1E][17:16];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_0_bits_flush_pipe = _RANDOM[9'h1E][18];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_valid = _RANDOM[9'h1E][19];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_inst = {_RANDOM[9'h1E][31:20], _RANDOM[9'h1F][19:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_pc = {_RANDOM[9'h20][31:20], _RANDOM[9'h21][27:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_ctrl_fp = _RANDOM[9'h21][30];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_ctrl_rocc = _RANDOM[9'h21][31];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_ctrl_branch = _RANDOM[9'h22][0];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_ctrl_jal = _RANDOM[9'h22][1];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_ctrl_jalr = _RANDOM[9'h22][2];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_ctrl_rxs2 = _RANDOM[9'h22][3];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_ctrl_rxs1 = _RANDOM[9'h22][4];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_ctrl_sel_alu2 = _RANDOM[9'h22][7:5];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_ctrl_sel_alu1 = _RANDOM[9'h22][9:8];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_ctrl_sel_imm = _RANDOM[9'h22][12:10];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_ctrl_alu_dw = _RANDOM[9'h22][13];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_ctrl_alu_fn = _RANDOM[9'h22][18:14];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_ctrl_mem = _RANDOM[9'h22][19];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_ctrl_mem_cmd = _RANDOM[9'h22][24:20];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_ctrl_wfd = _RANDOM[9'h22][28];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_ctrl_mul = _RANDOM[9'h22][29];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_ctrl_div = _RANDOM[9'h22][30];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_ctrl_wxd = _RANDOM[9'h22][31];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_ctrl_csr = _RANDOM[9'h23][2:0];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_ctrl_vec = _RANDOM[9'h23][7];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_rvc = _RANDOM[9'h23][27];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_sets_vcfg = _RANDOM[9'h23][28];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_btb_resp_valid = _RANDOM[9'h23][29];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_btb_resp_bits_entry = _RANDOM[9'h25][19:14];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_btb_resp_bits_bht_history = _RANDOM[9'h25][27:20];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_sfb_shadow = _RANDOM[9'h25][30];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_next_pc_valid = _RANDOM[9'h25][31];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_next_pc_bits = {_RANDOM[9'h26], _RANDOM[9'h27][7:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_ras_head = _RANDOM[9'h27][10:8];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_xcpt = _RANDOM[9'h27][12];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_rs1_data = {_RANDOM[9'h29][31:14], _RANDOM[9'h2A], _RANDOM[9'h2B][13:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_rs2_data = {_RANDOM[9'h2B][31:14], _RANDOM[9'h2C], _RANDOM[9'h2D][13:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_uses_memalu = _RANDOM[9'h2F][14];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_mem_size = _RANDOM[9'h39][4:3];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        ex_uops_reg_1_bits_flush_pipe = _RANDOM[9'h39][5];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
        mem_uops_reg_0_valid = _RANDOM[9'h39][6];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24, :72:25]
        mem_uops_reg_0_bits_inst = {_RANDOM[9'h39][31:7], _RANDOM[9'h3A][6:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24, :72:25]
        mem_uops_reg_0_bits_pc = {_RANDOM[9'h3B][31:7], _RANDOM[9'h3C][14:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_ctrl_fp = _RANDOM[9'h3C][17];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_ctrl_rocc = _RANDOM[9'h3C][18];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_ctrl_branch = _RANDOM[9'h3C][19];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_ctrl_jal = _RANDOM[9'h3C][20];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_ctrl_jalr = _RANDOM[9'h3C][21];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_ctrl_alu_dw = _RANDOM[9'h3D][0];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_ctrl_alu_fn = _RANDOM[9'h3D][5:1];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_ctrl_mem = _RANDOM[9'h3D][6];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_ctrl_mem_cmd = _RANDOM[9'h3D][11:7];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_ctrl_wfd = _RANDOM[9'h3D][15];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_ctrl_mul = _RANDOM[9'h3D][16];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_ctrl_div = _RANDOM[9'h3D][17];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_ctrl_wxd = _RANDOM[9'h3D][18];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_ctrl_csr = _RANDOM[9'h3D][21:19];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_ctrl_fence_i = _RANDOM[9'h3D][22];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_ctrl_vec = _RANDOM[9'h3D][26];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_fp_ctrl_ldst = _RANDOM[9'h3D][27];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_fp_ctrl_wen = _RANDOM[9'h3D][28];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_fp_ctrl_typeTagOut = _RANDOM[9'h3E][5:4];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_fp_ctrl_toint = _RANDOM[9'h3E][7];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_fp_ctrl_div = _RANDOM[9'h3E][10];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_fp_ctrl_sqrt = _RANDOM[9'h3E][11];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_rvc = _RANDOM[9'h3E][14];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_sets_vcfg = _RANDOM[9'h3E][15];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_btb_resp_valid = _RANDOM[9'h3E][16];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_btb_resp_bits_entry = _RANDOM[9'h40][6:1];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_btb_resp_bits_bht_history = _RANDOM[9'h40][14:7];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_sfb_br = _RANDOM[9'h40][16];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_next_pc_valid = _RANDOM[9'h40][18];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_next_pc_bits = {_RANDOM[9'h40][31:19], _RANDOM[9'h41][26:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_ras_head = _RANDOM[9'h41][29:27];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_taken = _RANDOM[9'h41][30];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_xcpt = _RANDOM[9'h41][31];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_xcpt_cause = {_RANDOM[9'h42], _RANDOM[9'h43]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_rs1_data = {_RANDOM[9'h44][31:1], _RANDOM[9'h45], _RANDOM[9'h46][0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_rs2_data = {_RANDOM[9'h46][31:1], _RANDOM[9'h47], _RANDOM[9'h48][0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_wdata_valid = _RANDOM[9'h4A][2];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_wdata_bits = {_RANDOM[9'h4A][31:3], _RANDOM[9'h4B], _RANDOM[9'h4C][2:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_mem_size = _RANDOM[9'h53][23:22];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_0_bits_flush_pipe = _RANDOM[9'h53][24];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_valid = _RANDOM[9'h53][25];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_inst = {_RANDOM[9'h53][31:26], _RANDOM[9'h54][25:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_pc = {_RANDOM[9'h55][31:26], _RANDOM[9'h56], _RANDOM[9'h57][1:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_ctrl_rocc = _RANDOM[9'h57][5];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_ctrl_branch = _RANDOM[9'h57][6];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_ctrl_jal = _RANDOM[9'h57][7];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_ctrl_jalr = _RANDOM[9'h57][8];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_ctrl_sel_alu2 = _RANDOM[9'h57][13:11];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_ctrl_sel_alu1 = _RANDOM[9'h57][15:14];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_ctrl_sel_imm = _RANDOM[9'h57][18:16];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_ctrl_alu_dw = _RANDOM[9'h57][19];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_ctrl_alu_fn = _RANDOM[9'h57][24:20];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_ctrl_mem = _RANDOM[9'h57][25];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_ctrl_mem_cmd = _RANDOM[9'h57][30:26];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_ctrl_wfd = _RANDOM[9'h58][2];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_ctrl_wxd = _RANDOM[9'h58][5];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_ctrl_csr = _RANDOM[9'h58][8:6];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_ctrl_vec = _RANDOM[9'h58][13];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_rvc = _RANDOM[9'h59][1];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_sets_vcfg = _RANDOM[9'h59][2];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_btb_resp_valid = _RANDOM[9'h59][3];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_btb_resp_bits_entry = _RANDOM[9'h5A][25:20];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_btb_resp_bits_bht_history = {_RANDOM[9'h5A][31:26], _RANDOM[9'h5B][1:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_sfb_shadow = _RANDOM[9'h5B][4];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_next_pc_valid = _RANDOM[9'h5B][5];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_next_pc_bits = {_RANDOM[9'h5B][31:6], _RANDOM[9'h5C][13:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_ras_head = _RANDOM[9'h5C][16:14];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_taken = _RANDOM[9'h5C][17];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_xcpt = _RANDOM[9'h5C][18];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_rs1_data = {_RANDOM[9'h5E][31:20], _RANDOM[9'h5F], _RANDOM[9'h60][19:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_rs2_data = {_RANDOM[9'h60][31:20], _RANDOM[9'h61], _RANDOM[9'h62][19:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_uses_memalu = _RANDOM[9'h64][20];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_wdata_valid = _RANDOM[9'h64][21];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_wdata_bits = {_RANDOM[9'h64][31:22], _RANDOM[9'h65], _RANDOM[9'h66][21:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_mem_size = _RANDOM[9'h6E][10:9];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        mem_uops_reg_1_bits_flush_pipe = _RANDOM[9'h6E][11];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25]
        wb_uops_reg_0_valid = _RANDOM[9'h6E][12];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25, :73:24]
        wb_uops_reg_0_bits_inst = {_RANDOM[9'h6E][31:13], _RANDOM[9'h6F][12:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25, :73:24]
        wb_uops_reg_0_bits_pc = {_RANDOM[9'h70][31:13], _RANDOM[9'h71][20:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_ctrl_fp = _RANDOM[9'h71][23];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_ctrl_rocc = _RANDOM[9'h71][24];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_ctrl_alu_dw = _RANDOM[9'h72][6];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_ctrl_alu_fn = _RANDOM[9'h72][11:7];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_ctrl_mem = _RANDOM[9'h72][12];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_ctrl_mem_cmd = _RANDOM[9'h72][17:13];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_ctrl_wfd = _RANDOM[9'h72][21];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_ctrl_mul = _RANDOM[9'h72][22];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_ctrl_div = _RANDOM[9'h72][23];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_ctrl_wxd = _RANDOM[9'h72][24];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_ctrl_csr = _RANDOM[9'h72][27:25];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_ctrl_fence_i = _RANDOM[9'h72][28];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_ctrl_vec = _RANDOM[9'h73][0];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_fp_ctrl_ldst = _RANDOM[9'h73][1];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_fp_ctrl_wen = _RANDOM[9'h73][2];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_fp_ctrl_typeTagOut = _RANDOM[9'h73][11:10];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_fp_ctrl_toint = _RANDOM[9'h73][13];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_fp_ctrl_div = _RANDOM[9'h73][16];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_fp_ctrl_sqrt = _RANDOM[9'h73][17];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_rvc = _RANDOM[9'h73][20];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_sets_vcfg = _RANDOM[9'h73][21];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_ras_head = _RANDOM[9'h77][3:1];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_xcpt = _RANDOM[9'h77][5];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_xcpt_cause = {_RANDOM[9'h77][31:6], _RANDOM[9'h78], _RANDOM[9'h79][5:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_needs_replay = _RANDOM[9'h79][6];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_rs1_data = {_RANDOM[9'h79][31:7], _RANDOM[9'h7A], _RANDOM[9'h7B][6:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_rs2_data = {_RANDOM[9'h7B][31:7], _RANDOM[9'h7C], _RANDOM[9'h7D][6:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_wdata_valid = _RANDOM[9'h7F][8];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_wdata_bits = {_RANDOM[9'h7F][31:9], _RANDOM[9'h80], _RANDOM[9'h81][8:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_fexc = _RANDOM[9'h81][28:24];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_fdivin_rm = _RANDOM[9'h82][18:16];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_fdivin_in1 = {_RANDOM[9'h82][31:25], _RANDOM[9'h83], _RANDOM[9'h84][25:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_fdivin_in2 = {_RANDOM[9'h84][31:26], _RANDOM[9'h85], _RANDOM[9'h86][26:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_mem_size = _RANDOM[9'h88][29:28];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_0_bits_flush_pipe = _RANDOM[9'h88][30];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_1_valid = _RANDOM[9'h88][31];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_1_bits_inst = _RANDOM[9'h89];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_1_bits_pc = {_RANDOM[9'h8B], _RANDOM[9'h8C][7:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_1_bits_ctrl_rocc = _RANDOM[9'h8C][11];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_1_bits_ctrl_mem = _RANDOM[9'h8C][31];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_1_bits_ctrl_wfd = _RANDOM[9'h8D][8];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_1_bits_ctrl_wxd = _RANDOM[9'h8D][11];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_1_bits_ctrl_csr = _RANDOM[9'h8D][14:12];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_1_bits_ctrl_vec = _RANDOM[9'h8D][19];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_1_bits_rvc = _RANDOM[9'h8E][7];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_1_bits_sets_vcfg = _RANDOM[9'h8E][8];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_1_bits_ras_head = _RANDOM[9'h91][22:20];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_1_bits_xcpt = _RANDOM[9'h91][24];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_1_bits_needs_replay = _RANDOM[9'h93][25];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_1_bits_wdata_valid = _RANDOM[9'h99][27];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_1_bits_wdata_bits = {_RANDOM[9'h99][31:28], _RANDOM[9'h9A], _RANDOM[9'h9B][27:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        wb_uops_reg_1_bits_flush_pipe = _RANDOM[9'hA3][17];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24]
        ex_vcfg_valid = _RANDOM[9'hA3][18];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24, :76:39]
        ex_vcfg_bits_vl = _RANDOM[9'hA3][30:19];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24, :76:39]
        ex_vcfg_bits_vtype_vill = _RANDOM[9'hA3][31];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24, :76:39]
        ex_vcfg_bits_vtype_reserved = {_RANDOM[9'hA4], _RANDOM[9'hA5][22:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :76:39]
        ex_vcfg_bits_vtype_vma = _RANDOM[9'hA5][23];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :76:39]
        ex_vcfg_bits_vtype_vta = _RANDOM[9'hA5][24];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :76:39]
        ex_vcfg_bits_vtype_vsew = _RANDOM[9'hA5][27:25];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :76:39]
        ex_vcfg_bits_vtype_vlmul_sign = _RANDOM[9'hA5][28];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :76:39]
        ex_vcfg_bits_vtype_vlmul_mag = _RANDOM[9'hA5][30:29];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :76:39]
        mem_vcfg_valid = _RANDOM[9'hA5][31];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :76:39, :78:40]
        mem_vcfg_bits_vl = _RANDOM[9'hA6][11:0];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :78:40]
        mem_vcfg_bits_vtype_vill = _RANDOM[9'hA6][12];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :78:40]
        mem_vcfg_bits_vtype_reserved = {_RANDOM[9'hA6][31:13], _RANDOM[9'hA7], _RANDOM[9'hA8][3:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :78:40]
        mem_vcfg_bits_vtype_vma = _RANDOM[9'hA8][4];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :78:40]
        mem_vcfg_bits_vtype_vta = _RANDOM[9'hA8][5];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :78:40]
        mem_vcfg_bits_vtype_vsew = _RANDOM[9'hA8][8:6];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :78:40]
        mem_vcfg_bits_vtype_vlmul_sign = _RANDOM[9'hA8][9];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :78:40]
        mem_vcfg_bits_vtype_vlmul_mag = _RANDOM[9'hA8][11:10];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :78:40]
        wb_vcfg_valid = _RANDOM[9'hA8][12];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :78:40, :79:39]
        wb_vcfg_bits_vl = _RANDOM[9'hA8][24:13];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :78:40, :79:39]
        wb_vcfg_bits_vtype_vill = _RANDOM[9'hA8][25];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :78:40, :79:39]
        wb_vcfg_bits_vtype_reserved = {_RANDOM[9'hA8][31:26], _RANDOM[9'hA9], _RANDOM[9'hAA][16:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :78:40, :79:39]
        wb_vcfg_bits_vtype_vma = _RANDOM[9'hAA][17];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :79:39]
        wb_vcfg_bits_vtype_vta = _RANDOM[9'hAA][18];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :79:39]
        wb_vcfg_bits_vtype_vsew = _RANDOM[9'hAA][21:19];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :79:39]
        wb_vcfg_bits_vtype_vlmul_sign = _RANDOM[9'hAA][22];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :79:39]
        wb_vcfg_bits_vtype_vlmul_mag = _RANDOM[9'hAA][24:23];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :79:39]
        iregfile_0 = {_RANDOM[9'hAA][31:25], _RANDOM[9'hAB], _RANDOM[9'hAC][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :79:39, :268:21]
        iregfile_1 = {_RANDOM[9'hAC][31:25], _RANDOM[9'hAD], _RANDOM[9'hAE][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_2 = {_RANDOM[9'hAE][31:25], _RANDOM[9'hAF], _RANDOM[9'hB0][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_3 = {_RANDOM[9'hB0][31:25], _RANDOM[9'hB1], _RANDOM[9'hB2][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_4 = {_RANDOM[9'hB2][31:25], _RANDOM[9'hB3], _RANDOM[9'hB4][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_5 = {_RANDOM[9'hB4][31:25], _RANDOM[9'hB5], _RANDOM[9'hB6][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_6 = {_RANDOM[9'hB6][31:25], _RANDOM[9'hB7], _RANDOM[9'hB8][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_7 = {_RANDOM[9'hB8][31:25], _RANDOM[9'hB9], _RANDOM[9'hBA][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_8 = {_RANDOM[9'hBA][31:25], _RANDOM[9'hBB], _RANDOM[9'hBC][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_9 = {_RANDOM[9'hBC][31:25], _RANDOM[9'hBD], _RANDOM[9'hBE][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_10 = {_RANDOM[9'hBE][31:25], _RANDOM[9'hBF], _RANDOM[9'hC0][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_11 = {_RANDOM[9'hC0][31:25], _RANDOM[9'hC1], _RANDOM[9'hC2][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_12 = {_RANDOM[9'hC2][31:25], _RANDOM[9'hC3], _RANDOM[9'hC4][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_13 = {_RANDOM[9'hC4][31:25], _RANDOM[9'hC5], _RANDOM[9'hC6][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_14 = {_RANDOM[9'hC6][31:25], _RANDOM[9'hC7], _RANDOM[9'hC8][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_15 = {_RANDOM[9'hC8][31:25], _RANDOM[9'hC9], _RANDOM[9'hCA][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_16 = {_RANDOM[9'hCA][31:25], _RANDOM[9'hCB], _RANDOM[9'hCC][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_17 = {_RANDOM[9'hCC][31:25], _RANDOM[9'hCD], _RANDOM[9'hCE][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_18 = {_RANDOM[9'hCE][31:25], _RANDOM[9'hCF], _RANDOM[9'hD0][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_19 = {_RANDOM[9'hD0][31:25], _RANDOM[9'hD1], _RANDOM[9'hD2][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_20 = {_RANDOM[9'hD2][31:25], _RANDOM[9'hD3], _RANDOM[9'hD4][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_21 = {_RANDOM[9'hD4][31:25], _RANDOM[9'hD5], _RANDOM[9'hD6][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_22 = {_RANDOM[9'hD6][31:25], _RANDOM[9'hD7], _RANDOM[9'hD8][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_23 = {_RANDOM[9'hD8][31:25], _RANDOM[9'hD9], _RANDOM[9'hDA][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_24 = {_RANDOM[9'hDA][31:25], _RANDOM[9'hDB], _RANDOM[9'hDC][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_25 = {_RANDOM[9'hDC][31:25], _RANDOM[9'hDD], _RANDOM[9'hDE][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_26 = {_RANDOM[9'hDE][31:25], _RANDOM[9'hDF], _RANDOM[9'hE0][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_27 = {_RANDOM[9'hE0][31:25], _RANDOM[9'hE1], _RANDOM[9'hE2][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_28 = {_RANDOM[9'hE2][31:25], _RANDOM[9'hE3], _RANDOM[9'hE4][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_29 = {_RANDOM[9'hE4][31:25], _RANDOM[9'hE5], _RANDOM[9'hE6][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_30 = {_RANDOM[9'hE6][31:25], _RANDOM[9'hE7], _RANDOM[9'hE8][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        iregfile_31 = {_RANDOM[9'hE8][31:25], _RANDOM[9'hE9], _RANDOM[9'hEA][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21]
        isboard_1 = _RANDOM[9'hEA][26];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21, :269:20]
        isboard_2 = _RANDOM[9'hEA][27];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21, :269:20]
        isboard_3 = _RANDOM[9'hEA][28];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21, :269:20]
        isboard_4 = _RANDOM[9'hEA][29];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21, :269:20]
        isboard_5 = _RANDOM[9'hEA][30];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21, :269:20]
        isboard_6 = _RANDOM[9'hEA][31];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :268:21, :269:20]
        isboard_7 = _RANDOM[9'hEB][0];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :269:20]
        isboard_8 = _RANDOM[9'hEB][1];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :269:20]
        isboard_9 = _RANDOM[9'hEB][2];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :269:20]
        isboard_10 = _RANDOM[9'hEB][3];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :269:20]
        isboard_11 = _RANDOM[9'hEB][4];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :269:20]
        isboard_12 = _RANDOM[9'hEB][5];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :269:20]
        isboard_13 = _RANDOM[9'hEB][6];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :269:20]
        isboard_14 = _RANDOM[9'hEB][7];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :269:20]
        isboard_15 = _RANDOM[9'hEB][8];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :269:20]
        isboard_16 = _RANDOM[9'hEB][9];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :269:20]
        isboard_17 = _RANDOM[9'hEB][10];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :269:20]
        isboard_18 = _RANDOM[9'hEB][11];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :269:20]
        isboard_19 = _RANDOM[9'hEB][12];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :269:20]
        isboard_20 = _RANDOM[9'hEB][13];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :269:20]
        isboard_21 = _RANDOM[9'hEB][14];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :269:20]
        isboard_22 = _RANDOM[9'hEB][15];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :269:20]
        isboard_23 = _RANDOM[9'hEB][16];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :269:20]
        isboard_24 = _RANDOM[9'hEB][17];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :269:20]
        isboard_25 = _RANDOM[9'hEB][18];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :269:20]
        isboard_26 = _RANDOM[9'hEB][19];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :269:20]
        isboard_27 = _RANDOM[9'hEB][20];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :269:20]
        isboard_28 = _RANDOM[9'hEB][21];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :269:20]
        isboard_29 = _RANDOM[9'hEB][22];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :269:20]
        isboard_30 = _RANDOM[9'hEB][23];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :269:20]
        isboard_31 = _RANDOM[9'hEB][24];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :269:20]
        fregfile_0 = {_RANDOM[9'hEB][31:25], _RANDOM[9'hEC], _RANDOM[9'hED][25:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :269:20, :429:21]
        fregfile_1 = {_RANDOM[9'hED][31:26], _RANDOM[9'hEE], _RANDOM[9'hEF][26:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_2 = {_RANDOM[9'hEF][31:27], _RANDOM[9'hF0], _RANDOM[9'hF1][27:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_3 = {_RANDOM[9'hF1][31:28], _RANDOM[9'hF2], _RANDOM[9'hF3][28:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_4 = {_RANDOM[9'hF3][31:29], _RANDOM[9'hF4], _RANDOM[9'hF5][29:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_5 = {_RANDOM[9'hF5][31:30], _RANDOM[9'hF6], _RANDOM[9'hF7][30:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_6 = {_RANDOM[9'hF7][31], _RANDOM[9'hF8], _RANDOM[9'hF9]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_7 = {_RANDOM[9'hFA], _RANDOM[9'hFB], _RANDOM[9'hFC][0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_8 = {_RANDOM[9'hFC][31:1], _RANDOM[9'hFD], _RANDOM[9'hFE][1:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_9 = {_RANDOM[9'hFE][31:2], _RANDOM[9'hFF], _RANDOM[9'h100][2:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_10 = {_RANDOM[9'h100][31:3], _RANDOM[9'h101], _RANDOM[9'h102][3:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_11 = {_RANDOM[9'h102][31:4], _RANDOM[9'h103], _RANDOM[9'h104][4:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_12 = {_RANDOM[9'h104][31:5], _RANDOM[9'h105], _RANDOM[9'h106][5:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_13 = {_RANDOM[9'h106][31:6], _RANDOM[9'h107], _RANDOM[9'h108][6:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_14 = {_RANDOM[9'h108][31:7], _RANDOM[9'h109], _RANDOM[9'h10A][7:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_15 = {_RANDOM[9'h10A][31:8], _RANDOM[9'h10B], _RANDOM[9'h10C][8:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_16 = {_RANDOM[9'h10C][31:9], _RANDOM[9'h10D], _RANDOM[9'h10E][9:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_17 = {_RANDOM[9'h10E][31:10], _RANDOM[9'h10F], _RANDOM[9'h110][10:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_18 = {_RANDOM[9'h110][31:11], _RANDOM[9'h111], _RANDOM[9'h112][11:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_19 = {_RANDOM[9'h112][31:12], _RANDOM[9'h113], _RANDOM[9'h114][12:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_20 = {_RANDOM[9'h114][31:13], _RANDOM[9'h115], _RANDOM[9'h116][13:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_21 = {_RANDOM[9'h116][31:14], _RANDOM[9'h117], _RANDOM[9'h118][14:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_22 = {_RANDOM[9'h118][31:15], _RANDOM[9'h119], _RANDOM[9'h11A][15:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_23 = {_RANDOM[9'h11A][31:16], _RANDOM[9'h11B], _RANDOM[9'h11C][16:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_24 = {_RANDOM[9'h11C][31:17], _RANDOM[9'h11D], _RANDOM[9'h11E][17:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_25 = {_RANDOM[9'h11E][31:18], _RANDOM[9'h11F], _RANDOM[9'h120][18:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_26 = {_RANDOM[9'h120][31:19], _RANDOM[9'h121], _RANDOM[9'h122][19:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_27 = {_RANDOM[9'h122][31:20], _RANDOM[9'h123], _RANDOM[9'h124][20:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_28 = {_RANDOM[9'h124][31:21], _RANDOM[9'h125], _RANDOM[9'h126][21:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_29 = {_RANDOM[9'h126][31:22], _RANDOM[9'h127], _RANDOM[9'h128][22:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_30 = {_RANDOM[9'h128][31:23], _RANDOM[9'h129], _RANDOM[9'h12A][23:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fregfile_31 = {_RANDOM[9'h12A][31:24], _RANDOM[9'h12B], _RANDOM[9'h12C][24:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21]
        fsboard_0 = _RANDOM[9'h12C][25];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21, :430:20]
        fsboard_1 = _RANDOM[9'h12C][26];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21, :430:20]
        fsboard_2 = _RANDOM[9'h12C][27];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21, :430:20]
        fsboard_3 = _RANDOM[9'h12C][28];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21, :430:20]
        fsboard_4 = _RANDOM[9'h12C][29];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21, :430:20]
        fsboard_5 = _RANDOM[9'h12C][30];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21, :430:20]
        fsboard_6 = _RANDOM[9'h12C][31];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :429:21, :430:20]
        fsboard_7 = _RANDOM[9'h12D][0];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20]
        fsboard_8 = _RANDOM[9'h12D][1];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20]
        fsboard_9 = _RANDOM[9'h12D][2];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20]
        fsboard_10 = _RANDOM[9'h12D][3];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20]
        fsboard_11 = _RANDOM[9'h12D][4];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20]
        fsboard_12 = _RANDOM[9'h12D][5];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20]
        fsboard_13 = _RANDOM[9'h12D][6];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20]
        fsboard_14 = _RANDOM[9'h12D][7];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20]
        fsboard_15 = _RANDOM[9'h12D][8];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20]
        fsboard_16 = _RANDOM[9'h12D][9];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20]
        fsboard_17 = _RANDOM[9'h12D][10];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20]
        fsboard_18 = _RANDOM[9'h12D][11];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20]
        fsboard_19 = _RANDOM[9'h12D][12];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20]
        fsboard_20 = _RANDOM[9'h12D][13];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20]
        fsboard_21 = _RANDOM[9'h12D][14];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20]
        fsboard_22 = _RANDOM[9'h12D][15];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20]
        fsboard_23 = _RANDOM[9'h12D][16];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20]
        fsboard_24 = _RANDOM[9'h12D][17];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20]
        fsboard_25 = _RANDOM[9'h12D][18];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20]
        fsboard_26 = _RANDOM[9'h12D][19];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20]
        fsboard_27 = _RANDOM[9'h12D][20];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20]
        fsboard_28 = _RANDOM[9'h12D][21];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20]
        fsboard_29 = _RANDOM[9'h12D][22];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20]
        fsboard_30 = _RANDOM[9'h12D][23];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20]
        fsboard_31 = _RANDOM[9'h12D][24];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20]
        kill_r = _RANDOM[9'h12D][25];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20, :543:25]
        REG = _RANDOM[9'h12D][26];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20, :544:18]
        kill_r_1 = _RANDOM[9'h12D][27];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20, :543:25]
        REG_1 = _RANDOM[9'h12D][28];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20, :544:18]
        dtlb_io_req_1_bits_vaddr_r = {_RANDOM[9'h12D][31:29], _RANDOM[9'h12E], _RANDOM[9'h12F][4:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :430:20, :677:43]
        REG_2 = _RANDOM[9'h12F][5];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :677:43, :806:18]
        REG_3 = _RANDOM[9'h12F][6];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :677:43, :806:18]
        divSqrt_val = _RANDOM[9'h12F][7];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :677:43, :819:28]
        divSqrt_waddr = _RANDOM[9'h12F][12:8];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :677:43, :820:26]
        divSqrt_wdata_valid = _RANDOM[9'h12F][15];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :677:43, :822:26]
        divSqrt_wdata_bits = {_RANDOM[9'h12F][31:16], _RANDOM[9'h130], _RANDOM[9'h131][16:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :677:43, :822:26]
        divSqrt_flags = _RANDOM[9'h131][21:17];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :822:26, :823:26]
        fp_load_val = _RANDOM[9'h132][22];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :1167:28]
        fp_load_type = _RANDOM[9'h132][24:23];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :1167:28, :1168:29]
        fp_load_addr = _RANDOM[9'h132][29:25];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :1167:28, :1169:29]
        fp_load_data = {_RANDOM[9'h132][31:30], _RANDOM[9'h133], _RANDOM[9'h134][29:0]};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :1167:28, :1170:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  CSRFile csr (	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
    .clock                                       (clock),
    .reset                                       (reset),
    .io_ungated_clock                            (clock),
    .io_interrupts_debug                         (io_interrupts_debug),
    .io_interrupts_mtip                          (io_interrupts_mtip),
    .io_interrupts_msip                          (io_interrupts_msip),
    .io_interrupts_meip                          (io_interrupts_meip),
    .io_interrupts_seip                          (io_interrupts_seip),
    .io_hartid                                   (io_hartid),
    .io_rw_addr                                  (wb_uops_reg_0_valid ? wb_uops_reg_0_bits_inst[31:20] : 12'h0),	// @[generators/shuttle/src/main/scala/exu/Core.scala:31:14, :73:24, :973:{24,71}]
    .io_rw_cmd                                   (wb_uops_reg_0_bits_ctrl_csr & {wb_uops_reg_0_valid & ~wb_uops_reg_0_bits_xcpt, 2'h3}),	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:183:{9,15}, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :209:66, :854:79, :974:53]
    .io_rw_rdata                                 (_csr_io_rw_rdata),
    .io_rw_wdata                                 (wb_uops_reg_0_bits_wdata_bits),	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
    .io_decode_0_inst                            (io_imem_resp_0_bits_inst),
    .io_decode_0_fp_illegal                      (_csr_io_decode_0_fp_illegal),
    .io_decode_0_vector_illegal                  (_csr_io_decode_0_vector_illegal),
    .io_decode_0_read_illegal                    (_csr_io_decode_0_read_illegal),
    .io_decode_0_write_illegal                   (_csr_io_decode_0_write_illegal),
    .io_decode_0_write_flush                     (_csr_io_decode_0_write_flush),
    .io_decode_0_system_illegal                  (_csr_io_decode_0_system_illegal),
    .io_decode_1_inst                            (io_imem_resp_1_bits_inst),
    .io_decode_1_fp_illegal                      (_csr_io_decode_1_fp_illegal),
    .io_decode_1_read_illegal                    (_csr_io_decode_1_read_illegal),
    .io_decode_1_write_illegal                   (_csr_io_decode_1_write_illegal),
    .io_decode_1_write_flush                     (_csr_io_decode_1_write_flush),
    .io_decode_1_system_illegal                  (_csr_io_decode_1_system_illegal),
    .io_csr_stall                                (_csr_io_csr_stall),
    .io_eret                                     (_csr_io_eret),
    .io_status_debug                             (_csr_io_status_debug),
    .io_status_dprv                              (_csr_io_status_dprv),
    .io_status_prv                               (io_ptw_status_prv),
    .io_status_mxr                               (io_ptw_status_mxr),
    .io_status_sum                               (io_ptw_status_sum),
    .io_ptbr_mode                                (io_ptw_ptbr_mode),
    .io_ptbr_ppn                                 (io_ptw_ptbr_ppn),
    .io_evec                                     (_csr_io_evec),
    .io_exception                                (_csr_io_exception_T_4),	// @[generators/shuttle/src/main/scala/exu/Core.scala:888:83]
    .io_retire                                   (_csr_io_retire_T_1),	// @[generators/shuttle/src/main/scala/exu/Core.scala:890:28]
    .io_cause                                    (wb_uops_reg_0_bits_xcpt_cause),	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
    .io_pc                                       (wb_uops_reg_0_valid ? wb_uops_reg_0_bits_pc : wb_uops_reg_1_bits_pc),	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :892:13, :895:25, :896:17]
    .io_tval                                     (_csr_io_exception_T_4 & (wb_uops_reg_0_bits_xcpt_cause == 64'h2 | wb_uops_reg_0_bits_xcpt_cause == 64'h3 | wb_uops_reg_0_bits_xcpt_cause == 64'h4 | wb_uops_reg_0_bits_xcpt_cause == 64'h6 | wb_uops_reg_0_bits_xcpt_cause == 64'h5 | wb_uops_reg_0_bits_xcpt_cause == 64'h7 | wb_uops_reg_0_bits_xcpt_cause == 64'h1 | wb_uops_reg_0_bits_xcpt_cause == 64'hD | wb_uops_reg_0_bits_xcpt_cause == 64'hF | wb_uops_reg_0_bits_xcpt_cause == 64'hC) ? {wb_uops_reg_0_bits_wdata_bits[63:39] == 25'h0 | (&(wb_uops_reg_0_bits_wdata_bits[63:39])) ? wb_uops_reg_0_bits_wdata_bits[39] : ~(wb_uops_reg_0_bits_wdata_bits[38]), wb_uops_reg_0_bits_wdata_bits[38:0]} : 40'h0),	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :52:19, :65:23, :66:{18,21,29,34,46,59,62}, :67:{8,16}, :73:24, :605:20, :888:83, :906:37, :911:21, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/chisel3/util/pla.scala:114:36]
    .io_fcsr_rm                                  (_csr_io_fcsr_rm),
    .io_fcsr_flags_valid                         (_fp_pipe_io_out_valid | (fp_load_val ? io_vector_set_fflags_valid | _GEN_102 : _GEN_134 | io_vector_set_fflags_valid | _GEN_102)),	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1061:{98,128}, :1066:63, :1067:29, :1167:28, :1176:22, :1180:{28,52}, :1185:29, :1212:31, :1216:29]
    .io_fcsr_flags_bits                          (csr_fcsr_flags_0 | csr_fcsr_flags_1 | csr_fcsr_flags_2 | csr_fcsr_flags_3),	// @[generators/shuttle/src/main/scala/exu/Core.scala:991:28, :992:52, :1061:128, :1063:23, :1069:46, :1176:22, :1180:52, :1212:31, :1218:23]
    .io_set_fs_dirty                             (_fp_pipe_io_out_valid | ll_fp_wval),	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23, :1176:22, :1193:66, :1194:18, :1201:21, :1212:31, :1217:35]
    .io_interrupt                                (_csr_io_interrupt),
    .io_interrupt_cause                          (_csr_io_interrupt_cause),
    .io_vector_vconfig_vl                        (_csr_io_vector_vconfig_vl),
    .io_vector_vconfig_vtype_vill                (_csr_io_vector_vconfig_vtype_vill),
    .io_vector_vconfig_vtype_reserved            (_csr_io_vector_vconfig_vtype_reserved),
    .io_vector_vconfig_vtype_vma                 (_csr_io_vector_vconfig_vtype_vma),
    .io_vector_vconfig_vtype_vta                 (_csr_io_vector_vconfig_vtype_vta),
    .io_vector_vconfig_vtype_vsew                (_csr_io_vector_vconfig_vtype_vsew),
    .io_vector_vconfig_vtype_vlmul_sign          (_csr_io_vector_vconfig_vtype_vlmul_sign),
    .io_vector_vconfig_vtype_vlmul_mag           (_csr_io_vector_vconfig_vtype_vlmul_mag),
    .io_vector_set_vs_dirty                      (_wb_retire_T_3 & wb_uops_reg_0_bits_ctrl_vec | wb_retire_1 & wb_uops_reg_1_bits_ctrl_vec),	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/exu/Core.scala:73:24, :887:{98,131}, :930:73]
    .io_vector_set_vconfig_valid                 (set_vcfg),	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59]
    .io_vector_set_vconfig_bits_vl               (wb_vcfg_bits_vl),	// @[generators/shuttle/src/main/scala/exu/Core.scala:79:39]
    .io_vector_set_vconfig_bits_vtype_vill       (wb_vcfg_bits_vtype_vill),	// @[generators/shuttle/src/main/scala/exu/Core.scala:79:39]
    .io_vector_set_vconfig_bits_vtype_reserved   (wb_vcfg_bits_vtype_reserved),	// @[generators/shuttle/src/main/scala/exu/Core.scala:79:39]
    .io_vector_set_vconfig_bits_vtype_vma        (wb_vcfg_bits_vtype_vma),	// @[generators/shuttle/src/main/scala/exu/Core.scala:79:39]
    .io_vector_set_vconfig_bits_vtype_vta        (wb_vcfg_bits_vtype_vta),	// @[generators/shuttle/src/main/scala/exu/Core.scala:79:39]
    .io_vector_set_vconfig_bits_vtype_vsew       (wb_vcfg_bits_vtype_vsew),	// @[generators/shuttle/src/main/scala/exu/Core.scala:79:39]
    .io_vector_set_vconfig_bits_vtype_vlmul_sign (wb_vcfg_bits_vtype_vlmul_sign),	// @[generators/shuttle/src/main/scala/exu/Core.scala:79:39]
    .io_vector_set_vconfig_bits_vtype_vlmul_mag  (wb_vcfg_bits_vtype_vlmul_mag),	// @[generators/shuttle/src/main/scala/exu/Core.scala:79:39]
    .io_vector_set_vstart_valid                  (io_vector_set_vstart_valid ? io_vector_set_vstart_valid : set_vcfg)	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/exu/Core.scala:928:24, :950:{34,49}]
  );
  FPUDecoder rrd_uops_0_bits_fp_ctrl_fp_decoder (	// @[generators/shuttle/src/main/scala/exu/Core.scala:170:30]
    .io_inst            (io_imem_resp_0_bits_inst),
    .io_sigs_ldst       (_rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_ldst),
    .io_sigs_wen        (_rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_wen),
    .io_sigs_ren1       (_rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_ren1),
    .io_sigs_ren2       (_rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_ren2),
    .io_sigs_ren3       (_rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_ren3),
    .io_sigs_swap12     (_rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_swap12),
    .io_sigs_swap23     (_rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_swap23),
    .io_sigs_typeTagIn  (_rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_typeTagIn),
    .io_sigs_typeTagOut (_rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_typeTagOut),
    .io_sigs_fromint    (_rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_fromint),
    .io_sigs_toint      (_rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_toint),
    .io_sigs_fastpipe   (_rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_fastpipe),
    .io_sigs_fma        (_rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_fma),
    .io_sigs_div        (_rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_div),
    .io_sigs_sqrt       (_rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_sqrt),
    .io_sigs_wflags     (_rrd_uops_0_bits_fp_ctrl_fp_decoder_io_sigs_wflags)
  );
  AraEarlyVectorDecode vec_decoder (	// @[generators/ara/src/main/scala/Configs.scala:53:35]
    .io_inst      (io_imem_resp_0_bits_inst),
    .io_legal     (_vec_decoder_io_legal),
    .io_fp        (_vec_decoder_io_fp),
    .io_read_rs1  (_vec_decoder_io_read_rs1),
    .io_read_rs2  (_vec_decoder_io_read_rs2),
    .io_read_frs1 (_vec_decoder_io_read_frs1),
    .io_write_rd  (_vec_decoder_io_write_rd),
    .io_write_frd (_vec_decoder_io_write_frd)
  );
  FPUDecoder rrd_uops_1_bits_fp_ctrl_fp_decoder (	// @[generators/shuttle/src/main/scala/exu/Core.scala:170:30]
    .io_inst            (io_imem_resp_1_bits_inst),
    .io_sigs_ldst       (_rrd_uops_1_bits_fp_ctrl_fp_decoder_io_sigs_ldst),
    .io_sigs_wen        (_rrd_uops_1_bits_fp_ctrl_fp_decoder_io_sigs_wen),
    .io_sigs_ren1       (/* unused */),
    .io_sigs_ren2       (/* unused */),
    .io_sigs_ren3       (/* unused */),
    .io_sigs_swap12     (/* unused */),
    .io_sigs_swap23     (/* unused */),
    .io_sigs_typeTagIn  (/* unused */),
    .io_sigs_typeTagOut (/* unused */),
    .io_sigs_fromint    (/* unused */),
    .io_sigs_toint      (/* unused */),
    .io_sigs_fastpipe   (/* unused */),
    .io_sigs_fma        (/* unused */),
    .io_sigs_div        (/* unused */),
    .io_sigs_sqrt       (/* unused */),
    .io_sigs_wflags     (/* unused */)
  );
  AraEarlyVectorDecode vec_decoder_1 (	// @[generators/ara/src/main/scala/Configs.scala:53:35]
    .io_inst      (io_imem_resp_1_bits_inst),
    .io_legal     (_vec_decoder_1_io_legal),
    .io_fp        (_vec_decoder_1_io_fp),
    .io_read_rs1  (_vec_decoder_1_io_read_rs1),
    .io_read_rs2  (_vec_decoder_1_io_read_rs2),
    .io_read_frs1 (/* unused */),
    .io_write_rd  (_vec_decoder_1_io_write_rd),
    .io_write_frd (_vec_decoder_1_io_write_frd)
  );
  ShuttleFPPipe fp_pipe (	// @[generators/shuttle/src/main/scala/exu/Core.scala:440:23]
    .clock                         (clock),
    .reset                         (reset),
    .io_in_valid                   (ex_uops_reg_0_valid & ex_uops_reg_0_bits_ctrl_fp & ~(ex_uops_reg_0_bits_fp_ctrl_ldst & ex_uops_reg_0_bits_fp_ctrl_wen) & ~ex_uops_reg_0_bits_xcpt & ~ex_stall & ~flush_rrd_ex),	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:77:{28,43}, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :116:11, :123:54, :470:{85,124}, :596:53, :666:66, :1090:70, :1091:28, :1105:34, :1106:28]
    .io_in_bits_inst               (ex_uops_reg_0_bits_inst),	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
    .io_in_bits_fp_ctrl_ren2       (ex_uops_reg_0_bits_fp_ctrl_ren2),	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
    .io_in_bits_fp_ctrl_ren3       (ex_uops_reg_0_bits_fp_ctrl_ren3),	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
    .io_in_bits_fp_ctrl_swap23     (ex_uops_reg_0_bits_fp_ctrl_swap23),	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
    .io_in_bits_fp_ctrl_typeTagIn  (ex_uops_reg_0_bits_fp_ctrl_typeTagIn),	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
    .io_in_bits_fp_ctrl_typeTagOut (ex_uops_reg_0_bits_fp_ctrl_typeTagOut),	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
    .io_in_bits_fp_ctrl_fromint    (ex_uops_reg_0_bits_fp_ctrl_fromint),	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
    .io_in_bits_fp_ctrl_toint      (ex_uops_reg_0_bits_fp_ctrl_toint),	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
    .io_in_bits_fp_ctrl_fastpipe   (ex_uops_reg_0_bits_fp_ctrl_fastpipe),	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
    .io_in_bits_fp_ctrl_fma        (ex_uops_reg_0_bits_fp_ctrl_fma),	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
    .io_in_bits_fp_ctrl_div        (ex_uops_reg_0_bits_fp_ctrl_div),	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
    .io_in_bits_fp_ctrl_sqrt       (ex_uops_reg_0_bits_fp_ctrl_sqrt),	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
    .io_in_bits_fp_ctrl_wflags     (ex_uops_reg_0_bits_fp_ctrl_wflags),	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
    .io_in_bits_rs1_data           (ex_uops_reg_0_bits_rs1_data),	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
    .io_frs1_data                  (_GEN_30),	// @[generators/shuttle/src/main/scala/exu/Core.scala:472:28]
    .io_frs2_data                  (_GEN_29[ex_uops_reg_0_bits_fra2]),	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :472:28, :473:28]
    .io_frs3_data                  (_GEN_29[ex_uops_reg_0_bits_fra3]),	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :472:28, :474:28]
    .io_fcsr_rm                    (_csr_io_fcsr_rm),	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
    .io_s1_kill                    (kill_mem),	// @[generators/shuttle/src/main/scala/exu/Core.scala:1090:70, :1096:16, :1105:34, :1109:16]
    .io_s1_store_data              (_fp_pipe_io_s1_store_data),
    .io_s1_fpiu_toint              (_fp_pipe_io_s1_fpiu_toint),
    .io_s1_fpiu_fexc               (_fp_pipe_io_s1_fpiu_fexc),
    .io_s1_fpiu_fdiv_rm            (_fp_pipe_io_s1_fpiu_fdiv_rm),
    .io_s1_fpiu_fdiv_in1           (_fp_pipe_io_s1_fpiu_fdiv_in1),
    .io_s1_fpiu_fdiv_in2           (_fp_pipe_io_s1_fpiu_fdiv_in2),
    .io_out_valid                  (_fp_pipe_io_out_valid),
    .io_out_bits_data              (_fp_pipe_io_out_bits_data),
    .io_out_bits_exc               (_fp_pipe_io_out_bits_exc),
    .io_out_rd                     (_fp_pipe_io_out_rd),
    .io_out_tag                    (_fp_pipe_io_out_tag)
  );
  PipelinedMultiplier mul (	// @[generators/shuttle/src/main/scala/exu/Core.scala:506:19]
    .clock             (clock),
    .reset             (reset),
    .io_req_valid      (ex_uops_reg_0_valid & ex_uops_reg_0_bits_ctrl_mul & ~ex_stall),	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :116:11, :507:76, :596:53]
    .io_req_bits_fn    (ex_uops_reg_0_bits_ctrl_alu_fn),	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
    .io_req_bits_dw    (ex_uops_reg_0_bits_ctrl_alu_dw),	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
    .io_req_bits_in1   (ex_uops_reg_0_bits_rs1_data),	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
    .io_req_bits_in2   (ex_uops_reg_0_bits_rs2_data),	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
    .io_resp_bits_data (_mul_io_resp_bits_data)
  );
  ALU alu (	// @[generators/shuttle/src/main/scala/exu/Core.scala:550:21]
    .io_dw        (ex_uops_reg_0_bits_ctrl_alu_dw),	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
    .io_fn        (ex_uops_reg_0_bits_ctrl_alu_fn),	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
    .io_in2       (ex_uops_reg_0_bits_ctrl_sel_alu2 == 3'h5 | ex_uops_reg_0_bits_ctrl_sel_alu2 == 3'h4 ? 64'h1 << (ex_uops_reg_0_bits_ctrl_sel_alu2[0] ? ex_uops_reg_0_bits_inst[25:20] : ex_uops_reg_0_bits_rs2_data[5:0]) : ex_uops_reg_0_bits_ctrl_sel_alu2 == 3'h1 ? {{60{_ex_op2_T_1[3]}}, _ex_op2_T_1} : ex_uops_reg_0_bits_ctrl_sel_alu2 == 3'h3 ? {{33{imm_sign}}, _imm_b4_1_T ? ex_uops_reg_0_bits_inst[30:20] : {11{imm_sign}}, ex_uops_reg_0_bits_ctrl_sel_imm != 3'h2 & ex_uops_reg_0_bits_ctrl_sel_imm != 3'h3 ? {8{imm_sign}} : ex_uops_reg_0_bits_inst[19:12], ~(_imm_b4_1_T | _imm_b0_T_4) & (ex_uops_reg_0_bits_ctrl_sel_imm == 3'h3 ? ex_uops_reg_0_bits_inst[20] : _imm_b4_1_T_2 ? ex_uops_reg_0_bits_inst[7] : imm_sign), _imm_b4_1_T | _imm_b0_T_4 ? 6'h0 : ex_uops_reg_0_bits_inst[30:25], _imm_b4_1_T ? 4'h0 : _imm_b0_T | _imm_b4_1_T_2 ? ex_uops_reg_0_bits_inst[11:8] : _imm_b0_T_4 ? ex_uops_reg_0_bits_inst[19:16] : ex_uops_reg_0_bits_inst[24:21], _imm_b0_T ? ex_uops_reg_0_bits_inst[7] : ex_uops_reg_0_bits_ctrl_sel_imm == 3'h4 ? ex_uops_reg_0_bits_inst[20] : _imm_b0_T_4 & ex_uops_reg_0_bits_inst[15]} : ex_uops_reg_0_bits_ctrl_sel_alu2 == 3'h2 ? ex_uops_reg_0_bits_rs2_data : 64'h0),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1341:{19,24}, :1342:{21,26,41}, :1343:{21,26,36,43,65}, :1344:{18,33}, :1345:{18,23,39}, :1346:{18,23,39}, :1347:{20,35,62}, :1348:19, :1349:{19,24,34,57}, :1350:{19,39,52}, :1351:17, :1352:{17,22}, :1353:{17,37}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/common/MicroOp.scala:70:30, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :259:46, :556:42, :561:{33,47}, :562:42, :565:21, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:58:35]
    .io_in1       (_GEN_31[ex_uops_reg_0_bits_ctrl_sel_alu1]),	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :556:42]
    .io_out       (_alu_io_out),
    .io_adder_out (_alu_io_adder_out),
    .io_cmp_out   (_alu_io_cmp_out)
  );
  ALU alu_1 (	// @[generators/shuttle/src/main/scala/exu/Core.scala:550:21]
    .io_dw        (ex_uops_reg_1_bits_ctrl_alu_dw),	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
    .io_fn        (ex_uops_reg_1_bits_ctrl_alu_fn),	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24]
    .io_in2       (ex_uops_reg_1_bits_ctrl_sel_alu2 == 3'h5 | ex_uops_reg_1_bits_ctrl_sel_alu2 == 3'h4 ? 64'h1 << (ex_uops_reg_1_bits_ctrl_sel_alu2[0] ? ex_uops_reg_1_bits_inst[25:20] : ex_uops_reg_1_bits_rs2_data[5:0]) : ex_uops_reg_1_bits_ctrl_sel_alu2 == 3'h1 ? {{60{_ex_op2_T_12[3]}}, _ex_op2_T_12} : ex_uops_reg_1_bits_ctrl_sel_alu2 == 3'h3 ? {{33{imm_sign_1}}, _imm_b4_1_T_10 ? ex_uops_reg_1_bits_inst[30:20] : {11{imm_sign_1}}, ex_uops_reg_1_bits_ctrl_sel_imm != 3'h2 & ex_uops_reg_1_bits_ctrl_sel_imm != 3'h3 ? {8{imm_sign_1}} : ex_uops_reg_1_bits_inst[19:12], ~(_imm_b4_1_T_10 | _imm_b0_T_12) & (ex_uops_reg_1_bits_ctrl_sel_imm == 3'h3 ? ex_uops_reg_1_bits_inst[20] : _imm_b4_1_T_12 ? ex_uops_reg_1_bits_inst[7] : imm_sign_1), _imm_b4_1_T_10 | _imm_b0_T_12 ? 6'h0 : ex_uops_reg_1_bits_inst[30:25], _imm_b4_1_T_10 ? 4'h0 : _imm_b0_T_8 | _imm_b4_1_T_12 ? ex_uops_reg_1_bits_inst[11:8] : _imm_b0_T_12 ? ex_uops_reg_1_bits_inst[19:16] : ex_uops_reg_1_bits_inst[24:21], _imm_b0_T_8 ? ex_uops_reg_1_bits_inst[7] : ex_uops_reg_1_bits_ctrl_sel_imm == 3'h4 ? ex_uops_reg_1_bits_inst[20] : _imm_b0_T_12 & ex_uops_reg_1_bits_inst[15]} : ex_uops_reg_1_bits_ctrl_sel_alu2 == 3'h2 ? ex_uops_reg_1_bits_rs2_data : 64'h0),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1341:{19,24}, :1342:{21,26,41}, :1343:{21,26,36,43,65}, :1344:{18,33}, :1345:{18,23,39}, :1346:{18,23,39}, :1347:{20,35,62}, :1348:19, :1349:{19,24,34,57}, :1350:{19,39,52}, :1351:17, :1352:{17,22}, :1353:{17,37}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/common/MicroOp.scala:70:30, generators/shuttle/src/main/scala/exu/Core.scala:71:24, :259:46, :556:42, :561:{33,47}, :562:42, :565:21, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:58:35]
    .io_in1       (_GEN_32[ex_uops_reg_1_bits_ctrl_sel_alu1]),	// @[generators/shuttle/src/main/scala/exu/Core.scala:71:24, :556:42]
    .io_out       (_alu_1_io_out),
    .io_adder_out (_alu_1_io_adder_out),
    .io_cmp_out   (_alu_1_io_cmp_out)
  );
  ShuttleDTLB dtlb (	// @[generators/shuttle/src/main/scala/exu/Core.scala:605:20]
    .clock                     (clock),
    .reset                     (reset),
    .io_req_1_ready            (_dtlb_io_req_1_ready),
    .io_req_1_valid            (_mem_dmem_uop_WIRE_114),	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_req_1_bits_vaddr       (dtlb_io_req_1_bits_vaddr_r),	// @[generators/shuttle/src/main/scala/exu/Core.scala:677:43]
    .io_req_1_bits_size        (_mem_dmem_uop_WIRE_2),	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_req_1_bits_cmd         (_mem_dmem_uop_WIRE_95),	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_req_1_bits_prv         (_csr_io_status_dprv),	// @[generators/shuttle/src/main/scala/exu/Core.scala:52:19]
    .io_resp_1_miss            (_dtlb_io_resp_1_miss),
    .io_resp_1_paddr           (io_dmem_s1_paddr),
    .io_resp_1_pf_ld           (_dtlb_io_resp_1_pf_ld),
    .io_resp_1_pf_st           (_dtlb_io_resp_1_pf_st),
    .io_resp_1_ae_ld           (_dtlb_io_resp_1_ae_ld),
    .io_resp_1_ae_st           (_dtlb_io_resp_1_ae_st),
    .io_resp_1_ma_ld           (_dtlb_io_resp_1_ma_ld),
    .io_resp_1_ma_st           (_dtlb_io_resp_1_ma_st),
    .io_sfence_valid           (_dtlb_io_sfence_valid_T_1),	// @[generators/shuttle/src/main/scala/exu/Core.scala:682:46]
    .io_sfence_bits_rs1        (_mem_dmem_uop_WIRE_2[0]),	// @[generators/shuttle/src/main/scala/exu/Core.scala:683:56, src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_sfence_bits_rs2        (_mem_dmem_uop_WIRE_2[1]),	// @[generators/shuttle/src/main/scala/exu/Core.scala:684:56, src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_sfence_bits_addr       (dtlb_io_req_1_bits_vaddr_r[38:0]),	// @[generators/shuttle/src/main/scala/exu/Core.scala:677:43, :685:28]
    .io_ptw_req_ready          (io_ptw_tlb_req_ready),
    .io_ptw_req_valid          (io_ptw_tlb_req_valid),
    .io_ptw_req_bits_bits_addr (io_ptw_tlb_req_bits_bits_addr),
    .io_ptw_resp_valid         (io_ptw_tlb_resp_valid),
    .io_ptw_resp_bits_ae_ptw   (io_ptw_tlb_resp_bits_ae_ptw),
    .io_ptw_resp_bits_ae_final (io_ptw_tlb_resp_bits_ae_final),
    .io_ptw_resp_bits_pf       (io_ptw_tlb_resp_bits_pf),
    .io_ptw_resp_bits_gf       (io_ptw_tlb_resp_bits_gf),
    .io_ptw_resp_bits_hr       (io_ptw_tlb_resp_bits_hr),
    .io_ptw_resp_bits_hw       (io_ptw_tlb_resp_bits_hw),
    .io_ptw_resp_bits_hx       (io_ptw_tlb_resp_bits_hx),
    .io_ptw_resp_bits_pte_ppn  (io_ptw_tlb_resp_bits_pte_ppn),
    .io_ptw_resp_bits_pte_d    (io_ptw_tlb_resp_bits_pte_d),
    .io_ptw_resp_bits_pte_a    (io_ptw_tlb_resp_bits_pte_a),
    .io_ptw_resp_bits_pte_g    (io_ptw_tlb_resp_bits_pte_g),
    .io_ptw_resp_bits_pte_u    (io_ptw_tlb_resp_bits_pte_u),
    .io_ptw_resp_bits_pte_x    (io_ptw_tlb_resp_bits_pte_x),
    .io_ptw_resp_bits_pte_w    (io_ptw_tlb_resp_bits_pte_w),
    .io_ptw_resp_bits_pte_r    (io_ptw_tlb_resp_bits_pte_r),
    .io_ptw_resp_bits_pte_v    (io_ptw_tlb_resp_bits_pte_v),
    .io_ptw_resp_bits_level    (io_ptw_tlb_resp_bits_level),
    .io_ptw_ptbr_mode          (io_ptw_tlb_ptbr_mode),
    .io_ptw_status_debug       (io_ptw_tlb_status_debug),
    .io_ptw_status_mxr         (io_ptw_tlb_status_mxr),
    .io_ptw_status_sum         (io_ptw_tlb_status_sum)
  );
  ALU alu_2 (	// @[generators/shuttle/src/main/scala/exu/Core.scala:764:23]
    .io_dw        (mem_uops_reg_1_bits_ctrl_alu_dw),	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
    .io_fn        (mem_uops_reg_1_bits_ctrl_alu_fn),	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25]
    .io_in2       (mem_uops_reg_1_bits_ctrl_sel_alu2 == 3'h5 | mem_uops_reg_1_bits_ctrl_sel_alu2 == 3'h4 ? 64'h1 << (mem_uops_reg_1_bits_ctrl_sel_alu2[0] ? mem_uops_reg_1_bits_inst[25:20] : rs2_data_2[5:0]) : mem_uops_reg_1_bits_ctrl_sel_alu2 == 3'h1 ? {{60{_ex_op2_T_23[3]}}, _ex_op2_T_23} : mem_uops_reg_1_bits_ctrl_sel_alu2 == 3'h3 ? {{33{imm_sign_2}}, _imm_b4_1_T_20 ? mem_uops_reg_1_bits_inst[30:20] : {11{imm_sign_2}}, mem_uops_reg_1_bits_ctrl_sel_imm != 3'h2 & mem_uops_reg_1_bits_ctrl_sel_imm != 3'h3 ? {8{imm_sign_2}} : mem_uops_reg_1_bits_inst[19:12], ~(_imm_b4_1_T_20 | _imm_b0_T_20) & (mem_uops_reg_1_bits_ctrl_sel_imm == 3'h3 ? mem_uops_reg_1_bits_inst[20] : _imm_b4_1_T_22 ? mem_uops_reg_1_bits_inst[7] : imm_sign_2), _imm_b4_1_T_20 | _imm_b0_T_20 ? 6'h0 : mem_uops_reg_1_bits_inst[30:25], _imm_b4_1_T_20 ? 4'h0 : _imm_b0_T_16 | _imm_b4_1_T_22 ? mem_uops_reg_1_bits_inst[11:8] : _imm_b0_T_20 ? mem_uops_reg_1_bits_inst[19:16] : mem_uops_reg_1_bits_inst[24:21], _imm_b0_T_16 ? mem_uops_reg_1_bits_inst[7] : mem_uops_reg_1_bits_ctrl_sel_imm == 3'h4 ? mem_uops_reg_1_bits_inst[20] : _imm_b0_T_20 & mem_uops_reg_1_bits_inst[15]} : mem_uops_reg_1_bits_ctrl_sel_alu2 == 3'h2 ? rs2_data_2 : 64'h0),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1341:{19,24}, :1342:{21,26,41}, :1343:{21,26,36,43,65}, :1344:{18,33}, :1345:{18,23,39}, :1346:{18,23,39}, :1347:{20,35,62}, :1348:19, :1349:{19,24,34,57}, :1350:{19,39,52}, :1351:17, :1352:{17,22}, :1353:{17,37}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/common/MicroOp.scala:70:30, generators/shuttle/src/main/scala/exu/Core.scala:72:25, :259:46, :556:42, :773:25, :781:{35,49}, :782:44, :785:23, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:58:35]
    .io_in1       (_GEN_34[mem_uops_reg_1_bits_ctrl_sel_alu1]),	// @[generators/shuttle/src/main/scala/exu/Core.scala:72:25, :776:44]
    .io_out       (_alu_2_io_out),
    .io_adder_out (/* unused */),
    .io_cmp_out   (/* unused */)
  );
  DivSqrtRecFM_small_e5_s11 divSqrt (	// @[generators/shuttle/src/main/scala/exu/Core.scala:829:25]
    .clock             (clock),
    .reset             (reset),
    .io_inReady        (_divSqrt_io_inReady),
    .io_inValid        (_divSqrt_io_inValid_T_4),	// @[generators/shuttle/src/main/scala/exu/Core.scala:830:95]
    .io_sqrtOp         (wb_uops_reg_0_bits_fp_ctrl_sqrt),	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
    .io_a              ({wb_uops_reg_0_bits_fdivin_in1[64], wb_uops_reg_0_bits_fdivin_in1[63:61] == 3'h0 | wb_uops_reg_0_bits_fdivin_in1[63:61] > 3'h5 ? {wb_uops_reg_0_bits_fdivin_in1[63:61], _divSqrt_io_a_expOut_commonCase_T[2:0]} : _divSqrt_io_a_expOut_commonCase_T, wb_uops_reg_0_bits_fdivin_in1[51:42]}),	// @[generators/rocket-chip/src/main/scala/tile/FPU.scala:274:17, :276:18, :277:38, :279:26, :280:{31,50}, :281:{10,19,27,38,49,69}, :283:8, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :73:24]
    .io_b              ({wb_uops_reg_0_bits_fdivin_in2[64], wb_uops_reg_0_bits_fdivin_in2[63:61] == 3'h0 | wb_uops_reg_0_bits_fdivin_in2[63:61] > 3'h5 ? {wb_uops_reg_0_bits_fdivin_in2[63:61], _divSqrt_io_b_expOut_commonCase_T[2:0]} : _divSqrt_io_b_expOut_commonCase_T, wb_uops_reg_0_bits_fdivin_in2[51:42]}),	// @[generators/rocket-chip/src/main/scala/tile/FPU.scala:274:17, :276:18, :277:38, :279:26, :280:{31,50}, :281:{10,19,27,38,49,69}, :283:8, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :73:24]
    .io_roundingMode   (wb_uops_reg_0_bits_fdivin_rm),	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
    .io_outValid_div   (_divSqrt_io_outValid_div),
    .io_outValid_sqrt  (_divSqrt_io_outValid_sqrt),
    .io_out            (_divSqrt_io_out),
    .io_exceptionFlags (_divSqrt_io_exceptionFlags)
  );
  DivSqrtRecFM_small_e8_s24 divSqrt_1 (	// @[generators/shuttle/src/main/scala/exu/Core.scala:829:25]
    .clock             (clock),
    .reset             (reset),
    .io_inReady        (_divSqrt_1_io_inReady),
    .io_inValid        (_divSqrt_io_inValid_T_9),	// @[generators/shuttle/src/main/scala/exu/Core.scala:830:95]
    .io_sqrtOp         (wb_uops_reg_0_bits_fp_ctrl_sqrt),	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
    .io_a              ({wb_uops_reg_0_bits_fdivin_in1[64], wb_uops_reg_0_bits_fdivin_in1[63:61] == 3'h0 | wb_uops_reg_0_bits_fdivin_in1[63:61] > 3'h5 ? {wb_uops_reg_0_bits_fdivin_in1[63:61], _divSqrt_io_a_expOut_commonCase_T_3[5:0]} : _divSqrt_io_a_expOut_commonCase_T_3, wb_uops_reg_0_bits_fdivin_in1[51:29]}),	// @[generators/rocket-chip/src/main/scala/tile/FPU.scala:274:17, :276:18, :277:38, :279:26, :280:{31,50}, :281:{10,19,27,38,49,69}, :283:8, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :73:24]
    .io_b              ({wb_uops_reg_0_bits_fdivin_in2[64], wb_uops_reg_0_bits_fdivin_in2[63:61] == 3'h0 | wb_uops_reg_0_bits_fdivin_in2[63:61] > 3'h5 ? {wb_uops_reg_0_bits_fdivin_in2[63:61], _divSqrt_io_b_expOut_commonCase_T_3[5:0]} : _divSqrt_io_b_expOut_commonCase_T_3, wb_uops_reg_0_bits_fdivin_in2[51:29]}),	// @[generators/rocket-chip/src/main/scala/tile/FPU.scala:274:17, :276:18, :277:38, :279:26, :280:{31,50}, :281:{10,19,27,38,49,69}, :283:8, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/exu/Core.scala:31:14, :73:24]
    .io_roundingMode   (wb_uops_reg_0_bits_fdivin_rm),	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
    .io_outValid_div   (_divSqrt_1_io_outValid_div),
    .io_outValid_sqrt  (_divSqrt_1_io_outValid_sqrt),
    .io_out            (_divSqrt_1_io_out),
    .io_exceptionFlags (_divSqrt_1_io_exceptionFlags)
  );
  DivSqrtRecFM_small_e11_s53 divSqrt_2 (	// @[generators/shuttle/src/main/scala/exu/Core.scala:829:25]
    .clock             (clock),
    .reset             (reset),
    .io_inReady        (_divSqrt_2_io_inReady),
    .io_inValid        (_divSqrt_io_inValid_T_14),	// @[generators/shuttle/src/main/scala/exu/Core.scala:830:95]
    .io_sqrtOp         (wb_uops_reg_0_bits_fp_ctrl_sqrt),	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
    .io_a              (wb_uops_reg_0_bits_fdivin_in1),	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
    .io_b              (wb_uops_reg_0_bits_fdivin_in2),	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
    .io_roundingMode   (wb_uops_reg_0_bits_fdivin_rm),	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
    .io_outValid_div   (_divSqrt_2_io_outValid_div),
    .io_outValid_sqrt  (_divSqrt_2_io_outValid_sqrt),
    .io_out            (_divSqrt_2_io_out),
    .io_exceptionFlags (_divSqrt_2_io_exceptionFlags)
  );
  MulDiv div (	// @[generators/shuttle/src/main/scala/exu/Core.scala:852:19]
    .clock             (clock),
    .reset             (reset),
    .io_req_ready      (_div_io_req_ready),
    .io_req_valid      (_div_io_req_valid_T & ~wb_uops_reg_0_bits_xcpt),	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24, :854:{44,76,79}]
    .io_req_bits_fn    (wb_uops_reg_0_bits_ctrl_alu_fn),	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
    .io_req_bits_dw    (wb_uops_reg_0_bits_ctrl_alu_dw),	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
    .io_req_bits_in1   (wb_uops_reg_0_bits_rs1_data),	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
    .io_req_bits_in2   (wb_uops_reg_0_bits_rs2_data),	// @[generators/shuttle/src/main/scala/exu/Core.scala:73:24]
    .io_req_bits_tag   (fp_wb_bypasses_0_dst),	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16]
    .io_resp_ready     (_ll_arb_io_in_1_ready),	// @[generators/shuttle/src/main/scala/exu/Core.scala:1127:22]
    .io_resp_valid     (_div_io_resp_valid),
    .io_resp_bits_data (_div_io_resp_bits_data),
    .io_resp_bits_tag  (_div_io_resp_bits_tag)
  );
  Arbiter4_LLWB ll_arb (	// @[generators/shuttle/src/main/scala/exu/Core.scala:1127:22]
    .io_in_0_valid      (_fp_load_val_T & ~(io_dmem_resp_bits_tag[0])),	// @[generators/shuttle/src/main/scala/exu/Core.scala:1116:{18,40}, :1130:{47,77}]
    .io_in_0_bits_waddr (io_dmem_resp_bits_tag[5:1]),	// @[generators/shuttle/src/main/scala/exu/Core.scala:1118:41]
    .io_in_0_bits_wdata (io_dmem_resp_bits_data),
    .io_in_1_ready      (_ll_arb_io_in_1_ready),
    .io_in_1_valid      (_div_io_resp_valid),	// @[generators/shuttle/src/main/scala/exu/Core.scala:852:19]
    .io_in_1_bits_waddr (_div_io_resp_bits_tag),	// @[generators/shuttle/src/main/scala/exu/Core.scala:852:19]
    .io_in_1_bits_wdata (_div_io_resp_bits_data),	// @[generators/shuttle/src/main/scala/exu/Core.scala:852:19]
    .io_in_3_ready      (_ll_arb_io_in_3_ready),
    .io_in_3_valid      (io_vector_resp_valid & ~io_vector_resp_bits_fp),	// @[generators/shuttle/src/main/scala/exu/Core.scala:1145:{55,58}]
    .io_in_3_bits_waddr (io_vector_resp_bits_rd),
    .io_in_3_bits_wdata (io_vector_resp_bits_data),
    .io_out_valid       (_ll_arb_io_out_valid),
    .io_out_bits_waddr  (_ll_arb_io_out_bits_waddr),
    .io_out_bits_wdata  (_ll_arb_io_out_bits_wdata)
  );
  assign io_imem_redirect_flush = kill_wb_1 | _GEN_103 | _GEN_33 | io_imem_resp_0_valid & ~rrd_stall_0 & (_io_imem_redirect_flush_T_7 | (&rrd_uops_0_bits_ctrl_csr) | _io_imem_redirect_flush_T_4) & ~((_io_imem_redirect_flush_T_7 | (&rrd_uops_0_bits_ctrl_csr)) & ~(|(io_imem_resp_0_bits_inst[19:15])));	// @[generators/rocket-chip/src/main/scala/rocket/IDecode.scala:66:42, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :68:{48,55}, :69:27, generators/shuttle/src/main/scala/exu/Core.scala:25:7, :182:35, :199:25, :266:30, :417:48, :426:{26,64}, :666:{47,66}, :669:28, :1090:{28,70}, :1092:30, :1105:34, :1107:30]
  assign io_imem_redirect_val = flush_rrd_ex;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :666:66, :1090:70, :1091:28, :1105:34, :1106:28]
  assign io_imem_redirect_pc = kill_wb_1 ? (wb_uops_0_bits_needs_replay ? wb_uops_reg_0_bits_pc : xcpt_5 ? _csr_io_evec : wb_uops_reg_0_bits_pc + {37'h0, wb_uops_reg_0_bits_rvc ? 3'h2 : 3'h4}) : _GEN_103 ? (wb_uops_1_bits_needs_replay ? wb_uops_reg_1_bits_pc : xcpt_4 ? _csr_io_evec : wb_uops_reg_1_bits_pc + {37'h0, wb_uops_reg_1_bits_rvc ? 3'h2 : 3'h4}) : mem_brjmp_npc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1342:26, generators/shuttle/src/main/scala/common/MicroOp.scala:70:30, generators/shuttle/src/main/scala/exu/Core.scala:25:7, :52:19, :73:24, :74:25, :623:23, :643:53, :662:23, :977:49, :997:84, :998:36, :1000:88, :1001:36, :1013:122, :1014:38, :1018:41, :1019:38, :1022:45, :1024:48, :1028:61, :1029:36, :1087:25, :1090:{28,70}, :1093:{27,33,53,80,85}]
  assign io_imem_redirect_ras_head = kill_wb_1 ? wb_uops_reg_0_bits_ras_head : _GEN_103 ? wb_uops_reg_1_bits_ras_head : mem_brjmp_call ? (_io_imem_redirect_ras_head_T ? 3'h0 : _io_imem_redirect_ras_head_T_1) : _mem_brjmp_uop_WIRE_105 & _mem_brjmp_uop_WIRE_114[12:8] == 5'h1 & _mem_brjmp_uop_WIRE_114[4:0] == 5'h0 ? (_mem_brjmp_uop_WIRE_44 == 3'h0 ? 3'h5 : _mem_brjmp_uop_WIRE_44 - 3'h1) : _mem_brjmp_uop_WIRE_44;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/common/MicroOp.scala:51:17, :54:16, generators/shuttle/src/main/scala/exu/Core.scala:25:7, :31:14, :73:24, :605:20, :615:68, :616:{64,72,92}, :659:{62,120}, :663:{29,35,55}, :664:{8,27,51,109}, :1040:23, :1090:{28,70}, :1094:33, :1127:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_imem_sfence_valid = _io_imem_sfence_valid_output;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :1080:77]
  assign io_imem_sfence_bits_rs1 = wb_uops_reg_0_bits_mem_size[0];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24, :1073:58]
  assign io_imem_sfence_bits_rs2 = wb_uops_reg_0_bits_mem_size[1];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24, :1074:58]
  assign io_imem_sfence_bits_addr = wb_uops_reg_0_bits_wdata_bits[38:0];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24, :1075:28]
  assign io_imem_flush_icache = wb_uops_reg_0_valid & ~wb_uops_reg_0_bits_xcpt & ~wb_uops_reg_0_bits_needs_replay & wb_uops_reg_0_bits_ctrl_fence_i | mem_uops_reg_1_valid & mem_uops_reg_1_bits_ctrl_jalr & _csr_io_status_debug | mem_uops_reg_0_valid & mem_uops_reg_0_bits_ctrl_jalr & _csr_io_status_debug;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :52:19, :72:25, :73:24, :705:{67,91}, :706:28, :854:79, :983:{62,96,133}, :984:26]
  assign io_imem_resp_0_ready = ~rrd_stall_0;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :266:30, :417:48]
  assign io_imem_resp_1_ready = ~rrd_stall_1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :266:30, :417:48]
  assign io_imem_btb_update_valid = mem_brjmp_val & ~mem_brjmp_sfb;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :612:44, :629:51, :631:{45,48}]
  assign io_imem_btb_update_bits_prediction_entry = mem_brjmp_oh_0 & mem_uops_reg_0_bits_btb_resp_valid | mem_brjmp_oh_1 & mem_uops_reg_1_bits_btb_resp_valid ? (mem_brjmp_oh_0 ? mem_uops_reg_0_bits_btb_resp_bits_entry : 6'h0) | (mem_brjmp_oh_1 ? mem_uops_reg_1_bits_btb_resp_bits_entry : 6'h0) : 6'h20;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25, :611:53, :645:38, :646:40, :647:46, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_imem_btb_update_bits_pc = _io_imem_btb_update_bits_pc_output;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :644:67]
  assign io_imem_btb_update_bits_target = {_mem_brjmp_npc_T_6[38:1], 1'h0};	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :31:14, :52:19, :108:25, :440:23, :540:55, :605:20, :621:27, :623:23, :642:34, :852:19, :888:20, :889:16, :911:15, :933:{31,48}, :937:78, :938:26, :939:21, :940:22, :1127:22]
  assign io_imem_btb_update_bits_isValid = mem_brjmp_val;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :612:44]
  assign io_imem_btb_update_bits_br_pc = _io_imem_btb_update_bits_br_pc_T_1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :643:53]
  assign io_imem_btb_update_bits_cfiType = _io_imem_btb_update_bits_cfiType_T_9 & _mem_brjmp_uop_WIRE_114[0] ? 2'h2 : _mem_brjmp_uop_WIRE_105 & {_mem_brjmp_uop_WIRE_114[12:11], _mem_brjmp_uop_WIRE_114[9:8]} == 4'h1 ? 2'h3 : {1'h0, _io_imem_btb_update_bits_cfiType_T_9};	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:25:7, :31:14, :52:19, :108:25, :208:34, :209:66, :440:23, :540:55, :605:20, :635:{8,29,53,72}, :636:{8,29,60}, :852:19, :888:20, :889:16, :911:15, :933:{31,48}, :937:78, :938:26, :939:21, :940:22, :1127:22, src/main/scala/chisel3/util/Mux.scala:30:73, :50:70]
  assign io_imem_btb_update_bits_mispredict = mem_brjmp_mispredict;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :628:57]
  assign io_imem_bht_update_valid = mem_brjmp_val & ~mem_brjmp_sfb;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :612:44, :629:51, :631:48, :651:45]
  assign io_imem_bht_update_bits_prediction_history = (mem_brjmp_oh_0 ? mem_uops_reg_0_bits_btb_resp_bits_bht_history : 8'h0) | (mem_brjmp_oh_1 ? mem_uops_reg_1_bits_btb_resp_bits_bht_history : 8'h0);	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25, :518:20, :611:53, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_imem_bht_update_bits_pc = _io_imem_btb_update_bits_pc_output;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :644:67]
  assign io_imem_bht_update_bits_branch = _mem_brjmp_uop_WIRE_107;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_imem_bht_update_bits_taken = mem_brjmp_taken;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :625:95]
  assign io_imem_bht_update_bits_mispredict = mem_brjmp_mispredict;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :628:57]
  assign io_imem_ras_update_valid = mem_brjmp_call & mem_brjmp_val;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :612:44, :615:68, :658:46]
  assign io_imem_ras_update_bits_head = _io_imem_redirect_ras_head_T ? 3'h0 : _io_imem_redirect_ras_head_T_1;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :31:14, :659:{38,62,120}]
  assign io_imem_ras_update_bits_addr = _mem_brjmp_uop_WIRE_34[39:0];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :660:32, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_dmem_req_valid = _io_dmem_req_valid_output;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :517:48]
  assign io_dmem_req_bits_addr = _io_dmem_req_bits_addr_WIRE;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_dmem_req_bits_tag = {1'h0, _ex_dmem_uop_WIRE_113[4:0], ex_dmem_oh_0 & ex_uops_reg_0_bits_ctrl_fp | ex_dmem_oh_1 & ex_uops_reg_1_bits_ctrl_fp};	// @[generators/shuttle/src/main/scala/common/MicroOp.scala:54:16, generators/shuttle/src/main/scala/exu/Core.scala:25:7, :31:14, :52:19, :71:24, :108:25, :440:23, :514:50, :519:24, :540:55, :605:20, :852:19, :888:20, :889:16, :911:15, :933:{31,48}, :937:78, :938:26, :939:21, :940:22, :1127:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_dmem_req_bits_cmd = (ex_dmem_oh_0 ? ex_uops_reg_0_bits_ctrl_mem_cmd : 5'h0) | (ex_dmem_oh_1 ? ex_uops_reg_1_bits_ctrl_mem_cmd : 5'h0);	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :31:14, :71:24, :514:50, :605:20, :1127:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_dmem_req_bits_size = (ex_dmem_oh_0 ? ex_uops_reg_0_bits_mem_size : 2'h0) | (ex_dmem_oh_1 ? ex_uops_reg_1_bits_mem_size : 2'h0);	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :31:14, :52:19, :71:24, :514:50, :605:20, :935:21, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_dmem_req_bits_signed = ~(_ex_dmem_uop_WIRE_113[7]);	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :522:{30,52}, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_dmem_s1_kill = REG_1 & (kill_r_1 | kill_mem) | REG & (kill_r | kill_mem);	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :543:{25,70}, :544:{18,54,63}, :545:23, :1090:70, :1096:16, :1105:34, :1109:16]
  assign io_dmem_s1_data_data = mem_dmem_oh_0 & (mem_uops_reg_0_bits_ctrl_mem_cmd == 5'h1 | mem_uops_reg_0_bits_ctrl_mem_cmd == 5'h11 | mem_uops_reg_0_bits_ctrl_mem_cmd == 5'h7 | mem_uops_reg_0_bits_ctrl_mem_cmd == 5'h4 | mem_uops_reg_0_bits_ctrl_mem_cmd == 5'h9 | mem_uops_reg_0_bits_ctrl_mem_cmd == 5'hA | mem_uops_reg_0_bits_ctrl_mem_cmd == 5'hB | mem_uops_reg_0_bits_ctrl_mem_cmd == 5'h8 | mem_uops_reg_0_bits_ctrl_mem_cmd == 5'hC | mem_uops_reg_0_bits_ctrl_mem_cmd == 5'hD | mem_uops_reg_0_bits_ctrl_mem_cmd == 5'hE | mem_uops_reg_0_bits_ctrl_mem_cmd == 5'hF) & mem_uops_reg_0_bits_ctrl_fp ? _fp_pipe_io_s1_store_data : (mem_dmem_oh_0 ? mem_uops_reg_0_bits_rs2_data : 64'h0) | (mem_dmem_oh_1 ? mem_uops_reg_1_bits_rs2_data : 64'h0);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:{32,49,66,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/exu/Core.scala:25:7, :72:25, :440:23, :556:42, :672:51, :699:24, :713:{72,84}, :714:30, :1040:23, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_dmem_s2_kill = sel_1 & (wb_uops_1_bits_needs_replay | wb_uops_reg_1_bits_xcpt | kill_wb_1) | REG_3 | sel_0 & (wb_uops_0_bits_needs_replay | wb_uops_reg_0_bits_xcpt) | REG_2;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24, :74:25, :806:{18,88}, :807:23, :809:{32,64,97,125,141}, :810:23, :977:49, :997:84, :998:36, :1000:88, :1001:36, :1013:122, :1014:38, :1018:41, :1019:38, :1022:45, :1024:48, :1028:61, :1029:36, :1090:28]
  assign io_ptw_sfence_valid = _io_imem_sfence_valid_output;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :1080:77]
  assign io_ptw_sfence_bits_rs1 = wb_uops_reg_0_bits_mem_size[0];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24, :1073:58]
  assign io_ptw_sfence_bits_rs2 = wb_uops_reg_0_bits_mem_size[1];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24, :1074:58]
  assign io_ptw_sfence_bits_addr = wb_uops_reg_0_bits_wdata_bits[38:0];	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :73:24, :1075:28]
  assign io_ptw_status_debug = _csr_io_status_debug;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :52:19]
  assign io_vector_ex_valid = ex_uops_reg_0_valid & (ex_uops_reg_0_bits_ctrl_vec | ex_uops_reg_0_bits_sets_vcfg) & ~ex_uops_reg_0_bits_xcpt;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24, :470:85, :531:{73,150}]
  assign io_vector_ex_uop_inst = ex_uops_reg_0_bits_inst;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
  assign io_vector_ex_uop_rs1_data = ex_uops_reg_0_bits_ctrl_rfs1 ? _GEN_30[63:0] : ex_uops_reg_0_bits_rs1_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24, :472:28, :535:14, :536:42, :537:25]
  assign io_vector_ex_uop_rs2_data = ex_uops_reg_0_bits_rs2_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :71:24]
  assign io_vector_ex_vconfig_vtype_vsew = ex_vcfg_bits_vtype_vsew;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :76:39]
  assign io_vector_ex_fire = ~ex_stall & ~flush_rrd_ex;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :116:11, :123:54, :534:28, :596:53, :666:66, :1090:70, :1091:28, :1105:34, :1106:28]
  assign io_vector_mem_kill = kill_mem;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :1090:70, :1096:16, :1105:34, :1109:16]
  assign io_vector_mem_frs1 = _fp_pipe_io_s1_store_data;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :440:23]
  assign io_vector_wb_store_pending = io_dmem_store_pending;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7]
  assign io_vector_wb_frm = _csr_io_fcsr_rm;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :52:19]
  assign io_vector_wb_scalar_check_bits_store = _io_vector_wb_scalar_check_bits_store_WIRE == 5'h1 | _io_vector_wb_scalar_check_bits_store_WIRE == 5'h11 | _io_vector_wb_scalar_check_bits_store_WIRE == 5'h7 | _io_vector_wb_scalar_check_bits_store_WIRE == 5'h4 | _io_vector_wb_scalar_check_bits_store_WIRE == 5'h9 | _io_vector_wb_scalar_check_bits_store_WIRE == 5'hA | _io_vector_wb_scalar_check_bits_store_WIRE == 5'hB | _io_vector_wb_scalar_check_bits_store_WIRE == 5'h8 | _io_vector_wb_scalar_check_bits_store_WIRE == 5'hC | _io_vector_wb_scalar_check_bits_store_WIRE == 5'hD | _io_vector_wb_scalar_check_bits_store_WIRE == 5'hE | _io_vector_wb_scalar_check_bits_store_WIRE == 5'hF;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:{32,49,66,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/exu/Core.scala:25:7, :1040:23, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_vector_resp_ready = io_vector_resp_bits_fp ? ~fp_load_val & ~(divSqrt_val & divSqrt_wdata_valid) : _ll_arb_io_in_3_ready;	// @[generators/shuttle/src/main/scala/exu/Core.scala:25:7, :819:28, :822:26, :1127:22, :1167:28, :1190:36, :1191:{7,20,23,37}]
endmodule

