Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug 14 20:37:25 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   296 |
|    Minimum number of control sets                        |   296 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   296 |
| >= 0 to < 4        |    20 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   267 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             228 |          110 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1020 |          197 |
| Yes          | No                    | No                     |            7931 |         1532 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------+--------------------+------------------+----------------+
| Clock Signal |           Enable Signal           |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------+--------------------+------------------+----------------+
|  clk         | fsm4/fsm4_write_en                |                    |                1 |              2 |
|  clk         | fsm1/fsm1_write_en                |                    |                1 |              2 |
|  clk         | fsm10/fsm10_write_en              |                    |                1 |              2 |
|  clk         | fsm11/fsm11_write_en              |                    |                1 |              2 |
|  clk         | fsm9/fsm9_write_en                |                    |                2 |              2 |
|  clk         | fsm12/fsm12_write_en              |                    |                1 |              2 |
|  clk         | fsm8/fsm8_write_en                |                    |                1 |              2 |
|  clk         | fsm13/fsm13_write_en              |                    |                1 |              2 |
|  clk         | fsm7/fsm7_write_en                |                    |                2 |              2 |
|  clk         | fsm14/fsm14_write_en              |                    |                1 |              2 |
|  clk         | fsm6/fsm6_write_en                |                    |                1 |              2 |
|  clk         | fsm5/fsm5_write_en                |                    |                1 |              2 |
|  clk         | fsm3/fsm3_write_en                |                    |                1 |              2 |
|  clk         | fsm20/E[0]                        |                    |                1 |              2 |
|  clk         | fsm16/fsm16_write_en              |                    |                1 |              2 |
|  clk         | fsm19/fsm19_write_en              |                    |                1 |              2 |
|  clk         | fsm2/fsm2_write_en                |                    |                1 |              2 |
|  clk         | fsm17/fsm17_write_en              |                    |                1 |              3 |
|  clk         | fsm15/fsm15_write_en              |                    |                2 |              3 |
|  clk         | fsm0/fsm0_write_en                |                    |                2 |              3 |
|  clk         | fsm1/E[0]                         |                    |                1 |              4 |
|  clk         | fsm20/out_reg[1]_1[0]             |                    |                1 |              4 |
|  clk         | fsm20/i2_write_en                 | fsm20/done_reg     |                1 |              4 |
|  clk         | fsm20/fsm20_write_en              |                    |                2 |              4 |
|  clk         | fsm19/E[0]                        |                    |                1 |              4 |
|  clk         | fsm16/k0_write_en                 | fsm16/out_reg[1]_1 |                1 |              4 |
|  clk         | fsm17/done_reg_3                  | fsm17/done_reg_4   |                1 |              4 |
|  clk         | fsm17/j1_write_en                 | fsm17/out_reg[1]_2 |                2 |              4 |
|  clk         | fsm17/j2_write_en                 | fsm17/out_reg[2]_2 |                1 |              4 |
|  clk         | A_read0_0_0_10/out_reg[1]_10      |                    |               24 |             32 |
|  clk         | A_read0_1_0_00/out_reg[1]_16      |                    |               24 |             32 |
|  clk         | A_read0_1_0_00/out_reg[1]_10      |                    |               20 |             32 |
|  clk         | A_read0_1_0_00/out_reg[1]_1       |                    |               21 |             32 |
|  clk         | A_read0_0_0_10/out_reg[1]_9       |                    |               25 |             32 |
|  clk         | A_read0_0_0_10/out_reg[1]_8       |                    |               28 |             32 |
|  clk         | A_read0_0_0_10/out_reg[1]_7       |                    |               25 |             32 |
|  clk         | A_read0_0_0_10/out_reg[1]_1       |                    |               29 |             32 |
|  clk         | A_read0_1_0_00/out_reg[1]_11      |                    |               22 |             32 |
|  clk         | A_read0_0_0_10/out_reg[1]_11      |                    |               26 |             32 |
|  clk         | A_read0_0_0_10/out_reg[1]_12      |                    |               24 |             32 |
|  clk         | A_read0_0_0_10/out_reg[1]_6       |                    |               22 |             32 |
|  clk         | A_read0_0_0_10/out_reg[1]_5       |                    |               25 |             32 |
|  clk         | A_read0_0_0_10/out_reg[1]_13      |                    |               26 |             32 |
|  clk         | A_read0_0_0_10/out_reg[1]_4       |                    |               23 |             32 |
|  clk         | A_read0_0_0_10/out_reg[1]_14      |                    |               23 |             32 |
|  clk         | A_read0_0_0_10/out_reg[1]_3       |                    |               25 |             32 |
|  clk         | A_read0_0_0_10/out_reg[1]_15      |                    |               25 |             32 |
|  clk         | A_read0_0_0_10/out_reg[1]_16      |                    |               26 |             32 |
|  clk         | A_read0_0_0_10/out_reg[1]_2       |                    |               22 |             32 |
|  clk         | B_read0_0_1_10/out_reg[1]_12      |                    |               23 |             32 |
|  clk         | B_read0_0_1_10/out_reg[1]_6       |                    |               27 |             32 |
|  clk         | B_read0_0_1_10/out_reg[1]_5       |                    |               26 |             32 |
|  clk         | B_read0_0_1_10/out_reg[1]_4       |                    |               23 |             32 |
|  clk         | B_read0_0_1_10/out_reg[1]_3       |                    |               26 |             32 |
|  clk         | B_read0_0_1_10/out_reg[1]_2       |                    |               24 |             32 |
|  clk         | B_read0_0_1_10/out_reg[1]_16      |                    |               22 |             32 |
|  clk         | B_read0_0_1_10/out_reg[1]_15      |                    |               25 |             32 |
|  clk         | B_read0_0_1_10/out_reg[1]_14      |                    |               24 |             32 |
|  clk         | B_read0_0_1_10/out_reg[1]_13      |                    |               25 |             32 |
|  clk         | B_read0_0_1_10/out_reg[1]_7       |                    |               24 |             32 |
|  clk         | B_read0_0_1_10/out_reg[1]_11      |                    |               24 |             32 |
|  clk         | B_read0_0_1_10/out_reg[1]_10      |                    |               26 |             32 |
|  clk         | B_read0_0_1_10/out_reg[1]_1       |                    |               26 |             32 |
|  clk         | B_read0_0_1_00/out_reg[1]_9       |                    |               22 |             32 |
|  clk         | B_read0_0_1_00/out_reg[1]_8       |                    |               22 |             32 |
|  clk         | B_read0_0_1_00/out_reg[1]_7       |                    |               21 |             32 |
|  clk         | B_read0_0_1_00/out_reg[1]_6       |                    |               19 |             32 |
|  clk         | B_read0_0_1_00/out_reg[1]_5       |                    |               21 |             32 |
|  clk         | A_read0_0_0_00/out_reg[1]_15      |                    |               23 |             32 |
|  clk         | A_read0_0_0_00/out_reg[1]_8       |                    |               25 |             32 |
|  clk         | A_read0_0_0_00/out_reg[1]_7       |                    |               27 |             32 |
|  clk         | A_read0_0_0_00/out_reg[1]_6       |                    |               22 |             32 |
|  clk         | A_read0_0_0_00/out_reg[1]_5       |                    |               26 |             32 |
|  clk         | A_read0_0_0_00/out_reg[1]_4       |                    |               21 |             32 |
|  clk         | A_read0_0_0_00/out_reg[1]_3       |                    |               26 |             32 |
|  clk         | A_read0_0_0_00/out_reg[1]_2       |                    |               22 |             32 |
|  clk         | A_read0_0_0_00/out_reg[1]_16      |                    |               26 |             32 |
|  clk         | A_read0_0_0_00/out_reg[1]_9       |                    |               24 |             32 |
|  clk         | A_read0_0_0_00/out_reg[1]_14      |                    |               23 |             32 |
|  clk         | A_read0_0_0_00/out_reg[1]_13      |                    |               24 |             32 |
|  clk         | A_read0_0_0_00/out_reg[1]_12      |                    |               23 |             32 |
|  clk         | A_read0_0_0_00/out_reg[1]_11      |                    |               25 |             32 |
|  clk         | A_read0_0_0_00/out_reg[1]_10      |                    |               26 |             32 |
|  clk         | A_read0_0_0_00/out_reg[1]_1       |                    |               25 |             32 |
|  clk         | B_read0_0_1_10/out_reg[1]_9       |                    |               25 |             32 |
|  clk         | B_read0_0_1_10/out_reg[1]_8       |                    |               25 |             32 |
|  clk         | par_reset8/out_reg[0]_12[0]       |                    |               26 |             32 |
|  clk         | par_reset8/out_reg[0]_21[0]       |                    |               25 |             32 |
|  clk         | par_reset8/out_reg[0]_20[0]       |                    |               24 |             32 |
|  clk         | par_reset8/out_reg[0]_19[0]       |                    |               25 |             32 |
|  clk         | par_reset8/out_reg[0]_18[0]       |                    |               24 |             32 |
|  clk         | par_reset8/out_reg[0]_17[0]       |                    |               25 |             32 |
|  clk         | par_reset8/out_reg[0]_16[0]       |                    |               25 |             32 |
|  clk         | par_reset8/out_reg[0]_15[0]       |                    |               22 |             32 |
|  clk         | par_reset8/out_reg[0]_14[0]       |                    |               25 |             32 |
|  clk         | par_reset8/out_reg[0]_13[0]       |                    |               24 |             32 |
|  clk         | par_reset8/out_reg[0]_22[0]       |                    |               23 |             32 |
|  clk         | par_reset8/out_reg[0]_11[0]       |                    |               25 |             32 |
|  clk         | par_reset8/out_reg[0]_10[0]       |                    |               25 |             32 |
|  clk         | par_reset8/E[0]                   |                    |               24 |             32 |
|  clk         | k0/out_reg[1]_7                   |                    |               21 |             32 |
|  clk         | k0/out_reg[1]_6                   |                    |               21 |             32 |
|  clk         | k0/out_reg[1]_5                   |                    |               27 |             32 |
|  clk         | k0/out_reg[1]_4                   |                    |               25 |             32 |
|  clk         | k0/out_reg[1]_3                   |                    |               24 |             32 |
|  clk         | k0/out_reg[1]_2                   |                    |               26 |             32 |
|  clk         | par_reset8/out_reg[2]_14[0]       |                    |               26 |             32 |
|  clk         | par_reset8/out_reg[2]_9[0]        |                    |               28 |             32 |
|  clk         | par_reset8/out_reg[2]_8[0]        |                    |               26 |             32 |
|  clk         | par_reset8/out_reg[2]_7[0]        |                    |               24 |             32 |
|  clk         | par_reset8/out_reg[2]_6[0]        |                    |               25 |             32 |
|  clk         | par_reset8/out_reg[2]_5[0]        |                    |               24 |             32 |
|  clk         | par_reset8/out_reg[2]_4[0]        |                    |               27 |             32 |
|  clk         | par_reset8/out_reg[2]_3[0]        |                    |               25 |             32 |
|  clk         | par_reset8/out_reg[2]_2[0]        |                    |               25 |             32 |
|  clk         | par_reset8/out_reg[2]_15[0]       |                    |               29 |             32 |
|  clk         | k0/out_reg[1]_1                   |                    |               25 |             32 |
|  clk         | par_reset8/out_reg[2]_13[0]       |                    |               26 |             32 |
|  clk         | par_reset8/out_reg[2]_12[0]       |                    |               25 |             32 |
|  clk         | par_reset8/out_reg[2]_11[0]       |                    |               25 |             32 |
|  clk         | par_reset8/out_reg[2]_10[0]       |                    |               28 |             32 |
|  clk         | par_reset8/out_reg[2]_1[0]        |                    |               26 |             32 |
|  clk         | par_reset8/out_reg[0]_9[0]        |                    |               23 |             32 |
|  clk         | par_reset8/out_reg[0]_24[0]       |                    |               26 |             32 |
|  clk         | par_reset8/out_reg[0]_23[0]       |                    |               23 |             32 |
|  clk         | A_read0_1_0_00/out_reg[1]_6       |                    |               20 |             32 |
|  clk         | i0/out_reg[2]_4                   |                    |               25 |             32 |
|  clk         | i0/out_reg[2]_3                   |                    |               22 |             32 |
|  clk         | i0/out_reg[2]_2                   |                    |               25 |             32 |
|  clk         | i0/out_reg[2]_1                   |                    |               25 |             32 |
|  clk         | i0/out_reg[2]_0                   |                    |               25 |             32 |
|  clk         | i0/mem                            |                    |               28 |             32 |
|  clk         | A_read0_1_0_00/out_reg[1]_9       |                    |               24 |             32 |
|  clk         | A_read0_1_0_00/out_reg[1]_8       |                    |               23 |             32 |
|  clk         | A_read0_1_0_00/out_reg[1]_7       |                    |               22 |             32 |
|  clk         | i0/out_reg[2]_5                   |                    |               26 |             32 |
|  clk         | A_read0_1_0_00/out_reg[1]_5       |                    |               24 |             32 |
|  clk         | A_read0_1_0_00/out_reg[1]_4       |                    |               21 |             32 |
|  clk         | A_read0_1_0_00/out_reg[1]_3       |                    |               19 |             32 |
|  clk         | A_read0_1_0_00/out_reg[1]_2       |                    |               20 |             32 |
|  clk         | B_read0_0_0_10/out_reg[1]_6       |                    |               23 |             32 |
|  clk         | A_read0_1_0_00/out_reg[1]_15      |                    |               23 |             32 |
|  clk         | A_read0_1_0_00/out_reg[1]_14      |                    |               23 |             32 |
|  clk         | A_read0_1_0_00/out_reg[1]_13      |                    |               28 |             32 |
|  clk         | i1/out_reg[1]_7                   |                    |               26 |             32 |
|  clk         | k0/out_reg[1]_0                   |                    |               28 |             32 |
|  clk         | j0/out_reg[2]_7                   |                    |               27 |             32 |
|  clk         | j0/out_reg[2]_6                   |                    |               25 |             32 |
|  clk         | j0/out_reg[2]_5                   |                    |               26 |             32 |
|  clk         | j0/out_reg[2]_4                   |                    |               24 |             32 |
|  clk         | j0/out_reg[2]_3                   |                    |               24 |             32 |
|  clk         | j0/out_reg[2]_2                   |                    |               21 |             32 |
|  clk         | j0/out_reg[2]_1                   |                    |               25 |             32 |
|  clk         | j0/out_reg[2]_0                   |                    |               23 |             32 |
|  clk         | A_read0_1_0_00/out_reg[1]_12      |                    |               24 |             32 |
|  clk         | i1/out_reg[1]_6                   |                    |               24 |             32 |
|  clk         | i1/out_reg[1]_5                   |                    |               25 |             32 |
|  clk         | i1/out_reg[1]_4                   |                    |               24 |             32 |
|  clk         | i1/out_reg[1]_3                   |                    |               26 |             32 |
|  clk         | i1/out_reg[1]_2                   |                    |               25 |             32 |
|  clk         | i1/out_reg[1]_1                   |                    |               26 |             32 |
|  clk         | i1/out_reg[1]_0                   |                    |               26 |             32 |
|  clk         | i0/out_reg[2]_6                   |                    |               25 |             32 |
|  clk         | fsm13/v_0_1_10_write_en           |                    |               10 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en   |                    |               13 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en   |                    |               12 |             32 |
|  clk         | mult_pipe4/bin_read4_0_write_en   |                    |                8 |             32 |
|  clk         | mult_pipe5/bin_read5_0_write_en   |                    |                8 |             32 |
|  clk         | mult_pipe6/bin_read6_0_write_en   |                    |               10 |             32 |
|  clk         | mult_pipe7/bin_read7_0_write_en   |                    |                8 |             32 |
|  clk         | mult_pipe8/bin_read8_0_write_en   |                    |               12 |             32 |
|  clk         | mult_pipe9/bin_read9_0_write_en   |                    |                8 |             32 |
|  clk         | fsm0/A_int_read0_0_write_en       |                    |                6 |             32 |
|  clk         | fsm0/B_int_read0_0_write_en       |                    |               11 |             32 |
|  clk         | fsm0/C_int_read0_0_write_en       |                    |               13 |             32 |
|  clk         | fsm10/v_1_1_00_write_en           |                    |               10 |             32 |
|  clk         | fsm11/v_0_0_10_write_en           |                    |                8 |             32 |
|  clk         | fsm12/v_1_0_10_write_en           |                    |                7 |             32 |
|  clk         | mult_pipe19/bin_read19_0_write_en |                    |                7 |             32 |
|  clk         | fsm14/v_1_1_10_write_en           |                    |                5 |             32 |
|  clk         | fsm15/A_read0_0_0_00_write_en     |                    |               32 |             32 |
|  clk         | fsm15/A_read0_0_0_10_write_en     |                    |               32 |             32 |
|  clk         | fsm15/A_read0_0_1_00_write_en     |                    |               18 |             32 |
|  clk         | fsm15/A_read0_0_1_10_write_en     |                    |                9 |             32 |
|  clk         | fsm15/A_read0_1_0_00_write_en     |                    |               32 |             32 |
|  clk         | fsm15/A_read0_1_0_10_write_en     |                    |               32 |             32 |
|  clk         | fsm15/A_read0_1_1_00_write_en     |                    |               11 |             32 |
|  clk         | fsm15/A_read0_1_1_10_write_en     |                    |               17 |             32 |
|  clk         | fsm15/B_read0_0_0_00_write_en     |                    |               32 |             32 |
|  clk         | fsm15/B_read0_0_0_10_write_en     |                    |               32 |             32 |
|  clk         | fsm15/B_read0_0_1_00_write_en     |                    |               32 |             32 |
|  clk         | fsm15/B_read0_0_1_10_write_en     |                    |               32 |             32 |
|  clk         | C1_0/mem[3][0][31]_i_1__10_n_0    |                    |               15 |             32 |
|  clk         | C1_0/mem                          |                    |               15 |             32 |
|  clk         | C1_0/mem[0][0][31]_i_1__10_n_0    |                    |               17 |             32 |
|  clk         | C1_0/mem[0][1][31]_i_1__10_n_0    |                    |               13 |             32 |
|  clk         | C1_0/mem[0][2][31]_i_1__10_n_0    |                    |               15 |             32 |
|  clk         | C1_0/mem[0][3][31]_i_1__10_n_0    |                    |               16 |             32 |
|  clk         | C1_0/mem[1][0][31]_i_1__10_n_0    |                    |               16 |             32 |
|  clk         | C1_0/mem[1][1][31]_i_1__10_n_0    |                    |               13 |             32 |
|  clk         | C1_0/mem[1][2][31]_i_1__10_n_0    |                    |               14 |             32 |
|  clk         | C1_0/mem[1][3][31]_i_1__10_n_0    |                    |               15 |             32 |
|  clk         | C1_0/mem[2][0][31]_i_1__10_n_0    |                    |               15 |             32 |
|  clk         | C1_0/mem[2][1][31]_i_1__10_n_0    |                    |               14 |             32 |
|  clk         | C1_0/mem[2][2][31]_i_1__10_n_0    |                    |               14 |             32 |
|  clk         | C1_0/mem[2][3][31]_i_1__10_n_0    |                    |               15 |             32 |
|  clk         | B_read0_0_1_00/out_reg[1]_3       |                    |               22 |             32 |
|  clk         | C1_0/mem[3][1][31]_i_1__10_n_0    |                    |               13 |             32 |
|  clk         | C1_0/mem[3][2][31]_i_1__10_n_0    |                    |               14 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en   |                    |               13 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en   |                    |                9 |             32 |
|  clk         | mult_pipe10/bin_read10_0_write_en |                    |               13 |             32 |
|  clk         | mult_pipe11/bin_read11_0_write_en |                    |               12 |             32 |
|  clk         | mult_pipe12/bin_read12_0_write_en |                    |               13 |             32 |
|  clk         | mult_pipe13/bin_read13_0_write_en |                    |                9 |             32 |
|  clk         | mult_pipe14/bin_read14_0_write_en |                    |                9 |             32 |
|  clk         | mult_pipe15/bin_read15_0_write_en |                    |                7 |             32 |
|  clk         | mult_pipe16/bin_read16_0_write_en |                    |               16 |             32 |
|  clk         | mult_pipe17/bin_read17_0_write_en |                    |               11 |             32 |
|  clk         | mult_pipe18/bin_read18_0_write_en |                    |                9 |             32 |
|  clk         | B_read0_0_0_10/out_reg[1]_5       |                    |               26 |             32 |
|  clk         | fsm8/v_1_0_00_write_en            |                    |                7 |             32 |
|  clk         | fsm9/v_0_1_00_write_en            |                    |                7 |             32 |
|  clk         | B_read0_0_0_10/out_reg[1]_1       |                    |               26 |             32 |
|  clk         | B_read0_0_0_10/out_reg[1]_10      |                    |               24 |             32 |
|  clk         | B_read0_0_0_10/out_reg[1]_11      |                    |               23 |             32 |
|  clk         | B_read0_0_0_10/out_reg[1]_12      |                    |               22 |             32 |
|  clk         | B_read0_0_0_10/out_reg[1]_13      |                    |               23 |             32 |
|  clk         | B_read0_0_0_10/out_reg[1]_14      |                    |               24 |             32 |
|  clk         | B_read0_0_0_10/out_reg[1]_15      |                    |               23 |             32 |
|  clk         | B_read0_0_0_10/out_reg[1]_16      |                    |               24 |             32 |
|  clk         | B_read0_0_0_10/out_reg[1]_2       |                    |               23 |             32 |
|  clk         | B_read0_0_0_10/out_reg[1]_3       |                    |               21 |             32 |
|  clk         | B_read0_0_0_10/out_reg[1]_4       |                    |               21 |             32 |
|  clk         | fsm15/B_read0_1_0_10_write_en     |                    |               18 |             32 |
|  clk         | B_read0_0_0_10/out_reg[1]_7       |                    |               24 |             32 |
|  clk         | B_read0_0_0_10/out_reg[1]_8       |                    |               22 |             32 |
|  clk         | B_read0_0_0_10/out_reg[1]_9       |                    |               23 |             32 |
|  clk         | B_read0_0_1_00/out_reg[1]_1       |                    |               22 |             32 |
|  clk         | B_read0_0_1_00/out_reg[1]_10      |                    |               22 |             32 |
|  clk         | B_read0_0_1_00/out_reg[1]_11      |                    |               22 |             32 |
|  clk         | B_read0_0_1_00/out_reg[1]_12      |                    |               17 |             32 |
|  clk         | B_read0_0_1_00/out_reg[1]_13      |                    |               21 |             32 |
|  clk         | B_read0_0_1_00/out_reg[1]_14      |                    |               21 |             32 |
|  clk         | B_read0_0_1_00/out_reg[1]_15      |                    |               21 |             32 |
|  clk         | B_read0_0_1_00/out_reg[1]_16      |                    |               20 |             32 |
|  clk         | B_read0_0_1_00/out_reg[1]_2       |                    |               22 |             32 |
|  clk         | B_read0_0_1_00/out_reg[1]_4       |                    |               23 |             32 |
|  clk         | fsm6/C_i_j_1_10_write_en          |                    |               13 |             32 |
|  clk         | fsm15/B_read0_1_0_00_write_en     |                    |               15 |             32 |
|  clk         | fsm15/B_read0_1_1_00_write_en     |                    |               14 |             32 |
|  clk         | fsm15/B_read0_1_1_10_write_en     |                    |               18 |             32 |
|  clk         | fsm17/E[0]                        |                    |               17 |             32 |
|  clk         | fsm17/out_reg[0]_14[0]            |                    |               18 |             32 |
|  clk         | fsm17/out_reg[0]_15[0]            |                    |               18 |             32 |
|  clk         | fsm17/out_reg[0]_16[0]            |                    |               17 |             32 |
|  clk         | fsm17/out_reg[0]_17[0]            |                    |               15 |             32 |
|  clk         | fsm17/out_reg[0]_18[0]            |                    |               20 |             32 |
|  clk         | fsm17/out_reg[0]_19[0]            |                    |               16 |             32 |
|  clk         | fsm17/out_reg[0]_20[0]            |                    |               18 |             32 |
|  clk         | fsm17/out_reg[0]_21[0]            |                    |               17 |             32 |
|  clk         | fsm17/out_reg[0]_22[0]            |                    |               18 |             32 |
|  clk         | fsm17/out_reg[0]_23[0]            |                    |               15 |             32 |
|  clk         | fsm7/v_0_0_00_write_en            |                    |               11 |             32 |
|  clk         | fsm6/C_i_j_1_00_write_en          |                    |               14 |             32 |
|  clk         | fsm6/C_i_j_0_10_write_en          |                    |               32 |             32 |
|  clk         | fsm6/C_i_j_0_00_write_en          |                    |               32 |             32 |
|  clk         | fsm20/beta__0_write_en            |                    |               10 |             32 |
|  clk         | fsm20/alpha__0_write_en           |                    |                9 |             32 |
|  clk         | fsm19/out_reg[0]_8[0]             |                    |               17 |             32 |
|  clk         | fsm17/out_reg[0]_28[0]            |                    |               15 |             32 |
|  clk         | fsm17/out_reg[0]_27[0]            |                    |               17 |             32 |
|  clk         | fsm17/out_reg[0]_26[0]            |                    |               16 |             32 |
|  clk         | fsm17/out_reg[0]_25[0]            |                    |               18 |             32 |
|  clk         | fsm17/out_reg[0]_24[0]            |                    |               17 |             32 |
|  clk         |                                   | mult_pipe0/p_0_in  |               12 |             51 |
|  clk         |                                   | mult_pipe1/p_0_in  |                7 |             51 |
|  clk         |                                   | mult_pipe2/p_0_in  |               16 |             51 |
|  clk         |                                   | mult_pipe3/p_0_in  |               12 |             51 |
|  clk         |                                   | fsm10/RSTP         |               10 |             51 |
|  clk         |                                   | fsm10/done_reg_0   |               12 |             51 |
|  clk         |                                   | fsm11/RSTP         |                9 |             51 |
|  clk         |                                   | fsm11/done_reg_0   |               11 |             51 |
|  clk         |                                   | fsm12/RSTP         |               10 |             51 |
|  clk         |                                   | fsm12/done_reg_0   |               12 |             51 |
|  clk         |                                   | fsm13/RSTP         |               11 |             51 |
|  clk         |                                   | fsm13/done_reg_0   |               14 |             51 |
|  clk         |                                   | fsm14/RSTP         |                8 |             51 |
|  clk         |                                   | fsm14/done_reg_0   |                9 |             51 |
|  clk         |                                   | fsm7/RSTP          |                9 |             51 |
|  clk         |                                   | fsm7/done_reg_0    |               14 |             51 |
|  clk         |                                   | fsm8/RSTP          |               11 |             51 |
|  clk         |                                   | fsm8/done_reg_0    |               11 |             51 |
|  clk         |                                   | fsm9/RSTP          |               11 |             51 |
|  clk         |                                   | fsm9/done_reg_0    |               15 |             51 |
|  clk         |                                   |                    |              110 |            228 |
+--------------+-----------------------------------+--------------------+------------------+----------------+


