// Seed: 66802099
module module_0 ();
  wire id_1;
  wire id_2;
  tri0 id_3;
  wire id_4;
  logic [7:0] id_6;
  assign id_6[""] = id_4;
  id_7(
      .id_0(1), .id_1(""), .id_2(id_4)
  );
  wire id_8, id_9;
  assign module_1.type_20 = 0;
  assign id_5 = 1'b0;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri0 id_2,
    output supply0 id_3,
    output tri1 id_4,
    output wand id_5,
    input uwire id_6,
    input wire id_7,
    input wire id_8,
    input tri0 id_9,
    output wor id_10,
    input tri0 id_11,
    output supply1 id_12,
    output wor id_13
);
  supply1 id_15 = id_7;
  module_0 modCall_1 ();
  wire id_16;
  wire id_17;
endmodule
