Vivado Simulator 2019.1
Time resolution is 1 ps
data 01000000000000000000000000000000
expected 40800000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 5279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 6279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 7279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 8279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 9279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 10279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 11279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 12279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 13279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 14279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 15279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 16279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 17279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 18279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 19279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 20279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 21279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 22279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 23279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 24279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 25279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 26279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 27279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 28279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 29279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 30279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 31279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 32279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 33279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 34279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 35279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 36279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 37279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 38279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 39279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 40279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 41279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 42279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 43279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 44279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 45279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 46279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 47279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 48279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 49279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 50279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 51279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 52279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 53279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 54279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 55279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 56279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 57279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 58279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 59279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 60279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 61279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 62279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 63279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 64279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 65279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 66279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 67279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 68279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 69279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 70279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 71279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 72279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 73279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 74279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 75279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 76279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 77279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 78279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 79279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 80279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 81279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 82279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 83279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 84279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 85279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 86279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 87279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 88279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 89279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 90279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 91279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 92279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 93279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 94279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 95279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 96279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 97279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 98279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 99279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 100279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 101279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 102279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 103279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 104279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 105279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 106279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 107279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 108279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 108416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 108458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 108475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/m2_reg[23]/TChk153_13808 at time 108507 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 108514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 108531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 108555 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 109279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 110279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 111279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 112272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 112279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 113279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 114279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 115279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 116279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 116338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk153_13808 at time 116505 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 117279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 118279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 119279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 120279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 120353 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 120491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 120492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 120614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 120640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 121279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 122279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 123279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 124279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 124458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 124475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 124514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 124535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 124591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 124615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 125279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 126279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 126297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 126361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 126361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 126496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 126535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 127279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 128272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 128279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 128297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 128298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[0]/TChk152_13807 at time 128360 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[1]/TChk152_13807 at time 128360 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[3]/TChk152_13807 at time 128360 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[4]/TChk152_13807 at time 128360 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[5]/TChk152_13807 at time 128360 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[6]/TChk152_13807 at time 128360 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk152_13807 at time 128360 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[8]/TChk152_13807 at time 128360 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk152_13807 at time 128362 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 128614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 128615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 129279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 130279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 130348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[0]/TChk152_13807 at time 130360 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[1]/TChk152_13807 at time 130360 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk152_13807 at time 130360 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[3]/TChk152_13807 at time 130360 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[4]/TChk152_13807 at time 130360 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[5]/TChk152_13807 at time 130360 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[6]/TChk152_13807 at time 130360 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk152_13807 at time 130360 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 130361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 130361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 130462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 131279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 132279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 132379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 132379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 132379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 132379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 132379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 132379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 132416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 132458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 132475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 132514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 132531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 133279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 134272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 134279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpm_reg[22]/TChk149_13804 at time 134299 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 134360 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 134432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 134491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 134505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 134591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 135279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 136272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 136279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/tmpm_reg[46]/TChk152_13807 at time 136322 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 136353 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/res_reg[25]/TChk149_13804 at time 136359 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/res_reg[25]/TChk152_13807 at time 136359 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/res_reg[26]/TChk149_13804 at time 136359 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/res_reg[26]/TChk152_13807 at time 136359 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/res_reg[27]/TChk149_13804 at time 136359 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/res_reg[27]/TChk152_13807 at time 136359 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[0]/TChk152_13807 at time 136360 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[1]/TChk152_13807 at time 136360 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[3]/TChk152_13807 at time 136360 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[4]/TChk152_13807 at time 136360 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[5]/TChk152_13807 at time 136360 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[6]/TChk152_13807 at time 136360 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[8]/TChk152_13807 at time 136360 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 136416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk150_13805 at time 136429 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk150_13805 at time 136435 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 136489 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 136491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/m2_reg[23]/TChk150_13805 at time 136514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 136583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 136584 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 136591 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 136591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 136605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 136614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 137279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 138272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 138279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/m_reg[22]/TChk153_13808 at time 138332 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[0]/TChk151_13806 at time 138360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[1]/TChk151_13806 at time 138360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 138360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[3]/TChk151_13806 at time 138360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[4]/TChk151_13806 at time 138360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[5]/TChk151_13806 at time 138360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[6]/TChk151_13806 at time 138360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 138360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 138416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 138555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 139279 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 140279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 140458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 140475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 140514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 141279 ps $period (negedge I,(0:0:0),notifier) 
vhdl multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 142279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 143279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 144279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 144350 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 144360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 144362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 145279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 146272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 146272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 146279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 146348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 146491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 147279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 148272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 148279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 148338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 148360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 148360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 148468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 148470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 148494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 149279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 150279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 150605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 150614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 151279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 152279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 152614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 152640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 153279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 154279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 154360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 154362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 155279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 156272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 156272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 156279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 156348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 156458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 156475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 156491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 156514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 156535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 156591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 156615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 157279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 158272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 158279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 158297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 158360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 158360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 158361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 158361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 158468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 158470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 158494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 158496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 158535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 158605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 158614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 159279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 160279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 160297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 160298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 160614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 160615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 161279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 162279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 162361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 162361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 162462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 163279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 164279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 164360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 164362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 164379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 164379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 164379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 164379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 164379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 164379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 164416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 164458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 164475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 164514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 164531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 165279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 166272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 166272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 166279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 166348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 166432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 166491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 166491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 166505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 166591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 166605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 166614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 167279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 168272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 168279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 168360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 168360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 168416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 168468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 168470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 168494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 168583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 168584 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 168591 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 168591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 169279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 170279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 170416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 170555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 171279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 172279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 172458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 172475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 172514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 173279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 174279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 174360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 174362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 174605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 174614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 175279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 176272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 176272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 176279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 176348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 176491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 177279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 178272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 178279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 178360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 178360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 178468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 178470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 178494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 179279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 180279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 180338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 181279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 182279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 182605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 182614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 183279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 184279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 184360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 184362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 184614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 184640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 185279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 186272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 186272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 186279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 186348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 186491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 187279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 188272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 188279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 188360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 188360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 188458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 188468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 188470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 188475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 188494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 188514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 188535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 188591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 188615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 189279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 190279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 190297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 190361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 190361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 190496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 190535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 190605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 190614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 191279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 192279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 192297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 192298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 192614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 192615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 193279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 194279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 194360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 194361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 194361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 194362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 194462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 195279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 196272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 196272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 196279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 196348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 196379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 196379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 196379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 196379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 196379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 196379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 196416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 196458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 196475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 196491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 196514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 196531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 197279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 198272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 198279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 198360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 198360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 198432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 198468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 198470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 198491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 198494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 198505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 198591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 198605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 198614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 199279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 200279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 200416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 200583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 200584 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 200591 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 200591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 201279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 202279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 202416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 202555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 203279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 204279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 204360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 204362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 204458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 204475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 204514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 205279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 206272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 206272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 206279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 206348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 206491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 206605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 206614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 207279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 208272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 208279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 208360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 208360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 208468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 208470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 208494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 209279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 210279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 211279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 212279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 212338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 213279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 214279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 214360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 214362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 214605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 214614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 215279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 216272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 216272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 216279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 216348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 216491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 216614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 216640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 217279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 218272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 218279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 218360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 218360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 218468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 218470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 218494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 219279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 220279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 220458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 220475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 220514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 220535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 220591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 220615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 221279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 222279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 222297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 222361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 222361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 222496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 222535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 222605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 222614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 223279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 224279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 224297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 224298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 224360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 224362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 224614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 224615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 225279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 226272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 226272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 226279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 226348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 226361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 226361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 226462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 226491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 227279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 228272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 228279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 228360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 228360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 228379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 228379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 228379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 228379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 228379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 228379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 228416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 228458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 228468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 228470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 228475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 228494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 228514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 228531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 229279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 230279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 230432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 230491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 230505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 230591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 230605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 230614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 231279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 232279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 232416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 232583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 232584 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 232591 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 232591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 233279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 234279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 234360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 234362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 234416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 234555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 235279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 236272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 236272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 236279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 236348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 236458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 236475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 236491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 236514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 237279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 238272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 238279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 238360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 238360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 238468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 238470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 238494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 238605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 238614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 239279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 240279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 241279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 242279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 243279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 244279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 244338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 244360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 244362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 245279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 246272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 246272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 246279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 246348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 246491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 246605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 246614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 247279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 248272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 248279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 248360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 248360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 248468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 248470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 248494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 248614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 248640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 249279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 250279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 251279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 252279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 252458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 252475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 252514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 252535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 252591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 252615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 253279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 254279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 254297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 254360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 254361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 254361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 254362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 254496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 254535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 254605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 254614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 255279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 256272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 256272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 256279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 256297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 256298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 256348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 256491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 256614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 256615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 257279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 258272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 258279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 258360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 258360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 258361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 258361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 258462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 258468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 258470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 258494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 259279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 260279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 260379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 260379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 260379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 260379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 260379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 260379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 260416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 260458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 260475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 260514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 260531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 261279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 262279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 262432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 262491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 262505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 262591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 262605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 262614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 263279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 264279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 264360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 264362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 264416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 264583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 264584 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 264591 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 264591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 265279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 266272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 266272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 266279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 266348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 266416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 266491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 266555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 267279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 268272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 268279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 268360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 268360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 268458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 268468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 268470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 268475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 268494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 268514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 269279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 270279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 270605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 270614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 271279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 272279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 273279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 274279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 274360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 274362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 275279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 276272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 276272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 276279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 276338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 276348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 276491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 277279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 278272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 278279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 278360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 278360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 278468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 278470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 278494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 278605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 278614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 279279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 280279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 280614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 280640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 281279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 282279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 283279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 284279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 284360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 284362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 284458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 284475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 284514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 284535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 284591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 284615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 285279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 286272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 286272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 286279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 286297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 286348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 286361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 286361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 286491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 286496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 286535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 286605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 286614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 287279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 288272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 288279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 288297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 288298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 288360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 288360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 288468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 288470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 288494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 288614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 288615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 289279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 290279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 290361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 290361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 290462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 291279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 292279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 292379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 292379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 292379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 292379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 292379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 292379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 292416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 292458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 292475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 292514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 292531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 293279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 294279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 294360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 294362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 294432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 294491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 294505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 294591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 294605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 294614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 295279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 296272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 296272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 296279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 296348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 296416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 296491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 296583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 296584 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 296591 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 296591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 297279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 298272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 298279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 298360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 298360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 298416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 298468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 298470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 298494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 298555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 299279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 300279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 300458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 300475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 300514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 301279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 302279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 302605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 302614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 303279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 304279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 304360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 304362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 305279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 306272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 306272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 306279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 306348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 306491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 307279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 308272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 308279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 308338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 308360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 308360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 308468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 308470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 308494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 309279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 310279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 310605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 310614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 311279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 312279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 312614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 312640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 313279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 314279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 314360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 314362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 315279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 316272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 316272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 316279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 316348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 316458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 316475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 316491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 316514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 316535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 316591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 316615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 317279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 318272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 318279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 318297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 318360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 318360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 318361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 318361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 318468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 318470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 318494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 318496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 318535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 318605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 318614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 319279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 320279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 320297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 320298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 320614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 320615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 321279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 322279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 322361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 322361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 322462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 323279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 324279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 324360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 324362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 324379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 324379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 324379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 324379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 324379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 324379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 324416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 324458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 324475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 324514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 324531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 325279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 326272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 326272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 326279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 326348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 326432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 326491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 326491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 326505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 326591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 326605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 326614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 327279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 328272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 328279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 328360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 328360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 328416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 328468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 328470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 328494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 328583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 328584 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 328591 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 328591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 329279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 330279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 330416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 330555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 331279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 332279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 332458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 332475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 332514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 333279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 334279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 334360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 334362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 334605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 334614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 335279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 336272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 336272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 336279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 336348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 336491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 337279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 338272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 338279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 338360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 338360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 338468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 338470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 338494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 339279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 340279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 340338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 341279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 342279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 342605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 342614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 343279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 344279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 344360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 344362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 344614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 344640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 345279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 346272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 346272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 346279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 346348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 346491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 347279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 348272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 348279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 348360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 348360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 348458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 348468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 348470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 348475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 348494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 348514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 348535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 348591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 348615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 349279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 350279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 350297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 350361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 350361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 350496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 350535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 350605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 350614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 351279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 352279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 352297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 352298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 352614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 352615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 353279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 354279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 354360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 354361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 354361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 354362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 354462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 355279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 356272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 356272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 356279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 356348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 356379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 356379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 356379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 356379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 356379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 356379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 356416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 356458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 356475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 356491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 356514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 356531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 357279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 358272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 358279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 358360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 358360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 358432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 358468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 358470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 358491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 358494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 358505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 358591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 358605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 358614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 359279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 360279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 360416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 360583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 360584 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 360591 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 360591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 361279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 362279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 362416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 362555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 363279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 364279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 364360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 364362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 364458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 364475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 364514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 365279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 366272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 366272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 366279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 366348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 366491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 366605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 366614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 367279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 368272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 368279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 368360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 368360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 368468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 368470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 368494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 369279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 370279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 371279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 372279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 372338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 373279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 374279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 374360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 374362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 374605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 374614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 375279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 376272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 376272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 376279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 376348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 376491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 376614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 376640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 377279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 378272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 378279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 378360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 378360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 378468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 378470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 378494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 379279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 380279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 380458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 380475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 380514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 380535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 380591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 380615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 381279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 382279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 382297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 382361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 382361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 382496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 382535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 382605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 382614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 383279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 384279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 384297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 384298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 384360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 384362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 384614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 384615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 385279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 386272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 386272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 386279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 386348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 386361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 386361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 386462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 386491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 387279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 388272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 388279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 388360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 388360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 388379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 388379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 388379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 388379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 388379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 388379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 388416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 388458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 388468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 388470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 388475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 388494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 388514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 388531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 389279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 390279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 390432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 390491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 390505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 390591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 390605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 390614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 391279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 392279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 392416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 392583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 392584 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 392591 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 392591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 393279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 394279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 394360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 394362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 394416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 394555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 395279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 396272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 396272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 396279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 396348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 396458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 396475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 396491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 396514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 397279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 398272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 398279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 398360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 398360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 398468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 398470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 398494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 398605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 398614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 399279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 400279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 401279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 402279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 403279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 404279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 404338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 404360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 404362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 405279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 406272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 406272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 406279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 406348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 406491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 406605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 406614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 407279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 408272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 408279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 408360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 408360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 408468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 408470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 408494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 408614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 408640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 409279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 410279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 411279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 412279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 412458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 412475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 412514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 412535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 412591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 412615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 413279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 414279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 414297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 414360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 414361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 414361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 414362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 414496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 414535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 414605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 414614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 415279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 416272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 416272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 416279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 416297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 416298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 416348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 416491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 416614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 416615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 417279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 418272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 418279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 418360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 418360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 418361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 418361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 418462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 418468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 418470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 418494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 419279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 420279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 420379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 420379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 420379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 420379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 420379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 420379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 420416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 420458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 420475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 420514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 420531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 421279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 422279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 422432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 422491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 422505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 422591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 422605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 422614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 423279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 424279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 424360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 424362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 424416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 424583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 424584 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 424591 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 424591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 425279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 426272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 426272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 426279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 426348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 426416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 426491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 426555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 427279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 428272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 428279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 428360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 428360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 428458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 428468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 428470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 428475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 428494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 428514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 429279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 430279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 430605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 430614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 431279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 432279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 433279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 434279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 434360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 434362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 435279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 436272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 436272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 436279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 436338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 436348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 436491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 437279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 438272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 438279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 438360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 438360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 438468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 438470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 438494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 438605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 438614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 439279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 440279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 440614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 440640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 441279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 442279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 443279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 444279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 444360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 444362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 444458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 444475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 444514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 444535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 444591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 444615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 445279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 446272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 446272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 446279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 446297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 446348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 446361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 446361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 446491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 446496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 446535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 446605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 446614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 447279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 448272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 448279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 448297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 448298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 448360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 448360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 448468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 448470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 448494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 448614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 448615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 449279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 450279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 450361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 450361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 450462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 451279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 452279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 452379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 452379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 452379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 452379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 452379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 452379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 452416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 452458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 452475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 452514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 452531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 453279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 454279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 454360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 454362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 454432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 454491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 454505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 454591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 454605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 454614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 455279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 456272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 456272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 456279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 456348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 456416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 456491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 456583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 456584 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 456591 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 456591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 457279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 458272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 458279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 458360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 458360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 458416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 458468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 458470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 458494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 458555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 459279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 460279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 460458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 460475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 460514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 461279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 462279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 462605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 462614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 463279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 464279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 464360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 464362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 465279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 466272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 466272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 466279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 466348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 466491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 467279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 468272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 468279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 468338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 468360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 468360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 468468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 468470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 468494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 469279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 470279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 470605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 470614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 471279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 472279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 472614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 472640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 473279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 474279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 474360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 474362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 475279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 476272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 476272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 476279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 476348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 476458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 476475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 476491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 476514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 476535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 476591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 476615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 477279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 478272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 478279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 478297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 478360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 478360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 478361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 478361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 478468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 478470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 478494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 478496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 478535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 478605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 478614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 479279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 480279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 480297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 480298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 480614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 480615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 481279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 482279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 482361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 482361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 482462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 483279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 484279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 484360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 484362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 484379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 484379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 484379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 484379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 484379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 484379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 484416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 484458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 484475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 484514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 484531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 485279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 486272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 486272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 486279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 486348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 486432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 486491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 486491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 486505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 486591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 486605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 486614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 487279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 488272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 488279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 488360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 488360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 488416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 488468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 488470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 488494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 488583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 488584 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 488591 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 488591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 489279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 490279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 490416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 490555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 491279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 492279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 492458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 492475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 492514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 493279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 494279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 494360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 494362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 494605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 494614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 495279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 496272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 496272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 496279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 496348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 496491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 497279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 498272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 498279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 498360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 498360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 498468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 498470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 498494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 499279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 500279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 500338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 501279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 502279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 502605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 502614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 503279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 504279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 504360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 504362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 504614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 504640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 505279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 506272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 506272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 506279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 506348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 506491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 507279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 508272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 508279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 508360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 508360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 508458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 508468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 508470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 508475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 508494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 508514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 508535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 508591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 508615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 509279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 510279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 510297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 510361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 510361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 510496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 510535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 510605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 510614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 511279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 512279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 512297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 512298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 512614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 512615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 513279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 514279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 514360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 514361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 514361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 514362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 514462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 515279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 516272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 516272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 516279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 516348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 516379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 516379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 516379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 516379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 516379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 516379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 516416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 516458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 516475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 516491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 516514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 516531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 517279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 518272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 518279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 518360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 518360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 518432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 518468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 518470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 518491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 518494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 518505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 518591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 518605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 518614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 519279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 520279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 520416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 520583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 520584 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 520591 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 520591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 521279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 522279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 522416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 522555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 523279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 524279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 524360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 524362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 524458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 524475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 524514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 525279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 526272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 526272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 526279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 526348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 526491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 526605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 526614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 527279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 528272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 528279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 528360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 528360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 528468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 528470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 528494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 529279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 530279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 531279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 532279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 532338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 533279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 534279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 534360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 534362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 534605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 534614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 535279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 536272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 536272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 536279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 536348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 536491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 536614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 536640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 537279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 538272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 538279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 538360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 538360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 538468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 538470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 538494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 539279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 540279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 540458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 540475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 540514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 540535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 540591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 540615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 541279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 542279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 542297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 542361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 542361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 542496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 542535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 542605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 542614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 543279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 544279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 544297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 544298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 544360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 544362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 544614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 544615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 545279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 546272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 546272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 546279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 546348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 546361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 546361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 546462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 546491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 547279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 548272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 548279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 548360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 548360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 548379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 548379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 548379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 548379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 548379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 548379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 548416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 548458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 548468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 548470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 548475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 548494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 548514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 548531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 549279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 550279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 550432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 550491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 550505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 550591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 550605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 550614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 551279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 552279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 552416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 552583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 552584 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 552591 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 552591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 553279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 554279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 554360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 554362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 554416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 554555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 555279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 556272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 556272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 556279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 556348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 556458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 556475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 556491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 556514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 557279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 558272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 558279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 558360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 558360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 558468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 558470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 558494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 558605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 558614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 559279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 560279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 561279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 562279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 563279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 564279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 564338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 564360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 564362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 565279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 566272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 566272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 566279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 566348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 566491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 566605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 566614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 567279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 568272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 568279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 568360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 568360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 568468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 568470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 568494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 568614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 568640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 569279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 570279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 571279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 572279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 572458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 572475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 572514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 572535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 572591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 572615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 573279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 574279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 574297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 574360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 574361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 574361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 574362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 574496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 574535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 574605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 574614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 575279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 576272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 576272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 576279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 576297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 576298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 576348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 576491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 576614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 576615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 577279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 578272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 578279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 578360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 578360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 578361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 578361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 578462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 578468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 578470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 578494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 579279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 580279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 580379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 580379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 580379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 580379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 580379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 580379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 580416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 580458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 580475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 580514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 580531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 581279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 582279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 582432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 582491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 582505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 582591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 582605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 582614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 583279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 584279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 584360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 584362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 584416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 584583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 584584 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 584591 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 584591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 585279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 586272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 586272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 586279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 586348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 586416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 586491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 586555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 587279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 588272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 588279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 588360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 588360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 588458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 588468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 588470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 588475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 588494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 588514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 589279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 590279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 590605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 590614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 591279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 592279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 593279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 594279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 594360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 594362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 595279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 596272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 596272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 596279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 596338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 596348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 596491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 597279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 598272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 598279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 598360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 598360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 598468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 598470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 598494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 598605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 598614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 599279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 600279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 600614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 600640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 601279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 602279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 603279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 604279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 604360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 604362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 604458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 604475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 604514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 604535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 604591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 604615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 605279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 606272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 606272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 606279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 606297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 606348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 606361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 606361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 606491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 606496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 606535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 606605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 606614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 607279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 608272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 608279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 608297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 608298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 608360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 608360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 608468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 608470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 608494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 608614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 608615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 609279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 610279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 610361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 610361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 610462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 611279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 612279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 612379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 612379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 612379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 612379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 612379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 612379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 612416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 612458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 612475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 612514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 612531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 613279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 614279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 614360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 614362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 614432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 614491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 614505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 614591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 614605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 614614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 615279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 616272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 616272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 616279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 616348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 616416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 616491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 616583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 616584 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 616591 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 616591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 617279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 618272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 618279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 618360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 618360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 618416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 618468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 618470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 618494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 618555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 619279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 620279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 620458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 620475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 620514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 621279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 622279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 622605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 622614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 623279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 624279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 624360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 624362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 625279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 626272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 626272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 626279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 626348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 626491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 627279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 628272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 628279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 628338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 628360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 628360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 628468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 628470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 628494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 629279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 630279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 630605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 630614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 631279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 632279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 632614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 632640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 633279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 634279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 634360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 634362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 635279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 636272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 636272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 636279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 636348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 636458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 636475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 636491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 636514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 636535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 636591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 636615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 637279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 638272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 638279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 638297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 638360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 638360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 638361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 638361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 638468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 638470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 638494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 638496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 638535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 638605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 638614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 639279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 640279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 640297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 640298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 640614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 640615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 641279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 642279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 642361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 642361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 642462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 643279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 644279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 644360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 644362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 644379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 644379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 644379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 644379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 644379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 644379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 644416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 644458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 644475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 644514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 644531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 645279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 646272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 646272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 646279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 646348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 646432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 646491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 646491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 646505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 646591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 646605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 646614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 647279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 648272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 648279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 648360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 648360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 648416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 648468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 648470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 648494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 648583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 648584 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 648591 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 648591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 649279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 650279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 650416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 650555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 651279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 652279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 652458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 652475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 652514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 653279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 654279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 654360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 654362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 654605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 654614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 655279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 656272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 656272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 656279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 656348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 656491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 657279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 658272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 658279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 658360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 658360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 658468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 658470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 658494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 659279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 660279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 660338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 661279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 662279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 662605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 662614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 663279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 664279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 664360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 664362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 664614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 664640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 665279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 666272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 666272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 666279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 666348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 666491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 667279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 668272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 668279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 668360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 668360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 668458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 668468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 668470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 668475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 668494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 668514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 668535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 668591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 668615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 669279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 670279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 670297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 670361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 670361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 670496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 670535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 670605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 670614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 671279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 672279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 672297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 672298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 672614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 672615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 673279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 674279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 674360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 674361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 674361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 674362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 674462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 675279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 676272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 676272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 676279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 676348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 676379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 676379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 676379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 676379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 676379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 676379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 676416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 676458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 676475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 676491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 676514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 676531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 677279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 678272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 678279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 678360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 678360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 678432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 678468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 678470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 678491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 678494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 678505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 678591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 678605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 678614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 679279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 680279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 680416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 680583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 680584 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 680591 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 680591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 681279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 682279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 682416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 682555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 683279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 684279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 684360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 684362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 684458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 684475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 684514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 685279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 686272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 686272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 686279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 686348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 686491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 686605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 686614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 687279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 688272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 688279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 688360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 688360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 688468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 688470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 688494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 689279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 690279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 691279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 692279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 692338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 693279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 694279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 694360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 694362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 694605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 694614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 695279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 696272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 696272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 696279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 696348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 696491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 696614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 696640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 697279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 698272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 698279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 698360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 698360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 698468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 698470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 698494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 699279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 700279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 700458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 700475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 700514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 700535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 700591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 700615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 701279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 702279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 702297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 702361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 702361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 702496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 702535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 702605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 702614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 703279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 704279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 704297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 704298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 704360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 704362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 704614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 704615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 705279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 706272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 706272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 706279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 706348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 706361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 706361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 706462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 706491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 707279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 708272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 708279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 708360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 708360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 708379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 708379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 708379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 708379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 708379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 708379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 708416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 708458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 708468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 708470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 708475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 708494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 708514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 708531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 709279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 710279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 710432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 710491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 710505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 710591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 710605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 710614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 711279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 712279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 712416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 712583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 712584 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 712591 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 712591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 713279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 714279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 714360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 714362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 714416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 714555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 715279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 716272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 716272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 716279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 716348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 716458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 716475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 716491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 716514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 717279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 718272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 718279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 718360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 718360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 718468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 718470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 718494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 718605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 718614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 719279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 720279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 721279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 722279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 723279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 724279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 724338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 724360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 724362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 725279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 726272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 726272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 726279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 726348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 726491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 726605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 726614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 727279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 728272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 728279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 728360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 728360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 728468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 728470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 728494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 728614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 728640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 729279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 730279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 731279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 732279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 732458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 732475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 732514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 732535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 732591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 732615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 733279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 734279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 734297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 734360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 734361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 734361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 734362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 734496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 734535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 734605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 734614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 735279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 736272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 736272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 736279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 736297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 736298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 736348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 736491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 736614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 736615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 737279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 738272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 738279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 738360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 738360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 738361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 738361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 738462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 738468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 738470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 738494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 739279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 740279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 740379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 740379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 740379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 740379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 740379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 740379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 740416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 740458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 740475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 740514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 740531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 741279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 742279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 742432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 742491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 742505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 742591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 742605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 742614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 743279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 744279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 744360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 744362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 744416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 744583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 744584 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 744591 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 744591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 745279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 746272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 746272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 746279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 746348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 746416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 746491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 746555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 747279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 748272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 748279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 748360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 748360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 748458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 748468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 748470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 748475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 748494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 748514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 749279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 750279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 750605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 750614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 751279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 752279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 753279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 754279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 754360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 754362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 755279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 756272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 756272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 756279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 756338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 756348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 756491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 757279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 758272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 758279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 758360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 758360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 758468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 758470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 758494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 758605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 758614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 759279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 760279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 760614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 760640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 761279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 762279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 763279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 764279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 764360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 764362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 764458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 764475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 764514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 764535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 764591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 764615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 765279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 766272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 766272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 766279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 766297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 766348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 766361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 766361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 766491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 766496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 766535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 766605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 766614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 767279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 768272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 768279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 768297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 768298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 768360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 768360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 768468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 768470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 768494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 768614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 768615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 769279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 770279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 770361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 770361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 770462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 771279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 772279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 772379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 772379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 772379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 772379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 772379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 772379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 772416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 772458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 772475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 772514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 772531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 773279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 774279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 774360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 774362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 774432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 774491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 774505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 774591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 774605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 774614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 775279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 776272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 776272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 776279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 776348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 776416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 776491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 776583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 776584 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 776591 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 776591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 777279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 778272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 778279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 778360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 778360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 778416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 778468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 778470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 778494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 778555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 779279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 780279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 780458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 780475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 780514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 781279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 782279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 782605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 782614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 783279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 784279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 784360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 784362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 785279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 786272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 786272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 786279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 786348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 786491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 787279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 788272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 788279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 788338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 788360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 788360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 788468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 788470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 788494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 789279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 790279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 790605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 790614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 791279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 792279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 792614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 792640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 793279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 794279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 794360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 794362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 795279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 796272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 796272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 796279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 796348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 796458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 796475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 796491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 796514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 796535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 796591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 796615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 797279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 798272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 798279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 798297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 798360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 798360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 798361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 798361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 798468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 798470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 798494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 798496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 798535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 798605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 798614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 799279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 800279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 800297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 800298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 800614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 800615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 801279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 802279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 802361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 802361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 802462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 803279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 804279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 804360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 804362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 804379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 804379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 804379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 804379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 804379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 804379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 804416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 804458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 804475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 804514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 804531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 805279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 806272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 806272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 806279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 806348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 806432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 806491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 806491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 806505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 806591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 806605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 806614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 807279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 808272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 808279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 808360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 808360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 808416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 808468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 808470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 808494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 808583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 808584 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 808591 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 808591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 809279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 810279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 810416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 810555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 811279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 812279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 812458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 812475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 812514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 813279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 814279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 814360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 814362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 814605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 814614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 815279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 816272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 816272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 816279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 816348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 816491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 817279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 818272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 818279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 818360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 818360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 818468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 818470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 818494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 819279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 820279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 820338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 821279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 822279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 822605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 822614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 823279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 824279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 824360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 824362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 824614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 824640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 825279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 826272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 826272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 826279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 826348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 826491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 827279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 828272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 828279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 828360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 828360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 828458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 828468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 828470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 828475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 828494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 828514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 828535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 828591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 828615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 829279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 830279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 830297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 830361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 830361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 830496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 830535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 830605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 830614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 831279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 832279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 832297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 832298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 832614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 832615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 833279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 834279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 834360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 834361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 834361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 834362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 834462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 835279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 836272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 836272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 836279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 836348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 836379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 836379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 836379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 836379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 836379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 836379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 836416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 836458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 836475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 836491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 836514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 836531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 837279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 838272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 838279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 838360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 838360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 838432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 838468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 838470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 838491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 838494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 838505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 838591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 838605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 838614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 839279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 840279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 840416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 840583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 840584 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 840591 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 840591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 841279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 842279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 842416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 842555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 843279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 844279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 844360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 844362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 844458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 844475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 844514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 845279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 846272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 846272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 846279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 846348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 846491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 846605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 846614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 847279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 848272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 848279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 848360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 848360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 848468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 848470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 848494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 849279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 850279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 851279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 852279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 852338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 853279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 854279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 854360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 854362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 854605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 854614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 855279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 856272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 856272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 856279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 856348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 856491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 856614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 856640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 857279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 858272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 858279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 858360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 858360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 858468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 858470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 858494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 859279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 860279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 860458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 860475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 860514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 860535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 860591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 860615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 861279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 862279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 862297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 862361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 862361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 862496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 862535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 862605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 862614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 863279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 864279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 864297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 864298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 864360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 864362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 864614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 864615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 865279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 866272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 866272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 866279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 866348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 866361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 866361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 866462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 866491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 867279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 868272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 868279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 868360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 868360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 868379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 868379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 868379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 868379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 868379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 868379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 868416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 868458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 868468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 868470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 868475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 868494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 868514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 868531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 869279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 870279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 870432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 870491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 870505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 870591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 870605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 870614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 871279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 872279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 872416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 872583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 872584 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 872591 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 872591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 873279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 874279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 874360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 874362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 874416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 874555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 875279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 876272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 876272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 876279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 876348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 876458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 876475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 876491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 876514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 877279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 878272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 878279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 878360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 878360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 878468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 878470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 878494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 878605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 878614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 879279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 880279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 881279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 882279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 883279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 884279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 884338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 884360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 884362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 885279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 886272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 886272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 886279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 886348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 886491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 886605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 886614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 887279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 888272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 888279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 888360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 888360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 888468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 888470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 888494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 888614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 888640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 889279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 890279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 891279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 892279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 892458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 892475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 892514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 892535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 892591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 892615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 893279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 894279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 894297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 894360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 894361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 894361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 894362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 894496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 894535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 894605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 894614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 895279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 896272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 896272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 896279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 896297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 896298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 896348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 896491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 896614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 896615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 897279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 898272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 898279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 898360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 898360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 898361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 898361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 898462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 898468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 898470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 898494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 899279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 900279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 900379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 900379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 900379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 900379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 900379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 900379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 900416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 900458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 900475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 900514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 900531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 901279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 902279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 902432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 902491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 902505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 902591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 902605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 902614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 903279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 904279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 904360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 904362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 904416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 904583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 904584 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 904591 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 904591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 905279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 906272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 906272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 906279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 906348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 906416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 906491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 906555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 907279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 908272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 908279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 908360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 908360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 908458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 908468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 908470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 908475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 908494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 908514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 909279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 910279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 910605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 910614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 911279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 912279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 913279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 914279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 914360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 914362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 915279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 916272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 916272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 916279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 916338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 916348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 916491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 917279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 918272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 918279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 918360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 918360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 918468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 918470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 918494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 918605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 918614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 919279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 920279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 920614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 920640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 921279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 922279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 923279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 924279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 924360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 924362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 924458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 924475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 924514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 924535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 924591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 924615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 925279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 926272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 926272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 926279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 926297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 926348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 926361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 926361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 926491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 926496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 926535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 926605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 926614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 927279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 928272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 928279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 928297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 928298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 928360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 928360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 928468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 928470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 928494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 928614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 928615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 929279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 930279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 930361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 930361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 930462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 931279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 932279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 932379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 932379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 932379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 932379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 932379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 932379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 932416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 932458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 932475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 932514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 932531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 933279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 934279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 934360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 934362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 934432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 934491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 934505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 934591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 934605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 934614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 935279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 936272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 936272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 936279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 936348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 936416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 936491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 936583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 936584 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 936591 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 936591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 937279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 938272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 938279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 938360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 938360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 938416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 938468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 938470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 938494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 938555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 939279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 940279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 940458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 940475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 940514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 941279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 942279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 942605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 942614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 943279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 944279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 944360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 944362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 945279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 946272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 946272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 946279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 946348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 946491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 947279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 948272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 948279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 948338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 948360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 948360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 948468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 948470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 948494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 949279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 950279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 950605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 950614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 951279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 952279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 952614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 952640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 953279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 954279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 954360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 954362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 955279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 956272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 956272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 956279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 956348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 956458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 956475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 956491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 956514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 956535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 956591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 956615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 957279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 958272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 958279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 958297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 958360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 958360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 958361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 958361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 958468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 958470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 958494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 958496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 958535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 958605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 958614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 959279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 960279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 960297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 960298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 960614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 960615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 961279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 962279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 962361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 962361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 962462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 963279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 964279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 964360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 964362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 964379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 964379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 964379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 964379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 964379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 964379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 964416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 964458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 964475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 964514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 964531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 965279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 966272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 966272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 966279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 966348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 966432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 966491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 966491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 966505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 966591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 966605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 966614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 967279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 968272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 968279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 968360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 968360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 968416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 968468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 968470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 968494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 968583 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 968584 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 968591 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 968591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 969279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 970279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 970416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 970555 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 971279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 972279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 972458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 972475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 972514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 973279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 974279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 974360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 974362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 974605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 974614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 975279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 976272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 976272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 976279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 976348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 976491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 977279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 978272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 978279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 978360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 978360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 978468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 978470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 978494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 979279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 980279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[47]/TChk167_2723 at time 980338 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 981279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 982279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 982605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 982614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 983279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 984279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 984360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 984362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 984614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2726 at time 984640 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 985279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 986272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 986272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 986279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 986348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 986491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 987279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 988272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 988279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 988360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 988360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 988458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 988468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 988470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 988475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 988494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 988514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2724 at time 988535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 988591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[6]/TChk170_2726 at time 988615 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 989279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 990279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 990297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 990361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 990361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 990496 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 990535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 990605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 990614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 991279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 992279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2725 at time 992297 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2725 at time 992298 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[7]/TChk168_2724 at time 992614 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk168_2724 at time 992615 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 993279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 994279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[7]/TChk149_13804 at time 994360 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[25]/TChk169_2725 at time 994361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/res_reg[26]/TChk169_2725 at time 994361 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 149: Timing violation in scope /tb/dut/multiplier_vhdl/tmpexp_reg[2]/TChk149_13804 at time 994362 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2724 at time 994462 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 995279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 996272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_17337 at time 996272 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 996279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 996348 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk169_2725 at time 996379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[1]/TChk169_2725 at time 996379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[2]/TChk169_2725 at time 996379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk169_2725 at time 996379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk169_2725 at time 996379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk169_2725 at time 996379 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk170_2726 at time 996416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[5]/TChk168_2724 at time 996458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[3]/TChk168_2724 at time 996475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 996491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[4]/TChk168_2724 at time 996514 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/exp_reg[0]/TChk168_2724 at time 996531 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 997279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_17300 at time 998272 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk57_2685 at time 998279 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_13806 at time 998360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_13806 at time 998360 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk170_2726 at time 998432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk170_2726 at time 998468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk150_13805 at time 998470 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m_reg[22]/TChk168_2724 at time 998491 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/multiplier_vhdl/resrdy_reg/TChk153_13808 at time 998494 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk168_2724 at time 998505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2726 at time 998591 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /tb/dut/state_reg[1]/TChk150_13805 at time 998605 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb/dut/state_reg[0]/TChk153_13808 at time 998614 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /tb/dut/clk_IBUF_BUFG_inst/TChk56_2684 at time 999279 ps $period (negedge I,(0:0:0),notifier) 
verilog multiplier result: 00000000
