DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "I_tb"
duLibraryName "AD_DA_test"
duName "adc7886Controller_tester"
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "spiFrequency"
type "real"
value "spiFrequency"
)
(GiElement
name "samplingFrequency"
type "real"
value "samplingFrequency"
)
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
]
mwi 0
uid 1774,0
)
(Instance
name "I_ad0"
duLibraryName "AD_DA_test"
duName "adc7886"
elements [
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
]
mwi 0
uid 6566,0
)
(Instance
name "I_dut"
duLibraryName "AD_DA"
duName "adc7886Controller"
elements [
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
]
mwi 0
uid 6793,0
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.3 (Build 4)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "/home/francois/Documents/HEVs/Projects/NGRW/FPGA/Prefs/../Libs/AD_DA_test/hdl"
)
(vvPair
variable "HDSDir"
value "/home/francois/Documents/HEVs/Projects/NGRW/FPGA/Prefs/../Libs/AD_DA_test/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/francois/Documents/HEVs/Projects/NGRW/FPGA/Prefs/../Libs/AD_DA_test/hds/adc7886@controller_tb/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/francois/Documents/HEVs/Projects/NGRW/FPGA/Prefs/../Libs/AD_DA_test/hds/adc7886@controller_tb/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/francois/Documents/HEVs/Projects/NGRW/FPGA/Prefs/../Libs/AD_DA_test/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/francois/Documents/HEVs/Projects/NGRW/FPGA/Prefs/../Libs/AD_DA_test/hds/adc7886@controller_tb"
)
(vvPair
variable "d_logical"
value "/home/francois/Documents/HEVs/Projects/NGRW/FPGA/Prefs/../Libs/AD_DA_test/hds/adc7886Controller_tb"
)
(vvPair
variable "date"
value "06/14/22"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "14"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "adc7886Controller_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "francois"
)
(vvPair
variable "graphical_source_date"
value "06/14/22"
)
(vvPair
variable "graphical_source_group"
value "francois"
)
(vvPair
variable "graphical_source_host"
value "Aphrodite"
)
(vvPair
variable "graphical_source_time"
value "15:41:33"
)
(vvPair
variable "group"
value "francois"
)
(vvPair
variable "host"
value "Aphrodite"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "AD_DA_test"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/AD_DA_test"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "adc7886Controller_tb"
)
(vvPair
variable "month"
value "Jun"
)
(vvPair
variable "month_long"
value "June"
)
(vvPair
variable "p"
value "/home/francois/Documents/HEVs/Projects/NGRW/FPGA/Prefs/../Libs/AD_DA_test/hds/adc7886@controller_tb/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/francois/Documents/HEVs/Projects/NGRW/FPGA/Prefs/../Libs/AD_DA_test/hds/adc7886Controller_tb/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:41:33"
)
(vvPair
variable "unit"
value "adc7886Controller_tb"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2019.3 (Build 4)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2022"
)
(vvPair
variable "yy"
value "22"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 198,0
optionalChildren [
*1 (Grouping
uid 1487,0
optionalChildren [
*2 (CommentText
uid 1489,0
shape (Rectangle
uid 1490,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "121000,110000,140000,112000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 1491,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "121200,110500,136800,111500"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 1492,0
shape (Rectangle
uid 1493,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,110000,115000,112000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 1494,0
va (VaSet
fg "32768,0,0"
font "courier,12,1"
)
xt "96750,110350,107250,111650"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 1495,0
shape (Rectangle
uid 1496,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,116000,115000,118000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 1497,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,116500,110400,117500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 1498,0
shape (Rectangle
uid 1499,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "115000,110000,121000,112000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 1500,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "115200,110500,120000,111500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 1501,0
shape (Rectangle
uid 1502,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,112000,115000,114000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 1503,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,112500,110400,113500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 1504,0
shape (Rectangle
uid 1505,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,112000,94000,114000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 1506,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "89200,112500,92800,113500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 1507,0
shape (Rectangle
uid 1508,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,114000,94000,116000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 1509,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "89200,114500,92200,115500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 1510,0
shape (Rectangle
uid 1511,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "115000,112000,140000,118000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 1512,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "115200,112200,128400,113200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*10 (CommentText
uid 1513,0
shape (Rectangle
uid 1514,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,114000,115000,116000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 1515,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,114500,114000,115500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 1516,0
shape (Rectangle
uid 1517,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,116000,94000,118000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 1518,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "89200,116500,93400,117500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 1488,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "89000,110000,140000,118000"
)
oxt "13000,22000,64000,30000"
)
*12 (Blk
uid 1774,0
shape (Rectangle
uid 1775,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "36000,88000,116000,96000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1776,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 1777,0
va (VaSet
font "courier,12,1"
)
xt "35600,95900,43300,97200"
st "AD_DA_test"
blo "35600,96900"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 1778,0
va (VaSet
font "courier,12,1"
)
xt "35600,97300,53100,98600"
st "adc7886Controller_tester"
blo "35600,98300"
tm "BlkNameMgr"
)
*15 (Text
uid 1779,0
va (VaSet
font "courier,12,1"
)
xt "35600,98700,39300,100100"
st "I_tb"
blo "35600,99900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1780,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1781,0
text (MLText
uid 1782,0
va (VaSet
font "courier,9,0"
)
xt "36000,100600,64000,104200"
st "clockFrequency    = clockFrequency       ( real     )  
spiFrequency      = spiFrequency         ( real     )  
samplingFrequency = samplingFrequency    ( real     )  
adcBitNb          = adcBitNb             ( positive )  "
)
header ""
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "spiFrequency"
type "real"
value "spiFrequency"
)
(GiElement
name "samplingFrequency"
type "real"
value "samplingFrequency"
)
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
]
)
)
*16 (Net
uid 3544,0
decl (Decl
n "reset"
t "std_ulogic"
o 14
suid 17,0
)
declText (MLText
uid 3545,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,15000,900"
st "SIGNAL reset     : std_ulogic
"
)
)
*17 (Net
uid 3552,0
decl (Decl
n "clock"
t "std_ulogic"
o 12
suid 18,0
)
declText (MLText
uid 3553,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,15000,900"
st "SIGNAL clock     : std_ulogic
"
)
)
*18 (SaComponent
uid 6566,0
optionalChildren [
*19 (CptPort
uid 6550,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6551,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,63625,104750,64375"
)
tg (CPTG
uid 6552,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6553,0
va (VaSet
)
xt "101200,63400,103000,64400"
st "VIN"
ju 2
blo "103000,64200"
)
)
thePort (LogicalPort
decl (Decl
n "VIN"
t "integer"
o 2
suid 4,0
)
)
)
*20 (CptPort
uid 6554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6555,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,67625,88000,68375"
)
tg (CPTG
uid 6556,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6557,0
va (VaSet
)
xt "89000,67500,90800,68500"
st "SDO"
blo "89000,68300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SDO"
t "std_ulogic"
o 3
suid 20,0
)
)
)
*21 (CptPort
uid 6558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6559,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,65625,88000,66375"
)
tg (CPTG
uid 6560,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6561,0
va (VaSet
)
xt "89000,65400,91400,66400"
st "SCLK"
blo "89000,66200"
)
)
thePort (LogicalPort
decl (Decl
n "SCLK"
t "std_ulogic"
o 1
suid 32,0
)
)
)
*22 (CptPort
uid 6562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6563,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,63625,88000,64375"
)
tg (CPTG
uid 6564,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6565,0
va (VaSet
)
xt "89000,63500,91400,64500"
st "CS_n"
blo "89000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "CS_n"
t "std_ulogic"
o 4
suid 39,0
)
)
)
]
shape (Rectangle
uid 6567,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "88000,60000,104000,72000"
)
oxt "38000,19000,54000,31000"
ttg (MlTextGroup
uid 6568,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*23 (Text
uid 6569,0
va (VaSet
font "courier,9,1"
)
xt "87950,72000,93450,72900"
st "AD_DA_test"
blo "87950,72700"
tm "BdLibraryNameMgr"
)
*24 (Text
uid 6570,0
va (VaSet
font "courier,9,1"
)
xt "87950,72900,91450,73800"
st "adc7886"
blo "87950,73600"
tm "CptNameMgr"
)
*25 (Text
uid 6571,0
va (VaSet
font "courier,9,1"
)
xt "87950,73800,90450,74700"
st "I_ad0"
blo "87950,74500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6572,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6573,0
text (MLText
uid 6574,0
va (VaSet
font "courier,9,0"
)
xt "88000,75400,107000,76300"
st "adcBitNb = adcBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
]
)
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*26 (Net
uid 6666,0
decl (Decl
n "CS_n"
t "std_ulogic"
o 7
suid 61,0
)
declText (MLText
uid 6667,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,15000,900"
st "SIGNAL CS_n      : std_ulogic
"
)
)
*27 (Net
uid 6672,0
decl (Decl
n "SCLK"
t "std_ulogic"
o 8
suid 62,0
)
declText (MLText
uid 6673,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,15000,900"
st "SIGNAL SCLK      : std_ulogic
"
)
)
*28 (Net
uid 6678,0
decl (Decl
n "SDO"
t "std_ulogic"
o 9
suid 63,0
)
declText (MLText
uid 6679,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,15000,900"
st "SIGNAL SDO       : std_ulogic
"
)
)
*29 (Net
uid 6684,0
decl (Decl
n "amplitude"
t "unsigned"
b "( adcBitNb-1 DOWNTO 0 )"
o 7
suid 64,0
)
declText (MLText
uid 6685,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,25500,900"
st "SIGNAL amplitude : unsigned( adcBitNb-1 DOWNTO 0 )
"
)
)
*30 (Net
uid 6692,0
decl (Decl
n "sClkEn"
t "std_ulogic"
o 8
suid 65,0
)
declText (MLText
uid 6693,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,15000,900"
st "SIGNAL sClkEn    : std_ulogic
"
)
)
*31 (Net
uid 6700,0
decl (Decl
n "startConv"
t "std_ulogic"
o 9
suid 66,0
)
declText (MLText
uid 6701,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,15000,900"
st "SIGNAL startConv : std_ulogic
"
)
)
*32 (SaComponent
uid 6793,0
optionalChildren [
*33 (CptPort
uid 6761,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6762,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,72625,56000,73375"
)
tg (CPTG
uid 6763,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6764,0
va (VaSet
font "courier,12,0"
)
xt "57000,72300,60500,73600"
st "clock"
blo "57000,73300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 1,0
)
)
)
*34 (CptPort
uid 6765,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6766,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,63625,72750,64375"
)
tg (CPTG
uid 6767,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6768,0
va (VaSet
font "courier,12,0"
)
xt "68200,63300,71000,64600"
st "CS_n"
ju 2
blo "71000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 5
suid 11,0
)
)
)
*35 (CptPort
uid 6769,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6770,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,74625,56000,75375"
)
tg (CPTG
uid 6771,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6772,0
va (VaSet
font "courier,12,0"
)
xt "57000,74300,60500,75600"
st "reset"
blo "57000,75300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 14,0
)
)
)
*36 (CptPort
uid 6773,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6774,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,63625,56000,64375"
)
tg (CPTG
uid 6775,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6776,0
va (VaSet
font "courier,12,0"
)
xt "57000,63300,63300,64600"
st "startConv"
blo "57000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "startConv"
t "std_ulogic"
o 3
suid 24,0
)
)
)
*37 (CptPort
uid 6777,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6778,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,65625,72750,66375"
)
tg (CPTG
uid 6779,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6780,0
va (VaSet
font "courier,12,0"
)
xt "68200,65300,71000,66600"
st "SCLK"
ju 2
blo "71000,66300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SCLK"
t "std_ulogic"
o 6
suid 26,0
)
)
)
*38 (CptPort
uid 6781,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6782,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,67625,72750,68375"
)
tg (CPTG
uid 6783,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6784,0
va (VaSet
font "courier,12,0"
)
xt "68900,67300,71000,68600"
st "SDO"
ju 2
blo "71000,68300"
)
)
thePort (LogicalPort
decl (Decl
n "SDO"
t "std_ulogic"
o 1
suid 27,0
)
)
)
*39 (CptPort
uid 6785,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6786,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,67625,56000,68375"
)
tg (CPTG
uid 6787,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6788,0
va (VaSet
font "courier,12,0"
)
xt "57000,67300,63300,68600"
st "amplitude"
blo "57000,68300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amplitude"
t "unsigned"
b "( adcBitNb-1 DOWNTO 0 )"
o 7
suid 28,0
)
)
)
*40 (CptPort
uid 6789,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6790,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,65625,56000,66375"
)
tg (CPTG
uid 6791,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6792,0
va (VaSet
font "courier,12,0"
)
xt "57000,65350,61200,66650"
st "sClkEn"
blo "57000,66350"
)
)
thePort (LogicalPort
decl (Decl
n "sClkEn"
t "std_ulogic"
o 8
suid 29,0
)
)
)
]
shape (Rectangle
uid 6794,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "56000,60000,72000,77000"
)
oxt "37000,10000,53000,27000"
ttg (MlTextGroup
uid 6795,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*41 (Text
uid 6796,0
va (VaSet
font "courier,12,1"
)
xt "55950,77000,59450,78300"
st "AD_DA"
blo "55950,78000"
tm "BdLibraryNameMgr"
)
*42 (Text
uid 6797,0
va (VaSet
font "courier,12,1"
)
xt "55950,78300,68550,79600"
st "adc7886Controller"
blo "55950,79300"
tm "CptNameMgr"
)
*43 (Text
uid 6798,0
va (VaSet
font "courier,12,1"
)
xt "55950,79600,59450,80900"
st "I_dut"
blo "55950,80600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6799,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6800,0
text (MLText
uid 6801,0
va (VaSet
font "courier,8,0"
)
xt "56000,81800,75000,82700"
st "adcBitNb = adcBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
]
)
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*44 (Net
uid 6802,0
decl (Decl
n "VIN"
t "natural"
o 7
suid 67,0
)
declText (MLText
uid 6803,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,13500,900"
st "SIGNAL VIN       : natural
"
)
)
*45 (Wire
uid 3546,0
shape (OrthoPolyLine
uid 3547,0
va (VaSet
vasetType 3
)
xt "54000,75000,55250,88000"
pts [
"55250,75000"
"54000,75000"
"54000,88000"
]
)
start &35
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3550,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3551,0
va (VaSet
font "courier,12,0"
)
xt "52000,73600,55500,74900"
st "reset"
blo "52000,74600"
tm "WireNameMgr"
)
)
on &16
)
*46 (Wire
uid 3554,0
shape (OrthoPolyLine
uid 3555,0
va (VaSet
vasetType 3
)
xt "52000,73000,55250,88000"
pts [
"55250,73000"
"52000,73000"
"52000,88000"
]
)
start &33
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3558,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3559,0
va (VaSet
font "courier,12,0"
)
xt "52000,71600,55500,72900"
st "clock"
blo "52000,72600"
tm "WireNameMgr"
)
)
on &17
)
*47 (Wire
uid 5347,0
shape (OrthoPolyLine
uid 5348,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "104750,64000,108000,88000"
pts [
"104750,64000"
"108000,64000"
"108000,88000"
]
)
start &19
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 5351,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5352,0
va (VaSet
font "courier,12,0"
)
xt "106750,62600,108850,63900"
st "VIN"
blo "106750,63600"
tm "WireNameMgr"
)
)
on &44
)
*48 (Wire
uid 6668,0
shape (OrthoPolyLine
uid 6669,0
va (VaSet
vasetType 3
)
xt "72750,64000,87250,64000"
pts [
"72750,64000"
"87250,64000"
]
)
start &34
end &22
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 6670,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6671,0
va (VaSet
font "courier,12,0"
)
xt "74750,62700,77550,64000"
st "CS_n"
blo "74750,63700"
tm "WireNameMgr"
)
)
on &26
)
*49 (Wire
uid 6674,0
shape (OrthoPolyLine
uid 6675,0
va (VaSet
vasetType 3
)
xt "72750,66000,87250,66000"
pts [
"72750,66000"
"87250,66000"
]
)
start &37
end &21
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 6676,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6677,0
va (VaSet
font "courier,12,0"
)
xt "74750,64700,77550,66000"
st "SCLK"
blo "74750,65700"
tm "WireNameMgr"
)
)
on &27
)
*50 (Wire
uid 6680,0
shape (OrthoPolyLine
uid 6681,0
va (VaSet
vasetType 3
)
xt "72750,68000,87250,68000"
pts [
"72750,68000"
"87250,68000"
]
)
start &38
end &20
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 6682,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6683,0
va (VaSet
font "courier,12,0"
)
xt "74750,66700,76850,68000"
st "SDO"
blo "74750,67700"
tm "WireNameMgr"
)
)
on &28
)
*51 (Wire
uid 6686,0
shape (OrthoPolyLine
uid 6687,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48000,68000,55250,88000"
pts [
"55250,68000"
"48000,68000"
"48000,88000"
]
)
start &39
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 6690,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6691,0
va (VaSet
font "courier,12,0"
)
xt "48250,66700,54550,68000"
st "amplitude"
blo "48250,67700"
tm "WireNameMgr"
)
)
on &29
)
*52 (Wire
uid 6694,0
shape (OrthoPolyLine
uid 6695,0
va (VaSet
vasetType 3
)
xt "46000,66000,55250,88000"
pts [
"55250,66000"
"46000,66000"
"46000,88000"
]
)
start &40
end &12
sat 32
eat 2
stc 0
st 0
sf 1
tg (WTG
uid 6698,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6699,0
va (VaSet
font "courier,12,0"
)
xt "50250,64700,54450,66000"
st "sClkEn"
blo "50250,65700"
tm "WireNameMgr"
)
)
on &30
)
*53 (Wire
uid 6702,0
shape (OrthoPolyLine
uid 6703,0
va (VaSet
vasetType 3
)
xt "44000,64000,55250,88000"
pts [
"55250,64000"
"44000,64000"
"44000,88000"
]
)
start &36
end &12
sat 32
eat 2
stc 0
st 0
sf 1
tg (WTG
uid 6706,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6707,0
va (VaSet
font "courier,12,0"
)
xt "48250,62700,54550,64000"
st "startConv"
blo "48250,63700"
tm "WireNameMgr"
)
)
on &31
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "32768,32768,32768"
)
packageList *54 (PackageList
uid 187,0
stg "VerticalLayoutStrategy"
textVec [
*55 (Text
uid 1297,0
va (VaSet
font "courier,12,0"
)
xt "-7000,19600,2500,21000"
st "Package List"
blo "-7000,20800"
)
*56 (MLText
uid 1298,0
va (VaSet
)
xt "-7000,21000,11600,24000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 190,0
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
uid 191,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,0,31000,1200"
st "Compiler Directives"
blo "20000,1000"
)
*58 (Text
uid 192,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,1400,33000,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*59 (MLText
uid 193,0
va (VaSet
isHidden 1
)
xt "20000,2800,32000,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*60 (Text
uid 194,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,5600,33500,6800"
st "Post-module directives:"
blo "20000,6600"
)
*61 (MLText
uid 195,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*62 (Text
uid 196,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,7200,33200,8400"
st "End-module directives:"
blo "20000,8200"
)
*63 (MLText
uid 197,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "519,517,1932,1505"
viewArea "-9046,17472,142974,121842"
cachedDiagramExtent "-7000,0,140000,118000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\ipp://ippsion.hevs.ch\\PREA309_HPLJ3005DN,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 595
paperHeight 842
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4  (210mm x 297mm)"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 50
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-7000,19000"
lastUid 6805,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2600,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,3300,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*64 (Text
va (VaSet
font "courier,12,1"
)
xt "1500,2550,7900,3950"
st "<library>"
blo "1500,3750"
tm "BdLibraryNameMgr"
)
*65 (Text
va (VaSet
font "courier,12,1"
)
xt "1500,3950,7000,5350"
st "<block>"
blo "1500,5150"
tm "BlkNameMgr"
)
*66 (Text
va (VaSet
font "courier,12,1"
)
xt "1500,5350,3000,6750"
st "I0"
blo "1500,6550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*67 (Text
va (VaSet
)
xt "-100,3000,2200,4000"
st "Library"
blo "-100,3800"
)
*68 (Text
va (VaSet
)
xt "-100,4000,5900,5000"
st "MWComponent"
blo "-100,4800"
)
*69 (Text
va (VaSet
)
xt "-100,5000,500,6000"
st "I0"
blo "-100,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
va (VaSet
)
xt "-350,2550,1950,3550"
st "Library"
blo "-350,3350"
tm "BdLibraryNameMgr"
)
*71 (Text
va (VaSet
)
xt "-350,3550,5150,4550"
st "SaComponent"
blo "-350,4350"
tm "CptNameMgr"
)
*72 (Text
va (VaSet
)
xt "-350,4550,250,5550"
st "I0"
blo "-350,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*73 (Text
va (VaSet
)
xt "-850,2550,1450,3550"
st "Library"
blo "-850,3350"
)
*74 (Text
va (VaSet
)
xt "-850,3550,5250,4550"
st "VhdlComponent"
blo "-850,4350"
)
*75 (Text
va (VaSet
)
xt "-850,4550,-250,5550"
st "I0"
blo "-850,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*76 (Text
va (VaSet
)
xt "-1600,2550,700,3550"
st "Library"
blo "-1600,3350"
)
*77 (Text
va (VaSet
)
xt "-1600,3550,5500,4550"
st "VerilogComponent"
blo "-1600,4350"
)
*78 (Text
va (VaSet
)
xt "-1600,4550,-1000,5550"
st "I0"
blo "-1600,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*79 (Text
va (VaSet
)
xt "2950,3400,4150,4400"
st "eb1"
blo "2950,4200"
tm "HdlTextNameMgr"
)
*80 (Text
va (VaSet
)
xt "2950,4400,3350,5400"
st "1"
blo "2950,5200"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "courier,9,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,5100,1400"
st "bundle0"
blo "0,1200"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "courier,12,0"
)
xt "0,1400,1400,2700"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "courier,12,0"
)
xt "0,0,6300,1300"
st "Auto list"
)
second (MLText
va (VaSet
font "courier,12,0"
)
xt "0,1400,12600,2700"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,17400,-400"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*81 (Text
va (VaSet
font "courier,9,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*82 (MLText
va (VaSet
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,10800,-400"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*83 (Text
va (VaSet
font "courier,9,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*84 (MLText
va (VaSet
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,750,2600,2150"
st "Port"
blo "0,1950"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,750,2600,2150"
st "Port"
blo "0,1950"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "courier,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,10,1"
)
xt "-7000,25800,1600,27000"
st "Declarations"
blo "-7000,26800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "-7000,27000,-2800,28200"
st "Ports:"
blo "-7000,28000"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "courier,10,1"
)
xt "-7000,27000,-1000,28200"
st "Pre User:"
blo "-7000,28000"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "-5000,28200,22000,32200"
st "constant clockFrequency: real := 106.25E6;
constant spiFrequency: real := 10.0E6;
constant samplingFrequency: real := 100.0E3;
constant adcBitNb: positive := 12;
"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "-7000,27000,4000,28200"
st "Diagram Signals:"
blo "-7000,28000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "-7000,27000,300,28200"
st "Post User:"
blo "-7000,28000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "-5000,41400,-5000,41400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 67,0
usingSuid 1
emptyRow *85 (LEmptyRow
)
uid 3310,0
optionalChildren [
*86 (RefLabelRowHdr
)
*87 (TitleRowHdr
)
*88 (FilterRowHdr
)
*89 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*90 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*91 (GroupColHdr
tm "GroupColHdrMgr"
)
*92 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*93 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*94 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*95 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*96 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*97 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*98 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 14
suid 17,0
)
)
uid 3600,0
)
*99 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 12
suid 18,0
)
)
uid 3602,0
)
*100 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CS_n"
t "std_ulogic"
o 7
suid 61,0
)
)
uid 6708,0
)
*101 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SCLK"
t "std_ulogic"
o 8
suid 62,0
)
)
uid 6710,0
)
*102 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SDO"
t "std_ulogic"
o 9
suid 63,0
)
)
uid 6712,0
)
*103 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "amplitude"
t "unsigned"
b "( adcBitNb-1 DOWNTO 0 )"
o 7
suid 64,0
)
)
uid 6714,0
)
*104 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sClkEn"
t "std_ulogic"
o 8
suid 65,0
)
)
uid 6716,0
)
*105 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "startConv"
t "std_ulogic"
o 9
suid 66,0
)
)
uid 6718,0
)
*106 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "VIN"
t "natural"
o 7
suid 67,0
)
)
uid 6804,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 3323,0
optionalChildren [
*107 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *108 (MRCItem
litem &85
pos 9
dimension 20
)
uid 3325,0
optionalChildren [
*109 (MRCItem
litem &86
pos 0
dimension 20
uid 3326,0
)
*110 (MRCItem
litem &87
pos 1
dimension 23
uid 3327,0
)
*111 (MRCItem
litem &88
pos 2
hidden 1
dimension 20
uid 3328,0
)
*112 (MRCItem
litem &98
pos 0
dimension 20
uid 3601,0
)
*113 (MRCItem
litem &99
pos 1
dimension 20
uid 3603,0
)
*114 (MRCItem
litem &100
pos 2
dimension 20
uid 6709,0
)
*115 (MRCItem
litem &101
pos 3
dimension 20
uid 6711,0
)
*116 (MRCItem
litem &102
pos 4
dimension 20
uid 6713,0
)
*117 (MRCItem
litem &103
pos 5
dimension 20
uid 6715,0
)
*118 (MRCItem
litem &104
pos 6
dimension 20
uid 6717,0
)
*119 (MRCItem
litem &105
pos 7
dimension 20
uid 6719,0
)
*120 (MRCItem
litem &106
pos 8
dimension 20
uid 6805,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 3329,0
optionalChildren [
*121 (MRCItem
litem &89
pos 0
dimension 20
uid 3330,0
)
*122 (MRCItem
litem &91
pos 1
dimension 50
uid 3331,0
)
*123 (MRCItem
litem &92
pos 2
dimension 100
uid 3332,0
)
*124 (MRCItem
litem &93
pos 3
dimension 50
uid 3333,0
)
*125 (MRCItem
litem &94
pos 4
dimension 100
uid 3334,0
)
*126 (MRCItem
litem &95
pos 5
dimension 100
uid 3335,0
)
*127 (MRCItem
litem &96
pos 6
dimension 50
uid 3336,0
)
*128 (MRCItem
litem &97
pos 7
dimension 80
uid 3337,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 3324,0
vaOverrides [
]
)
]
)
uid 3309,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *129 (LEmptyRow
)
uid 3339,0
optionalChildren [
*130 (RefLabelRowHdr
)
*131 (TitleRowHdr
)
*132 (FilterRowHdr
)
*133 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*134 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*135 (GroupColHdr
tm "GroupColHdrMgr"
)
*136 (NameColHdr
tm "GenericNameColHdrMgr"
)
*137 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*138 (InitColHdr
tm "GenericValueColHdrMgr"
)
*139 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*140 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 3351,0
optionalChildren [
*141 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *142 (MRCItem
litem &129
pos 0
dimension 20
)
uid 3353,0
optionalChildren [
*143 (MRCItem
litem &130
pos 0
dimension 20
uid 3354,0
)
*144 (MRCItem
litem &131
pos 1
dimension 23
uid 3355,0
)
*145 (MRCItem
litem &132
pos 2
hidden 1
dimension 20
uid 3356,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 3357,0
optionalChildren [
*146 (MRCItem
litem &133
pos 0
dimension 20
uid 3358,0
)
*147 (MRCItem
litem &135
pos 1
dimension 50
uid 3359,0
)
*148 (MRCItem
litem &136
pos 2
dimension 100
uid 3360,0
)
*149 (MRCItem
litem &137
pos 3
dimension 100
uid 3361,0
)
*150 (MRCItem
litem &138
pos 4
dimension 50
uid 3362,0
)
*151 (MRCItem
litem &139
pos 5
dimension 50
uid 3363,0
)
*152 (MRCItem
litem &140
pos 6
dimension 80
uid 3364,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 3352,0
vaOverrides [
]
)
]
)
uid 3338,0
type 1
)
activeModelName "BlockDiag"
)
