/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global-variable-relocs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global_atomics_scan_fmax.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/gv-offset-folding.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hazards-gfx1250.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-func-align.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-metadata-deduced-arg-attr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-metadata-hostcall-present-asan.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-metadata-kernel-code-props.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-metadata-queueptr-v5.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-metadata-resource-usage-function-ordering.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/i1-copies-rpo.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/i1-to-bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/idemponent-atomics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/idot4u.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/iglp-no-clobber.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/implicit-def-muse.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/indirect-addressing-si-gfx9.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/indirect-addressing-term.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/infer-addrpace-pipeline.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/inlineasm-v16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/insert-delay-alu-parse.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/insert_vector_elt.v2i16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/invalid-addrspacecast.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/isel-amdgpu-cs-chain-preserve-cc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/issue92561-restore-undef-scc-verifier-error.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/kernel-args.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/kill-infinite-loop.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-m0-init-in-loop.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-run-twice.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/legalize-amdgcn.raw.buffer.load.format.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/legalize-amdgcn.raw.buffer.store.format.f32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/legalize-amdgcn.raw.tbuffer.load.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/legalize-amdgcn.raw.tbuffer.store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/legalize-soffset-mbuf.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/limit-coalesce.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/limit-soft-clause-reg-pressure.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lit.local.cfg
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.atomic.inc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.fp8.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.fp8.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.pknorm.i16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.scalef32.sr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.sr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.div.fmas.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.add.gs.reg.rtn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.gws.barrier.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.gws.sema.br.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.gws.sema.release.all.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.sub.gs.reg.rtn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.exp.compr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.exp.prim.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fdot2.bf16.bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fmed3.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.iglp.AFLCustomIRMutator.opt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.gather4.a16.dim.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.gather4.d16.dim.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.load.a16.d16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.load.a16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.sample.cd.g16.encode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.init.exec.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.init.whole.wave-w32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.init.whole.wave-w64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.interp.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fmin.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fmin3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fmin_fmax_legacy.amdgcn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fmin_legacy.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fminimum3.v2f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-commute-sgpr.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-fi-operand-shrink.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-freeze-fmul-to-fma.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-gep-offset.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-int-pow2-with-fmul-or-fdiv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-operands-order.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-reload-into-m0.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-zero-high-bits-skips-non-reg.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fp-atomics-gfx950.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fp-min-max-image-atomics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fp-min-max-num-global-atomics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fp16_to_fp64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/frame-lowering-entry-all-sgpr-used.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/freeze.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/frexp-constant-fold.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/function-returns.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/gds-allocation.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/gep-const-address-space.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/gfx-callable-argument-types.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/gfx11-twoaddr-fma.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/gfx1250-scratch-scope-se.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global-atomic-fadd.f64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global-atomicrmw-fadd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global_atomic_optimizer_fp_rtn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global_atomics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global_atomics_i32_system.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global_atomics_iterative_scan.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hard-clause-limit-attr.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-fp-mode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-generic-target-features.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-metadata-enqueue-kernel-.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-metadata-images.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/imm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/infer-addrspace-flat-atomic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/infinite-loop-evergreen.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/infinite-loop.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/inflate-reg-class-vgpr-mfma-to-agpr-negative-tests.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/inflate-reg-class-vgpr-mfma-to-av.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/init-whole-wave-vgpr-count-large.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/inline-asm-out-of-bounds-register.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/inline-asm-reserved-regs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/inline-asm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/inlineasm-16-fake16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/insert-branch-w32.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/insert-skip-from-vcc.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/insert_subreg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/insert_vector_dynelt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/insert_vector_elt.v2bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/ipra.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/invariant-image-load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/issue120256-annotate-constexpr-addrspacecast.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/issue153808-extract-subvector-legalize.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/kernel-mubuf-with-voffset.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/known-never-snan.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/large-alloca-graphics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-direct-hazards-gfx11.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-dma-waitcnt.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-oqap-crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-relocs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-zero-initializer.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/legalize-amdgcn.raw.buffer.load.format.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/legalize-amdgcn.raw.ptr.buffer.load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/legalize-amdgcn.raw.tbuffer.store.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/licm-regpressure.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/literals.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/liveout-implicit-def-subreg-redef-blender-verifier-error.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/livevars-implicitdef.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.buffer.load-last-use.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cooperative.atomic-agent.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cos.bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cos.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cubema.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.f32.fp8.err.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.pknorm.u16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.scale.pk.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.scalef32.sr.pk16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.sr.pk.bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.div.scale.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.atomic.async.barrier.arrive.b64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.gws.init.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.gws.sema.v.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.ordered.add-errors.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.ordered.add.gfx11.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.read.tr.gfx950.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.swizzle.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.exp.bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fcmp.w32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.global.load.tr-w64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.global.store.async.from.lds.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.iglp.opt.single.2c.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.atomic.flt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.load.2dmsaa.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.sample.cd.dim.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.sample.g16.a16.dim.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fix-sgpr-copies-phi-regression-issue130646.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fix-sgpr-copies-wwm.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fma-combine.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fma.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fma.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fmad.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fmax_legacy.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fminnum.f64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fmul.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fneg.f64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-fmul-to-neg-abs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-immediate-operand-shrink-with-carry.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-immediate-operand-shrink.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-operands-scalar-fmac.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-vgpr-phyreg.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold_acc_copy_into_valu.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fp_to_sint.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fract.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fshr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/function-args-inreg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fused-bitlogic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/gfx10plus-wavefront-sgpr-count.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global-address.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global-atomic-scan.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global-atomicrmw-fadd-wrong-subtarget.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global-constant.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global-saddr-load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global-smrd-unknown.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global_atomics_i64_system.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global_atomics_iterative_scan_fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global_atomics_scan_fmin.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/greedy-broken-ssa-verifier-error.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hard-clauses-gfx1250.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hard-clauses-img-gfx10.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hard-clauses.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hazard-kill.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hazard-recognizer-src-shared-base.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/high-bits-zeroed-16-bit-ops.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-globals.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-metadata-queue-ptr-v5.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/i8-to-double-to-float.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/icmp64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/illegal-sgpr-to-vgpr-copy.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/image-attributes.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/image-resource-id.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/image-schedule.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/inlineasm-16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/input-mods.r600.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/insert-delay-alu-literal.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/insert-handle-flat-vmem-ds.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/insert-waitcnts-crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/insert-waitcnts-fence-soft.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/insert_vector_elt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/integer-canonicalizing-src-modifiers.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/invalid-hidden-kernarg-in-kernel-signature.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/isel-amdgpu-cs-chain-cc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/invalid-inline-asm-constraint-crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/ipra-return-address-save-restore.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/issue98474-need-live-out-undef-subregister-def.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/kcache-fold.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/kernarg-size.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lcssa-optnone.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-dma-waits.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-limit-diagnostics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-output-queue.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-size-hsa-gfx950.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-size.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/legalizedag-bug-expand-setcc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/liveness.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ballot.i32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ballot.i64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ballot.i64.wave32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.class.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.fp8.e5m3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.scalef32.pk.gfx950.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.scalef32.sr.pk.gfx1250.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.div.fixup.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.append.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.atomic.barrier.arrive.rtn.b64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.bvh.stack.rtn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.dual_intersect_ray.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fmad.ftz.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.global.load.lds.err.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.global.load.lds.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.groupstaticsize.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.dim.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.nsa.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.sample.cd.g16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.sample.dim.gfx90a.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.inverse.ballot.i32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.scale.f32.32x32x64.f8f6f4.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mul.i24.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.perm.pk.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.permlane.gfx1250.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.permlane16.var.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.buffer.atomic.fadd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.buffer.load.format.d16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.buffer.load.tfe.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.buffer.load.bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.tbuffer.load.d16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.tbuffer.store.d16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.tbuffer.store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.and.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fcopysign.f32.r600.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fetch-limits.r600.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/flat-address-space.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/flat-atomicrmw-fmin.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/flat-saddr-atomics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fmuladd.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fncall-implicitdef.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fnearbyint.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fneg-combines.legal.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fneg-fold-legalize-dag-increase-insts.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-agpr-phis.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-imm-copy-agpr.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-restore-undef-use.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/force-wait-after-always-gds.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fp-min-max-buffer-atomics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fp64-atomics-gfx90a.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fp64-min-max-buffer-atomics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fp64-min-max-buffer-ptr-atomics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fpext.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fptrunc.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/frame-index-elimination.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/gep-flags-stack-offsets.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/gfx11-user-sgpr-init16-bug.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/gfx942-hazards.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global-atomic-fadd.v2f16-no-rtn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global-atomicrmw-fsub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global-atomics-fp-wrong-subtarget.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global-extload-gfx11plus.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global-extload-i16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global-load-xcnt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global_smrd_cfg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/greedy-remark-crash-unassigned-reg.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/group-image-instructions.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/gv-const-addrspace.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/half.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hard-clauses-img-gfx12.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hard-clauses-load-monitor.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hazard-inlineasm.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hazard-pass-ordering.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hazard.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hoist-cond.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-func.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-metadata-agpr-register-count.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-metadata-hidden-args-v4.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-metadata-invalid-ocl-version-1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-metadata-multigrid-sync-arg-v5.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/huge-number-operand-folds.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/i1-copy-from-loop.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/i1-copy-phi-uniform-branch.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/i1-copy-phi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/icmp.i16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/idot8u.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/implicitarg-attributes.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/indirect-addressing-si.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/indirect-call-known-callees.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/infer-uniform-load-shader.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/inline-asm-av-constraint-err.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/inline-calls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/insert-skips-ignored-insts.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/irtranslator-whole-wave-functions.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/kernarg-stack-alignment.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/kernel-argument-dag-lowering.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/kernel_code_t_recurse.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-mixed-absolute-addresses-unused.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-reject-mixed-absolute-addresses.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-size-hsa-gfx1250.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.addrspacecast.nonnull.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.atomic.cond.sub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.buffer.store.dwordx3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cubeid.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.scalef32.pk16.gfx1250.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.div.fixup.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.dot4.f32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.bvh.stack.push.pop.rtn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.consume.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.gws.barrier-fastregalloc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fdot2.f16.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.flat.prefetch.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fmad.ftz.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fract.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.global.atomic.csub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.global.load.async.to.lds.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.global.load.tr-w32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.icmp.w32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.iglp.opt.exp.large.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.iglp.opt.exp.small.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.gather4.o.dim.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.msaa.load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.sample.a16.dim.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.sample.g16.encode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.sample.noret.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.init.exec.wave32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.is.shared.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.lds.direct.load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.load.monitor.gfx1250.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.load.to.lds.gfx950.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.log.clamp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mqsad.u32.u8.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mulhi.u24.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.r600.tex.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/ffloor.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/finalizebundle.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fix-wwm-vgpr-copy.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/flat-atomic-fadd.f64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/flat-atomicrmw-fmax.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/flat-scratch-fold-fi-gfx1250.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/flat-scratch-init.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/flat_atomics_i64_system_noprivate.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fmac.sdwa.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fmax3.f64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fmin_legacy.f64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fminnum.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fminnum.r600.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fmul-2-combine-multi-use.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fneg-combines.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fneg-fabs.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fneg.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-fabs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-imm-f16-f32.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-literal-multiple-gfx10.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-multiple-commute.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-multiple.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-operands-frame-index.gfx10.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-readlane.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-sgpr-copy.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-sgpr-multi-imm.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fp-classify.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fp_to_sint.f64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fp_trunc_store_fp64_to_bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fptrunc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/frame-index.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/frem.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fshl.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fsub.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/gfx-callable-preserved-registers.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global-atomic-fadd.f32-no-rtn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global-i16-load-store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global-saddr-atomics.gfx908.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global_atomics_i64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global_atomics_optimizer_fp_no_rtn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global_smrd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/gws-hazards.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hazard-in-bundle.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hazards-gfx950.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hip.extern.shared.array.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-metadata-dynlds-func-hidden-args-v5.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-metadata-dynlds-kernarg-hidden-args-v5.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-metadata-from-llvm-ctor-dtor-list.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-metadata-queue-ptr-v4.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-metadata-wavefrontsize.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-note-no-func.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/i1_copy_phi_with_phi_incoming_value.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/indirect-call-set-from-other-function.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/indirect-call.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/indirect-private-64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/inflated-reg-class-snippet-copy-use-after-free.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/infloop-subrange-spill-inspect-subrange.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/inline-asm.i128.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/inline-constraints.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/inline-maxbb.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/inlineasm-mismatched-size.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/insert-delay-alu-bug.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/insert-subvector-unused-scratch.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/insert-waitcnts-callee.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/insert-waitcnts-hang.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/inst-prefetch-hint.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/integer-mad-patterns.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/internalize.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/isel-amdgcn-cs-chain-intrinsic-w32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/issue139317-bad-opsel-reg-sequence-fold.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/issue98474-virtregrewriter-live-out-undef-subregisters.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/itofp.i128.bf.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/jump-address.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/large-work-group-promote-alloca.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-branch-vmem-hazard.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-dma-workgroup-release.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-global-non-entry-func.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-initializer.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-limit-diagnostics-gfx1250.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-misaligned-bug.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-size-pal-metadata.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/legalize-amdgcn.raw.ptr.buffer.store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/legalize-amdgcn.raw.ptr.tbuffer.load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/legalize-amdgcn.raw.ptr.tbuffer.store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/live-interval-bug-in-rename-independent-subregs.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llc-pipeline.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cubesc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cubetc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.f16.fp8.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.pk.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.scalef32.sr.pk.gfx950.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.exp2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fcmp.w64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fdiv.fast.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fmed3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.global.load.lds.gfx950.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.global.prefetch.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.iglp.opt.exp.simple.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.iglp.opt.single.2b.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.a16.dim.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.atomic.dim.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.sample.dim.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.sample.g16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.lds.param.load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fmax_legacy.f64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fmaximum3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fmaximum3.v2f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fmed3-cast-combine.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fmed3.bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fmul.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fmuladd.v2f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fneg-combines-gfx1200.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fneg-combines.new.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fneg-combines.si.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fneg-modifier-casting.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-fmaak-bug.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-immediate-output-mods.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-operands-remove-m0-redef.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-operands-s-add-copy-to-vgpr.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-over-exec.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/force-alwaysinline-lds-global-address.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fp-atomics-gfx942.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fp-min-max-num-flat-atomics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fp32_to_fp16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fp_to_uint.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fp_trunc_store_fp32_to_bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fptrunc.v2f16.no.fast.math.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fract.f64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/frame-lowering-fp-adjusted.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/ftrunc.f64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/ftrunc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/gfx-call-non-gfx-func.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/gfx-callable-return-types.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/gfx10-twoaddr-fma.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/gfx10-vop-literal.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/gfx1250-no-scope-cu-stores.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global-atomic-fadd.v2f16-rtn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global-atomicrmw-fmin.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global-load-saddr-to-vaddr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global-saddr-atomics-min-max-system.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global_atomics_scan_fsub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/greedy-alloc-fail-sgpr1024-spill.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/greedy-reverse-local-assignment.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hard-clauses-img-gfx11.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hazard-buffer-store-v-interp.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hazard-flat-instruction-valu-check.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hazard-getreg-waitalu.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hazard-recognizer-meta-insts.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hazard-shift64.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-metadata-from-llvm-ir-full.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-metadata-heap-v5.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-metadata-hidden-args-v5.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/i1-divergent-phi-fix-sgpr-copies-assert.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/icmp-select-sete-reverse-args.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/idiv-licm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/iglp.opt.reentry.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/imm16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/implicitarg-offset-attributes.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/itofp.i128.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/inflate-av-remat-imm.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/infloop-subrange-spill.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/init-whole-wave-vgpr-count-use-inactive.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/init-whole-wave-vgpr-count.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/inlineasm-packed.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/insert-skips-gfx12.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/insert-skips-gws.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/insert_vector_elt.v2i16.subtest-saddr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/insert_waitcnt_for_precise_memory.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/integer-select-src-modifiers.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/invalid-cast-load-i1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/invariant-load-no-alias-store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/isel-amdgcn-cs-chain-intrinsic-w64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/isel-whole-wave-functions.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/issue98474-assigned-physreg-interference.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/kill-true-in-return-block.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-size-pal-gfx1250.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-size-pal-gfx950.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/legalize-amdgcn.raw.buffer.load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/legalize-amdgcn.raw.buffer.store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/legalize-amdgcn.raw.ptr.buffer.load.format.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/legalize-amdgcn.raw.ptr.buffer.store.format.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/legalize-amdgcn.raw.ptr.buffer.store.format.f32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/legalize-amdgcn.raw.ptr.tbuffer.load.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/legalize-fp-load-invariant.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/licm-valu.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/licm-wwm.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.bitreplicate.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.fp8.dpp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.pk.u16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.sat.pk.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.dead.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.dispatch.id.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.bpermute.fi.b32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.gws.sema.p.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.ordered.add.gfx10.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.ordered.swap.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.exp.row.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fdot2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fma.legacy.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.getlod.dim.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.msaa.load.x.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.sample.cd.a16.dim.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.sample.d16.dim.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.store.a16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.rint.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/flat-scratch-i8-i16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/flat-scratch.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fma.f16.gfx11plus.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fma.f64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fmax.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fmaximum.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fmaxnum.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fmed3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fmin_legacy.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fmul64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fneg-fabs-divergence-driven-isel.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fneg-fabs.f64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-fi-mubuf.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-imm-copy.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fold-zero-high-bits-clear-kill-flags.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fp-atomics-gfx1200.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fp-min-max-buffer-ptr-atomics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fp_to_uint.f64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fpext-free.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fpext.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/freeze-binary.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/fsub-as-fneg-src-modifier.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/function-args.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/function-resource-usage.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/gcn-reg-pressure-true16-integer-overflow.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/gds-unsupported.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/gfx12_scalar_subword_loads.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/gfx90a-enc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global-directive.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global-saddr-atomics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/global_atomics_scan_fadd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/greedy-instruction-split-subrange.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/greedy-liverange-priority.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hard-clause-limit.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hazard-pseudo-machineinstrs.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-group-segment.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-metadata-hostcall-v4.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-metadata-hostcall-v5.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-metadata-invalid-ocl-version-3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/hsa-metadata-workgroup-processor-mode-v5.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/identical-subrange-spill-infloop.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/image-load-d16-tfe.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/immv216.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/implicit-kernarg-backend-usage.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/implicit-kernel-argument-alignment.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/inflate-reg-class-vgpr-mfma-to-av-with-load-source.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/inline-asm-av-constraint.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/inline-attr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/inlineasm-16-true16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/insert-delay-alu.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/insert-skips-gfx10.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/inserted-wait-states.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/invert-br-undef-vcc.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/issue130120-eliminate-frame-index.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/issue48473.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/large-constant-initializer.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/kernel-vgpr-spill-mubuf-with-voffset.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-bounds.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-direct-hazards-gfx12.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-dma-hazards.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-mixed-absolute-dynlds.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lds-run-twice-absolute-md.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/legalize-amdgcn.dead.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/legalize-amdgcn.raw.buffer.store.format.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/legalize-amdgcn.raw.ptr.tbuffer.store.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/literal64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llc-pipeline-npm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cooperative.atomic-system.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cos.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.fp8.dpp.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.off.f32.i4.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.pk.i16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.pkrtz.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.permute.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fract.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.frexp.exp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.frexp.mant.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.icmp.w64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.iglp.opt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.a16.encode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.atomic.pk.add.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.d16.dim.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.dim.gfx90a.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.gather4.dim.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.implicit.ptr.buffer.hsa.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.implicit.ptr.buffer.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.intersect_ray.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.permlane16.swap.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ps.live.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ptr.buffer.atomic.fadd_rtn_errors.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.buffer.load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.buffer.store.format.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.buffer.store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.atomic.buffer.load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.buffer.load.format.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.buffer.store.bf16.xfail.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.tbuffer.load.d16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.tbuffer.load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.readfirstlane.ptr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.add.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.umin.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.buffer.prefetch.data.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.getreg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.cos.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.gfx90a.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mulhi.i24.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.readfirstlane.m0.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.getpc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sched.group.barrier.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sqrt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.tbuffer.load.d16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.wmma_64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.fma.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.is.fpclass.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.memcpy.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.pow-gfx9.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/load-local-f64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/load-local-i8.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/load-select-ptr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/load-store-cnt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-buffer-fat-pointers-calls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-control-flow-live-intervals.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-kernargs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-mem-intrinsics-threshold.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-module-lds-all-indirect-accesses.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-module-lds-check-metadata.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-module-lds-inactive.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/machine-cse-commute-target-flags.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mad24-get-global-id.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mai-hazards-gfx90a.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memmove-var-size.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-fence.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-flat-nontemporal.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-local-singlethread.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-multiple-mem-operands-atomics.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-multiple-mem-operands-nontemporal-1.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-private-system.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/merge-image-load-gfx10.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/merge-load-store-physreg.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/merge-tbuffer-gfx12.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/minimummaximum.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/naked-fn-with-frame-pointer.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/nullptr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/opencl-printf-and-hostcall.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/opt-exec-masking-pre-ra-update-liveness-wave32.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/optimize-negated-cond-exec-masking.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/optimize-negated-cond.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-pointer-array.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-kernel-arguments.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/pseudo-scalar-transcendental.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/ptrmask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/rv7x0_count3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/ran-out-of-registers-errors.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/read-register-invalid-type-i32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/regcoalesce-64-bit-only-regs.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/regcoalescing-remove-partial-redundancy-assert.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/register-coalescer--set-undef-full-reg-use-implicit-def-erase-issue109249.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/remove-short-exec-branches-gpr-idx-mode.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/resource-usage-pal.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/rewrite-out-arguments-address-space.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/rewrite-partial-reg-uses-dbg.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/rewrite-vgpr-mfma-to-agpr-subreg-src2-chain.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/scratch-pointer-sink.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sdwa-peephole-cndmask-sext.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sdwa-peephole-cndmask-wave64.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/selectcc-icmp-select-float.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/set-wave-priority.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v2bf16.v8bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v2f16.v8f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v3f32.v3f32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v3i32.v3i32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v3p0.v2p0.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v4i64.v3i64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v4p3.v4p3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-scheduler.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-unify-exit-return-unreachable.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sign_extend.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/simple-indirect-call-2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill-agpr.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill320.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sreg-xnull-regclass-bitwidth.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/store-private.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/strict_fmul.f32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/strict_ldexp.f64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/strictfp_f16_abi_promote.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sub.i16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sub64-low-32-bits-known-zero.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/threeaddr-wmma.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/tid-one-func-xnack-any.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/tied-op-for-wwm-scratch-reg-spill-restore.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/trans-coexecution-hazard.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/unaligned-load-store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/uniform-cfg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/uniform-work-group-prevent-attribute-propagation.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/unsupported-calls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/unsupported-image-a16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/unsupported-image-g16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/urem64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/v1i64-kernel-arg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vector-reduce-fmax.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/verify-gfx12-gds.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vgpr-mark-last-scratch-load.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/wait.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.interp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.lerp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.load.to.lds.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.gfx942.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.permlane.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.permlane.ptr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.permlane64.ptr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.buffer.load.lds.gfx950.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.setprio.inc.wg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sad.hi.u8.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.buffer.atomic.fadd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.buffer.load.format.d16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.buffer.store.format.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.atomic.buffer.load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.buffer.load.format.v3f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.tbuffer.load.d16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.tbuffer.load.dwordx3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.tensor.load.store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.udot2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.wqm.vote.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.floor.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.get.rounding.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.maximum.f32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.r600.recipsqrt.ieee.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.round.f64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.set.rounding.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.sin.bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.sin.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lo16-hi16-illegal-copy.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/loop-prefetch.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-buffer-fat-pointers-p7-in-memory.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-ctor-dtor-constexpr-alias.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-i1-copies-clear-kills.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-intrinsics-split-barriers.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lto-lower-module-lds.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/machine-scheduler-sink-trivial-remats.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/machine-sink-cycle.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/macro-fusion-cluster-vcc-uses.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mad-mix-hi-bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mad_u64_u32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mcexpr-knownbits-assign-crash-gh-issue-110930.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-private-singlethread.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/merge-store-crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/min3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/misched-killflags.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/move-to-valu-pseudo-scalar-trans-f16-true16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mubuf-legalize-operands-non-ptr-intrinsics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/no-hsa-graphics-shaders.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/nor.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/opencl-printf-pipeline.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/pal-metadata-3.6.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/peephole-opt-fold-reg-sequence-subreg.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/pr155452.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/preload-kernargs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/prevent-fmul-hoist-ir.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/private-memory-atomics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-array-allocation.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-lifetime.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-multidim.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-no-opts.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/ps-shader-arg-count.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/recursive-resource-usage-mcexpr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/regalloc-undef-copy-fold.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/regcoal-subrange-join.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/reject-agpr-usage-before-gfx908.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/remaining-virtual-register-operands.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/remat-physreg-copy-subreg-extract-already-live-at-def-issue120970.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/remove-incompatible-functions.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/rewrite-vgpr-mfma-to-agpr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/rotl.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/roundeven.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/saddo.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/scale-offset-global.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sched-assert-onlydbg-value-empty-region.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sched-group-barrier-pipeline-solver.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sched-group-barrier-pre-RA.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/schedule-global-loads.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sdiv64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sdwa-stack.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sdwa-vop2-64bit.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/select-cmp-shared-constant-fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/setcc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sgpr-spill-dead-frame-in-dbg-value.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sgpr-spill-fi-skip-processing-stack-arg-dbg-value-list.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sgpr-spills-split-regalloc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shrink-mad-fma-fake16.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v3i16.v2i16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v3i16.v4i16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v4i64.v2i64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-fix-sgpr-copies.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-i1-copies.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sitofp.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/smed3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sminmax.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/smrd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill-csr-frame-ptr-reg-copy.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill-writelane-vgprs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spillv16.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/swdev504645-global-fold.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/target-mem-intrinsic-metadata.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/trunc-store-i64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.inverse.ballot.i64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.log.bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.i8.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.buffer.atomic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.rcp.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.readfirstlane.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.buffer.load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.dcache.inv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.nop.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.tbuffer.load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ubfe.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.maximum.f64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.minnum.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.round.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/loop-live-out-copy-undef-subrange.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-buffer-fat-pointers-lastuse-metadata.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-control-flow-live-variables-update.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-work-group-id-intrinsics-pal.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lshl64-to-32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/machine-sink-loop-var-out-of-divergent-loop-swdev407790.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/machine-sink-loop-var-out-of-divergent-loop-swdev407790.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mad.u16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/materialize-frame-index-sgpr.gfx10.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/max-hard-clause-length.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/max-literals.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/max3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memcpy-inline-fails.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/merge-buffer.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mfma-vgpr-cd-select.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/minmax.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mixed-vmem-types.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/move-to-valu-pseudo-scalar-trans-f16-fake16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/multilevel-break.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/neg_ashr64_reduce.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/no-bundle-asm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/no-remat-indirect-mov.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/no-source-locations-in-prologue.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/non-entry-alloca.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/omod-nsz-flag.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/opt-exec-masking-pre-ra-update-liveness.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/opt-sgpr-to-vgpr-copy.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/optimize-if-exec-masking.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/permute_i8.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/phi-elimination-assertion.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/pr51516.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/predicates.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-addrspacecast.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-to-lds-icmp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/propagate-attributes-bitcast-function.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/ptradd-sdag-optimizations.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/r600-legalize-umax-bug.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/r600.global_atomics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/rcp-pattern.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/reduce-store-width-alignment.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/regalloc-failure-overlapping-insert-assert.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/release-vgprs-dbg-loc.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/remove-not-short-exec-branch-on-unconditional-jump.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/rename-independent-subregs-mac-operands.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/reqd-work-group-size.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/resource-optimization-remarks.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/rotl.i64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/same-slot-agpr-sgpr.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/scalar-float-sopc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/schedule-amdgpu-tracker-physreg-crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/schedule-regpressure-limit.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sdwa-scalar-ops.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/select-fabs-fneg-extract-legacy.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/select-fabs-fneg-extract.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/select.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sgpr-spill-to-vmem-scc-clobber-unhandled.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sgpr-spill-update-only-slot-indexes.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shift-and-i64-ubfe.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shl_add_ptr_csub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v2f16.v3f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v2f16.v4f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v2i32.v4i32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v2p3.v2p3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v3bf16.v2bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v3f16.v4f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v3p3.v2p3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v4bf16.v4bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-annotate-cf-unreachable.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-fold-copy-kills.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-fold-reg-sequence.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-pre-allocate-wwwmregs-dbg-noreg.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/skip-if-dead.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/smem-no-clause-coalesced.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/smem-war-hazard.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/smrd-gfx10.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/split-arg-dbg-value.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/tail-duplication-convergent.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/twoaddr-wmma.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/undef-copy-propagation.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/undef-subreg-use-after-coalesce.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/unigine-liveness-crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/v_ashr_pk.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/v_cmp_gfx11.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vector-alloca-bitcast.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vector_rebroadcast.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vectorize-buffer-fat-pointer.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vertex-fetch-encoding.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vgpr-spill-placement-issue61083.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.umax.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.sleep.var.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sdot4.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sdot8.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.buffer.atomic.fmax.f32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.buffer.load.format.d16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.buffer.load.format.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sudot8.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.tanh.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.wave.id.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.wmma.imm.gfx1250.w32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.wmma.imod.gfx1250.w32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.ceil.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.exp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.frexp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.maxnum.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.powi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/load-local-i1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/load-local-i32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/load-range-metadata-assert.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/long-branch-reserve-register.ll
