\hypertarget{stm32f7xx__hal__cortex_8h}{}\section{Drivers/\+S\+T\+M32\+F7xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/stm32f7xx\+\_\+hal\+\_\+cortex.h File Reference}
\label{stm32f7xx__hal__cortex_8h}\index{Drivers/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_cortex.h@{Drivers/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_cortex.h}}


Header file of C\+O\+R\+T\+EX H\+AL module.  


{\ttfamily \#include \char`\"{}stm32f7xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___c_o_r_t_e_x___preemption___priority___group_ga5e97dcff77680602c86e44f23f5ffa1a}{N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+R\+I\+T\+Y\+G\+R\+O\+U\+P\+\_\+0}}~((uint32\+\_\+t)0x00000007\+U)
\item 
\#define \mbox{\hyperlink{group___c_o_r_t_e_x___preemption___priority___group_ga702227137b010421c3a3b6434005a132}{N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+R\+I\+T\+Y\+G\+R\+O\+U\+P\+\_\+1}}~((uint32\+\_\+t)0x00000006\+U)
\item 
\#define \mbox{\hyperlink{group___c_o_r_t_e_x___preemption___priority___group_gaa43a3fd37850c120ce567ab2743d11b4}{N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+R\+I\+T\+Y\+G\+R\+O\+U\+P\+\_\+2}}~((uint32\+\_\+t)0x00000005\+U)
\item 
\#define \mbox{\hyperlink{group___c_o_r_t_e_x___preemption___priority___group_ga8ddb24962e6f0fc3273139d45d374b09}{N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+R\+I\+T\+Y\+G\+R\+O\+U\+P\+\_\+3}}~((uint32\+\_\+t)0x00000004\+U)
\item 
\#define \mbox{\hyperlink{group___c_o_r_t_e_x___preemption___priority___group_gae6eab9140204bc938255aa148e597c45}{N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+R\+I\+T\+Y\+G\+R\+O\+U\+P\+\_\+4}}~((uint32\+\_\+t)0x00000003\+U)
\item 
\#define {\bfseries S\+Y\+S\+T\+I\+C\+K\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+C\+L\+K\+\_\+\+D\+I\+V8}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries S\+Y\+S\+T\+I\+C\+K\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+C\+LK}~((uint32\+\_\+t)0x00000004\+U)
\item 
\#define {\bfseries I\+S\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+R\+I\+T\+Y\+\_\+\+G\+R\+O\+UP}(G\+R\+O\+UP)
\item 
\#define {\bfseries I\+S\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+E\+E\+M\+P\+T\+I\+O\+N\+\_\+\+P\+R\+I\+O\+R\+I\+TY}(P\+R\+I\+O\+R\+I\+TY)~((P\+R\+I\+O\+R\+I\+TY) $<$ 0x10\+U)
\item 
\#define {\bfseries I\+S\+\_\+\+N\+V\+I\+C\+\_\+\+S\+U\+B\+\_\+\+P\+R\+I\+O\+R\+I\+TY}(P\+R\+I\+O\+R\+I\+TY)~((P\+R\+I\+O\+R\+I\+TY) $<$ 0x10\+U)
\item 
\#define {\bfseries I\+S\+\_\+\+N\+V\+I\+C\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+I\+RQ}(I\+RQ)~((I\+RQ) $>$= 0x00)
\item 
\#define {\bfseries I\+S\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+C\+L\+K\+\_\+\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void {\bfseries H\+A\+L\+\_\+\+N\+V\+I\+C\+\_\+\+Set\+Priority\+Grouping} (uint32\+\_\+t Priority\+Group)
\item 
void {\bfseries H\+A\+L\+\_\+\+N\+V\+I\+C\+\_\+\+Set\+Priority} (\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}} I\+R\+Qn, uint32\+\_\+t Preempt\+Priority, uint32\+\_\+t Sub\+Priority)
\item 
void {\bfseries H\+A\+L\+\_\+\+N\+V\+I\+C\+\_\+\+Enable\+I\+RQ} (\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}} I\+R\+Qn)
\item 
void {\bfseries H\+A\+L\+\_\+\+N\+V\+I\+C\+\_\+\+Disable\+I\+RQ} (\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}} I\+R\+Qn)
\item 
void {\bfseries H\+A\+L\+\_\+\+N\+V\+I\+C\+\_\+\+System\+Reset} (void)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+Config} (uint32\+\_\+t Ticks\+Numb)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+N\+V\+I\+C\+\_\+\+Get\+Priority\+Grouping} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+N\+V\+I\+C\+\_\+\+Get\+Priority} (\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}} I\+R\+Qn, uint32\+\_\+t Priority\+Group, uint32\+\_\+t $\ast$p\+Preempt\+Priority, uint32\+\_\+t $\ast$p\+Sub\+Priority)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+N\+V\+I\+C\+\_\+\+Get\+Pending\+I\+RQ} (\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}} I\+R\+Qn)
\item 
void {\bfseries H\+A\+L\+\_\+\+N\+V\+I\+C\+\_\+\+Set\+Pending\+I\+RQ} (\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}} I\+R\+Qn)
\item 
void {\bfseries H\+A\+L\+\_\+\+N\+V\+I\+C\+\_\+\+Clear\+Pending\+I\+RQ} (\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}} I\+R\+Qn)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+N\+V\+I\+C\+\_\+\+Get\+Active} (\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{I\+R\+Qn\+\_\+\+Type}} I\+R\+Qn)
\item 
void {\bfseries H\+A\+L\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+C\+L\+K\+Source\+Config} (uint32\+\_\+t C\+L\+K\+Source)
\item 
void {\bfseries H\+A\+L\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+I\+R\+Q\+Handler} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+Callback} (void)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Header file of C\+O\+R\+T\+EX H\+AL module. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} Copyright (c) 2017 S\+T\+Microelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under B\+SD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+B\+S\+D-\/3-\/\+Clause 