Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Gustavo/Documents/GitHub/LabFinalTaller2/Prueba_FSM_Reto_isim_beh.exe -prj C:/Users/Gustavo/Documents/GitHub/LabFinalTaller2/Prueba_FSM_Reto_beh.prj work.Prueba_FSM_Reto work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Gustavo/Documents/GitHub/LabFinalTaller2/Timer_1_Segundo.v" into library work
Analyzing Verilog file "C:/Users/Gustavo/Documents/GitHub/LabFinalTaller2/FSM_Modo_Reto.v" into library work
Analyzing Verilog file "C:/Users/Gustavo/Documents/GitHub/LabFinalTaller2/Prueba_FSM_Reto.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Timer_1Segundo
Compiling module FSM_Modo_Reto
Compiling module Prueba_FSM_Reto
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
ERROR:Simulator:904 - Unable to remove previous simulation file C:/Users/Gustavo/Documents/GitHub/LabFinalTaller2/Prueba_FSM_Reto_isim_beh.exe. Please check if you have another instance of this simulation running on your system, terminate it and then recompile your design. System Error Message: boost::filesystem::remove: Acceso denegado: "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller2\Prueba_FSM_Reto_isim_beh.exe"
