#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x141eacee0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x141eae400 .scope module, "tb_tiled_gemm" "tb_tiled_gemm" 3 18;
 .timescale -9 -12;
P_0x141e10fe0 .param/l "CLK" 0 3 20, +C4<00000000000000000000000000001010>;
P_0x141e11020 .param/l "OP_HALT" 1 3 76, C4<11111111>;
P_0x141e11060 .param/l "OP_SYNC" 1 3 75, C4<00000100>;
P_0x141e110a0 .param/l "OP_TENSOR" 1 3 73, C4<00000001>;
P_0x141e110e0 .param/l "OP_VECTOR" 1 3 74, C4<00000010>;
P_0x141e11120 .param/l "SRAM_WIDTH" 0 3 21, +C4<00000000000000000000000100000000>;
P_0x141e11160 .param/l "SYNC_MXU" 1 3 80, C4<00000001>;
P_0x141e111a0 .param/l "SYNC_VPU" 1 3 81, C4<00000010>;
P_0x141e111e0 .param/l "VOP_ADD" 1 3 77, C4<00000001>;
P_0x141e11220 .param/l "VOP_LOAD" 1 3 78, C4<00110000>;
P_0x141e11260 .param/l "VOP_STORE" 1 3 79, C4<00110001>;
v0x6000017cec70_0 .net "axi_araddr", 39 0, L_0x600000e92ca0;  1 drivers
v0x6000017ced00_0 .net "axi_arlen", 7 0, L_0x600000e92d10;  1 drivers
v0x6000017ced90_0 .var "axi_arready", 0 0;
v0x6000017cee20_0 .net "axi_arvalid", 0 0, L_0x600000e92df0;  1 drivers
v0x6000017ceeb0_0 .net "axi_awaddr", 39 0, L_0x600000e92a00;  1 drivers
v0x6000017cef40_0 .net "axi_awlen", 7 0, L_0x600000e92a70;  1 drivers
v0x6000017cefd0_0 .var "axi_awready", 0 0;
v0x6000017cf060_0 .net "axi_awvalid", 0 0, L_0x600000e92ae0;  1 drivers
L_0x14809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000017cf0f0_0 .net "axi_bready", 0 0, L_0x14809a968;  1 drivers
v0x6000017cf180_0 .var "axi_bresp", 1 0;
v0x6000017cf210_0 .var "axi_bvalid", 0 0;
v0x6000017cf2a0_0 .var "axi_rdata", 255 0;
v0x6000017cf330_0 .var "axi_rlast", 0 0;
v0x6000017cf3c0_0 .net "axi_rready", 0 0, L_0x600000e92e60;  1 drivers
v0x6000017cf450_0 .var "axi_rvalid", 0 0;
v0x6000017cf4e0_0 .net "axi_wdata", 255 0, L_0x600000e92b50;  1 drivers
v0x6000017cf570_0 .net "axi_wlast", 0 0, L_0x600000e92bc0;  1 drivers
v0x6000017cf600_0 .var "axi_wready", 0 0;
v0x6000017cf690_0 .net "axi_wvalid", 0 0, L_0x600000e92c30;  1 drivers
v0x6000017cf720_0 .var "clk", 0 0;
v0x6000017cf7b0_0 .var/i "errors", 31 0;
v0x6000017cf840_0 .var "global_sync_in", 0 0;
v0x6000017cf8d0_0 .var/i "i", 31 0;
v0x6000017cf960_0 .var "noc_rx_addr", 19 0;
v0x6000017cf9f0_0 .var "noc_rx_data", 255 0;
v0x6000017cfa80_0 .var "noc_rx_is_instr", 0 0;
v0x6000017cfb10_0 .net "noc_rx_ready", 0 0, L_0x600001486e40;  1 drivers
v0x6000017cfba0_0 .var "noc_rx_valid", 0 0;
L_0x14809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017cfc30_0 .net "noc_tx_addr", 19 0, L_0x14809a9f8;  1 drivers
L_0x14809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017cfcc0_0 .net "noc_tx_data", 255 0, L_0x14809a9b0;  1 drivers
v0x6000017cfd50_0 .var "noc_tx_ready", 0 0;
L_0x14809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000017cfde0_0 .net "noc_tx_valid", 0 0, L_0x14809aa40;  1 drivers
v0x6000017cfe70_0 .var "rst_n", 0 0;
v0x6000017cff00_0 .var "sync_grant", 0 0;
v0x6000017c0000_0 .net "sync_request", 0 0, L_0x600000e9ed10;  1 drivers
v0x6000017c0090_0 .net "tpc_busy", 0 0, L_0x600000e9eed0;  1 drivers
v0x6000017c0120_0 .net "tpc_done", 0 0, L_0x600000e9ef40;  1 drivers
v0x6000017c01b0_0 .net "tpc_error", 0 0, L_0x600000e9ee60;  1 drivers
v0x6000017c0240_0 .var "tpc_start", 0 0;
v0x6000017c02d0_0 .var "tpc_start_pc", 19 0;
E_0x6000030d5040 .event negedge, v0x6000017a8090_0;
S_0x141e9fc60 .scope module, "dut" "tensor_processing_cluster" 3 56, 4 15 0, S_0x141eae400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x142010c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x142010c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x142010c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x142010cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x142010d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x142010d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x142010d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x142010dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x142010e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x142010e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x142010e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x142010ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x142010f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x142010f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x142010f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x142010fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x142011000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600000e9fb10 .functor BUFZ 1, v0x6000017cc3f0_0, C4<0>, C4<0>, C4<0>;
L_0x600000e92300 .functor OR 1, L_0x600001483ca0, L_0x600001483e80, C4<0>, C4<0>;
L_0x600000e92370 .functor AND 1, L_0x600000e92290, L_0x600000e92300, C4<1>, C4<1>;
L_0x600000e923e0 .functor BUFZ 1, v0x6000017cd440_0, C4<0>, C4<0>, C4<0>;
L_0x600000e92450 .functor BUFZ 1, v0x6000017ccf30_0, C4<0>, C4<0>, C4<0>;
L_0x600000e93020 .functor AND 1, v0x6000017cfba0_0, L_0x600001486e40, C4<1>, C4<1>;
L_0x600000e93090 .functor AND 1, L_0x600000e93020, L_0x600001486ee0, C4<1>, C4<1>;
v0x6000017ca370_0 .net *"_ivl_24", 19 0, L_0x6000014835c0;  1 drivers
L_0x14809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000017ca400_0 .net *"_ivl_27", 3 0, L_0x14809a530;  1 drivers
v0x6000017ca490_0 .net *"_ivl_28", 19 0, L_0x600001483660;  1 drivers
L_0x14809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017ca520_0 .net *"_ivl_31", 14 0, L_0x14809a578;  1 drivers
L_0x14809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000017ca5b0_0 .net/2u *"_ivl_34", 2 0, L_0x14809a5c0;  1 drivers
v0x6000017ca640_0 .net *"_ivl_38", 19 0, L_0x600001483840;  1 drivers
L_0x14809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000017ca6d0_0 .net *"_ivl_41", 3 0, L_0x14809a608;  1 drivers
v0x6000017ca760_0 .net *"_ivl_42", 19 0, L_0x6000014838e0;  1 drivers
L_0x14809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000017ca7f0_0 .net *"_ivl_45", 3 0, L_0x14809a650;  1 drivers
L_0x14809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000017ca880_0 .net/2u *"_ivl_48", 2 0, L_0x14809a698;  1 drivers
v0x6000017ca910_0 .net *"_ivl_52", 19 0, L_0x600001483ac0;  1 drivers
L_0x14809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000017ca9a0_0 .net *"_ivl_55", 3 0, L_0x14809a6e0;  1 drivers
v0x6000017caa30_0 .net *"_ivl_56", 19 0, L_0x600001483b60;  1 drivers
L_0x14809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000017caac0_0 .net *"_ivl_59", 3 0, L_0x14809a728;  1 drivers
L_0x14809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000017cab50_0 .net *"_ivl_63", 127 0, L_0x14809a770;  1 drivers
v0x6000017cabe0_0 .net *"_ivl_65", 127 0, L_0x600001483d40;  1 drivers
L_0x14809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000017cac70_0 .net/2u *"_ivl_68", 2 0, L_0x14809a7b8;  1 drivers
v0x6000017cad00_0 .net *"_ivl_70", 0 0, L_0x600001483ca0;  1 drivers
L_0x14809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000017cad90_0 .net/2u *"_ivl_72", 2 0, L_0x14809a800;  1 drivers
v0x6000017cae20_0 .net *"_ivl_74", 0 0, L_0x600001483e80;  1 drivers
v0x6000017caeb0_0 .net *"_ivl_77", 0 0, L_0x600000e92300;  1 drivers
v0x6000017caf40_0 .net *"_ivl_87", 0 0, L_0x600000e93020;  1 drivers
v0x6000017cafd0_0 .net *"_ivl_89", 0 0, L_0x600001486ee0;  1 drivers
v0x6000017cb060_0 .var "act_data_d", 31 0;
v0x6000017cb0f0_0 .var "act_valid_d", 0 0;
v0x6000017cb180_0 .var "act_valid_d2", 0 0;
v0x6000017cb210_0 .net "axi_araddr", 39 0, L_0x600000e92ca0;  alias, 1 drivers
v0x6000017cb2a0_0 .net "axi_arlen", 7 0, L_0x600000e92d10;  alias, 1 drivers
v0x6000017cb330_0 .net "axi_arready", 0 0, v0x6000017ced90_0;  1 drivers
v0x6000017cb3c0_0 .net "axi_arvalid", 0 0, L_0x600000e92df0;  alias, 1 drivers
v0x6000017cb450_0 .net "axi_awaddr", 39 0, L_0x600000e92a00;  alias, 1 drivers
v0x6000017cb4e0_0 .net "axi_awlen", 7 0, L_0x600000e92a70;  alias, 1 drivers
v0x6000017cb570_0 .net "axi_awready", 0 0, v0x6000017cefd0_0;  1 drivers
v0x6000017cb600_0 .net "axi_awvalid", 0 0, L_0x600000e92ae0;  alias, 1 drivers
v0x6000017cb690_0 .net "axi_bready", 0 0, L_0x14809a968;  alias, 1 drivers
v0x6000017cb720_0 .net "axi_bresp", 1 0, v0x6000017cf180_0;  1 drivers
v0x6000017cb7b0_0 .net "axi_bvalid", 0 0, v0x6000017cf210_0;  1 drivers
v0x6000017cb840_0 .net "axi_rdata", 255 0, v0x6000017cf2a0_0;  1 drivers
v0x6000017cb8d0_0 .net "axi_rlast", 0 0, v0x6000017cf330_0;  1 drivers
v0x6000017cb960_0 .net "axi_rready", 0 0, L_0x600000e92e60;  alias, 1 drivers
v0x6000017cb9f0_0 .net "axi_rvalid", 0 0, v0x6000017cf450_0;  1 drivers
v0x6000017cba80_0 .net "axi_wdata", 255 0, L_0x600000e92b50;  alias, 1 drivers
v0x6000017cbb10_0 .net "axi_wlast", 0 0, L_0x600000e92bc0;  alias, 1 drivers
v0x6000017cbba0_0 .net "axi_wready", 0 0, v0x6000017cf600_0;  1 drivers
v0x6000017cbc30_0 .net "axi_wvalid", 0 0, L_0x600000e92c30;  alias, 1 drivers
v0x6000017cbcc0_0 .net "clk", 0 0, v0x6000017cf720_0;  1 drivers
v0x6000017cbd50_0 .net "dma_lcp_done", 0 0, L_0x600000e927d0;  1 drivers
v0x6000017cbde0_0 .net "dma_lcp_ready", 0 0, L_0x600001485f40;  1 drivers
v0x6000017cbe70_0 .net "dma_sram_addr", 19 0, v0x6000017a8e10_0;  1 drivers
v0x6000017cbf00_0 .net "dma_sram_rdata", 255 0, L_0x600000e92fb0;  1 drivers
v0x6000017cc000_0 .net "dma_sram_re", 0 0, L_0x600000e92990;  1 drivers
v0x6000017cc090_0 .net "dma_sram_ready", 0 0, L_0x600001486da0;  1 drivers
v0x6000017cc120_0 .net "dma_sram_wdata", 255 0, L_0x600000e928b0;  1 drivers
v0x6000017cc1b0_0 .net "dma_sram_we", 0 0, L_0x600000e92920;  1 drivers
v0x6000017cc240_0 .net "global_sync_in", 0 0, v0x6000017cf840_0;  1 drivers
v0x6000017cc2d0 .array "instr_mem", 4095 0, 127 0;
v0x6000017cc360_0 .var "instr_rdata_reg", 127 0;
v0x6000017cc3f0_0 .var "instr_valid_reg", 0 0;
v0x6000017cc480_0 .net "lcp_dma_cmd", 127 0, v0x6000017aa910_0;  1 drivers
v0x6000017cc510_0 .net "lcp_dma_valid", 0 0, L_0x600000e9f9c0;  1 drivers
v0x6000017cc5a0_0 .net "lcp_imem_addr", 19 0, L_0x600000e9fc60;  1 drivers
v0x6000017cc630_0 .net "lcp_imem_data", 127 0, v0x6000017cc360_0;  1 drivers
v0x6000017cc6c0_0 .net "lcp_imem_re", 0 0, L_0x600000e9fcd0;  1 drivers
v0x6000017cc750_0 .net "lcp_imem_valid", 0 0, L_0x600000e9fb10;  1 drivers
v0x6000017cc7e0_0 .net "lcp_mxu_cmd", 127 0, v0x6000017ab600_0;  1 drivers
v0x6000017cc870_0 .net "lcp_mxu_valid", 0 0, L_0x600000e9fe20;  1 drivers
v0x6000017cc900_0 .net "lcp_vpu_cmd", 127 0, v0x6000017ac240_0;  1 drivers
v0x6000017cc990_0 .net "lcp_vpu_valid", 0 0, L_0x600000e9f8e0;  1 drivers
v0x6000017cca20_0 .net "mxu_a_addr", 19 0, L_0x600001483980;  1 drivers
v0x6000017ccab0_0 .net "mxu_a_rdata", 255 0, L_0x600000e92ed0;  1 drivers
v0x6000017ccb40_0 .net "mxu_a_re", 0 0, L_0x600001483a20;  1 drivers
v0x6000017ccbd0_0 .net "mxu_a_ready", 0 0, L_0x600001486c60;  1 drivers
v0x6000017ccc60_0 .net "mxu_cfg_k", 15 0, L_0x60000148d900;  1 drivers
v0x6000017cccf0_0 .net "mxu_cfg_m", 15 0, L_0x60000148d7c0;  1 drivers
v0x6000017ccd80_0 .net "mxu_cfg_n", 15 0, L_0x60000148d860;  1 drivers
v0x6000017cce10_0 .var "mxu_col_cnt", 4 0;
v0x6000017ccea0_0 .var "mxu_cycle_cnt", 15 0;
v0x6000017ccf30_0 .var "mxu_done_reg", 0 0;
v0x6000017ccfc0_0 .net "mxu_dst_addr", 15 0, L_0x60000148d5e0;  1 drivers
v0x6000017cd050_0 .net "mxu_lcp_done", 0 0, L_0x600000e92450;  1 drivers
v0x6000017cd0e0_0 .net "mxu_lcp_ready", 0 0, L_0x600000e923e0;  1 drivers
v0x6000017cd170_0 .net "mxu_o_addr", 19 0, L_0x600001483c00;  1 drivers
v0x6000017cd200_0 .net "mxu_o_ready", 0 0, L_0x600001486d00;  1 drivers
v0x6000017cd290_0 .net "mxu_o_wdata", 255 0, L_0x600001483de0;  1 drivers
v0x6000017cd320_0 .net "mxu_o_we", 0 0, L_0x600000e92370;  1 drivers
v0x6000017cd3b0_0 .var "mxu_out_cnt", 15 0;
v0x6000017cd440_0 .var "mxu_ready_reg", 0 0;
v0x6000017cd4d0_0 .net "mxu_src0_addr", 15 0, L_0x60000148d680;  1 drivers
v0x6000017cd560_0 .net "mxu_src1_addr", 15 0, L_0x60000148d720;  1 drivers
v0x6000017cd5f0_0 .var "mxu_start_array", 0 0;
v0x6000017cd680_0 .var "mxu_start_array_d", 0 0;
v0x6000017cd710_0 .var "mxu_state", 2 0;
v0x6000017cd7a0_0 .net "mxu_subop", 7 0, L_0x60000148d540;  1 drivers
v0x6000017cd830_0 .net "mxu_w_addr", 19 0, L_0x600001483700;  1 drivers
v0x6000017cd8c0_0 .net "mxu_w_rdata", 255 0, v0x6000017b78d0_0;  1 drivers
v0x6000017cd950_0 .net "mxu_w_re", 0 0, L_0x6000014837a0;  1 drivers
v0x6000017cd9e0_0 .net "mxu_w_ready", 0 0, L_0x600001486b20;  1 drivers
v0x6000017cda70_0 .net "noc_data_write", 0 0, L_0x600000e93090;  1 drivers
v0x6000017cdb00_0 .net "noc_rx_addr", 19 0, v0x6000017cf960_0;  1 drivers
v0x6000017cdb90_0 .net "noc_rx_data", 255 0, v0x6000017cf9f0_0;  1 drivers
v0x6000017cdc20_0 .net "noc_rx_is_instr", 0 0, v0x6000017cfa80_0;  1 drivers
v0x6000017cdcb0_0 .net "noc_rx_ready", 0 0, L_0x600001486e40;  alias, 1 drivers
v0x6000017cdd40_0 .net "noc_rx_valid", 0 0, v0x6000017cfba0_0;  1 drivers
v0x6000017cddd0_0 .net "noc_tx_addr", 19 0, L_0x14809a9f8;  alias, 1 drivers
v0x6000017cde60_0 .net "noc_tx_data", 255 0, L_0x14809a9b0;  alias, 1 drivers
v0x6000017cdef0_0 .net "noc_tx_ready", 0 0, v0x6000017cfd50_0;  1 drivers
v0x6000017cdf80_0 .net "noc_tx_valid", 0 0, L_0x14809aa40;  alias, 1 drivers
v0x6000017ce010_0 .net "rst_n", 0 0, v0x6000017cfe70_0;  1 drivers
v0x6000017ce0a0_0 .net "sync_grant", 0 0, v0x6000017cff00_0;  1 drivers
v0x6000017ce130_0 .net "sync_request", 0 0, L_0x600000e9ed10;  alias, 1 drivers
v0x6000017ce1c0_0 .net "systolic_busy", 0 0, L_0x600000e921b0;  1 drivers
v0x6000017ce250_0 .net "systolic_done", 0 0, L_0x6000014830c0;  1 drivers
v0x6000017ce2e0_0 .net "systolic_result", 127 0, L_0x600001482c60;  1 drivers
v0x6000017ce370_0 .net "systolic_result_valid", 0 0, L_0x600000e92290;  1 drivers
v0x6000017ce400_0 .net "tpc_busy", 0 0, L_0x600000e9eed0;  alias, 1 drivers
v0x6000017ce490_0 .net "tpc_done", 0 0, L_0x600000e9ef40;  alias, 1 drivers
v0x6000017ce520_0 .net "tpc_error", 0 0, L_0x600000e9ee60;  alias, 1 drivers
v0x6000017ce5b0_0 .net "tpc_start", 0 0, v0x6000017c0240_0;  1 drivers
v0x6000017ce640_0 .net "tpc_start_pc", 19 0, v0x6000017c02d0_0;  1 drivers
v0x6000017ce6d0_0 .net "vpu_lcp_done", 0 0, L_0x600000e925a0;  1 drivers
v0x6000017ce760_0 .net "vpu_lcp_ready", 0 0, L_0x600001485a40;  1 drivers
v0x6000017ce7f0_0 .net "vpu_sram_addr", 19 0, v0x6000017c9710_0;  1 drivers
v0x6000017ce880_0 .net "vpu_sram_rdata", 255 0, L_0x600000e92f40;  1 drivers
v0x6000017ce910_0 .net "vpu_sram_re", 0 0, L_0x600000e92760;  1 drivers
v0x6000017ce9a0_0 .net "vpu_sram_ready", 0 0, L_0x600001486bc0;  1 drivers
v0x6000017cea30_0 .net "vpu_sram_wdata", 255 0, L_0x600000e92680;  1 drivers
v0x6000017ceac0_0 .net "vpu_sram_we", 0 0, L_0x600000e926f0;  1 drivers
v0x6000017ceb50_0 .var "weight_load_col_d", 1 0;
v0x6000017cebe0_0 .var "weight_load_en_d", 0 0;
L_0x60000148d540 .part v0x6000017ab600_0, 112, 8;
L_0x60000148d5e0 .part v0x6000017ab600_0, 96, 16;
L_0x60000148d680 .part v0x6000017ab600_0, 80, 16;
L_0x60000148d720 .part v0x6000017ab600_0, 64, 16;
L_0x60000148d7c0 .part v0x6000017ab600_0, 48, 16;
L_0x60000148d860 .part v0x6000017ab600_0, 32, 16;
L_0x60000148d900 .part v0x6000017ab600_0, 16, 16;
L_0x600001483520 .part v0x6000017b78d0_0, 0, 32;
L_0x6000014835c0 .concat [ 16 4 0 0], L_0x60000148d720, L_0x14809a530;
L_0x600001483660 .concat [ 5 15 0 0], v0x6000017cce10_0, L_0x14809a578;
L_0x600001483700 .arith/sum 20, L_0x6000014835c0, L_0x600001483660;
L_0x6000014837a0 .cmp/eq 3, v0x6000017cd710_0, L_0x14809a5c0;
L_0x600001483840 .concat [ 16 4 0 0], L_0x60000148d680, L_0x14809a608;
L_0x6000014838e0 .concat [ 16 4 0 0], v0x6000017ccea0_0, L_0x14809a650;
L_0x600001483980 .arith/sum 20, L_0x600001483840, L_0x6000014838e0;
L_0x600001483a20 .cmp/eq 3, v0x6000017cd710_0, L_0x14809a698;
L_0x600001483ac0 .concat [ 16 4 0 0], L_0x60000148d5e0, L_0x14809a6e0;
L_0x600001483b60 .concat [ 16 4 0 0], v0x6000017cd3b0_0, L_0x14809a728;
L_0x600001483c00 .arith/sum 20, L_0x600001483ac0, L_0x600001483b60;
L_0x600001483d40 .part L_0x600001482c60, 0, 128;
L_0x600001483de0 .concat [ 128 128 0 0], L_0x600001483d40, L_0x14809a770;
L_0x600001483ca0 .cmp/eq 3, v0x6000017cd710_0, L_0x14809a7b8;
L_0x600001483e80 .cmp/eq 3, v0x6000017cd710_0, L_0x14809a800;
L_0x600001486e40 .reduce/nor L_0x600000e9eed0;
L_0x600001486ee0 .reduce/nor v0x6000017cfa80_0;
S_0x141eacae0 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x141e9fc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x142021600 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x142021640 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x142021680 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x1420216c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x142021700 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x142021740 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x142021780 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x1420217c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x142021800 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x142021840 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x142021880 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x1420218c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x142021900 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x142021940 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x142021980 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x1420219c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x142021a00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x142021a40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x142021a80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x142021ac0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x142021b00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600000e927d0 .functor BUFZ 1, v0x6000017a8510_0, C4<0>, C4<0>, C4<0>;
L_0x600000e928b0 .functor BUFZ 256, v0x6000017a9170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000e92920 .functor BUFZ 1, v0x6000017a9290_0, C4<0>, C4<0>, C4<0>;
L_0x600000e92990 .functor BUFZ 1, v0x6000017a8fc0_0, C4<0>, C4<0>, C4<0>;
L_0x600000e92a00 .functor BUFZ 40, v0x600001797450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000e92a70 .functor BUFZ 8, v0x600001797570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000e92ae0 .functor BUFZ 1, v0x600001797720_0, C4<0>, C4<0>, C4<0>;
L_0x600000e92b50 .functor BUFZ 256, v0x600001797cc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000e92bc0 .functor BUFZ 1, v0x600001797de0_0, C4<0>, C4<0>, C4<0>;
L_0x600000e92c30 .functor BUFZ 1, v0x6000017906c0_0, C4<0>, C4<0>, C4<0>;
L_0x600000e92ca0 .functor BUFZ 40, v0x600001797060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000e92d10 .functor BUFZ 8, v0x600001797180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000e92df0 .functor BUFZ 1, v0x600001797330_0, C4<0>, C4<0>, C4<0>;
L_0x600000e92e60 .functor BUFZ 1, v0x600001797b10_0, C4<0>, C4<0>, C4<0>;
L_0x14809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001796f40_0 .net/2u *"_ivl_14", 3 0, L_0x14809a920;  1 drivers
v0x600001796fd0_0 .net "axi_araddr", 39 0, L_0x600000e92ca0;  alias, 1 drivers
v0x600001797060_0 .var "axi_araddr_reg", 39 0;
v0x6000017970f0_0 .net "axi_arlen", 7 0, L_0x600000e92d10;  alias, 1 drivers
v0x600001797180_0 .var "axi_arlen_reg", 7 0;
v0x600001797210_0 .net "axi_arready", 0 0, v0x6000017ced90_0;  alias, 1 drivers
v0x6000017972a0_0 .net "axi_arvalid", 0 0, L_0x600000e92df0;  alias, 1 drivers
v0x600001797330_0 .var "axi_arvalid_reg", 0 0;
v0x6000017973c0_0 .net "axi_awaddr", 39 0, L_0x600000e92a00;  alias, 1 drivers
v0x600001797450_0 .var "axi_awaddr_reg", 39 0;
v0x6000017974e0_0 .net "axi_awlen", 7 0, L_0x600000e92a70;  alias, 1 drivers
v0x600001797570_0 .var "axi_awlen_reg", 7 0;
v0x600001797600_0 .net "axi_awready", 0 0, v0x6000017cefd0_0;  alias, 1 drivers
v0x600001797690_0 .net "axi_awvalid", 0 0, L_0x600000e92ae0;  alias, 1 drivers
v0x600001797720_0 .var "axi_awvalid_reg", 0 0;
v0x6000017977b0_0 .net "axi_bready", 0 0, L_0x14809a968;  alias, 1 drivers
v0x600001797840_0 .net "axi_bresp", 1 0, v0x6000017cf180_0;  alias, 1 drivers
v0x6000017978d0_0 .net "axi_bvalid", 0 0, v0x6000017cf210_0;  alias, 1 drivers
v0x600001797960_0 .net "axi_rdata", 255 0, v0x6000017cf2a0_0;  alias, 1 drivers
v0x6000017979f0_0 .net "axi_rlast", 0 0, v0x6000017cf330_0;  alias, 1 drivers
v0x600001797a80_0 .net "axi_rready", 0 0, L_0x600000e92e60;  alias, 1 drivers
v0x600001797b10_0 .var "axi_rready_reg", 0 0;
v0x600001797ba0_0 .net "axi_rvalid", 0 0, v0x6000017cf450_0;  alias, 1 drivers
v0x600001797c30_0 .net "axi_wdata", 255 0, L_0x600000e92b50;  alias, 1 drivers
v0x600001797cc0_0 .var "axi_wdata_reg", 255 0;
v0x600001797d50_0 .net "axi_wlast", 0 0, L_0x600000e92bc0;  alias, 1 drivers
v0x600001797de0_0 .var "axi_wlast_reg", 0 0;
v0x600001797e70_0 .net "axi_wready", 0 0, v0x6000017cf600_0;  alias, 1 drivers
v0x600001797f00_0 .net "axi_wvalid", 0 0, L_0x600000e92c30;  alias, 1 drivers
v0x6000017906c0_0 .var "axi_wvalid_reg", 0 0;
v0x600001790630_0 .net "cfg_cols", 11 0, L_0x600001485d60;  1 drivers
v0x6000017a8000_0 .net "cfg_rows", 11 0, L_0x600001485cc0;  1 drivers
v0x6000017a8090_0 .net "clk", 0 0, v0x6000017cf720_0;  alias, 1 drivers
v0x6000017a8120_0 .net "cmd", 127 0, v0x6000017aa910_0;  alias, 1 drivers
v0x6000017a81b0_0 .net "cmd_done", 0 0, L_0x600000e927d0;  alias, 1 drivers
v0x6000017a8240_0 .net "cmd_ready", 0 0, L_0x600001485f40;  alias, 1 drivers
v0x6000017a82d0_0 .net "cmd_valid", 0 0, L_0x600000e9f9c0;  alias, 1 drivers
v0x6000017a8360_0 .var "col_count", 11 0;
v0x6000017a83f0_0 .var "cols_cfg", 11 0;
v0x6000017a8480_0 .var "data_buf", 255 0;
v0x6000017a8510_0 .var "done_reg", 0 0;
v0x6000017a85a0_0 .net "ext_addr", 39 0, L_0x600001485b80;  1 drivers
v0x6000017a8630_0 .var "ext_base", 39 0;
v0x6000017a86c0_0 .var "ext_ptr", 39 0;
v0x6000017a8750_0 .net "ext_stride", 11 0, L_0x600001485e00;  1 drivers
v0x6000017a87e0_0 .var "ext_stride_cfg", 11 0;
v0x6000017a8870_0 .net "int_addr", 19 0, L_0x600001485c20;  1 drivers
v0x6000017a8900_0 .var "int_base", 19 0;
v0x6000017a8990_0 .var "int_ptr", 19 0;
v0x6000017a8a20_0 .net "int_stride", 11 0, L_0x600001485ea0;  1 drivers
v0x6000017a8ab0_0 .var "int_stride_cfg", 11 0;
v0x6000017a8b40_0 .var "op_type", 7 0;
v0x6000017a8bd0_0 .var "row_count", 11 0;
v0x6000017a8c60_0 .var "rows_cfg", 11 0;
v0x6000017a8cf0_0 .net "rst_n", 0 0, v0x6000017cfe70_0;  alias, 1 drivers
v0x6000017a8d80_0 .net "sram_addr", 19 0, v0x6000017a8e10_0;  alias, 1 drivers
v0x6000017a8e10_0 .var "sram_addr_reg", 19 0;
v0x6000017a8ea0_0 .net "sram_rdata", 255 0, L_0x600000e92fb0;  alias, 1 drivers
v0x6000017a8f30_0 .net "sram_re", 0 0, L_0x600000e92990;  alias, 1 drivers
v0x6000017a8fc0_0 .var "sram_re_reg", 0 0;
v0x6000017a9050_0 .net "sram_ready", 0 0, L_0x600001486da0;  alias, 1 drivers
v0x6000017a90e0_0 .net "sram_wdata", 255 0, L_0x600000e928b0;  alias, 1 drivers
v0x6000017a9170_0 .var "sram_wdata_reg", 255 0;
v0x6000017a9200_0 .net "sram_we", 0 0, L_0x600000e92920;  alias, 1 drivers
v0x6000017a9290_0 .var "sram_we_reg", 0 0;
v0x6000017a9320_0 .var "state", 3 0;
v0x6000017a93b0_0 .net "subop", 7 0, L_0x600001485ae0;  1 drivers
E_0x6000030d5a00/0 .event negedge, v0x6000017a8cf0_0;
E_0x6000030d5a00/1 .event posedge, v0x6000017a8090_0;
E_0x6000030d5a00 .event/or E_0x6000030d5a00/0, E_0x6000030d5a00/1;
L_0x600001485ae0 .part v0x6000017aa910_0, 112, 8;
L_0x600001485b80 .part v0x6000017aa910_0, 72, 40;
L_0x600001485c20 .part v0x6000017aa910_0, 52, 20;
L_0x600001485cc0 .part v0x6000017aa910_0, 40, 12;
L_0x600001485d60 .part v0x6000017aa910_0, 28, 12;
L_0x600001485e00 .part v0x6000017aa910_0, 16, 12;
L_0x600001485ea0 .part v0x6000017aa910_0, 4, 12;
L_0x600001485f40 .cmp/eq 4, v0x6000017a9320_0, L_0x14809a920;
S_0x141e37e00 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x141e9fc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x142025200 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x142025240 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x142025280 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x1420252c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x142025300 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x142025340 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x142025380 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x1420253c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x142025400 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x142025440 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x142025480 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x1420254c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x142025500 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x142025540 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x142025580 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x1420255c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x142025600 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x142025640 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x142025680 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x1420256c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x142025700 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x142025740 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x142025780 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x1420257c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x142025800 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x142025840 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x142025880 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x600000e9fb80 .functor AND 1, L_0x60000148d220, L_0x60000148c960, C4<1>, C4<1>;
L_0x600000e9fbf0 .functor AND 1, L_0x600000e9fb80, L_0x60000148caa0, C4<1>, C4<1>;
L_0x600000e9fc60 .functor BUFZ 20, v0x6000017aaf40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600000e9fcd0 .functor BUFZ 1, v0x6000017ab0f0_0, C4<0>, C4<0>, C4<0>;
L_0x600000e9fe20 .functor BUFZ 1, v0x6000017ab840_0, C4<0>, C4<0>, C4<0>;
L_0x600000e9f8e0 .functor BUFZ 1, v0x6000017ac480_0, C4<0>, C4<0>, C4<0>;
L_0x600000e9f9c0 .functor BUFZ 1, v0x6000017aab50_0, C4<0>, C4<0>, C4<0>;
L_0x600000e9f100 .functor AND 1, L_0x60000148c5a0, L_0x60000148c500, C4<1>, C4<1>;
L_0x600000e9eed0 .functor AND 1, L_0x600000e9f100, L_0x60000148d400, C4<1>, C4<1>;
L_0x600000e9ef40 .functor BUFZ 1, v0x6000017aac70_0, C4<0>, C4<0>, C4<0>;
L_0x600000e9ee60 .functor BUFZ 1, v0x6000017aad90_0, C4<0>, C4<0>, C4<0>;
L_0x600000e9ed10 .functor BUFZ 1, v0x6000017ac090_0, C4<0>, C4<0>, C4<0>;
L_0x148098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017a94d0_0 .net *"_ivl_11", 23 0, L_0x148098010;  1 drivers
L_0x148098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017a9560_0 .net/2u *"_ivl_12", 31 0, L_0x148098058;  1 drivers
v0x6000017a95f0_0 .net *"_ivl_14", 0 0, L_0x60000148d220;  1 drivers
v0x6000017a9680_0 .net *"_ivl_16", 31 0, L_0x60000148d360;  1 drivers
L_0x1480980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017a9710_0 .net *"_ivl_19", 23 0, L_0x1480980a0;  1 drivers
L_0x1480980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017a97a0_0 .net/2u *"_ivl_20", 31 0, L_0x1480980e8;  1 drivers
v0x6000017a9830_0 .net *"_ivl_22", 0 0, L_0x60000148c960;  1 drivers
v0x6000017a98c0_0 .net *"_ivl_25", 0 0, L_0x600000e9fb80;  1 drivers
v0x6000017a9950_0 .net *"_ivl_26", 31 0, L_0x60000148ca00;  1 drivers
L_0x148098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017a99e0_0 .net *"_ivl_29", 23 0, L_0x148098130;  1 drivers
L_0x148098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017a9a70_0 .net/2u *"_ivl_30", 31 0, L_0x148098178;  1 drivers
v0x6000017a9b00_0 .net *"_ivl_32", 0 0, L_0x60000148caa0;  1 drivers
v0x6000017a9b90_0 .net *"_ivl_36", 31 0, L_0x60000148cb40;  1 drivers
L_0x1480981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017a9c20_0 .net *"_ivl_39", 23 0, L_0x1480981c0;  1 drivers
L_0x148098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017a9cb0_0 .net/2u *"_ivl_40", 31 0, L_0x148098208;  1 drivers
v0x6000017a9d40_0 .net *"_ivl_44", 31 0, L_0x60000148cc80;  1 drivers
L_0x148098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017a9dd0_0 .net *"_ivl_47", 23 0, L_0x148098250;  1 drivers
L_0x148098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017a9e60_0 .net/2u *"_ivl_48", 31 0, L_0x148098298;  1 drivers
v0x6000017a9ef0_0 .net *"_ivl_52", 31 0, L_0x60000148c820;  1 drivers
L_0x1480982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017a9f80_0 .net *"_ivl_55", 23 0, L_0x1480982e0;  1 drivers
L_0x148098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017aa010_0 .net/2u *"_ivl_56", 31 0, L_0x148098328;  1 drivers
L_0x148098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000017aa0a0_0 .net/2u *"_ivl_76", 3 0, L_0x148098370;  1 drivers
v0x6000017aa130_0 .net *"_ivl_78", 0 0, L_0x60000148c5a0;  1 drivers
v0x6000017aa1c0_0 .net *"_ivl_8", 31 0, L_0x60000148d180;  1 drivers
L_0x1480983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000017aa250_0 .net/2u *"_ivl_80", 3 0, L_0x1480983b8;  1 drivers
v0x6000017aa2e0_0 .net *"_ivl_82", 0 0, L_0x60000148c500;  1 drivers
v0x6000017aa370_0 .net *"_ivl_85", 0 0, L_0x600000e9f100;  1 drivers
L_0x148098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x6000017aa400_0 .net/2u *"_ivl_86", 3 0, L_0x148098400;  1 drivers
v0x6000017aa490_0 .net *"_ivl_88", 0 0, L_0x60000148d400;  1 drivers
v0x6000017aa520_0 .net "all_done", 0 0, L_0x600000e9fbf0;  1 drivers
v0x6000017aa5b0_0 .net "busy", 0 0, L_0x600000e9eed0;  alias, 1 drivers
v0x6000017aa640_0 .net "clk", 0 0, v0x6000017cf720_0;  alias, 1 drivers
v0x6000017aa6d0_0 .var "decoded_opcode", 7 0;
v0x6000017aa760_0 .var "decoded_subop", 7 0;
v0x6000017aa7f0_0 .net "dma_clear", 0 0, L_0x60000148c640;  1 drivers
v0x6000017aa880_0 .net "dma_cmd", 127 0, v0x6000017aa910_0;  alias, 1 drivers
v0x6000017aa910_0 .var "dma_cmd_reg", 127 0;
v0x6000017aa9a0_0 .net "dma_done", 0 0, L_0x600000e927d0;  alias, 1 drivers
v0x6000017aaa30_0 .net "dma_ready", 0 0, L_0x600001485f40;  alias, 1 drivers
v0x6000017aaac0_0 .net "dma_valid", 0 0, L_0x600000e9f9c0;  alias, 1 drivers
v0x6000017aab50_0 .var "dma_valid_reg", 0 0;
v0x6000017aabe0_0 .net "done", 0 0, L_0x600000e9ef40;  alias, 1 drivers
v0x6000017aac70_0 .var "done_reg", 0 0;
v0x6000017aad00_0 .net "error", 0 0, L_0x600000e9ee60;  alias, 1 drivers
v0x6000017aad90_0 .var "error_reg", 0 0;
v0x6000017aae20_0 .net "global_sync_in", 0 0, v0x6000017cf840_0;  alias, 1 drivers
v0x6000017aaeb0_0 .net "imem_addr", 19 0, L_0x600000e9fc60;  alias, 1 drivers
v0x6000017aaf40_0 .var "imem_addr_reg", 19 0;
v0x6000017aafd0_0 .net "imem_data", 127 0, v0x6000017cc360_0;  alias, 1 drivers
v0x6000017ab060_0 .net "imem_re", 0 0, L_0x600000e9fcd0;  alias, 1 drivers
v0x6000017ab0f0_0 .var "imem_re_reg", 0 0;
v0x6000017ab180_0 .net "imem_valid", 0 0, L_0x600000e9fb10;  alias, 1 drivers
v0x6000017ab210_0 .var "instr_reg", 127 0;
v0x6000017ab2a0_0 .net "loop_count", 15 0, L_0x60000148d040;  1 drivers
v0x6000017ab330 .array "loop_counter", 3 0, 15 0;
v0x6000017ab3c0_0 .var "loop_sp", 1 0;
v0x6000017ab450 .array "loop_start_addr", 3 0, 19 0;
v0x6000017ab4e0_0 .net "mxu_clear", 0 0, L_0x60000148cbe0;  1 drivers
v0x6000017ab570_0 .net "mxu_cmd", 127 0, v0x6000017ab600_0;  alias, 1 drivers
v0x6000017ab600_0 .var "mxu_cmd_reg", 127 0;
v0x6000017ab690_0 .net "mxu_done", 0 0, L_0x600000e92450;  alias, 1 drivers
v0x6000017ab720_0 .net "mxu_ready", 0 0, L_0x600000e923e0;  alias, 1 drivers
v0x6000017ab7b0_0 .net "mxu_valid", 0 0, L_0x600000e9fe20;  alias, 1 drivers
v0x6000017ab840_0 .var "mxu_valid_reg", 0 0;
v0x6000017ab8d0_0 .net "opcode", 7 0, L_0x60000148cf00;  1 drivers
v0x6000017ab960_0 .var "pc", 19 0;
v0x6000017ab9f0_0 .var "pending_dma", 7 0;
v0x6000017aba80_0 .var "pending_mxu", 7 0;
v0x6000017abb10_0 .var "pending_vpu", 7 0;
v0x6000017abba0_0 .net "rst_n", 0 0, v0x6000017cfe70_0;  alias, 1 drivers
v0x6000017abc30_0 .net "start", 0 0, v0x6000017c0240_0;  alias, 1 drivers
v0x6000017abcc0_0 .net "start_pc", 19 0, v0x6000017c02d0_0;  alias, 1 drivers
v0x6000017abd50_0 .var "state", 3 0;
v0x6000017abde0_0 .net "subop", 7 0, L_0x60000148cfa0;  1 drivers
v0x6000017abe70_0 .net "sync_grant", 0 0, v0x6000017cff00_0;  alias, 1 drivers
v0x6000017abf00_0 .net "sync_mask", 7 0, L_0x60000148d0e0;  1 drivers
v0x6000017ac000_0 .net "sync_request", 0 0, L_0x600000e9ed10;  alias, 1 drivers
v0x6000017ac090_0 .var "sync_request_reg", 0 0;
v0x6000017ac120_0 .net "vpu_clear", 0 0, L_0x60000148cd20;  1 drivers
v0x6000017ac1b0_0 .net "vpu_cmd", 127 0, v0x6000017ac240_0;  alias, 1 drivers
v0x6000017ac240_0 .var "vpu_cmd_reg", 127 0;
v0x6000017ac2d0_0 .net "vpu_done", 0 0, L_0x600000e925a0;  alias, 1 drivers
v0x6000017ac360_0 .net "vpu_ready", 0 0, L_0x600001485a40;  alias, 1 drivers
v0x6000017ac3f0_0 .net "vpu_valid", 0 0, L_0x600000e9f8e0;  alias, 1 drivers
v0x6000017ac480_0 .var "vpu_valid_reg", 0 0;
L_0x60000148cf00 .part v0x6000017cc360_0, 120, 8;
L_0x60000148cfa0 .part v0x6000017cc360_0, 112, 8;
L_0x60000148d040 .part v0x6000017cc360_0, 32, 16;
L_0x60000148d0e0 .part v0x6000017cc360_0, 104, 8;
L_0x60000148d180 .concat [ 8 24 0 0], v0x6000017aba80_0, L_0x148098010;
L_0x60000148d220 .cmp/eq 32, L_0x60000148d180, L_0x148098058;
L_0x60000148d360 .concat [ 8 24 0 0], v0x6000017abb10_0, L_0x1480980a0;
L_0x60000148c960 .cmp/eq 32, L_0x60000148d360, L_0x1480980e8;
L_0x60000148ca00 .concat [ 8 24 0 0], v0x6000017ab9f0_0, L_0x148098130;
L_0x60000148caa0 .cmp/eq 32, L_0x60000148ca00, L_0x148098178;
L_0x60000148cb40 .concat [ 8 24 0 0], v0x6000017aba80_0, L_0x1480981c0;
L_0x60000148cbe0 .cmp/eq 32, L_0x60000148cb40, L_0x148098208;
L_0x60000148cc80 .concat [ 8 24 0 0], v0x6000017abb10_0, L_0x148098250;
L_0x60000148cd20 .cmp/eq 32, L_0x60000148cc80, L_0x148098298;
L_0x60000148c820 .concat [ 8 24 0 0], v0x6000017ab9f0_0, L_0x1480982e0;
L_0x60000148c640 .cmp/eq 32, L_0x60000148c820, L_0x148098328;
L_0x60000148c5a0 .cmp/ne 4, v0x6000017abd50_0, L_0x148098370;
L_0x60000148c500 .cmp/ne 4, v0x6000017abd50_0, L_0x1480983b8;
L_0x60000148d400 .cmp/ne 4, v0x6000017abd50_0, L_0x148098400;
S_0x141e36260 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x141e37e00;
 .timescale 0 0;
v0x6000017a9440_0 .var/i "i", 31 0;
S_0x141e70c10 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x141e9fc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x141e9aa70 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x141e9aab0 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x141e9aaf0 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x141e9ab30 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x141e9ab70 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x141e9abb0 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x141e9abf0 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x141e9ac30 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600000e91f80 .functor OR 1, L_0x600001482d00, L_0x600001482da0, C4<0>, C4<0>;
L_0x600000e91ff0 .functor AND 1, L_0x600001482e40, v0x6000017cd680_0, C4<1>, C4<1>;
L_0x600000e92060 .functor AND 1, L_0x600000e91ff0, L_0x600001482ee0, C4<1>, C4<1>;
L_0x600000e920d0 .functor OR 1, L_0x600000e91f80, L_0x600000e92060, C4<0>, C4<0>;
L_0x600000e92140 .functor BUFZ 1, L_0x600000e920d0, C4<0>, C4<0>, C4<0>;
L_0x600000e921b0 .functor AND 1, L_0x600001482f80, L_0x600001483020, C4<1>, C4<1>;
L_0x600000e92220 .functor AND 1, L_0x600001483200, L_0x6000014832a0, C4<1>, C4<1>;
L_0x600000e92290 .functor AND 1, L_0x600000e92220, L_0x600001483480, C4<1>, C4<1>;
v0x6000017b2d00_0 .net *"_ivl_101", 0 0, L_0x600001483480;  1 drivers
L_0x14809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000017b2d90_0 .net/2u *"_ivl_37", 2 0, L_0x14809a188;  1 drivers
v0x6000017b2e20_0 .net *"_ivl_39", 0 0, L_0x600001482d00;  1 drivers
L_0x14809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000017b2eb0_0 .net/2u *"_ivl_41", 2 0, L_0x14809a1d0;  1 drivers
v0x6000017b2f40_0 .net *"_ivl_43", 0 0, L_0x600001482da0;  1 drivers
v0x6000017b2fd0_0 .net *"_ivl_46", 0 0, L_0x600000e91f80;  1 drivers
L_0x14809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000017b3060_0 .net/2u *"_ivl_47", 2 0, L_0x14809a218;  1 drivers
v0x6000017b30f0_0 .net *"_ivl_49", 0 0, L_0x600001482e40;  1 drivers
v0x6000017b3180_0 .net *"_ivl_52", 0 0, L_0x600000e91ff0;  1 drivers
v0x6000017b3210_0 .net *"_ivl_54", 0 0, L_0x600001482ee0;  1 drivers
v0x6000017b32a0_0 .net *"_ivl_56", 0 0, L_0x600000e92060;  1 drivers
L_0x14809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000017b3330_0 .net/2u *"_ivl_61", 2 0, L_0x14809a260;  1 drivers
v0x6000017b33c0_0 .net *"_ivl_63", 0 0, L_0x600001482f80;  1 drivers
L_0x14809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000017b3450_0 .net/2u *"_ivl_65", 2 0, L_0x14809a2a8;  1 drivers
v0x6000017b34e0_0 .net *"_ivl_67", 0 0, L_0x600001483020;  1 drivers
L_0x14809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000017b3570_0 .net/2u *"_ivl_71", 2 0, L_0x14809a2f0;  1 drivers
L_0x14809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000017b3600_0 .net/2u *"_ivl_75", 2 0, L_0x14809a338;  1 drivers
L_0x14809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000017b3690_0 .net/2u *"_ivl_81", 2 0, L_0x14809a3c8;  1 drivers
v0x6000017b3720_0 .net *"_ivl_83", 0 0, L_0x600001483200;  1 drivers
v0x6000017b37b0_0 .net *"_ivl_85", 0 0, L_0x6000014832a0;  1 drivers
v0x6000017b3840_0 .net *"_ivl_88", 0 0, L_0x600000e92220;  1 drivers
v0x6000017b38d0_0 .net *"_ivl_89", 31 0, L_0x600001483340;  1 drivers
L_0x14809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017b3960_0 .net *"_ivl_92", 15 0, L_0x14809a410;  1 drivers
L_0x14809aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000017b39f0_0 .net *"_ivl_93", 31 0, L_0x14809aa88;  1 drivers
L_0x14809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000017b3a80_0 .net/2u *"_ivl_97", 31 0, L_0x14809a458;  1 drivers
v0x6000017b3b10_0 .net *"_ivl_99", 31 0, L_0x6000014833e0;  1 drivers
v0x6000017b3ba0_0 .net "act_data", 31 0, v0x6000017cb060_0;  1 drivers
v0x6000017b3c30 .array "act_h", 19 0;
v0x6000017b3c30_0 .net v0x6000017b3c30 0, 7 0, L_0x600000e9eb50; 1 drivers
v0x6000017b3c30_1 .net v0x6000017b3c30 1, 7 0, v0x6000017ad5f0_0; 1 drivers
v0x6000017b3c30_2 .net v0x6000017b3c30 2, 7 0, v0x6000017aeb50_0; 1 drivers
v0x6000017b3c30_3 .net v0x6000017b3c30 3, 7 0, v0x6000017a0120_0; 1 drivers
v0x6000017b3c30_4 .net v0x6000017b3c30 4, 7 0, v0x6000017a1680_0; 1 drivers
v0x6000017b3c30_5 .net v0x6000017b3c30 5, 7 0, L_0x600000e9ebc0; 1 drivers
v0x6000017b3c30_6 .net v0x6000017b3c30 6, 7 0, v0x6000017a2be0_0; 1 drivers
v0x6000017b3c30_7 .net v0x6000017b3c30 7, 7 0, v0x6000017a41b0_0; 1 drivers
v0x6000017b3c30_8 .net v0x6000017b3c30 8, 7 0, v0x6000017a5710_0; 1 drivers
v0x6000017b3c30_9 .net v0x6000017b3c30 9, 7 0, v0x6000017a6c70_0; 1 drivers
v0x6000017b3c30_10 .net v0x6000017b3c30 10, 7 0, L_0x600000e9ea70; 1 drivers
v0x6000017b3c30_11 .net v0x6000017b3c30 11, 7 0, v0x6000017b8240_0; 1 drivers
v0x6000017b3c30_12 .net v0x6000017b3c30 12, 7 0, v0x6000017b97a0_0; 1 drivers
v0x6000017b3c30_13 .net v0x6000017b3c30 13, 7 0, v0x6000017bad00_0; 1 drivers
v0x6000017b3c30_14 .net v0x6000017b3c30 14, 7 0, v0x6000017bc2d0_0; 1 drivers
v0x6000017b3c30_15 .net v0x6000017b3c30 15, 7 0, L_0x600000e9eae0; 1 drivers
v0x6000017b3c30_16 .net v0x6000017b3c30 16, 7 0, v0x6000017bd830_0; 1 drivers
v0x6000017b3c30_17 .net v0x6000017b3c30 17, 7 0, v0x6000017bed90_0; 1 drivers
v0x6000017b3c30_18 .net v0x6000017b3c30 18, 7 0, v0x6000017b0360_0; 1 drivers
v0x6000017b3c30_19 .net v0x6000017b3c30 19, 7 0, v0x6000017b18c0_0; 1 drivers
v0x6000017b3cc0_0 .net "act_ready", 0 0, L_0x600001483160;  1 drivers
v0x6000017b3d50_0 .net "act_valid", 0 0, v0x6000017cb180_0;  1 drivers
v0x6000017b3de0_0 .net "busy", 0 0, L_0x600000e921b0;  alias, 1 drivers
v0x6000017b3e70_0 .net "cfg_k_tiles", 15 0, L_0x60000148d900;  alias, 1 drivers
L_0x14809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000017b3f00_0 .net "clear_acc", 0 0, L_0x14809a4a0;  1 drivers
v0x6000017b4000_0 .net "clk", 0 0, v0x6000017cf720_0;  alias, 1 drivers
v0x6000017b4090_0 .var "cycle_count", 15 0;
v0x6000017b4120_0 .var "cycle_count_next", 15 0;
v0x6000017ac510_5 .array/port v0x6000017ac510, 5;
v0x6000017b41b0 .array "deskew_output", 3 0;
v0x6000017b41b0_0 .net v0x6000017b41b0 0, 31 0, v0x6000017ac510_5; 1 drivers
v0x6000017ac630_3 .array/port v0x6000017ac630, 3;
v0x6000017b41b0_1 .net v0x6000017b41b0 1, 31 0, v0x6000017ac630_3; 1 drivers
v0x6000017ac750_1 .array/port v0x6000017ac750, 1;
v0x6000017b41b0_2 .net v0x6000017b41b0 2, 31 0, v0x6000017ac750_1; 1 drivers
v0x6000017b41b0_3 .net v0x6000017b41b0 3, 31 0, L_0x600000e91d50; 1 drivers
v0x6000017b4240_0 .net "done", 0 0, L_0x6000014830c0;  alias, 1 drivers
L_0x14809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000017b42d0_0 .net "drain_delay", 15 0, L_0x14809a380;  1 drivers
v0x6000017b4360_0 .net "pe_enable", 0 0, L_0x600000e920d0;  1 drivers
v0x6000017b43f0 .array "psum_bottom", 3 0;
v0x6000017b43f0_0 .net v0x6000017b43f0 0, 31 0, L_0x600000e91a40; 1 drivers
v0x6000017b43f0_1 .net v0x6000017b43f0 1, 31 0, L_0x600000e91b20; 1 drivers
v0x6000017b43f0_2 .net v0x6000017b43f0 2, 31 0, L_0x600000e91c00; 1 drivers
v0x6000017b43f0_3 .net v0x6000017b43f0 3, 31 0, L_0x600000e91ce0; 1 drivers
L_0x148098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017b4480 .array "psum_v", 19 0;
v0x6000017b4480_0 .net v0x6000017b4480 0, 31 0, L_0x148098568; 1 drivers
L_0x1480985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017b4480_1 .net v0x6000017b4480 1, 31 0, L_0x1480985b0; 1 drivers
L_0x1480985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017b4480_2 .net v0x6000017b4480 2, 31 0, L_0x1480985f8; 1 drivers
L_0x148098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017b4480_3 .net v0x6000017b4480 3, 31 0, L_0x148098640; 1 drivers
v0x6000017b4480_4 .net v0x6000017b4480 4, 31 0, v0x6000017adb00_0; 1 drivers
v0x6000017b4480_5 .net v0x6000017b4480 5, 31 0, v0x6000017af060_0; 1 drivers
v0x6000017b4480_6 .net v0x6000017b4480 6, 31 0, v0x6000017a0630_0; 1 drivers
v0x6000017b4480_7 .net v0x6000017b4480 7, 31 0, v0x6000017a1b90_0; 1 drivers
v0x6000017b4480_8 .net v0x6000017b4480 8, 31 0, v0x6000017a30f0_0; 1 drivers
v0x6000017b4480_9 .net v0x6000017b4480 9, 31 0, v0x6000017a46c0_0; 1 drivers
v0x6000017b4480_10 .net v0x6000017b4480 10, 31 0, v0x6000017a5c20_0; 1 drivers
v0x6000017b4480_11 .net v0x6000017b4480 11, 31 0, v0x6000017a7180_0; 1 drivers
v0x6000017b4480_12 .net v0x6000017b4480 12, 31 0, v0x6000017b8750_0; 1 drivers
v0x6000017b4480_13 .net v0x6000017b4480 13, 31 0, v0x6000017b9cb0_0; 1 drivers
v0x6000017b4480_14 .net v0x6000017b4480 14, 31 0, v0x6000017bb210_0; 1 drivers
v0x6000017b4480_15 .net v0x6000017b4480 15, 31 0, v0x6000017bc7e0_0; 1 drivers
v0x6000017b4480_16 .net v0x6000017b4480 16, 31 0, v0x6000017bdd40_0; 1 drivers
v0x6000017b4480_17 .net v0x6000017b4480 17, 31 0, v0x6000017bf2a0_0; 1 drivers
v0x6000017b4480_18 .net v0x6000017b4480 18, 31 0, v0x6000017b0870_0; 1 drivers
v0x6000017b4480_19 .net v0x6000017b4480 19, 31 0, v0x6000017b1dd0_0; 1 drivers
v0x6000017b4510_0 .net "result_data", 127 0, L_0x600001482c60;  alias, 1 drivers
L_0x14809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000017b45a0_0 .net "result_ready", 0 0, L_0x14809a4e8;  1 drivers
v0x6000017b4630_0 .net "result_valid", 0 0, L_0x600000e92290;  alias, 1 drivers
v0x6000017b46c0_0 .net "rst_n", 0 0, v0x6000017cfe70_0;  alias, 1 drivers
v0x6000017b4750_0 .net "skew_enable", 0 0, L_0x600000e92140;  1 drivers
v0x6000017b47e0 .array "skew_input", 3 0;
v0x6000017b47e0_0 .net v0x6000017b47e0 0, 7 0, L_0x60000148da40; 1 drivers
v0x6000017b47e0_1 .net v0x6000017b47e0 1, 7 0, L_0x60000148db80; 1 drivers
v0x6000017b47e0_2 .net v0x6000017b47e0 2, 7 0, L_0x60000148dcc0; 1 drivers
v0x6000017b47e0_3 .net v0x6000017b47e0 3, 7 0, L_0x60000148de00; 1 drivers
v0x6000017b4870 .array "skew_output", 3 0;
v0x6000017b4870_0 .net v0x6000017b4870 0, 7 0, v0x6000017ac870_0; 1 drivers
v0x6000017b4870_1 .net v0x6000017b4870 1, 7 0, v0x6000017acb40_0; 1 drivers
v0x6000017b4870_2 .net v0x6000017b4870 2, 7 0, v0x6000017ace10_0; 1 drivers
v0x6000017b4870_3 .net v0x6000017b4870 3, 7 0, v0x6000017ad0e0_0; 1 drivers
v0x6000017b4900_0 .net "start", 0 0, v0x6000017cd680_0;  1 drivers
v0x6000017b4990_0 .var "state", 2 0;
v0x6000017b4a20_0 .var "state_next", 2 0;
v0x6000017b4ab0_0 .net "weight_load_col", 1 0, v0x6000017ceb50_0;  1 drivers
v0x6000017b4b40_0 .net "weight_load_data", 31 0, L_0x600001483520;  1 drivers
v0x6000017b4bd0_0 .net "weight_load_en", 0 0, v0x6000017cebe0_0;  1 drivers
E_0x6000030d6300/0 .event anyedge, v0x6000017b4990_0, v0x6000017b4090_0, v0x6000017b4900_0, v0x6000017b4bd0_0;
E_0x6000030d6300/1 .event anyedge, v0x6000017b3e70_0, v0x6000017b42d0_0;
E_0x6000030d6300 .event/or E_0x6000030d6300/0, E_0x6000030d6300/1;
L_0x60000148d9a0 .part v0x6000017cb060_0, 0, 8;
L_0x148098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000148da40 .functor MUXZ 8, L_0x148098448, L_0x60000148d9a0, v0x6000017cb180_0, C4<>;
L_0x60000148dae0 .part v0x6000017cb060_0, 8, 8;
L_0x148098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000148db80 .functor MUXZ 8, L_0x148098490, L_0x60000148dae0, v0x6000017cb180_0, C4<>;
L_0x60000148dc20 .part v0x6000017cb060_0, 16, 8;
L_0x1480984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000148dcc0 .functor MUXZ 8, L_0x1480984d8, L_0x60000148dc20, v0x6000017cb180_0, C4<>;
L_0x60000148dd60 .part v0x6000017cb060_0, 24, 8;
L_0x148098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000148de00 .functor MUXZ 8, L_0x148098520, L_0x60000148dd60, v0x6000017cb180_0, C4<>;
L_0x60000148dfe0 .part L_0x600001483520, 0, 8;
L_0x60000148e800 .part L_0x600001483520, 0, 8;
L_0x60000148f020 .part L_0x600001483520, 0, 8;
L_0x60000148f840 .part L_0x600001483520, 0, 8;
L_0x60000148ba20 .part L_0x600001483520, 8, 8;
L_0x60000148b3e0 .part L_0x600001483520, 8, 8;
L_0x60000148ac60 .part L_0x600001483520, 8, 8;
L_0x600001489d60 .part L_0x600001483520, 8, 8;
L_0x600001489680 .part L_0x600001483520, 16, 8;
L_0x600001488d20 .part L_0x600001483520, 16, 8;
L_0x60000148a300 .part L_0x600001483520, 16, 8;
L_0x600001480500 .part L_0x600001483520, 16, 8;
L_0x600001480d20 .part L_0x600001483520, 24, 8;
L_0x600001481540 .part L_0x600001483520, 24, 8;
L_0x600001481d60 .part L_0x600001483520, 24, 8;
L_0x600001482580 .part L_0x600001483520, 24, 8;
L_0x600001482c60 .concat8 [ 32 32 32 32], L_0x600000e91dc0, L_0x600000e91e30, L_0x600000e91ea0, L_0x600000e91f10;
L_0x600001482d00 .cmp/eq 3, v0x6000017b4990_0, L_0x14809a188;
L_0x600001482da0 .cmp/eq 3, v0x6000017b4990_0, L_0x14809a1d0;
L_0x600001482e40 .cmp/eq 3, v0x6000017b4990_0, L_0x14809a218;
L_0x600001482ee0 .reduce/nor v0x6000017cebe0_0;
L_0x600001482f80 .cmp/ne 3, v0x6000017b4990_0, L_0x14809a260;
L_0x600001483020 .cmp/ne 3, v0x6000017b4990_0, L_0x14809a2a8;
L_0x6000014830c0 .cmp/eq 3, v0x6000017b4990_0, L_0x14809a2f0;
L_0x600001483160 .cmp/eq 3, v0x6000017b4990_0, L_0x14809a338;
L_0x600001483200 .cmp/eq 3, v0x6000017b4990_0, L_0x14809a3c8;
L_0x6000014832a0 .cmp/ge 16, v0x6000017b4090_0, L_0x14809a380;
L_0x600001483340 .concat [ 16 16 0 0], v0x6000017b4090_0, L_0x14809a410;
L_0x6000014833e0 .arith/sum 32, L_0x14809aa88, L_0x14809a458;
L_0x600001483480 .cmp/gt 32, L_0x6000014833e0, L_0x600001483340;
S_0x141e70390 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x141e70c10;
 .timescale 0 0;
P_0x600000b93c80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600000b93cc0 .param/l "col" 1 7 248, +C4<00>;
L_0x600000e91a40 .functor BUFZ 32, v0x6000017bdd40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x141e96220 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x141e70390;
 .timescale 0 0;
v0x6000017ac510 .array "delay_stages", 5 0, 31 0;
v0x6000017ac5a0_0 .var/i "i", 31 0;
S_0x141e93bd0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x141e70c10;
 .timescale 0 0;
P_0x600000b93c00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x600000b93c40 .param/l "col" 1 7 248, +C4<01>;
L_0x600000e91b20 .functor BUFZ 32, v0x6000017bf2a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x141e91580 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x141e93bd0;
 .timescale 0 0;
v0x6000017ac630 .array "delay_stages", 3 0, 31 0;
v0x6000017ac6c0_0 .var/i "i", 31 0;
S_0x141e8ef30 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x141e70c10;
 .timescale 0 0;
P_0x600000b93d00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600000b93d40 .param/l "col" 1 7 248, +C4<010>;
L_0x600000e91c00 .functor BUFZ 32, v0x6000017b0870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x141e8c8e0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x141e8ef30;
 .timescale 0 0;
v0x6000017ac750 .array "delay_stages", 1 0, 31 0;
v0x6000017ac7e0_0 .var/i "i", 31 0;
S_0x141e8a290 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x141e70c10;
 .timescale 0 0;
P_0x600000b93d80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600000b93dc0 .param/l "col" 1 7 248, +C4<011>;
L_0x600000e91ce0 .functor BUFZ 32, v0x6000017b1dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x141e87c40 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x141e8a290;
 .timescale 0 0;
L_0x600000e91d50 .functor BUFZ 32, L_0x600000e91ce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x141e855f0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x141e70c10;
 .timescale 0 0;
P_0x6000030d6580 .param/l "row" 1 7 142, +C4<00>;
v0x6000017ac900_0 .net *"_ivl_1", 7 0, L_0x60000148d9a0;  1 drivers
v0x6000017ac990_0 .net/2u *"_ivl_2", 7 0, L_0x148098448;  1 drivers
S_0x141e82fa0 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x141e855f0;
 .timescale 0 0;
v0x6000017ac870_0 .var "out_reg", 7 0;
S_0x141e80950 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x141e70c10;
 .timescale 0 0;
P_0x6000030d6600 .param/l "row" 1 7 142, +C4<01>;
v0x6000017acbd0_0 .net *"_ivl_1", 7 0, L_0x60000148dae0;  1 drivers
v0x6000017acc60_0 .net/2u *"_ivl_2", 7 0, L_0x148098490;  1 drivers
S_0x141e7e300 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x141e80950;
 .timescale 0 0;
v0x6000017aca20 .array "delay_stages", 0 0, 7 0;
v0x6000017acab0_0 .var/i "i", 31 0;
v0x6000017acb40_0 .var "out_reg", 7 0;
S_0x141e7bcb0 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x141e70c10;
 .timescale 0 0;
P_0x6000030d6680 .param/l "row" 1 7 142, +C4<010>;
v0x6000017acea0_0 .net *"_ivl_1", 7 0, L_0x60000148dc20;  1 drivers
v0x6000017acf30_0 .net/2u *"_ivl_2", 7 0, L_0x1480984d8;  1 drivers
S_0x141e79660 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x141e7bcb0;
 .timescale 0 0;
v0x6000017accf0 .array "delay_stages", 1 0, 7 0;
v0x6000017acd80_0 .var/i "i", 31 0;
v0x6000017ace10_0 .var "out_reg", 7 0;
S_0x141e77010 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x141e70c10;
 .timescale 0 0;
P_0x6000030d6700 .param/l "row" 1 7 142, +C4<011>;
v0x6000017ad170_0 .net *"_ivl_1", 7 0, L_0x60000148dd60;  1 drivers
v0x6000017ad200_0 .net/2u *"_ivl_2", 7 0, L_0x148098520;  1 drivers
S_0x141e749c0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x141e77010;
 .timescale 0 0;
v0x6000017acfc0 .array "delay_stages", 2 0, 7 0;
v0x6000017ad050_0 .var/i "i", 31 0;
v0x6000017ad0e0_0 .var "out_reg", 7 0;
S_0x141e72370 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x141e70c10;
 .timescale 0 0;
P_0x6000030d6540 .param/l "row" 1 7 213, +C4<00>;
S_0x141e0baa0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x141e72370;
 .timescale 0 0;
P_0x6000030d67c0 .param/l "col" 1 7 214, +C4<00>;
L_0x600000e9e990 .functor AND 1, v0x6000017cebe0_0, L_0x60000148df40, C4<1>, C4<1>;
L_0x600000e9ea00 .functor AND 1, L_0x60000148e120, v0x6000017cd680_0, C4<1>, C4<1>;
L_0x600000e9e8b0 .functor OR 1, L_0x60000148e080, L_0x600000e9ea00, C4<0>, C4<0>;
L_0x600000e9e920 .functor AND 1, L_0x14809a4a0, L_0x600000e9e8b0, C4<1>, C4<1>;
L_0x600000e9e7d0 .functor AND 1, L_0x600000e9e920, L_0x60000148e260, C4<1>, C4<1>;
v0x6000017addd0_0 .net *"_ivl_0", 2 0, L_0x60000148dea0;  1 drivers
L_0x148098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000017ade60_0 .net/2u *"_ivl_11", 2 0, L_0x148098718;  1 drivers
v0x6000017adef0_0 .net *"_ivl_13", 0 0, L_0x60000148e080;  1 drivers
L_0x148098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000017adf80_0 .net/2u *"_ivl_15", 2 0, L_0x148098760;  1 drivers
v0x6000017ae010_0 .net *"_ivl_17", 0 0, L_0x60000148e120;  1 drivers
v0x6000017ae0a0_0 .net *"_ivl_20", 0 0, L_0x600000e9ea00;  1 drivers
v0x6000017ae130_0 .net *"_ivl_22", 0 0, L_0x600000e9e8b0;  1 drivers
v0x6000017ae1c0_0 .net *"_ivl_24", 0 0, L_0x600000e9e920;  1 drivers
v0x6000017ae250_0 .net *"_ivl_25", 31 0, L_0x60000148e1c0;  1 drivers
L_0x1480987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017ae2e0_0 .net *"_ivl_28", 15 0, L_0x1480987a8;  1 drivers
L_0x1480987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017ae370_0 .net/2u *"_ivl_29", 31 0, L_0x1480987f0;  1 drivers
L_0x148098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000017ae400_0 .net *"_ivl_3", 0 0, L_0x148098688;  1 drivers
v0x6000017ae490_0 .net *"_ivl_31", 0 0, L_0x60000148e260;  1 drivers
L_0x1480986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000017ae520_0 .net/2u *"_ivl_4", 2 0, L_0x1480986d0;  1 drivers
v0x6000017ae5b0_0 .net *"_ivl_6", 0 0, L_0x60000148df40;  1 drivers
v0x6000017ae640_0 .net "do_clear", 0 0, L_0x600000e9e7d0;  1 drivers
v0x6000017ae6d0_0 .net "load_weight", 0 0, L_0x600000e9e990;  1 drivers
v0x6000017ae760_0 .net "weight_in", 7 0, L_0x60000148dfe0;  1 drivers
L_0x60000148dea0 .concat [ 2 1 0 0], v0x6000017ceb50_0, L_0x148098688;
L_0x60000148df40 .cmp/eq 3, L_0x60000148dea0, L_0x1480986d0;
L_0x60000148e080 .cmp/eq 3, v0x6000017b4990_0, L_0x148098718;
L_0x60000148e120 .cmp/eq 3, v0x6000017b4990_0, L_0x148098760;
L_0x60000148e1c0 .concat [ 16 16 0 0], v0x6000017b4090_0, L_0x1480987a8;
L_0x60000148e260 .cmp/eq 32, L_0x60000148e1c0, L_0x1480987f0;
S_0x141e0bc10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x141e0baa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000b93f80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000b93fc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000017ad290_0 .net *"_ivl_11", 0 0, L_0x60000148e4e0;  1 drivers
v0x6000017ad320_0 .net *"_ivl_12", 15 0, L_0x60000148e580;  1 drivers
v0x6000017ad3b0_0 .net/s *"_ivl_4", 15 0, L_0x60000148e300;  1 drivers
v0x6000017ad440_0 .net/s *"_ivl_6", 15 0, L_0x60000148e3a0;  1 drivers
v0x6000017ad4d0_0 .net/s "a_signed", 7 0, v0x6000017ad680_0;  1 drivers
v0x6000017ad560_0 .net "act_in", 7 0, L_0x600000e9eb50;  alias, 1 drivers
v0x6000017ad5f0_0 .var "act_out", 7 0;
v0x6000017ad680_0 .var "act_reg", 7 0;
v0x6000017ad710_0 .net "clear_acc", 0 0, L_0x600000e9e7d0;  alias, 1 drivers
v0x6000017ad7a0_0 .net "clk", 0 0, v0x6000017cf720_0;  alias, 1 drivers
v0x6000017ad830_0 .net "enable", 0 0, L_0x600000e920d0;  alias, 1 drivers
v0x6000017ad8c0_0 .net "load_weight", 0 0, L_0x600000e9e990;  alias, 1 drivers
v0x6000017ad950_0 .net/s "product", 15 0, L_0x60000148e440;  1 drivers
v0x6000017ad9e0_0 .net/s "product_ext", 31 0, L_0x60000148e620;  1 drivers
v0x6000017ada70_0 .net "psum_in", 31 0, L_0x148098568;  alias, 1 drivers
v0x6000017adb00_0 .var "psum_out", 31 0;
v0x6000017adb90_0 .net "rst_n", 0 0, v0x6000017cfe70_0;  alias, 1 drivers
v0x6000017adc20_0 .net/s "w_signed", 7 0, v0x6000017add40_0;  1 drivers
v0x6000017adcb0_0 .net "weight_in", 7 0, L_0x60000148dfe0;  alias, 1 drivers
v0x6000017add40_0 .var "weight_reg", 7 0;
L_0x60000148e300 .extend/s 16, v0x6000017ad680_0;
L_0x60000148e3a0 .extend/s 16, v0x6000017add40_0;
L_0x60000148e440 .arith/mult 16, L_0x60000148e300, L_0x60000148e3a0;
L_0x60000148e4e0 .part L_0x60000148e440, 15, 1;
LS_0x60000148e580_0_0 .concat [ 1 1 1 1], L_0x60000148e4e0, L_0x60000148e4e0, L_0x60000148e4e0, L_0x60000148e4e0;
LS_0x60000148e580_0_4 .concat [ 1 1 1 1], L_0x60000148e4e0, L_0x60000148e4e0, L_0x60000148e4e0, L_0x60000148e4e0;
LS_0x60000148e580_0_8 .concat [ 1 1 1 1], L_0x60000148e4e0, L_0x60000148e4e0, L_0x60000148e4e0, L_0x60000148e4e0;
LS_0x60000148e580_0_12 .concat [ 1 1 1 1], L_0x60000148e4e0, L_0x60000148e4e0, L_0x60000148e4e0, L_0x60000148e4e0;
L_0x60000148e580 .concat [ 4 4 4 4], LS_0x60000148e580_0_0, LS_0x60000148e580_0_4, LS_0x60000148e580_0_8, LS_0x60000148e580_0_12;
L_0x60000148e620 .concat [ 16 16 0 0], L_0x60000148e440, L_0x60000148e580;
S_0x141e19c40 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x141e72370;
 .timescale 0 0;
P_0x6000030d6940 .param/l "col" 1 7 214, +C4<01>;
L_0x600000e9e760 .functor AND 1, v0x6000017cebe0_0, L_0x60000148e760, C4<1>, C4<1>;
L_0x600000e9e610 .functor AND 1, L_0x60000148e940, v0x6000017cd680_0, C4<1>, C4<1>;
L_0x600000e9e680 .functor OR 1, L_0x60000148e8a0, L_0x600000e9e610, C4<0>, C4<0>;
L_0x600000e9e530 .functor AND 1, L_0x14809a4a0, L_0x600000e9e680, C4<1>, C4<1>;
L_0x600000e9e5a0 .functor AND 1, L_0x600000e9e530, L_0x60000148ea80, C4<1>, C4<1>;
v0x6000017af330_0 .net *"_ivl_0", 2 0, L_0x60000148e6c0;  1 drivers
L_0x1480988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000017af3c0_0 .net/2u *"_ivl_11", 2 0, L_0x1480988c8;  1 drivers
v0x6000017af450_0 .net *"_ivl_13", 0 0, L_0x60000148e8a0;  1 drivers
L_0x148098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000017af4e0_0 .net/2u *"_ivl_15", 2 0, L_0x148098910;  1 drivers
v0x6000017af570_0 .net *"_ivl_17", 0 0, L_0x60000148e940;  1 drivers
v0x6000017af600_0 .net *"_ivl_20", 0 0, L_0x600000e9e610;  1 drivers
v0x6000017af690_0 .net *"_ivl_22", 0 0, L_0x600000e9e680;  1 drivers
v0x6000017af720_0 .net *"_ivl_24", 0 0, L_0x600000e9e530;  1 drivers
v0x6000017af7b0_0 .net *"_ivl_25", 31 0, L_0x60000148e9e0;  1 drivers
L_0x148098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017af840_0 .net *"_ivl_28", 15 0, L_0x148098958;  1 drivers
L_0x1480989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017af8d0_0 .net/2u *"_ivl_29", 31 0, L_0x1480989a0;  1 drivers
L_0x148098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000017af960_0 .net *"_ivl_3", 0 0, L_0x148098838;  1 drivers
v0x6000017af9f0_0 .net *"_ivl_31", 0 0, L_0x60000148ea80;  1 drivers
L_0x148098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000017afa80_0 .net/2u *"_ivl_4", 2 0, L_0x148098880;  1 drivers
v0x6000017afb10_0 .net *"_ivl_6", 0 0, L_0x60000148e760;  1 drivers
v0x6000017afba0_0 .net "do_clear", 0 0, L_0x600000e9e5a0;  1 drivers
v0x6000017afc30_0 .net "load_weight", 0 0, L_0x600000e9e760;  1 drivers
v0x6000017afcc0_0 .net "weight_in", 7 0, L_0x60000148e800;  1 drivers
L_0x60000148e6c0 .concat [ 2 1 0 0], v0x6000017ceb50_0, L_0x148098838;
L_0x60000148e760 .cmp/eq 3, L_0x60000148e6c0, L_0x148098880;
L_0x60000148e8a0 .cmp/eq 3, v0x6000017b4990_0, L_0x1480988c8;
L_0x60000148e940 .cmp/eq 3, v0x6000017b4990_0, L_0x148098910;
L_0x60000148e9e0 .concat [ 16 16 0 0], v0x6000017b4090_0, L_0x148098958;
L_0x60000148ea80 .cmp/eq 32, L_0x60000148e9e0, L_0x1480989a0;
S_0x141e19db0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x141e19c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000b9ff80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000b9ffc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000017ae7f0_0 .net *"_ivl_11", 0 0, L_0x60000148ed00;  1 drivers
v0x6000017ae880_0 .net *"_ivl_12", 15 0, L_0x60000148eda0;  1 drivers
v0x6000017ae910_0 .net/s *"_ivl_4", 15 0, L_0x60000148eb20;  1 drivers
v0x6000017ae9a0_0 .net/s *"_ivl_6", 15 0, L_0x60000148ebc0;  1 drivers
v0x6000017aea30_0 .net/s "a_signed", 7 0, v0x6000017aebe0_0;  1 drivers
v0x6000017aeac0_0 .net "act_in", 7 0, v0x6000017ad5f0_0;  alias, 1 drivers
v0x6000017aeb50_0 .var "act_out", 7 0;
v0x6000017aebe0_0 .var "act_reg", 7 0;
v0x6000017aec70_0 .net "clear_acc", 0 0, L_0x600000e9e5a0;  alias, 1 drivers
v0x6000017aed00_0 .net "clk", 0 0, v0x6000017cf720_0;  alias, 1 drivers
v0x6000017aed90_0 .net "enable", 0 0, L_0x600000e920d0;  alias, 1 drivers
v0x6000017aee20_0 .net "load_weight", 0 0, L_0x600000e9e760;  alias, 1 drivers
v0x6000017aeeb0_0 .net/s "product", 15 0, L_0x60000148ec60;  1 drivers
v0x6000017aef40_0 .net/s "product_ext", 31 0, L_0x60000148ee40;  1 drivers
v0x6000017aefd0_0 .net "psum_in", 31 0, L_0x1480985b0;  alias, 1 drivers
v0x6000017af060_0 .var "psum_out", 31 0;
v0x6000017af0f0_0 .net "rst_n", 0 0, v0x6000017cfe70_0;  alias, 1 drivers
v0x6000017af180_0 .net/s "w_signed", 7 0, v0x6000017af2a0_0;  1 drivers
v0x6000017af210_0 .net "weight_in", 7 0, L_0x60000148e800;  alias, 1 drivers
v0x6000017af2a0_0 .var "weight_reg", 7 0;
L_0x60000148eb20 .extend/s 16, v0x6000017aebe0_0;
L_0x60000148ebc0 .extend/s 16, v0x6000017af2a0_0;
L_0x60000148ec60 .arith/mult 16, L_0x60000148eb20, L_0x60000148ebc0;
L_0x60000148ed00 .part L_0x60000148ec60, 15, 1;
LS_0x60000148eda0_0_0 .concat [ 1 1 1 1], L_0x60000148ed00, L_0x60000148ed00, L_0x60000148ed00, L_0x60000148ed00;
LS_0x60000148eda0_0_4 .concat [ 1 1 1 1], L_0x60000148ed00, L_0x60000148ed00, L_0x60000148ed00, L_0x60000148ed00;
LS_0x60000148eda0_0_8 .concat [ 1 1 1 1], L_0x60000148ed00, L_0x60000148ed00, L_0x60000148ed00, L_0x60000148ed00;
LS_0x60000148eda0_0_12 .concat [ 1 1 1 1], L_0x60000148ed00, L_0x60000148ed00, L_0x60000148ed00, L_0x60000148ed00;
L_0x60000148eda0 .concat [ 4 4 4 4], LS_0x60000148eda0_0_0, LS_0x60000148eda0_0_4, LS_0x60000148eda0_0_8, LS_0x60000148eda0_0_12;
L_0x60000148ee40 .concat [ 16 16 0 0], L_0x60000148ec60, L_0x60000148eda0;
S_0x141e1c0a0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x141e72370;
 .timescale 0 0;
P_0x6000030d6a40 .param/l "col" 1 7 214, +C4<010>;
L_0x600000e9e370 .functor AND 1, v0x6000017cebe0_0, L_0x60000148ef80, C4<1>, C4<1>;
L_0x600000e9e3e0 .functor AND 1, L_0x60000148f160, v0x6000017cd680_0, C4<1>, C4<1>;
L_0x600000e9e290 .functor OR 1, L_0x60000148f0c0, L_0x600000e9e3e0, C4<0>, C4<0>;
L_0x600000e9e300 .functor AND 1, L_0x14809a4a0, L_0x600000e9e290, C4<1>, C4<1>;
L_0x600000e9f6b0 .functor AND 1, L_0x600000e9e300, L_0x60000148f2a0, C4<1>, C4<1>;
v0x6000017a0900_0 .net *"_ivl_0", 3 0, L_0x60000148eee0;  1 drivers
L_0x148098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000017a0990_0 .net/2u *"_ivl_11", 2 0, L_0x148098a78;  1 drivers
v0x6000017a0a20_0 .net *"_ivl_13", 0 0, L_0x60000148f0c0;  1 drivers
L_0x148098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000017a0ab0_0 .net/2u *"_ivl_15", 2 0, L_0x148098ac0;  1 drivers
v0x6000017a0b40_0 .net *"_ivl_17", 0 0, L_0x60000148f160;  1 drivers
v0x6000017a0bd0_0 .net *"_ivl_20", 0 0, L_0x600000e9e3e0;  1 drivers
v0x6000017a0c60_0 .net *"_ivl_22", 0 0, L_0x600000e9e290;  1 drivers
v0x6000017a0cf0_0 .net *"_ivl_24", 0 0, L_0x600000e9e300;  1 drivers
v0x6000017a0d80_0 .net *"_ivl_25", 31 0, L_0x60000148f200;  1 drivers
L_0x148098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017a0e10_0 .net *"_ivl_28", 15 0, L_0x148098b08;  1 drivers
L_0x148098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017a0ea0_0 .net/2u *"_ivl_29", 31 0, L_0x148098b50;  1 drivers
L_0x1480989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000017a0f30_0 .net *"_ivl_3", 1 0, L_0x1480989e8;  1 drivers
v0x6000017a0fc0_0 .net *"_ivl_31", 0 0, L_0x60000148f2a0;  1 drivers
L_0x148098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000017a1050_0 .net/2u *"_ivl_4", 3 0, L_0x148098a30;  1 drivers
v0x6000017a10e0_0 .net *"_ivl_6", 0 0, L_0x60000148ef80;  1 drivers
v0x6000017a1170_0 .net "do_clear", 0 0, L_0x600000e9f6b0;  1 drivers
v0x6000017a1200_0 .net "load_weight", 0 0, L_0x600000e9e370;  1 drivers
v0x6000017a1290_0 .net "weight_in", 7 0, L_0x60000148f020;  1 drivers
L_0x60000148eee0 .concat [ 2 2 0 0], v0x6000017ceb50_0, L_0x1480989e8;
L_0x60000148ef80 .cmp/eq 4, L_0x60000148eee0, L_0x148098a30;
L_0x60000148f0c0 .cmp/eq 3, v0x6000017b4990_0, L_0x148098a78;
L_0x60000148f160 .cmp/eq 3, v0x6000017b4990_0, L_0x148098ac0;
L_0x60000148f200 .concat [ 16 16 0 0], v0x6000017b4090_0, L_0x148098b08;
L_0x60000148f2a0 .cmp/eq 32, L_0x60000148f200, L_0x148098b50;
S_0x141e1c210 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x141e1c0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000b88200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000b88240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000017afd50_0 .net *"_ivl_11", 0 0, L_0x60000148f520;  1 drivers
v0x6000017afde0_0 .net *"_ivl_12", 15 0, L_0x60000148f5c0;  1 drivers
v0x6000017afe70_0 .net/s *"_ivl_4", 15 0, L_0x60000148f340;  1 drivers
v0x6000017aff00_0 .net/s *"_ivl_6", 15 0, L_0x60000148f3e0;  1 drivers
v0x6000017a0000_0 .net/s "a_signed", 7 0, v0x6000017a01b0_0;  1 drivers
v0x6000017a0090_0 .net "act_in", 7 0, v0x6000017aeb50_0;  alias, 1 drivers
v0x6000017a0120_0 .var "act_out", 7 0;
v0x6000017a01b0_0 .var "act_reg", 7 0;
v0x6000017a0240_0 .net "clear_acc", 0 0, L_0x600000e9f6b0;  alias, 1 drivers
v0x6000017a02d0_0 .net "clk", 0 0, v0x6000017cf720_0;  alias, 1 drivers
v0x6000017a0360_0 .net "enable", 0 0, L_0x600000e920d0;  alias, 1 drivers
v0x6000017a03f0_0 .net "load_weight", 0 0, L_0x600000e9e370;  alias, 1 drivers
v0x6000017a0480_0 .net/s "product", 15 0, L_0x60000148f480;  1 drivers
v0x6000017a0510_0 .net/s "product_ext", 31 0, L_0x60000148f660;  1 drivers
v0x6000017a05a0_0 .net "psum_in", 31 0, L_0x1480985f8;  alias, 1 drivers
v0x6000017a0630_0 .var "psum_out", 31 0;
v0x6000017a06c0_0 .net "rst_n", 0 0, v0x6000017cfe70_0;  alias, 1 drivers
v0x6000017a0750_0 .net/s "w_signed", 7 0, v0x6000017a0870_0;  1 drivers
v0x6000017a07e0_0 .net "weight_in", 7 0, L_0x60000148f020;  alias, 1 drivers
v0x6000017a0870_0 .var "weight_reg", 7 0;
L_0x60000148f340 .extend/s 16, v0x6000017a01b0_0;
L_0x60000148f3e0 .extend/s 16, v0x6000017a0870_0;
L_0x60000148f480 .arith/mult 16, L_0x60000148f340, L_0x60000148f3e0;
L_0x60000148f520 .part L_0x60000148f480, 15, 1;
LS_0x60000148f5c0_0_0 .concat [ 1 1 1 1], L_0x60000148f520, L_0x60000148f520, L_0x60000148f520, L_0x60000148f520;
LS_0x60000148f5c0_0_4 .concat [ 1 1 1 1], L_0x60000148f520, L_0x60000148f520, L_0x60000148f520, L_0x60000148f520;
LS_0x60000148f5c0_0_8 .concat [ 1 1 1 1], L_0x60000148f520, L_0x60000148f520, L_0x60000148f520, L_0x60000148f520;
LS_0x60000148f5c0_0_12 .concat [ 1 1 1 1], L_0x60000148f520, L_0x60000148f520, L_0x60000148f520, L_0x60000148f520;
L_0x60000148f5c0 .concat [ 4 4 4 4], LS_0x60000148f5c0_0_0, LS_0x60000148f5c0_0_4, LS_0x60000148f5c0_0_8, LS_0x60000148f5c0_0_12;
L_0x60000148f660 .concat [ 16 16 0 0], L_0x60000148f480, L_0x60000148f5c0;
S_0x141e0ff40 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x141e72370;
 .timescale 0 0;
P_0x6000030d6900 .param/l "col" 1 7 214, +C4<011>;
L_0x600000e9f250 .functor AND 1, v0x6000017cebe0_0, L_0x60000148f7a0, C4<1>, C4<1>;
L_0x600000e9dce0 .functor AND 1, L_0x60000148f980, v0x6000017cd680_0, C4<1>, C4<1>;
L_0x600000e9d730 .functor OR 1, L_0x60000148f8e0, L_0x600000e9dce0, C4<0>, C4<0>;
L_0x600000e9d2d0 .functor AND 1, L_0x14809a4a0, L_0x600000e9d730, C4<1>, C4<1>;
L_0x600000e9ce70 .functor AND 1, L_0x600000e9d2d0, L_0x60000148fac0, C4<1>, C4<1>;
v0x6000017a1e60_0 .net *"_ivl_0", 3 0, L_0x60000148f700;  1 drivers
L_0x148098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000017a1ef0_0 .net/2u *"_ivl_11", 2 0, L_0x148098c28;  1 drivers
v0x6000017a1f80_0 .net *"_ivl_13", 0 0, L_0x60000148f8e0;  1 drivers
L_0x148098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000017a2010_0 .net/2u *"_ivl_15", 2 0, L_0x148098c70;  1 drivers
v0x6000017a20a0_0 .net *"_ivl_17", 0 0, L_0x60000148f980;  1 drivers
v0x6000017a2130_0 .net *"_ivl_20", 0 0, L_0x600000e9dce0;  1 drivers
v0x6000017a21c0_0 .net *"_ivl_22", 0 0, L_0x600000e9d730;  1 drivers
v0x6000017a2250_0 .net *"_ivl_24", 0 0, L_0x600000e9d2d0;  1 drivers
v0x6000017a22e0_0 .net *"_ivl_25", 31 0, L_0x60000148fa20;  1 drivers
L_0x148098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017a2370_0 .net *"_ivl_28", 15 0, L_0x148098cb8;  1 drivers
L_0x148098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017a2400_0 .net/2u *"_ivl_29", 31 0, L_0x148098d00;  1 drivers
L_0x148098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000017a2490_0 .net *"_ivl_3", 1 0, L_0x148098b98;  1 drivers
v0x6000017a2520_0 .net *"_ivl_31", 0 0, L_0x60000148fac0;  1 drivers
L_0x148098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000017a25b0_0 .net/2u *"_ivl_4", 3 0, L_0x148098be0;  1 drivers
v0x6000017a2640_0 .net *"_ivl_6", 0 0, L_0x60000148f7a0;  1 drivers
v0x6000017a26d0_0 .net "do_clear", 0 0, L_0x600000e9ce70;  1 drivers
v0x6000017a2760_0 .net "load_weight", 0 0, L_0x600000e9f250;  1 drivers
v0x6000017a27f0_0 .net "weight_in", 7 0, L_0x60000148f840;  1 drivers
L_0x60000148f700 .concat [ 2 2 0 0], v0x6000017ceb50_0, L_0x148098b98;
L_0x60000148f7a0 .cmp/eq 4, L_0x60000148f700, L_0x148098be0;
L_0x60000148f8e0 .cmp/eq 3, v0x6000017b4990_0, L_0x148098c28;
L_0x60000148f980 .cmp/eq 3, v0x6000017b4990_0, L_0x148098c70;
L_0x60000148fa20 .concat [ 16 16 0 0], v0x6000017b4090_0, L_0x148098cb8;
L_0x60000148fac0 .cmp/eq 32, L_0x60000148fa20, L_0x148098d00;
S_0x141e100b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x141e0ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000b94100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000b94140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000017a1320_0 .net *"_ivl_11", 0 0, L_0x60000148fd40;  1 drivers
v0x6000017a13b0_0 .net *"_ivl_12", 15 0, L_0x60000148fde0;  1 drivers
v0x6000017a1440_0 .net/s *"_ivl_4", 15 0, L_0x60000148fb60;  1 drivers
v0x6000017a14d0_0 .net/s *"_ivl_6", 15 0, L_0x60000148fc00;  1 drivers
v0x6000017a1560_0 .net/s "a_signed", 7 0, v0x6000017a1710_0;  1 drivers
v0x6000017a15f0_0 .net "act_in", 7 0, v0x6000017a0120_0;  alias, 1 drivers
v0x6000017a1680_0 .var "act_out", 7 0;
v0x6000017a1710_0 .var "act_reg", 7 0;
v0x6000017a17a0_0 .net "clear_acc", 0 0, L_0x600000e9ce70;  alias, 1 drivers
v0x6000017a1830_0 .net "clk", 0 0, v0x6000017cf720_0;  alias, 1 drivers
v0x6000017a18c0_0 .net "enable", 0 0, L_0x600000e920d0;  alias, 1 drivers
v0x6000017a1950_0 .net "load_weight", 0 0, L_0x600000e9f250;  alias, 1 drivers
v0x6000017a19e0_0 .net/s "product", 15 0, L_0x60000148fca0;  1 drivers
v0x6000017a1a70_0 .net/s "product_ext", 31 0, L_0x60000148fe80;  1 drivers
v0x6000017a1b00_0 .net "psum_in", 31 0, L_0x148098640;  alias, 1 drivers
v0x6000017a1b90_0 .var "psum_out", 31 0;
v0x6000017a1c20_0 .net "rst_n", 0 0, v0x6000017cfe70_0;  alias, 1 drivers
v0x6000017a1cb0_0 .net/s "w_signed", 7 0, v0x6000017a1dd0_0;  1 drivers
v0x6000017a1d40_0 .net "weight_in", 7 0, L_0x60000148f840;  alias, 1 drivers
v0x6000017a1dd0_0 .var "weight_reg", 7 0;
L_0x60000148fb60 .extend/s 16, v0x6000017a1710_0;
L_0x60000148fc00 .extend/s 16, v0x6000017a1dd0_0;
L_0x60000148fca0 .arith/mult 16, L_0x60000148fb60, L_0x60000148fc00;
L_0x60000148fd40 .part L_0x60000148fca0, 15, 1;
LS_0x60000148fde0_0_0 .concat [ 1 1 1 1], L_0x60000148fd40, L_0x60000148fd40, L_0x60000148fd40, L_0x60000148fd40;
LS_0x60000148fde0_0_4 .concat [ 1 1 1 1], L_0x60000148fd40, L_0x60000148fd40, L_0x60000148fd40, L_0x60000148fd40;
LS_0x60000148fde0_0_8 .concat [ 1 1 1 1], L_0x60000148fd40, L_0x60000148fd40, L_0x60000148fd40, L_0x60000148fd40;
LS_0x60000148fde0_0_12 .concat [ 1 1 1 1], L_0x60000148fd40, L_0x60000148fd40, L_0x60000148fd40, L_0x60000148fd40;
L_0x60000148fde0 .concat [ 4 4 4 4], LS_0x60000148fde0_0_0, LS_0x60000148fde0_0_4, LS_0x60000148fde0_0_8, LS_0x60000148fde0_0_12;
L_0x60000148fe80 .concat [ 16 16 0 0], L_0x60000148fca0, L_0x60000148fde0;
S_0x141e04b10 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x141e70c10;
 .timescale 0 0;
P_0x6000030d6c00 .param/l "row" 1 7 213, +C4<01>;
S_0x141e04c80 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x141e04b10;
 .timescale 0 0;
P_0x6000030d6c80 .param/l "col" 1 7 214, +C4<00>;
L_0x600000e9c150 .functor AND 1, v0x6000017cebe0_0, L_0x60000148bb60, C4<1>, C4<1>;
L_0x600000e9d810 .functor AND 1, L_0x60000148be80, v0x6000017cd680_0, C4<1>, C4<1>;
L_0x600000e9d7a0 .functor OR 1, L_0x60000148b7a0, L_0x600000e9d810, C4<0>, C4<0>;
L_0x600000e9dc00 .functor AND 1, L_0x14809a4a0, L_0x600000e9d7a0, C4<1>, C4<1>;
L_0x600000e9fe90 .functor AND 1, L_0x600000e9dc00, L_0x60000148bd40, C4<1>, C4<1>;
v0x6000017a33c0_0 .net *"_ivl_0", 2 0, L_0x60000148ff20;  1 drivers
L_0x148098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000017a3450_0 .net/2u *"_ivl_11", 2 0, L_0x148098dd8;  1 drivers
v0x6000017a34e0_0 .net *"_ivl_13", 0 0, L_0x60000148b7a0;  1 drivers
L_0x148098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000017a3570_0 .net/2u *"_ivl_15", 2 0, L_0x148098e20;  1 drivers
v0x6000017a3600_0 .net *"_ivl_17", 0 0, L_0x60000148be80;  1 drivers
v0x6000017a3690_0 .net *"_ivl_20", 0 0, L_0x600000e9d810;  1 drivers
v0x6000017a3720_0 .net *"_ivl_22", 0 0, L_0x600000e9d7a0;  1 drivers
v0x6000017a37b0_0 .net *"_ivl_24", 0 0, L_0x600000e9dc00;  1 drivers
v0x6000017a3840_0 .net *"_ivl_25", 31 0, L_0x60000148b660;  1 drivers
L_0x148098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017a38d0_0 .net *"_ivl_28", 15 0, L_0x148098e68;  1 drivers
L_0x148098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017a3960_0 .net/2u *"_ivl_29", 31 0, L_0x148098eb0;  1 drivers
L_0x148098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000017a39f0_0 .net *"_ivl_3", 0 0, L_0x148098d48;  1 drivers
v0x6000017a3a80_0 .net *"_ivl_31", 0 0, L_0x60000148bd40;  1 drivers
L_0x148098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000017a3b10_0 .net/2u *"_ivl_4", 2 0, L_0x148098d90;  1 drivers
v0x6000017a3ba0_0 .net *"_ivl_6", 0 0, L_0x60000148bb60;  1 drivers
v0x6000017a3c30_0 .net "do_clear", 0 0, L_0x600000e9fe90;  1 drivers
v0x6000017a3cc0_0 .net "load_weight", 0 0, L_0x600000e9c150;  1 drivers
v0x6000017a3d50_0 .net "weight_in", 7 0, L_0x60000148ba20;  1 drivers
L_0x60000148ff20 .concat [ 2 1 0 0], v0x6000017ceb50_0, L_0x148098d48;
L_0x60000148bb60 .cmp/eq 3, L_0x60000148ff20, L_0x148098d90;
L_0x60000148b7a0 .cmp/eq 3, v0x6000017b4990_0, L_0x148098dd8;
L_0x60000148be80 .cmp/eq 3, v0x6000017b4990_0, L_0x148098e20;
L_0x60000148b660 .concat [ 16 16 0 0], v0x6000017b4090_0, L_0x148098e68;
L_0x60000148bd40 .cmp/eq 32, L_0x60000148b660, L_0x148098eb0;
S_0x141e16100 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x141e04c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000b94180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000b941c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000017a2880_0 .net *"_ivl_11", 0 0, L_0x60000148bac0;  1 drivers
v0x6000017a2910_0 .net *"_ivl_12", 15 0, L_0x60000148b2a0;  1 drivers
v0x6000017a29a0_0 .net/s *"_ivl_4", 15 0, L_0x60000148b520;  1 drivers
v0x6000017a2a30_0 .net/s *"_ivl_6", 15 0, L_0x60000148bc00;  1 drivers
v0x6000017a2ac0_0 .net/s "a_signed", 7 0, v0x6000017a2c70_0;  1 drivers
v0x6000017a2b50_0 .net "act_in", 7 0, L_0x600000e9ebc0;  alias, 1 drivers
v0x6000017a2be0_0 .var "act_out", 7 0;
v0x6000017a2c70_0 .var "act_reg", 7 0;
v0x6000017a2d00_0 .net "clear_acc", 0 0, L_0x600000e9fe90;  alias, 1 drivers
v0x6000017a2d90_0 .net "clk", 0 0, v0x6000017cf720_0;  alias, 1 drivers
v0x6000017a2e20_0 .net "enable", 0 0, L_0x600000e920d0;  alias, 1 drivers
v0x6000017a2eb0_0 .net "load_weight", 0 0, L_0x600000e9c150;  alias, 1 drivers
v0x6000017a2f40_0 .net/s "product", 15 0, L_0x60000148b200;  1 drivers
v0x6000017a2fd0_0 .net/s "product_ext", 31 0, L_0x60000148b980;  1 drivers
v0x6000017a3060_0 .net "psum_in", 31 0, v0x6000017adb00_0;  alias, 1 drivers
v0x6000017a30f0_0 .var "psum_out", 31 0;
v0x6000017a3180_0 .net "rst_n", 0 0, v0x6000017cfe70_0;  alias, 1 drivers
v0x6000017a3210_0 .net/s "w_signed", 7 0, v0x6000017a3330_0;  1 drivers
v0x6000017a32a0_0 .net "weight_in", 7 0, L_0x60000148ba20;  alias, 1 drivers
v0x6000017a3330_0 .var "weight_reg", 7 0;
L_0x60000148b520 .extend/s 16, v0x6000017a2c70_0;
L_0x60000148bc00 .extend/s 16, v0x6000017a3330_0;
L_0x60000148b200 .arith/mult 16, L_0x60000148b520, L_0x60000148bc00;
L_0x60000148bac0 .part L_0x60000148b200, 15, 1;
LS_0x60000148b2a0_0_0 .concat [ 1 1 1 1], L_0x60000148bac0, L_0x60000148bac0, L_0x60000148bac0, L_0x60000148bac0;
LS_0x60000148b2a0_0_4 .concat [ 1 1 1 1], L_0x60000148bac0, L_0x60000148bac0, L_0x60000148bac0, L_0x60000148bac0;
LS_0x60000148b2a0_0_8 .concat [ 1 1 1 1], L_0x60000148bac0, L_0x60000148bac0, L_0x60000148bac0, L_0x60000148bac0;
LS_0x60000148b2a0_0_12 .concat [ 1 1 1 1], L_0x60000148bac0, L_0x60000148bac0, L_0x60000148bac0, L_0x60000148bac0;
L_0x60000148b2a0 .concat [ 4 4 4 4], LS_0x60000148b2a0_0_0, LS_0x60000148b2a0_0_4, LS_0x60000148b2a0_0_8, LS_0x60000148b2a0_0_12;
L_0x60000148b980 .concat [ 16 16 0 0], L_0x60000148b200, L_0x60000148b2a0;
S_0x141e16270 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x141e04b10;
 .timescale 0 0;
P_0x6000030d68c0 .param/l "col" 1 7 214, +C4<01>;
L_0x600000e9bcd0 .functor AND 1, v0x6000017cebe0_0, L_0x60000148b840, C4<1>, C4<1>;
L_0x600000e9b870 .functor AND 1, L_0x60000148b480, v0x6000017cd680_0, C4<1>, C4<1>;
L_0x600000e9b410 .functor OR 1, L_0x60000148b700, L_0x600000e9b870, C4<0>, C4<0>;
L_0x600000e9afb0 .functor AND 1, L_0x14809a4a0, L_0x600000e9b410, C4<1>, C4<1>;
L_0x600000e9ab50 .functor AND 1, L_0x600000e9afb0, L_0x60000148b0c0, C4<1>, C4<1>;
v0x6000017a4990_0 .net *"_ivl_0", 2 0, L_0x60000148b340;  1 drivers
L_0x148098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000017a4a20_0 .net/2u *"_ivl_11", 2 0, L_0x148098f88;  1 drivers
v0x6000017a4ab0_0 .net *"_ivl_13", 0 0, L_0x60000148b700;  1 drivers
L_0x148098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000017a4b40_0 .net/2u *"_ivl_15", 2 0, L_0x148098fd0;  1 drivers
v0x6000017a4bd0_0 .net *"_ivl_17", 0 0, L_0x60000148b480;  1 drivers
v0x6000017a4c60_0 .net *"_ivl_20", 0 0, L_0x600000e9b870;  1 drivers
v0x6000017a4cf0_0 .net *"_ivl_22", 0 0, L_0x600000e9b410;  1 drivers
v0x6000017a4d80_0 .net *"_ivl_24", 0 0, L_0x600000e9afb0;  1 drivers
v0x6000017a4e10_0 .net *"_ivl_25", 31 0, L_0x60000148b5c0;  1 drivers
L_0x148099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017a4ea0_0 .net *"_ivl_28", 15 0, L_0x148099018;  1 drivers
L_0x148099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017a4f30_0 .net/2u *"_ivl_29", 31 0, L_0x148099060;  1 drivers
L_0x148098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000017a4fc0_0 .net *"_ivl_3", 0 0, L_0x148098ef8;  1 drivers
v0x6000017a5050_0 .net *"_ivl_31", 0 0, L_0x60000148b0c0;  1 drivers
L_0x148098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000017a50e0_0 .net/2u *"_ivl_4", 2 0, L_0x148098f40;  1 drivers
v0x6000017a5170_0 .net *"_ivl_6", 0 0, L_0x60000148b840;  1 drivers
v0x6000017a5200_0 .net "do_clear", 0 0, L_0x600000e9ab50;  1 drivers
v0x6000017a5290_0 .net "load_weight", 0 0, L_0x600000e9bcd0;  1 drivers
v0x6000017a5320_0 .net "weight_in", 7 0, L_0x60000148b3e0;  1 drivers
L_0x60000148b340 .concat [ 2 1 0 0], v0x6000017ceb50_0, L_0x148098ef8;
L_0x60000148b840 .cmp/eq 3, L_0x60000148b340, L_0x148098f40;
L_0x60000148b700 .cmp/eq 3, v0x6000017b4990_0, L_0x148098f88;
L_0x60000148b480 .cmp/eq 3, v0x6000017b4990_0, L_0x148098fd0;
L_0x60000148b5c0 .concat [ 16 16 0 0], v0x6000017b4090_0, L_0x148099018;
L_0x60000148b0c0 .cmp/eq 32, L_0x60000148b5c0, L_0x148099060;
S_0x141eaf7e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x141e16270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000b94200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000b94240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000017a3de0_0 .net *"_ivl_11", 0 0, L_0x60000148ae40;  1 drivers
v0x6000017a3e70_0 .net *"_ivl_12", 15 0, L_0x60000148aee0;  1 drivers
v0x6000017a3f00_0 .net/s *"_ivl_4", 15 0, L_0x60000148b160;  1 drivers
v0x6000017a4000_0 .net/s *"_ivl_6", 15 0, L_0x60000148af80;  1 drivers
v0x6000017a4090_0 .net/s "a_signed", 7 0, v0x6000017a4240_0;  1 drivers
v0x6000017a4120_0 .net "act_in", 7 0, v0x6000017a2be0_0;  alias, 1 drivers
v0x6000017a41b0_0 .var "act_out", 7 0;
v0x6000017a4240_0 .var "act_reg", 7 0;
v0x6000017a42d0_0 .net "clear_acc", 0 0, L_0x600000e9ab50;  alias, 1 drivers
v0x6000017a4360_0 .net "clk", 0 0, v0x6000017cf720_0;  alias, 1 drivers
v0x6000017a43f0_0 .net "enable", 0 0, L_0x600000e920d0;  alias, 1 drivers
v0x6000017a4480_0 .net "load_weight", 0 0, L_0x600000e9bcd0;  alias, 1 drivers
v0x6000017a4510_0 .net/s "product", 15 0, L_0x60000148b020;  1 drivers
v0x6000017a45a0_0 .net/s "product_ext", 31 0, L_0x60000148ad00;  1 drivers
v0x6000017a4630_0 .net "psum_in", 31 0, v0x6000017af060_0;  alias, 1 drivers
v0x6000017a46c0_0 .var "psum_out", 31 0;
v0x6000017a4750_0 .net "rst_n", 0 0, v0x6000017cfe70_0;  alias, 1 drivers
v0x6000017a47e0_0 .net/s "w_signed", 7 0, v0x6000017a4900_0;  1 drivers
v0x6000017a4870_0 .net "weight_in", 7 0, L_0x60000148b3e0;  alias, 1 drivers
v0x6000017a4900_0 .var "weight_reg", 7 0;
L_0x60000148b160 .extend/s 16, v0x6000017a4240_0;
L_0x60000148af80 .extend/s 16, v0x6000017a4900_0;
L_0x60000148b020 .arith/mult 16, L_0x60000148b160, L_0x60000148af80;
L_0x60000148ae40 .part L_0x60000148b020, 15, 1;
LS_0x60000148aee0_0_0 .concat [ 1 1 1 1], L_0x60000148ae40, L_0x60000148ae40, L_0x60000148ae40, L_0x60000148ae40;
LS_0x60000148aee0_0_4 .concat [ 1 1 1 1], L_0x60000148ae40, L_0x60000148ae40, L_0x60000148ae40, L_0x60000148ae40;
LS_0x60000148aee0_0_8 .concat [ 1 1 1 1], L_0x60000148ae40, L_0x60000148ae40, L_0x60000148ae40, L_0x60000148ae40;
LS_0x60000148aee0_0_12 .concat [ 1 1 1 1], L_0x60000148ae40, L_0x60000148ae40, L_0x60000148ae40, L_0x60000148ae40;
L_0x60000148aee0 .concat [ 4 4 4 4], LS_0x60000148aee0_0_0, LS_0x60000148aee0_0_4, LS_0x60000148aee0_0_8, LS_0x60000148aee0_0_12;
L_0x60000148ad00 .concat [ 16 16 0 0], L_0x60000148b020, L_0x60000148aee0;
S_0x141eaf950 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x141e04b10;
 .timescale 0 0;
P_0x6000030d6e40 .param/l "col" 1 7 214, +C4<010>;
L_0x600000e99e30 .functor AND 1, v0x6000017cebe0_0, L_0x60000148abc0, C4<1>, C4<1>;
L_0x600000e999d0 .functor AND 1, L_0x60000148ab20, v0x6000017cd680_0, C4<1>, C4<1>;
L_0x600000e99570 .functor OR 1, L_0x60000148aa80, L_0x600000e999d0, C4<0>, C4<0>;
L_0x600000e99110 .functor AND 1, L_0x14809a4a0, L_0x600000e99570, C4<1>, C4<1>;
L_0x600000e990a0 .functor AND 1, L_0x600000e99110, L_0x60000148a9e0, C4<1>, C4<1>;
v0x6000017a5ef0_0 .net *"_ivl_0", 3 0, L_0x60000148ada0;  1 drivers
L_0x148099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000017a5f80_0 .net/2u *"_ivl_11", 2 0, L_0x148099138;  1 drivers
v0x6000017a6010_0 .net *"_ivl_13", 0 0, L_0x60000148aa80;  1 drivers
L_0x148099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000017a60a0_0 .net/2u *"_ivl_15", 2 0, L_0x148099180;  1 drivers
v0x6000017a6130_0 .net *"_ivl_17", 0 0, L_0x60000148ab20;  1 drivers
v0x6000017a61c0_0 .net *"_ivl_20", 0 0, L_0x600000e999d0;  1 drivers
v0x6000017a6250_0 .net *"_ivl_22", 0 0, L_0x600000e99570;  1 drivers
v0x6000017a62e0_0 .net *"_ivl_24", 0 0, L_0x600000e99110;  1 drivers
v0x6000017a6370_0 .net *"_ivl_25", 31 0, L_0x60000148a940;  1 drivers
L_0x1480991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017a6400_0 .net *"_ivl_28", 15 0, L_0x1480991c8;  1 drivers
L_0x148099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017a6490_0 .net/2u *"_ivl_29", 31 0, L_0x148099210;  1 drivers
L_0x1480990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000017a6520_0 .net *"_ivl_3", 1 0, L_0x1480990a8;  1 drivers
v0x6000017a65b0_0 .net *"_ivl_31", 0 0, L_0x60000148a9e0;  1 drivers
L_0x1480990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000017a6640_0 .net/2u *"_ivl_4", 3 0, L_0x1480990f0;  1 drivers
v0x6000017a66d0_0 .net *"_ivl_6", 0 0, L_0x60000148abc0;  1 drivers
v0x6000017a6760_0 .net "do_clear", 0 0, L_0x600000e990a0;  1 drivers
v0x6000017a67f0_0 .net "load_weight", 0 0, L_0x600000e99e30;  1 drivers
v0x6000017a6880_0 .net "weight_in", 7 0, L_0x60000148ac60;  1 drivers
L_0x60000148ada0 .concat [ 2 2 0 0], v0x6000017ceb50_0, L_0x1480990a8;
L_0x60000148abc0 .cmp/eq 4, L_0x60000148ada0, L_0x1480990f0;
L_0x60000148aa80 .cmp/eq 3, v0x6000017b4990_0, L_0x148099138;
L_0x60000148ab20 .cmp/eq 3, v0x6000017b4990_0, L_0x148099180;
L_0x60000148a940 .concat [ 16 16 0 0], v0x6000017b4090_0, L_0x1480991c8;
L_0x60000148a9e0 .cmp/eq 32, L_0x60000148a940, L_0x148099210;
S_0x141e9cce0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x141eaf950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000b94300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000b94340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000017a53b0_0 .net *"_ivl_11", 0 0, L_0x60000148a1c0;  1 drivers
v0x6000017a5440_0 .net *"_ivl_12", 15 0, L_0x600001489fe0;  1 drivers
v0x6000017a54d0_0 .net/s *"_ivl_4", 15 0, L_0x60000148a620;  1 drivers
v0x6000017a5560_0 .net/s *"_ivl_6", 15 0, L_0x60000148a6c0;  1 drivers
v0x6000017a55f0_0 .net/s "a_signed", 7 0, v0x6000017a57a0_0;  1 drivers
v0x6000017a5680_0 .net "act_in", 7 0, v0x6000017a41b0_0;  alias, 1 drivers
v0x6000017a5710_0 .var "act_out", 7 0;
v0x6000017a57a0_0 .var "act_reg", 7 0;
v0x6000017a5830_0 .net "clear_acc", 0 0, L_0x600000e990a0;  alias, 1 drivers
v0x6000017a58c0_0 .net "clk", 0 0, v0x6000017cf720_0;  alias, 1 drivers
v0x6000017a5950_0 .net "enable", 0 0, L_0x600000e920d0;  alias, 1 drivers
v0x6000017a59e0_0 .net "load_weight", 0 0, L_0x600000e99e30;  alias, 1 drivers
v0x6000017a5a70_0 .net/s "product", 15 0, L_0x60000148a120;  1 drivers
v0x6000017a5b00_0 .net/s "product_ext", 31 0, L_0x60000148a080;  1 drivers
v0x6000017a5b90_0 .net "psum_in", 31 0, v0x6000017a0630_0;  alias, 1 drivers
v0x6000017a5c20_0 .var "psum_out", 31 0;
v0x6000017a5cb0_0 .net "rst_n", 0 0, v0x6000017cfe70_0;  alias, 1 drivers
v0x6000017a5d40_0 .net/s "w_signed", 7 0, v0x6000017a5e60_0;  1 drivers
v0x6000017a5dd0_0 .net "weight_in", 7 0, L_0x60000148ac60;  alias, 1 drivers
v0x6000017a5e60_0 .var "weight_reg", 7 0;
L_0x60000148a620 .extend/s 16, v0x6000017a57a0_0;
L_0x60000148a6c0 .extend/s 16, v0x6000017a5e60_0;
L_0x60000148a120 .arith/mult 16, L_0x60000148a620, L_0x60000148a6c0;
L_0x60000148a1c0 .part L_0x60000148a120, 15, 1;
LS_0x600001489fe0_0_0 .concat [ 1 1 1 1], L_0x60000148a1c0, L_0x60000148a1c0, L_0x60000148a1c0, L_0x60000148a1c0;
LS_0x600001489fe0_0_4 .concat [ 1 1 1 1], L_0x60000148a1c0, L_0x60000148a1c0, L_0x60000148a1c0, L_0x60000148a1c0;
LS_0x600001489fe0_0_8 .concat [ 1 1 1 1], L_0x60000148a1c0, L_0x60000148a1c0, L_0x60000148a1c0, L_0x60000148a1c0;
LS_0x600001489fe0_0_12 .concat [ 1 1 1 1], L_0x60000148a1c0, L_0x60000148a1c0, L_0x60000148a1c0, L_0x60000148a1c0;
L_0x600001489fe0 .concat [ 4 4 4 4], LS_0x600001489fe0_0_0, LS_0x600001489fe0_0_4, LS_0x600001489fe0_0_8, LS_0x600001489fe0_0_12;
L_0x60000148a080 .concat [ 16 16 0 0], L_0x60000148a120, L_0x600001489fe0;
S_0x141e9ce50 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x141e04b10;
 .timescale 0 0;
P_0x6000030d6f40 .param/l "col" 1 7 214, +C4<011>;
L_0x600000e98ee0 .functor AND 1, v0x6000017cebe0_0, L_0x600001489f40, C4<1>, C4<1>;
L_0x600000e98f50 .functor AND 1, L_0x600001489c20, v0x6000017cd680_0, C4<1>, C4<1>;
L_0x600000e9d880 .functor OR 1, L_0x600001489e00, L_0x600000e98f50, C4<0>, C4<0>;
L_0x600000e90000 .functor AND 1, L_0x14809a4a0, L_0x600000e9d880, C4<1>, C4<1>;
L_0x600000e90070 .functor AND 1, L_0x600000e90000, L_0x600001489ae0, C4<1>, C4<1>;
v0x6000017a7450_0 .net *"_ivl_0", 3 0, L_0x600001489ea0;  1 drivers
L_0x1480992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000017a74e0_0 .net/2u *"_ivl_11", 2 0, L_0x1480992e8;  1 drivers
v0x6000017a7570_0 .net *"_ivl_13", 0 0, L_0x600001489e00;  1 drivers
L_0x148099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000017a7600_0 .net/2u *"_ivl_15", 2 0, L_0x148099330;  1 drivers
v0x6000017a7690_0 .net *"_ivl_17", 0 0, L_0x600001489c20;  1 drivers
v0x6000017a7720_0 .net *"_ivl_20", 0 0, L_0x600000e98f50;  1 drivers
v0x6000017a77b0_0 .net *"_ivl_22", 0 0, L_0x600000e9d880;  1 drivers
v0x6000017a7840_0 .net *"_ivl_24", 0 0, L_0x600000e90000;  1 drivers
v0x6000017a78d0_0 .net *"_ivl_25", 31 0, L_0x600001489cc0;  1 drivers
L_0x148099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017a7960_0 .net *"_ivl_28", 15 0, L_0x148099378;  1 drivers
L_0x1480993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017a79f0_0 .net/2u *"_ivl_29", 31 0, L_0x1480993c0;  1 drivers
L_0x148099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000017a7a80_0 .net *"_ivl_3", 1 0, L_0x148099258;  1 drivers
v0x6000017a7b10_0 .net *"_ivl_31", 0 0, L_0x600001489ae0;  1 drivers
L_0x1480992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000017a7ba0_0 .net/2u *"_ivl_4", 3 0, L_0x1480992a0;  1 drivers
v0x6000017a7c30_0 .net *"_ivl_6", 0 0, L_0x600001489f40;  1 drivers
v0x6000017a7cc0_0 .net "do_clear", 0 0, L_0x600000e90070;  1 drivers
v0x6000017a7d50_0 .net "load_weight", 0 0, L_0x600000e98ee0;  1 drivers
v0x6000017a7de0_0 .net "weight_in", 7 0, L_0x600001489d60;  1 drivers
L_0x600001489ea0 .concat [ 2 2 0 0], v0x6000017ceb50_0, L_0x148099258;
L_0x600001489f40 .cmp/eq 4, L_0x600001489ea0, L_0x1480992a0;
L_0x600001489e00 .cmp/eq 3, v0x6000017b4990_0, L_0x1480992e8;
L_0x600001489c20 .cmp/eq 3, v0x6000017b4990_0, L_0x148099330;
L_0x600001489cc0 .concat [ 16 16 0 0], v0x6000017b4090_0, L_0x148099378;
L_0x600001489ae0 .cmp/eq 32, L_0x600001489cc0, L_0x1480993c0;
S_0x141e97320 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x141e9ce50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000b94000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000b94040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000017a6910_0 .net *"_ivl_11", 0 0, L_0x600001489860;  1 drivers
v0x6000017a69a0_0 .net *"_ivl_12", 15 0, L_0x600001489900;  1 drivers
v0x6000017a6a30_0 .net/s *"_ivl_4", 15 0, L_0x600001489b80;  1 drivers
v0x6000017a6ac0_0 .net/s *"_ivl_6", 15 0, L_0x6000014899a0;  1 drivers
v0x6000017a6b50_0 .net/s "a_signed", 7 0, v0x6000017a6d00_0;  1 drivers
v0x6000017a6be0_0 .net "act_in", 7 0, v0x6000017a5710_0;  alias, 1 drivers
v0x6000017a6c70_0 .var "act_out", 7 0;
v0x6000017a6d00_0 .var "act_reg", 7 0;
v0x6000017a6d90_0 .net "clear_acc", 0 0, L_0x600000e90070;  alias, 1 drivers
v0x6000017a6e20_0 .net "clk", 0 0, v0x6000017cf720_0;  alias, 1 drivers
v0x6000017a6eb0_0 .net "enable", 0 0, L_0x600000e920d0;  alias, 1 drivers
v0x6000017a6f40_0 .net "load_weight", 0 0, L_0x600000e98ee0;  alias, 1 drivers
v0x6000017a6fd0_0 .net/s "product", 15 0, L_0x600001489a40;  1 drivers
v0x6000017a7060_0 .net/s "product_ext", 31 0, L_0x600001489720;  1 drivers
v0x6000017a70f0_0 .net "psum_in", 31 0, v0x6000017a1b90_0;  alias, 1 drivers
v0x6000017a7180_0 .var "psum_out", 31 0;
v0x6000017a7210_0 .net "rst_n", 0 0, v0x6000017cfe70_0;  alias, 1 drivers
v0x6000017a72a0_0 .net/s "w_signed", 7 0, v0x6000017a73c0_0;  1 drivers
v0x6000017a7330_0 .net "weight_in", 7 0, L_0x600001489d60;  alias, 1 drivers
v0x6000017a73c0_0 .var "weight_reg", 7 0;
L_0x600001489b80 .extend/s 16, v0x6000017a6d00_0;
L_0x6000014899a0 .extend/s 16, v0x6000017a73c0_0;
L_0x600001489a40 .arith/mult 16, L_0x600001489b80, L_0x6000014899a0;
L_0x600001489860 .part L_0x600001489a40, 15, 1;
LS_0x600001489900_0_0 .concat [ 1 1 1 1], L_0x600001489860, L_0x600001489860, L_0x600001489860, L_0x600001489860;
LS_0x600001489900_0_4 .concat [ 1 1 1 1], L_0x600001489860, L_0x600001489860, L_0x600001489860, L_0x600001489860;
LS_0x600001489900_0_8 .concat [ 1 1 1 1], L_0x600001489860, L_0x600001489860, L_0x600001489860, L_0x600001489860;
LS_0x600001489900_0_12 .concat [ 1 1 1 1], L_0x600001489860, L_0x600001489860, L_0x600001489860, L_0x600001489860;
L_0x600001489900 .concat [ 4 4 4 4], LS_0x600001489900_0_0, LS_0x600001489900_0_4, LS_0x600001489900_0_8, LS_0x600001489900_0_12;
L_0x600001489720 .concat [ 16 16 0 0], L_0x600001489a40, L_0x600001489900;
S_0x141e97490 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x141e70c10;
 .timescale 0 0;
P_0x6000030d7040 .param/l "row" 1 7 213, +C4<010>;
S_0x141e94cd0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x141e97490;
 .timescale 0 0;
P_0x6000030d70c0 .param/l "col" 1 7 214, +C4<00>;
L_0x600000e901c0 .functor AND 1, v0x6000017cebe0_0, L_0x6000014895e0, C4<1>, C4<1>;
L_0x600000e90230 .functor AND 1, L_0x600001489540, v0x6000017cd680_0, C4<1>, C4<1>;
L_0x600000e902a0 .functor OR 1, L_0x6000014894a0, L_0x600000e90230, C4<0>, C4<0>;
L_0x600000e90310 .functor AND 1, L_0x14809a4a0, L_0x600000e902a0, C4<1>, C4<1>;
L_0x600000e90380 .functor AND 1, L_0x600000e90310, L_0x600001489400, C4<1>, C4<1>;
v0x6000017b8a20_0 .net *"_ivl_0", 2 0, L_0x6000014897c0;  1 drivers
L_0x148099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000017b8ab0_0 .net/2u *"_ivl_11", 2 0, L_0x148099498;  1 drivers
v0x6000017b8b40_0 .net *"_ivl_13", 0 0, L_0x6000014894a0;  1 drivers
L_0x1480994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000017b8bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1480994e0;  1 drivers
v0x6000017b8c60_0 .net *"_ivl_17", 0 0, L_0x600001489540;  1 drivers
v0x6000017b8cf0_0 .net *"_ivl_20", 0 0, L_0x600000e90230;  1 drivers
v0x6000017b8d80_0 .net *"_ivl_22", 0 0, L_0x600000e902a0;  1 drivers
v0x6000017b8e10_0 .net *"_ivl_24", 0 0, L_0x600000e90310;  1 drivers
v0x6000017b8ea0_0 .net *"_ivl_25", 31 0, L_0x600001489360;  1 drivers
L_0x148099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017b8f30_0 .net *"_ivl_28", 15 0, L_0x148099528;  1 drivers
L_0x148099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017b8fc0_0 .net/2u *"_ivl_29", 31 0, L_0x148099570;  1 drivers
L_0x148099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000017b9050_0 .net *"_ivl_3", 0 0, L_0x148099408;  1 drivers
v0x6000017b90e0_0 .net *"_ivl_31", 0 0, L_0x600001489400;  1 drivers
L_0x148099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000017b9170_0 .net/2u *"_ivl_4", 2 0, L_0x148099450;  1 drivers
v0x6000017b9200_0 .net *"_ivl_6", 0 0, L_0x6000014895e0;  1 drivers
v0x6000017b9290_0 .net "do_clear", 0 0, L_0x600000e90380;  1 drivers
v0x6000017b9320_0 .net "load_weight", 0 0, L_0x600000e901c0;  1 drivers
v0x6000017b93b0_0 .net "weight_in", 7 0, L_0x600001489680;  1 drivers
L_0x6000014897c0 .concat [ 2 1 0 0], v0x6000017ceb50_0, L_0x148099408;
L_0x6000014895e0 .cmp/eq 3, L_0x6000014897c0, L_0x148099450;
L_0x6000014894a0 .cmp/eq 3, v0x6000017b4990_0, L_0x148099498;
L_0x600001489540 .cmp/eq 3, v0x6000017b4990_0, L_0x1480994e0;
L_0x600001489360 .concat [ 16 16 0 0], v0x6000017b4090_0, L_0x148099528;
L_0x600001489400 .cmp/eq 32, L_0x600001489360, L_0x148099570;
S_0x141e94e40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x141e94cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000b94380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000b943c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000017a7e70_0 .net *"_ivl_11", 0 0, L_0x600001489180;  1 drivers
v0x6000017a7f00_0 .net *"_ivl_12", 15 0, L_0x600001488fa0;  1 drivers
v0x6000017b8000_0 .net/s *"_ivl_4", 15 0, L_0x600001489220;  1 drivers
v0x6000017b8090_0 .net/s *"_ivl_6", 15 0, L_0x6000014892c0;  1 drivers
v0x6000017b8120_0 .net/s "a_signed", 7 0, v0x6000017b82d0_0;  1 drivers
v0x6000017b81b0_0 .net "act_in", 7 0, L_0x600000e9ea70;  alias, 1 drivers
v0x6000017b8240_0 .var "act_out", 7 0;
v0x6000017b82d0_0 .var "act_reg", 7 0;
v0x6000017b8360_0 .net "clear_acc", 0 0, L_0x600000e90380;  alias, 1 drivers
v0x6000017b83f0_0 .net "clk", 0 0, v0x6000017cf720_0;  alias, 1 drivers
v0x6000017b8480_0 .net "enable", 0 0, L_0x600000e920d0;  alias, 1 drivers
v0x6000017b8510_0 .net "load_weight", 0 0, L_0x600000e901c0;  alias, 1 drivers
v0x6000017b85a0_0 .net/s "product", 15 0, L_0x6000014890e0;  1 drivers
v0x6000017b8630_0 .net/s "product_ext", 31 0, L_0x600001489040;  1 drivers
v0x6000017b86c0_0 .net "psum_in", 31 0, v0x6000017a30f0_0;  alias, 1 drivers
v0x6000017b8750_0 .var "psum_out", 31 0;
v0x6000017b87e0_0 .net "rst_n", 0 0, v0x6000017cfe70_0;  alias, 1 drivers
v0x6000017b8870_0 .net/s "w_signed", 7 0, v0x6000017b8990_0;  1 drivers
v0x6000017b8900_0 .net "weight_in", 7 0, L_0x600001489680;  alias, 1 drivers
v0x6000017b8990_0 .var "weight_reg", 7 0;
L_0x600001489220 .extend/s 16, v0x6000017b82d0_0;
L_0x6000014892c0 .extend/s 16, v0x6000017b8990_0;
L_0x6000014890e0 .arith/mult 16, L_0x600001489220, L_0x6000014892c0;
L_0x600001489180 .part L_0x6000014890e0, 15, 1;
LS_0x600001488fa0_0_0 .concat [ 1 1 1 1], L_0x600001489180, L_0x600001489180, L_0x600001489180, L_0x600001489180;
LS_0x600001488fa0_0_4 .concat [ 1 1 1 1], L_0x600001489180, L_0x600001489180, L_0x600001489180, L_0x600001489180;
LS_0x600001488fa0_0_8 .concat [ 1 1 1 1], L_0x600001489180, L_0x600001489180, L_0x600001489180, L_0x600001489180;
LS_0x600001488fa0_0_12 .concat [ 1 1 1 1], L_0x600001489180, L_0x600001489180, L_0x600001489180, L_0x600001489180;
L_0x600001488fa0 .concat [ 4 4 4 4], LS_0x600001488fa0_0_0, LS_0x600001488fa0_0_4, LS_0x600001488fa0_0_8, LS_0x600001488fa0_0_12;
L_0x600001489040 .concat [ 16 16 0 0], L_0x6000014890e0, L_0x600001488fa0;
S_0x141e92680 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x141e97490;
 .timescale 0 0;
P_0x6000030d71c0 .param/l "col" 1 7 214, +C4<01>;
L_0x600000e904d0 .functor AND 1, v0x6000017cebe0_0, L_0x600001488f00, C4<1>, C4<1>;
L_0x600000e90540 .functor AND 1, L_0x600001488be0, v0x6000017cd680_0, C4<1>, C4<1>;
L_0x600000e905b0 .functor OR 1, L_0x600001488dc0, L_0x600000e90540, C4<0>, C4<0>;
L_0x600000e90620 .functor AND 1, L_0x14809a4a0, L_0x600000e905b0, C4<1>, C4<1>;
L_0x600000e90690 .functor AND 1, L_0x600000e90620, L_0x600001488aa0, C4<1>, C4<1>;
v0x6000017b9f80_0 .net *"_ivl_0", 2 0, L_0x600001488e60;  1 drivers
L_0x148099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000017ba010_0 .net/2u *"_ivl_11", 2 0, L_0x148099648;  1 drivers
v0x6000017ba0a0_0 .net *"_ivl_13", 0 0, L_0x600001488dc0;  1 drivers
L_0x148099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000017ba130_0 .net/2u *"_ivl_15", 2 0, L_0x148099690;  1 drivers
v0x6000017ba1c0_0 .net *"_ivl_17", 0 0, L_0x600001488be0;  1 drivers
v0x6000017ba250_0 .net *"_ivl_20", 0 0, L_0x600000e90540;  1 drivers
v0x6000017ba2e0_0 .net *"_ivl_22", 0 0, L_0x600000e905b0;  1 drivers
v0x6000017ba370_0 .net *"_ivl_24", 0 0, L_0x600000e90620;  1 drivers
v0x6000017ba400_0 .net *"_ivl_25", 31 0, L_0x600001488c80;  1 drivers
L_0x1480996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017ba490_0 .net *"_ivl_28", 15 0, L_0x1480996d8;  1 drivers
L_0x148099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017ba520_0 .net/2u *"_ivl_29", 31 0, L_0x148099720;  1 drivers
L_0x1480995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000017ba5b0_0 .net *"_ivl_3", 0 0, L_0x1480995b8;  1 drivers
v0x6000017ba640_0 .net *"_ivl_31", 0 0, L_0x600001488aa0;  1 drivers
L_0x148099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000017ba6d0_0 .net/2u *"_ivl_4", 2 0, L_0x148099600;  1 drivers
v0x6000017ba760_0 .net *"_ivl_6", 0 0, L_0x600001488f00;  1 drivers
v0x6000017ba7f0_0 .net "do_clear", 0 0, L_0x600000e90690;  1 drivers
v0x6000017ba880_0 .net "load_weight", 0 0, L_0x600000e904d0;  1 drivers
v0x6000017ba910_0 .net "weight_in", 7 0, L_0x600001488d20;  1 drivers
L_0x600001488e60 .concat [ 2 1 0 0], v0x6000017ceb50_0, L_0x1480995b8;
L_0x600001488f00 .cmp/eq 3, L_0x600001488e60, L_0x148099600;
L_0x600001488dc0 .cmp/eq 3, v0x6000017b4990_0, L_0x148099648;
L_0x600001488be0 .cmp/eq 3, v0x6000017b4990_0, L_0x148099690;
L_0x600001488c80 .concat [ 16 16 0 0], v0x6000017b4090_0, L_0x1480996d8;
L_0x600001488aa0 .cmp/eq 32, L_0x600001488c80, L_0x148099720;
S_0x141e927f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x141e92680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000b94080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000b940c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000017b9440_0 .net *"_ivl_11", 0 0, L_0x60000148a4e0;  1 drivers
v0x6000017b94d0_0 .net *"_ivl_12", 15 0, L_0x60000148a580;  1 drivers
v0x6000017b9560_0 .net/s *"_ivl_4", 15 0, L_0x600001488b40;  1 drivers
v0x6000017b95f0_0 .net/s *"_ivl_6", 15 0, L_0x600001488960;  1 drivers
v0x6000017b9680_0 .net/s "a_signed", 7 0, v0x6000017b9830_0;  1 drivers
v0x6000017b9710_0 .net "act_in", 7 0, v0x6000017b8240_0;  alias, 1 drivers
v0x6000017b97a0_0 .var "act_out", 7 0;
v0x6000017b9830_0 .var "act_reg", 7 0;
v0x6000017b98c0_0 .net "clear_acc", 0 0, L_0x600000e90690;  alias, 1 drivers
v0x6000017b9950_0 .net "clk", 0 0, v0x6000017cf720_0;  alias, 1 drivers
v0x6000017b99e0_0 .net "enable", 0 0, L_0x600000e920d0;  alias, 1 drivers
v0x6000017b9a70_0 .net "load_weight", 0 0, L_0x600000e904d0;  alias, 1 drivers
v0x6000017b9b00_0 .net/s "product", 15 0, L_0x600001488a00;  1 drivers
v0x6000017b9b90_0 .net/s "product_ext", 31 0, L_0x60000148a3a0;  1 drivers
v0x6000017b9c20_0 .net "psum_in", 31 0, v0x6000017a46c0_0;  alias, 1 drivers
v0x6000017b9cb0_0 .var "psum_out", 31 0;
v0x6000017b9d40_0 .net "rst_n", 0 0, v0x6000017cfe70_0;  alias, 1 drivers
v0x6000017b9dd0_0 .net/s "w_signed", 7 0, v0x6000017b9ef0_0;  1 drivers
v0x6000017b9e60_0 .net "weight_in", 7 0, L_0x600001488d20;  alias, 1 drivers
v0x6000017b9ef0_0 .var "weight_reg", 7 0;
L_0x600001488b40 .extend/s 16, v0x6000017b9830_0;
L_0x600001488960 .extend/s 16, v0x6000017b9ef0_0;
L_0x600001488a00 .arith/mult 16, L_0x600001488b40, L_0x600001488960;
L_0x60000148a4e0 .part L_0x600001488a00, 15, 1;
LS_0x60000148a580_0_0 .concat [ 1 1 1 1], L_0x60000148a4e0, L_0x60000148a4e0, L_0x60000148a4e0, L_0x60000148a4e0;
LS_0x60000148a580_0_4 .concat [ 1 1 1 1], L_0x60000148a4e0, L_0x60000148a4e0, L_0x60000148a4e0, L_0x60000148a4e0;
LS_0x60000148a580_0_8 .concat [ 1 1 1 1], L_0x60000148a4e0, L_0x60000148a4e0, L_0x60000148a4e0, L_0x60000148a4e0;
LS_0x60000148a580_0_12 .concat [ 1 1 1 1], L_0x60000148a4e0, L_0x60000148a4e0, L_0x60000148a4e0, L_0x60000148a4e0;
L_0x60000148a580 .concat [ 4 4 4 4], LS_0x60000148a580_0_0, LS_0x60000148a580_0_4, LS_0x60000148a580_0_8, LS_0x60000148a580_0_12;
L_0x60000148a3a0 .concat [ 16 16 0 0], L_0x600001488a00, L_0x60000148a580;
S_0x141e90030 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x141e97490;
 .timescale 0 0;
P_0x6000030d72c0 .param/l "col" 1 7 214, +C4<010>;
L_0x600000e907e0 .functor AND 1, v0x6000017cebe0_0, L_0x60000148a260, C4<1>, C4<1>;
L_0x600000e90850 .functor AND 1, L_0x600001488820, v0x6000017cd680_0, C4<1>, C4<1>;
L_0x600000e908c0 .functor OR 1, L_0x6000014886e0, L_0x600000e90850, C4<0>, C4<0>;
L_0x600000e90930 .functor AND 1, L_0x14809a4a0, L_0x600000e908c0, C4<1>, C4<1>;
L_0x600000e909a0 .functor AND 1, L_0x600000e90930, L_0x60000148b8e0, C4<1>, C4<1>;
v0x6000017bb4e0_0 .net *"_ivl_0", 3 0, L_0x60000148a440;  1 drivers
L_0x1480997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000017bb570_0 .net/2u *"_ivl_11", 2 0, L_0x1480997f8;  1 drivers
v0x6000017bb600_0 .net *"_ivl_13", 0 0, L_0x6000014886e0;  1 drivers
L_0x148099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000017bb690_0 .net/2u *"_ivl_15", 2 0, L_0x148099840;  1 drivers
v0x6000017bb720_0 .net *"_ivl_17", 0 0, L_0x600001488820;  1 drivers
v0x6000017bb7b0_0 .net *"_ivl_20", 0 0, L_0x600000e90850;  1 drivers
v0x6000017bb840_0 .net *"_ivl_22", 0 0, L_0x600000e908c0;  1 drivers
v0x6000017bb8d0_0 .net *"_ivl_24", 0 0, L_0x600000e90930;  1 drivers
v0x6000017bb960_0 .net *"_ivl_25", 31 0, L_0x6000014888c0;  1 drivers
L_0x148099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017bb9f0_0 .net *"_ivl_28", 15 0, L_0x148099888;  1 drivers
L_0x1480998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017bba80_0 .net/2u *"_ivl_29", 31 0, L_0x1480998d0;  1 drivers
L_0x148099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000017bbb10_0 .net *"_ivl_3", 1 0, L_0x148099768;  1 drivers
v0x6000017bbba0_0 .net *"_ivl_31", 0 0, L_0x60000148b8e0;  1 drivers
L_0x1480997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000017bbc30_0 .net/2u *"_ivl_4", 3 0, L_0x1480997b0;  1 drivers
v0x6000017bbcc0_0 .net *"_ivl_6", 0 0, L_0x60000148a260;  1 drivers
v0x6000017bbd50_0 .net "do_clear", 0 0, L_0x600000e909a0;  1 drivers
v0x6000017bbde0_0 .net "load_weight", 0 0, L_0x600000e907e0;  1 drivers
v0x6000017bbe70_0 .net "weight_in", 7 0, L_0x60000148a300;  1 drivers
L_0x60000148a440 .concat [ 2 2 0 0], v0x6000017ceb50_0, L_0x148099768;
L_0x60000148a260 .cmp/eq 4, L_0x60000148a440, L_0x1480997b0;
L_0x6000014886e0 .cmp/eq 3, v0x6000017b4990_0, L_0x1480997f8;
L_0x600001488820 .cmp/eq 3, v0x6000017b4990_0, L_0x148099840;
L_0x6000014888c0 .concat [ 16 16 0 0], v0x6000017b4090_0, L_0x148099888;
L_0x60000148b8e0 .cmp/eq 32, L_0x6000014888c0, L_0x1480998d0;
S_0x141e901a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x141e90030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000b94280 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000b942c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000017ba9a0_0 .net *"_ivl_11", 0 0, L_0x6000014801e0;  1 drivers
v0x6000017baa30_0 .net *"_ivl_12", 15 0, L_0x600001480280;  1 drivers
v0x6000017baac0_0 .net/s *"_ivl_4", 15 0, L_0x600001480000;  1 drivers
v0x6000017bab50_0 .net/s *"_ivl_6", 15 0, L_0x6000014800a0;  1 drivers
v0x6000017babe0_0 .net/s "a_signed", 7 0, v0x6000017bad90_0;  1 drivers
v0x6000017bac70_0 .net "act_in", 7 0, v0x6000017b97a0_0;  alias, 1 drivers
v0x6000017bad00_0 .var "act_out", 7 0;
v0x6000017bad90_0 .var "act_reg", 7 0;
v0x6000017bae20_0 .net "clear_acc", 0 0, L_0x600000e909a0;  alias, 1 drivers
v0x6000017baeb0_0 .net "clk", 0 0, v0x6000017cf720_0;  alias, 1 drivers
v0x6000017baf40_0 .net "enable", 0 0, L_0x600000e920d0;  alias, 1 drivers
v0x6000017bafd0_0 .net "load_weight", 0 0, L_0x600000e907e0;  alias, 1 drivers
v0x6000017bb060_0 .net/s "product", 15 0, L_0x600001480140;  1 drivers
v0x6000017bb0f0_0 .net/s "product_ext", 31 0, L_0x600001480320;  1 drivers
v0x6000017bb180_0 .net "psum_in", 31 0, v0x6000017a5c20_0;  alias, 1 drivers
v0x6000017bb210_0 .var "psum_out", 31 0;
v0x6000017bb2a0_0 .net "rst_n", 0 0, v0x6000017cfe70_0;  alias, 1 drivers
v0x6000017bb330_0 .net/s "w_signed", 7 0, v0x6000017bb450_0;  1 drivers
v0x6000017bb3c0_0 .net "weight_in", 7 0, L_0x60000148a300;  alias, 1 drivers
v0x6000017bb450_0 .var "weight_reg", 7 0;
L_0x600001480000 .extend/s 16, v0x6000017bad90_0;
L_0x6000014800a0 .extend/s 16, v0x6000017bb450_0;
L_0x600001480140 .arith/mult 16, L_0x600001480000, L_0x6000014800a0;
L_0x6000014801e0 .part L_0x600001480140, 15, 1;
LS_0x600001480280_0_0 .concat [ 1 1 1 1], L_0x6000014801e0, L_0x6000014801e0, L_0x6000014801e0, L_0x6000014801e0;
LS_0x600001480280_0_4 .concat [ 1 1 1 1], L_0x6000014801e0, L_0x6000014801e0, L_0x6000014801e0, L_0x6000014801e0;
LS_0x600001480280_0_8 .concat [ 1 1 1 1], L_0x6000014801e0, L_0x6000014801e0, L_0x6000014801e0, L_0x6000014801e0;
LS_0x600001480280_0_12 .concat [ 1 1 1 1], L_0x6000014801e0, L_0x6000014801e0, L_0x6000014801e0, L_0x6000014801e0;
L_0x600001480280 .concat [ 4 4 4 4], LS_0x600001480280_0_0, LS_0x600001480280_0_4, LS_0x600001480280_0_8, LS_0x600001480280_0_12;
L_0x600001480320 .concat [ 16 16 0 0], L_0x600001480140, L_0x600001480280;
S_0x141e8d9e0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x141e97490;
 .timescale 0 0;
P_0x6000030d73c0 .param/l "col" 1 7 214, +C4<011>;
L_0x600000e90af0 .functor AND 1, v0x6000017cebe0_0, L_0x600001480460, C4<1>, C4<1>;
L_0x600000e90b60 .functor AND 1, L_0x600001480640, v0x6000017cd680_0, C4<1>, C4<1>;
L_0x600000e90bd0 .functor OR 1, L_0x6000014805a0, L_0x600000e90b60, C4<0>, C4<0>;
L_0x600000e90c40 .functor AND 1, L_0x14809a4a0, L_0x600000e90bd0, C4<1>, C4<1>;
L_0x600000e90cb0 .functor AND 1, L_0x600000e90c40, L_0x600001480780, C4<1>, C4<1>;
v0x6000017bcab0_0 .net *"_ivl_0", 3 0, L_0x6000014803c0;  1 drivers
L_0x1480999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000017bcb40_0 .net/2u *"_ivl_11", 2 0, L_0x1480999a8;  1 drivers
v0x6000017bcbd0_0 .net *"_ivl_13", 0 0, L_0x6000014805a0;  1 drivers
L_0x1480999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000017bcc60_0 .net/2u *"_ivl_15", 2 0, L_0x1480999f0;  1 drivers
v0x6000017bccf0_0 .net *"_ivl_17", 0 0, L_0x600001480640;  1 drivers
v0x6000017bcd80_0 .net *"_ivl_20", 0 0, L_0x600000e90b60;  1 drivers
v0x6000017bce10_0 .net *"_ivl_22", 0 0, L_0x600000e90bd0;  1 drivers
v0x6000017bcea0_0 .net *"_ivl_24", 0 0, L_0x600000e90c40;  1 drivers
v0x6000017bcf30_0 .net *"_ivl_25", 31 0, L_0x6000014806e0;  1 drivers
L_0x148099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017bcfc0_0 .net *"_ivl_28", 15 0, L_0x148099a38;  1 drivers
L_0x148099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017bd050_0 .net/2u *"_ivl_29", 31 0, L_0x148099a80;  1 drivers
L_0x148099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000017bd0e0_0 .net *"_ivl_3", 1 0, L_0x148099918;  1 drivers
v0x6000017bd170_0 .net *"_ivl_31", 0 0, L_0x600001480780;  1 drivers
L_0x148099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000017bd200_0 .net/2u *"_ivl_4", 3 0, L_0x148099960;  1 drivers
v0x6000017bd290_0 .net *"_ivl_6", 0 0, L_0x600001480460;  1 drivers
v0x6000017bd320_0 .net "do_clear", 0 0, L_0x600000e90cb0;  1 drivers
v0x6000017bd3b0_0 .net "load_weight", 0 0, L_0x600000e90af0;  1 drivers
v0x6000017bd440_0 .net "weight_in", 7 0, L_0x600001480500;  1 drivers
L_0x6000014803c0 .concat [ 2 2 0 0], v0x6000017ceb50_0, L_0x148099918;
L_0x600001480460 .cmp/eq 4, L_0x6000014803c0, L_0x148099960;
L_0x6000014805a0 .cmp/eq 3, v0x6000017b4990_0, L_0x1480999a8;
L_0x600001480640 .cmp/eq 3, v0x6000017b4990_0, L_0x1480999f0;
L_0x6000014806e0 .concat [ 16 16 0 0], v0x6000017b4090_0, L_0x148099a38;
L_0x600001480780 .cmp/eq 32, L_0x6000014806e0, L_0x148099a80;
S_0x141e8db50 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x141e8d9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000b94400 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000b94440 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000017bbf00_0 .net *"_ivl_11", 0 0, L_0x600001480a00;  1 drivers
v0x6000017bc000_0 .net *"_ivl_12", 15 0, L_0x600001480aa0;  1 drivers
v0x6000017bc090_0 .net/s *"_ivl_4", 15 0, L_0x600001480820;  1 drivers
v0x6000017bc120_0 .net/s *"_ivl_6", 15 0, L_0x6000014808c0;  1 drivers
v0x6000017bc1b0_0 .net/s "a_signed", 7 0, v0x6000017bc360_0;  1 drivers
v0x6000017bc240_0 .net "act_in", 7 0, v0x6000017bad00_0;  alias, 1 drivers
v0x6000017bc2d0_0 .var "act_out", 7 0;
v0x6000017bc360_0 .var "act_reg", 7 0;
v0x6000017bc3f0_0 .net "clear_acc", 0 0, L_0x600000e90cb0;  alias, 1 drivers
v0x6000017bc480_0 .net "clk", 0 0, v0x6000017cf720_0;  alias, 1 drivers
v0x6000017bc510_0 .net "enable", 0 0, L_0x600000e920d0;  alias, 1 drivers
v0x6000017bc5a0_0 .net "load_weight", 0 0, L_0x600000e90af0;  alias, 1 drivers
v0x6000017bc630_0 .net/s "product", 15 0, L_0x600001480960;  1 drivers
v0x6000017bc6c0_0 .net/s "product_ext", 31 0, L_0x600001480b40;  1 drivers
v0x6000017bc750_0 .net "psum_in", 31 0, v0x6000017a7180_0;  alias, 1 drivers
v0x6000017bc7e0_0 .var "psum_out", 31 0;
v0x6000017bc870_0 .net "rst_n", 0 0, v0x6000017cfe70_0;  alias, 1 drivers
v0x6000017bc900_0 .net/s "w_signed", 7 0, v0x6000017bca20_0;  1 drivers
v0x6000017bc990_0 .net "weight_in", 7 0, L_0x600001480500;  alias, 1 drivers
v0x6000017bca20_0 .var "weight_reg", 7 0;
L_0x600001480820 .extend/s 16, v0x6000017bc360_0;
L_0x6000014808c0 .extend/s 16, v0x6000017bca20_0;
L_0x600001480960 .arith/mult 16, L_0x600001480820, L_0x6000014808c0;
L_0x600001480a00 .part L_0x600001480960, 15, 1;
LS_0x600001480aa0_0_0 .concat [ 1 1 1 1], L_0x600001480a00, L_0x600001480a00, L_0x600001480a00, L_0x600001480a00;
LS_0x600001480aa0_0_4 .concat [ 1 1 1 1], L_0x600001480a00, L_0x600001480a00, L_0x600001480a00, L_0x600001480a00;
LS_0x600001480aa0_0_8 .concat [ 1 1 1 1], L_0x600001480a00, L_0x600001480a00, L_0x600001480a00, L_0x600001480a00;
LS_0x600001480aa0_0_12 .concat [ 1 1 1 1], L_0x600001480a00, L_0x600001480a00, L_0x600001480a00, L_0x600001480a00;
L_0x600001480aa0 .concat [ 4 4 4 4], LS_0x600001480aa0_0_0, LS_0x600001480aa0_0_4, LS_0x600001480aa0_0_8, LS_0x600001480aa0_0_12;
L_0x600001480b40 .concat [ 16 16 0 0], L_0x600001480960, L_0x600001480aa0;
S_0x141e8b390 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x141e70c10;
 .timescale 0 0;
P_0x6000030d74c0 .param/l "row" 1 7 213, +C4<011>;
S_0x141e8b500 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x141e8b390;
 .timescale 0 0;
P_0x6000030d7540 .param/l "col" 1 7 214, +C4<00>;
L_0x600000e90e00 .functor AND 1, v0x6000017cebe0_0, L_0x600001480c80, C4<1>, C4<1>;
L_0x600000e90e70 .functor AND 1, L_0x600001480e60, v0x6000017cd680_0, C4<1>, C4<1>;
L_0x600000e90ee0 .functor OR 1, L_0x600001480dc0, L_0x600000e90e70, C4<0>, C4<0>;
L_0x600000e90f50 .functor AND 1, L_0x14809a4a0, L_0x600000e90ee0, C4<1>, C4<1>;
L_0x600000e90fc0 .functor AND 1, L_0x600000e90f50, L_0x600001480fa0, C4<1>, C4<1>;
v0x6000017be010_0 .net *"_ivl_0", 2 0, L_0x600001480be0;  1 drivers
L_0x148099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000017be0a0_0 .net/2u *"_ivl_11", 2 0, L_0x148099b58;  1 drivers
v0x6000017be130_0 .net *"_ivl_13", 0 0, L_0x600001480dc0;  1 drivers
L_0x148099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000017be1c0_0 .net/2u *"_ivl_15", 2 0, L_0x148099ba0;  1 drivers
v0x6000017be250_0 .net *"_ivl_17", 0 0, L_0x600001480e60;  1 drivers
v0x6000017be2e0_0 .net *"_ivl_20", 0 0, L_0x600000e90e70;  1 drivers
v0x6000017be370_0 .net *"_ivl_22", 0 0, L_0x600000e90ee0;  1 drivers
v0x6000017be400_0 .net *"_ivl_24", 0 0, L_0x600000e90f50;  1 drivers
v0x6000017be490_0 .net *"_ivl_25", 31 0, L_0x600001480f00;  1 drivers
L_0x148099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017be520_0 .net *"_ivl_28", 15 0, L_0x148099be8;  1 drivers
L_0x148099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017be5b0_0 .net/2u *"_ivl_29", 31 0, L_0x148099c30;  1 drivers
L_0x148099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000017be640_0 .net *"_ivl_3", 0 0, L_0x148099ac8;  1 drivers
v0x6000017be6d0_0 .net *"_ivl_31", 0 0, L_0x600001480fa0;  1 drivers
L_0x148099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000017be760_0 .net/2u *"_ivl_4", 2 0, L_0x148099b10;  1 drivers
v0x6000017be7f0_0 .net *"_ivl_6", 0 0, L_0x600001480c80;  1 drivers
v0x6000017be880_0 .net "do_clear", 0 0, L_0x600000e90fc0;  1 drivers
v0x6000017be910_0 .net "load_weight", 0 0, L_0x600000e90e00;  1 drivers
v0x6000017be9a0_0 .net "weight_in", 7 0, L_0x600001480d20;  1 drivers
L_0x600001480be0 .concat [ 2 1 0 0], v0x6000017ceb50_0, L_0x148099ac8;
L_0x600001480c80 .cmp/eq 3, L_0x600001480be0, L_0x148099b10;
L_0x600001480dc0 .cmp/eq 3, v0x6000017b4990_0, L_0x148099b58;
L_0x600001480e60 .cmp/eq 3, v0x6000017b4990_0, L_0x148099ba0;
L_0x600001480f00 .concat [ 16 16 0 0], v0x6000017b4090_0, L_0x148099be8;
L_0x600001480fa0 .cmp/eq 32, L_0x600001480f00, L_0x148099c30;
S_0x141e88d40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x141e8b500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000b94480 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000b944c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000017bd4d0_0 .net *"_ivl_11", 0 0, L_0x600001481220;  1 drivers
v0x6000017bd560_0 .net *"_ivl_12", 15 0, L_0x6000014812c0;  1 drivers
v0x6000017bd5f0_0 .net/s *"_ivl_4", 15 0, L_0x600001481040;  1 drivers
v0x6000017bd680_0 .net/s *"_ivl_6", 15 0, L_0x6000014810e0;  1 drivers
v0x6000017bd710_0 .net/s "a_signed", 7 0, v0x6000017bd8c0_0;  1 drivers
v0x6000017bd7a0_0 .net "act_in", 7 0, L_0x600000e9eae0;  alias, 1 drivers
v0x6000017bd830_0 .var "act_out", 7 0;
v0x6000017bd8c0_0 .var "act_reg", 7 0;
v0x6000017bd950_0 .net "clear_acc", 0 0, L_0x600000e90fc0;  alias, 1 drivers
v0x6000017bd9e0_0 .net "clk", 0 0, v0x6000017cf720_0;  alias, 1 drivers
v0x6000017bda70_0 .net "enable", 0 0, L_0x600000e920d0;  alias, 1 drivers
v0x6000017bdb00_0 .net "load_weight", 0 0, L_0x600000e90e00;  alias, 1 drivers
v0x6000017bdb90_0 .net/s "product", 15 0, L_0x600001481180;  1 drivers
v0x6000017bdc20_0 .net/s "product_ext", 31 0, L_0x600001481360;  1 drivers
v0x6000017bdcb0_0 .net "psum_in", 31 0, v0x6000017b8750_0;  alias, 1 drivers
v0x6000017bdd40_0 .var "psum_out", 31 0;
v0x6000017bddd0_0 .net "rst_n", 0 0, v0x6000017cfe70_0;  alias, 1 drivers
v0x6000017bde60_0 .net/s "w_signed", 7 0, v0x6000017bdf80_0;  1 drivers
v0x6000017bdef0_0 .net "weight_in", 7 0, L_0x600001480d20;  alias, 1 drivers
v0x6000017bdf80_0 .var "weight_reg", 7 0;
L_0x600001481040 .extend/s 16, v0x6000017bd8c0_0;
L_0x6000014810e0 .extend/s 16, v0x6000017bdf80_0;
L_0x600001481180 .arith/mult 16, L_0x600001481040, L_0x6000014810e0;
L_0x600001481220 .part L_0x600001481180, 15, 1;
LS_0x6000014812c0_0_0 .concat [ 1 1 1 1], L_0x600001481220, L_0x600001481220, L_0x600001481220, L_0x600001481220;
LS_0x6000014812c0_0_4 .concat [ 1 1 1 1], L_0x600001481220, L_0x600001481220, L_0x600001481220, L_0x600001481220;
LS_0x6000014812c0_0_8 .concat [ 1 1 1 1], L_0x600001481220, L_0x600001481220, L_0x600001481220, L_0x600001481220;
LS_0x6000014812c0_0_12 .concat [ 1 1 1 1], L_0x600001481220, L_0x600001481220, L_0x600001481220, L_0x600001481220;
L_0x6000014812c0 .concat [ 4 4 4 4], LS_0x6000014812c0_0_0, LS_0x6000014812c0_0_4, LS_0x6000014812c0_0_8, LS_0x6000014812c0_0_12;
L_0x600001481360 .concat [ 16 16 0 0], L_0x600001481180, L_0x6000014812c0;
S_0x141e88eb0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x141e8b390;
 .timescale 0 0;
P_0x6000030d7640 .param/l "col" 1 7 214, +C4<01>;
L_0x600000e91110 .functor AND 1, v0x6000017cebe0_0, L_0x6000014814a0, C4<1>, C4<1>;
L_0x600000e91180 .functor AND 1, L_0x600001481680, v0x6000017cd680_0, C4<1>, C4<1>;
L_0x600000e911f0 .functor OR 1, L_0x6000014815e0, L_0x600000e91180, C4<0>, C4<0>;
L_0x600000e91260 .functor AND 1, L_0x14809a4a0, L_0x600000e911f0, C4<1>, C4<1>;
L_0x600000e912d0 .functor AND 1, L_0x600000e91260, L_0x6000014817c0, C4<1>, C4<1>;
v0x6000017bf570_0 .net *"_ivl_0", 2 0, L_0x600001481400;  1 drivers
L_0x148099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000017bf600_0 .net/2u *"_ivl_11", 2 0, L_0x148099d08;  1 drivers
v0x6000017bf690_0 .net *"_ivl_13", 0 0, L_0x6000014815e0;  1 drivers
L_0x148099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000017bf720_0 .net/2u *"_ivl_15", 2 0, L_0x148099d50;  1 drivers
v0x6000017bf7b0_0 .net *"_ivl_17", 0 0, L_0x600001481680;  1 drivers
v0x6000017bf840_0 .net *"_ivl_20", 0 0, L_0x600000e91180;  1 drivers
v0x6000017bf8d0_0 .net *"_ivl_22", 0 0, L_0x600000e911f0;  1 drivers
v0x6000017bf960_0 .net *"_ivl_24", 0 0, L_0x600000e91260;  1 drivers
v0x6000017bf9f0_0 .net *"_ivl_25", 31 0, L_0x600001481720;  1 drivers
L_0x148099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017bfa80_0 .net *"_ivl_28", 15 0, L_0x148099d98;  1 drivers
L_0x148099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017bfb10_0 .net/2u *"_ivl_29", 31 0, L_0x148099de0;  1 drivers
L_0x148099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000017bfba0_0 .net *"_ivl_3", 0 0, L_0x148099c78;  1 drivers
v0x6000017bfc30_0 .net *"_ivl_31", 0 0, L_0x6000014817c0;  1 drivers
L_0x148099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000017bfcc0_0 .net/2u *"_ivl_4", 2 0, L_0x148099cc0;  1 drivers
v0x6000017bfd50_0 .net *"_ivl_6", 0 0, L_0x6000014814a0;  1 drivers
v0x6000017bfde0_0 .net "do_clear", 0 0, L_0x600000e912d0;  1 drivers
v0x6000017bfe70_0 .net "load_weight", 0 0, L_0x600000e91110;  1 drivers
v0x6000017bff00_0 .net "weight_in", 7 0, L_0x600001481540;  1 drivers
L_0x600001481400 .concat [ 2 1 0 0], v0x6000017ceb50_0, L_0x148099c78;
L_0x6000014814a0 .cmp/eq 3, L_0x600001481400, L_0x148099cc0;
L_0x6000014815e0 .cmp/eq 3, v0x6000017b4990_0, L_0x148099d08;
L_0x600001481680 .cmp/eq 3, v0x6000017b4990_0, L_0x148099d50;
L_0x600001481720 .concat [ 16 16 0 0], v0x6000017b4090_0, L_0x148099d98;
L_0x6000014817c0 .cmp/eq 32, L_0x600001481720, L_0x148099de0;
S_0x141e866f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x141e88eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000b94500 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000b94540 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000017bea30_0 .net *"_ivl_11", 0 0, L_0x600001481a40;  1 drivers
v0x6000017beac0_0 .net *"_ivl_12", 15 0, L_0x600001481ae0;  1 drivers
v0x6000017beb50_0 .net/s *"_ivl_4", 15 0, L_0x600001481860;  1 drivers
v0x6000017bebe0_0 .net/s *"_ivl_6", 15 0, L_0x600001481900;  1 drivers
v0x6000017bec70_0 .net/s "a_signed", 7 0, v0x6000017bee20_0;  1 drivers
v0x6000017bed00_0 .net "act_in", 7 0, v0x6000017bd830_0;  alias, 1 drivers
v0x6000017bed90_0 .var "act_out", 7 0;
v0x6000017bee20_0 .var "act_reg", 7 0;
v0x6000017beeb0_0 .net "clear_acc", 0 0, L_0x600000e912d0;  alias, 1 drivers
v0x6000017bef40_0 .net "clk", 0 0, v0x6000017cf720_0;  alias, 1 drivers
v0x6000017befd0_0 .net "enable", 0 0, L_0x600000e920d0;  alias, 1 drivers
v0x6000017bf060_0 .net "load_weight", 0 0, L_0x600000e91110;  alias, 1 drivers
v0x6000017bf0f0_0 .net/s "product", 15 0, L_0x6000014819a0;  1 drivers
v0x6000017bf180_0 .net/s "product_ext", 31 0, L_0x600001481b80;  1 drivers
v0x6000017bf210_0 .net "psum_in", 31 0, v0x6000017b9cb0_0;  alias, 1 drivers
v0x6000017bf2a0_0 .var "psum_out", 31 0;
v0x6000017bf330_0 .net "rst_n", 0 0, v0x6000017cfe70_0;  alias, 1 drivers
v0x6000017bf3c0_0 .net/s "w_signed", 7 0, v0x6000017bf4e0_0;  1 drivers
v0x6000017bf450_0 .net "weight_in", 7 0, L_0x600001481540;  alias, 1 drivers
v0x6000017bf4e0_0 .var "weight_reg", 7 0;
L_0x600001481860 .extend/s 16, v0x6000017bee20_0;
L_0x600001481900 .extend/s 16, v0x6000017bf4e0_0;
L_0x6000014819a0 .arith/mult 16, L_0x600001481860, L_0x600001481900;
L_0x600001481a40 .part L_0x6000014819a0, 15, 1;
LS_0x600001481ae0_0_0 .concat [ 1 1 1 1], L_0x600001481a40, L_0x600001481a40, L_0x600001481a40, L_0x600001481a40;
LS_0x600001481ae0_0_4 .concat [ 1 1 1 1], L_0x600001481a40, L_0x600001481a40, L_0x600001481a40, L_0x600001481a40;
LS_0x600001481ae0_0_8 .concat [ 1 1 1 1], L_0x600001481a40, L_0x600001481a40, L_0x600001481a40, L_0x600001481a40;
LS_0x600001481ae0_0_12 .concat [ 1 1 1 1], L_0x600001481a40, L_0x600001481a40, L_0x600001481a40, L_0x600001481a40;
L_0x600001481ae0 .concat [ 4 4 4 4], LS_0x600001481ae0_0_0, LS_0x600001481ae0_0_4, LS_0x600001481ae0_0_8, LS_0x600001481ae0_0_12;
L_0x600001481b80 .concat [ 16 16 0 0], L_0x6000014819a0, L_0x600001481ae0;
S_0x141e86860 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x141e8b390;
 .timescale 0 0;
P_0x6000030d7740 .param/l "col" 1 7 214, +C4<010>;
L_0x600000e91420 .functor AND 1, v0x6000017cebe0_0, L_0x600001481cc0, C4<1>, C4<1>;
L_0x600000e91490 .functor AND 1, L_0x600001481ea0, v0x6000017cd680_0, C4<1>, C4<1>;
L_0x600000e91500 .functor OR 1, L_0x600001481e00, L_0x600000e91490, C4<0>, C4<0>;
L_0x600000e91570 .functor AND 1, L_0x14809a4a0, L_0x600000e91500, C4<1>, C4<1>;
L_0x600000e915e0 .functor AND 1, L_0x600000e91570, L_0x600001481fe0, C4<1>, C4<1>;
v0x6000017b0b40_0 .net *"_ivl_0", 3 0, L_0x600001481c20;  1 drivers
L_0x148099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000017b0bd0_0 .net/2u *"_ivl_11", 2 0, L_0x148099eb8;  1 drivers
v0x6000017b0c60_0 .net *"_ivl_13", 0 0, L_0x600001481e00;  1 drivers
L_0x148099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000017b0cf0_0 .net/2u *"_ivl_15", 2 0, L_0x148099f00;  1 drivers
v0x6000017b0d80_0 .net *"_ivl_17", 0 0, L_0x600001481ea0;  1 drivers
v0x6000017b0e10_0 .net *"_ivl_20", 0 0, L_0x600000e91490;  1 drivers
v0x6000017b0ea0_0 .net *"_ivl_22", 0 0, L_0x600000e91500;  1 drivers
v0x6000017b0f30_0 .net *"_ivl_24", 0 0, L_0x600000e91570;  1 drivers
v0x6000017b0fc0_0 .net *"_ivl_25", 31 0, L_0x600001481f40;  1 drivers
L_0x148099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017b1050_0 .net *"_ivl_28", 15 0, L_0x148099f48;  1 drivers
L_0x148099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017b10e0_0 .net/2u *"_ivl_29", 31 0, L_0x148099f90;  1 drivers
L_0x148099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000017b1170_0 .net *"_ivl_3", 1 0, L_0x148099e28;  1 drivers
v0x6000017b1200_0 .net *"_ivl_31", 0 0, L_0x600001481fe0;  1 drivers
L_0x148099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000017b1290_0 .net/2u *"_ivl_4", 3 0, L_0x148099e70;  1 drivers
v0x6000017b1320_0 .net *"_ivl_6", 0 0, L_0x600001481cc0;  1 drivers
v0x6000017b13b0_0 .net "do_clear", 0 0, L_0x600000e915e0;  1 drivers
v0x6000017b1440_0 .net "load_weight", 0 0, L_0x600000e91420;  1 drivers
v0x6000017b14d0_0 .net "weight_in", 7 0, L_0x600001481d60;  1 drivers
L_0x600001481c20 .concat [ 2 2 0 0], v0x6000017ceb50_0, L_0x148099e28;
L_0x600001481cc0 .cmp/eq 4, L_0x600001481c20, L_0x148099e70;
L_0x600001481e00 .cmp/eq 3, v0x6000017b4990_0, L_0x148099eb8;
L_0x600001481ea0 .cmp/eq 3, v0x6000017b4990_0, L_0x148099f00;
L_0x600001481f40 .concat [ 16 16 0 0], v0x6000017b4090_0, L_0x148099f48;
L_0x600001481fe0 .cmp/eq 32, L_0x600001481f40, L_0x148099f90;
S_0x141e840a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x141e86860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000b94580 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000b945c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000017b0000_0 .net *"_ivl_11", 0 0, L_0x600001482260;  1 drivers
v0x6000017b0090_0 .net *"_ivl_12", 15 0, L_0x600001482300;  1 drivers
v0x6000017b0120_0 .net/s *"_ivl_4", 15 0, L_0x600001482080;  1 drivers
v0x6000017b01b0_0 .net/s *"_ivl_6", 15 0, L_0x600001482120;  1 drivers
v0x6000017b0240_0 .net/s "a_signed", 7 0, v0x6000017b03f0_0;  1 drivers
v0x6000017b02d0_0 .net "act_in", 7 0, v0x6000017bed90_0;  alias, 1 drivers
v0x6000017b0360_0 .var "act_out", 7 0;
v0x6000017b03f0_0 .var "act_reg", 7 0;
v0x6000017b0480_0 .net "clear_acc", 0 0, L_0x600000e915e0;  alias, 1 drivers
v0x6000017b0510_0 .net "clk", 0 0, v0x6000017cf720_0;  alias, 1 drivers
v0x6000017b05a0_0 .net "enable", 0 0, L_0x600000e920d0;  alias, 1 drivers
v0x6000017b0630_0 .net "load_weight", 0 0, L_0x600000e91420;  alias, 1 drivers
v0x6000017b06c0_0 .net/s "product", 15 0, L_0x6000014821c0;  1 drivers
v0x6000017b0750_0 .net/s "product_ext", 31 0, L_0x6000014823a0;  1 drivers
v0x6000017b07e0_0 .net "psum_in", 31 0, v0x6000017bb210_0;  alias, 1 drivers
v0x6000017b0870_0 .var "psum_out", 31 0;
v0x6000017b0900_0 .net "rst_n", 0 0, v0x6000017cfe70_0;  alias, 1 drivers
v0x6000017b0990_0 .net/s "w_signed", 7 0, v0x6000017b0ab0_0;  1 drivers
v0x6000017b0a20_0 .net "weight_in", 7 0, L_0x600001481d60;  alias, 1 drivers
v0x6000017b0ab0_0 .var "weight_reg", 7 0;
L_0x600001482080 .extend/s 16, v0x6000017b03f0_0;
L_0x600001482120 .extend/s 16, v0x6000017b0ab0_0;
L_0x6000014821c0 .arith/mult 16, L_0x600001482080, L_0x600001482120;
L_0x600001482260 .part L_0x6000014821c0, 15, 1;
LS_0x600001482300_0_0 .concat [ 1 1 1 1], L_0x600001482260, L_0x600001482260, L_0x600001482260, L_0x600001482260;
LS_0x600001482300_0_4 .concat [ 1 1 1 1], L_0x600001482260, L_0x600001482260, L_0x600001482260, L_0x600001482260;
LS_0x600001482300_0_8 .concat [ 1 1 1 1], L_0x600001482260, L_0x600001482260, L_0x600001482260, L_0x600001482260;
LS_0x600001482300_0_12 .concat [ 1 1 1 1], L_0x600001482260, L_0x600001482260, L_0x600001482260, L_0x600001482260;
L_0x600001482300 .concat [ 4 4 4 4], LS_0x600001482300_0_0, LS_0x600001482300_0_4, LS_0x600001482300_0_8, LS_0x600001482300_0_12;
L_0x6000014823a0 .concat [ 16 16 0 0], L_0x6000014821c0, L_0x600001482300;
S_0x141e84210 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x141e8b390;
 .timescale 0 0;
P_0x6000030d7840 .param/l "col" 1 7 214, +C4<011>;
L_0x600000e91730 .functor AND 1, v0x6000017cebe0_0, L_0x6000014824e0, C4<1>, C4<1>;
L_0x600000e917a0 .functor AND 1, L_0x6000014826c0, v0x6000017cd680_0, C4<1>, C4<1>;
L_0x600000e91810 .functor OR 1, L_0x600001482620, L_0x600000e917a0, C4<0>, C4<0>;
L_0x600000e91880 .functor AND 1, L_0x14809a4a0, L_0x600000e91810, C4<1>, C4<1>;
L_0x600000e918f0 .functor AND 1, L_0x600000e91880, L_0x600001482800, C4<1>, C4<1>;
v0x6000017b20a0_0 .net *"_ivl_0", 3 0, L_0x600001482440;  1 drivers
L_0x14809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000017b2130_0 .net/2u *"_ivl_11", 2 0, L_0x14809a068;  1 drivers
v0x6000017b21c0_0 .net *"_ivl_13", 0 0, L_0x600001482620;  1 drivers
L_0x14809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000017b2250_0 .net/2u *"_ivl_15", 2 0, L_0x14809a0b0;  1 drivers
v0x6000017b22e0_0 .net *"_ivl_17", 0 0, L_0x6000014826c0;  1 drivers
v0x6000017b2370_0 .net *"_ivl_20", 0 0, L_0x600000e917a0;  1 drivers
v0x6000017b2400_0 .net *"_ivl_22", 0 0, L_0x600000e91810;  1 drivers
v0x6000017b2490_0 .net *"_ivl_24", 0 0, L_0x600000e91880;  1 drivers
v0x6000017b2520_0 .net *"_ivl_25", 31 0, L_0x600001482760;  1 drivers
L_0x14809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017b25b0_0 .net *"_ivl_28", 15 0, L_0x14809a0f8;  1 drivers
L_0x14809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017b2640_0 .net/2u *"_ivl_29", 31 0, L_0x14809a140;  1 drivers
L_0x148099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000017b26d0_0 .net *"_ivl_3", 1 0, L_0x148099fd8;  1 drivers
v0x6000017b2760_0 .net *"_ivl_31", 0 0, L_0x600001482800;  1 drivers
L_0x14809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000017b27f0_0 .net/2u *"_ivl_4", 3 0, L_0x14809a020;  1 drivers
v0x6000017b2880_0 .net *"_ivl_6", 0 0, L_0x6000014824e0;  1 drivers
v0x6000017b2910_0 .net "do_clear", 0 0, L_0x600000e918f0;  1 drivers
v0x6000017b29a0_0 .net "load_weight", 0 0, L_0x600000e91730;  1 drivers
v0x6000017b2a30_0 .net "weight_in", 7 0, L_0x600001482580;  1 drivers
L_0x600001482440 .concat [ 2 2 0 0], v0x6000017ceb50_0, L_0x148099fd8;
L_0x6000014824e0 .cmp/eq 4, L_0x600001482440, L_0x14809a020;
L_0x600001482620 .cmp/eq 3, v0x6000017b4990_0, L_0x14809a068;
L_0x6000014826c0 .cmp/eq 3, v0x6000017b4990_0, L_0x14809a0b0;
L_0x600001482760 .concat [ 16 16 0 0], v0x6000017b4090_0, L_0x14809a0f8;
L_0x600001482800 .cmp/eq 32, L_0x600001482760, L_0x14809a140;
S_0x141e7cdb0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x141e84210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000b94600 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000b94640 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000017b1560_0 .net *"_ivl_11", 0 0, L_0x600001482a80;  1 drivers
v0x6000017b15f0_0 .net *"_ivl_12", 15 0, L_0x600001482b20;  1 drivers
v0x6000017b1680_0 .net/s *"_ivl_4", 15 0, L_0x6000014828a0;  1 drivers
v0x6000017b1710_0 .net/s *"_ivl_6", 15 0, L_0x600001482940;  1 drivers
v0x6000017b17a0_0 .net/s "a_signed", 7 0, v0x6000017b1950_0;  1 drivers
v0x6000017b1830_0 .net "act_in", 7 0, v0x6000017b0360_0;  alias, 1 drivers
v0x6000017b18c0_0 .var "act_out", 7 0;
v0x6000017b1950_0 .var "act_reg", 7 0;
v0x6000017b19e0_0 .net "clear_acc", 0 0, L_0x600000e918f0;  alias, 1 drivers
v0x6000017b1a70_0 .net "clk", 0 0, v0x6000017cf720_0;  alias, 1 drivers
v0x6000017b1b00_0 .net "enable", 0 0, L_0x600000e920d0;  alias, 1 drivers
v0x6000017b1b90_0 .net "load_weight", 0 0, L_0x600000e91730;  alias, 1 drivers
v0x6000017b1c20_0 .net/s "product", 15 0, L_0x6000014829e0;  1 drivers
v0x6000017b1cb0_0 .net/s "product_ext", 31 0, L_0x600001482bc0;  1 drivers
v0x6000017b1d40_0 .net "psum_in", 31 0, v0x6000017bc7e0_0;  alias, 1 drivers
v0x6000017b1dd0_0 .var "psum_out", 31 0;
v0x6000017b1e60_0 .net "rst_n", 0 0, v0x6000017cfe70_0;  alias, 1 drivers
v0x6000017b1ef0_0 .net/s "w_signed", 7 0, v0x6000017b2010_0;  1 drivers
v0x6000017b1f80_0 .net "weight_in", 7 0, L_0x600001482580;  alias, 1 drivers
v0x6000017b2010_0 .var "weight_reg", 7 0;
L_0x6000014828a0 .extend/s 16, v0x6000017b1950_0;
L_0x600001482940 .extend/s 16, v0x6000017b2010_0;
L_0x6000014829e0 .arith/mult 16, L_0x6000014828a0, L_0x600001482940;
L_0x600001482a80 .part L_0x6000014829e0, 15, 1;
LS_0x600001482b20_0_0 .concat [ 1 1 1 1], L_0x600001482a80, L_0x600001482a80, L_0x600001482a80, L_0x600001482a80;
LS_0x600001482b20_0_4 .concat [ 1 1 1 1], L_0x600001482a80, L_0x600001482a80, L_0x600001482a80, L_0x600001482a80;
LS_0x600001482b20_0_8 .concat [ 1 1 1 1], L_0x600001482a80, L_0x600001482a80, L_0x600001482a80, L_0x600001482a80;
LS_0x600001482b20_0_12 .concat [ 1 1 1 1], L_0x600001482a80, L_0x600001482a80, L_0x600001482a80, L_0x600001482a80;
L_0x600001482b20 .concat [ 4 4 4 4], LS_0x600001482b20_0_0, LS_0x600001482b20_0_4, LS_0x600001482b20_0_8, LS_0x600001482b20_0_12;
L_0x600001482bc0 .concat [ 16 16 0 0], L_0x6000014829e0, L_0x600001482b20;
S_0x141e7cf20 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x141e70c10;
 .timescale 0 0;
P_0x6000030d7940 .param/l "row" 1 7 198, +C4<00>;
L_0x600000e9eb50 .functor BUFZ 8, v0x6000017ac870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x141e7a760 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x141e70c10;
 .timescale 0 0;
P_0x6000030d79c0 .param/l "row" 1 7 198, +C4<01>;
L_0x600000e9ebc0 .functor BUFZ 8, v0x6000017acb40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x141e7a8d0 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x141e70c10;
 .timescale 0 0;
P_0x6000030d7a40 .param/l "row" 1 7 198, +C4<010>;
L_0x600000e9ea70 .functor BUFZ 8, v0x6000017ace10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x141e78110 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x141e70c10;
 .timescale 0 0;
P_0x6000030d7ac0 .param/l "row" 1 7 198, +C4<011>;
L_0x600000e9eae0 .functor BUFZ 8, v0x6000017ad0e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x141e78280 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x141e70c10;
 .timescale 0 0;
P_0x6000030d7b40 .param/l "col" 1 7 279, +C4<00>;
L_0x600000e91dc0 .functor BUFZ 32, v0x6000017ac510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000017b2ac0_0 .net *"_ivl_2", 31 0, L_0x600000e91dc0;  1 drivers
S_0x141e75ac0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x141e70c10;
 .timescale 0 0;
P_0x6000030d7bc0 .param/l "col" 1 7 279, +C4<01>;
L_0x600000e91e30 .functor BUFZ 32, v0x6000017ac630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000017b2b50_0 .net *"_ivl_2", 31 0, L_0x600000e91e30;  1 drivers
S_0x141e75c30 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x141e70c10;
 .timescale 0 0;
P_0x6000030d7c40 .param/l "col" 1 7 279, +C4<010>;
L_0x600000e91ea0 .functor BUFZ 32, v0x6000017ac750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000017b2be0_0 .net *"_ivl_2", 31 0, L_0x600000e91ea0;  1 drivers
S_0x141e73470 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x141e70c10;
 .timescale 0 0;
P_0x6000030d7cc0 .param/l "col" 1 7 279, +C4<011>;
L_0x600000e91f10 .functor BUFZ 32, L_0x600000e91d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000017b2c70_0 .net *"_ivl_2", 31 0, L_0x600000e91f10;  1 drivers
S_0x141e735e0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x141e70c10;
 .timescale 0 0;
P_0x6000030d7d40 .param/l "col" 1 7 206, +C4<00>;
S_0x141eb0580 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x141e70c10;
 .timescale 0 0;
P_0x6000030d7dc0 .param/l "col" 1 7 206, +C4<01>;
S_0x141eb06f0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x141e70c10;
 .timescale 0 0;
P_0x6000030d7e40 .param/l "col" 1 7 206, +C4<010>;
S_0x141eb0c00 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x141e70c10;
 .timescale 0 0;
P_0x6000030d7ec0 .param/l "col" 1 7 206, +C4<011>;
S_0x141eac110 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x141e9fc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x141e9f3f0 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x141e9f430 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x141e9f470 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x141e9f4b0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x141e9f4f0 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x141e9f530 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600000e92ed0 .functor BUFZ 256, v0x6000017b73c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000e92f40 .functor BUFZ 256, v0x6000017b7f00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000e92fb0 .functor BUFZ 256, v0x6000017b6d00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000017b62e0_0 .var/i "b", 31 0;
v0x6000017b6370 .array "bank_addr", 3 0, 7 0;
v0x6000017b6400_0 .net "bank_dma", 1 0, L_0x600001486760;  1 drivers
v0x6000017b6490_0 .var "bank_dma_d", 1 0;
v0x6000017b6520_0 .net "bank_mxu_a", 1 0, L_0x600001486580;  1 drivers
v0x6000017b65b0_0 .var "bank_mxu_a_d", 1 0;
v0x6000017b6640_0 .net "bank_mxu_o", 1 0, L_0x600001486620;  1 drivers
v0x6000017b66d0_0 .net "bank_mxu_w", 1 0, L_0x6000014864e0;  1 drivers
v0x6000017b6760_0 .var "bank_mxu_w_d", 1 0;
v0x6000017b67f0 .array "bank_rdata", 3 0;
v0x6000017b67f0_0 .net v0x6000017b67f0 0, 255 0, v0x6000017b4f30_0; 1 drivers
v0x6000017b67f0_1 .net v0x6000017b67f0 1, 255 0, v0x6000017b5440_0; 1 drivers
v0x6000017b67f0_2 .net v0x6000017b67f0 2, 255 0, v0x6000017b5950_0; 1 drivers
v0x6000017b67f0_3 .net v0x6000017b67f0 3, 255 0, v0x6000017b5e60_0; 1 drivers
v0x6000017b6880_0 .var "bank_re", 3 0;
v0x6000017b6910_0 .net "bank_vpu", 1 0, L_0x6000014866c0;  1 drivers
v0x6000017b69a0_0 .var "bank_vpu_d", 1 0;
v0x6000017b6a30 .array "bank_wdata", 3 0, 255 0;
v0x6000017b6ac0_0 .var "bank_we", 3 0;
v0x6000017b6b50_0 .net "clk", 0 0, v0x6000017cf720_0;  alias, 1 drivers
v0x6000017b6be0_0 .net "dma_addr", 19 0, v0x6000017a8e10_0;  alias, 1 drivers
v0x6000017b6c70_0 .net "dma_rdata", 255 0, L_0x600000e92fb0;  alias, 1 drivers
v0x6000017b6d00_0 .var "dma_rdata_reg", 255 0;
v0x6000017b6d90_0 .net "dma_re", 0 0, L_0x600000e92990;  alias, 1 drivers
v0x6000017b6e20_0 .net "dma_ready", 0 0, L_0x600001486da0;  alias, 1 drivers
v0x6000017b6eb0_0 .net "dma_wdata", 255 0, L_0x600000e928b0;  alias, 1 drivers
v0x6000017b6f40_0 .net "dma_we", 0 0, L_0x600000e92920;  alias, 1 drivers
v0x6000017b6fd0_0 .var "grant_dma", 3 0;
v0x6000017b7060_0 .var "grant_mxu_a", 3 0;
v0x6000017b70f0_0 .var "grant_mxu_o", 3 0;
v0x6000017b7180_0 .var "grant_mxu_w", 3 0;
v0x6000017b7210_0 .var "grant_vpu", 3 0;
v0x6000017b72a0_0 .net "mxu_a_addr", 19 0, L_0x600001483980;  alias, 1 drivers
v0x6000017b7330_0 .net "mxu_a_rdata", 255 0, L_0x600000e92ed0;  alias, 1 drivers
v0x6000017b73c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x6000017b7450_0 .net "mxu_a_re", 0 0, L_0x600001483a20;  alias, 1 drivers
v0x6000017b74e0_0 .net "mxu_a_ready", 0 0, L_0x600001486c60;  alias, 1 drivers
v0x6000017b7570_0 .net "mxu_o_addr", 19 0, L_0x600001483c00;  alias, 1 drivers
v0x6000017b7600_0 .net "mxu_o_ready", 0 0, L_0x600001486d00;  alias, 1 drivers
v0x6000017b7690_0 .net "mxu_o_wdata", 255 0, L_0x600001483de0;  alias, 1 drivers
v0x6000017b7720_0 .net "mxu_o_we", 0 0, L_0x600000e92370;  alias, 1 drivers
v0x6000017b77b0_0 .net "mxu_w_addr", 19 0, L_0x600001483700;  alias, 1 drivers
v0x6000017b7840_0 .net "mxu_w_rdata", 255 0, v0x6000017b78d0_0;  alias, 1 drivers
v0x6000017b78d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x6000017b7960_0 .net "mxu_w_re", 0 0, L_0x6000014837a0;  alias, 1 drivers
v0x6000017b79f0_0 .net "mxu_w_ready", 0 0, L_0x600001486b20;  alias, 1 drivers
v0x6000017b7a80_0 .var "req_dma", 3 0;
v0x6000017b7b10_0 .var "req_mxu_a", 3 0;
v0x6000017b7ba0_0 .var "req_mxu_o", 3 0;
v0x6000017b7c30_0 .var "req_mxu_w", 3 0;
v0x6000017b7cc0_0 .var "req_vpu", 3 0;
v0x6000017b7d50_0 .net "rst_n", 0 0, v0x6000017cfe70_0;  alias, 1 drivers
v0x6000017b7de0_0 .net "vpu_addr", 19 0, v0x6000017c9710_0;  alias, 1 drivers
v0x6000017b7e70_0 .net "vpu_rdata", 255 0, L_0x600000e92f40;  alias, 1 drivers
v0x6000017b7f00_0 .var "vpu_rdata_reg", 255 0;
v0x6000017c8000_0 .net "vpu_re", 0 0, L_0x600000e92760;  alias, 1 drivers
v0x6000017c8090_0 .net "vpu_ready", 0 0, L_0x600001486bc0;  alias, 1 drivers
v0x6000017c8120_0 .net "vpu_wdata", 255 0, L_0x600000e92680;  alias, 1 drivers
v0x6000017c81b0_0 .net "vpu_we", 0 0, L_0x600000e926f0;  alias, 1 drivers
v0x6000017c8240_0 .net "word_dma", 7 0, L_0x600001486a80;  1 drivers
v0x6000017c82d0_0 .net "word_mxu_a", 7 0, L_0x6000014868a0;  1 drivers
v0x6000017c8360_0 .net "word_mxu_o", 7 0, L_0x600001486940;  1 drivers
v0x6000017c83f0_0 .net "word_mxu_w", 7 0, L_0x600001486800;  1 drivers
v0x6000017c8480_0 .net "word_vpu", 7 0, L_0x6000014869e0;  1 drivers
E_0x6000030e8680/0 .event anyedge, v0x6000017b6760_0, v0x6000017b4f30_0, v0x6000017b5440_0, v0x6000017b5950_0;
E_0x6000030e8680/1 .event anyedge, v0x6000017b5e60_0, v0x6000017b65b0_0, v0x6000017b69a0_0, v0x6000017b6490_0;
E_0x6000030e8680 .event/or E_0x6000030e8680/0, E_0x6000030e8680/1;
E_0x6000030e8700/0 .event anyedge, v0x6000017b7c30_0, v0x6000017b7b10_0, v0x6000017b7ba0_0, v0x6000017b7cc0_0;
E_0x6000030e8700/1 .event anyedge, v0x6000017b7a80_0, v0x6000017b7180_0, v0x6000017c83f0_0, v0x6000017b7060_0;
E_0x6000030e8700/2 .event anyedge, v0x6000017c82d0_0, v0x6000017b70f0_0, v0x6000017c8360_0, v0x6000017b7690_0;
E_0x6000030e8700/3 .event anyedge, v0x6000017b7210_0, v0x6000017c8480_0, v0x6000017c8120_0, v0x6000017c81b0_0;
E_0x6000030e8700/4 .event anyedge, v0x6000017c8000_0, v0x6000017b6fd0_0, v0x6000017c8240_0, v0x6000017a90e0_0;
E_0x6000030e8700/5 .event anyedge, v0x6000017a9200_0, v0x6000017a8f30_0;
E_0x6000030e8700 .event/or E_0x6000030e8700/0, E_0x6000030e8700/1, E_0x6000030e8700/2, E_0x6000030e8700/3, E_0x6000030e8700/4, E_0x6000030e8700/5;
E_0x6000030e8740/0 .event anyedge, v0x6000017b7960_0, v0x6000017b66d0_0, v0x6000017b7450_0, v0x6000017b6520_0;
E_0x6000030e8740/1 .event anyedge, v0x6000017b7720_0, v0x6000017b6640_0, v0x6000017c81b0_0, v0x6000017c8000_0;
E_0x6000030e8740/2 .event anyedge, v0x6000017b6910_0, v0x6000017a9200_0, v0x6000017a8f30_0, v0x6000017b6400_0;
E_0x6000030e8740 .event/or E_0x6000030e8740/0, E_0x6000030e8740/1, E_0x6000030e8740/2;
L_0x600001485fe0 .part v0x6000017b6ac0_0, 0, 1;
L_0x600001486080 .part v0x6000017b6880_0, 0, 1;
L_0x600001486120 .part v0x6000017b6ac0_0, 1, 1;
L_0x6000014861c0 .part v0x6000017b6880_0, 1, 1;
L_0x600001486260 .part v0x6000017b6ac0_0, 2, 1;
L_0x600001486300 .part v0x6000017b6880_0, 2, 1;
L_0x6000014863a0 .part v0x6000017b6ac0_0, 3, 1;
L_0x600001486440 .part v0x6000017b6880_0, 3, 1;
L_0x6000014864e0 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_bank, 2, L_0x600001483700 (v0x6000017b60a0_0) S_0x141e6fe50;
L_0x600001486580 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_bank, 2, L_0x600001483980 (v0x6000017b60a0_0) S_0x141e6fe50;
L_0x600001486620 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_bank, 2, L_0x600001483c00 (v0x6000017b60a0_0) S_0x141e6fe50;
L_0x6000014866c0 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_bank, 2, v0x6000017c9710_0 (v0x6000017b60a0_0) S_0x141e6fe50;
L_0x600001486760 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_bank, 2, v0x6000017a8e10_0 (v0x6000017b60a0_0) S_0x141e6fe50;
L_0x600001486800 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_word, 8, L_0x600001483700 (v0x6000017b61c0_0) S_0x141ea5e60;
L_0x6000014868a0 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_word, 8, L_0x600001483980 (v0x6000017b61c0_0) S_0x141ea5e60;
L_0x600001486940 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_word, 8, L_0x600001483c00 (v0x6000017b61c0_0) S_0x141ea5e60;
L_0x6000014869e0 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_word, 8, v0x6000017c9710_0 (v0x6000017b61c0_0) S_0x141ea5e60;
L_0x600001486a80 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_word, 8, v0x6000017a8e10_0 (v0x6000017b61c0_0) S_0x141ea5e60;
L_0x600001486b20 .part/v v0x6000017b7180_0, L_0x6000014864e0, 1;
L_0x600001486c60 .part/v v0x6000017b7060_0, L_0x600001486580, 1;
L_0x600001486d00 .part/v v0x6000017b70f0_0, L_0x600001486620, 1;
L_0x600001486bc0 .part/v v0x6000017b7210_0, L_0x6000014866c0, 1;
L_0x600001486da0 .part/v v0x6000017b6fd0_0, L_0x600001486760, 1;
S_0x141e9f7e0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x141eac110;
 .timescale 0 0;
P_0x6000030e8780 .param/l "i" 1 9 184, +C4<00>;
S_0x141e6e950 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x141e9f7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000b94700 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600000b94740 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000017b6370_0 .array/port v0x6000017b6370, 0;
v0x6000017b4cf0_0 .net "addr", 7 0, v0x6000017b6370_0;  1 drivers
v0x6000017b4d80_0 .net "clk", 0 0, v0x6000017cf720_0;  alias, 1 drivers
v0x6000017b4e10_0 .var/i "i", 31 0;
v0x6000017b4ea0 .array "mem", 255 0, 255 0;
v0x6000017b4f30_0 .var "rdata", 255 0;
v0x6000017b4fc0_0 .net "re", 0 0, L_0x600001486080;  1 drivers
v0x6000017b6a30_0 .array/port v0x6000017b6a30, 0;
v0x6000017b5050_0 .net "wdata", 255 0, v0x6000017b6a30_0;  1 drivers
v0x6000017b50e0_0 .net "we", 0 0, L_0x600001485fe0;  1 drivers
E_0x6000030e8880 .event posedge, v0x6000017a8090_0;
S_0x141e6eac0 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x141eac110;
 .timescale 0 0;
P_0x6000030e8900 .param/l "i" 1 9 184, +C4<01>;
S_0x141e6ec30 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x141e6eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000b94780 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600000b947c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000017b6370_1 .array/port v0x6000017b6370, 1;
v0x6000017b5200_0 .net "addr", 7 0, v0x6000017b6370_1;  1 drivers
v0x6000017b5290_0 .net "clk", 0 0, v0x6000017cf720_0;  alias, 1 drivers
v0x6000017b5320_0 .var/i "i", 31 0;
v0x6000017b53b0 .array "mem", 255 0, 255 0;
v0x6000017b5440_0 .var "rdata", 255 0;
v0x6000017b54d0_0 .net "re", 0 0, L_0x6000014861c0;  1 drivers
v0x6000017b6a30_1 .array/port v0x6000017b6a30, 1;
v0x6000017b5560_0 .net "wdata", 255 0, v0x6000017b6a30_1;  1 drivers
v0x6000017b55f0_0 .net "we", 0 0, L_0x600001486120;  1 drivers
S_0x141e6eda0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x141eac110;
 .timescale 0 0;
P_0x6000030e8a40 .param/l "i" 1 9 184, +C4<010>;
S_0x141e6fa00 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x141e6eda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000b94800 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600000b94840 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000017b6370_2 .array/port v0x6000017b6370, 2;
v0x6000017b5710_0 .net "addr", 7 0, v0x6000017b6370_2;  1 drivers
v0x6000017b57a0_0 .net "clk", 0 0, v0x6000017cf720_0;  alias, 1 drivers
v0x6000017b5830_0 .var/i "i", 31 0;
v0x6000017b58c0 .array "mem", 255 0, 255 0;
v0x6000017b5950_0 .var "rdata", 255 0;
v0x6000017b59e0_0 .net "re", 0 0, L_0x600001486300;  1 drivers
v0x6000017b6a30_2 .array/port v0x6000017b6a30, 2;
v0x6000017b5a70_0 .net "wdata", 255 0, v0x6000017b6a30_2;  1 drivers
v0x6000017b5b00_0 .net "we", 0 0, L_0x600001486260;  1 drivers
S_0x141e6fb70 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x141eac110;
 .timescale 0 0;
P_0x6000030e8b80 .param/l "i" 1 9 184, +C4<011>;
S_0x141e6fce0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x141e6fb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000b94880 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600000b948c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000017b6370_3 .array/port v0x6000017b6370, 3;
v0x6000017b5c20_0 .net "addr", 7 0, v0x6000017b6370_3;  1 drivers
v0x6000017b5cb0_0 .net "clk", 0 0, v0x6000017cf720_0;  alias, 1 drivers
v0x6000017b5d40_0 .var/i "i", 31 0;
v0x6000017b5dd0 .array "mem", 255 0, 255 0;
v0x6000017b5e60_0 .var "rdata", 255 0;
v0x6000017b5ef0_0 .net "re", 0 0, L_0x600001486440;  1 drivers
v0x6000017b6a30_3 .array/port v0x6000017b6a30, 3;
v0x6000017b5f80_0 .net "wdata", 255 0, v0x6000017b6a30_3;  1 drivers
v0x6000017b6010_0 .net "we", 0 0, L_0x6000014863a0;  1 drivers
S_0x141e6fe50 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x141eac110;
 .timescale 0 0;
v0x6000017b60a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x141e6fe50
TD_tb_tiled_gemm.dut.sram_inst.get_bank ;
    %load/vec4 v0x6000017b60a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000017b60a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x141ea5e60 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x141eac110;
 .timescale 0 0;
v0x6000017b61c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x141ea5e60
TD_tb_tiled_gemm.dut.sram_inst.get_word ;
    %load/vec4 v0x6000017b61c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x141ea61d0 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x141e9fc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x142026600 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x142026640 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x142026680 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x1420266c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x142026700 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x142026740 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x142026780 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x1420267c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x142026800 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x142026840 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x142026880 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x1420268c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x142026900 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x142026940 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x142026980 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x1420269c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x142026a00 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x142026a40 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x142026a80 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x142026ac0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x142026b00 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x142026b40 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x142026b80 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x142026bc0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x142026c00 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x142026c40 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x142026c80 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x142026cc0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x142026d00 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600000e924c0 .functor BUFZ 256, L_0x6000014857c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000e92530 .functor BUFZ 256, L_0x600001485900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000e925a0 .functor BUFZ 1, v0x6000017c8ea0_0, C4<0>, C4<0>, C4<0>;
L_0x600000e92680 .functor BUFZ 256, v0x6000017c9a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000e926f0 .functor BUFZ 1, v0x6000017c9b90_0, C4<0>, C4<0>, C4<0>;
L_0x600000e92760 .functor BUFZ 1, v0x6000017c98c0_0, C4<0>, C4<0>, C4<0>;
v0x6000017c8510_0 .net *"_ivl_48", 255 0, L_0x6000014857c0;  1 drivers
v0x6000017c85a0_0 .net *"_ivl_50", 6 0, L_0x600001485860;  1 drivers
L_0x14809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000017c8630_0 .net *"_ivl_53", 1 0, L_0x14809a848;  1 drivers
v0x6000017c86c0_0 .net *"_ivl_56", 255 0, L_0x600001485900;  1 drivers
v0x6000017c8750_0 .net *"_ivl_58", 6 0, L_0x6000014859a0;  1 drivers
L_0x14809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000017c87e0_0 .net *"_ivl_61", 1 0, L_0x14809a890;  1 drivers
L_0x14809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000017c8870_0 .net/2u *"_ivl_64", 2 0, L_0x14809a8d8;  1 drivers
v0x6000017c8900_0 .var "addr_reg", 19 0;
v0x6000017c8990_0 .var "alu_result", 255 0;
v0x6000017c8a20_0 .net "clk", 0 0, v0x6000017cf720_0;  alias, 1 drivers
v0x6000017c8ab0_0 .net "cmd", 127 0, v0x6000017ac240_0;  alias, 1 drivers
v0x6000017c8b40_0 .net "cmd_done", 0 0, L_0x600000e925a0;  alias, 1 drivers
v0x6000017c8bd0_0 .net "cmd_ready", 0 0, L_0x600001485a40;  alias, 1 drivers
v0x6000017c8c60_0 .var "cmd_reg", 127 0;
v0x6000017c8cf0_0 .net "cmd_valid", 0 0, L_0x600000e9f8e0;  alias, 1 drivers
v0x6000017c8d80_0 .net "count", 15 0, L_0x600001485720;  1 drivers
v0x6000017c8e10_0 .var "count_reg", 15 0;
v0x6000017c8ea0_0 .var "done_reg", 0 0;
v0x6000017c8f30_0 .var "elem_count", 15 0;
v0x6000017c8fc0_0 .net "imm", 15 0, L_0x6000014855e0;  1 drivers
v0x6000017c9050_0 .var "imm_reg", 15 0;
v0x6000017c90e0_0 .var/i "lane", 31 0;
v0x6000017c9170 .array "lane_a", 15 0;
v0x6000017c9170_0 .net v0x6000017c9170 0, 15 0, L_0x600001483f20; 1 drivers
v0x6000017c9170_1 .net v0x6000017c9170 1, 15 0, L_0x600001484000; 1 drivers
v0x6000017c9170_2 .net v0x6000017c9170 2, 15 0, L_0x600001484140; 1 drivers
v0x6000017c9170_3 .net v0x6000017c9170 3, 15 0, L_0x600001484280; 1 drivers
v0x6000017c9170_4 .net v0x6000017c9170 4, 15 0, L_0x6000014843c0; 1 drivers
v0x6000017c9170_5 .net v0x6000017c9170 5, 15 0, L_0x600001484500; 1 drivers
v0x6000017c9170_6 .net v0x6000017c9170 6, 15 0, L_0x600001484640; 1 drivers
v0x6000017c9170_7 .net v0x6000017c9170 7, 15 0, L_0x600001484780; 1 drivers
v0x6000017c9170_8 .net v0x6000017c9170 8, 15 0, L_0x6000014848c0; 1 drivers
v0x6000017c9170_9 .net v0x6000017c9170 9, 15 0, L_0x600001484a00; 1 drivers
v0x6000017c9170_10 .net v0x6000017c9170 10, 15 0, L_0x600001484be0; 1 drivers
v0x6000017c9170_11 .net v0x6000017c9170 11, 15 0, L_0x600001484c80; 1 drivers
v0x6000017c9170_12 .net v0x6000017c9170 12, 15 0, L_0x600001484dc0; 1 drivers
v0x6000017c9170_13 .net v0x6000017c9170 13, 15 0, L_0x600001484f00; 1 drivers
v0x6000017c9170_14 .net v0x6000017c9170 14, 15 0, L_0x600001485040; 1 drivers
v0x6000017c9170_15 .net v0x6000017c9170 15, 15 0, L_0x600001485180; 1 drivers
v0x6000017c9200 .array "lane_b", 15 0;
v0x6000017c9200_0 .net v0x6000017c9200 0, 15 0, L_0x600001488640; 1 drivers
v0x6000017c9200_1 .net v0x6000017c9200 1, 15 0, L_0x6000014840a0; 1 drivers
v0x6000017c9200_2 .net v0x6000017c9200 2, 15 0, L_0x6000014841e0; 1 drivers
v0x6000017c9200_3 .net v0x6000017c9200 3, 15 0, L_0x600001484320; 1 drivers
v0x6000017c9200_4 .net v0x6000017c9200 4, 15 0, L_0x600001484460; 1 drivers
v0x6000017c9200_5 .net v0x6000017c9200 5, 15 0, L_0x6000014845a0; 1 drivers
v0x6000017c9200_6 .net v0x6000017c9200 6, 15 0, L_0x6000014846e0; 1 drivers
v0x6000017c9200_7 .net v0x6000017c9200 7, 15 0, L_0x600001484820; 1 drivers
v0x6000017c9200_8 .net v0x6000017c9200 8, 15 0, L_0x600001484960; 1 drivers
v0x6000017c9200_9 .net v0x6000017c9200 9, 15 0, L_0x600001484b40; 1 drivers
v0x6000017c9200_10 .net v0x6000017c9200 10, 15 0, L_0x600001484aa0; 1 drivers
v0x6000017c9200_11 .net v0x6000017c9200 11, 15 0, L_0x600001484d20; 1 drivers
v0x6000017c9200_12 .net v0x6000017c9200 12, 15 0, L_0x600001484e60; 1 drivers
v0x6000017c9200_13 .net v0x6000017c9200 13, 15 0, L_0x600001484fa0; 1 drivers
v0x6000017c9200_14 .net v0x6000017c9200 14, 15 0, L_0x6000014850e0; 1 drivers
v0x6000017c9200_15 .net v0x6000017c9200 15, 15 0, L_0x600001485220; 1 drivers
v0x6000017c9290 .array "lane_result", 15 0, 15 0;
v0x6000017c9320_0 .net "mem_addr", 19 0, L_0x600001485680;  1 drivers
v0x6000017c93b0_0 .var "mem_addr_reg", 19 0;
v0x6000017c9440_0 .net "opcode", 7 0, L_0x6000014852c0;  1 drivers
v0x6000017c94d0_0 .var "reduce_result", 15 0;
v0x6000017c9560 .array "reduce_tree", 79 0, 15 0;
v0x6000017c95f0_0 .net "rst_n", 0 0, v0x6000017cfe70_0;  alias, 1 drivers
v0x6000017c9680_0 .net "sram_addr", 19 0, v0x6000017c9710_0;  alias, 1 drivers
v0x6000017c9710_0 .var "sram_addr_reg", 19 0;
v0x6000017c97a0_0 .net "sram_rdata", 255 0, L_0x600000e92f40;  alias, 1 drivers
v0x6000017c9830_0 .net "sram_re", 0 0, L_0x600000e92760;  alias, 1 drivers
v0x6000017c98c0_0 .var "sram_re_reg", 0 0;
v0x6000017c9950_0 .net "sram_ready", 0 0, L_0x600001486bc0;  alias, 1 drivers
v0x6000017c99e0_0 .net "sram_wdata", 255 0, L_0x600000e92680;  alias, 1 drivers
v0x6000017c9a70_0 .var "sram_wdata_reg", 255 0;
v0x6000017c9b00_0 .net "sram_we", 0 0, L_0x600000e926f0;  alias, 1 drivers
v0x6000017c9b90_0 .var "sram_we_reg", 0 0;
v0x6000017c9c20_0 .var/i "stage", 31 0;
v0x6000017c9cb0_0 .var "state", 2 0;
v0x6000017c9d40_0 .net "subop", 7 0, L_0x600001485360;  1 drivers
v0x6000017c9dd0_0 .var "subop_reg", 7 0;
v0x6000017c9e60_0 .net "vd", 4 0, L_0x600001485400;  1 drivers
v0x6000017c9ef0_0 .var "vd_reg", 4 0;
v0x6000017c9f80 .array "vrf", 31 0, 255 0;
v0x6000017ca010_0 .net "vs1", 4 0, L_0x6000014854a0;  1 drivers
v0x6000017ca0a0_0 .net "vs1_data", 255 0, L_0x600000e924c0;  1 drivers
v0x6000017ca130_0 .var "vs1_reg", 4 0;
v0x6000017ca1c0_0 .net "vs2", 4 0, L_0x600001485540;  1 drivers
v0x6000017ca250_0 .net "vs2_data", 255 0, L_0x600000e92530;  1 drivers
v0x6000017ca2e0_0 .var "vs2_reg", 4 0;
E_0x6000030e9480/0 .event anyedge, v0x6000017c9170_0, v0x6000017c9170_1, v0x6000017c9170_2, v0x6000017c9170_3;
E_0x6000030e9480/1 .event anyedge, v0x6000017c9170_4, v0x6000017c9170_5, v0x6000017c9170_6, v0x6000017c9170_7;
E_0x6000030e9480/2 .event anyedge, v0x6000017c9170_8, v0x6000017c9170_9, v0x6000017c9170_10, v0x6000017c9170_11;
E_0x6000030e9480/3 .event anyedge, v0x6000017c9170_12, v0x6000017c9170_13, v0x6000017c9170_14, v0x6000017c9170_15;
v0x6000017c9560_0 .array/port v0x6000017c9560, 0;
v0x6000017c9560_1 .array/port v0x6000017c9560, 1;
v0x6000017c9560_2 .array/port v0x6000017c9560, 2;
E_0x6000030e9480/4 .event anyedge, v0x6000017c9dd0_0, v0x6000017c9560_0, v0x6000017c9560_1, v0x6000017c9560_2;
v0x6000017c9560_3 .array/port v0x6000017c9560, 3;
v0x6000017c9560_4 .array/port v0x6000017c9560, 4;
v0x6000017c9560_5 .array/port v0x6000017c9560, 5;
v0x6000017c9560_6 .array/port v0x6000017c9560, 6;
E_0x6000030e9480/5 .event anyedge, v0x6000017c9560_3, v0x6000017c9560_4, v0x6000017c9560_5, v0x6000017c9560_6;
v0x6000017c9560_7 .array/port v0x6000017c9560, 7;
v0x6000017c9560_8 .array/port v0x6000017c9560, 8;
v0x6000017c9560_9 .array/port v0x6000017c9560, 9;
v0x6000017c9560_10 .array/port v0x6000017c9560, 10;
E_0x6000030e9480/6 .event anyedge, v0x6000017c9560_7, v0x6000017c9560_8, v0x6000017c9560_9, v0x6000017c9560_10;
v0x6000017c9560_11 .array/port v0x6000017c9560, 11;
v0x6000017c9560_12 .array/port v0x6000017c9560, 12;
v0x6000017c9560_13 .array/port v0x6000017c9560, 13;
v0x6000017c9560_14 .array/port v0x6000017c9560, 14;
E_0x6000030e9480/7 .event anyedge, v0x6000017c9560_11, v0x6000017c9560_12, v0x6000017c9560_13, v0x6000017c9560_14;
v0x6000017c9560_15 .array/port v0x6000017c9560, 15;
v0x6000017c9560_16 .array/port v0x6000017c9560, 16;
v0x6000017c9560_17 .array/port v0x6000017c9560, 17;
v0x6000017c9560_18 .array/port v0x6000017c9560, 18;
E_0x6000030e9480/8 .event anyedge, v0x6000017c9560_15, v0x6000017c9560_16, v0x6000017c9560_17, v0x6000017c9560_18;
v0x6000017c9560_19 .array/port v0x6000017c9560, 19;
v0x6000017c9560_20 .array/port v0x6000017c9560, 20;
v0x6000017c9560_21 .array/port v0x6000017c9560, 21;
v0x6000017c9560_22 .array/port v0x6000017c9560, 22;
E_0x6000030e9480/9 .event anyedge, v0x6000017c9560_19, v0x6000017c9560_20, v0x6000017c9560_21, v0x6000017c9560_22;
v0x6000017c9560_23 .array/port v0x6000017c9560, 23;
v0x6000017c9560_24 .array/port v0x6000017c9560, 24;
v0x6000017c9560_25 .array/port v0x6000017c9560, 25;
v0x6000017c9560_26 .array/port v0x6000017c9560, 26;
E_0x6000030e9480/10 .event anyedge, v0x6000017c9560_23, v0x6000017c9560_24, v0x6000017c9560_25, v0x6000017c9560_26;
v0x6000017c9560_27 .array/port v0x6000017c9560, 27;
v0x6000017c9560_28 .array/port v0x6000017c9560, 28;
v0x6000017c9560_29 .array/port v0x6000017c9560, 29;
v0x6000017c9560_30 .array/port v0x6000017c9560, 30;
E_0x6000030e9480/11 .event anyedge, v0x6000017c9560_27, v0x6000017c9560_28, v0x6000017c9560_29, v0x6000017c9560_30;
v0x6000017c9560_31 .array/port v0x6000017c9560, 31;
v0x6000017c9560_32 .array/port v0x6000017c9560, 32;
v0x6000017c9560_33 .array/port v0x6000017c9560, 33;
v0x6000017c9560_34 .array/port v0x6000017c9560, 34;
E_0x6000030e9480/12 .event anyedge, v0x6000017c9560_31, v0x6000017c9560_32, v0x6000017c9560_33, v0x6000017c9560_34;
v0x6000017c9560_35 .array/port v0x6000017c9560, 35;
v0x6000017c9560_36 .array/port v0x6000017c9560, 36;
v0x6000017c9560_37 .array/port v0x6000017c9560, 37;
v0x6000017c9560_38 .array/port v0x6000017c9560, 38;
E_0x6000030e9480/13 .event anyedge, v0x6000017c9560_35, v0x6000017c9560_36, v0x6000017c9560_37, v0x6000017c9560_38;
v0x6000017c9560_39 .array/port v0x6000017c9560, 39;
v0x6000017c9560_40 .array/port v0x6000017c9560, 40;
v0x6000017c9560_41 .array/port v0x6000017c9560, 41;
v0x6000017c9560_42 .array/port v0x6000017c9560, 42;
E_0x6000030e9480/14 .event anyedge, v0x6000017c9560_39, v0x6000017c9560_40, v0x6000017c9560_41, v0x6000017c9560_42;
v0x6000017c9560_43 .array/port v0x6000017c9560, 43;
v0x6000017c9560_44 .array/port v0x6000017c9560, 44;
v0x6000017c9560_45 .array/port v0x6000017c9560, 45;
v0x6000017c9560_46 .array/port v0x6000017c9560, 46;
E_0x6000030e9480/15 .event anyedge, v0x6000017c9560_43, v0x6000017c9560_44, v0x6000017c9560_45, v0x6000017c9560_46;
v0x6000017c9560_47 .array/port v0x6000017c9560, 47;
v0x6000017c9560_48 .array/port v0x6000017c9560, 48;
v0x6000017c9560_49 .array/port v0x6000017c9560, 49;
v0x6000017c9560_50 .array/port v0x6000017c9560, 50;
E_0x6000030e9480/16 .event anyedge, v0x6000017c9560_47, v0x6000017c9560_48, v0x6000017c9560_49, v0x6000017c9560_50;
v0x6000017c9560_51 .array/port v0x6000017c9560, 51;
v0x6000017c9560_52 .array/port v0x6000017c9560, 52;
v0x6000017c9560_53 .array/port v0x6000017c9560, 53;
v0x6000017c9560_54 .array/port v0x6000017c9560, 54;
E_0x6000030e9480/17 .event anyedge, v0x6000017c9560_51, v0x6000017c9560_52, v0x6000017c9560_53, v0x6000017c9560_54;
v0x6000017c9560_55 .array/port v0x6000017c9560, 55;
v0x6000017c9560_56 .array/port v0x6000017c9560, 56;
v0x6000017c9560_57 .array/port v0x6000017c9560, 57;
v0x6000017c9560_58 .array/port v0x6000017c9560, 58;
E_0x6000030e9480/18 .event anyedge, v0x6000017c9560_55, v0x6000017c9560_56, v0x6000017c9560_57, v0x6000017c9560_58;
v0x6000017c9560_59 .array/port v0x6000017c9560, 59;
v0x6000017c9560_60 .array/port v0x6000017c9560, 60;
v0x6000017c9560_61 .array/port v0x6000017c9560, 61;
v0x6000017c9560_62 .array/port v0x6000017c9560, 62;
E_0x6000030e9480/19 .event anyedge, v0x6000017c9560_59, v0x6000017c9560_60, v0x6000017c9560_61, v0x6000017c9560_62;
v0x6000017c9560_63 .array/port v0x6000017c9560, 63;
v0x6000017c9560_64 .array/port v0x6000017c9560, 64;
v0x6000017c9560_65 .array/port v0x6000017c9560, 65;
v0x6000017c9560_66 .array/port v0x6000017c9560, 66;
E_0x6000030e9480/20 .event anyedge, v0x6000017c9560_63, v0x6000017c9560_64, v0x6000017c9560_65, v0x6000017c9560_66;
v0x6000017c9560_67 .array/port v0x6000017c9560, 67;
v0x6000017c9560_68 .array/port v0x6000017c9560, 68;
v0x6000017c9560_69 .array/port v0x6000017c9560, 69;
v0x6000017c9560_70 .array/port v0x6000017c9560, 70;
E_0x6000030e9480/21 .event anyedge, v0x6000017c9560_67, v0x6000017c9560_68, v0x6000017c9560_69, v0x6000017c9560_70;
v0x6000017c9560_71 .array/port v0x6000017c9560, 71;
v0x6000017c9560_72 .array/port v0x6000017c9560, 72;
v0x6000017c9560_73 .array/port v0x6000017c9560, 73;
v0x6000017c9560_74 .array/port v0x6000017c9560, 74;
E_0x6000030e9480/22 .event anyedge, v0x6000017c9560_71, v0x6000017c9560_72, v0x6000017c9560_73, v0x6000017c9560_74;
v0x6000017c9560_75 .array/port v0x6000017c9560, 75;
v0x6000017c9560_76 .array/port v0x6000017c9560, 76;
v0x6000017c9560_77 .array/port v0x6000017c9560, 77;
v0x6000017c9560_78 .array/port v0x6000017c9560, 78;
E_0x6000030e9480/23 .event anyedge, v0x6000017c9560_75, v0x6000017c9560_76, v0x6000017c9560_77, v0x6000017c9560_78;
v0x6000017c9560_79 .array/port v0x6000017c9560, 79;
E_0x6000030e9480/24 .event anyedge, v0x6000017c9560_79;
E_0x6000030e9480 .event/or E_0x6000030e9480/0, E_0x6000030e9480/1, E_0x6000030e9480/2, E_0x6000030e9480/3, E_0x6000030e9480/4, E_0x6000030e9480/5, E_0x6000030e9480/6, E_0x6000030e9480/7, E_0x6000030e9480/8, E_0x6000030e9480/9, E_0x6000030e9480/10, E_0x6000030e9480/11, E_0x6000030e9480/12, E_0x6000030e9480/13, E_0x6000030e9480/14, E_0x6000030e9480/15, E_0x6000030e9480/16, E_0x6000030e9480/17, E_0x6000030e9480/18, E_0x6000030e9480/19, E_0x6000030e9480/20, E_0x6000030e9480/21, E_0x6000030e9480/22, E_0x6000030e9480/23, E_0x6000030e9480/24;
L_0x600001483f20 .part L_0x600000e924c0, 0, 16;
L_0x600001488640 .part L_0x600000e92530, 0, 16;
L_0x600001484000 .part L_0x600000e924c0, 16, 16;
L_0x6000014840a0 .part L_0x600000e92530, 16, 16;
L_0x600001484140 .part L_0x600000e924c0, 32, 16;
L_0x6000014841e0 .part L_0x600000e92530, 32, 16;
L_0x600001484280 .part L_0x600000e924c0, 48, 16;
L_0x600001484320 .part L_0x600000e92530, 48, 16;
L_0x6000014843c0 .part L_0x600000e924c0, 64, 16;
L_0x600001484460 .part L_0x600000e92530, 64, 16;
L_0x600001484500 .part L_0x600000e924c0, 80, 16;
L_0x6000014845a0 .part L_0x600000e92530, 80, 16;
L_0x600001484640 .part L_0x600000e924c0, 96, 16;
L_0x6000014846e0 .part L_0x600000e92530, 96, 16;
L_0x600001484780 .part L_0x600000e924c0, 112, 16;
L_0x600001484820 .part L_0x600000e92530, 112, 16;
L_0x6000014848c0 .part L_0x600000e924c0, 128, 16;
L_0x600001484960 .part L_0x600000e92530, 128, 16;
L_0x600001484a00 .part L_0x600000e924c0, 144, 16;
L_0x600001484b40 .part L_0x600000e92530, 144, 16;
L_0x600001484be0 .part L_0x600000e924c0, 160, 16;
L_0x600001484aa0 .part L_0x600000e92530, 160, 16;
L_0x600001484c80 .part L_0x600000e924c0, 176, 16;
L_0x600001484d20 .part L_0x600000e92530, 176, 16;
L_0x600001484dc0 .part L_0x600000e924c0, 192, 16;
L_0x600001484e60 .part L_0x600000e92530, 192, 16;
L_0x600001484f00 .part L_0x600000e924c0, 208, 16;
L_0x600001484fa0 .part L_0x600000e92530, 208, 16;
L_0x600001485040 .part L_0x600000e924c0, 224, 16;
L_0x6000014850e0 .part L_0x600000e92530, 224, 16;
L_0x600001485180 .part L_0x600000e924c0, 240, 16;
L_0x600001485220 .part L_0x600000e92530, 240, 16;
L_0x6000014852c0 .part v0x6000017ac240_0, 120, 8;
L_0x600001485360 .part v0x6000017ac240_0, 112, 8;
L_0x600001485400 .part v0x6000017ac240_0, 107, 5;
L_0x6000014854a0 .part v0x6000017ac240_0, 102, 5;
L_0x600001485540 .part v0x6000017ac240_0, 97, 5;
L_0x6000014855e0 .part v0x6000017ac240_0, 32, 16;
L_0x600001485680 .part v0x6000017ac240_0, 76, 20;
L_0x600001485720 .part v0x6000017ac240_0, 48, 16;
L_0x6000014857c0 .array/port v0x6000017c9f80, L_0x600001485860;
L_0x600001485860 .concat [ 5 2 0 0], v0x6000017ca130_0, L_0x14809a848;
L_0x600001485900 .array/port v0x6000017c9f80, L_0x6000014859a0;
L_0x6000014859a0 .concat [ 5 2 0 0], v0x6000017ca2e0_0, L_0x14809a890;
L_0x600001485a40 .cmp/eq 3, v0x6000017c9cb0_0, L_0x14809a8d8;
S_0x141ea0370 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x141ea61d0;
 .timescale 0 0;
P_0x6000030e94c0 .param/l "i" 1 10 137, +C4<00>;
v0x6000017c9290_0 .array/port v0x6000017c9290, 0;
v0x6000017c9290_1 .array/port v0x6000017c9290, 1;
v0x6000017c9290_2 .array/port v0x6000017c9290, 2;
v0x6000017c9290_3 .array/port v0x6000017c9290, 3;
E_0x6000030e9540/0 .event anyedge, v0x6000017c9290_0, v0x6000017c9290_1, v0x6000017c9290_2, v0x6000017c9290_3;
v0x6000017c9290_4 .array/port v0x6000017c9290, 4;
v0x6000017c9290_5 .array/port v0x6000017c9290, 5;
v0x6000017c9290_6 .array/port v0x6000017c9290, 6;
v0x6000017c9290_7 .array/port v0x6000017c9290, 7;
E_0x6000030e9540/1 .event anyedge, v0x6000017c9290_4, v0x6000017c9290_5, v0x6000017c9290_6, v0x6000017c9290_7;
v0x6000017c9290_8 .array/port v0x6000017c9290, 8;
v0x6000017c9290_9 .array/port v0x6000017c9290, 9;
v0x6000017c9290_10 .array/port v0x6000017c9290, 10;
v0x6000017c9290_11 .array/port v0x6000017c9290, 11;
E_0x6000030e9540/2 .event anyedge, v0x6000017c9290_8, v0x6000017c9290_9, v0x6000017c9290_10, v0x6000017c9290_11;
v0x6000017c9290_12 .array/port v0x6000017c9290, 12;
v0x6000017c9290_13 .array/port v0x6000017c9290, 13;
v0x6000017c9290_14 .array/port v0x6000017c9290, 14;
v0x6000017c9290_15 .array/port v0x6000017c9290, 15;
E_0x6000030e9540/3 .event anyedge, v0x6000017c9290_12, v0x6000017c9290_13, v0x6000017c9290_14, v0x6000017c9290_15;
E_0x6000030e9540 .event/or E_0x6000030e9540/0, E_0x6000030e9540/1, E_0x6000030e9540/2, E_0x6000030e9540/3;
E_0x6000030e9580/0 .event anyedge, v0x6000017c9dd0_0, v0x6000017c9170_0, v0x6000017c9170_1, v0x6000017c9170_2;
E_0x6000030e9580/1 .event anyedge, v0x6000017c9170_3, v0x6000017c9170_4, v0x6000017c9170_5, v0x6000017c9170_6;
E_0x6000030e9580/2 .event anyedge, v0x6000017c9170_7, v0x6000017c9170_8, v0x6000017c9170_9, v0x6000017c9170_10;
E_0x6000030e9580/3 .event anyedge, v0x6000017c9170_11, v0x6000017c9170_12, v0x6000017c9170_13, v0x6000017c9170_14;
E_0x6000030e9580/4 .event anyedge, v0x6000017c9170_15, v0x6000017c9200_0, v0x6000017c9200_1, v0x6000017c9200_2;
E_0x6000030e9580/5 .event anyedge, v0x6000017c9200_3, v0x6000017c9200_4, v0x6000017c9200_5, v0x6000017c9200_6;
E_0x6000030e9580/6 .event anyedge, v0x6000017c9200_7, v0x6000017c9200_8, v0x6000017c9200_9, v0x6000017c9200_10;
E_0x6000030e9580/7 .event anyedge, v0x6000017c9200_11, v0x6000017c9200_12, v0x6000017c9200_13, v0x6000017c9200_14;
E_0x6000030e9580/8 .event anyedge, v0x6000017c9200_15, v0x6000017c9050_0;
E_0x6000030e9580 .event/or E_0x6000030e9580/0, E_0x6000030e9580/1, E_0x6000030e9580/2, E_0x6000030e9580/3, E_0x6000030e9580/4, E_0x6000030e9580/5, E_0x6000030e9580/6, E_0x6000030e9580/7, E_0x6000030e9580/8;
S_0x141ea04e0 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x141ea61d0;
 .timescale 0 0;
P_0x6000030e95c0 .param/l "i" 1 10 137, +C4<01>;
S_0x141ea0650 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x141ea61d0;
 .timescale 0 0;
P_0x6000030e9640 .param/l "i" 1 10 137, +C4<010>;
S_0x141ea07c0 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x141ea61d0;
 .timescale 0 0;
P_0x6000030e96c0 .param/l "i" 1 10 137, +C4<011>;
S_0x141ea0930 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x141ea61d0;
 .timescale 0 0;
P_0x6000030e9780 .param/l "i" 1 10 137, +C4<0100>;
S_0x141ea0aa0 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x141ea61d0;
 .timescale 0 0;
P_0x6000030e9800 .param/l "i" 1 10 137, +C4<0101>;
S_0x141ea0c10 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x141ea61d0;
 .timescale 0 0;
P_0x6000030e9880 .param/l "i" 1 10 137, +C4<0110>;
S_0x141ea0d80 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x141ea61d0;
 .timescale 0 0;
P_0x6000030e9900 .param/l "i" 1 10 137, +C4<0111>;
S_0x141ea0ef0 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x141ea61d0;
 .timescale 0 0;
P_0x6000030e9740 .param/l "i" 1 10 137, +C4<01000>;
S_0x141ea1060 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x141ea61d0;
 .timescale 0 0;
P_0x6000030e99c0 .param/l "i" 1 10 137, +C4<01001>;
S_0x141ea11d0 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x141ea61d0;
 .timescale 0 0;
P_0x6000030e9a40 .param/l "i" 1 10 137, +C4<01010>;
S_0x141ea1340 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x141ea61d0;
 .timescale 0 0;
P_0x6000030e9ac0 .param/l "i" 1 10 137, +C4<01011>;
S_0x141ea14b0 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x141ea61d0;
 .timescale 0 0;
P_0x6000030e9b40 .param/l "i" 1 10 137, +C4<01100>;
S_0x141ea1620 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x141ea61d0;
 .timescale 0 0;
P_0x6000030e9bc0 .param/l "i" 1 10 137, +C4<01101>;
S_0x141ea1790 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x141ea61d0;
 .timescale 0 0;
P_0x6000030e9c40 .param/l "i" 1 10 137, +C4<01110>;
S_0x141ea1900 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x141ea61d0;
 .timescale 0 0;
P_0x6000030e9cc0 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x141e37e00;
T_2 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017abba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017aba80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017abb10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017ab9f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000017ab690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000017aba80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x6000017aba80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000017aba80_0, 0;
T_2.2 ;
    %load/vec4 v0x6000017ac2d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000017abb10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x6000017abb10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000017abb10_0, 0;
T_2.5 ;
    %load/vec4 v0x6000017aa9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000017ab9f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x6000017ab9f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000017ab9f0_0, 0;
T_2.8 ;
    %load/vec4 v0x6000017ab840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x6000017ab720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x6000017aba80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000017aba80_0, 0;
T_2.11 ;
    %load/vec4 v0x6000017ac480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x6000017ac360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x6000017abb10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000017abb10_0, 0;
T_2.14 ;
    %load/vec4 v0x6000017aab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x6000017aaa30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x6000017ab9f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000017ab9f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x141e37e00;
T_3 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017abba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000017ab960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000017ab210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000017ab3c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000017aaf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017ab0f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000017ab600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017ab840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000017ac240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017ac480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000017aa910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017aab50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017aac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017aad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017ac090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017aa6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017aa760_0, 0;
    %fork t_1, S_0x141e36260;
    %jmp t_0;
    .scope S_0x141e36260;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017a9440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x6000017a9440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x6000017a9440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017ab450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x6000017a9440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017ab330, 0, 4;
    %load/vec4 v0x6000017a9440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017a9440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x141e37e00;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000017ab840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x6000017ab720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017ab840_0, 0;
T_3.4 ;
    %load/vec4 v0x6000017ac480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x6000017ac360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017ac480_0, 0;
T_3.7 ;
    %load/vec4 v0x6000017aab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x6000017aaa30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017aab50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017aac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017ab0f0_0, 0;
    %load/vec4 v0x6000017abd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x6000017abc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x6000017abcc0_0;
    %assign/vec4 v0x6000017ab960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000017ab3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017aad90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x6000017ab960_0;
    %assign/vec4 v0x6000017aaf40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000017ab0f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x6000017ab180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x6000017aafd0_0;
    %assign/vec4 v0x6000017ab210_0, 0;
    %load/vec4 v0x6000017aafd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x6000017aa6d0_0, 0;
    %load/vec4 v0x6000017aafd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x6000017aa760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x6000017aa6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000017aad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x6000017ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000017ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x6000017ab3c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x6000017ab960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x6000017ab3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017ab450, 0, 4;
    %load/vec4 v0x6000017ab210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x6000017ab3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017ab330, 0, 4;
    %load/vec4 v0x6000017ab3c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000017ab3c0_0, 0;
    %load/vec4 v0x6000017ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000017ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000017aad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x6000017ab3c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x6000017ab3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000017ab330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x6000017ab3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000017ab330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x6000017ab3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017ab330, 0, 4;
    %load/vec4 v0x6000017ab3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000017ab450, 4;
    %assign/vec4 v0x6000017ab960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x6000017ab3c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x6000017ab3c0_0, 0;
    %load/vec4 v0x6000017ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000017ab960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000017aad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000017ac090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x6000017aa520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000017aac70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x6000017aa520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x6000017aa6d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x6000017ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000017ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x6000017ab210_0;
    %assign/vec4 v0x6000017ab600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000017ab840_0, 0;
    %load/vec4 v0x6000017ab720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x6000017ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000017ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x6000017ab210_0;
    %assign/vec4 v0x6000017ac240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000017ac480_0, 0;
    %load/vec4 v0x6000017ac360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x6000017ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000017ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x6000017ab210_0;
    %assign/vec4 v0x6000017aa910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000017aab50_0, 0;
    %load/vec4 v0x6000017aaa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x6000017ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000017ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x6000017aa760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x6000017ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000017ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x6000017ab4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x6000017ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000017ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x6000017ac120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x6000017ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000017ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x6000017aa7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x6000017ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000017ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x6000017aa520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x6000017ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000017ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x6000017abe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017ac090_0, 0;
    %load/vec4 v0x6000017ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000017ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x6000017abc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x6000017abcc0_0;
    %assign/vec4 v0x6000017ab960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000017ab3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017aac70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x6000017abc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017aad90_0, 0;
    %load/vec4 v0x6000017abcc0_0;
    %assign/vec4 v0x6000017ab960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000017ab3c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000017abd50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x141e82fa0;
T_4 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017ac870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000017b4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017b47e0, 4;
    %assign/vec4 v0x6000017ac870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x141e7e300;
T_5 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017acab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x6000017acab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000017acab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017aca20, 0, 4;
    %load/vec4 v0x6000017acab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017acab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017acb40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000017b4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017b47e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017aca20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000017acab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x6000017acab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x6000017acab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017aca20, 4;
    %ix/getv/s 3, v0x6000017acab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017aca20, 0, 4;
    %load/vec4 v0x6000017acab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017acab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017aca20, 4;
    %assign/vec4 v0x6000017acb40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x141e79660;
T_6 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017acd80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x6000017acd80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000017acd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017accf0, 0, 4;
    %load/vec4 v0x6000017acd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017acd80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017ace10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6000017b4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017b47e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017accf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000017acd80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x6000017acd80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x6000017acd80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017accf0, 4;
    %ix/getv/s 3, v0x6000017acd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017accf0, 0, 4;
    %load/vec4 v0x6000017acd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017acd80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017accf0, 4;
    %assign/vec4 v0x6000017ace10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x141e749c0;
T_7 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017ad050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x6000017ad050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000017ad050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017acfc0, 0, 4;
    %load/vec4 v0x6000017ad050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017ad050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017ad0e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000017b4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017b47e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017acfc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000017ad050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x6000017ad050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x6000017ad050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017acfc0, 4;
    %ix/getv/s 3, v0x6000017ad050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017acfc0, 0, 4;
    %load/vec4 v0x6000017ad050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017ad050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017acfc0, 4;
    %assign/vec4 v0x6000017ad0e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x141e0bc10;
T_8 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017adb90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017add40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017ad680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017ad5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000017adb00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000017ad8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x6000017adcb0_0;
    %assign/vec4 v0x6000017add40_0, 0;
T_8.2 ;
    %load/vec4 v0x6000017ad830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x6000017ad560_0;
    %assign/vec4 v0x6000017ad680_0, 0;
    %load/vec4 v0x6000017ad680_0;
    %assign/vec4 v0x6000017ad5f0_0, 0;
    %load/vec4 v0x6000017ad710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x6000017ad9e0_0;
    %assign/vec4 v0x6000017adb00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x6000017ada70_0;
    %load/vec4 v0x6000017ad9e0_0;
    %add;
    %assign/vec4 v0x6000017adb00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x141e19db0;
T_9 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017af0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017af2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017aebe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017aeb50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000017af060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6000017aee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x6000017af210_0;
    %assign/vec4 v0x6000017af2a0_0, 0;
T_9.2 ;
    %load/vec4 v0x6000017aed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x6000017aeac0_0;
    %assign/vec4 v0x6000017aebe0_0, 0;
    %load/vec4 v0x6000017aebe0_0;
    %assign/vec4 v0x6000017aeb50_0, 0;
    %load/vec4 v0x6000017aec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x6000017aef40_0;
    %assign/vec4 v0x6000017af060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x6000017aefd0_0;
    %load/vec4 v0x6000017aef40_0;
    %add;
    %assign/vec4 v0x6000017af060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x141e1c210;
T_10 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017a06c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017a0870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017a01b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017a0120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000017a0630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000017a03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000017a07e0_0;
    %assign/vec4 v0x6000017a0870_0, 0;
T_10.2 ;
    %load/vec4 v0x6000017a0360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x6000017a0090_0;
    %assign/vec4 v0x6000017a01b0_0, 0;
    %load/vec4 v0x6000017a01b0_0;
    %assign/vec4 v0x6000017a0120_0, 0;
    %load/vec4 v0x6000017a0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x6000017a0510_0;
    %assign/vec4 v0x6000017a0630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000017a05a0_0;
    %load/vec4 v0x6000017a0510_0;
    %add;
    %assign/vec4 v0x6000017a0630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x141e100b0;
T_11 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017a1c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017a1dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017a1710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017a1680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000017a1b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000017a1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x6000017a1d40_0;
    %assign/vec4 v0x6000017a1dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x6000017a18c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000017a15f0_0;
    %assign/vec4 v0x6000017a1710_0, 0;
    %load/vec4 v0x6000017a1710_0;
    %assign/vec4 v0x6000017a1680_0, 0;
    %load/vec4 v0x6000017a17a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x6000017a1a70_0;
    %assign/vec4 v0x6000017a1b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x6000017a1b00_0;
    %load/vec4 v0x6000017a1a70_0;
    %add;
    %assign/vec4 v0x6000017a1b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x141e16100;
T_12 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017a3180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017a3330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017a2c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017a2be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000017a30f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6000017a2eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000017a32a0_0;
    %assign/vec4 v0x6000017a3330_0, 0;
T_12.2 ;
    %load/vec4 v0x6000017a2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x6000017a2b50_0;
    %assign/vec4 v0x6000017a2c70_0, 0;
    %load/vec4 v0x6000017a2c70_0;
    %assign/vec4 v0x6000017a2be0_0, 0;
    %load/vec4 v0x6000017a2d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x6000017a2fd0_0;
    %assign/vec4 v0x6000017a30f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x6000017a3060_0;
    %load/vec4 v0x6000017a2fd0_0;
    %add;
    %assign/vec4 v0x6000017a30f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x141eaf7e0;
T_13 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017a4750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017a4900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017a4240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017a41b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000017a46c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000017a4480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x6000017a4870_0;
    %assign/vec4 v0x6000017a4900_0, 0;
T_13.2 ;
    %load/vec4 v0x6000017a43f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x6000017a4120_0;
    %assign/vec4 v0x6000017a4240_0, 0;
    %load/vec4 v0x6000017a4240_0;
    %assign/vec4 v0x6000017a41b0_0, 0;
    %load/vec4 v0x6000017a42d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x6000017a45a0_0;
    %assign/vec4 v0x6000017a46c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x6000017a4630_0;
    %load/vec4 v0x6000017a45a0_0;
    %add;
    %assign/vec4 v0x6000017a46c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x141e9cce0;
T_14 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017a5cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017a5e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017a57a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017a5710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000017a5c20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000017a59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x6000017a5dd0_0;
    %assign/vec4 v0x6000017a5e60_0, 0;
T_14.2 ;
    %load/vec4 v0x6000017a5950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x6000017a5680_0;
    %assign/vec4 v0x6000017a57a0_0, 0;
    %load/vec4 v0x6000017a57a0_0;
    %assign/vec4 v0x6000017a5710_0, 0;
    %load/vec4 v0x6000017a5830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x6000017a5b00_0;
    %assign/vec4 v0x6000017a5c20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x6000017a5b90_0;
    %load/vec4 v0x6000017a5b00_0;
    %add;
    %assign/vec4 v0x6000017a5c20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x141e97320;
T_15 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017a7210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017a73c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017a6d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017a6c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000017a7180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x6000017a6f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x6000017a7330_0;
    %assign/vec4 v0x6000017a73c0_0, 0;
T_15.2 ;
    %load/vec4 v0x6000017a6eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x6000017a6be0_0;
    %assign/vec4 v0x6000017a6d00_0, 0;
    %load/vec4 v0x6000017a6d00_0;
    %assign/vec4 v0x6000017a6c70_0, 0;
    %load/vec4 v0x6000017a6d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x6000017a7060_0;
    %assign/vec4 v0x6000017a7180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x6000017a70f0_0;
    %load/vec4 v0x6000017a7060_0;
    %add;
    %assign/vec4 v0x6000017a7180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x141e94e40;
T_16 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017b87e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017b8990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017b82d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017b8240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000017b8750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x6000017b8510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x6000017b8900_0;
    %assign/vec4 v0x6000017b8990_0, 0;
T_16.2 ;
    %load/vec4 v0x6000017b8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x6000017b81b0_0;
    %assign/vec4 v0x6000017b82d0_0, 0;
    %load/vec4 v0x6000017b82d0_0;
    %assign/vec4 v0x6000017b8240_0, 0;
    %load/vec4 v0x6000017b8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x6000017b8630_0;
    %assign/vec4 v0x6000017b8750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x6000017b86c0_0;
    %load/vec4 v0x6000017b8630_0;
    %add;
    %assign/vec4 v0x6000017b8750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x141e927f0;
T_17 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017b9d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017b9ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017b9830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017b97a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000017b9cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x6000017b9a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x6000017b9e60_0;
    %assign/vec4 v0x6000017b9ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x6000017b99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x6000017b9710_0;
    %assign/vec4 v0x6000017b9830_0, 0;
    %load/vec4 v0x6000017b9830_0;
    %assign/vec4 v0x6000017b97a0_0, 0;
    %load/vec4 v0x6000017b98c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x6000017b9b90_0;
    %assign/vec4 v0x6000017b9cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x6000017b9c20_0;
    %load/vec4 v0x6000017b9b90_0;
    %add;
    %assign/vec4 v0x6000017b9cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x141e901a0;
T_18 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017bb2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017bb450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017bad90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017bad00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000017bb210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x6000017bafd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x6000017bb3c0_0;
    %assign/vec4 v0x6000017bb450_0, 0;
T_18.2 ;
    %load/vec4 v0x6000017baf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x6000017bac70_0;
    %assign/vec4 v0x6000017bad90_0, 0;
    %load/vec4 v0x6000017bad90_0;
    %assign/vec4 v0x6000017bad00_0, 0;
    %load/vec4 v0x6000017bae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x6000017bb0f0_0;
    %assign/vec4 v0x6000017bb210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x6000017bb180_0;
    %load/vec4 v0x6000017bb0f0_0;
    %add;
    %assign/vec4 v0x6000017bb210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x141e8db50;
T_19 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017bc870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017bca20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017bc360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017bc2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000017bc7e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000017bc5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x6000017bc990_0;
    %assign/vec4 v0x6000017bca20_0, 0;
T_19.2 ;
    %load/vec4 v0x6000017bc510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x6000017bc240_0;
    %assign/vec4 v0x6000017bc360_0, 0;
    %load/vec4 v0x6000017bc360_0;
    %assign/vec4 v0x6000017bc2d0_0, 0;
    %load/vec4 v0x6000017bc3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x6000017bc6c0_0;
    %assign/vec4 v0x6000017bc7e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x6000017bc750_0;
    %load/vec4 v0x6000017bc6c0_0;
    %add;
    %assign/vec4 v0x6000017bc7e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x141e88d40;
T_20 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017bddd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017bdf80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017bd8c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017bd830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000017bdd40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x6000017bdb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x6000017bdef0_0;
    %assign/vec4 v0x6000017bdf80_0, 0;
T_20.2 ;
    %load/vec4 v0x6000017bda70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x6000017bd7a0_0;
    %assign/vec4 v0x6000017bd8c0_0, 0;
    %load/vec4 v0x6000017bd8c0_0;
    %assign/vec4 v0x6000017bd830_0, 0;
    %load/vec4 v0x6000017bd950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x6000017bdc20_0;
    %assign/vec4 v0x6000017bdd40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x6000017bdcb0_0;
    %load/vec4 v0x6000017bdc20_0;
    %add;
    %assign/vec4 v0x6000017bdd40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x141e866f0;
T_21 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017bf330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017bf4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017bee20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017bed90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000017bf2a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x6000017bf060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x6000017bf450_0;
    %assign/vec4 v0x6000017bf4e0_0, 0;
T_21.2 ;
    %load/vec4 v0x6000017befd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x6000017bed00_0;
    %assign/vec4 v0x6000017bee20_0, 0;
    %load/vec4 v0x6000017bee20_0;
    %assign/vec4 v0x6000017bed90_0, 0;
    %load/vec4 v0x6000017beeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x6000017bf180_0;
    %assign/vec4 v0x6000017bf2a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x6000017bf210_0;
    %load/vec4 v0x6000017bf180_0;
    %add;
    %assign/vec4 v0x6000017bf2a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x141e840a0;
T_22 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017b0900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017b0ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017b03f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017b0360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000017b0870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x6000017b0630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x6000017b0a20_0;
    %assign/vec4 v0x6000017b0ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x6000017b05a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000017b02d0_0;
    %assign/vec4 v0x6000017b03f0_0, 0;
    %load/vec4 v0x6000017b03f0_0;
    %assign/vec4 v0x6000017b0360_0, 0;
    %load/vec4 v0x6000017b0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x6000017b0750_0;
    %assign/vec4 v0x6000017b0870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000017b07e0_0;
    %load/vec4 v0x6000017b0750_0;
    %add;
    %assign/vec4 v0x6000017b0870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x141e7cdb0;
T_23 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017b1e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017b2010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017b1950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017b18c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000017b1dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x6000017b1b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x6000017b1f80_0;
    %assign/vec4 v0x6000017b2010_0, 0;
T_23.2 ;
    %load/vec4 v0x6000017b1b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x6000017b1830_0;
    %assign/vec4 v0x6000017b1950_0, 0;
    %load/vec4 v0x6000017b1950_0;
    %assign/vec4 v0x6000017b18c0_0, 0;
    %load/vec4 v0x6000017b19e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x6000017b1cb0_0;
    %assign/vec4 v0x6000017b1dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x6000017b1d40_0;
    %load/vec4 v0x6000017b1cb0_0;
    %add;
    %assign/vec4 v0x6000017b1dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x141e96220;
T_24 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017ac5a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x6000017ac5a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000017ac5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017ac510, 0, 4;
    %load/vec4 v0x6000017ac5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017ac5a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x6000017b4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017b43f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017ac510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000017ac5a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x6000017ac5a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x6000017ac5a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017ac510, 4;
    %ix/getv/s 3, v0x6000017ac5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017ac510, 0, 4;
    %load/vec4 v0x6000017ac5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017ac5a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x141e91580;
T_25 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017ac6c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x6000017ac6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000017ac6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017ac630, 0, 4;
    %load/vec4 v0x6000017ac6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017ac6c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x6000017b4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017b43f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017ac630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000017ac6c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x6000017ac6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x6000017ac6c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017ac630, 4;
    %ix/getv/s 3, v0x6000017ac6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017ac630, 0, 4;
    %load/vec4 v0x6000017ac6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017ac6c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x141e8c8e0;
T_26 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017ac7e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x6000017ac7e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000017ac7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017ac750, 0, 4;
    %load/vec4 v0x6000017ac7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017ac7e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x6000017b4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017b43f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017ac750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000017ac7e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x6000017ac7e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x6000017ac7e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017ac750, 4;
    %ix/getv/s 3, v0x6000017ac7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017ac750, 0, 4;
    %load/vec4 v0x6000017ac7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017ac7e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x141e70c10;
T_27 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000017b4990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000017b4090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x6000017b4a20_0;
    %assign/vec4 v0x6000017b4990_0, 0;
    %load/vec4 v0x6000017b4120_0;
    %assign/vec4 v0x6000017b4090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x141e70c10;
T_28 ;
    %wait E_0x6000030d6300;
    %load/vec4 v0x6000017b4990_0;
    %store/vec4 v0x6000017b4a20_0, 0, 3;
    %load/vec4 v0x6000017b4090_0;
    %store/vec4 v0x6000017b4120_0, 0, 16;
    %load/vec4 v0x6000017b4990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x6000017b4900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x6000017b4bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x6000017b4a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000017b4120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x6000017b4bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000017b4a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000017b4120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x6000017b4090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000017b4120_0, 0, 16;
    %load/vec4 v0x6000017b3e70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000017b4090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000017b4a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000017b4120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x6000017b4090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000017b4120_0, 0, 16;
    %load/vec4 v0x6000017b42d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x6000017b4090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000017b4a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000017b4120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000017b4a20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x141ea0370;
T_29 ;
    %wait E_0x6000030e9580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %load/vec4 v0x6000017c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x6000017c9050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x141ea0370;
T_30 ;
    %wait E_0x6000030e9540;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000017c8990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x141ea04e0;
T_31 ;
    %wait E_0x6000030e9580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %load/vec4 v0x6000017c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x6000017c9050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x141ea04e0;
T_32 ;
    %wait E_0x6000030e9540;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000017c8990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x141ea0650;
T_33 ;
    %wait E_0x6000030e9580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %load/vec4 v0x6000017c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x6000017c9050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x141ea0650;
T_34 ;
    %wait E_0x6000030e9540;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000017c8990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x141ea07c0;
T_35 ;
    %wait E_0x6000030e9580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %load/vec4 v0x6000017c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x6000017c9050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x141ea07c0;
T_36 ;
    %wait E_0x6000030e9540;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000017c8990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x141ea0930;
T_37 ;
    %wait E_0x6000030e9580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %load/vec4 v0x6000017c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x6000017c9050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x141ea0930;
T_38 ;
    %wait E_0x6000030e9540;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000017c8990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x141ea0aa0;
T_39 ;
    %wait E_0x6000030e9580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %load/vec4 v0x6000017c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x6000017c9050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x141ea0aa0;
T_40 ;
    %wait E_0x6000030e9540;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000017c8990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x141ea0c10;
T_41 ;
    %wait E_0x6000030e9580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %load/vec4 v0x6000017c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x6000017c9050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x141ea0c10;
T_42 ;
    %wait E_0x6000030e9540;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000017c8990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x141ea0d80;
T_43 ;
    %wait E_0x6000030e9580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %load/vec4 v0x6000017c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x6000017c9050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x141ea0d80;
T_44 ;
    %wait E_0x6000030e9540;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000017c8990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x141ea0ef0;
T_45 ;
    %wait E_0x6000030e9580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %load/vec4 v0x6000017c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x6000017c9050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x141ea0ef0;
T_46 ;
    %wait E_0x6000030e9540;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000017c8990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x141ea1060;
T_47 ;
    %wait E_0x6000030e9580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %load/vec4 v0x6000017c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x6000017c9050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x141ea1060;
T_48 ;
    %wait E_0x6000030e9540;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000017c8990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x141ea11d0;
T_49 ;
    %wait E_0x6000030e9580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %load/vec4 v0x6000017c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x6000017c9050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x141ea11d0;
T_50 ;
    %wait E_0x6000030e9540;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000017c8990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x141ea1340;
T_51 ;
    %wait E_0x6000030e9580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %load/vec4 v0x6000017c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x6000017c9050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x141ea1340;
T_52 ;
    %wait E_0x6000030e9540;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000017c8990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x141ea14b0;
T_53 ;
    %wait E_0x6000030e9580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %load/vec4 v0x6000017c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x6000017c9050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x141ea14b0;
T_54 ;
    %wait E_0x6000030e9540;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000017c8990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x141ea1620;
T_55 ;
    %wait E_0x6000030e9580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %load/vec4 v0x6000017c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x6000017c9050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x141ea1620;
T_56 ;
    %wait E_0x6000030e9540;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000017c8990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x141ea1790;
T_57 ;
    %wait E_0x6000030e9580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %load/vec4 v0x6000017c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x6000017c9050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x141ea1790;
T_58 ;
    %wait E_0x6000030e9540;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000017c8990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x141ea1900;
T_59 ;
    %wait E_0x6000030e9580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %load/vec4 v0x6000017c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x6000017c9050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017c9290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x141ea1900;
T_60 ;
    %wait E_0x6000030e9540;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000017c8990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x141ea61d0;
T_61 ;
    %wait E_0x6000030e9480;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017c90e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x6000017c90e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x6000017c90e0_0;
    %load/vec4a v0x6000017c9170, 4;
    %ix/getv/s 4, v0x6000017c90e0_0;
    %store/vec4a v0x6000017c9560, 4, 0;
    %load/vec4 v0x6000017c90e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017c90e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000017c9c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x6000017c9c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017c90e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x6000017c90e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x6000017c9c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x6000017c9dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x6000017c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000017c90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017c9560, 4;
    %load/vec4 v0x6000017c9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000017c90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000017c9560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x6000017c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000017c90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017c9560, 4;
    %load/vec4 v0x6000017c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000017c90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017c9560, 4;
    %add;
    %load/vec4 v0x6000017c9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000017c90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000017c9560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x6000017c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000017c90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017c9560, 4;
    %load/vec4 v0x6000017c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000017c90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017c9560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x6000017c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000017c90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017c9560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x6000017c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000017c90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017c9560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x6000017c9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000017c90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000017c9560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x6000017c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000017c90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017c9560, 4;
    %load/vec4 v0x6000017c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000017c90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017c9560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x6000017c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000017c90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017c9560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x6000017c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000017c90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017c9560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x6000017c9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000017c90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000017c9560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000017c90e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017c90e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x6000017c9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017c9c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017c9560, 4;
    %store/vec4 v0x6000017c94d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x141ea61d0;
T_62 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017c95f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000017c9cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000017c8c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000017c8f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000017c8900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017c9b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017c98c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017c8ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017c9dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000017c9ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000017ca130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000017ca2e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000017c9050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000017c93b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000017c8e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017c9b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017c98c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017c8ea0_0, 0;
    %load/vec4 v0x6000017c9cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000017c9cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x6000017c8cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x6000017c8ab0_0;
    %assign/vec4 v0x6000017c8c60_0, 0;
    %load/vec4 v0x6000017c9d40_0;
    %assign/vec4 v0x6000017c9dd0_0, 0;
    %load/vec4 v0x6000017c9e60_0;
    %assign/vec4 v0x6000017c9ef0_0, 0;
    %load/vec4 v0x6000017ca010_0;
    %assign/vec4 v0x6000017ca130_0, 0;
    %load/vec4 v0x6000017ca1c0_0;
    %assign/vec4 v0x6000017ca2e0_0, 0;
    %load/vec4 v0x6000017c8fc0_0;
    %assign/vec4 v0x6000017c9050_0, 0;
    %load/vec4 v0x6000017c9320_0;
    %assign/vec4 v0x6000017c93b0_0, 0;
    %load/vec4 v0x6000017c8d80_0;
    %assign/vec4 v0x6000017c8e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000017c9cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x6000017c8e10_0;
    %assign/vec4 v0x6000017c8f30_0, 0;
    %load/vec4 v0x6000017c93b0_0;
    %assign/vec4 v0x6000017c8900_0, 0;
    %load/vec4 v0x6000017c9dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000017c9cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000017c98c0_0, 0;
    %load/vec4 v0x6000017c93b0_0;
    %assign/vec4 v0x6000017c9710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000017c9cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000017c9b90_0, 0;
    %load/vec4 v0x6000017c93b0_0;
    %assign/vec4 v0x6000017c9710_0, 0;
    %load/vec4 v0x6000017ca0a0_0;
    %assign/vec4 v0x6000017c9a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000017c9cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000017c9cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000017c9cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000017c9cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x6000017c8990_0;
    %load/vec4 v0x6000017c9ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017c9f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000017c9cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x6000017c9950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x6000017c9dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x6000017c9cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000017c9cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x6000017c97a0_0;
    %load/vec4 v0x6000017c9ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017c9f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000017c9cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000017c94d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000017c9ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017c9f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000017c9cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000017c8ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000017c9cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x141eacae0;
T_63 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017a8cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000017a9320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017a8b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000017a8bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000017a8360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000017a8c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000017a83f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000017a87e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000017a8ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000017a8630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000017a86c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000017a8900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000017a8990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000017a8480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000017a8e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000017a9170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017a9290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017a8fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001797450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001797060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001797570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001797180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001797720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001797330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001797cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001797de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017906c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001797b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017a8510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017a9290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017a8fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017a8510_0, 0;
    %load/vec4 v0x6000017a9320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000017a9320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x6000017a82d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x6000017a93b0_0;
    %assign/vec4 v0x6000017a8b40_0, 0;
    %load/vec4 v0x6000017a85a0_0;
    %assign/vec4 v0x6000017a8630_0, 0;
    %load/vec4 v0x6000017a8870_0;
    %assign/vec4 v0x6000017a8900_0, 0;
    %load/vec4 v0x6000017a8000_0;
    %assign/vec4 v0x6000017a8c60_0, 0;
    %load/vec4 v0x600001790630_0;
    %assign/vec4 v0x6000017a83f0_0, 0;
    %load/vec4 v0x6000017a8750_0;
    %assign/vec4 v0x6000017a87e0_0, 0;
    %load/vec4 v0x6000017a8a20_0;
    %assign/vec4 v0x6000017a8ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000017a9320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x6000017a8630_0;
    %assign/vec4 v0x6000017a86c0_0, 0;
    %load/vec4 v0x6000017a8900_0;
    %assign/vec4 v0x6000017a8990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000017a8bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000017a8360_0, 0;
    %load/vec4 v0x6000017a8b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000017a9320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000017a9320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000017a9320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x6000017a86c0_0;
    %assign/vec4 v0x600001797060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001797180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001797330_0, 0;
    %load/vec4 v0x600001797210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600001797330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001797330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001797b10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000017a9320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600001797ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600001797b10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600001797960_0;
    %assign/vec4 v0x6000017a8480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001797b10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000017a9320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x6000017a8990_0;
    %assign/vec4 v0x6000017a8e10_0, 0;
    %load/vec4 v0x6000017a8480_0;
    %assign/vec4 v0x6000017a9170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000017a9290_0, 0;
    %load/vec4 v0x6000017a9050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000017a9320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x6000017a8990_0;
    %assign/vec4 v0x6000017a8e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000017a8fc0_0, 0;
    %load/vec4 v0x6000017a9050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000017a9320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x6000017a9320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x6000017a8ea0_0;
    %assign/vec4 v0x6000017a8480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000017a9320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x6000017a86c0_0;
    %assign/vec4 v0x600001797450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001797570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001797720_0, 0;
    %load/vec4 v0x600001797600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600001797720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001797720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000017a9320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x6000017a8480_0;
    %assign/vec4 v0x600001797cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001797de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000017906c0_0, 0;
    %load/vec4 v0x600001797e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x6000017906c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017906c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001797de0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000017a9320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x6000017978d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000017a9320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x6000017a8360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000017a8360_0, 0;
    %load/vec4 v0x6000017a86c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000017a86c0_0, 0;
    %load/vec4 v0x6000017a8990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x6000017a8990_0, 0;
    %load/vec4 v0x6000017a83f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000017a8360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x6000017a9320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x6000017a8b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000017a9320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000017a9320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000017a9320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x6000017a8bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000017a8bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000017a8360_0, 0;
    %load/vec4 v0x6000017a8c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000017a8bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000017a9320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x6000017a8630_0;
    %load/vec4 v0x6000017a8bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000017a87e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000017a86c0_0, 0;
    %load/vec4 v0x6000017a8900_0;
    %load/vec4 v0x6000017a8bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x6000017a8ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x6000017a8990_0, 0;
    %load/vec4 v0x6000017a8b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000017a9320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000017a9320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000017a9320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000017a8510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000017a9320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x141e6e950;
T_64 ;
    %wait E_0x6000030e8880;
    %load/vec4 v0x6000017b50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x6000017b5050_0;
    %load/vec4 v0x6000017b4cf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017b4ea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x6000017b4fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x6000017b4cf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000017b4ea0, 4;
    %assign/vec4 v0x6000017b4f30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x141e6e950;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017b4e10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x6000017b4e10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000017b4e10_0;
    %store/vec4a v0x6000017b4ea0, 4, 0;
    %load/vec4 v0x6000017b4e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017b4e10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x141e6ec30;
T_66 ;
    %wait E_0x6000030e8880;
    %load/vec4 v0x6000017b55f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x6000017b5560_0;
    %load/vec4 v0x6000017b5200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017b53b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x6000017b54d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x6000017b5200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000017b53b0, 4;
    %assign/vec4 v0x6000017b5440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x141e6ec30;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017b5320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x6000017b5320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000017b5320_0;
    %store/vec4a v0x6000017b53b0, 4, 0;
    %load/vec4 v0x6000017b5320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017b5320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x141e6fa00;
T_68 ;
    %wait E_0x6000030e8880;
    %load/vec4 v0x6000017b5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x6000017b5a70_0;
    %load/vec4 v0x6000017b5710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017b58c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x6000017b59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x6000017b5710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000017b58c0, 4;
    %assign/vec4 v0x6000017b5950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x141e6fa00;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017b5830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x6000017b5830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000017b5830_0;
    %store/vec4a v0x6000017b58c0, 4, 0;
    %load/vec4 v0x6000017b5830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017b5830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x141e6fce0;
T_70 ;
    %wait E_0x6000030e8880;
    %load/vec4 v0x6000017b6010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x6000017b5f80_0;
    %load/vec4 v0x6000017b5c20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017b5dd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x6000017b5ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x6000017b5c20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000017b5dd0, 4;
    %assign/vec4 v0x6000017b5e60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x141e6fce0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017b5d40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x6000017b5d40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000017b5d40_0;
    %store/vec4a v0x6000017b5dd0, 4, 0;
    %load/vec4 v0x6000017b5d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017b5d40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x141eac110;
T_72 ;
    %wait E_0x6000030e8740;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017b62e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x6000017b62e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x6000017b7960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x6000017b66d0_0;
    %pad/u 32;
    %load/vec4 v0x6000017b62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4 v0x6000017b7c30_0, 4, 1;
    %load/vec4 v0x6000017b7450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x6000017b6520_0;
    %pad/u 32;
    %load/vec4 v0x6000017b62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4 v0x6000017b7b10_0, 4, 1;
    %load/vec4 v0x6000017b7720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x6000017b6640_0;
    %pad/u 32;
    %load/vec4 v0x6000017b62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4 v0x6000017b7ba0_0, 4, 1;
    %load/vec4 v0x6000017c81b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x6000017c8000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x6000017b6910_0;
    %pad/u 32;
    %load/vec4 v0x6000017b62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4 v0x6000017b7cc0_0, 4, 1;
    %load/vec4 v0x6000017b6f40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x6000017b6d90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x6000017b6400_0;
    %pad/u 32;
    %load/vec4 v0x6000017b62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4 v0x6000017b7a80_0, 4, 1;
    %load/vec4 v0x6000017b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017b62e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x141eac110;
T_73 ;
    %wait E_0x6000030e8700;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017b62e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x6000017b62e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x6000017b7c30_0;
    %load/vec4 v0x6000017b62e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4 v0x6000017b7180_0, 4, 1;
    %load/vec4 v0x6000017b7b10_0;
    %load/vec4 v0x6000017b62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x6000017b7c30_0;
    %load/vec4 v0x6000017b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4 v0x6000017b7060_0, 4, 1;
    %load/vec4 v0x6000017b7ba0_0;
    %load/vec4 v0x6000017b62e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x6000017b7c30_0;
    %load/vec4 v0x6000017b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x6000017b7b10_0;
    %load/vec4 v0x6000017b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4 v0x6000017b70f0_0, 4, 1;
    %load/vec4 v0x6000017b7cc0_0;
    %load/vec4 v0x6000017b62e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x6000017b7c30_0;
    %load/vec4 v0x6000017b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x6000017b7b10_0;
    %load/vec4 v0x6000017b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x6000017b7ba0_0;
    %load/vec4 v0x6000017b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4 v0x6000017b7210_0, 4, 1;
    %load/vec4 v0x6000017b7a80_0;
    %load/vec4 v0x6000017b62e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x6000017b7c30_0;
    %load/vec4 v0x6000017b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x6000017b7b10_0;
    %load/vec4 v0x6000017b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x6000017b7ba0_0;
    %load/vec4 v0x6000017b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x6000017b7cc0_0;
    %load/vec4 v0x6000017b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4 v0x6000017b6fd0_0, 4, 1;
    %load/vec4 v0x6000017b7180_0;
    %load/vec4 v0x6000017b62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x6000017c83f0_0;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4a v0x6000017b6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4a v0x6000017b6a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4 v0x6000017b6ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4 v0x6000017b6880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x6000017b7060_0;
    %load/vec4 v0x6000017b62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x6000017c82d0_0;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4a v0x6000017b6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4a v0x6000017b6a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4 v0x6000017b6ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4 v0x6000017b6880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x6000017b70f0_0;
    %load/vec4 v0x6000017b62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x6000017c8360_0;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4a v0x6000017b6370, 4, 0;
    %load/vec4 v0x6000017b7690_0;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4a v0x6000017b6a30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4 v0x6000017b6ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4 v0x6000017b6880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x6000017b7210_0;
    %load/vec4 v0x6000017b62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x6000017c8480_0;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4a v0x6000017b6370, 4, 0;
    %load/vec4 v0x6000017c8120_0;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4a v0x6000017b6a30, 4, 0;
    %load/vec4 v0x6000017c81b0_0;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4 v0x6000017b6ac0_0, 4, 1;
    %load/vec4 v0x6000017c8000_0;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4 v0x6000017b6880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x6000017b6fd0_0;
    %load/vec4 v0x6000017b62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x6000017c8240_0;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4a v0x6000017b6370, 4, 0;
    %load/vec4 v0x6000017b6eb0_0;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4a v0x6000017b6a30, 4, 0;
    %load/vec4 v0x6000017b6f40_0;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4 v0x6000017b6ac0_0, 4, 1;
    %load/vec4 v0x6000017b6d90_0;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4 v0x6000017b6880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4a v0x6000017b6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4a v0x6000017b6a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4 v0x6000017b6ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000017b62e0_0;
    %store/vec4 v0x6000017b6880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x6000017b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017b62e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x141eac110;
T_74 ;
    %wait E_0x6000030e8880;
    %load/vec4 v0x6000017b66d0_0;
    %assign/vec4 v0x6000017b6760_0, 0;
    %load/vec4 v0x6000017b6520_0;
    %assign/vec4 v0x6000017b65b0_0, 0;
    %load/vec4 v0x6000017b6910_0;
    %assign/vec4 v0x6000017b69a0_0, 0;
    %load/vec4 v0x6000017b6400_0;
    %assign/vec4 v0x6000017b6490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x141eac110;
T_75 ;
    %wait E_0x6000030e8680;
    %load/vec4 v0x6000017b6760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000017b67f0, 4;
    %store/vec4 v0x6000017b78d0_0, 0, 256;
    %load/vec4 v0x6000017b65b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000017b67f0, 4;
    %store/vec4 v0x6000017b73c0_0, 0, 256;
    %load/vec4 v0x6000017b69a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000017b67f0, 4;
    %store/vec4 v0x6000017b7f00_0, 0, 256;
    %load/vec4 v0x6000017b6490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000017b67f0, 4;
    %store/vec4 v0x6000017b6d00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x141e9fc60;
T_76 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017ce010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000017cc360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017cc3f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x6000017cc6c0_0;
    %assign/vec4 v0x6000017cc3f0_0, 0;
    %load/vec4 v0x6000017cc6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x6000017cc5a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000017cc2d0, 4;
    %assign/vec4 v0x6000017cc360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x141e9fc60;
T_77 ;
    %wait E_0x6000030e8880;
    %load/vec4 v0x6000017cdd40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x6000017cdcb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x6000017cdc20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x6000017cdb90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x6000017cdb00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017cc2d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x141e9fc60;
T_78 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017ce010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017cebe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000017ceb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017cb0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017cb180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017cd680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000017cb060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x6000017cd710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000017cebe0_0, 0;
    %load/vec4 v0x6000017cce10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x6000017ceb50_0, 0;
    %load/vec4 v0x6000017cd710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000017cb0f0_0, 0;
    %load/vec4 v0x6000017cb0f0_0;
    %assign/vec4 v0x6000017cb180_0, 0;
    %load/vec4 v0x6000017cd5f0_0;
    %assign/vec4 v0x6000017cd680_0, 0;
    %load/vec4 v0x6000017ccab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000017cb060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x141e9fc60;
T_79 ;
    %wait E_0x6000030d5a00;
    %load/vec4 v0x6000017ce010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000017cd710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000017ccea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000017cd3b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000017cce10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017cd5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000017cd440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017ccf30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017cd5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017ccf30_0, 0;
    %load/vec4 v0x6000017ce370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x6000017cd200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x6000017cd710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x6000017cd710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x6000017cd3b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000017cd3b0_0, 0;
T_79.2 ;
    %load/vec4 v0x6000017cd710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000017cd440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000017cd3b0_0, 0;
    %load/vec4 v0x6000017cc870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017cd440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000017cce10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000017cd710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x6000017cd9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x6000017cce10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000017cce10_0, 0;
    %load/vec4 v0x6000017cce10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000017cd5f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000017ccea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000017cd710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x6000017ccbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x6000017ccea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000017ccea0_0, 0;
T_79.19 ;
    %load/vec4 v0x6000017ce250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000017cd710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x6000017cd3b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000017cd710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000017ccf30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000017cd710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x141eae400;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017cf720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017cfe70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017c0240_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000017c02d0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017cf840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017cff00_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000017cf9f0_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000017cf960_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017cfba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017cfa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000017cfd50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000017cefd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000017ced90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000017cf600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017cf210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017cf450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017cf330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000017cf180_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000017cf2a0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x141eae400;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x6000017cf720_0;
    %inv;
    %store/vec4 v0x6000017cf720_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x141eae400;
T_82 ;
    %vpi_call/w 3 98 "$display", "\000" {0 0 0};
    %vpi_call/w 3 99 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 100 "$display", "\342\225\221        Large Tiled GEMM Test: C[8\303\2278] = A[8\303\2278] \303\227 B[8\303\2278]       \342\225\221" {0 0 0};
    %vpi_call/w 3 101 "$display", "\342\225\221        Demonstrates K-accumulation for larger matrices       \342\225\221" {0 0 0};
    %vpi_call/w 3 102 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 103 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017cf7b0_0, 0, 32;
    %vpi_call/w 3 110 "$display", "[TEST 1] 4\303\2274 baseline: A \303\227 I = A" {0 0 0};
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017b4ea0, 4, 0;
    %pushi/vec4 33686018, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017b53b0, 4, 0;
    %pushi/vec4 50529027, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017b58c0, 4, 0;
    %pushi/vec4 67372036, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017b5dd0, 4, 0;
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017b4ea0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017b53b0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017b58c0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017b5dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017cf8d0_0, 0, 32;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147491840, 0, 52;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 0, 0, 3;
    %ix/getv/s 4, v0x6000017cf8d0_0;
    %store/vec4a v0x6000017cc2d0, 4, 0;
    %load/vec4 v0x6000017cf8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017cf8d0_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000017cf8d0_0;
    %store/vec4a v0x6000017cc2d0, 4, 0;
    %load/vec4 v0x6000017cf8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017cf8d0_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x6000017cf8d0_0;
    %store/vec4a v0x6000017cc2d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017cfe70_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000017cfe70_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x6000030d5040;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000017c0240_0, 0, 1;
    %wait E_0x6000030e8880;
    %wait E_0x6000030e8880;
    %wait E_0x6000030d5040;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017c0240_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017cf8d0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x6000017cf8d0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x6000030e8880;
    %load/vec4 v0x6000017c0120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x6000017cf8d0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x6000017cf8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017cf8d0_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %delay 50000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017b4ea0, 4;
    %parti/s 32, 0, 2;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_82.6, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017b4ea0, 4;
    %parti/s 32, 32, 7;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.4, 8;
    %vpi_call/w 3 145 "$display", "  PASS: Row 0 correct" {0 0 0};
    %jmp T_82.5;
T_82.4 ;
    %vpi_call/w 3 147 "$display", "  FAIL: Row 0 = %h", &APV<v0x6000017b4ea0, 8, 0, 128> {0 0 0};
    %load/vec4 v0x6000017cf7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017cf7b0_0, 0, 32;
T_82.5 ;
    %vpi_call/w 3 155 "$display", "\000" {0 0 0};
    %vpi_call/w 3 156 "$display", "[TEST 2] K-accumulation: C = A0\303\227B0 + A1\303\227B1" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017cfe70_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000017cfe70_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017b4ea0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017b53b0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017b58c0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017b5dd0, 4, 0;
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017b4ea0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017b53b0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017b58c0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017b5dd0, 4, 0;
    %pushi/vec4 33686018, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017b4ea0, 4, 0;
    %pushi/vec4 33686018, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017b53b0, 4, 0;
    %pushi/vec4 33686018, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017b58c0, 4, 0;
    %pushi/vec4 33686018, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017b5dd0, 4, 0;
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017b4ea0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017b53b0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017b58c0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017b5dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017cf8d0_0, 0, 32;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147491840, 0, 52;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 0, 0, 3;
    %ix/getv/s 4, v0x6000017cf8d0_0;
    %store/vec4a v0x6000017cc2d0, 4, 0;
    %load/vec4 v0x6000017cf8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017cf8d0_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000017cf8d0_0;
    %store/vec4a v0x6000017cc2d0, 4, 0;
    %load/vec4 v0x6000017cf8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017cf8d0_0, 0, 32;
    %pushi/vec4 2155878400, 0, 39;
    %concati/vec4 2147524608, 0, 34;
    %concati/vec4 2147516416, 0, 36;
    %concati/vec4 262144, 0, 19;
    %ix/getv/s 4, v0x6000017cf8d0_0;
    %store/vec4a v0x6000017cc2d0, 4, 0;
    %load/vec4 v0x6000017cf8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017cf8d0_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000017cf8d0_0;
    %store/vec4a v0x6000017cc2d0, 4, 0;
    %load/vec4 v0x6000017cf8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017cf8d0_0, 0, 32;
    %pushi/vec4 2348810240, 0, 38;
    %concati/vec4 2147483649, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x6000017cf8d0_0;
    %store/vec4a v0x6000017cc2d0, 4, 0;
    %load/vec4 v0x6000017cf8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017cf8d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000017cf8d0_0;
    %store/vec4a v0x6000017cc2d0, 4, 0;
    %load/vec4 v0x6000017cf8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017cf8d0_0, 0, 32;
    %pushi/vec4 2348941312, 0, 38;
    %concati/vec4 3221225473, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x6000017cf8d0_0;
    %store/vec4a v0x6000017cc2d0, 4, 0;
    %load/vec4 v0x6000017cf8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017cf8d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000017cf8d0_0;
    %store/vec4a v0x6000017cc2d0, 4, 0;
    %load/vec4 v0x6000017cf8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017cf8d0_0, 0, 32;
    %pushi/vec4 2151678080, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000017cf8d0_0;
    %store/vec4a v0x6000017cc2d0, 4, 0;
    %load/vec4 v0x6000017cf8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017cf8d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000017cf8d0_0;
    %store/vec4a v0x6000017cc2d0, 4, 0;
    %load/vec4 v0x6000017cf8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017cf8d0_0, 0, 32;
    %pushi/vec4 2353004544, 0, 38;
    %concati/vec4 2147483648, 0, 38;
    %concati/vec4 2147483648, 0, 33;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000017cf8d0_0;
    %store/vec4a v0x6000017cc2d0, 4, 0;
    %load/vec4 v0x6000017cf8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017cf8d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000017cf8d0_0;
    %store/vec4a v0x6000017cc2d0, 4, 0;
    %load/vec4 v0x6000017cf8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017cf8d0_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x6000017cf8d0_0;
    %store/vec4a v0x6000017cc2d0, 4, 0;
    %wait E_0x6000030d5040;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000017c0240_0, 0, 1;
    %wait E_0x6000030e8880;
    %wait E_0x6000030e8880;
    %wait E_0x6000030d5040;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017c0240_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017cf8d0_0, 0, 32;
T_82.7 ;
    %load/vec4 v0x6000017cf8d0_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_82.8, 5;
    %wait E_0x6000030e8880;
    %load/vec4 v0x6000017c0120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.9, 8;
    %vpi_call/w 3 210 "$display", "  Completed in %0d cycles", v0x6000017cf8d0_0 {0 0 0};
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x6000017cf8d0_0, 0, 32;
T_82.9 ;
    %load/vec4 v0x6000017cf8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017cf8d0_0, 0, 32;
    %jmp T_82.7;
T_82.8 ;
    %delay 50000, 0;
    %vpi_call/w 3 218 "$display", "  C0[0] (A0\303\227B0): %h", &APV<v0x6000017b4ea0, 8, 0, 128> {0 0 0};
    %vpi_call/w 3 219 "$display", "  C1[0] (A1\303\227B1): %h", &APV<v0x6000017b4ea0, 12, 0, 128> {0 0 0};
    %vpi_call/w 3 220 "$display", "  C[0] (C0+C1):  %h", &APV<v0x6000017b4ea0, 32, 0, 128> {0 0 0};
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017b4ea0, 4;
    %parti/s 32, 0, 2;
    %cmpi/e 3, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_82.15, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017b4ea0, 4;
    %parti/s 32, 32, 7;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.15;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_82.14, 10;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017b4ea0, 4;
    %parti/s 32, 64, 8;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_82.13, 9;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017b4ea0, 4;
    %parti/s 32, 96, 8;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.11, 8;
    %vpi_call/w 3 227 "$display", "  PASS: K-accumulation correct: [3,3,3,3]" {0 0 0};
    %jmp T_82.12;
T_82.11 ;
    %vpi_call/w 3 229 "$display", "  FAIL: Expected [3,3,3,3]" {0 0 0};
    %load/vec4 v0x6000017cf7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017cf7b0_0, 0, 32;
T_82.12 ;
    %vpi_call/w 3 236 "$display", "\000" {0 0 0};
    %vpi_call/w 3 237 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 238 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 239 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x6000017cf7b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.16, 4;
    %vpi_call/w 3 241 "$display", "\342\225\221   PASSED: Large Tiled GEMM with K-accumulation             \342\225\221" {0 0 0};
    %vpi_call/w 3 242 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 243 "$display", ">>> TILED GEMM TEST PASSED! <<<" {0 0 0};
    %jmp T_82.17;
T_82.16 ;
    %vpi_call/w 3 245 "$display", "\342\225\221   FAILED: %0d errors                                         \342\225\221", v0x6000017cf7b0_0 {0 0 0};
    %vpi_call/w 3 246 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 247 "$display", ">>> TILED GEMM TEST FAILED <<<" {0 0 0};
T_82.17 ;
    %delay 100000, 0;
    %vpi_call/w 3 251 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x141eae400;
T_83 ;
    %delay 500000000, 0;
    %vpi_call/w 3 256 "$display", "GLOBAL TIMEOUT!" {0 0 0};
    %vpi_call/w 3 257 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_tiled_gemm.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
