

================================================================
== Vitis HLS Report for 'activation_bckwd'
================================================================
* Date:           Tue Feb 22 16:33:01 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        activation_bckwd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|        ?|  30.000 ns|         ?|    4|    ?|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1           |        2|        ?|         3|          1|          1|    1 ~ ?|       yes|
        |- Loop 2           |        2|      128|         3|          1|          1|  1 ~ 127|       yes|
        |- VITIS_LOOP_46_2  |        5|        ?|         4|          3|          1|    1 ~ ?|       yes|
        |- VITIS_LOOP_31_1  |        8|        ?|         7|          3|          1|    1 ~ ?|       yes|
        |- Loop 5           |        2|      128|         3|          1|          1|  1 ~ 127|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    808|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|     834|   1132|    -|
|Memory           |        4|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    642|    -|
|Register         |        -|    -|    1154|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        6|    0|    1988|   2582|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |            Instance            |            Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |CTRL_s_axi_U                    |CTRL_s_axi                   |        0|   0|  322|  552|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U2  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|    0|    0|    0|
    |gmem_m_axi_U                    |gmem_m_axi                   |        2|   0|  512|  580|    0|
    +--------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |Total                           |                             |        2|   0|  834| 1132|    0|
    +--------------------------------+-----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+-------+---------+---+----+-----+------+-----+------+-------------+
    | Memory | Module| BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-------+---------+---+----+-----+------+-----+------+-------------+
    |dx_t_U  |dx_t   |        2|  0|   0|    0|   100|   32|     1|         3200|
    |x_t_U   |x_t    |        1|  0|   0|    0|   100|   32|     1|         3200|
    |dy_t_U  |x_t    |        1|  0|   0|    0|   100|   32|     1|         3200|
    +--------+-------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |       |        4|  0|   0|    0|   300|   96|     3|         9600|
    +--------+-------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln31_1_fu_743_p2               |         +|   0|  0|  14|           7|           2|
    |add_ln31_2_fu_764_p2               |         +|   0|  0|  14|           7|           2|
    |add_ln31_3_fu_843_p2               |         +|   0|  0|  14|           7|           3|
    |add_ln31_4_fu_864_p2               |         +|   0|  0|  14|           7|           3|
    |add_ln31_fu_722_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln46_1_fu_641_p2               |         +|   0|  0|  14|           7|           2|
    |add_ln46_2_fu_661_p2               |         +|   0|  0|  14|           7|           2|
    |add_ln46_3_fu_681_p2               |         +|   0|  0|  14|           7|           3|
    |add_ln46_4_fu_701_p2               |         +|   0|  0|  14|           7|           3|
    |add_ln46_fu_621_p2                 |         +|   0|  0|  14|           7|           1|
    |empty_22_fu_523_p2                 |         +|   0|  0|  14|           7|           1|
    |empty_25_fu_567_p2                 |         +|   0|  0|  14|           7|           1|
    |empty_31_fu_1062_p2                |         +|   0|  0|  14|           7|           1|
    |and_ln33_1_fu_891_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln33_2_fu_966_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln33_3_fu_983_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln33_4_fu_1029_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln33_fu_874_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state20_pp1_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state35_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state38_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state43                   |       and|   0|  0|   2|           1|           1|
    |cmp41_fu_596_p2                    |      icmp|   0|  0|  18|          32|           1|
    |exitcond308_fu_577_p2              |      icmp|   0|  0|  18|          32|          32|
    |exitcond319_fu_533_p2              |      icmp|   0|  0|  18|          32|          32|
    |exitcond4_fu_1072_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln24_fu_497_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln28_fu_591_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln31_1_fu_738_p2              |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln31_2_fu_759_p2              |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln31_3_fu_780_p2              |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln31_4_fu_859_p2              |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln31_fu_711_p2                |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln33_1_fu_808_p2              |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln33_2_fu_831_p2              |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln33_3_fu_837_p2              |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln33_4_fu_921_p2              |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln33_5_fu_927_p2              |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln33_6_fu_950_p2              |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln33_7_fu_956_p2              |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln33_8_fu_1013_p2             |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln33_9_fu_1019_p2             |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln33_fu_802_p2                |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln46_1_fu_636_p2              |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln46_2_fu_656_p2              |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln46_3_fu_676_p2              |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln46_4_fu_696_p2              |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln46_fu_611_p2                |      icmp|   0|  0|  17|          31|          31|
    |ap_predicate_tran25to27_state25    |        or|   0|  0|   2|           1|           1|
    |ap_predicate_tran33to35_state30    |        or|   0|  0|   2|           1|           1|
    |or_ln33_1_fu_887_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln33_2_fu_962_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln33_3_fu_979_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln33_4_fu_1025_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln33_fu_870_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln33_1_fu_897_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln33_2_fu_972_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln33_3_fu_989_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln33_4_fu_1035_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln33_fu_880_p3              |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 808|         786|         643|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  147|         33|    1|         33|
    |ap_enable_reg_pp0_iter1                |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                |   14|          3|    1|          3|
    |ap_enable_reg_pp3_iter1                |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                |   14|          3|    1|          3|
    |ap_enable_reg_pp4_iter1                |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2                |    9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_468_p4           |    9|          2|    7|         14|
    |ap_phi_mux_i_1_0_phi_fu_456_p4         |    9|          2|    7|         14|
    |ap_phi_mux_loop_index14_phi_fu_444_p4  |    9|          2|    7|         14|
    |ap_phi_mux_loop_index20_phi_fu_432_p4  |    9|          2|    7|         14|
    |dx_t_address0                          |   37|          7|    7|         49|
    |dx_t_address1                          |   31|          6|    7|         42|
    |dx_t_d0                                |   25|          5|   32|        160|
    |dx_t_d1                                |   31|          6|   32|        192|
    |dy_t_address0                          |   42|          8|    7|         56|
    |dy_t_address1                          |   25|          5|    7|         35|
    |gmem_ARADDR                            |   14|          3|   64|        192|
    |gmem_blk_n_AR                          |    9|          2|    1|          2|
    |gmem_blk_n_AW                          |    9|          2|    1|          2|
    |gmem_blk_n_B                           |    9|          2|    1|          2|
    |gmem_blk_n_R                           |    9|          2|    1|          2|
    |gmem_blk_n_W                           |    9|          2|    1|          2|
    |grp_fu_487_p0                          |   20|          4|   32|        128|
    |grp_fu_492_p0                          |   14|          3|   32|         96|
    |i_0_reg_464                            |    9|          2|    7|         14|
    |i_1_0_reg_452                          |    9|          2|    7|         14|
    |loop_index14_reg_440                   |    9|          2|    7|         14|
    |loop_index20_reg_428                   |    9|          2|    7|         14|
    |loop_index_reg_476                     |    9|          2|    7|         14|
    |x_t_address0                           |   25|          5|    7|         35|
    |x_t_address1                           |   14|          3|    7|         21|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  642|        136|  312|       1195|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln31_4_reg_1418                 |   7|   0|    7|          0|
    |add_ln46_4_reg_1254                 |   7|   0|    7|          0|
    |ap_CS_fsm                           |  32|   0|   32|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2             |   1|   0|    1|          0|
    |dimension_read_reg_1091             |  32|   0|   32|          0|
    |dx_read_reg_1104                    |  64|   0|   64|          0|
    |dx_t_load_reg_1509                  |  32|   0|   32|          0|
    |dy_t_load_5_reg_1303                |  32|   0|   32|          0|
    |dy_t_load_6_reg_1314                |  32|   0|   32|          0|
    |dy_t_load_7_reg_1383                |  32|   0|   32|          0|
    |dy_t_load_8_reg_1394                |  32|   0|   32|          0|
    |dy_t_load_9_reg_1459                |  32|   0|   32|          0|
    |empty_22_reg_1124                   |   7|   0|    7|          0|
    |empty_25_reg_1144                   |   7|   0|    7|          0|
    |exitcond308_reg_1149                |   1|   0|    1|          0|
    |exitcond308_reg_1149_pp1_iter1_reg  |   1|   0|    1|          0|
    |exitcond319_reg_1129                |   1|   0|    1|          0|
    |exitcond319_reg_1129_pp0_iter1_reg  |   1|   0|    1|          0|
    |exitcond4_reg_1500                  |   1|   0|    1|          0|
    |exitcond4_reg_1500_pp4_iter1_reg    |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_1153           |  32|   0|   32|          0|
    |gmem_addr_read_reg_1133             |  32|   0|   32|          0|
    |gmem_addr_reg_1118                  |  64|   0|   64|          0|
    |i_0_cast7_reg_1263                  |   7|   0|   64|         57|
    |i_0_cast7_reg_1263_pp3_iter1_reg    |   7|   0|   64|         57|
    |i_0_reg_464                         |   7|   0|    7|          0|
    |i_1_0_cast8_reg_1188                |   7|   0|   64|         57|
    |i_1_0_reg_452                       |   7|   0|    7|          0|
    |icmp_ln24_reg_1114                  |   1|   0|    1|          0|
    |icmp_ln31_1_reg_1283                |   1|   0|    1|          0|
    |icmp_ln31_1_reg_1283_pp3_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln31_2_reg_1324                |   1|   0|    1|          0|
    |icmp_ln31_2_reg_1324_pp3_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln31_3_reg_1343                |   1|   0|    1|          0|
    |icmp_ln31_3_reg_1343_pp3_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln31_4_reg_1404                |   1|   0|    1|          0|
    |icmp_ln31_4_reg_1404_pp3_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln31_reg_1259                  |   1|   0|    1|          0|
    |icmp_ln31_reg_1259_pp3_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln33_1_reg_1362                |   1|   0|    1|          0|
    |icmp_ln33_2_reg_1367                |   1|   0|    1|          0|
    |icmp_ln33_3_reg_1372                |   1|   0|    1|          0|
    |icmp_ln33_4_reg_1433                |   1|   0|    1|          0|
    |icmp_ln33_5_reg_1438                |   1|   0|    1|          0|
    |icmp_ln33_6_reg_1443                |   1|   0|    1|          0|
    |icmp_ln33_7_reg_1448                |   1|   0|    1|          0|
    |icmp_ln33_8_reg_1474                |   1|   0|    1|          0|
    |icmp_ln33_9_reg_1479                |   1|   0|    1|          0|
    |icmp_ln33_reg_1357                  |   1|   0|    1|          0|
    |icmp_ln46_1_reg_1203                |   1|   0|    1|          0|
    |icmp_ln46_2_reg_1217                |   1|   0|    1|          0|
    |icmp_ln46_3_reg_1231                |   1|   0|    1|          0|
    |icmp_ln46_4_reg_1245                |   1|   0|    1|          0|
    |icmp_ln46_reg_1184                  |   1|   0|    1|          0|
    |loop_index14_reg_440                |   7|   0|    7|          0|
    |loop_index14_reg_440_pp1_iter1_reg  |   7|   0|    7|          0|
    |loop_index20_reg_428                |   7|   0|    7|          0|
    |loop_index20_reg_428_pp0_iter1_reg  |   7|   0|    7|          0|
    |loop_index_reg_476                  |   7|   0|    7|          0|
    |select_ln33_1_reg_1428              |  32|   0|   32|          0|
    |select_ln33_2_reg_1464              |  32|   0|   32|          0|
    |select_ln33_3_reg_1469              |  32|   0|   32|          0|
    |select_ln33_4_reg_1484              |  32|   0|   32|          0|
    |select_ln33_reg_1423                |  32|   0|   32|          0|
    |trunc_ln31_reg_1175                 |  31|   0|   31|          0|
    |trunc_ln46_reg_1166                 |  31|   0|   31|          0|
    |type_read_reg_1086                  |  32|   0|   32|          0|
    |x_read_reg_1109                     |  64|   0|   64|          0|
    |x_t_load_1_reg_1308                 |  32|   0|   32|          0|
    |x_t_load_2_reg_1377                 |  32|   0|   32|          0|
    |x_t_load_3_reg_1388                 |  32|   0|   32|          0|
    |x_t_load_4_reg_1453                 |  32|   0|   32|          0|
    |x_t_load_reg_1297                   |  32|   0|   32|          0|
    |zext_ln31_2_reg_1319                |   7|   0|   64|         57|
    |zext_ln31_2_reg_1319_pp3_iter1_reg  |   7|   0|   64|         57|
    |zext_ln31_4_reg_1338                |   7|   0|   64|         57|
    |zext_ln31_4_reg_1338_pp3_iter1_reg  |   7|   0|   64|         57|
    |zext_ln31_6_reg_1399                |   7|   0|   64|         57|
    |zext_ln31_6_reg_1399_pp3_iter1_reg  |   7|   0|   64|         57|
    |zext_ln31_reg_1278                  |   7|   0|   64|         57|
    |zext_ln31_reg_1278_pp3_iter1_reg    |   7|   0|   64|         57|
    |zext_ln46_2_reg_1212                |   7|   0|   64|         57|
    |zext_ln46_4_reg_1226                |   7|   0|   64|         57|
    |zext_ln46_6_reg_1240                |   7|   0|   64|         57|
    |zext_ln46_reg_1198                  |   7|   0|   64|         57|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1154|   0| 2009|        855|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------+-----+-----+------------+------------------+--------------+
|s_axi_CTRL_AWVALID   |   in|    1|       s_axi|              CTRL|        scalar|
|s_axi_CTRL_AWREADY   |  out|    1|       s_axi|              CTRL|        scalar|
|s_axi_CTRL_AWADDR    |   in|    7|       s_axi|              CTRL|        scalar|
|s_axi_CTRL_WVALID    |   in|    1|       s_axi|              CTRL|        scalar|
|s_axi_CTRL_WREADY    |  out|    1|       s_axi|              CTRL|        scalar|
|s_axi_CTRL_WDATA     |   in|   32|       s_axi|              CTRL|        scalar|
|s_axi_CTRL_WSTRB     |   in|    4|       s_axi|              CTRL|        scalar|
|s_axi_CTRL_ARVALID   |   in|    1|       s_axi|              CTRL|        scalar|
|s_axi_CTRL_ARREADY   |  out|    1|       s_axi|              CTRL|        scalar|
|s_axi_CTRL_ARADDR    |   in|    7|       s_axi|              CTRL|        scalar|
|s_axi_CTRL_RVALID    |  out|    1|       s_axi|              CTRL|        scalar|
|s_axi_CTRL_RREADY    |   in|    1|       s_axi|              CTRL|        scalar|
|s_axi_CTRL_RDATA     |  out|   32|       s_axi|              CTRL|        scalar|
|s_axi_CTRL_RRESP     |  out|    2|       s_axi|              CTRL|        scalar|
|s_axi_CTRL_BVALID    |  out|    1|       s_axi|              CTRL|        scalar|
|s_axi_CTRL_BREADY    |   in|    1|       s_axi|              CTRL|        scalar|
|s_axi_CTRL_BRESP     |  out|    2|       s_axi|              CTRL|        scalar|
|ap_clk               |   in|    1|  ap_ctrl_hs|  activation_bckwd|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|  activation_bckwd|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|  activation_bckwd|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|    8|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|    8|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|              gmem|       pointer|
+---------------------+-----+-----+------------+------------------+--------------+

