timestamp=1723652476455

[~A]
LastVerilogToplevel=UART_TB
ModifyID=1
Version=74
design.sv_testbench.sv=0*1065*3384

[~MFT]
0=6|0work.mgf|3384|0
1=4|1work.mgf|6172|0
3=8|3work.mgf|9282|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2023.04.112 (Linux64)|00000019789cd32dc9cc4d2d4e4ecc495530cc2bd6076205dde232a36c4b0071ae0864|c73a565f2ade592f8ac1c68f484c92161a4075dd3bcea464ed05a64dcb864bc1

[UART_RX]
A/UART_RX=22|../design.sv|14|1*390
BinL64/UART_RX=3*174
R=../design.sv|14
SLP=3*2926
Version=2023.04.112 (Linux64)|00000019789cd32dc9cc4d2d4e4ecc495530cc2bd6076205dde232a36c4b0071ae0864|a2ddf38b373109ffb3b8fbcd8222d19b26527262ddaa47cb266f3a3c4d9b973a8c55349a0ca6d5f1fa9ec62164b77d7e

[UART_TB]
A/UART_TB=22|../testbench.sv|6|1*6172
BinL64/UART_TB=3*7810
R=../testbench.sv|6
SLP=3*9282
Version=2023.04.112 (Linux64)|00000019789cd32dc9cc4d2d4e4ecc495530cc2bd6076205dde232a36c4b0071ae0864|216714f4f8f6a6d6257f42e7aa04a44326527262ddaa47cb266f3a3c4d9b973a25676d3e58c9400e849edf605f8e8ce3

[UART_TX]
A/UART_TX=22|../UART_TX.v|2|1*3158
BinL64/UART_TX=3*4033
R=../UART_TX.v|2
SLP=3*6677
Version=2023.04.112 (Linux64)|00000019789cd32dc9cc4d2d4e4ecc495530cc2bd6076205dde232a36c4b0071ae0864|09c75040ba3874f311c1ed35ce4e23f626527262ddaa47cb266f3a3c4d9b973a8c55349a0ca6d5f1fa9ec62164b77d7e

[~U]
$root=12|0*0|
UART_RX=12|0*182|
UART_TB=12|0*828||0x10
UART_TX=12|0*495|
