CORE buechi
../../verilog/SVA/disable_iff1.sv
--buechi --module main --bdd --numbered-trace
^\[main\.p0\] always \(disable iff \(main.counter == 0\) main\.counter != 0\): PROVED$
^\[main\.p1\] always \(disable iff \(1\) 0\): PROVED$
^\[main\.p2\] always \(disable iff \(main\.counter == 1\) main\.counter == 0\): REFUTED$
^Counterexample with 3 states:$
^EXIT=10$
^SIGNAL=0$
--
^warning: ignoring
--
The trace is missing.
