##### 3.1.4.3 Offset Ch: INTMS ‚Äì Interrupt Mask Set

> **Section ID**: 3.1.4.3 | **Page**: 81-82

This property is used to mask interrupts when using pin-based interrupts, single message MSI, or multiple
message MSI. When using MSI-X, the interrupt mask table defined as part of MSI-X should be used to
mask interrupts. A host shall not access this property when configured for MSI-X; any accesses when
configured for MSI-X is undefined. For interrupt behavior requirements, refer to the Interrupts section of the
NVMe over PCIe Transport Specification.


---
### üñºÔ∏è Figures (1)

#### Figure 1: Figure 39: Offset Ch: INTMS ‚Äì Interrupt Mask Set
![Figure 39: Offset Ch: INTMS ‚Äì Interrupt Mask Set](../section_images/Figure_3_1_4_3_Offset_Ch_INTMS_Interrupt_Mask_Set.png)

