-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    img0_data_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    img0_data_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    img0_data_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    img0_data_empty_n : IN STD_LOGIC;
    img0_data_read : OUT STD_LOGIC;
    img1_data_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    img1_data_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    img1_data_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    img1_data_full_n : IN STD_LOGIC;
    img1_data_write : OUT STD_LOGIC;
    img_height : IN STD_LOGIC_VECTOR (9 downto 0);
    img_width : IN STD_LOGIC_VECTOR (10 downto 0) );
end;


architecture behav of ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal trunc_ln415_fu_187_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln415_reg_445 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln415_2_fu_195_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln415_2_reg_450 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln415_1_fu_199_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln415_1_reg_455 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln415_1_fu_216_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln415_1_reg_463 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln415_fu_211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_height_cast_fu_249_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal img_height_cast_reg_496 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal sext_ln446_fu_258_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln446_reg_501 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln446_fu_262_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln446_reg_507 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln446_1_fu_267_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln446_1_reg_512 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln446_fu_285_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln446_reg_517 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal trunc_ln446_1_fu_289_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln446_1_reg_522 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln446_2_fu_293_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln446_2_reg_527 : STD_LOGIC_VECTOR (1 downto 0);
    signal cmp_i_i321_i_fu_306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i321_i_reg_535 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln446_fu_301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_28_fu_331_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_28_reg_540 : STD_LOGIC_VECTOR (1 downto 0);
    signal spec_select47_fu_343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select47_reg_545 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select51_fu_355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select51_reg_550 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select55_fu_367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select55_reg_555 : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_ce0 : STD_LOGIC;
    signal buf_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_ce1 : STD_LOGIC;
    signal buf_we1 : STD_LOGIC;
    signal buf_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_1_ce0 : STD_LOGIC;
    signal buf_1_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_1_ce1 : STD_LOGIC;
    signal buf_1_we1 : STD_LOGIC;
    signal buf_1_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_2_ce0 : STD_LOGIC;
    signal buf_2_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_2_ce1 : STD_LOGIC;
    signal buf_2_we1 : STD_LOGIC;
    signal buf_2_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_done : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_idle : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_ready : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_5_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_5_out_ap_vld : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_4_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_4_out_ap_vld : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_3_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_3_out_ap_vld : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_start : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_done : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_idle : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_ready : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_img0_data_read : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_2_ce1 : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_2_we1 : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_2_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_1_ce1 : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_1_we1 : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_1_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_r_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_r_ce1 : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_r_we1 : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_r_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_start : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_done : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_idle : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_ready : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_ce0 : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_ce1 : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_we1 : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_1_ce0 : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_2_ce0 : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_start : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_done : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_idle : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_ready : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_img0_data_read : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_img1_data_din : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_img1_data_write : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_2_ce0 : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_2_ce1 : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_2_we1 : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_2_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_r_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_r_ce0 : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_r_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_r_ce1 : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_r_we1 : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_r_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_1_ce0 : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_1_ce1 : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_1_we1 : STD_LOGIC;
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_1_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_start_reg : STD_LOGIC := '0';
    signal grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal init_buf_fu_74 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln415_fu_221_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln415_fu_191_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal row_fu_102 : STD_LOGIC_VECTOR (10 downto 0);
    signal row_3_fu_373_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal row_ind_fu_106 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_6_fu_110 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_7_fu_114 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub336_i_fu_252_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln446_fu_297_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_i_i237_i_fu_316_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal empty_27_fu_321_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_i213_i_cast17_fu_325_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmp_i_i269_i_fu_311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_335_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i193_i_1_fu_349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i193_i_2_fu_361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        row_ind_5_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_5_out_ap_vld : OUT STD_LOGIC;
        row_ind_4_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_4_out_ap_vld : OUT STD_LOGIC;
        row_ind_3_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_3_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img0_data_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        img0_data_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        img0_data_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        img0_data_empty_n : IN STD_LOGIC;
        img0_data_read : OUT STD_LOGIC;
        img_width : IN STD_LOGIC_VECTOR (10 downto 0);
        buf_2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_2_ce1 : OUT STD_LOGIC;
        buf_2_we1 : OUT STD_LOGIC;
        buf_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        buf_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_1_ce1 : OUT STD_LOGIC;
        buf_1_we1 : OUT STD_LOGIC;
        buf_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        buf_r_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_r_ce1 : OUT STD_LOGIC;
        buf_r_we1 : OUT STD_LOGIC;
        buf_r_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        trunc_ln415_1 : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_width : IN STD_LOGIC_VECTOR (10 downto 0);
        buf_r_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_r_ce0 : OUT STD_LOGIC;
        buf_r_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        buf_r_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_r_ce1 : OUT STD_LOGIC;
        buf_r_we1 : OUT STD_LOGIC;
        buf_r_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        buf_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_1_ce0 : OUT STD_LOGIC;
        buf_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        buf_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_2_ce0 : OUT STD_LOGIC;
        buf_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        trunc_ln1 : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img0_data_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        img0_data_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        img0_data_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        img0_data_empty_n : IN STD_LOGIC;
        img0_data_read : OUT STD_LOGIC;
        img1_data_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        img1_data_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        img1_data_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        img1_data_full_n : IN STD_LOGIC;
        img1_data_write : OUT STD_LOGIC;
        add_ln446 : IN STD_LOGIC_VECTOR (11 downto 0);
        buf_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_2_ce0 : OUT STD_LOGIC;
        buf_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        buf_2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_2_ce1 : OUT STD_LOGIC;
        buf_2_we1 : OUT STD_LOGIC;
        buf_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        buf_r_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_r_ce0 : OUT STD_LOGIC;
        buf_r_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        buf_r_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_r_ce1 : OUT STD_LOGIC;
        buf_r_we1 : OUT STD_LOGIC;
        buf_r_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        buf_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_1_ce0 : OUT STD_LOGIC;
        buf_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        buf_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_1_ce1 : OUT STD_LOGIC;
        buf_1_we1 : OUT STD_LOGIC;
        buf_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        row_ind_9 : IN STD_LOGIC_VECTOR (1 downto 0);
        row_ind_8 : IN STD_LOGIC_VECTOR (1 downto 0);
        row_ind_7 : IN STD_LOGIC_VECTOR (1 downto 0);
        sub_i213_i_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        spec_select47 : IN STD_LOGIC_VECTOR (0 downto 0);
        spec_select51 : IN STD_LOGIC_VECTOR (0 downto 0);
        spec_select55 : IN STD_LOGIC_VECTOR (0 downto 0);
        zext_ln415_2 : IN STD_LOGIC_VECTOR (10 downto 0);
        cmp_i_i321_i : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_buf_RAM_S2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    buf_U : component ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_buf_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_address0,
        ce0 => buf_ce0,
        q0 => buf_q0,
        address1 => buf_address1,
        ce1 => buf_ce1,
        we1 => buf_we1,
        d1 => buf_d1);

    buf_1_U : component ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_buf_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_1_address0,
        ce0 => buf_1_ce0,
        q0 => buf_1_q0,
        address1 => buf_1_address1,
        ce1 => buf_1_ce1,
        we1 => buf_1_we1,
        d1 => buf_1_d1);

    buf_2_U : component ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_s_buf_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2_address0,
        ce0 => buf_2_ce0,
        q0 => buf_2_q0,
        address1 => buf_2_address1,
        ce1 => buf_2_ce1,
        we1 => buf_2_we1,
        d1 => buf_2_d1);

    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130 : component ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start,
        ap_done => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_done,
        ap_idle => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_idle,
        ap_ready => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_ready,
        row_ind_5_out => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_5_out,
        row_ind_5_out_ap_vld => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_5_out_ap_vld,
        row_ind_4_out => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_4_out,
        row_ind_4_out_ap_vld => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_4_out_ap_vld,
        row_ind_3_out => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_3_out,
        row_ind_3_out_ap_vld => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_3_out_ap_vld);

    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137 : component ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_start,
        ap_done => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_done,
        ap_idle => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_idle,
        ap_ready => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_ready,
        img0_data_dout => img0_data_dout,
        img0_data_num_data_valid => ap_const_lv2_0,
        img0_data_fifo_cap => ap_const_lv2_0,
        img0_data_empty_n => img0_data_empty_n,
        img0_data_read => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_img0_data_read,
        img_width => img_width,
        buf_2_address1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_2_address1,
        buf_2_ce1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_2_ce1,
        buf_2_we1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_2_we1,
        buf_2_d1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_2_d1,
        buf_1_address1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_1_address1,
        buf_1_ce1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_1_ce1,
        buf_1_we1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_1_we1,
        buf_1_d1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_1_d1,
        buf_r_address1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_r_address1,
        buf_r_ce1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_r_ce1,
        buf_r_we1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_r_we1,
        buf_r_d1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_r_d1,
        trunc_ln415_1 => trunc_ln415_1_reg_463);

    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148 : component ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_start,
        ap_done => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_done,
        ap_idle => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_idle,
        ap_ready => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_ready,
        img_width => img_width,
        buf_r_address0 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_address0,
        buf_r_ce0 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_ce0,
        buf_r_q0 => buf_q0,
        buf_r_address1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_address1,
        buf_r_ce1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_ce1,
        buf_r_we1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_we1,
        buf_r_d1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_d1,
        buf_1_address0 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_1_address0,
        buf_1_ce0 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_1_ce0,
        buf_1_q0 => buf_1_q0,
        buf_2_address0 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_2_address0,
        buf_2_ce0 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_2_ce0,
        buf_2_q0 => buf_2_q0,
        trunc_ln1 => trunc_ln415_reg_445);

    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157 : component ModeFilter_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_start,
        ap_done => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_done,
        ap_idle => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_idle,
        ap_ready => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_ready,
        img0_data_dout => img0_data_dout,
        img0_data_num_data_valid => ap_const_lv2_0,
        img0_data_fifo_cap => ap_const_lv2_0,
        img0_data_empty_n => img0_data_empty_n,
        img0_data_read => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_img0_data_read,
        img1_data_din => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_img1_data_din,
        img1_data_num_data_valid => ap_const_lv2_0,
        img1_data_fifo_cap => ap_const_lv2_0,
        img1_data_full_n => img1_data_full_n,
        img1_data_write => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_img1_data_write,
        add_ln446 => add_ln446_reg_507,
        buf_2_address0 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_2_address0,
        buf_2_ce0 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_2_ce0,
        buf_2_q0 => buf_2_q0,
        buf_2_address1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_2_address1,
        buf_2_ce1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_2_ce1,
        buf_2_we1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_2_we1,
        buf_2_d1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_2_d1,
        buf_r_address0 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_r_address0,
        buf_r_ce0 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_r_ce0,
        buf_r_q0 => buf_q0,
        buf_r_address1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_r_address1,
        buf_r_ce1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_r_ce1,
        buf_r_we1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_r_we1,
        buf_r_d1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_r_d1,
        buf_1_address0 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_1_address0,
        buf_1_ce0 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_1_ce0,
        buf_1_q0 => buf_1_q0,
        buf_1_address1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_1_address1,
        buf_1_ce1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_1_ce1,
        buf_1_we1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_1_we1,
        buf_1_d1 => grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_1_d1,
        row_ind_9 => trunc_ln446_2_reg_527,
        row_ind_8 => trunc_ln446_1_reg_522,
        row_ind_7 => trunc_ln446_reg_517,
        sub_i213_i_cast => empty_28_reg_540,
        spec_select47 => spec_select47_reg_545,
        spec_select51 => spec_select51_reg_550,
        spec_select55 => spec_select55_reg_555,
        zext_ln415_2 => img_width,
        cmp_i_i321_i => cmp_i_i321_i_reg_535);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_ready = ap_const_logic_1)) then 
                    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_ready = ap_const_logic_1)) then 
                    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln415_fu_211_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_ready = ap_const_logic_1)) then 
                    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln415_fu_211_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_ready = ap_const_logic_1)) then 
                    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    init_buf_fu_74_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                init_buf_fu_74 <= zext_ln415_fu_191_p1;
            elsif (((icmp_ln415_fu_211_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                init_buf_fu_74 <= add_ln415_fu_221_p2;
            end if; 
        end if;
    end process;

    row_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln415_fu_211_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_fu_102 <= ap_const_lv11_1;
            elsif (((icmp_ln446_fu_301_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                row_fu_102 <= row_3_fu_373_p2;
            end if; 
        end if;
    end process;

    row_ind_6_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln415_fu_211_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_ind_6_fu_110 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_4_out;
            elsif (((icmp_ln446_fu_301_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                row_ind_6_fu_110 <= row_ind_7_fu_114;
            end if; 
        end if;
    end process;

    row_ind_7_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln415_fu_211_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_ind_7_fu_114 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_5_out;
            elsif (((icmp_ln446_fu_301_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                row_ind_7_fu_114 <= row_ind_fu_106;
            end if; 
        end if;
    end process;

    row_ind_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln415_fu_211_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_ind_fu_106 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_3_out;
            elsif (((icmp_ln446_fu_301_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                row_ind_fu_106 <= row_ind_6_fu_110;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                add_ln446_1_reg_512 <= add_ln446_1_fu_267_p2;
                add_ln446_reg_507 <= add_ln446_fu_262_p2;
                    img_height_cast_reg_496(9 downto 0) <= img_height_cast_fu_249_p1(9 downto 0);
                sext_ln446_reg_501 <= sext_ln446_fu_258_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln446_fu_301_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                cmp_i_i321_i_reg_535 <= cmp_i_i321_i_fu_306_p2;
                empty_28_reg_540 <= empty_28_fu_331_p1;
                spec_select47_reg_545 <= spec_select47_fu_343_p2;
                spec_select51_reg_550 <= spec_select51_fu_355_p2;
                spec_select55_reg_555 <= spec_select55_fu_367_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln415_fu_211_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                trunc_ln415_1_reg_463 <= trunc_ln415_1_fu_216_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                trunc_ln415_reg_445 <= trunc_ln415_fu_187_p1;
                    zext_ln415_1_reg_455(12 downto 0) <= zext_ln415_1_fu_199_p1(12 downto 0);
                    zext_ln415_2_reg_450(10 downto 0) <= zext_ln415_2_fu_195_p1(10 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                trunc_ln446_1_reg_522 <= trunc_ln446_1_fu_289_p1;
                trunc_ln446_2_reg_527 <= trunc_ln446_2_fu_293_p1;
                trunc_ln446_reg_517 <= trunc_ln446_fu_285_p1;
            end if;
        end if;
    end process;
    zext_ln415_2_reg_450(11) <= '0';
    zext_ln415_1_reg_455(63 downto 13) <= "000000000000000000000000000000000000000000000000000";
    img_height_cast_reg_496(10) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, icmp_ln415_fu_211_p2, ap_CS_fsm_state6, ap_CS_fsm_state7, icmp_ln446_fu_301_p2, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_done, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_done, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_done, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln415_fu_211_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((icmp_ln446_fu_301_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    add_ln415_fu_221_p2 <= std_logic_vector(unsigned(init_buf_fu_74) + unsigned(ap_const_lv64_1));
    add_ln446_1_fu_267_p2 <= std_logic_vector(unsigned(img_height_cast_fu_249_p1) + unsigned(ap_const_lv11_1));
    add_ln446_fu_262_p2 <= std_logic_vector(unsigned(zext_ln415_2_reg_450) + unsigned(ap_const_lv12_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_done)
    begin
        if ((grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_done)
    begin
        if ((grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_done)
    begin
        if ((grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_done)
    begin
        if ((grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state7, icmp_ln446_fu_301_p2)
    begin
        if ((((icmp_ln446_fu_301_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state7, icmp_ln446_fu_301_p2)
    begin
        if (((icmp_ln446_fu_301_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    buf_1_address0_assign_proc : process(ap_CS_fsm_state6, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_1_address0, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_1_address0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_1_address0 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_1_address0 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_1_address0;
        else 
            buf_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buf_1_address1_assign_proc : process(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_1_address1, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_1_address1, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_1_address1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_1_address1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_1_address1;
        else 
            buf_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buf_1_ce0_assign_proc : process(ap_CS_fsm_state6, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_1_ce0, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_1_ce0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_1_ce0 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_1_ce0 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_1_ce0;
        else 
            buf_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_1_ce1_assign_proc : process(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_1_ce1, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_1_ce1, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_1_ce1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_1_ce1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_1_ce1;
        else 
            buf_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_1_d1_assign_proc : process(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_1_d1, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_1_d1, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_1_d1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_1_d1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_1_d1;
        else 
            buf_1_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_1_we1_assign_proc : process(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_1_we1, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_1_we1, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_1_we1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_1_we1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_1_we1;
        else 
            buf_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2_address0_assign_proc : process(ap_CS_fsm_state6, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_2_address0, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_2_address0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_2_address0 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_2_address0 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_2_address0;
        else 
            buf_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buf_2_address1_assign_proc : process(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_2_address1, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_2_address1, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_2_address1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_2_address1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_2_address1;
        else 
            buf_2_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buf_2_ce0_assign_proc : process(ap_CS_fsm_state6, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_2_ce0, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_2_ce0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_2_ce0 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_2_ce0 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_2_ce0;
        else 
            buf_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2_ce1_assign_proc : process(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_2_ce1, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_2_ce1, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_2_ce1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_2_ce1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_2_ce1;
        else 
            buf_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2_d1_assign_proc : process(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_2_d1, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_2_d1, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_2_d1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_2_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_2_d1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_2_d1;
        else 
            buf_2_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_2_we1_assign_proc : process(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_2_we1, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_2_we1, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_2_we1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_2_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_2_we1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_2_we1;
        else 
            buf_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_address0_assign_proc : process(ap_CS_fsm_state6, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_address0, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_r_address0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_address0 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_address0 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_address0;
        else 
            buf_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buf_address1_assign_proc : process(ap_CS_fsm_state6, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_r_address1, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_address1, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_r_address1, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_address1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_r_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_address1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_address1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_r_address1;
        else 
            buf_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buf_ce0_assign_proc : process(ap_CS_fsm_state6, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_ce0, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_r_ce0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_ce0 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_ce0 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_ce0;
        else 
            buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_ce1_assign_proc : process(ap_CS_fsm_state6, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_r_ce1, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_ce1, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_r_ce1, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_ce1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_r_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_ce1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_ce1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_r_ce1;
        else 
            buf_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_d1_assign_proc : process(ap_CS_fsm_state6, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_r_d1, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_d1, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_r_d1, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_d1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_r_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_d1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_d1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_r_d1;
        else 
            buf_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_we1_assign_proc : process(ap_CS_fsm_state6, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_r_we1, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_we1, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_r_we1, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_we1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_buf_r_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_we1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_buf_r_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_we1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_buf_r_we1;
        else 
            buf_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i193_i_1_fu_349_p2 <= "1" when (signed(sub_i213_i_cast17_fu_325_p2) < signed(ap_const_lv11_1)) else "0";
    cmp_i_i193_i_2_fu_361_p2 <= "1" when (signed(sub_i_i237_i_fu_316_p2) > signed(ap_const_lv12_0)) else "0";
    cmp_i_i269_i_fu_311_p2 <= "1" when (signed(sext_ln446_reg_501) < signed(zext_ln446_fu_297_p1)) else "0";
    cmp_i_i321_i_fu_306_p2 <= "1" when (unsigned(row_fu_102) < unsigned(img_height_cast_reg_496)) else "0";
    empty_27_fu_321_p1 <= sub_i_i237_i_fu_316_p2(11 - 1 downto 0);
    empty_28_fu_331_p1 <= sub_i213_i_cast17_fu_325_p2(2 - 1 downto 0);
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_start <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_ap_start_reg;
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_ap_start_reg;
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_start <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_ap_start_reg;
    grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_start <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_431_3_fu_148_ap_start_reg;
    icmp_ln415_fu_211_p2 <= "1" when (unsigned(init_buf_fu_74) < unsigned(zext_ln415_1_reg_455)) else "0";
    icmp_ln446_fu_301_p2 <= "1" when (row_fu_102 = add_ln446_1_reg_512) else "0";

    img0_data_read_assign_proc : process(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_img0_data_read, grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_img0_data_read, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            img0_data_read <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_img0_data_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            img0_data_read <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_419_2_fu_137_img0_data_read;
        else 
            img0_data_read <= ap_const_logic_0;
        end if; 
    end process;

    img1_data_din <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_img1_data_din;

    img1_data_write_assign_proc : process(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_img1_data_write, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            img1_data_write <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_Col_Loop_fu_157_img1_data_write;
        else 
            img1_data_write <= ap_const_logic_0;
        end if; 
    end process;

    img_height_cast_fu_249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(img_height),11));
    row_3_fu_373_p2 <= std_logic_vector(unsigned(row_fu_102) + unsigned(ap_const_lv11_1));
        sext_ln446_fu_258_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub336_i_fu_252_p2),12));

    spec_select47_fu_343_p2 <= (tmp_fu_335_p3 and cmp_i_i269_i_fu_311_p2);
    spec_select51_fu_355_p2 <= (cmp_i_i269_i_fu_311_p2 and cmp_i_i193_i_1_fu_349_p2);
    spec_select55_fu_367_p2 <= (cmp_i_i269_i_fu_311_p2 and cmp_i_i193_i_2_fu_361_p2);
    sub336_i_fu_252_p2 <= std_logic_vector(unsigned(img_height_cast_fu_249_p1) + unsigned(ap_const_lv11_7FF));
    sub_i213_i_cast17_fu_325_p2 <= std_logic_vector(unsigned(ap_const_lv11_2) - unsigned(empty_27_fu_321_p1));
    sub_i_i237_i_fu_316_p2 <= std_logic_vector(unsigned(zext_ln446_fu_297_p1) - unsigned(sext_ln446_reg_501));
    tmp_fu_335_p3 <= sub_i213_i_cast17_fu_325_p2(10 downto 10);
    trunc_ln415_1_fu_216_p1 <= init_buf_fu_74(2 - 1 downto 0);
    trunc_ln415_fu_187_p1 <= grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_4_out(2 - 1 downto 0);
    trunc_ln446_1_fu_289_p1 <= row_ind_6_fu_110(2 - 1 downto 0);
    trunc_ln446_2_fu_293_p1 <= row_ind_7_fu_114(2 - 1 downto 0);
    trunc_ln446_fu_285_p1 <= row_ind_fu_106(2 - 1 downto 0);
    zext_ln415_1_fu_199_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_5_out),64));
    zext_ln415_2_fu_195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(img_width),12));
    zext_ln415_fu_191_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_xFModeNxN_720_1280_3_16_1_2_2_0_1281_3_9_Pipeline_VITIS_LOOP_406_1_fu_130_row_ind_4_out),64));
    zext_ln446_fu_297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_fu_102),12));
end behav;
