<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" title="forthsuper" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="stack2"/>
        <Source name="source/comparator.sv" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="test/comparator_tb.sv" type="Verilog" type_short="Verilog" excluded="TRUE" syn_sim="SimOnly">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/memory.sv" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/spram.sv" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/stack.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="stack2"/>
        </Source>
        <Source name="test/spram_tb.sv" type="Verilog" type_short="Verilog" excluded="TRUE" syn_sim="SimOnly">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/j1.sv" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="test/stack_tb.sv" type="Verilog" type_short="Verilog" syn_sim="SimOnly">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="vsim/vsim.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="forthsuper1.sty"/>
</RadiantProject>
