/* Generated by Yosys 0.17+72 (git sha1 1eb1bc441, clang 10.0.0-4ubuntu1 -fPIC -Os) */

(* \amaranth.hierarchy  = "top.bridge" *)
(* generator = "Amaranth" *)
module bridge(ascii_out_valid, ascii_out_ready, ascii_in, ascii_in_valid, ascii_in_ready, uart_tx, uart_rx, tx_ready, tx_overflow, rx_valid, rx_overflow, rst, clk, ascii_out);
  reg \$auto$verilog_backend.cc:2083:dump_module$1  = 0;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:128" *)
  wire \$11 ;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:135" *)
  wire \$13 ;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:135" *)
  wire \$15 ;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:151" *)
  wire \$17 ;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:204" *)
  wire \$20 ;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:210" *)
  wire \$22 ;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:204" *)
  wire \$24 ;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:210" *)
  wire \$26 ;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:204" *)
  wire \$28 ;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:126" *)
  wire \$3 ;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:210" *)
  wire \$30 ;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:204" *)
  wire \$32 ;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:210" *)
  wire \$34 ;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:126" *)
  wire \$5 ;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:126" *)
  wire \$7 ;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:128" *)
  wire \$9 ;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:62" *)
  output [7:0] ascii_in;
  wire [7:0] ascii_in;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:64" *)
  input ascii_in_ready;
  wire ascii_in_ready;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:63" *)
  output ascii_in_valid;
  wire ascii_in_valid;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:67" *)
  input [7:0] ascii_out;
  wire [7:0] ascii_out;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:69" *)
  output ascii_out_ready;
  wire ascii_out_ready;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:68" *)
  input ascii_out_valid;
  wire ascii_out_valid;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:134" *)
  wire can_transmit;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input clk;
  wire clk;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:137" *)
  reg fsm_state = 1'h0;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:200" *)
  reg \fsm_state$19  = 1'h0;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:200" *)
  reg \fsm_state$19$next ;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:137" *)
  reg \fsm_state$next ;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:124" *)
  reg overflow_pending = 1'h0;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:124" *)
  reg \overflow_pending$next ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input rst;
  wire rst;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:83" *)
  wire [7:0] rx_fifo_r_data;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:85" *)
  wire rx_fifo_r_en;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:84" *)
  wire rx_fifo_r_rdy;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:78" *)
  reg [7:0] rx_fifo_w_data;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:80" *)
  reg rx_fifo_w_en;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:79" *)
  wire rx_fifo_w_rdy;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:86" *)
  output rx_overflow;
  reg rx_overflow;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:198" *)
  reg [1:0] rx_state = 2'h0;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:198" *)
  reg [1:0] \rx_state$next ;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:85" *)
  output rx_valid;
  reg rx_valid;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:83" *)
  wire [7:0] tx_fifo_r_data;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:85" *)
  reg tx_fifo_r_en;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:84" *)
  wire tx_fifo_r_rdy;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:78" *)
  wire [7:0] tx_fifo_w_data;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:80" *)
  wire tx_fifo_w_en;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:79" *)
  wire tx_fifo_w_rdy;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:82" *)
  output tx_overflow;
  reg tx_overflow = 1'h0;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:82" *)
  reg \tx_overflow$next ;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:81" *)
  output tx_ready;
  wire tx_ready;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:75" *)
  input uart_rx;
  wire uart_rx;
  (* src = "/home/victor/advent/day9/impl/uart.py:185" *)
  wire [7:0] uart_rx_data;
  (* src = "/home/victor/advent/day9/impl/uart.py:181" *)
  wire uart_rx_rx;
  (* src = "/home/victor/advent/day9/impl/uart.py:186" *)
  wire uart_rx_valid;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:74" *)
  output uart_tx;
  wire uart_tx;
  (* src = "/home/victor/advent/day9/impl/uart.py:78" *)
  wire uart_tx_busy;
  (* src = "/home/victor/advent/day9/impl/uart.py:75" *)
  reg [7:0] uart_tx_data;
  (* src = "/home/victor/advent/day9/impl/uart.py:79" *)
  wire uart_tx_tx;
  (* src = "/home/victor/advent/day9/impl/uart.py:74" *)
  reg uart_tx_tx_enable;
  assign \$9  = ~ (* src = "/home/victor/advent/day9/impl/uart_bridge.py:128" *) tx_fifo_w_rdy;
  assign \$11  = ascii_out_valid & (* src = "/home/victor/advent/day9/impl/uart_bridge.py:128" *) \$9 ;
  assign \$13  = ~ (* src = "/home/victor/advent/day9/impl/uart_bridge.py:135" *) uart_tx_busy;
  assign \$15  = tx_fifo_r_rdy & (* src = "/home/victor/advent/day9/impl/uart_bridge.py:135" *) \$13 ;
  assign \$17  = ~ (* src = "/home/victor/advent/day9/impl/uart_bridge.py:151" *) can_transmit;
  assign \$20  = uart_rx_valid & (* src = "/home/victor/advent/day9/impl/uart_bridge.py:204" *) rx_fifo_w_rdy;
  assign \$22  = ~ (* src = "/home/victor/advent/day9/impl/uart_bridge.py:210" *) rx_fifo_w_rdy;
  assign \$24  = uart_rx_valid & (* src = "/home/victor/advent/day9/impl/uart_bridge.py:204" *) rx_fifo_w_rdy;
  assign \$26  = ~ (* src = "/home/victor/advent/day9/impl/uart_bridge.py:210" *) rx_fifo_w_rdy;
  assign \$28  = uart_rx_valid & (* src = "/home/victor/advent/day9/impl/uart_bridge.py:204" *) rx_fifo_w_rdy;
  assign \$30  = ~ (* src = "/home/victor/advent/day9/impl/uart_bridge.py:210" *) rx_fifo_w_rdy;
  assign \$32  = uart_rx_valid & (* src = "/home/victor/advent/day9/impl/uart_bridge.py:204" *) rx_fifo_w_rdy;
  assign \$34  = ~ (* src = "/home/victor/advent/day9/impl/uart_bridge.py:210" *) rx_fifo_w_rdy;
  always @(posedge clk)
    tx_overflow <= \tx_overflow$next ;
  always @(posedge clk)
    overflow_pending <= \overflow_pending$next ;
  always @(posedge clk)
    fsm_state <= \fsm_state$next ;
  always @(posedge clk)
    rx_state <= \rx_state$next ;
  assign \$3  = ~ (* src = "/home/victor/advent/day9/impl/uart_bridge.py:126" *) tx_fifo_w_rdy;
  always @(posedge clk)
    \fsm_state$19  <= \fsm_state$19$next ;
  assign \$5  = ascii_out_valid & (* src = "/home/victor/advent/day9/impl/uart_bridge.py:126" *) \$3 ;
  assign \$7  = \$5  | (* src = "/home/victor/advent/day9/impl/uart_bridge.py:126" *) overflow_pending;
  rx_fifo rx_fifo (
    .clk(clk),
    .r_data(rx_fifo_r_data),
    .r_en(rx_fifo_r_en),
    .r_rdy(rx_fifo_r_rdy),
    .rst(rst),
    .w_data(rx_fifo_w_data),
    .w_en(rx_fifo_w_en),
    .w_rdy(rx_fifo_w_rdy)
  );
  tx_fifo tx_fifo (
    .clk(clk),
    .r_data(tx_fifo_r_data),
    .r_en(tx_fifo_r_en),
    .r_rdy(tx_fifo_r_rdy),
    .rst(rst),
    .w_data(tx_fifo_w_data),
    .w_en(tx_fifo_w_en),
    .w_rdy(tx_fifo_w_rdy)
  );
  uart_rx \uart_rx$2  (
    .clk(clk),
    .data(uart_rx_data),
    .rst(rst),
    .rx(uart_rx_rx),
    .valid(uart_rx_valid)
  );
  uart_tx \uart_tx$1  (
    .busy(uart_tx_busy),
    .clk(clk),
    .data(uart_tx_data),
    .rst(rst),
    .tx(uart_tx_tx),
    .tx_enable(uart_tx_tx_enable)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/victor/advent/day9/impl/uart_bridge.py:137" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/impl/uart_bridge.py:138" */
      1'h0:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/impl/uart_bridge.py:139" *)
          casez (can_transmit)
            /* src = "/home/victor/advent/day9/impl/uart_bridge.py:139" */
            1'h1:
                uart_tx_tx_enable = 1'h1;
            /* src = "/home/victor/advent/day9/impl/uart_bridge.py:146" */
            default:
                uart_tx_tx_enable = 1'h0;
          endcase
      /* \amaranth.decoding  = "TRANSMIT/1" */
      /* src = "/home/victor/advent/day9/impl/uart_bridge.py:149" */
      1'h1:
          uart_tx_tx_enable = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    tx_fifo_r_en = 1'h0;
    (* src = "/home/victor/advent/day9/impl/uart_bridge.py:137" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/impl/uart_bridge.py:138" */
      1'h0:
          (* src = "/home/victor/advent/day9/impl/uart_bridge.py:139" *)
          casez (can_transmit)
            /* src = "/home/victor/advent/day9/impl/uart_bridge.py:139" */
            1'h1:
                tx_fifo_r_en = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \fsm_state$next  = fsm_state;
    (* full_case = 32'd1 *)
    (* src = "/home/victor/advent/day9/impl/uart_bridge.py:137" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/impl/uart_bridge.py:138" */
      1'h0:
          (* src = "/home/victor/advent/day9/impl/uart_bridge.py:139" *)
          casez (can_transmit)
            /* src = "/home/victor/advent/day9/impl/uart_bridge.py:139" */
            1'h1:
                \fsm_state$next  = 1'h1;
          endcase
      /* \amaranth.decoding  = "TRANSMIT/1" */
      /* src = "/home/victor/advent/day9/impl/uart_bridge.py:149" */
      1'h1:
          (* src = "/home/victor/advent/day9/impl/uart_bridge.py:151" *)
          casez (\$17 )
            /* src = "/home/victor/advent/day9/impl/uart_bridge.py:151" */
            1'h1:
                \fsm_state$next  = 1'h0;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \fsm_state$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/victor/advent/day9/impl/uart_bridge.py:200" *)
    casez (\fsm_state$19 )
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/impl/uart_bridge.py:201" */
      1'h0:
          \rx_state$next  = 2'h0;
      /* \amaranth.decoding  = "RECEIVE/1" */
      /* src = "/home/victor/advent/day9/impl/uart_bridge.py:216" */
      1'h1:
          \rx_state$next  = 2'h1;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \rx_state$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    rx_valid = 1'h0;
    (* src = "/home/victor/advent/day9/impl/uart_bridge.py:200" *)
    casez (\fsm_state$19 )
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/impl/uart_bridge.py:201" */
      1'h0:
          rx_valid = rx_fifo_r_rdy;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    rx_fifo_w_data = 8'h00;
    (* src = "/home/victor/advent/day9/impl/uart_bridge.py:200" *)
    casez (\fsm_state$19 )
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/impl/uart_bridge.py:201" */
      1'h0:
          (* src = "/home/victor/advent/day9/impl/uart_bridge.py:204" *)
          casez ({ \$22 , \$20  })
            /* src = "/home/victor/advent/day9/impl/uart_bridge.py:204" */
            2'b?1:
                rx_fifo_w_data = uart_rx_data;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    rx_fifo_w_en = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/victor/advent/day9/impl/uart_bridge.py:200" *)
    casez (\fsm_state$19 )
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/impl/uart_bridge.py:201" */
      1'h0:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/impl/uart_bridge.py:204" *)
          casez ({ \$26 , \$24  })
            /* src = "/home/victor/advent/day9/impl/uart_bridge.py:204" */
            2'b?1:
                rx_fifo_w_en = 1'h1;
            /* src = "/home/victor/advent/day9/impl/uart_bridge.py:210" */
            2'b1?:
                /* empty */;
            /* src = "/home/victor/advent/day9/impl/uart_bridge.py:213" */
            default:
                rx_fifo_w_en = 1'h0;
          endcase
      /* \amaranth.decoding  = "RECEIVE/1" */
      /* src = "/home/victor/advent/day9/impl/uart_bridge.py:216" */
      1'h1:
          rx_fifo_w_en = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \fsm_state$19$next  = \fsm_state$19 ;
    (* full_case = 32'd1 *)
    (* src = "/home/victor/advent/day9/impl/uart_bridge.py:200" *)
    casez (\fsm_state$19 )
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/impl/uart_bridge.py:201" */
      1'h0:
          (* src = "/home/victor/advent/day9/impl/uart_bridge.py:204" *)
          casez ({ \$30 , \$28  })
            /* src = "/home/victor/advent/day9/impl/uart_bridge.py:204" */
            2'b?1:
                \fsm_state$19$next  = 1'h1;
          endcase
      /* \amaranth.decoding  = "RECEIVE/1" */
      /* src = "/home/victor/advent/day9/impl/uart_bridge.py:216" */
      1'h1:
          \fsm_state$19$next  = 1'h0;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \fsm_state$19$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    rx_overflow = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/victor/advent/day9/impl/uart_bridge.py:200" *)
    casez (\fsm_state$19 )
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/impl/uart_bridge.py:201" */
      1'h0:
          (* src = "/home/victor/advent/day9/impl/uart_bridge.py:204" *)
          casez ({ \$34 , \$32  })
            /* src = "/home/victor/advent/day9/impl/uart_bridge.py:204" */
            2'b?1:
                /* empty */;
            /* src = "/home/victor/advent/day9/impl/uart_bridge.py:210" */
            2'b1?:
                rx_overflow = 1'h1;
          endcase
      /* \amaranth.decoding  = "RECEIVE/1" */
      /* src = "/home/victor/advent/day9/impl/uart_bridge.py:216" */
      1'h1:
          rx_overflow = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \tx_overflow$next  = \$7 ;
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \tx_overflow$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \overflow_pending$next  = overflow_pending;
    (* src = "/home/victor/advent/day9/impl/uart_bridge.py:128" *)
    casez ({ tx_fifo_w_rdy, \$11  })
      /* src = "/home/victor/advent/day9/impl/uart_bridge.py:128" */
      2'b?1:
          \overflow_pending$next  = 1'h1;
      /* src = "/home/victor/advent/day9/impl/uart_bridge.py:130" */
      2'b1?:
          \overflow_pending$next  = 1'h0;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \overflow_pending$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    uart_tx_data = 8'h00;
    (* src = "/home/victor/advent/day9/impl/uart_bridge.py:137" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/impl/uart_bridge.py:138" */
      1'h0:
          (* src = "/home/victor/advent/day9/impl/uart_bridge.py:139" *)
          casez (can_transmit)
            /* src = "/home/victor/advent/day9/impl/uart_bridge.py:139" */
            1'h1:
                uart_tx_data = tx_fifo_r_data;
          endcase
    endcase
  end
  assign rx_fifo_r_en = ascii_in_ready;
  assign ascii_in_valid = rx_fifo_r_rdy;
  assign ascii_in = rx_fifo_r_data;
  assign can_transmit = \$15 ;
  assign tx_ready = tx_fifo_w_rdy;
  assign ascii_out_ready = tx_fifo_w_rdy;
  assign tx_fifo_w_en = ascii_out_valid;
  assign tx_fifo_w_data = ascii_out;
  assign uart_rx_rx = uart_rx;
  assign uart_tx = uart_tx_tx;
endmodule

(* \amaranth.hierarchy  = "top.wrapper.finder.validator.check1" *)
(* generator = "Amaranth" *)
module check1(edge_p1_y, rect_x, rect_y, rect_x2, rect_y2, violation, edge_p1_x);
  (* src = "/home/victor/advent/day9/rtl/checks.py:44" *)
  wire \$1 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:47" *)
  wire \$11 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:44" *)
  wire \$13 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:51" *)
  wire \$15 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:52" *)
  wire \$17 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:51" *)
  wire \$19 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:53" *)
  wire \$21 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:51" *)
  wire \$23 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:54" *)
  wire \$25 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:51" *)
  wire \$27 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:57" *)
  wire \$29 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:45" *)
  wire \$3 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:44" *)
  wire \$5 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:46" *)
  wire \$7 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:44" *)
  wire \$9 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:29" *)
  input [19:0] edge_p1_x;
  wire [19:0] edge_p1_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:30" *)
  input [19:0] edge_p1_y;
  wire [19:0] edge_p1_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:31" *)
  input [19:0] rect_x;
  wire [19:0] rect_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:33" *)
  input [19:0] rect_x2;
  wire [19:0] rect_x2;
  (* src = "/home/victor/advent/day9/rtl/checks.py:32" *)
  input [19:0] rect_y;
  wire [19:0] rect_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:34" *)
  input [19:0] rect_y2;
  wire [19:0] rect_y2;
  (* src = "/home/victor/advent/day9/rtl/checks.py:37" *)
  output violation;
  wire violation;
  assign \$9  = \$5  & (* src = "/home/victor/advent/day9/rtl/checks.py:44" *) \$7 ;
  assign \$11  = edge_p1_y != (* src = "/home/victor/advent/day9/rtl/checks.py:47" *) rect_y2;
  assign \$13  = \$9  & (* src = "/home/victor/advent/day9/rtl/checks.py:44" *) \$11 ;
  assign \$15  = edge_p1_x > (* src = "/home/victor/advent/day9/rtl/checks.py:51" *) rect_x;
  assign \$17  = edge_p1_x < (* src = "/home/victor/advent/day9/rtl/checks.py:52" *) rect_x2;
  assign \$1  = edge_p1_x != (* src = "/home/victor/advent/day9/rtl/checks.py:44" *) rect_x;
  assign \$19  = \$15  & (* src = "/home/victor/advent/day9/rtl/checks.py:51" *) \$17 ;
  assign \$21  = edge_p1_y > (* src = "/home/victor/advent/day9/rtl/checks.py:53" *) rect_y;
  assign \$23  = \$19  & (* src = "/home/victor/advent/day9/rtl/checks.py:51" *) \$21 ;
  assign \$25  = edge_p1_y < (* src = "/home/victor/advent/day9/rtl/checks.py:54" *) rect_y2;
  assign \$27  = \$23  & (* src = "/home/victor/advent/day9/rtl/checks.py:51" *) \$25 ;
  assign \$29  = \$13  & (* src = "/home/victor/advent/day9/rtl/checks.py:57" *) \$27 ;
  assign \$3  = edge_p1_x != (* src = "/home/victor/advent/day9/rtl/checks.py:45" *) rect_x2;
  assign \$5  = \$1  & (* src = "/home/victor/advent/day9/rtl/checks.py:44" *) \$3 ;
  assign \$7  = edge_p1_y != (* src = "/home/victor/advent/day9/rtl/checks.py:46" *) rect_y;
  assign violation = \$29 ;
endmodule

(* \amaranth.hierarchy  = "top.wrapper.finder.validator.check2" *)
(* generator = "Amaranth" *)
module check2(edge_p1_y, edge_p2_x, edge_p2_y, shrunk_x1, shrunk_x2, shrunk_y1, shrunk_y2, violation, edge_p1_x);
  (* src = "/home/victor/advent/day9/rtl/checks.py:97" *)
  wire \$1 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:111" *)
  wire \$11 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:103" *)
  wire [19:0] \$13 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:103" *)
  wire \$14 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:112" *)
  wire \$17 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:111" *)
  wire \$19 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:113" *)
  wire \$21 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:111" *)
  wire \$23 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:113" *)
  wire \$25 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:111" *)
  wire \$27 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:106" *)
  wire [19:0] \$29 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:98" *)
  wire \$3 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:106" *)
  wire \$30 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:119" *)
  wire \$33 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:118" *)
  wire \$35 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:107" *)
  wire [19:0] \$37 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:107" *)
  wire \$38 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:119" *)
  wire \$41 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:118" *)
  wire \$43 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:120" *)
  wire \$45 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:118" *)
  wire \$47 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:120" *)
  wire \$49 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:102" *)
  wire [19:0] \$5 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:118" *)
  wire \$51 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:123" *)
  wire \$53 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:102" *)
  wire \$6 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:112" *)
  wire \$9 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:77" *)
  input [19:0] edge_p1_x;
  wire [19:0] edge_p1_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:78" *)
  input [19:0] edge_p1_y;
  wire [19:0] edge_p1_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:79" *)
  input [19:0] edge_p2_x;
  wire [19:0] edge_p2_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:80" *)
  input [19:0] edge_p2_y;
  wire [19:0] edge_p2_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:95" *)
  wire is_horizontal;
  (* src = "/home/victor/advent/day9/rtl/checks.py:94" *)
  wire is_vertical;
  (* src = "/home/victor/advent/day9/rtl/checks.py:82" *)
  input [19:0] shrunk_x1;
  wire [19:0] shrunk_x1;
  (* src = "/home/victor/advent/day9/rtl/checks.py:83" *)
  input [19:0] shrunk_x2;
  wire [19:0] shrunk_x2;
  (* src = "/home/victor/advent/day9/rtl/checks.py:84" *)
  input [19:0] shrunk_y1;
  wire [19:0] shrunk_y1;
  (* src = "/home/victor/advent/day9/rtl/checks.py:85" *)
  input [19:0] shrunk_y2;
  wire [19:0] shrunk_y2;
  (* src = "/home/victor/advent/day9/rtl/checks.py:88" *)
  output violation;
  wire violation;
  assign \$9  = \$5  < (* src = "/home/victor/advent/day9/rtl/checks.py:112" *) shrunk_y1;
  assign \$11  = is_vertical & (* src = "/home/victor/advent/day9/rtl/checks.py:111" *) \$9 ;
  assign \$14  = edge_p1_y > (* src = "/home/victor/advent/day9/rtl/checks.py:103" *) edge_p2_y;
  assign \$13  = \$14  ? (* src = "/home/victor/advent/day9/rtl/checks.py:103" *) edge_p1_y : edge_p2_y;
  assign \$17  = shrunk_y1 < (* src = "/home/victor/advent/day9/rtl/checks.py:112" *) \$13 ;
  assign \$1  = edge_p1_x == (* src = "/home/victor/advent/day9/rtl/checks.py:97" *) edge_p2_x;
  assign \$19  = \$11  & (* src = "/home/victor/advent/day9/rtl/checks.py:111" *) \$17 ;
  assign \$21  = shrunk_x1 < (* src = "/home/victor/advent/day9/rtl/checks.py:113" *) edge_p1_x;
  assign \$23  = \$19  & (* src = "/home/victor/advent/day9/rtl/checks.py:111" *) \$21 ;
  assign \$25  = edge_p1_x < (* src = "/home/victor/advent/day9/rtl/checks.py:113" *) shrunk_x2;
  assign \$27  = \$23  & (* src = "/home/victor/advent/day9/rtl/checks.py:111" *) \$25 ;
  assign \$30  = edge_p1_x < (* src = "/home/victor/advent/day9/rtl/checks.py:106" *) edge_p2_x;
  assign \$29  = \$30  ? (* src = "/home/victor/advent/day9/rtl/checks.py:106" *) edge_p1_x : edge_p2_x;
  assign \$33  = \$29  < (* src = "/home/victor/advent/day9/rtl/checks.py:119" *) shrunk_x1;
  assign \$35  = is_horizontal & (* src = "/home/victor/advent/day9/rtl/checks.py:118" *) \$33 ;
  assign \$38  = edge_p1_x > (* src = "/home/victor/advent/day9/rtl/checks.py:107" *) edge_p2_x;
  assign \$3  = edge_p1_y == (* src = "/home/victor/advent/day9/rtl/checks.py:98" *) edge_p2_y;
  assign \$37  = \$38  ? (* src = "/home/victor/advent/day9/rtl/checks.py:107" *) edge_p1_x : edge_p2_x;
  assign \$41  = shrunk_x1 < (* src = "/home/victor/advent/day9/rtl/checks.py:119" *) \$37 ;
  assign \$43  = \$35  & (* src = "/home/victor/advent/day9/rtl/checks.py:118" *) \$41 ;
  assign \$45  = shrunk_y1 < (* src = "/home/victor/advent/day9/rtl/checks.py:120" *) edge_p1_y;
  assign \$47  = \$43  & (* src = "/home/victor/advent/day9/rtl/checks.py:118" *) \$45 ;
  assign \$49  = edge_p1_y < (* src = "/home/victor/advent/day9/rtl/checks.py:120" *) shrunk_y2;
  assign \$51  = \$47  & (* src = "/home/victor/advent/day9/rtl/checks.py:118" *) \$49 ;
  assign \$53  = \$27  | (* src = "/home/victor/advent/day9/rtl/checks.py:123" *) \$51 ;
  assign \$6  = edge_p1_y < (* src = "/home/victor/advent/day9/rtl/checks.py:102" *) edge_p2_y;
  assign \$5  = \$6  ? (* src = "/home/victor/advent/day9/rtl/checks.py:102" *) edge_p1_y : edge_p2_y;
  assign violation = \$53 ;
  assign is_horizontal = \$3 ;
  assign is_vertical = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.wrapper.finder.validator.cv_0" *)
(* generator = "Amaranth" *)
module cv_0(edge_p1_y, edge_p2_x, edge_p2_y, corner_x, corner_y, on_boundary, crossing_inc, boundary_set, edge_p1_x);
  (* src = "/home/victor/advent/day9/rtl/checks.py:169" *)
  wire \$1 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:173" *)
  wire [19:0] \$11 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:173" *)
  wire \$12 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:187" *)
  wire \$15 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:185" *)
  wire \$17 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:174" *)
  wire [19:0] \$19 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:174" *)
  wire \$20 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:188" *)
  wire \$23 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:185" *)
  wire \$25 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:190" *)
  wire \$27 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:169" *)
  wire \$29 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:185" *)
  wire \$3 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:179" *)
  wire \$31 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:196" *)
  wire \$33 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:195" *)
  wire \$35 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:173" *)
  wire [19:0] \$37 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:173" *)
  wire \$38 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:180" *)
  wire \$4 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:197" *)
  wire \$41 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:195" *)
  wire \$43 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:174" *)
  wire [19:0] \$45 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:174" *)
  wire \$46 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:198" *)
  wire \$49 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:195" *)
  wire \$51 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:180" *)
  wire \$53 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:204" *)
  wire \$55 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:203" *)
  wire \$57 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:175" *)
  wire [19:0] \$59 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:175" *)
  wire \$60 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:205" *)
  wire \$63 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:203" *)
  wire \$65 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:176" *)
  wire [19:0] \$67 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:176" *)
  wire \$68 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:186" *)
  wire \$7 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:206" *)
  wire \$71 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:203" *)
  wire \$73 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:209" *)
  wire \$75 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:209" *)
  wire \$77 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:185" *)
  wire \$9 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:163" *)
  output boundary_set;
  wire boundary_set;
  (* src = "/home/victor/advent/day9/rtl/checks.py:157" *)
  input [19:0] corner_x;
  wire [19:0] corner_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:158" *)
  input [19:0] corner_y;
  wire [19:0] corner_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:162" *)
  output crossing_inc;
  wire crossing_inc;
  (* src = "/home/victor/advent/day9/rtl/checks.py:148" *)
  input [19:0] edge_p1_x;
  wire [19:0] edge_p1_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:149" *)
  input [19:0] edge_p1_y;
  wire [19:0] edge_p1_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:150" *)
  input [19:0] edge_p2_x;
  wire [19:0] edge_p2_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:151" *)
  input [19:0] edge_p2_y;
  wire [19:0] edge_p2_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:159" *)
  input on_boundary;
  wire on_boundary;
  assign \$9  = \$3  & (* src = "/home/victor/advent/day9/rtl/checks.py:185" *) \$7 ;
  assign \$12  = edge_p1_y < (* src = "/home/victor/advent/day9/rtl/checks.py:173" *) edge_p2_y;
  assign \$11  = \$12  ? (* src = "/home/victor/advent/day9/rtl/checks.py:173" *) edge_p1_y : edge_p2_y;
  assign \$15  = corner_y >= (* src = "/home/victor/advent/day9/rtl/checks.py:187" *) \$11 ;
  assign \$17  = \$9  & (* src = "/home/victor/advent/day9/rtl/checks.py:185" *) \$15 ;
  assign \$1  = ~ (* src = "/home/victor/advent/day9/rtl/checks.py:169" *) on_boundary;
  assign \$20  = edge_p1_y > (* src = "/home/victor/advent/day9/rtl/checks.py:174" *) edge_p2_y;
  assign \$19  = \$20  ? (* src = "/home/victor/advent/day9/rtl/checks.py:174" *) edge_p1_y : edge_p2_y;
  assign \$23  = corner_y < (* src = "/home/victor/advent/day9/rtl/checks.py:188" *) \$19 ;
  assign \$25  = \$17  & (* src = "/home/victor/advent/day9/rtl/checks.py:185" *) \$23 ;
  assign \$27  = \$1  & (* src = "/home/victor/advent/day9/rtl/checks.py:190" *) \$25 ;
  assign \$29  = ~ (* src = "/home/victor/advent/day9/rtl/checks.py:169" *) on_boundary;
  assign \$31  = edge_p1_x == (* src = "/home/victor/advent/day9/rtl/checks.py:179" *) edge_p2_x;
  assign \$33  = corner_x == (* src = "/home/victor/advent/day9/rtl/checks.py:196" *) edge_p1_x;
  assign \$35  = \$31  & (* src = "/home/victor/advent/day9/rtl/checks.py:195" *) \$33 ;
  assign \$38  = edge_p1_y < (* src = "/home/victor/advent/day9/rtl/checks.py:173" *) edge_p2_y;
  assign \$37  = \$38  ? (* src = "/home/victor/advent/day9/rtl/checks.py:173" *) edge_p1_y : edge_p2_y;
  assign \$41  = corner_y >= (* src = "/home/victor/advent/day9/rtl/checks.py:197" *) \$37 ;
  assign \$43  = \$35  & (* src = "/home/victor/advent/day9/rtl/checks.py:195" *) \$41 ;
  assign \$46  = edge_p1_y > (* src = "/home/victor/advent/day9/rtl/checks.py:174" *) edge_p2_y;
  assign \$45  = \$46  ? (* src = "/home/victor/advent/day9/rtl/checks.py:174" *) edge_p1_y : edge_p2_y;
  assign \$4  = edge_p1_y == (* src = "/home/victor/advent/day9/rtl/checks.py:180" *) edge_p2_y;
  assign \$49  = corner_y <= (* src = "/home/victor/advent/day9/rtl/checks.py:198" *) \$45 ;
  assign \$51  = \$43  & (* src = "/home/victor/advent/day9/rtl/checks.py:195" *) \$49 ;
  assign \$53  = edge_p1_y == (* src = "/home/victor/advent/day9/rtl/checks.py:180" *) edge_p2_y;
  assign \$55  = corner_y == (* src = "/home/victor/advent/day9/rtl/checks.py:204" *) edge_p1_y;
  assign \$57  = \$53  & (* src = "/home/victor/advent/day9/rtl/checks.py:203" *) \$55 ;
  assign \$3  = ~ (* src = "/home/victor/advent/day9/rtl/checks.py:185" *) \$4 ;
  assign \$60  = edge_p1_x < (* src = "/home/victor/advent/day9/rtl/checks.py:175" *) edge_p2_x;
  assign \$59  = \$60  ? (* src = "/home/victor/advent/day9/rtl/checks.py:175" *) edge_p1_x : edge_p2_x;
  assign \$63  = corner_x >= (* src = "/home/victor/advent/day9/rtl/checks.py:205" *) \$59 ;
  assign \$65  = \$57  & (* src = "/home/victor/advent/day9/rtl/checks.py:203" *) \$63 ;
  assign \$68  = edge_p1_x > (* src = "/home/victor/advent/day9/rtl/checks.py:176" *) edge_p2_x;
  assign \$67  = \$68  ? (* src = "/home/victor/advent/day9/rtl/checks.py:176" *) edge_p1_x : edge_p2_x;
  assign \$71  = corner_x <= (* src = "/home/victor/advent/day9/rtl/checks.py:206" *) \$67 ;
  assign \$73  = \$65  & (* src = "/home/victor/advent/day9/rtl/checks.py:203" *) \$71 ;
  assign \$75  = \$51  | (* src = "/home/victor/advent/day9/rtl/checks.py:209" *) \$73 ;
  assign \$77  = \$29  & (* src = "/home/victor/advent/day9/rtl/checks.py:209" *) \$75 ;
  assign \$7  = edge_p1_x <= (* src = "/home/victor/advent/day9/rtl/checks.py:186" *) corner_x;
  assign boundary_set = \$77 ;
  assign crossing_inc = \$27 ;
endmodule

(* \amaranth.hierarchy  = "top.wrapper.finder.validator.cv_1" *)
(* generator = "Amaranth" *)
module cv_1(edge_p1_y, edge_p2_x, edge_p2_y, corner_x, corner_y, on_boundary, crossing_inc, boundary_set, edge_p1_x);
  (* src = "/home/victor/advent/day9/rtl/checks.py:169" *)
  wire \$1 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:173" *)
  wire [19:0] \$11 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:173" *)
  wire \$12 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:187" *)
  wire \$15 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:185" *)
  wire \$17 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:174" *)
  wire [19:0] \$19 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:174" *)
  wire \$20 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:188" *)
  wire \$23 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:185" *)
  wire \$25 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:190" *)
  wire \$27 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:169" *)
  wire \$29 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:185" *)
  wire \$3 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:179" *)
  wire \$31 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:196" *)
  wire \$33 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:195" *)
  wire \$35 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:173" *)
  wire [19:0] \$37 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:173" *)
  wire \$38 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:180" *)
  wire \$4 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:197" *)
  wire \$41 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:195" *)
  wire \$43 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:174" *)
  wire [19:0] \$45 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:174" *)
  wire \$46 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:198" *)
  wire \$49 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:195" *)
  wire \$51 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:180" *)
  wire \$53 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:204" *)
  wire \$55 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:203" *)
  wire \$57 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:175" *)
  wire [19:0] \$59 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:175" *)
  wire \$60 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:205" *)
  wire \$63 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:203" *)
  wire \$65 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:176" *)
  wire [19:0] \$67 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:176" *)
  wire \$68 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:186" *)
  wire \$7 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:206" *)
  wire \$71 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:203" *)
  wire \$73 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:209" *)
  wire \$75 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:209" *)
  wire \$77 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:185" *)
  wire \$9 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:163" *)
  output boundary_set;
  wire boundary_set;
  (* src = "/home/victor/advent/day9/rtl/checks.py:157" *)
  input [19:0] corner_x;
  wire [19:0] corner_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:158" *)
  input [19:0] corner_y;
  wire [19:0] corner_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:162" *)
  output crossing_inc;
  wire crossing_inc;
  (* src = "/home/victor/advent/day9/rtl/checks.py:148" *)
  input [19:0] edge_p1_x;
  wire [19:0] edge_p1_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:149" *)
  input [19:0] edge_p1_y;
  wire [19:0] edge_p1_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:150" *)
  input [19:0] edge_p2_x;
  wire [19:0] edge_p2_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:151" *)
  input [19:0] edge_p2_y;
  wire [19:0] edge_p2_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:159" *)
  input on_boundary;
  wire on_boundary;
  assign \$9  = \$3  & (* src = "/home/victor/advent/day9/rtl/checks.py:185" *) \$7 ;
  assign \$12  = edge_p1_y < (* src = "/home/victor/advent/day9/rtl/checks.py:173" *) edge_p2_y;
  assign \$11  = \$12  ? (* src = "/home/victor/advent/day9/rtl/checks.py:173" *) edge_p1_y : edge_p2_y;
  assign \$15  = corner_y >= (* src = "/home/victor/advent/day9/rtl/checks.py:187" *) \$11 ;
  assign \$17  = \$9  & (* src = "/home/victor/advent/day9/rtl/checks.py:185" *) \$15 ;
  assign \$1  = ~ (* src = "/home/victor/advent/day9/rtl/checks.py:169" *) on_boundary;
  assign \$20  = edge_p1_y > (* src = "/home/victor/advent/day9/rtl/checks.py:174" *) edge_p2_y;
  assign \$19  = \$20  ? (* src = "/home/victor/advent/day9/rtl/checks.py:174" *) edge_p1_y : edge_p2_y;
  assign \$23  = corner_y < (* src = "/home/victor/advent/day9/rtl/checks.py:188" *) \$19 ;
  assign \$25  = \$17  & (* src = "/home/victor/advent/day9/rtl/checks.py:185" *) \$23 ;
  assign \$27  = \$1  & (* src = "/home/victor/advent/day9/rtl/checks.py:190" *) \$25 ;
  assign \$29  = ~ (* src = "/home/victor/advent/day9/rtl/checks.py:169" *) on_boundary;
  assign \$31  = edge_p1_x == (* src = "/home/victor/advent/day9/rtl/checks.py:179" *) edge_p2_x;
  assign \$33  = corner_x == (* src = "/home/victor/advent/day9/rtl/checks.py:196" *) edge_p1_x;
  assign \$35  = \$31  & (* src = "/home/victor/advent/day9/rtl/checks.py:195" *) \$33 ;
  assign \$38  = edge_p1_y < (* src = "/home/victor/advent/day9/rtl/checks.py:173" *) edge_p2_y;
  assign \$37  = \$38  ? (* src = "/home/victor/advent/day9/rtl/checks.py:173" *) edge_p1_y : edge_p2_y;
  assign \$41  = corner_y >= (* src = "/home/victor/advent/day9/rtl/checks.py:197" *) \$37 ;
  assign \$43  = \$35  & (* src = "/home/victor/advent/day9/rtl/checks.py:195" *) \$41 ;
  assign \$46  = edge_p1_y > (* src = "/home/victor/advent/day9/rtl/checks.py:174" *) edge_p2_y;
  assign \$45  = \$46  ? (* src = "/home/victor/advent/day9/rtl/checks.py:174" *) edge_p1_y : edge_p2_y;
  assign \$4  = edge_p1_y == (* src = "/home/victor/advent/day9/rtl/checks.py:180" *) edge_p2_y;
  assign \$49  = corner_y <= (* src = "/home/victor/advent/day9/rtl/checks.py:198" *) \$45 ;
  assign \$51  = \$43  & (* src = "/home/victor/advent/day9/rtl/checks.py:195" *) \$49 ;
  assign \$53  = edge_p1_y == (* src = "/home/victor/advent/day9/rtl/checks.py:180" *) edge_p2_y;
  assign \$55  = corner_y == (* src = "/home/victor/advent/day9/rtl/checks.py:204" *) edge_p1_y;
  assign \$57  = \$53  & (* src = "/home/victor/advent/day9/rtl/checks.py:203" *) \$55 ;
  assign \$3  = ~ (* src = "/home/victor/advent/day9/rtl/checks.py:185" *) \$4 ;
  assign \$60  = edge_p1_x < (* src = "/home/victor/advent/day9/rtl/checks.py:175" *) edge_p2_x;
  assign \$59  = \$60  ? (* src = "/home/victor/advent/day9/rtl/checks.py:175" *) edge_p1_x : edge_p2_x;
  assign \$63  = corner_x >= (* src = "/home/victor/advent/day9/rtl/checks.py:205" *) \$59 ;
  assign \$65  = \$57  & (* src = "/home/victor/advent/day9/rtl/checks.py:203" *) \$63 ;
  assign \$68  = edge_p1_x > (* src = "/home/victor/advent/day9/rtl/checks.py:176" *) edge_p2_x;
  assign \$67  = \$68  ? (* src = "/home/victor/advent/day9/rtl/checks.py:176" *) edge_p1_x : edge_p2_x;
  assign \$71  = corner_x <= (* src = "/home/victor/advent/day9/rtl/checks.py:206" *) \$67 ;
  assign \$73  = \$65  & (* src = "/home/victor/advent/day9/rtl/checks.py:203" *) \$71 ;
  assign \$75  = \$51  | (* src = "/home/victor/advent/day9/rtl/checks.py:209" *) \$73 ;
  assign \$77  = \$29  & (* src = "/home/victor/advent/day9/rtl/checks.py:209" *) \$75 ;
  assign \$7  = edge_p1_x <= (* src = "/home/victor/advent/day9/rtl/checks.py:186" *) corner_x;
  assign boundary_set = \$77 ;
  assign crossing_inc = \$27 ;
endmodule

(* \amaranth.hierarchy  = "top.wrapper.finder.validator.cv_2" *)
(* generator = "Amaranth" *)
module cv_2(edge_p1_y, edge_p2_x, edge_p2_y, corner_x, corner_y, on_boundary, crossing_inc, boundary_set, edge_p1_x);
  (* src = "/home/victor/advent/day9/rtl/checks.py:169" *)
  wire \$1 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:173" *)
  wire [19:0] \$11 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:173" *)
  wire \$12 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:187" *)
  wire \$15 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:185" *)
  wire \$17 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:174" *)
  wire [19:0] \$19 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:174" *)
  wire \$20 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:188" *)
  wire \$23 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:185" *)
  wire \$25 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:190" *)
  wire \$27 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:169" *)
  wire \$29 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:185" *)
  wire \$3 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:179" *)
  wire \$31 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:196" *)
  wire \$33 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:195" *)
  wire \$35 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:173" *)
  wire [19:0] \$37 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:173" *)
  wire \$38 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:180" *)
  wire \$4 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:197" *)
  wire \$41 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:195" *)
  wire \$43 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:174" *)
  wire [19:0] \$45 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:174" *)
  wire \$46 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:198" *)
  wire \$49 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:195" *)
  wire \$51 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:180" *)
  wire \$53 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:204" *)
  wire \$55 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:203" *)
  wire \$57 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:175" *)
  wire [19:0] \$59 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:175" *)
  wire \$60 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:205" *)
  wire \$63 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:203" *)
  wire \$65 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:176" *)
  wire [19:0] \$67 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:176" *)
  wire \$68 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:186" *)
  wire \$7 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:206" *)
  wire \$71 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:203" *)
  wire \$73 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:209" *)
  wire \$75 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:209" *)
  wire \$77 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:185" *)
  wire \$9 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:163" *)
  output boundary_set;
  wire boundary_set;
  (* src = "/home/victor/advent/day9/rtl/checks.py:157" *)
  input [19:0] corner_x;
  wire [19:0] corner_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:158" *)
  input [19:0] corner_y;
  wire [19:0] corner_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:162" *)
  output crossing_inc;
  wire crossing_inc;
  (* src = "/home/victor/advent/day9/rtl/checks.py:148" *)
  input [19:0] edge_p1_x;
  wire [19:0] edge_p1_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:149" *)
  input [19:0] edge_p1_y;
  wire [19:0] edge_p1_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:150" *)
  input [19:0] edge_p2_x;
  wire [19:0] edge_p2_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:151" *)
  input [19:0] edge_p2_y;
  wire [19:0] edge_p2_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:159" *)
  input on_boundary;
  wire on_boundary;
  assign \$9  = \$3  & (* src = "/home/victor/advent/day9/rtl/checks.py:185" *) \$7 ;
  assign \$12  = edge_p1_y < (* src = "/home/victor/advent/day9/rtl/checks.py:173" *) edge_p2_y;
  assign \$11  = \$12  ? (* src = "/home/victor/advent/day9/rtl/checks.py:173" *) edge_p1_y : edge_p2_y;
  assign \$15  = corner_y >= (* src = "/home/victor/advent/day9/rtl/checks.py:187" *) \$11 ;
  assign \$17  = \$9  & (* src = "/home/victor/advent/day9/rtl/checks.py:185" *) \$15 ;
  assign \$1  = ~ (* src = "/home/victor/advent/day9/rtl/checks.py:169" *) on_boundary;
  assign \$20  = edge_p1_y > (* src = "/home/victor/advent/day9/rtl/checks.py:174" *) edge_p2_y;
  assign \$19  = \$20  ? (* src = "/home/victor/advent/day9/rtl/checks.py:174" *) edge_p1_y : edge_p2_y;
  assign \$23  = corner_y < (* src = "/home/victor/advent/day9/rtl/checks.py:188" *) \$19 ;
  assign \$25  = \$17  & (* src = "/home/victor/advent/day9/rtl/checks.py:185" *) \$23 ;
  assign \$27  = \$1  & (* src = "/home/victor/advent/day9/rtl/checks.py:190" *) \$25 ;
  assign \$29  = ~ (* src = "/home/victor/advent/day9/rtl/checks.py:169" *) on_boundary;
  assign \$31  = edge_p1_x == (* src = "/home/victor/advent/day9/rtl/checks.py:179" *) edge_p2_x;
  assign \$33  = corner_x == (* src = "/home/victor/advent/day9/rtl/checks.py:196" *) edge_p1_x;
  assign \$35  = \$31  & (* src = "/home/victor/advent/day9/rtl/checks.py:195" *) \$33 ;
  assign \$38  = edge_p1_y < (* src = "/home/victor/advent/day9/rtl/checks.py:173" *) edge_p2_y;
  assign \$37  = \$38  ? (* src = "/home/victor/advent/day9/rtl/checks.py:173" *) edge_p1_y : edge_p2_y;
  assign \$41  = corner_y >= (* src = "/home/victor/advent/day9/rtl/checks.py:197" *) \$37 ;
  assign \$43  = \$35  & (* src = "/home/victor/advent/day9/rtl/checks.py:195" *) \$41 ;
  assign \$46  = edge_p1_y > (* src = "/home/victor/advent/day9/rtl/checks.py:174" *) edge_p2_y;
  assign \$45  = \$46  ? (* src = "/home/victor/advent/day9/rtl/checks.py:174" *) edge_p1_y : edge_p2_y;
  assign \$4  = edge_p1_y == (* src = "/home/victor/advent/day9/rtl/checks.py:180" *) edge_p2_y;
  assign \$49  = corner_y <= (* src = "/home/victor/advent/day9/rtl/checks.py:198" *) \$45 ;
  assign \$51  = \$43  & (* src = "/home/victor/advent/day9/rtl/checks.py:195" *) \$49 ;
  assign \$53  = edge_p1_y == (* src = "/home/victor/advent/day9/rtl/checks.py:180" *) edge_p2_y;
  assign \$55  = corner_y == (* src = "/home/victor/advent/day9/rtl/checks.py:204" *) edge_p1_y;
  assign \$57  = \$53  & (* src = "/home/victor/advent/day9/rtl/checks.py:203" *) \$55 ;
  assign \$3  = ~ (* src = "/home/victor/advent/day9/rtl/checks.py:185" *) \$4 ;
  assign \$60  = edge_p1_x < (* src = "/home/victor/advent/day9/rtl/checks.py:175" *) edge_p2_x;
  assign \$59  = \$60  ? (* src = "/home/victor/advent/day9/rtl/checks.py:175" *) edge_p1_x : edge_p2_x;
  assign \$63  = corner_x >= (* src = "/home/victor/advent/day9/rtl/checks.py:205" *) \$59 ;
  assign \$65  = \$57  & (* src = "/home/victor/advent/day9/rtl/checks.py:203" *) \$63 ;
  assign \$68  = edge_p1_x > (* src = "/home/victor/advent/day9/rtl/checks.py:176" *) edge_p2_x;
  assign \$67  = \$68  ? (* src = "/home/victor/advent/day9/rtl/checks.py:176" *) edge_p1_x : edge_p2_x;
  assign \$71  = corner_x <= (* src = "/home/victor/advent/day9/rtl/checks.py:206" *) \$67 ;
  assign \$73  = \$65  & (* src = "/home/victor/advent/day9/rtl/checks.py:203" *) \$71 ;
  assign \$75  = \$51  | (* src = "/home/victor/advent/day9/rtl/checks.py:209" *) \$73 ;
  assign \$77  = \$29  & (* src = "/home/victor/advent/day9/rtl/checks.py:209" *) \$75 ;
  assign \$7  = edge_p1_x <= (* src = "/home/victor/advent/day9/rtl/checks.py:186" *) corner_x;
  assign boundary_set = \$77 ;
  assign crossing_inc = \$27 ;
endmodule

(* \amaranth.hierarchy  = "top.wrapper.finder.validator.cv_3" *)
(* generator = "Amaranth" *)
module cv_3(edge_p1_y, edge_p2_x, edge_p2_y, corner_x, corner_y, on_boundary, crossing_inc, boundary_set, edge_p1_x);
  (* src = "/home/victor/advent/day9/rtl/checks.py:169" *)
  wire \$1 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:173" *)
  wire [19:0] \$11 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:173" *)
  wire \$12 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:187" *)
  wire \$15 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:185" *)
  wire \$17 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:174" *)
  wire [19:0] \$19 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:174" *)
  wire \$20 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:188" *)
  wire \$23 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:185" *)
  wire \$25 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:190" *)
  wire \$27 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:169" *)
  wire \$29 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:185" *)
  wire \$3 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:179" *)
  wire \$31 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:196" *)
  wire \$33 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:195" *)
  wire \$35 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:173" *)
  wire [19:0] \$37 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:173" *)
  wire \$38 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:180" *)
  wire \$4 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:197" *)
  wire \$41 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:195" *)
  wire \$43 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:174" *)
  wire [19:0] \$45 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:174" *)
  wire \$46 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:198" *)
  wire \$49 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:195" *)
  wire \$51 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:180" *)
  wire \$53 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:204" *)
  wire \$55 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:203" *)
  wire \$57 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:175" *)
  wire [19:0] \$59 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:175" *)
  wire \$60 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:205" *)
  wire \$63 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:203" *)
  wire \$65 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:176" *)
  wire [19:0] \$67 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:176" *)
  wire \$68 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:186" *)
  wire \$7 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:206" *)
  wire \$71 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:203" *)
  wire \$73 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:209" *)
  wire \$75 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:209" *)
  wire \$77 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:185" *)
  wire \$9 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:163" *)
  output boundary_set;
  wire boundary_set;
  (* src = "/home/victor/advent/day9/rtl/checks.py:157" *)
  input [19:0] corner_x;
  wire [19:0] corner_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:158" *)
  input [19:0] corner_y;
  wire [19:0] corner_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:162" *)
  output crossing_inc;
  wire crossing_inc;
  (* src = "/home/victor/advent/day9/rtl/checks.py:148" *)
  input [19:0] edge_p1_x;
  wire [19:0] edge_p1_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:149" *)
  input [19:0] edge_p1_y;
  wire [19:0] edge_p1_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:150" *)
  input [19:0] edge_p2_x;
  wire [19:0] edge_p2_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:151" *)
  input [19:0] edge_p2_y;
  wire [19:0] edge_p2_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:159" *)
  input on_boundary;
  wire on_boundary;
  assign \$9  = \$3  & (* src = "/home/victor/advent/day9/rtl/checks.py:185" *) \$7 ;
  assign \$12  = edge_p1_y < (* src = "/home/victor/advent/day9/rtl/checks.py:173" *) edge_p2_y;
  assign \$11  = \$12  ? (* src = "/home/victor/advent/day9/rtl/checks.py:173" *) edge_p1_y : edge_p2_y;
  assign \$15  = corner_y >= (* src = "/home/victor/advent/day9/rtl/checks.py:187" *) \$11 ;
  assign \$17  = \$9  & (* src = "/home/victor/advent/day9/rtl/checks.py:185" *) \$15 ;
  assign \$1  = ~ (* src = "/home/victor/advent/day9/rtl/checks.py:169" *) on_boundary;
  assign \$20  = edge_p1_y > (* src = "/home/victor/advent/day9/rtl/checks.py:174" *) edge_p2_y;
  assign \$19  = \$20  ? (* src = "/home/victor/advent/day9/rtl/checks.py:174" *) edge_p1_y : edge_p2_y;
  assign \$23  = corner_y < (* src = "/home/victor/advent/day9/rtl/checks.py:188" *) \$19 ;
  assign \$25  = \$17  & (* src = "/home/victor/advent/day9/rtl/checks.py:185" *) \$23 ;
  assign \$27  = \$1  & (* src = "/home/victor/advent/day9/rtl/checks.py:190" *) \$25 ;
  assign \$29  = ~ (* src = "/home/victor/advent/day9/rtl/checks.py:169" *) on_boundary;
  assign \$31  = edge_p1_x == (* src = "/home/victor/advent/day9/rtl/checks.py:179" *) edge_p2_x;
  assign \$33  = corner_x == (* src = "/home/victor/advent/day9/rtl/checks.py:196" *) edge_p1_x;
  assign \$35  = \$31  & (* src = "/home/victor/advent/day9/rtl/checks.py:195" *) \$33 ;
  assign \$38  = edge_p1_y < (* src = "/home/victor/advent/day9/rtl/checks.py:173" *) edge_p2_y;
  assign \$37  = \$38  ? (* src = "/home/victor/advent/day9/rtl/checks.py:173" *) edge_p1_y : edge_p2_y;
  assign \$41  = corner_y >= (* src = "/home/victor/advent/day9/rtl/checks.py:197" *) \$37 ;
  assign \$43  = \$35  & (* src = "/home/victor/advent/day9/rtl/checks.py:195" *) \$41 ;
  assign \$46  = edge_p1_y > (* src = "/home/victor/advent/day9/rtl/checks.py:174" *) edge_p2_y;
  assign \$45  = \$46  ? (* src = "/home/victor/advent/day9/rtl/checks.py:174" *) edge_p1_y : edge_p2_y;
  assign \$4  = edge_p1_y == (* src = "/home/victor/advent/day9/rtl/checks.py:180" *) edge_p2_y;
  assign \$49  = corner_y <= (* src = "/home/victor/advent/day9/rtl/checks.py:198" *) \$45 ;
  assign \$51  = \$43  & (* src = "/home/victor/advent/day9/rtl/checks.py:195" *) \$49 ;
  assign \$53  = edge_p1_y == (* src = "/home/victor/advent/day9/rtl/checks.py:180" *) edge_p2_y;
  assign \$55  = corner_y == (* src = "/home/victor/advent/day9/rtl/checks.py:204" *) edge_p1_y;
  assign \$57  = \$53  & (* src = "/home/victor/advent/day9/rtl/checks.py:203" *) \$55 ;
  assign \$3  = ~ (* src = "/home/victor/advent/day9/rtl/checks.py:185" *) \$4 ;
  assign \$60  = edge_p1_x < (* src = "/home/victor/advent/day9/rtl/checks.py:175" *) edge_p2_x;
  assign \$59  = \$60  ? (* src = "/home/victor/advent/day9/rtl/checks.py:175" *) edge_p1_x : edge_p2_x;
  assign \$63  = corner_x >= (* src = "/home/victor/advent/day9/rtl/checks.py:205" *) \$59 ;
  assign \$65  = \$57  & (* src = "/home/victor/advent/day9/rtl/checks.py:203" *) \$63 ;
  assign \$68  = edge_p1_x > (* src = "/home/victor/advent/day9/rtl/checks.py:176" *) edge_p2_x;
  assign \$67  = \$68  ? (* src = "/home/victor/advent/day9/rtl/checks.py:176" *) edge_p1_x : edge_p2_x;
  assign \$71  = corner_x <= (* src = "/home/victor/advent/day9/rtl/checks.py:206" *) \$67 ;
  assign \$73  = \$65  & (* src = "/home/victor/advent/day9/rtl/checks.py:203" *) \$71 ;
  assign \$75  = \$51  | (* src = "/home/victor/advent/day9/rtl/checks.py:209" *) \$73 ;
  assign \$77  = \$29  & (* src = "/home/victor/advent/day9/rtl/checks.py:209" *) \$75 ;
  assign \$7  = edge_p1_x <= (* src = "/home/victor/advent/day9/rtl/checks.py:186" *) corner_x;
  assign boundary_set = \$77 ;
  assign crossing_inc = \$27 ;
endmodule

(* \amaranth.hierarchy  = "top.wrapper.finder" *)
(* generator = "Amaranth" *)
module finder(start_search, vertex_x, vertex_y, vertex_valid, done, max_area, rst, clk, vertex_last);
  reg \$auto$verilog_backend.cc:2083:dump_module$2  = 0;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *)
  wire [20:0] \$10 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *)
  wire [11:0] \$101 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *)
  wire \$103 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:421" *)
  wire \$105 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:434" *)
  wire \$107 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *)
  wire [11:0] \$109 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *)
  wire \$111 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:409" *)
  wire [11:0] \$113 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *)
  wire [11:0] \$115 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *)
  wire \$117 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:409" *)
  wire [11:0] \$119 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *)
  wire [41:0] \$12 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:409" *)
  wire [11:0] \$120 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *)
  wire [11:0] \$122 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *)
  wire \$124 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:409" *)
  wire [11:0] \$126 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *)
  wire [11:0] \$128 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *)
  wire \$130 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:418" *)
  wire [12:0] \$132 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:409" *)
  wire [11:0] \$133 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:418" *)
  wire [12:0] \$135 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:408" *)
  wire [11:0] \$137 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:408" *)
  wire [11:0] \$138 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:330" *)
  wire \$14 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:380" *)
  wire [20:0] \$140 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:380" *)
  wire [20:0] \$141 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
  wire \$143 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
  wire \$145 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
  wire \$147 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *)
  wire [20:0] \$149 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *)
  wire [20:0] \$151 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *)
  wire [41:0] \$153 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:330" *)
  wire \$155 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:331" *)
  wire [20:0] \$157 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:331" *)
  wire [20:0] \$158 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
  wire \$16 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:394" *)
  wire \$160 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:388" *)
  wire \$162 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:394" *)
  wire \$164 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:260" *)
  wire [10:0] \$166 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:260" *)
  wire [10:0] \$167 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:382" *)
  wire [32:0] \$169 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:382" *)
  wire [32:0] \$170 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:394" *)
  wire \$172 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:262" *)
  wire [11:0] \$174 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:262" *)
  wire \$176 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:266" *)
  wire [10:0] \$178 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:266" *)
  wire [10:0] \$179 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
  wire \$18 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:354" *)
  wire \$181 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:368" *)
  wire \$183 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:348" *)
  wire [11:0] \$185 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:348" *)
  wire \$187 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:350" *)
  wire [11:0] \$189 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:357" *)
  wire [11:0] \$191 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:357" *)
  wire \$193 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:350" *)
  wire [11:0] \$195 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:350" *)
  wire [11:0] \$196 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:349" *)
  wire [11:0] \$198 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:349" *)
  wire [11:0] \$199 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
  wire \$2 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
  wire \$20 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *)
  wire [11:0] \$201 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *)
  wire \$203 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:409" *)
  wire [11:0] \$205 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *)
  wire [11:0] \$207 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *)
  wire \$209 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:421" *)
  wire \$211 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:426" *)
  wire [12:0] \$213 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:409" *)
  wire [11:0] \$214 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:426" *)
  wire [12:0] \$216 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:409" *)
  wire [11:0] \$218 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:409" *)
  wire [11:0] \$219 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *)
  wire [20:0] \$22 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:434" *)
  wire \$221 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:408" *)
  wire [11:0] \$223 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:408" *)
  wire [11:0] \$224 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *)
  wire [11:0] \$226 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *)
  wire \$228 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:409" *)
  wire [11:0] \$230 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *)
  wire [11:0] \$232 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *)
  wire \$234 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:421" *)
  wire \$236 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *)
  wire [11:0] \$238 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *)
  wire [20:0] \$24 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *)
  wire \$240 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:409" *)
  wire [11:0] \$242 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *)
  wire [11:0] \$244 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *)
  wire \$246 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:421" *)
  wire \$248 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *)
  wire [11:0] \$250 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *)
  wire \$252 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:434" *)
  wire \$254 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *)
  wire [11:0] \$256 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *)
  wire \$258 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *)
  wire [41:0] \$26 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:434" *)
  wire \$260 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:291" *)
  wire [19:0] \$262 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:291" *)
  wire \$263 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:292" *)
  wire [19:0] \$266 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:292" *)
  wire \$267 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:293" *)
  wire [19:0] \$270 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:293" *)
  wire \$271 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:294" *)
  wire [19:0] \$274 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:294" *)
  wire \$275 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:296" *)
  wire [20:0] \$278 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:292" *)
  wire [19:0] \$279 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:330" *)
  wire \$28 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:292" *)
  wire \$280 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:291" *)
  wire [19:0] \$283 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:291" *)
  wire \$284 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:296" *)
  wire [20:0] \$287 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:297" *)
  wire [20:0] \$289 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:294" *)
  wire [19:0] \$290 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:294" *)
  wire \$291 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:293" *)
  wire [19:0] \$294 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:293" *)
  wire \$295 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:297" *)
  wire [20:0] \$298 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
  wire \$30 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:354" *)
  wire \$300 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:368" *)
  wire \$302 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:348" *)
  wire [11:0] \$304 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:348" *)
  wire \$306 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:350" *)
  wire [11:0] \$308 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:357" *)
  wire [11:0] \$310 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:357" *)
  wire \$312 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *)
  wire [41:0] \$314 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *)
  wire [20:0] \$315 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *)
  wire [20:0] \$317 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *)
  wire [41:0] \$319 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
  wire \$32 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:354" *)
  wire \$321 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:368" *)
  wire \$323 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:354" *)
  wire \$325 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:368" *)
  wire \$327 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
  wire \$34 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *)
  wire [20:0] \$36 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *)
  wire [20:0] \$38 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
  wire \$4 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *)
  wire [41:0] \$40 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:330" *)
  wire \$42 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
  wire \$44 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
  wire \$46 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
  wire \$48 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *)
  wire [20:0] \$50 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *)
  wire [20:0] \$52 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *)
  wire [41:0] \$54 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:330" *)
  wire \$56 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
  wire \$58 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
  wire \$6 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
  wire \$60 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
  wire \$62 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *)
  wire [20:0] \$64 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *)
  wire [20:0] \$66 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *)
  wire [41:0] \$68 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:330" *)
  wire \$70 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:218" *)
  wire [10:0] \$72 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:218" *)
  wire [10:0] \$73 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:219" *)
  wire [10:0] \$75 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:262" *)
  wire [11:0] \$77 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:262" *)
  wire \$79 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *)
  wire [20:0] \$8 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
  wire \$81 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
  wire \$83 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
  wire \$85 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *)
  wire [20:0] \$87 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *)
  wire [20:0] \$89 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *)
  wire [41:0] \$91 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:330" *)
  wire \$93 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *)
  wire [11:0] \$95 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *)
  wire \$97 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:409" *)
  wire [11:0] \$99 ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:73" *)
  reg busy;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:124" *)
  reg [39:0] cand_area = 40'h0000000000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:124" *)
  reg [39:0] \cand_area$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:123" *)
  reg [19:0] cand_height = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:123" *)
  reg [19:0] \cand_height$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:122" *)
  reg [19:0] cand_width = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:122" *)
  reg [19:0] \cand_width$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:120" *)
  reg [19:0] cand_x = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:120" *)
  reg [19:0] \cand_x$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:121" *)
  reg [19:0] cand_y = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:121" *)
  reg [19:0] \cand_y$next ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input clk;
  wire clk;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:88" *)
  wire [39:0] debug_max_area;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:86" *)
  wire [10:0] debug_num_vertices;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:87" *)
  wire [19:0] debug_rect_count;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:85" *)
  wire [3:0] debug_state;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:74" *)
  output done;
  reg done = 1'h0;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:74" *)
  reg \done$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
  reg [3:0] fsm_state = 4'h0;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
  reg [3:0] \fsm_state$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:140" *)
  reg [19:0] height_reg = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:140" *)
  reg [19:0] \height_reg$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:78" *)
  output [39:0] max_area;
  reg [39:0] max_area = 40'h0000000000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:78" *)
  reg [39:0] \max_area$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:143" *)
  reg [39:0] max_area_reg = 40'h0000000000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:143" *)
  reg [39:0] \max_area_reg$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:134" *)
  reg [19:0] max_x_reg = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:134" *)
  reg [19:0] \max_x_reg$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:136" *)
  reg [19:0] max_y_reg = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:136" *)
  reg [19:0] \max_y_reg$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:156" *)
  wire [19:0] mem_x;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:157" *)
  wire [19:0] mem_y;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:133" *)
  reg [19:0] min_x_reg = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:133" *)
  reg [19:0] \min_x_reg$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:135" *)
  reg [19:0] min_y_reg = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:135" *)
  reg [19:0] \min_y_reg$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:106" *)
  reg [10:0] num_vertices = 11'h000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:106" *)
  reg [10:0] \num_vertices$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:114" *)
  reg [9:0] poly_load_addr = 10'h000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:114" *)
  reg [9:0] \poly_load_addr$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:151" *)
  reg [1:0] prefetch_state = 2'h0;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:151" *)
  reg [1:0] \prefetch_state$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:152" *)
  reg [19:0] prefetched_x = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:152" *)
  reg [19:0] \prefetched_x$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:153" *)
  reg [19:0] prefetched_y = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:153" *)
  reg [19:0] \prefetched_y$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:117" *)
  reg [19:0] pruned_count = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:117" *)
  reg [19:0] \pruned_count$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:145" *)
  reg [19:0] rect_count = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:145" *)
  reg [19:0] \rect_count$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:110" *)
  reg [10:0] rect_i = 11'h000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:110" *)
  reg [10:0] \rect_i$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:111" *)
  reg [10:0] rect_j = 11'h000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:111" *)
  reg [10:0] \rect_j$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:82" *)
  reg [19:0] rectangles_pruned = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:82" *)
  reg [19:0] \rectangles_pruned$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:81" *)
  reg [19:0] rectangles_tested = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:81" *)
  reg [19:0] \rectangles_tested$next ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input rst;
  wire rst;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:72" *)
  input start_search;
  wire start_search;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:147" *)
  reg [9:0] start_vertex_reg = 10'h000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:147" *)
  reg [9:0] \start_vertex_reg$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:77" *)
  reg valid = 1'h0;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:77" *)
  reg \valid$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:144" *)
  reg valid_found = 1'h0;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:144" *)
  reg \valid_found$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:84" *)
  reg [31:0] validation_cycles = 32'd0;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:84" *)
  reg [31:0] \validation_cycles$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:146" *)
  reg [31:0] validation_cycles_reg = 32'd0;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:146" *)
  reg [31:0] \validation_cycles_reg$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:89" *)
  wire validator_check1_fail;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:90" *)
  wire validator_check2_fail;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:85" *)
  wire validator_done;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:94" *)
  wire [9:0] validator_fail_edge_index;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:88" *)
  wire validator_is_valid;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:77" *)
  reg [9:0] validator_load_addr;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:78" *)
  reg [19:0] validator_load_data_x;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:79" *)
  reg [19:0] validator_load_data_y;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:76" *)
  reg validator_load_mode;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:80" *)
  reg validator_load_wr;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:72" *)
  wire [10:0] validator_num_vertices;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:69" *)
  reg [19:0] validator_rect_height;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:68" *)
  reg [19:0] validator_rect_width;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:66" *)
  reg [19:0] validator_rect_x;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:67" *)
  reg [19:0] validator_rect_y;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:83" *)
  reg validator_start;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:73" *)
  wire [9:0] validator_start_vertex;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:93" *)
  wire [15:0] validator_validation_cycles;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:127" *)
  reg [19:0] vertex_i_x = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:127" *)
  reg [19:0] \vertex_i_x$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:128" *)
  reg [19:0] vertex_i_y = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:128" *)
  reg [19:0] \vertex_i_y$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:129" *)
  reg [19:0] vertex_j_x = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:129" *)
  reg [19:0] \vertex_j_x$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:130" *)
  reg [19:0] vertex_j_y = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:130" *)
  reg [19:0] \vertex_j_y$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:69" *)
  input vertex_last;
  wire vertex_last;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:96" *)
  reg [9:0] vertex_mem_r_addr;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:96" *)
  wire [39:0] vertex_mem_r_data;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:96" *)
  wire vertex_mem_r_en;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:97" *)
  reg [9:0] vertex_mem_w_addr = 10'h000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:97" *)
  reg [9:0] \vertex_mem_w_addr$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:97" *)
  reg [39:0] vertex_mem_w_data = 40'h0000000000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:97" *)
  reg [39:0] \vertex_mem_w_data$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:97" *)
  reg vertex_mem_w_en = 1'h0;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:97" *)
  reg \vertex_mem_w_en$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:68" *)
  input vertex_valid;
  wire vertex_valid;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:66" *)
  input [19:0] vertex_x;
  wire [19:0] vertex_x;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:67" *)
  input [19:0] vertex_y;
  wire [19:0] vertex_y;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:83" *)
  reg [10:0] vertices_loaded = 11'h000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:83" *)
  reg [10:0] \vertices_loaded$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:139" *)
  reg [19:0] width_reg = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:139" *)
  reg [19:0] \width_reg$next ;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:107" *)
  reg [9:0] write_addr = 10'h000;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:107" *)
  reg [9:0] \write_addr$next ;
  reg [39:0] vertex_mem [1023:0];
  initial begin
    vertex_mem[0] = 40'h0000000000;
    vertex_mem[1] = 40'h0000000000;
    vertex_mem[2] = 40'h0000000000;
    vertex_mem[3] = 40'h0000000000;
    vertex_mem[4] = 40'h0000000000;
    vertex_mem[5] = 40'h0000000000;
    vertex_mem[6] = 40'h0000000000;
    vertex_mem[7] = 40'h0000000000;
    vertex_mem[8] = 40'h0000000000;
    vertex_mem[9] = 40'h0000000000;
    vertex_mem[10] = 40'h0000000000;
    vertex_mem[11] = 40'h0000000000;
    vertex_mem[12] = 40'h0000000000;
    vertex_mem[13] = 40'h0000000000;
    vertex_mem[14] = 40'h0000000000;
    vertex_mem[15] = 40'h0000000000;
    vertex_mem[16] = 40'h0000000000;
    vertex_mem[17] = 40'h0000000000;
    vertex_mem[18] = 40'h0000000000;
    vertex_mem[19] = 40'h0000000000;
    vertex_mem[20] = 40'h0000000000;
    vertex_mem[21] = 40'h0000000000;
    vertex_mem[22] = 40'h0000000000;
    vertex_mem[23] = 40'h0000000000;
    vertex_mem[24] = 40'h0000000000;
    vertex_mem[25] = 40'h0000000000;
    vertex_mem[26] = 40'h0000000000;
    vertex_mem[27] = 40'h0000000000;
    vertex_mem[28] = 40'h0000000000;
    vertex_mem[29] = 40'h0000000000;
    vertex_mem[30] = 40'h0000000000;
    vertex_mem[31] = 40'h0000000000;
    vertex_mem[32] = 40'h0000000000;
    vertex_mem[33] = 40'h0000000000;
    vertex_mem[34] = 40'h0000000000;
    vertex_mem[35] = 40'h0000000000;
    vertex_mem[36] = 40'h0000000000;
    vertex_mem[37] = 40'h0000000000;
    vertex_mem[38] = 40'h0000000000;
    vertex_mem[39] = 40'h0000000000;
    vertex_mem[40] = 40'h0000000000;
    vertex_mem[41] = 40'h0000000000;
    vertex_mem[42] = 40'h0000000000;
    vertex_mem[43] = 40'h0000000000;
    vertex_mem[44] = 40'h0000000000;
    vertex_mem[45] = 40'h0000000000;
    vertex_mem[46] = 40'h0000000000;
    vertex_mem[47] = 40'h0000000000;
    vertex_mem[48] = 40'h0000000000;
    vertex_mem[49] = 40'h0000000000;
    vertex_mem[50] = 40'h0000000000;
    vertex_mem[51] = 40'h0000000000;
    vertex_mem[52] = 40'h0000000000;
    vertex_mem[53] = 40'h0000000000;
    vertex_mem[54] = 40'h0000000000;
    vertex_mem[55] = 40'h0000000000;
    vertex_mem[56] = 40'h0000000000;
    vertex_mem[57] = 40'h0000000000;
    vertex_mem[58] = 40'h0000000000;
    vertex_mem[59] = 40'h0000000000;
    vertex_mem[60] = 40'h0000000000;
    vertex_mem[61] = 40'h0000000000;
    vertex_mem[62] = 40'h0000000000;
    vertex_mem[63] = 40'h0000000000;
    vertex_mem[64] = 40'h0000000000;
    vertex_mem[65] = 40'h0000000000;
    vertex_mem[66] = 40'h0000000000;
    vertex_mem[67] = 40'h0000000000;
    vertex_mem[68] = 40'h0000000000;
    vertex_mem[69] = 40'h0000000000;
    vertex_mem[70] = 40'h0000000000;
    vertex_mem[71] = 40'h0000000000;
    vertex_mem[72] = 40'h0000000000;
    vertex_mem[73] = 40'h0000000000;
    vertex_mem[74] = 40'h0000000000;
    vertex_mem[75] = 40'h0000000000;
    vertex_mem[76] = 40'h0000000000;
    vertex_mem[77] = 40'h0000000000;
    vertex_mem[78] = 40'h0000000000;
    vertex_mem[79] = 40'h0000000000;
    vertex_mem[80] = 40'h0000000000;
    vertex_mem[81] = 40'h0000000000;
    vertex_mem[82] = 40'h0000000000;
    vertex_mem[83] = 40'h0000000000;
    vertex_mem[84] = 40'h0000000000;
    vertex_mem[85] = 40'h0000000000;
    vertex_mem[86] = 40'h0000000000;
    vertex_mem[87] = 40'h0000000000;
    vertex_mem[88] = 40'h0000000000;
    vertex_mem[89] = 40'h0000000000;
    vertex_mem[90] = 40'h0000000000;
    vertex_mem[91] = 40'h0000000000;
    vertex_mem[92] = 40'h0000000000;
    vertex_mem[93] = 40'h0000000000;
    vertex_mem[94] = 40'h0000000000;
    vertex_mem[95] = 40'h0000000000;
    vertex_mem[96] = 40'h0000000000;
    vertex_mem[97] = 40'h0000000000;
    vertex_mem[98] = 40'h0000000000;
    vertex_mem[99] = 40'h0000000000;
    vertex_mem[100] = 40'h0000000000;
    vertex_mem[101] = 40'h0000000000;
    vertex_mem[102] = 40'h0000000000;
    vertex_mem[103] = 40'h0000000000;
    vertex_mem[104] = 40'h0000000000;
    vertex_mem[105] = 40'h0000000000;
    vertex_mem[106] = 40'h0000000000;
    vertex_mem[107] = 40'h0000000000;
    vertex_mem[108] = 40'h0000000000;
    vertex_mem[109] = 40'h0000000000;
    vertex_mem[110] = 40'h0000000000;
    vertex_mem[111] = 40'h0000000000;
    vertex_mem[112] = 40'h0000000000;
    vertex_mem[113] = 40'h0000000000;
    vertex_mem[114] = 40'h0000000000;
    vertex_mem[115] = 40'h0000000000;
    vertex_mem[116] = 40'h0000000000;
    vertex_mem[117] = 40'h0000000000;
    vertex_mem[118] = 40'h0000000000;
    vertex_mem[119] = 40'h0000000000;
    vertex_mem[120] = 40'h0000000000;
    vertex_mem[121] = 40'h0000000000;
    vertex_mem[122] = 40'h0000000000;
    vertex_mem[123] = 40'h0000000000;
    vertex_mem[124] = 40'h0000000000;
    vertex_mem[125] = 40'h0000000000;
    vertex_mem[126] = 40'h0000000000;
    vertex_mem[127] = 40'h0000000000;
    vertex_mem[128] = 40'h0000000000;
    vertex_mem[129] = 40'h0000000000;
    vertex_mem[130] = 40'h0000000000;
    vertex_mem[131] = 40'h0000000000;
    vertex_mem[132] = 40'h0000000000;
    vertex_mem[133] = 40'h0000000000;
    vertex_mem[134] = 40'h0000000000;
    vertex_mem[135] = 40'h0000000000;
    vertex_mem[136] = 40'h0000000000;
    vertex_mem[137] = 40'h0000000000;
    vertex_mem[138] = 40'h0000000000;
    vertex_mem[139] = 40'h0000000000;
    vertex_mem[140] = 40'h0000000000;
    vertex_mem[141] = 40'h0000000000;
    vertex_mem[142] = 40'h0000000000;
    vertex_mem[143] = 40'h0000000000;
    vertex_mem[144] = 40'h0000000000;
    vertex_mem[145] = 40'h0000000000;
    vertex_mem[146] = 40'h0000000000;
    vertex_mem[147] = 40'h0000000000;
    vertex_mem[148] = 40'h0000000000;
    vertex_mem[149] = 40'h0000000000;
    vertex_mem[150] = 40'h0000000000;
    vertex_mem[151] = 40'h0000000000;
    vertex_mem[152] = 40'h0000000000;
    vertex_mem[153] = 40'h0000000000;
    vertex_mem[154] = 40'h0000000000;
    vertex_mem[155] = 40'h0000000000;
    vertex_mem[156] = 40'h0000000000;
    vertex_mem[157] = 40'h0000000000;
    vertex_mem[158] = 40'h0000000000;
    vertex_mem[159] = 40'h0000000000;
    vertex_mem[160] = 40'h0000000000;
    vertex_mem[161] = 40'h0000000000;
    vertex_mem[162] = 40'h0000000000;
    vertex_mem[163] = 40'h0000000000;
    vertex_mem[164] = 40'h0000000000;
    vertex_mem[165] = 40'h0000000000;
    vertex_mem[166] = 40'h0000000000;
    vertex_mem[167] = 40'h0000000000;
    vertex_mem[168] = 40'h0000000000;
    vertex_mem[169] = 40'h0000000000;
    vertex_mem[170] = 40'h0000000000;
    vertex_mem[171] = 40'h0000000000;
    vertex_mem[172] = 40'h0000000000;
    vertex_mem[173] = 40'h0000000000;
    vertex_mem[174] = 40'h0000000000;
    vertex_mem[175] = 40'h0000000000;
    vertex_mem[176] = 40'h0000000000;
    vertex_mem[177] = 40'h0000000000;
    vertex_mem[178] = 40'h0000000000;
    vertex_mem[179] = 40'h0000000000;
    vertex_mem[180] = 40'h0000000000;
    vertex_mem[181] = 40'h0000000000;
    vertex_mem[182] = 40'h0000000000;
    vertex_mem[183] = 40'h0000000000;
    vertex_mem[184] = 40'h0000000000;
    vertex_mem[185] = 40'h0000000000;
    vertex_mem[186] = 40'h0000000000;
    vertex_mem[187] = 40'h0000000000;
    vertex_mem[188] = 40'h0000000000;
    vertex_mem[189] = 40'h0000000000;
    vertex_mem[190] = 40'h0000000000;
    vertex_mem[191] = 40'h0000000000;
    vertex_mem[192] = 40'h0000000000;
    vertex_mem[193] = 40'h0000000000;
    vertex_mem[194] = 40'h0000000000;
    vertex_mem[195] = 40'h0000000000;
    vertex_mem[196] = 40'h0000000000;
    vertex_mem[197] = 40'h0000000000;
    vertex_mem[198] = 40'h0000000000;
    vertex_mem[199] = 40'h0000000000;
    vertex_mem[200] = 40'h0000000000;
    vertex_mem[201] = 40'h0000000000;
    vertex_mem[202] = 40'h0000000000;
    vertex_mem[203] = 40'h0000000000;
    vertex_mem[204] = 40'h0000000000;
    vertex_mem[205] = 40'h0000000000;
    vertex_mem[206] = 40'h0000000000;
    vertex_mem[207] = 40'h0000000000;
    vertex_mem[208] = 40'h0000000000;
    vertex_mem[209] = 40'h0000000000;
    vertex_mem[210] = 40'h0000000000;
    vertex_mem[211] = 40'h0000000000;
    vertex_mem[212] = 40'h0000000000;
    vertex_mem[213] = 40'h0000000000;
    vertex_mem[214] = 40'h0000000000;
    vertex_mem[215] = 40'h0000000000;
    vertex_mem[216] = 40'h0000000000;
    vertex_mem[217] = 40'h0000000000;
    vertex_mem[218] = 40'h0000000000;
    vertex_mem[219] = 40'h0000000000;
    vertex_mem[220] = 40'h0000000000;
    vertex_mem[221] = 40'h0000000000;
    vertex_mem[222] = 40'h0000000000;
    vertex_mem[223] = 40'h0000000000;
    vertex_mem[224] = 40'h0000000000;
    vertex_mem[225] = 40'h0000000000;
    vertex_mem[226] = 40'h0000000000;
    vertex_mem[227] = 40'h0000000000;
    vertex_mem[228] = 40'h0000000000;
    vertex_mem[229] = 40'h0000000000;
    vertex_mem[230] = 40'h0000000000;
    vertex_mem[231] = 40'h0000000000;
    vertex_mem[232] = 40'h0000000000;
    vertex_mem[233] = 40'h0000000000;
    vertex_mem[234] = 40'h0000000000;
    vertex_mem[235] = 40'h0000000000;
    vertex_mem[236] = 40'h0000000000;
    vertex_mem[237] = 40'h0000000000;
    vertex_mem[238] = 40'h0000000000;
    vertex_mem[239] = 40'h0000000000;
    vertex_mem[240] = 40'h0000000000;
    vertex_mem[241] = 40'h0000000000;
    vertex_mem[242] = 40'h0000000000;
    vertex_mem[243] = 40'h0000000000;
    vertex_mem[244] = 40'h0000000000;
    vertex_mem[245] = 40'h0000000000;
    vertex_mem[246] = 40'h0000000000;
    vertex_mem[247] = 40'h0000000000;
    vertex_mem[248] = 40'h0000000000;
    vertex_mem[249] = 40'h0000000000;
    vertex_mem[250] = 40'h0000000000;
    vertex_mem[251] = 40'h0000000000;
    vertex_mem[252] = 40'h0000000000;
    vertex_mem[253] = 40'h0000000000;
    vertex_mem[254] = 40'h0000000000;
    vertex_mem[255] = 40'h0000000000;
    vertex_mem[256] = 40'h0000000000;
    vertex_mem[257] = 40'h0000000000;
    vertex_mem[258] = 40'h0000000000;
    vertex_mem[259] = 40'h0000000000;
    vertex_mem[260] = 40'h0000000000;
    vertex_mem[261] = 40'h0000000000;
    vertex_mem[262] = 40'h0000000000;
    vertex_mem[263] = 40'h0000000000;
    vertex_mem[264] = 40'h0000000000;
    vertex_mem[265] = 40'h0000000000;
    vertex_mem[266] = 40'h0000000000;
    vertex_mem[267] = 40'h0000000000;
    vertex_mem[268] = 40'h0000000000;
    vertex_mem[269] = 40'h0000000000;
    vertex_mem[270] = 40'h0000000000;
    vertex_mem[271] = 40'h0000000000;
    vertex_mem[272] = 40'h0000000000;
    vertex_mem[273] = 40'h0000000000;
    vertex_mem[274] = 40'h0000000000;
    vertex_mem[275] = 40'h0000000000;
    vertex_mem[276] = 40'h0000000000;
    vertex_mem[277] = 40'h0000000000;
    vertex_mem[278] = 40'h0000000000;
    vertex_mem[279] = 40'h0000000000;
    vertex_mem[280] = 40'h0000000000;
    vertex_mem[281] = 40'h0000000000;
    vertex_mem[282] = 40'h0000000000;
    vertex_mem[283] = 40'h0000000000;
    vertex_mem[284] = 40'h0000000000;
    vertex_mem[285] = 40'h0000000000;
    vertex_mem[286] = 40'h0000000000;
    vertex_mem[287] = 40'h0000000000;
    vertex_mem[288] = 40'h0000000000;
    vertex_mem[289] = 40'h0000000000;
    vertex_mem[290] = 40'h0000000000;
    vertex_mem[291] = 40'h0000000000;
    vertex_mem[292] = 40'h0000000000;
    vertex_mem[293] = 40'h0000000000;
    vertex_mem[294] = 40'h0000000000;
    vertex_mem[295] = 40'h0000000000;
    vertex_mem[296] = 40'h0000000000;
    vertex_mem[297] = 40'h0000000000;
    vertex_mem[298] = 40'h0000000000;
    vertex_mem[299] = 40'h0000000000;
    vertex_mem[300] = 40'h0000000000;
    vertex_mem[301] = 40'h0000000000;
    vertex_mem[302] = 40'h0000000000;
    vertex_mem[303] = 40'h0000000000;
    vertex_mem[304] = 40'h0000000000;
    vertex_mem[305] = 40'h0000000000;
    vertex_mem[306] = 40'h0000000000;
    vertex_mem[307] = 40'h0000000000;
    vertex_mem[308] = 40'h0000000000;
    vertex_mem[309] = 40'h0000000000;
    vertex_mem[310] = 40'h0000000000;
    vertex_mem[311] = 40'h0000000000;
    vertex_mem[312] = 40'h0000000000;
    vertex_mem[313] = 40'h0000000000;
    vertex_mem[314] = 40'h0000000000;
    vertex_mem[315] = 40'h0000000000;
    vertex_mem[316] = 40'h0000000000;
    vertex_mem[317] = 40'h0000000000;
    vertex_mem[318] = 40'h0000000000;
    vertex_mem[319] = 40'h0000000000;
    vertex_mem[320] = 40'h0000000000;
    vertex_mem[321] = 40'h0000000000;
    vertex_mem[322] = 40'h0000000000;
    vertex_mem[323] = 40'h0000000000;
    vertex_mem[324] = 40'h0000000000;
    vertex_mem[325] = 40'h0000000000;
    vertex_mem[326] = 40'h0000000000;
    vertex_mem[327] = 40'h0000000000;
    vertex_mem[328] = 40'h0000000000;
    vertex_mem[329] = 40'h0000000000;
    vertex_mem[330] = 40'h0000000000;
    vertex_mem[331] = 40'h0000000000;
    vertex_mem[332] = 40'h0000000000;
    vertex_mem[333] = 40'h0000000000;
    vertex_mem[334] = 40'h0000000000;
    vertex_mem[335] = 40'h0000000000;
    vertex_mem[336] = 40'h0000000000;
    vertex_mem[337] = 40'h0000000000;
    vertex_mem[338] = 40'h0000000000;
    vertex_mem[339] = 40'h0000000000;
    vertex_mem[340] = 40'h0000000000;
    vertex_mem[341] = 40'h0000000000;
    vertex_mem[342] = 40'h0000000000;
    vertex_mem[343] = 40'h0000000000;
    vertex_mem[344] = 40'h0000000000;
    vertex_mem[345] = 40'h0000000000;
    vertex_mem[346] = 40'h0000000000;
    vertex_mem[347] = 40'h0000000000;
    vertex_mem[348] = 40'h0000000000;
    vertex_mem[349] = 40'h0000000000;
    vertex_mem[350] = 40'h0000000000;
    vertex_mem[351] = 40'h0000000000;
    vertex_mem[352] = 40'h0000000000;
    vertex_mem[353] = 40'h0000000000;
    vertex_mem[354] = 40'h0000000000;
    vertex_mem[355] = 40'h0000000000;
    vertex_mem[356] = 40'h0000000000;
    vertex_mem[357] = 40'h0000000000;
    vertex_mem[358] = 40'h0000000000;
    vertex_mem[359] = 40'h0000000000;
    vertex_mem[360] = 40'h0000000000;
    vertex_mem[361] = 40'h0000000000;
    vertex_mem[362] = 40'h0000000000;
    vertex_mem[363] = 40'h0000000000;
    vertex_mem[364] = 40'h0000000000;
    vertex_mem[365] = 40'h0000000000;
    vertex_mem[366] = 40'h0000000000;
    vertex_mem[367] = 40'h0000000000;
    vertex_mem[368] = 40'h0000000000;
    vertex_mem[369] = 40'h0000000000;
    vertex_mem[370] = 40'h0000000000;
    vertex_mem[371] = 40'h0000000000;
    vertex_mem[372] = 40'h0000000000;
    vertex_mem[373] = 40'h0000000000;
    vertex_mem[374] = 40'h0000000000;
    vertex_mem[375] = 40'h0000000000;
    vertex_mem[376] = 40'h0000000000;
    vertex_mem[377] = 40'h0000000000;
    vertex_mem[378] = 40'h0000000000;
    vertex_mem[379] = 40'h0000000000;
    vertex_mem[380] = 40'h0000000000;
    vertex_mem[381] = 40'h0000000000;
    vertex_mem[382] = 40'h0000000000;
    vertex_mem[383] = 40'h0000000000;
    vertex_mem[384] = 40'h0000000000;
    vertex_mem[385] = 40'h0000000000;
    vertex_mem[386] = 40'h0000000000;
    vertex_mem[387] = 40'h0000000000;
    vertex_mem[388] = 40'h0000000000;
    vertex_mem[389] = 40'h0000000000;
    vertex_mem[390] = 40'h0000000000;
    vertex_mem[391] = 40'h0000000000;
    vertex_mem[392] = 40'h0000000000;
    vertex_mem[393] = 40'h0000000000;
    vertex_mem[394] = 40'h0000000000;
    vertex_mem[395] = 40'h0000000000;
    vertex_mem[396] = 40'h0000000000;
    vertex_mem[397] = 40'h0000000000;
    vertex_mem[398] = 40'h0000000000;
    vertex_mem[399] = 40'h0000000000;
    vertex_mem[400] = 40'h0000000000;
    vertex_mem[401] = 40'h0000000000;
    vertex_mem[402] = 40'h0000000000;
    vertex_mem[403] = 40'h0000000000;
    vertex_mem[404] = 40'h0000000000;
    vertex_mem[405] = 40'h0000000000;
    vertex_mem[406] = 40'h0000000000;
    vertex_mem[407] = 40'h0000000000;
    vertex_mem[408] = 40'h0000000000;
    vertex_mem[409] = 40'h0000000000;
    vertex_mem[410] = 40'h0000000000;
    vertex_mem[411] = 40'h0000000000;
    vertex_mem[412] = 40'h0000000000;
    vertex_mem[413] = 40'h0000000000;
    vertex_mem[414] = 40'h0000000000;
    vertex_mem[415] = 40'h0000000000;
    vertex_mem[416] = 40'h0000000000;
    vertex_mem[417] = 40'h0000000000;
    vertex_mem[418] = 40'h0000000000;
    vertex_mem[419] = 40'h0000000000;
    vertex_mem[420] = 40'h0000000000;
    vertex_mem[421] = 40'h0000000000;
    vertex_mem[422] = 40'h0000000000;
    vertex_mem[423] = 40'h0000000000;
    vertex_mem[424] = 40'h0000000000;
    vertex_mem[425] = 40'h0000000000;
    vertex_mem[426] = 40'h0000000000;
    vertex_mem[427] = 40'h0000000000;
    vertex_mem[428] = 40'h0000000000;
    vertex_mem[429] = 40'h0000000000;
    vertex_mem[430] = 40'h0000000000;
    vertex_mem[431] = 40'h0000000000;
    vertex_mem[432] = 40'h0000000000;
    vertex_mem[433] = 40'h0000000000;
    vertex_mem[434] = 40'h0000000000;
    vertex_mem[435] = 40'h0000000000;
    vertex_mem[436] = 40'h0000000000;
    vertex_mem[437] = 40'h0000000000;
    vertex_mem[438] = 40'h0000000000;
    vertex_mem[439] = 40'h0000000000;
    vertex_mem[440] = 40'h0000000000;
    vertex_mem[441] = 40'h0000000000;
    vertex_mem[442] = 40'h0000000000;
    vertex_mem[443] = 40'h0000000000;
    vertex_mem[444] = 40'h0000000000;
    vertex_mem[445] = 40'h0000000000;
    vertex_mem[446] = 40'h0000000000;
    vertex_mem[447] = 40'h0000000000;
    vertex_mem[448] = 40'h0000000000;
    vertex_mem[449] = 40'h0000000000;
    vertex_mem[450] = 40'h0000000000;
    vertex_mem[451] = 40'h0000000000;
    vertex_mem[452] = 40'h0000000000;
    vertex_mem[453] = 40'h0000000000;
    vertex_mem[454] = 40'h0000000000;
    vertex_mem[455] = 40'h0000000000;
    vertex_mem[456] = 40'h0000000000;
    vertex_mem[457] = 40'h0000000000;
    vertex_mem[458] = 40'h0000000000;
    vertex_mem[459] = 40'h0000000000;
    vertex_mem[460] = 40'h0000000000;
    vertex_mem[461] = 40'h0000000000;
    vertex_mem[462] = 40'h0000000000;
    vertex_mem[463] = 40'h0000000000;
    vertex_mem[464] = 40'h0000000000;
    vertex_mem[465] = 40'h0000000000;
    vertex_mem[466] = 40'h0000000000;
    vertex_mem[467] = 40'h0000000000;
    vertex_mem[468] = 40'h0000000000;
    vertex_mem[469] = 40'h0000000000;
    vertex_mem[470] = 40'h0000000000;
    vertex_mem[471] = 40'h0000000000;
    vertex_mem[472] = 40'h0000000000;
    vertex_mem[473] = 40'h0000000000;
    vertex_mem[474] = 40'h0000000000;
    vertex_mem[475] = 40'h0000000000;
    vertex_mem[476] = 40'h0000000000;
    vertex_mem[477] = 40'h0000000000;
    vertex_mem[478] = 40'h0000000000;
    vertex_mem[479] = 40'h0000000000;
    vertex_mem[480] = 40'h0000000000;
    vertex_mem[481] = 40'h0000000000;
    vertex_mem[482] = 40'h0000000000;
    vertex_mem[483] = 40'h0000000000;
    vertex_mem[484] = 40'h0000000000;
    vertex_mem[485] = 40'h0000000000;
    vertex_mem[486] = 40'h0000000000;
    vertex_mem[487] = 40'h0000000000;
    vertex_mem[488] = 40'h0000000000;
    vertex_mem[489] = 40'h0000000000;
    vertex_mem[490] = 40'h0000000000;
    vertex_mem[491] = 40'h0000000000;
    vertex_mem[492] = 40'h0000000000;
    vertex_mem[493] = 40'h0000000000;
    vertex_mem[494] = 40'h0000000000;
    vertex_mem[495] = 40'h0000000000;
    vertex_mem[496] = 40'h0000000000;
    vertex_mem[497] = 40'h0000000000;
    vertex_mem[498] = 40'h0000000000;
    vertex_mem[499] = 40'h0000000000;
    vertex_mem[500] = 40'h0000000000;
    vertex_mem[501] = 40'h0000000000;
    vertex_mem[502] = 40'h0000000000;
    vertex_mem[503] = 40'h0000000000;
    vertex_mem[504] = 40'h0000000000;
    vertex_mem[505] = 40'h0000000000;
    vertex_mem[506] = 40'h0000000000;
    vertex_mem[507] = 40'h0000000000;
    vertex_mem[508] = 40'h0000000000;
    vertex_mem[509] = 40'h0000000000;
    vertex_mem[510] = 40'h0000000000;
    vertex_mem[511] = 40'h0000000000;
    vertex_mem[512] = 40'h0000000000;
    vertex_mem[513] = 40'h0000000000;
    vertex_mem[514] = 40'h0000000000;
    vertex_mem[515] = 40'h0000000000;
    vertex_mem[516] = 40'h0000000000;
    vertex_mem[517] = 40'h0000000000;
    vertex_mem[518] = 40'h0000000000;
    vertex_mem[519] = 40'h0000000000;
    vertex_mem[520] = 40'h0000000000;
    vertex_mem[521] = 40'h0000000000;
    vertex_mem[522] = 40'h0000000000;
    vertex_mem[523] = 40'h0000000000;
    vertex_mem[524] = 40'h0000000000;
    vertex_mem[525] = 40'h0000000000;
    vertex_mem[526] = 40'h0000000000;
    vertex_mem[527] = 40'h0000000000;
    vertex_mem[528] = 40'h0000000000;
    vertex_mem[529] = 40'h0000000000;
    vertex_mem[530] = 40'h0000000000;
    vertex_mem[531] = 40'h0000000000;
    vertex_mem[532] = 40'h0000000000;
    vertex_mem[533] = 40'h0000000000;
    vertex_mem[534] = 40'h0000000000;
    vertex_mem[535] = 40'h0000000000;
    vertex_mem[536] = 40'h0000000000;
    vertex_mem[537] = 40'h0000000000;
    vertex_mem[538] = 40'h0000000000;
    vertex_mem[539] = 40'h0000000000;
    vertex_mem[540] = 40'h0000000000;
    vertex_mem[541] = 40'h0000000000;
    vertex_mem[542] = 40'h0000000000;
    vertex_mem[543] = 40'h0000000000;
    vertex_mem[544] = 40'h0000000000;
    vertex_mem[545] = 40'h0000000000;
    vertex_mem[546] = 40'h0000000000;
    vertex_mem[547] = 40'h0000000000;
    vertex_mem[548] = 40'h0000000000;
    vertex_mem[549] = 40'h0000000000;
    vertex_mem[550] = 40'h0000000000;
    vertex_mem[551] = 40'h0000000000;
    vertex_mem[552] = 40'h0000000000;
    vertex_mem[553] = 40'h0000000000;
    vertex_mem[554] = 40'h0000000000;
    vertex_mem[555] = 40'h0000000000;
    vertex_mem[556] = 40'h0000000000;
    vertex_mem[557] = 40'h0000000000;
    vertex_mem[558] = 40'h0000000000;
    vertex_mem[559] = 40'h0000000000;
    vertex_mem[560] = 40'h0000000000;
    vertex_mem[561] = 40'h0000000000;
    vertex_mem[562] = 40'h0000000000;
    vertex_mem[563] = 40'h0000000000;
    vertex_mem[564] = 40'h0000000000;
    vertex_mem[565] = 40'h0000000000;
    vertex_mem[566] = 40'h0000000000;
    vertex_mem[567] = 40'h0000000000;
    vertex_mem[568] = 40'h0000000000;
    vertex_mem[569] = 40'h0000000000;
    vertex_mem[570] = 40'h0000000000;
    vertex_mem[571] = 40'h0000000000;
    vertex_mem[572] = 40'h0000000000;
    vertex_mem[573] = 40'h0000000000;
    vertex_mem[574] = 40'h0000000000;
    vertex_mem[575] = 40'h0000000000;
    vertex_mem[576] = 40'h0000000000;
    vertex_mem[577] = 40'h0000000000;
    vertex_mem[578] = 40'h0000000000;
    vertex_mem[579] = 40'h0000000000;
    vertex_mem[580] = 40'h0000000000;
    vertex_mem[581] = 40'h0000000000;
    vertex_mem[582] = 40'h0000000000;
    vertex_mem[583] = 40'h0000000000;
    vertex_mem[584] = 40'h0000000000;
    vertex_mem[585] = 40'h0000000000;
    vertex_mem[586] = 40'h0000000000;
    vertex_mem[587] = 40'h0000000000;
    vertex_mem[588] = 40'h0000000000;
    vertex_mem[589] = 40'h0000000000;
    vertex_mem[590] = 40'h0000000000;
    vertex_mem[591] = 40'h0000000000;
    vertex_mem[592] = 40'h0000000000;
    vertex_mem[593] = 40'h0000000000;
    vertex_mem[594] = 40'h0000000000;
    vertex_mem[595] = 40'h0000000000;
    vertex_mem[596] = 40'h0000000000;
    vertex_mem[597] = 40'h0000000000;
    vertex_mem[598] = 40'h0000000000;
    vertex_mem[599] = 40'h0000000000;
    vertex_mem[600] = 40'h0000000000;
    vertex_mem[601] = 40'h0000000000;
    vertex_mem[602] = 40'h0000000000;
    vertex_mem[603] = 40'h0000000000;
    vertex_mem[604] = 40'h0000000000;
    vertex_mem[605] = 40'h0000000000;
    vertex_mem[606] = 40'h0000000000;
    vertex_mem[607] = 40'h0000000000;
    vertex_mem[608] = 40'h0000000000;
    vertex_mem[609] = 40'h0000000000;
    vertex_mem[610] = 40'h0000000000;
    vertex_mem[611] = 40'h0000000000;
    vertex_mem[612] = 40'h0000000000;
    vertex_mem[613] = 40'h0000000000;
    vertex_mem[614] = 40'h0000000000;
    vertex_mem[615] = 40'h0000000000;
    vertex_mem[616] = 40'h0000000000;
    vertex_mem[617] = 40'h0000000000;
    vertex_mem[618] = 40'h0000000000;
    vertex_mem[619] = 40'h0000000000;
    vertex_mem[620] = 40'h0000000000;
    vertex_mem[621] = 40'h0000000000;
    vertex_mem[622] = 40'h0000000000;
    vertex_mem[623] = 40'h0000000000;
    vertex_mem[624] = 40'h0000000000;
    vertex_mem[625] = 40'h0000000000;
    vertex_mem[626] = 40'h0000000000;
    vertex_mem[627] = 40'h0000000000;
    vertex_mem[628] = 40'h0000000000;
    vertex_mem[629] = 40'h0000000000;
    vertex_mem[630] = 40'h0000000000;
    vertex_mem[631] = 40'h0000000000;
    vertex_mem[632] = 40'h0000000000;
    vertex_mem[633] = 40'h0000000000;
    vertex_mem[634] = 40'h0000000000;
    vertex_mem[635] = 40'h0000000000;
    vertex_mem[636] = 40'h0000000000;
    vertex_mem[637] = 40'h0000000000;
    vertex_mem[638] = 40'h0000000000;
    vertex_mem[639] = 40'h0000000000;
    vertex_mem[640] = 40'h0000000000;
    vertex_mem[641] = 40'h0000000000;
    vertex_mem[642] = 40'h0000000000;
    vertex_mem[643] = 40'h0000000000;
    vertex_mem[644] = 40'h0000000000;
    vertex_mem[645] = 40'h0000000000;
    vertex_mem[646] = 40'h0000000000;
    vertex_mem[647] = 40'h0000000000;
    vertex_mem[648] = 40'h0000000000;
    vertex_mem[649] = 40'h0000000000;
    vertex_mem[650] = 40'h0000000000;
    vertex_mem[651] = 40'h0000000000;
    vertex_mem[652] = 40'h0000000000;
    vertex_mem[653] = 40'h0000000000;
    vertex_mem[654] = 40'h0000000000;
    vertex_mem[655] = 40'h0000000000;
    vertex_mem[656] = 40'h0000000000;
    vertex_mem[657] = 40'h0000000000;
    vertex_mem[658] = 40'h0000000000;
    vertex_mem[659] = 40'h0000000000;
    vertex_mem[660] = 40'h0000000000;
    vertex_mem[661] = 40'h0000000000;
    vertex_mem[662] = 40'h0000000000;
    vertex_mem[663] = 40'h0000000000;
    vertex_mem[664] = 40'h0000000000;
    vertex_mem[665] = 40'h0000000000;
    vertex_mem[666] = 40'h0000000000;
    vertex_mem[667] = 40'h0000000000;
    vertex_mem[668] = 40'h0000000000;
    vertex_mem[669] = 40'h0000000000;
    vertex_mem[670] = 40'h0000000000;
    vertex_mem[671] = 40'h0000000000;
    vertex_mem[672] = 40'h0000000000;
    vertex_mem[673] = 40'h0000000000;
    vertex_mem[674] = 40'h0000000000;
    vertex_mem[675] = 40'h0000000000;
    vertex_mem[676] = 40'h0000000000;
    vertex_mem[677] = 40'h0000000000;
    vertex_mem[678] = 40'h0000000000;
    vertex_mem[679] = 40'h0000000000;
    vertex_mem[680] = 40'h0000000000;
    vertex_mem[681] = 40'h0000000000;
    vertex_mem[682] = 40'h0000000000;
    vertex_mem[683] = 40'h0000000000;
    vertex_mem[684] = 40'h0000000000;
    vertex_mem[685] = 40'h0000000000;
    vertex_mem[686] = 40'h0000000000;
    vertex_mem[687] = 40'h0000000000;
    vertex_mem[688] = 40'h0000000000;
    vertex_mem[689] = 40'h0000000000;
    vertex_mem[690] = 40'h0000000000;
    vertex_mem[691] = 40'h0000000000;
    vertex_mem[692] = 40'h0000000000;
    vertex_mem[693] = 40'h0000000000;
    vertex_mem[694] = 40'h0000000000;
    vertex_mem[695] = 40'h0000000000;
    vertex_mem[696] = 40'h0000000000;
    vertex_mem[697] = 40'h0000000000;
    vertex_mem[698] = 40'h0000000000;
    vertex_mem[699] = 40'h0000000000;
    vertex_mem[700] = 40'h0000000000;
    vertex_mem[701] = 40'h0000000000;
    vertex_mem[702] = 40'h0000000000;
    vertex_mem[703] = 40'h0000000000;
    vertex_mem[704] = 40'h0000000000;
    vertex_mem[705] = 40'h0000000000;
    vertex_mem[706] = 40'h0000000000;
    vertex_mem[707] = 40'h0000000000;
    vertex_mem[708] = 40'h0000000000;
    vertex_mem[709] = 40'h0000000000;
    vertex_mem[710] = 40'h0000000000;
    vertex_mem[711] = 40'h0000000000;
    vertex_mem[712] = 40'h0000000000;
    vertex_mem[713] = 40'h0000000000;
    vertex_mem[714] = 40'h0000000000;
    vertex_mem[715] = 40'h0000000000;
    vertex_mem[716] = 40'h0000000000;
    vertex_mem[717] = 40'h0000000000;
    vertex_mem[718] = 40'h0000000000;
    vertex_mem[719] = 40'h0000000000;
    vertex_mem[720] = 40'h0000000000;
    vertex_mem[721] = 40'h0000000000;
    vertex_mem[722] = 40'h0000000000;
    vertex_mem[723] = 40'h0000000000;
    vertex_mem[724] = 40'h0000000000;
    vertex_mem[725] = 40'h0000000000;
    vertex_mem[726] = 40'h0000000000;
    vertex_mem[727] = 40'h0000000000;
    vertex_mem[728] = 40'h0000000000;
    vertex_mem[729] = 40'h0000000000;
    vertex_mem[730] = 40'h0000000000;
    vertex_mem[731] = 40'h0000000000;
    vertex_mem[732] = 40'h0000000000;
    vertex_mem[733] = 40'h0000000000;
    vertex_mem[734] = 40'h0000000000;
    vertex_mem[735] = 40'h0000000000;
    vertex_mem[736] = 40'h0000000000;
    vertex_mem[737] = 40'h0000000000;
    vertex_mem[738] = 40'h0000000000;
    vertex_mem[739] = 40'h0000000000;
    vertex_mem[740] = 40'h0000000000;
    vertex_mem[741] = 40'h0000000000;
    vertex_mem[742] = 40'h0000000000;
    vertex_mem[743] = 40'h0000000000;
    vertex_mem[744] = 40'h0000000000;
    vertex_mem[745] = 40'h0000000000;
    vertex_mem[746] = 40'h0000000000;
    vertex_mem[747] = 40'h0000000000;
    vertex_mem[748] = 40'h0000000000;
    vertex_mem[749] = 40'h0000000000;
    vertex_mem[750] = 40'h0000000000;
    vertex_mem[751] = 40'h0000000000;
    vertex_mem[752] = 40'h0000000000;
    vertex_mem[753] = 40'h0000000000;
    vertex_mem[754] = 40'h0000000000;
    vertex_mem[755] = 40'h0000000000;
    vertex_mem[756] = 40'h0000000000;
    vertex_mem[757] = 40'h0000000000;
    vertex_mem[758] = 40'h0000000000;
    vertex_mem[759] = 40'h0000000000;
    vertex_mem[760] = 40'h0000000000;
    vertex_mem[761] = 40'h0000000000;
    vertex_mem[762] = 40'h0000000000;
    vertex_mem[763] = 40'h0000000000;
    vertex_mem[764] = 40'h0000000000;
    vertex_mem[765] = 40'h0000000000;
    vertex_mem[766] = 40'h0000000000;
    vertex_mem[767] = 40'h0000000000;
    vertex_mem[768] = 40'h0000000000;
    vertex_mem[769] = 40'h0000000000;
    vertex_mem[770] = 40'h0000000000;
    vertex_mem[771] = 40'h0000000000;
    vertex_mem[772] = 40'h0000000000;
    vertex_mem[773] = 40'h0000000000;
    vertex_mem[774] = 40'h0000000000;
    vertex_mem[775] = 40'h0000000000;
    vertex_mem[776] = 40'h0000000000;
    vertex_mem[777] = 40'h0000000000;
    vertex_mem[778] = 40'h0000000000;
    vertex_mem[779] = 40'h0000000000;
    vertex_mem[780] = 40'h0000000000;
    vertex_mem[781] = 40'h0000000000;
    vertex_mem[782] = 40'h0000000000;
    vertex_mem[783] = 40'h0000000000;
    vertex_mem[784] = 40'h0000000000;
    vertex_mem[785] = 40'h0000000000;
    vertex_mem[786] = 40'h0000000000;
    vertex_mem[787] = 40'h0000000000;
    vertex_mem[788] = 40'h0000000000;
    vertex_mem[789] = 40'h0000000000;
    vertex_mem[790] = 40'h0000000000;
    vertex_mem[791] = 40'h0000000000;
    vertex_mem[792] = 40'h0000000000;
    vertex_mem[793] = 40'h0000000000;
    vertex_mem[794] = 40'h0000000000;
    vertex_mem[795] = 40'h0000000000;
    vertex_mem[796] = 40'h0000000000;
    vertex_mem[797] = 40'h0000000000;
    vertex_mem[798] = 40'h0000000000;
    vertex_mem[799] = 40'h0000000000;
    vertex_mem[800] = 40'h0000000000;
    vertex_mem[801] = 40'h0000000000;
    vertex_mem[802] = 40'h0000000000;
    vertex_mem[803] = 40'h0000000000;
    vertex_mem[804] = 40'h0000000000;
    vertex_mem[805] = 40'h0000000000;
    vertex_mem[806] = 40'h0000000000;
    vertex_mem[807] = 40'h0000000000;
    vertex_mem[808] = 40'h0000000000;
    vertex_mem[809] = 40'h0000000000;
    vertex_mem[810] = 40'h0000000000;
    vertex_mem[811] = 40'h0000000000;
    vertex_mem[812] = 40'h0000000000;
    vertex_mem[813] = 40'h0000000000;
    vertex_mem[814] = 40'h0000000000;
    vertex_mem[815] = 40'h0000000000;
    vertex_mem[816] = 40'h0000000000;
    vertex_mem[817] = 40'h0000000000;
    vertex_mem[818] = 40'h0000000000;
    vertex_mem[819] = 40'h0000000000;
    vertex_mem[820] = 40'h0000000000;
    vertex_mem[821] = 40'h0000000000;
    vertex_mem[822] = 40'h0000000000;
    vertex_mem[823] = 40'h0000000000;
    vertex_mem[824] = 40'h0000000000;
    vertex_mem[825] = 40'h0000000000;
    vertex_mem[826] = 40'h0000000000;
    vertex_mem[827] = 40'h0000000000;
    vertex_mem[828] = 40'h0000000000;
    vertex_mem[829] = 40'h0000000000;
    vertex_mem[830] = 40'h0000000000;
    vertex_mem[831] = 40'h0000000000;
    vertex_mem[832] = 40'h0000000000;
    vertex_mem[833] = 40'h0000000000;
    vertex_mem[834] = 40'h0000000000;
    vertex_mem[835] = 40'h0000000000;
    vertex_mem[836] = 40'h0000000000;
    vertex_mem[837] = 40'h0000000000;
    vertex_mem[838] = 40'h0000000000;
    vertex_mem[839] = 40'h0000000000;
    vertex_mem[840] = 40'h0000000000;
    vertex_mem[841] = 40'h0000000000;
    vertex_mem[842] = 40'h0000000000;
    vertex_mem[843] = 40'h0000000000;
    vertex_mem[844] = 40'h0000000000;
    vertex_mem[845] = 40'h0000000000;
    vertex_mem[846] = 40'h0000000000;
    vertex_mem[847] = 40'h0000000000;
    vertex_mem[848] = 40'h0000000000;
    vertex_mem[849] = 40'h0000000000;
    vertex_mem[850] = 40'h0000000000;
    vertex_mem[851] = 40'h0000000000;
    vertex_mem[852] = 40'h0000000000;
    vertex_mem[853] = 40'h0000000000;
    vertex_mem[854] = 40'h0000000000;
    vertex_mem[855] = 40'h0000000000;
    vertex_mem[856] = 40'h0000000000;
    vertex_mem[857] = 40'h0000000000;
    vertex_mem[858] = 40'h0000000000;
    vertex_mem[859] = 40'h0000000000;
    vertex_mem[860] = 40'h0000000000;
    vertex_mem[861] = 40'h0000000000;
    vertex_mem[862] = 40'h0000000000;
    vertex_mem[863] = 40'h0000000000;
    vertex_mem[864] = 40'h0000000000;
    vertex_mem[865] = 40'h0000000000;
    vertex_mem[866] = 40'h0000000000;
    vertex_mem[867] = 40'h0000000000;
    vertex_mem[868] = 40'h0000000000;
    vertex_mem[869] = 40'h0000000000;
    vertex_mem[870] = 40'h0000000000;
    vertex_mem[871] = 40'h0000000000;
    vertex_mem[872] = 40'h0000000000;
    vertex_mem[873] = 40'h0000000000;
    vertex_mem[874] = 40'h0000000000;
    vertex_mem[875] = 40'h0000000000;
    vertex_mem[876] = 40'h0000000000;
    vertex_mem[877] = 40'h0000000000;
    vertex_mem[878] = 40'h0000000000;
    vertex_mem[879] = 40'h0000000000;
    vertex_mem[880] = 40'h0000000000;
    vertex_mem[881] = 40'h0000000000;
    vertex_mem[882] = 40'h0000000000;
    vertex_mem[883] = 40'h0000000000;
    vertex_mem[884] = 40'h0000000000;
    vertex_mem[885] = 40'h0000000000;
    vertex_mem[886] = 40'h0000000000;
    vertex_mem[887] = 40'h0000000000;
    vertex_mem[888] = 40'h0000000000;
    vertex_mem[889] = 40'h0000000000;
    vertex_mem[890] = 40'h0000000000;
    vertex_mem[891] = 40'h0000000000;
    vertex_mem[892] = 40'h0000000000;
    vertex_mem[893] = 40'h0000000000;
    vertex_mem[894] = 40'h0000000000;
    vertex_mem[895] = 40'h0000000000;
    vertex_mem[896] = 40'h0000000000;
    vertex_mem[897] = 40'h0000000000;
    vertex_mem[898] = 40'h0000000000;
    vertex_mem[899] = 40'h0000000000;
    vertex_mem[900] = 40'h0000000000;
    vertex_mem[901] = 40'h0000000000;
    vertex_mem[902] = 40'h0000000000;
    vertex_mem[903] = 40'h0000000000;
    vertex_mem[904] = 40'h0000000000;
    vertex_mem[905] = 40'h0000000000;
    vertex_mem[906] = 40'h0000000000;
    vertex_mem[907] = 40'h0000000000;
    vertex_mem[908] = 40'h0000000000;
    vertex_mem[909] = 40'h0000000000;
    vertex_mem[910] = 40'h0000000000;
    vertex_mem[911] = 40'h0000000000;
    vertex_mem[912] = 40'h0000000000;
    vertex_mem[913] = 40'h0000000000;
    vertex_mem[914] = 40'h0000000000;
    vertex_mem[915] = 40'h0000000000;
    vertex_mem[916] = 40'h0000000000;
    vertex_mem[917] = 40'h0000000000;
    vertex_mem[918] = 40'h0000000000;
    vertex_mem[919] = 40'h0000000000;
    vertex_mem[920] = 40'h0000000000;
    vertex_mem[921] = 40'h0000000000;
    vertex_mem[922] = 40'h0000000000;
    vertex_mem[923] = 40'h0000000000;
    vertex_mem[924] = 40'h0000000000;
    vertex_mem[925] = 40'h0000000000;
    vertex_mem[926] = 40'h0000000000;
    vertex_mem[927] = 40'h0000000000;
    vertex_mem[928] = 40'h0000000000;
    vertex_mem[929] = 40'h0000000000;
    vertex_mem[930] = 40'h0000000000;
    vertex_mem[931] = 40'h0000000000;
    vertex_mem[932] = 40'h0000000000;
    vertex_mem[933] = 40'h0000000000;
    vertex_mem[934] = 40'h0000000000;
    vertex_mem[935] = 40'h0000000000;
    vertex_mem[936] = 40'h0000000000;
    vertex_mem[937] = 40'h0000000000;
    vertex_mem[938] = 40'h0000000000;
    vertex_mem[939] = 40'h0000000000;
    vertex_mem[940] = 40'h0000000000;
    vertex_mem[941] = 40'h0000000000;
    vertex_mem[942] = 40'h0000000000;
    vertex_mem[943] = 40'h0000000000;
    vertex_mem[944] = 40'h0000000000;
    vertex_mem[945] = 40'h0000000000;
    vertex_mem[946] = 40'h0000000000;
    vertex_mem[947] = 40'h0000000000;
    vertex_mem[948] = 40'h0000000000;
    vertex_mem[949] = 40'h0000000000;
    vertex_mem[950] = 40'h0000000000;
    vertex_mem[951] = 40'h0000000000;
    vertex_mem[952] = 40'h0000000000;
    vertex_mem[953] = 40'h0000000000;
    vertex_mem[954] = 40'h0000000000;
    vertex_mem[955] = 40'h0000000000;
    vertex_mem[956] = 40'h0000000000;
    vertex_mem[957] = 40'h0000000000;
    vertex_mem[958] = 40'h0000000000;
    vertex_mem[959] = 40'h0000000000;
    vertex_mem[960] = 40'h0000000000;
    vertex_mem[961] = 40'h0000000000;
    vertex_mem[962] = 40'h0000000000;
    vertex_mem[963] = 40'h0000000000;
    vertex_mem[964] = 40'h0000000000;
    vertex_mem[965] = 40'h0000000000;
    vertex_mem[966] = 40'h0000000000;
    vertex_mem[967] = 40'h0000000000;
    vertex_mem[968] = 40'h0000000000;
    vertex_mem[969] = 40'h0000000000;
    vertex_mem[970] = 40'h0000000000;
    vertex_mem[971] = 40'h0000000000;
    vertex_mem[972] = 40'h0000000000;
    vertex_mem[973] = 40'h0000000000;
    vertex_mem[974] = 40'h0000000000;
    vertex_mem[975] = 40'h0000000000;
    vertex_mem[976] = 40'h0000000000;
    vertex_mem[977] = 40'h0000000000;
    vertex_mem[978] = 40'h0000000000;
    vertex_mem[979] = 40'h0000000000;
    vertex_mem[980] = 40'h0000000000;
    vertex_mem[981] = 40'h0000000000;
    vertex_mem[982] = 40'h0000000000;
    vertex_mem[983] = 40'h0000000000;
    vertex_mem[984] = 40'h0000000000;
    vertex_mem[985] = 40'h0000000000;
    vertex_mem[986] = 40'h0000000000;
    vertex_mem[987] = 40'h0000000000;
    vertex_mem[988] = 40'h0000000000;
    vertex_mem[989] = 40'h0000000000;
    vertex_mem[990] = 40'h0000000000;
    vertex_mem[991] = 40'h0000000000;
    vertex_mem[992] = 40'h0000000000;
    vertex_mem[993] = 40'h0000000000;
    vertex_mem[994] = 40'h0000000000;
    vertex_mem[995] = 40'h0000000000;
    vertex_mem[996] = 40'h0000000000;
    vertex_mem[997] = 40'h0000000000;
    vertex_mem[998] = 40'h0000000000;
    vertex_mem[999] = 40'h0000000000;
    vertex_mem[1000] = 40'h0000000000;
    vertex_mem[1001] = 40'h0000000000;
    vertex_mem[1002] = 40'h0000000000;
    vertex_mem[1003] = 40'h0000000000;
    vertex_mem[1004] = 40'h0000000000;
    vertex_mem[1005] = 40'h0000000000;
    vertex_mem[1006] = 40'h0000000000;
    vertex_mem[1007] = 40'h0000000000;
    vertex_mem[1008] = 40'h0000000000;
    vertex_mem[1009] = 40'h0000000000;
    vertex_mem[1010] = 40'h0000000000;
    vertex_mem[1011] = 40'h0000000000;
    vertex_mem[1012] = 40'h0000000000;
    vertex_mem[1013] = 40'h0000000000;
    vertex_mem[1014] = 40'h0000000000;
    vertex_mem[1015] = 40'h0000000000;
    vertex_mem[1016] = 40'h0000000000;
    vertex_mem[1017] = 40'h0000000000;
    vertex_mem[1018] = 40'h0000000000;
    vertex_mem[1019] = 40'h0000000000;
    vertex_mem[1020] = 40'h0000000000;
    vertex_mem[1021] = 40'h0000000000;
    vertex_mem[1022] = 40'h0000000000;
    vertex_mem[1023] = 40'h0000000000;
  end
  always @(posedge clk) begin
    if (vertex_mem_w_en)
      vertex_mem[vertex_mem_w_addr] <= vertex_mem_w_data;
  end
  reg [39:0] _0_;
  always @(posedge clk) begin
    _0_ <= vertex_mem[vertex_mem_r_addr];
  end
  assign vertex_mem_r_data = _0_;
  assign \$99  = rect_i + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:409" *) 1'h1;
  assign \$101  = num_vertices - (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *) 1'h1;
  assign \$103  = \$99  >= (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *) \$101 ;
  assign \$105  = prefetch_state == (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:421" *) 2'h2;
  assign \$107  = prefetch_state == (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:434" *) 2'h2;
  assign \$10  = height_reg + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *) 3'h4;
  assign \$109  = rect_j + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *) 1'h1;
  assign \$111  = \$109  >= (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *) num_vertices;
  assign \$113  = rect_i + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:409" *) 1'h1;
  assign \$115  = num_vertices - (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *) 1'h1;
  assign \$117  = \$113  >= (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *) \$115 ;
  assign \$120  = rect_i + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:409" *) 1'h1;
  assign \$122  = rect_j + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *) 1'h1;
  assign \$124  = \$122  >= (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *) num_vertices;
  assign \$126  = rect_i + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:409" *) 1'h1;
  assign \$128  = num_vertices - (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *) 1'h1;
  assign \$12  = \$8  * (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *) \$10 ;
  assign \$130  = \$126  >= (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *) \$128 ;
  assign \$133  = rect_i + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:409" *) 1'h1;
  assign \$135  = \$133  + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:418" *) 1'h1;
  assign \$138  = rect_j + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:408" *) 1'h1;
  assign \$141  = rect_count + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:380" *) 1'h1;
  assign \$143  = ! (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *) width_reg;
  assign \$145  = ! (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *) height_reg;
  assign \$147  = \$143  | (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *) \$145 ;
  assign \$14  = \$12  <= (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:330" *) max_area_reg;
  assign \$149  = width_reg + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *) 3'h4;
  assign \$151  = height_reg + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *) 3'h4;
  assign \$153  = \$149  * (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *) \$151 ;
  assign \$155  = \$153  <= (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:330" *) max_area_reg;
  assign \$158  = pruned_count + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:331" *) 1'h1;
  assign \$160  = validator_check1_fail | (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:394" *) validator_check2_fail;
  assign \$162  = cand_area > (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:388" *) max_area_reg;
  assign \$164  = validator_check1_fail | (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:394" *) validator_check2_fail;
  assign \$167  = poly_load_addr + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:260" *) 1'h1;
  assign \$16  = ! (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *) width_reg;
  assign \$170  = validation_cycles_reg + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:382" *) validator_validation_cycles;
  assign \$172  = validator_check1_fail | (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:394" *) validator_check2_fail;
  assign \$174  = num_vertices - (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:262" *) 1'h1;
  assign \$176  = poly_load_addr == (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:262" *) \$174 ;
  assign \$179  = poly_load_addr + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:266" *) 1'h1;
  assign \$181  = ! (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:354" *) prefetch_state;
  assign \$183  = prefetch_state == (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:368" *) 1'h1;
  assign \$185  = rect_j + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:348" *) 1'h1;
  assign \$187  = \$185  >= (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:348" *) num_vertices;
  assign \$18  = ! (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *) height_reg;
  assign \$189  = rect_i + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:350" *) 1'h1;
  assign \$191  = num_vertices - (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:357" *) 1'h1;
  assign \$193  = \$189  >= (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:357" *) \$191 ;
  assign \$196  = rect_i + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:350" *) 1'h1;
  assign \$199  = rect_j + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:349" *) 1'h1;
  assign \$201  = rect_j + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *) 1'h1;
  assign \$203  = \$201  >= (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *) num_vertices;
  assign \$205  = rect_i + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:409" *) 1'h1;
  assign \$207  = num_vertices - (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *) 1'h1;
  assign \$20  = \$16  | (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *) \$18 ;
  assign \$209  = \$205  >= (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *) \$207 ;
  assign \$211  = prefetch_state == (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:421" *) 2'h2;
  assign \$214  = rect_i + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:409" *) 1'h1;
  assign \$216  = \$214  + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:426" *) 1'h1;
  assign \$219  = rect_i + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:409" *) 1'h1;
  assign \$221  = prefetch_state == (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:434" *) 2'h2;
  assign \$224  = rect_j + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:408" *) 1'h1;
  assign \$226  = rect_j + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *) 1'h1;
  assign \$228  = \$226  >= (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *) num_vertices;
  assign \$22  = width_reg + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *) 3'h4;
  assign \$230  = rect_i + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:409" *) 1'h1;
  assign \$232  = num_vertices - (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *) 1'h1;
  assign \$234  = \$230  >= (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *) \$232 ;
  assign \$236  = prefetch_state == (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:421" *) 2'h2;
  assign \$238  = rect_j + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *) 1'h1;
  assign \$240  = \$238  >= (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *) num_vertices;
  assign \$242  = rect_i + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:409" *) 1'h1;
  assign \$244  = num_vertices - (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *) 1'h1;
  assign \$246  = \$242  >= (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *) \$244 ;
  assign \$248  = prefetch_state == (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:421" *) 2'h2;
  assign \$24  = height_reg + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *) 3'h4;
  assign \$250  = rect_j + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *) 1'h1;
  assign \$252  = \$250  >= (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *) num_vertices;
  assign \$254  = prefetch_state == (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:434" *) 2'h2;
  assign \$256  = rect_j + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *) 1'h1;
  assign \$258  = \$256  >= (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *) num_vertices;
  assign \$260  = prefetch_state == (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:434" *) 2'h2;
  assign \$263  = vertex_i_x < (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:291" *) vertex_j_x;
  assign \$262  = \$263  ? (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:291" *) vertex_i_x : vertex_j_x;
  assign \$267  = vertex_i_x > (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:292" *) vertex_j_x;
  assign \$266  = \$267  ? (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:292" *) vertex_i_x : vertex_j_x;
  assign \$26  = \$22  * (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *) \$24 ;
  assign \$271  = vertex_i_y < (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:293" *) vertex_j_y;
  assign \$270  = \$271  ? (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:293" *) vertex_i_y : vertex_j_y;
  assign \$275  = vertex_i_y > (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:294" *) vertex_j_y;
  assign \$274  = \$275  ? (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:294" *) vertex_i_y : vertex_j_y;
  assign \$280  = vertex_i_x > (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:292" *) vertex_j_x;
  assign \$279  = \$280  ? (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:292" *) vertex_i_x : vertex_j_x;
  assign \$284  = vertex_i_x < (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:291" *) vertex_j_x;
  assign \$283  = \$284  ? (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:291" *) vertex_i_x : vertex_j_x;
  assign \$287  = \$279  - (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:296" *) \$283 ;
  assign \$28  = \$26  <= (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:330" *) max_area_reg;
  assign \$291  = vertex_i_y > (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:294" *) vertex_j_y;
  assign \$290  = \$291  ? (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:294" *) vertex_i_y : vertex_j_y;
  assign \$295  = vertex_i_y < (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:293" *) vertex_j_y;
  assign \$294  = \$295  ? (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:293" *) vertex_i_y : vertex_j_y;
  assign \$298  = \$290  - (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:297" *) \$294 ;
  assign \$2  = ! (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *) width_reg;
  assign \$300  = ! (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:354" *) prefetch_state;
  assign \$302  = prefetch_state == (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:368" *) 1'h1;
  assign \$304  = rect_j + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:348" *) 1'h1;
  assign \$306  = \$304  >= (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:348" *) num_vertices;
  assign \$308  = rect_i + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:350" *) 1'h1;
  assign \$30  = ! (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *) width_reg;
  assign \$310  = num_vertices - (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:357" *) 1'h1;
  assign \$312  = \$308  >= (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:357" *) \$310 ;
  assign \$315  = width_reg + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *) 3'h4;
  assign \$317  = height_reg + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *) 3'h4;
  assign \$319  = \$315  * (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *) \$317 ;
  assign \$321  = ! (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:354" *) prefetch_state;
  assign \$323  = prefetch_state == (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:368" *) 1'h1;
  assign \$325  = ! (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:354" *) prefetch_state;
  assign \$327  = prefetch_state == (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:368" *) 1'h1;
  always @(posedge clk)
    done <= \done$next ;
  assign \$32  = ! (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *) height_reg;
  always @(posedge clk)
    vertex_mem_w_addr <= \vertex_mem_w_addr$next ;
  always @(posedge clk)
    vertex_mem_w_data <= \vertex_mem_w_data$next ;
  always @(posedge clk)
    vertex_mem_w_en <= \vertex_mem_w_en$next ;
  always @(posedge clk)
    write_addr <= \write_addr$next ;
  always @(posedge clk)
    num_vertices <= \num_vertices$next ;
  always @(posedge clk)
    fsm_state <= \fsm_state$next ;
  always @(posedge clk)
    rect_i <= \rect_i$next ;
  always @(posedge clk)
    rect_j <= \rect_j$next ;
  always @(posedge clk)
    rect_count <= \rect_count$next ;
  always @(posedge clk)
    pruned_count <= \pruned_count$next ;
  always @(posedge clk)
    max_area_reg <= \max_area_reg$next ;
  always @(posedge clk)
    valid_found <= \valid_found$next ;
  always @(posedge clk)
    poly_load_addr <= \poly_load_addr$next ;
  always @(posedge clk)
    validation_cycles_reg <= \validation_cycles_reg$next ;
  always @(posedge clk)
    start_vertex_reg <= \start_vertex_reg$next ;
  always @(posedge clk)
    vertex_i_x <= \vertex_i_x$next ;
  always @(posedge clk)
    vertex_i_y <= \vertex_i_y$next ;
  always @(posedge clk)
    vertex_j_x <= \vertex_j_x$next ;
  always @(posedge clk)
    vertex_j_y <= \vertex_j_y$next ;
  always @(posedge clk)
    min_x_reg <= \min_x_reg$next ;
  assign \$34  = \$30  | (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *) \$32 ;
  always @(posedge clk)
    max_x_reg <= \max_x_reg$next ;
  always @(posedge clk)
    min_y_reg <= \min_y_reg$next ;
  always @(posedge clk)
    max_y_reg <= \max_y_reg$next ;
  always @(posedge clk)
    width_reg <= \width_reg$next ;
  always @(posedge clk)
    height_reg <= \height_reg$next ;
  always @(posedge clk)
    prefetch_state <= \prefetch_state$next ;
  always @(posedge clk)
    cand_x <= \cand_x$next ;
  always @(posedge clk)
    cand_y <= \cand_y$next ;
  always @(posedge clk)
    cand_width <= \cand_width$next ;
  always @(posedge clk)
    cand_height <= \cand_height$next ;
  always @(posedge clk)
    cand_area <= \cand_area$next ;
  always @(posedge clk)
    prefetched_x <= \prefetched_x$next ;
  always @(posedge clk)
    prefetched_y <= \prefetched_y$next ;
  always @(posedge clk)
    valid <= \valid$next ;
  always @(posedge clk)
    max_area <= \max_area$next ;
  always @(posedge clk)
    rectangles_tested <= \rectangles_tested$next ;
  always @(posedge clk)
    rectangles_pruned <= \rectangles_pruned$next ;
  always @(posedge clk)
    vertices_loaded <= \vertices_loaded$next ;
  always @(posedge clk)
    validation_cycles <= \validation_cycles$next ;
  assign \$36  = width_reg + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *) 3'h4;
  assign \$38  = height_reg + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *) 3'h4;
  assign \$40  = \$36  * (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *) \$38 ;
  assign \$42  = \$40  <= (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:330" *) max_area_reg;
  assign \$44  = ! (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *) width_reg;
  assign \$46  = ! (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *) height_reg;
  assign \$48  = \$44  | (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *) \$46 ;
  assign \$4  = ! (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *) height_reg;
  assign \$50  = width_reg + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *) 3'h4;
  assign \$52  = height_reg + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *) 3'h4;
  assign \$54  = \$50  * (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *) \$52 ;
  assign \$56  = \$54  <= (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:330" *) max_area_reg;
  assign \$58  = ! (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *) width_reg;
  assign \$60  = ! (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *) height_reg;
  assign \$62  = \$58  | (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *) \$60 ;
  assign \$64  = width_reg + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *) 3'h4;
  assign \$66  = height_reg + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *) 3'h4;
  assign \$68  = \$64  * (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *) \$66 ;
  assign \$6  = \$2  | (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *) \$4 ;
  assign \$70  = \$68  <= (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:330" *) max_area_reg;
  assign \$73  = write_addr + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:218" *) 1'h1;
  assign \$75  = write_addr + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:219" *) 1'h1;
  assign \$77  = num_vertices - (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:262" *) 1'h1;
  assign \$79  = poly_load_addr == (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:262" *) \$77 ;
  assign \$81  = ! (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *) width_reg;
  assign \$83  = ! (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *) height_reg;
  assign \$85  = \$81  | (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *) \$83 ;
  assign \$87  = width_reg + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *) 3'h4;
  assign \$8  = width_reg + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *) 3'h4;
  assign \$89  = height_reg + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *) 3'h4;
  assign \$91  = \$87  * (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:318" *) \$89 ;
  assign \$93  = \$91  <= (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:330" *) max_area_reg;
  assign \$95  = rect_j + (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *) 1'h1;
  assign \$97  = \$95  >= (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:407" *) num_vertices;
  validator validator (
    .check1_fail(validator_check1_fail),
    .check2_fail(validator_check2_fail),
    .clk(clk),
    .done(validator_done),
    .fail_edge_index(validator_fail_edge_index),
    .is_valid(validator_is_valid),
    .load_addr(validator_load_addr),
    .load_data_x(validator_load_data_x),
    .load_data_y(validator_load_data_y),
    .load_mode(validator_load_mode),
    .load_wr(validator_load_wr),
    .num_vertices(validator_num_vertices),
    .rect_height(validator_rect_height),
    .rect_width(validator_rect_width),
    .rect_x(validator_rect_x),
    .rect_y(validator_rect_y),
    .rst(rst),
    .start(validator_start),
    .start_vertex(validator_start_vertex),
    .validation_cycles(validator_validation_cycles)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    validator_load_addr = 10'h000;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          validator_load_addr = poly_load_addr;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    validator_load_data_x = 20'h00000;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          validator_load_data_x = mem_x;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    validator_load_data_y = 20'h00000;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          validator_load_data_y = mem_y;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    busy = 1'h0;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          busy = 1'h0;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          busy = 1'h0;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          busy = 1'h0;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          busy = 1'h1;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          busy = 1'h1;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          busy = 1'h1;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          busy = 1'h1;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          busy = 1'h1;
      /* \amaranth.decoding  = "VALIDATE_WAIT/9" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:344" */
      4'h9:
          busy = 1'h1;
      /* \amaranth.decoding  = "NEXT_RECT/8" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:403" */
      4'h8:
          busy = 1'h1;
      /* \amaranth.decoding  = "FETCH_I/11" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:446" */
      4'hb:
          busy = 1'h1;
      /* \amaranth.decoding  = "COMPLETE/10" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:455" */
      4'ha:
          busy = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \done$next  = done;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:192" *)
          casez (vertex_valid)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:192" */
            1'h1:
                \done$next  = 1'h0;
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:202" */
            default:
                \done$next  = 1'h0;
          endcase
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "VALIDATE_WAIT/9" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:344" */
      4'h9:
          /* empty */;
      /* \amaranth.decoding  = "NEXT_RECT/8" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:403" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_I/11" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:446" */
      4'hb:
          /* empty */;
      /* \amaranth.decoding  = "COMPLETE/10" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:455" */
      4'ha:
          \done$next  = 1'h1;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \done$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    validator_load_mode = 1'h0;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          validator_load_mode = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \vertex_mem_w_addr$next  = vertex_mem_w_addr;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:192" *)
          casez (vertex_valid)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:192" */
            1'h1:
                \vertex_mem_w_addr$next  = 10'h000;
          endcase
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:213" *)
          casez (vertex_valid)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:213" */
            1'h1:
                \vertex_mem_w_addr$next  = write_addr;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \vertex_mem_w_addr$next  = 10'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \vertex_mem_w_data$next  = vertex_mem_w_data;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:192" *)
          casez (vertex_valid)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:192" */
            1'h1:
                \vertex_mem_w_data$next  = { vertex_y, vertex_x };
          endcase
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:213" *)
          casez (vertex_valid)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:213" */
            1'h1:
                \vertex_mem_w_data$next  = { vertex_y, vertex_x };
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \vertex_mem_w_data$next  = 40'h0000000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \vertex_mem_w_en$next  = vertex_mem_w_en;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:192" *)
          casez (vertex_valid)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:192" */
            1'h1:
                \vertex_mem_w_en$next  = 1'h1;
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:202" */
            default:
                \vertex_mem_w_en$next  = 1'h0;
          endcase
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:213" *)
          casez (vertex_valid)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:213" */
            1'h1:
              begin
                \vertex_mem_w_en$next  = 1'h1;
                (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:222" *)
                casez (vertex_last)
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:222" */
                  1'h1:
                      \vertex_mem_w_en$next  = 1'h0;
                endcase
              end
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:225" */
            default:
                \vertex_mem_w_en$next  = 1'h0;
          endcase
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          \vertex_mem_w_en$next  = 1'h0;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \vertex_mem_w_en$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \write_addr$next  = write_addr;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:192" *)
          casez (vertex_valid)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:192" */
            1'h1:
                \write_addr$next  = 10'h001;
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:202" */
            default:
                \write_addr$next  = 10'h000;
          endcase
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:213" *)
          casez (vertex_valid)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:213" */
            1'h1:
                \write_addr$next  = \$73 [9:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \write_addr$next  = 10'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \num_vertices$next  = num_vertices;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:192" *)
          casez (vertex_valid)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:192" */
            1'h1:
                \num_vertices$next  = 11'h001;
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:202" */
            default:
                \num_vertices$next  = 11'h000;
          endcase
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:213" *)
          casez (vertex_valid)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:213" */
            1'h1:
                \num_vertices$next  = \$75 ;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \num_vertices$next  = 11'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \fsm_state$next  = fsm_state;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:192" *)
          casez (vertex_valid)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:192" */
            1'h1:
                \fsm_state$next  = 4'h1;
          endcase
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:213" *)
          casez (vertex_valid)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:213" */
            1'h1:
                (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:222" *)
                casez (vertex_last)
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:222" */
                  1'h1:
                      \fsm_state$next  = 4'h2;
                endcase
          endcase
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:232" *)
          casez (start_search)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:232" */
            1'h1:
                \fsm_state$next  = 4'h3;
          endcase
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:262" *)
          casez (\$79 )
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:262" */
            1'h1:
                \fsm_state$next  = 4'h4;
          endcase
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          \fsm_state$next  = 4'h5;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          \fsm_state$next  = 4'h6;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          \fsm_state$next  = 4'h7;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
          casez ({ \$93 , \$85  })
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" */
            2'b?1:
                \fsm_state$next  = 4'h8;
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:330" */
            2'b1?:
                \fsm_state$next  = 4'h8;
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:333" */
            default:
                \fsm_state$next  = 4'h9;
          endcase
      /* \amaranth.decoding  = "VALIDATE_WAIT/9" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:344" */
      4'h9:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:378" *)
          casez (validator_done)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:378" */
            1'h1:
                \fsm_state$next  = 4'h8;
          endcase
      /* \amaranth.decoding  = "NEXT_RECT/8" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:403" */
      4'h8:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:411" *)
          casez (\$97 )
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:411" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *)
                casez (\$103 )
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" */
                  1'h1:
                      \fsm_state$next  = 4'ha;
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:415" */
                  default:
                      (* full_case = 32'd1 *)
                      (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:421" *)
                      casez (\$105 )
                        /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:421" */
                        1'h1:
                            \fsm_state$next  = 4'h5;
                        /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:428" */
                        default:
                            \fsm_state$next  = 4'hb;
                      endcase
                endcase
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:431" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:434" *)
                casez (\$107 )
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:434" */
                  1'h1:
                      \fsm_state$next  = 4'h6;
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:441" */
                  default:
                      \fsm_state$next  = 4'h5;
                endcase
          endcase
      /* \amaranth.decoding  = "FETCH_I/11" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:446" */
      4'hb:
          \fsm_state$next  = 4'h5;
      /* \amaranth.decoding  = "COMPLETE/10" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:455" */
      4'ha:
          \fsm_state$next  = 4'h0;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \fsm_state$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \rect_i$next  = rect_i;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:232" *)
          casez (start_search)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:232" */
            1'h1:
                \rect_i$next  = 11'h000;
          endcase
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "VALIDATE_WAIT/9" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:344" */
      4'h9:
          /* empty */;
      /* \amaranth.decoding  = "NEXT_RECT/8" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:403" */
      4'h8:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:411" *)
          casez (\$111 )
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:411" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *)
                casez (\$117 )
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:415" */
                  default:
                      \rect_i$next  = \$120 [10:0];
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \rect_i$next  = 11'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \rect_j$next  = rect_j;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:232" *)
          casez (start_search)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:232" */
            1'h1:
                \rect_j$next  = 11'h001;
          endcase
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "VALIDATE_WAIT/9" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:344" */
      4'h9:
          /* empty */;
      /* \amaranth.decoding  = "NEXT_RECT/8" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:403" */
      4'h8:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:411" *)
          casez (\$124 )
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:411" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *)
                casez (\$130 )
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:415" */
                  default:
                      \rect_j$next  = \$135 [10:0];
                endcase
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:431" */
            default:
                \rect_j$next  = \$138 [10:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \rect_j$next  = 11'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \rect_count$next  = rect_count;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:232" *)
          casez (start_search)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:232" */
            1'h1:
                \rect_count$next  = 20'h00000;
          endcase
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "VALIDATE_WAIT/9" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:344" */
      4'h9:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:378" *)
          casez (validator_done)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:378" */
            1'h1:
                \rect_count$next  = \$141 [19:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \rect_count$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \pruned_count$next  = pruned_count;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:232" *)
          casez (start_search)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:232" */
            1'h1:
                \pruned_count$next  = 20'h00000;
          endcase
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
          casez ({ \$155 , \$147  })
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" */
            2'b?1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:330" */
            2'b1?:
                \pruned_count$next  = \$158 [19:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \pruned_count$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    validator_load_wr = 1'h0;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          validator_load_wr = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \max_area_reg$next  = max_area_reg;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:232" *)
          casez (start_search)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:232" */
            1'h1:
                \max_area_reg$next  = 40'h0000000000;
          endcase
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "VALIDATE_WAIT/9" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:344" */
      4'h9:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:378" *)
          casez (validator_done)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:378" */
            1'h1:
                (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:386" *)
                casez ({ \$160 , validator_is_valid })
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:386" */
                  2'b?1:
                      (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:388" *)
                      casez (\$162 )
                        /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:388" */
                        1'h1:
                            \max_area_reg$next  = cand_area;
                      endcase
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \max_area_reg$next  = 40'h0000000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \valid_found$next  = valid_found;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:232" *)
          casez (start_search)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:232" */
            1'h1:
                \valid_found$next  = 1'h0;
          endcase
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "VALIDATE_WAIT/9" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:344" */
      4'h9:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:378" *)
          casez (validator_done)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:378" */
            1'h1:
                (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:386" *)
                casez ({ \$164 , validator_is_valid })
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:386" */
                  2'b?1:
                      \valid_found$next  = 1'h1;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \valid_found$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \poly_load_addr$next  = poly_load_addr;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:232" *)
          casez (start_search)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:232" */
            1'h1:
                \poly_load_addr$next  = 10'h000;
          endcase
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          \poly_load_addr$next  = \$167 [9:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \poly_load_addr$next  = 10'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \validation_cycles_reg$next  = validation_cycles_reg;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:232" *)
          casez (start_search)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:232" */
            1'h1:
                \validation_cycles_reg$next  = 32'd0;
          endcase
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "VALIDATE_WAIT/9" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:344" */
      4'h9:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:378" *)
          casez (validator_done)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:378" */
            1'h1:
                \validation_cycles_reg$next  = \$170 [31:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \validation_cycles_reg$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \start_vertex_reg$next  = start_vertex_reg;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:232" *)
          casez (start_search)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:232" */
            1'h1:
                \start_vertex_reg$next  = 10'h000;
          endcase
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "VALIDATE_WAIT/9" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:344" */
      4'h9:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:378" *)
          casez (validator_done)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:378" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:386" *)
                casez ({ \$172 , validator_is_valid })
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:386" */
                  2'b?1:
                      \start_vertex_reg$next  = 10'h000;
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:394" */
                  2'b1?:
                      \start_vertex_reg$next  = validator_fail_edge_index;
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:397" */
                  default:
                      \start_vertex_reg$next  = 10'h000;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \start_vertex_reg$next  = 10'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    vertex_mem_r_addr = 10'h000;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:232" *)
          casez (start_search)
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:232" */
            1'h1:
                vertex_mem_r_addr = 10'h000;
          endcase
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:262" *)
          casez (\$176 )
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:262" */
            1'h1:
                vertex_mem_r_addr = 10'h000;
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:265" */
            default:
                vertex_mem_r_addr = \$179 [9:0];
          endcase
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          vertex_mem_r_addr = 10'h001;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "VALIDATE_WAIT/9" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:344" */
      4'h9:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:354" *)
          casez ({ \$183 , \$181  })
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:354" */
            2'b?1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:355" *)
                casez (\$187 )
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:355" */
                  1'h1:
                      (* full_case = 32'd1 *)
                      (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:357" *)
                      casez (\$193 )
                        /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:357" */
                        1'h1:
                            /* empty */;
                        /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:360" */
                        default:
                            vertex_mem_r_addr = \$196 [9:0];
                      endcase
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:363" */
                  default:
                      vertex_mem_r_addr = \$199 [9:0];
                endcase
          endcase
      /* \amaranth.decoding  = "NEXT_RECT/8" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:403" */
      4'h8:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:411" *)
          casez (\$203 )
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:411" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *)
                casez (\$209 )
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:415" */
                  default:
                      (* full_case = 32'd1 *)
                      (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:421" *)
                      casez (\$211 )
                        /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:421" */
                        1'h1:
                            vertex_mem_r_addr = \$216 [9:0];
                        /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:428" */
                        default:
                            vertex_mem_r_addr = \$219 [9:0];
                      endcase
                endcase
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:431" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:434" *)
                casez (\$221 )
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:434" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:441" */
                  default:
                      vertex_mem_r_addr = \$224 [9:0];
                endcase
          endcase
      /* \amaranth.decoding  = "FETCH_I/11" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:446" */
      4'hb:
          vertex_mem_r_addr = rect_j[9:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \vertex_i_x$next  = vertex_i_x;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          \vertex_i_x$next  = mem_x;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "VALIDATE_WAIT/9" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:344" */
      4'h9:
          /* empty */;
      /* \amaranth.decoding  = "NEXT_RECT/8" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:403" */
      4'h8:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:411" *)
          casez (\$228 )
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:411" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *)
                casez (\$234 )
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:415" */
                  default:
                      (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:421" *)
                      casez (\$236 )
                        /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:421" */
                        1'h1:
                            \vertex_i_x$next  = prefetched_x;
                      endcase
                endcase
          endcase
      /* \amaranth.decoding  = "FETCH_I/11" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:446" */
      4'hb:
          \vertex_i_x$next  = mem_x;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \vertex_i_x$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \vertex_i_y$next  = vertex_i_y;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          \vertex_i_y$next  = mem_y;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "VALIDATE_WAIT/9" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:344" */
      4'h9:
          /* empty */;
      /* \amaranth.decoding  = "NEXT_RECT/8" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:403" */
      4'h8:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:411" *)
          casez (\$240 )
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:411" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" *)
                casez (\$246 )
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:413" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:415" */
                  default:
                      (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:421" *)
                      casez (\$248 )
                        /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:421" */
                        1'h1:
                            \vertex_i_y$next  = prefetched_y;
                      endcase
                endcase
          endcase
      /* \amaranth.decoding  = "FETCH_I/11" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:446" */
      4'hb:
          \vertex_i_y$next  = mem_y;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \vertex_i_y$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \vertex_j_x$next  = vertex_j_x;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          \vertex_j_x$next  = mem_x;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "VALIDATE_WAIT/9" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:344" */
      4'h9:
          /* empty */;
      /* \amaranth.decoding  = "NEXT_RECT/8" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:403" */
      4'h8:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:411" *)
          casez (\$252 )
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:411" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:431" */
            default:
                (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:434" *)
                casez (\$254 )
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:434" */
                  1'h1:
                      \vertex_j_x$next  = prefetched_x;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \vertex_j_x$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \vertex_j_y$next  = vertex_j_y;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          \vertex_j_y$next  = mem_y;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "VALIDATE_WAIT/9" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:344" */
      4'h9:
          /* empty */;
      /* \amaranth.decoding  = "NEXT_RECT/8" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:403" */
      4'h8:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:411" *)
          casez (\$258 )
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:411" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:431" */
            default:
                (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:434" *)
                casez (\$260 )
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:434" */
                  1'h1:
                      \vertex_j_y$next  = prefetched_y;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \vertex_j_y$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    validator_start = 1'h0;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
          casez ({ \$14 , \$6  })
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" */
            2'b?1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:330" */
            2'b1?:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:333" */
            default:
                validator_start = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \min_x_reg$next  = min_x_reg;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          \min_x_reg$next  = \$262 ;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \min_x_reg$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \max_x_reg$next  = max_x_reg;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          \max_x_reg$next  = \$266 ;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \max_x_reg$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \min_y_reg$next  = min_y_reg;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          \min_y_reg$next  = \$270 ;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \min_y_reg$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \max_y_reg$next  = max_y_reg;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          \max_y_reg$next  = \$274 ;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \max_y_reg$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \width_reg$next  = width_reg;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          \width_reg$next  = \$287 [19:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \width_reg$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \height_reg$next  = height_reg;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          \height_reg$next  = \$298 [19:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \height_reg$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \prefetch_state$next  = prefetch_state;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          \prefetch_state$next  = 2'h0;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "VALIDATE_WAIT/9" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:344" */
      4'h9:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:354" *)
          casez ({ \$302 , \$300  })
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:354" */
            2'b?1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:355" *)
                casez (\$306 )
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:355" */
                  1'h1:
                      (* full_case = 32'd1 *)
                      (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:357" *)
                      casez (\$312 )
                        /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:357" */
                        1'h1:
                            \prefetch_state$next  = 2'h2;
                        /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:360" */
                        default:
                            \prefetch_state$next  = 2'h1;
                      endcase
                  /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:363" */
                  default:
                      \prefetch_state$next  = 2'h1;
                endcase
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:368" */
            2'b1?:
                \prefetch_state$next  = 2'h2;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \prefetch_state$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \cand_x$next  = cand_x;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          \cand_x$next  = min_x_reg;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \cand_x$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \cand_y$next  = cand_y;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          \cand_y$next  = min_y_reg;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \cand_y$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \cand_width$next  = cand_width;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          \cand_width$next  = width_reg;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \cand_width$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    validator_rect_x = cand_x;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
          casez ({ \$28 , \$20  })
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" */
            2'b?1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:330" */
            2'b1?:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:333" */
            default:
                validator_rect_x = min_x_reg;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \cand_height$next  = cand_height;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          \cand_height$next  = height_reg;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \cand_height$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \cand_area$next  = cand_area;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          \cand_area$next  = \$319 [39:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \cand_area$next  = 40'h0000000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \prefetched_x$next  = prefetched_x;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "VALIDATE_WAIT/9" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:344" */
      4'h9:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:354" *)
          casez ({ \$323 , \$321  })
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:354" */
            2'b?1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:368" */
            2'b1?:
                \prefetched_x$next  = mem_x;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \prefetched_x$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \prefetched_y$next  = prefetched_y;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "VALIDATE_WAIT/9" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:344" */
      4'h9:
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:354" *)
          casez ({ \$327 , \$325  })
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:354" */
            2'b?1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:368" */
            2'b1?:
                \prefetched_y$next  = mem_y;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \prefetched_y$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \valid$next  = valid;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "VALIDATE_WAIT/9" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:344" */
      4'h9:
          /* empty */;
      /* \amaranth.decoding  = "NEXT_RECT/8" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:403" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_I/11" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:446" */
      4'hb:
          /* empty */;
      /* \amaranth.decoding  = "COMPLETE/10" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:455" */
      4'ha:
          \valid$next  = valid_found;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \valid$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \max_area$next  = max_area;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "VALIDATE_WAIT/9" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:344" */
      4'h9:
          /* empty */;
      /* \amaranth.decoding  = "NEXT_RECT/8" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:403" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_I/11" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:446" */
      4'hb:
          /* empty */;
      /* \amaranth.decoding  = "COMPLETE/10" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:455" */
      4'ha:
          \max_area$next  = max_area_reg;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \max_area$next  = 40'h0000000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \rectangles_tested$next  = rectangles_tested;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "VALIDATE_WAIT/9" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:344" */
      4'h9:
          /* empty */;
      /* \amaranth.decoding  = "NEXT_RECT/8" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:403" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_I/11" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:446" */
      4'hb:
          /* empty */;
      /* \amaranth.decoding  = "COMPLETE/10" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:455" */
      4'ha:
          \rectangles_tested$next  = rect_count;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \rectangles_tested$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \rectangles_pruned$next  = rectangles_pruned;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "VALIDATE_WAIT/9" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:344" */
      4'h9:
          /* empty */;
      /* \amaranth.decoding  = "NEXT_RECT/8" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:403" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_I/11" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:446" */
      4'hb:
          /* empty */;
      /* \amaranth.decoding  = "COMPLETE/10" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:455" */
      4'ha:
          \rectangles_pruned$next  = pruned_count;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \rectangles_pruned$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \vertices_loaded$next  = vertices_loaded;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "VALIDATE_WAIT/9" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:344" */
      4'h9:
          /* empty */;
      /* \amaranth.decoding  = "NEXT_RECT/8" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:403" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_I/11" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:446" */
      4'hb:
          /* empty */;
      /* \amaranth.decoding  = "COMPLETE/10" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:455" */
      4'ha:
          \vertices_loaded$next  = num_vertices;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \vertices_loaded$next  = 11'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \validation_cycles$next  = validation_cycles;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "VALIDATE_WAIT/9" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:344" */
      4'h9:
          /* empty */;
      /* \amaranth.decoding  = "NEXT_RECT/8" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:403" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_I/11" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:446" */
      4'hb:
          /* empty */;
      /* \amaranth.decoding  = "COMPLETE/10" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:455" */
      4'ha:
          \validation_cycles$next  = validation_cycles_reg;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \validation_cycles$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    validator_rect_y = cand_y;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
          casez ({ \$42 , \$34  })
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" */
            2'b?1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:330" */
            2'b1?:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:333" */
            default:
                validator_rect_y = min_y_reg;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    validator_rect_width = cand_width;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
          casez ({ \$56 , \$48  })
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" */
            2'b?1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:330" */
            2'b1?:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:333" */
            default:
                validator_rect_width = width_reg;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    validator_rect_height = cand_height;
    (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:180" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:189" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_VERTICES/1" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:210" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "WAIT_START/2" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:228" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_POLY_ONCE/3" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:248" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "INIT_SEARCH/4" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:269" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "FETCH_J/5" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:278" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "REGISTER_PAIR/6" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:288" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "GENERATE_RECT/7" */
      /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:310" */
      4'h7:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" *)
          casez ({ \$70 , \$62  })
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:328" */
            2'b?1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:330" */
            2'b1?:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:333" */
            default:
                validator_rect_height = height_reg;
          endcase
    endcase
  end
  assign \$72  = \$73 ;
  assign \$119  = \$120 ;
  assign \$132  = \$135 ;
  assign \$137  = \$138 ;
  assign \$140  = \$141 ;
  assign \$157  = \$158 ;
  assign \$166  = \$167 ;
  assign \$169  = \$170 ;
  assign \$178  = \$179 ;
  assign \$195  = \$196 ;
  assign \$198  = \$199 ;
  assign \$213  = \$216 ;
  assign \$218  = \$219 ;
  assign \$223  = \$224 ;
  assign \$278  = \$287 ;
  assign \$289  = \$298 ;
  assign \$314  = \$319 ;
  assign vertex_mem_r_en = 1'h1;
  assign debug_max_area = max_area_reg;
  assign debug_rect_count = rect_count;
  assign debug_num_vertices = num_vertices;
  assign debug_state = fsm_state;
  assign validator_start_vertex = start_vertex_reg;
  assign validator_num_vertices = num_vertices;
  assign mem_y = vertex_mem_r_data[39:20];
  assign mem_x = vertex_mem_r_data[19:0];
endmodule

(* \amaranth.hierarchy  = "top.bridge.rx_fifo" *)
(* generator = "Amaranth" *)
module rx_fifo(clk, r_rdy, w_rdy, w_data, w_en, r_data, r_en, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$3  = 0;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:250" *)
  wire \$1 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:250" *)
  wire \$3 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:250" *)
  wire \$5 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:258" *)
  wire [8:0] \$7 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input clk;
  wire clk;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:226" *)
  wire [8:0] level;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:83" *)
  output [7:0] r_data;
  wire [7:0] r_data;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:85" *)
  input r_en;
  wire r_en;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:86" *)
  wire [8:0] r_level;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:84" *)
  output r_rdy;
  reg r_rdy = 1'h0;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:84" *)
  reg \r_rdy$next ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input rst;
  wire rst;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:122" *)
  wire [7:0] unbuffered_level;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:83" *)
  wire [7:0] unbuffered_r_data;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:85" *)
  wire unbuffered_r_en;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:84" *)
  wire unbuffered_r_rdy;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:78" *)
  wire [7:0] unbuffered_w_data;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:80" *)
  wire unbuffered_w_en;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:79" *)
  wire unbuffered_w_rdy;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:78" *)
  input [7:0] w_data;
  wire [7:0] w_data;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:80" *)
  input w_en;
  wire w_en;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:81" *)
  wire [8:0] w_level;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:79" *)
  output w_rdy;
  wire w_rdy;
  assign \$1  = ~ (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:250" *) r_rdy;
  assign \$3  = \$1  | (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:250" *) r_en;
  assign \$5  = unbuffered_r_rdy & (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:250" *) \$3 ;
  assign \$7  = unbuffered_level + (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:258" *) r_rdy;
  always @(posedge clk)
    r_rdy <= \r_rdy$next ;
  \unbuffered$1  unbuffered (
    .clk(clk),
    .level(unbuffered_level),
    .r_data(unbuffered_r_data),
    .r_en(unbuffered_r_en),
    .r_rdy(unbuffered_r_rdy),
    .rst(rst),
    .w_data(unbuffered_w_data),
    .w_en(unbuffered_w_en),
    .w_rdy(unbuffered_w_rdy)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \r_rdy$next  = r_rdy;
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:252" *)
    casez ({ r_en, unbuffered_r_en })
      /* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:252" */
      2'b?1:
          \r_rdy$next  = 1'h1;
      /* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:254" */
      2'b1?:
          \r_rdy$next  = 1'h0;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \r_rdy$next  = 1'h0;
    endcase
  end
  assign r_level = level;
  assign w_level = level;
  assign level = \$7 ;
  assign unbuffered_r_en = \$5 ;
  assign r_data = unbuffered_r_data;
  assign w_rdy = unbuffered_w_rdy;
  assign unbuffered_w_en = w_en;
  assign unbuffered_w_data = w_data;
endmodule

(* \amaranth.hierarchy  = "top" *)
(* top =  1  *)
(* generator = "Amaranth" *)
module top(uart_rx, tx_ready, tx_overflow, rx_valid, rx_overflow, processing, done, clk, rst, uart_tx);
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:62" *)
  wire [7:0] bridge_ascii_in;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:64" *)
  wire bridge_ascii_in_ready;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:63" *)
  wire bridge_ascii_in_valid;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:67" *)
  wire [7:0] bridge_ascii_out;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:69" *)
  wire bridge_ascii_out_ready;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:68" *)
  wire bridge_ascii_out_valid;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:86" *)
  wire bridge_rx_overflow;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:85" *)
  wire bridge_rx_valid;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:82" *)
  wire bridge_tx_overflow;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:81" *)
  wire bridge_tx_ready;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:75" *)
  wire bridge_uart_rx;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:74" *)
  wire bridge_uart_tx;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input clk;
  wire clk;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:311" *)
  output done;
  wire done;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:310" *)
  output processing;
  wire processing;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input rst;
  wire rst;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:305" *)
  output rx_overflow;
  wire rx_overflow;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:304" *)
  output rx_valid;
  wire rx_valid;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:303" *)
  output tx_overflow;
  wire tx_overflow;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:302" *)
  output tx_ready;
  wire tx_ready;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:297" *)
  input uart_rx;
  wire uart_rx;
  (* src = "/home/victor/advent/day9/impl/uart_bridge.py:296" *)
  output uart_tx;
  wire uart_tx;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:126" *)
  wire [7:0] wrapper_ascii_in;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:128" *)
  wire wrapper_ascii_in_ready;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:127" *)
  wire wrapper_ascii_in_valid;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:133" *)
  wire [7:0] wrapper_ascii_out;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:135" *)
  wire wrapper_ascii_out_ready;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:134" *)
  wire wrapper_ascii_out_valid;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:141" *)
  wire wrapper_done;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:140" *)
  wire wrapper_processing;
  bridge bridge (
    .ascii_in(bridge_ascii_in),
    .ascii_in_ready(bridge_ascii_in_ready),
    .ascii_in_valid(bridge_ascii_in_valid),
    .ascii_out(bridge_ascii_out),
    .ascii_out_ready(bridge_ascii_out_ready),
    .ascii_out_valid(bridge_ascii_out_valid),
    .clk(clk),
    .rst(rst),
    .rx_overflow(bridge_rx_overflow),
    .rx_valid(bridge_rx_valid),
    .tx_overflow(bridge_tx_overflow),
    .tx_ready(bridge_tx_ready),
    .uart_rx(bridge_uart_rx),
    .uart_tx(bridge_uart_tx)
  );
  wrapper wrapper (
    .ascii_in(wrapper_ascii_in),
    .ascii_in_ready(wrapper_ascii_in_ready),
    .ascii_in_valid(wrapper_ascii_in_valid),
    .ascii_out(wrapper_ascii_out),
    .ascii_out_ready(wrapper_ascii_out_ready),
    .ascii_out_valid(wrapper_ascii_out_valid),
    .clk(clk),
    .done(wrapper_done),
    .processing(wrapper_processing),
    .rst(rst)
  );
  assign done = wrapper_done;
  assign processing = wrapper_processing;
  assign rx_overflow = bridge_rx_overflow;
  assign rx_valid = bridge_rx_valid;
  assign tx_overflow = bridge_tx_overflow;
  assign tx_ready = bridge_tx_ready;
  assign bridge_uart_rx = uart_rx;
  assign uart_tx = bridge_uart_tx;
  assign bridge_ascii_in_ready = wrapper_ascii_in_ready;
  assign wrapper_ascii_in_valid = bridge_ascii_in_valid;
  assign wrapper_ascii_in = bridge_ascii_in;
  assign wrapper_ascii_out_ready = bridge_ascii_out_ready;
  assign bridge_ascii_out_valid = wrapper_ascii_out_valid;
  assign bridge_ascii_out = wrapper_ascii_out;
endmodule

(* \amaranth.hierarchy  = "top.bridge.tx_fifo" *)
(* generator = "Amaranth" *)
module tx_fifo(clk, w_data, w_en, w_rdy, r_rdy, r_data, r_en, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$4  = 0;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:250" *)
  wire \$1 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:250" *)
  wire \$3 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:250" *)
  wire \$5 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:258" *)
  wire [8:0] \$7 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input clk;
  wire clk;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:226" *)
  wire [8:0] level;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:83" *)
  output [7:0] r_data;
  wire [7:0] r_data;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:85" *)
  input r_en;
  wire r_en;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:86" *)
  wire [8:0] r_level;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:84" *)
  output r_rdy;
  reg r_rdy = 1'h0;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:84" *)
  reg \r_rdy$next ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input rst;
  wire rst;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:122" *)
  wire [7:0] unbuffered_level;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:83" *)
  wire [7:0] unbuffered_r_data;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:85" *)
  wire unbuffered_r_en;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:84" *)
  wire unbuffered_r_rdy;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:78" *)
  wire [7:0] unbuffered_w_data;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:80" *)
  wire unbuffered_w_en;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:79" *)
  wire unbuffered_w_rdy;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:78" *)
  input [7:0] w_data;
  wire [7:0] w_data;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:80" *)
  input w_en;
  wire w_en;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:81" *)
  wire [8:0] w_level;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:79" *)
  output w_rdy;
  wire w_rdy;
  assign \$1  = ~ (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:250" *) r_rdy;
  assign \$3  = \$1  | (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:250" *) r_en;
  assign \$5  = unbuffered_r_rdy & (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:250" *) \$3 ;
  assign \$7  = unbuffered_level + (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:258" *) r_rdy;
  always @(posedge clk)
    r_rdy <= \r_rdy$next ;
  unbuffered unbuffered (
    .clk(clk),
    .level(unbuffered_level),
    .r_data(unbuffered_r_data),
    .r_en(unbuffered_r_en),
    .r_rdy(unbuffered_r_rdy),
    .rst(rst),
    .w_data(unbuffered_w_data),
    .w_en(unbuffered_w_en),
    .w_rdy(unbuffered_w_rdy)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \r_rdy$next  = r_rdy;
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:252" *)
    casez ({ r_en, unbuffered_r_en })
      /* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:252" */
      2'b?1:
          \r_rdy$next  = 1'h1;
      /* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:254" */
      2'b1?:
          \r_rdy$next  = 1'h0;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \r_rdy$next  = 1'h0;
    endcase
  end
  assign r_level = level;
  assign w_level = level;
  assign level = \$7 ;
  assign unbuffered_r_en = \$5 ;
  assign r_data = unbuffered_r_data;
  assign w_rdy = unbuffered_w_rdy;
  assign unbuffered_w_en = w_en;
  assign unbuffered_w_data = w_data;
endmodule

(* \amaranth.hierarchy  = "top.bridge.uart_rx" *)
(* generator = "Amaranth" *)
module uart_rx(clk, rx, valid, data, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$5  = 0;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$1 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$11 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:154" *)
  wire \$13 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$14 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$16 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$18 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$20 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:154" *)
  wire \$23 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$24 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$26 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:217" *)
  wire [8:0] \$29 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$3 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:217" *)
  wire [8:0] \$30 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:217" *)
  wire [8:0] \$32 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:217" *)
  wire \$33 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:217" *)
  wire \$35 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$36 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$38 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$40 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$42 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:214" *)
  wire \$44 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:217" *)
  wire \$47 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$5 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:220" *)
  wire [7:0] \$50 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$51 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$53 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$56 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$58 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:224" *)
  wire \$60 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:224" *)
  wire \$62 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$64 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$66 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:228" *)
  wire \$68 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$7 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:228" *)
  wire \$70 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$72 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$74 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:229" *)
  wire \$76 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$78 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$80 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$82 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:211" *)
  wire \$84 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:214" *)
  wire \$86 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:232" *)
  wire \$88 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$9 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:232" *)
  wire \$90 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$92 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$94 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$96 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:210" *)
  wire \$98 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:147" *)
  reg _signal = 1'h0;
  (* src = "/home/victor/advent/day9/impl/uart.py:147" *)
  reg \_signal$next ;
  (* src = "/home/victor/advent/day9/impl/uart.py:209" *)
  wire _unused;
  (* src = "/home/victor/advent/day9/impl/uart.py:189" *)
  reg break_detected;
  (* src = "/home/victor/advent/day9/impl/uart.py:184" *)
  wire busy;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input clk;
  wire clk;
  (* src = "/home/victor/advent/day9/impl/uart.py:205" *)
  reg [7:0] cycle_counter = 8'he9;
  (* src = "/home/victor/advent/day9/impl/uart.py:205" *)
  reg [7:0] \cycle_counter$next ;
  (* src = "/home/victor/advent/day9/impl/uart.py:185" *)
  output [7:0] data;
  wire [7:0] data;
  (* src = "/home/victor/advent/day9/impl/uart.py:206" *)
  reg [7:0] data_latch = 8'h00;
  (* src = "/home/victor/advent/day9/impl/uart.py:206" *)
  reg [7:0] \data_latch$next ;
  (* src = "/home/victor/advent/day9/impl/uart.py:187" *)
  reg frame_error;
  (* src = "/home/victor/advent/day9/impl/uart.py:203" *)
  reg initialized = 1'h0;
  (* src = "/home/victor/advent/day9/impl/uart.py:203" *)
  reg \initialized$next ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input rst;
  wire rst;
  (* src = "/home/victor/advent/day9/impl/uart.py:181" *)
  input rx;
  wire rx;
  (* src = "/home/victor/advent/day9/impl/uart.py:204" *)
  reg [10:0] rx_shift_reg = 11'h400;
  (* src = "/home/victor/advent/day9/impl/uart.py:204" *)
  reg [10:0] \rx_shift_reg$next ;
  (* src = "/home/victor/advent/day9/impl/uart.py:190" *)
  wire sample;
  (* src = "/home/victor/advent/day9/impl/uart.py:186" *)
  output valid;
  reg valid;
  assign \$9  = ! (* src = "/home/victor/advent/day9/impl/uart.py:210" *) cycle_counter;
  always @(posedge clk)
    _signal <= \_signal$next ;
  always @(posedge clk)
    cycle_counter <= \cycle_counter$next ;
  always @(posedge clk)
    data_latch <= \data_latch$next ;
  always @(posedge clk)
    rx_shift_reg <= \rx_shift_reg$next ;
  always @(posedge clk)
    initialized <= \initialized$next ;
  assign \$11  = \$9  & (* src = "/home/victor/advent/day9/impl/uart.py:210" *) rx_shift_reg[0];
  assign \$14  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:211" *) rx;
  assign \$16  = initialized & (* src = "/home/victor/advent/day9/impl/uart.py:211" *) \$14 ;
  assign \$18  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:211" *) busy;
  assign \$1  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:211" *) rx;
  assign \$20  = \$16  & (* src = "/home/victor/advent/day9/impl/uart.py:211" *) \$18 ;
  assign \$13  = \$20  ? (* src = "/home/victor/advent/day9/impl/uart.py:154" *) 1'h1 : _signal;
  assign \$24  = ! (* src = "/home/victor/advent/day9/impl/uart.py:210" *) cycle_counter;
  assign \$26  = \$24  & (* src = "/home/victor/advent/day9/impl/uart.py:210" *) rx_shift_reg[0];
  assign \$23  = \$26  ? (* src = "/home/victor/advent/day9/impl/uart.py:154" *) 1'h0 : \$13 ;
  assign \$30  = cycle_counter - (* src = "/home/victor/advent/day9/impl/uart.py:217" *) 1'h1;
  assign \$33  = ! (* src = "/home/victor/advent/day9/impl/uart.py:217" *) cycle_counter;
  assign \$36  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:211" *) rx;
  assign \$38  = initialized & (* src = "/home/victor/advent/day9/impl/uart.py:211" *) \$36 ;
  assign \$3  = initialized & (* src = "/home/victor/advent/day9/impl/uart.py:211" *) \$1 ;
  assign \$40  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:211" *) busy;
  assign \$42  = \$38  & (* src = "/home/victor/advent/day9/impl/uart.py:211" *) \$40 ;
  assign \$44  = _signal | (* src = "/home/victor/advent/day9/impl/uart.py:214" *) \$42 ;
  assign \$35  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:217" *) \$44 ;
  assign \$47  = \$33  | (* src = "/home/victor/advent/day9/impl/uart.py:217" *) \$35 ;
  assign \$32  = \$47  ? (* src = "/home/victor/advent/day9/impl/uart.py:217" *) 9'h0e9 : \$30 ;
  assign \$51  = ! (* src = "/home/victor/advent/day9/impl/uart.py:210" *) cycle_counter;
  assign \$53  = \$51  & (* src = "/home/victor/advent/day9/impl/uart.py:210" *) rx_shift_reg[0];
  assign \$50  = \$53  ? (* src = "/home/victor/advent/day9/impl/uart.py:220" *) rx_shift_reg[9:2] : data_latch;
  assign \$56  = ! (* src = "/home/victor/advent/day9/impl/uart.py:210" *) cycle_counter;
  assign \$58  = \$56  & (* src = "/home/victor/advent/day9/impl/uart.py:210" *) rx_shift_reg[0];
  assign \$5  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:211" *) busy;
  assign \$60  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:224" *) rx_shift_reg[10];
  assign \$62  = rx_shift_reg[1] | (* src = "/home/victor/advent/day9/impl/uart.py:224" *) \$60 ;
  assign \$64  = ! (* src = "/home/victor/advent/day9/impl/uart.py:210" *) cycle_counter;
  assign \$66  = \$64  & (* src = "/home/victor/advent/day9/impl/uart.py:210" *) rx_shift_reg[0];
  assign \$68  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:228" *) frame_error;
  assign \$72  = ! (* src = "/home/victor/advent/day9/impl/uart.py:210" *) cycle_counter;
  assign \$74  = \$72  & (* src = "/home/victor/advent/day9/impl/uart.py:210" *) rx_shift_reg[0];
  assign \$76  = ! (* src = "/home/victor/advent/day9/impl/uart.py:229" *) rx_shift_reg[10:1];
  assign \$78  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:211" *) rx;
  assign \$7  = \$3  & (* src = "/home/victor/advent/day9/impl/uart.py:211" *) \$5 ;
  assign \$80  = initialized & (* src = "/home/victor/advent/day9/impl/uart.py:211" *) \$78 ;
  assign \$82  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:211" *) busy;
  assign \$84  = \$80  & (* src = "/home/victor/advent/day9/impl/uart.py:211" *) \$82 ;
  assign \$86  = _signal | (* src = "/home/victor/advent/day9/impl/uart.py:214" *) \$84 ;
  assign \$88  = cycle_counter == (* src = "/home/victor/advent/day9/impl/uart.py:232" *) 7'h75;
  assign \$90  = \$86  & (* src = "/home/victor/advent/day9/impl/uart.py:232" *) \$88 ;
  assign \$92  = ! (* src = "/home/victor/advent/day9/impl/uart.py:210" *) cycle_counter;
  assign \$94  = \$92  & (* src = "/home/victor/advent/day9/impl/uart.py:210" *) rx_shift_reg[0];
  assign \$96  = ! (* src = "/home/victor/advent/day9/impl/uart.py:210" *) cycle_counter;
  assign \$98  = \$96  & (* src = "/home/victor/advent/day9/impl/uart.py:210" *) rx_shift_reg[0];
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \_signal$next  = _signal;
    (* src = "/home/victor/advent/day9/impl/uart.py:149" *)
    casez (\$7 )
      /* src = "/home/victor/advent/day9/impl/uart.py:149" */
      1'h1:
          \_signal$next  = 1'h1;
    endcase
    (* src = "/home/victor/advent/day9/impl/uart.py:151" *)
    casez (\$11 )
      /* src = "/home/victor/advent/day9/impl/uart.py:151" */
      1'h1:
          \_signal$next  = 1'h0;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \_signal$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \rx_shift_reg$next  = rx_shift_reg;
    (* src = "/home/victor/advent/day9/impl/uart.py:234" *)
    casez ({ sample, \$98  })
      /* src = "/home/victor/advent/day9/impl/uart.py:234" */
      2'b?1:
          \rx_shift_reg$next  = 11'h400;
      /* src = "/home/victor/advent/day9/impl/uart.py:237" */
      2'b1?:
          \rx_shift_reg$next  = { rx, rx_shift_reg[10:1] };
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \rx_shift_reg$next  = 11'h400;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \initialized$next  = 1'h1;
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \initialized$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \cycle_counter$next  = \$32 [7:0];
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \cycle_counter$next  = 8'he9;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    frame_error = 1'h0;
    (* src = "/home/victor/advent/day9/impl/uart.py:222" *)
    casez (\$58 )
      /* src = "/home/victor/advent/day9/impl/uart.py:222" */
      1'h1:
          frame_error = \$62 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    valid = 1'h0;
    (* src = "/home/victor/advent/day9/impl/uart.py:222" *)
    casez (\$66 )
      /* src = "/home/victor/advent/day9/impl/uart.py:222" */
      1'h1:
          valid = \$70 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    break_detected = 1'h0;
    (* src = "/home/victor/advent/day9/impl/uart.py:222" *)
    casez (\$74 )
      /* src = "/home/victor/advent/day9/impl/uart.py:222" */
      1'h1:
          break_detected = \$76 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \data_latch$next  = data_latch;
    (* src = "/home/victor/advent/day9/impl/uart.py:234" *)
    casez ({ sample, \$94  })
      /* src = "/home/victor/advent/day9/impl/uart.py:234" */
      2'b?1:
          \data_latch$next  = rx_shift_reg[9:2];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \data_latch$next  = 8'h00;
    endcase
  end
  assign \$29  = \$32 ;
  assign sample = \$90 ;
  assign data = \$50 ;
  assign busy = _signal;
  assign _unused = \$23 ;
  assign \$70  = \$68 ;
endmodule

(* \amaranth.hierarchy  = "top.bridge.uart_tx" *)
(* generator = "Amaranth" *)
module uart_tx(clk, tx, busy, data, tx_enable, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$6  = 0;
  (* src = "/home/victor/advent/day9/impl/uart.py:118" *)
  wire \$1 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:122" *)
  wire \$11 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:124" *)
  wire [8:0] \$13 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:124" *)
  wire [8:0] \$14 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:124" *)
  wire [8:0] \$16 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:115" *)
  wire \$17 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:115" *)
  wire \$19 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:124" *)
  wire \$21 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:124" *)
  wire \$23 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:124" *)
  wire \$25 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:115" *)
  wire \$28 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:120" *)
  wire \$3 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:115" *)
  wire \$30 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:120" *)
  wire \$5 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:120" *)
  wire \$7 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:122" *)
  wire \$9 ;
  (* src = "/home/victor/advent/day9/impl/uart.py:112" *)
  reg [9:0] _shift_reg = 10'h000;
  (* src = "/home/victor/advent/day9/impl/uart.py:112" *)
  reg [9:0] \_shift_reg$next ;
  (* src = "/home/victor/advent/day9/impl/uart.py:111" *)
  wire _tick;
  (* src = "/home/victor/advent/day9/impl/uart.py:78" *)
  output busy;
  wire busy;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input clk;
  wire clk;
  (* src = "/home/victor/advent/day9/impl/uart.py:113" *)
  reg [7:0] cycle_counter = 8'he9;
  (* src = "/home/victor/advent/day9/impl/uart.py:113" *)
  reg [7:0] \cycle_counter$next ;
  (* src = "/home/victor/advent/day9/impl/uart.py:75" *)
  input [7:0] data;
  wire [7:0] data;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input rst;
  wire rst;
  (* src = "/home/victor/advent/day9/impl/uart.py:79" *)
  output tx;
  wire tx;
  (* src = "/home/victor/advent/day9/impl/uart.py:74" *)
  input tx_enable;
  wire tx_enable;
  assign \$9  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:122" *) busy;
  assign \$11  = _shift_reg[0] | (* src = "/home/victor/advent/day9/impl/uart.py:122" *) \$9 ;
  assign \$14  = cycle_counter - (* src = "/home/victor/advent/day9/impl/uart.py:124" *) 1'h1;
  assign \$17  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:115" *) busy;
  assign \$1  = ! (* src = "/home/victor/advent/day9/impl/uart.py:118" *) cycle_counter;
  assign \$19  = tx_enable & (* src = "/home/victor/advent/day9/impl/uart.py:115" *) \$17 ;
  assign \$21  = _tick | (* src = "/home/victor/advent/day9/impl/uart.py:124" *) \$19 ;
  assign \$23  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:124" *) busy;
  assign \$25  = \$21  | (* src = "/home/victor/advent/day9/impl/uart.py:124" *) \$23 ;
  assign \$16  = \$25  ? (* src = "/home/victor/advent/day9/impl/uart.py:124" *) 9'h0e9 : \$14 ;
  assign \$28  = ~ (* src = "/home/victor/advent/day9/impl/uart.py:115" *) busy;
  assign \$30  = tx_enable & (* src = "/home/victor/advent/day9/impl/uart.py:115" *) \$28 ;
  always @(posedge clk)
    cycle_counter <= \cycle_counter$next ;
  always @(posedge clk)
    _shift_reg <= \_shift_reg$next ;
  assign \$3  = | (* src = "/home/victor/advent/day9/impl/uart.py:120" *) _shift_reg[9:1];
  assign \$5  = _shift_reg[0] ^ (* src = "/home/victor/advent/day9/impl/uart.py:120" *) _tick;
  assign \$7  = \$3  | (* src = "/home/victor/advent/day9/impl/uart.py:120" *) \$5 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \cycle_counter$next  = \$16 [7:0];
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \cycle_counter$next  = 8'he9;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \_shift_reg$next  = _shift_reg;
    (* src = "/home/victor/advent/day9/impl/uart.py:127" *)
    casez ({ _tick, \$30  })
      /* src = "/home/victor/advent/day9/impl/uart.py:127" */
      2'b?1:
          \_shift_reg$next  = { 1'h1, data, 1'h0 };
      /* src = "/home/victor/advent/day9/impl/uart.py:132" */
      2'b1?:
          \_shift_reg$next  = { 1'h0, _shift_reg[9:1] };
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \_shift_reg$next  = 10'h000;
    endcase
  end
  assign \$13  = \$16 ;
  assign tx = \$11 ;
  assign busy = \$7 ;
  assign _tick = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.bridge.tx_fifo.unbuffered" *)
(* generator = "Amaranth" *)
module unbuffered(clk, w_data, w_en, w_rdy, r_data, r_en, r_rdy, level, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$7  = 0;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *)
  wire [8:0] \$10 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *)
  wire [8:0] \$11 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *)
  wire [8:0] \$13 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *)
  wire \$14 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:140" *)
  wire \$17 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *)
  wire [8:0] \$19 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:134" *)
  wire \$2 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *)
  wire [8:0] \$20 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *)
  wire [8:0] \$22 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *)
  wire \$23 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:141" *)
  wire \$26 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:167" *)
  wire \$28 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:140" *)
  wire \$29 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:167" *)
  wire \$32 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:168" *)
  wire [8:0] \$34 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:168" *)
  wire [8:0] \$35 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:140" *)
  wire \$37 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:169" *)
  wire \$39 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:135" *)
  wire \$4 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:141" *)
  wire \$40 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:169" *)
  wire \$43 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:170" *)
  wire [8:0] \$45 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:170" *)
  wire [8:0] \$46 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:153" *)
  wire \$6 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:141" *)
  wire \$8 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input clk;
  wire clk;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:148" *)
  reg [7:0] consume = 8'h00;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:148" *)
  reg [7:0] \consume$next ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:122" *)
  output [7:0] level;
  reg [7:0] level = 8'h00;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:122" *)
  reg [7:0] \level$next ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:147" *)
  reg [7:0] produce = 8'h00;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:147" *)
  reg [7:0] \produce$next ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:83" *)
  output [7:0] r_data;
  wire [7:0] r_data;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:85" *)
  input r_en;
  wire r_en;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:86" *)
  wire [7:0] r_level;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:84" *)
  output r_rdy;
  wire r_rdy;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input rst;
  wire rst;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:145" *)
  wire [7:0] storage_r_addr;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:145" *)
  wire [7:0] storage_r_data;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:145" *)
  wire storage_r_en;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:144" *)
  wire [7:0] storage_w_addr;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:144" *)
  wire [7:0] storage_w_data;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:144" *)
  wire storage_w_en;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:78" *)
  input [7:0] w_data;
  wire [7:0] w_data;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:80" *)
  input w_en;
  wire w_en;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:81" *)
  wire [7:0] w_level;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:79" *)
  output w_rdy;
  wire w_rdy;
  reg [7:0] storage [254:0];
  initial begin
    storage[0] = 8'h00;
    storage[1] = 8'h00;
    storage[2] = 8'h00;
    storage[3] = 8'h00;
    storage[4] = 8'h00;
    storage[5] = 8'h00;
    storage[6] = 8'h00;
    storage[7] = 8'h00;
    storage[8] = 8'h00;
    storage[9] = 8'h00;
    storage[10] = 8'h00;
    storage[11] = 8'h00;
    storage[12] = 8'h00;
    storage[13] = 8'h00;
    storage[14] = 8'h00;
    storage[15] = 8'h00;
    storage[16] = 8'h00;
    storage[17] = 8'h00;
    storage[18] = 8'h00;
    storage[19] = 8'h00;
    storage[20] = 8'h00;
    storage[21] = 8'h00;
    storage[22] = 8'h00;
    storage[23] = 8'h00;
    storage[24] = 8'h00;
    storage[25] = 8'h00;
    storage[26] = 8'h00;
    storage[27] = 8'h00;
    storage[28] = 8'h00;
    storage[29] = 8'h00;
    storage[30] = 8'h00;
    storage[31] = 8'h00;
    storage[32] = 8'h00;
    storage[33] = 8'h00;
    storage[34] = 8'h00;
    storage[35] = 8'h00;
    storage[36] = 8'h00;
    storage[37] = 8'h00;
    storage[38] = 8'h00;
    storage[39] = 8'h00;
    storage[40] = 8'h00;
    storage[41] = 8'h00;
    storage[42] = 8'h00;
    storage[43] = 8'h00;
    storage[44] = 8'h00;
    storage[45] = 8'h00;
    storage[46] = 8'h00;
    storage[47] = 8'h00;
    storage[48] = 8'h00;
    storage[49] = 8'h00;
    storage[50] = 8'h00;
    storage[51] = 8'h00;
    storage[52] = 8'h00;
    storage[53] = 8'h00;
    storage[54] = 8'h00;
    storage[55] = 8'h00;
    storage[56] = 8'h00;
    storage[57] = 8'h00;
    storage[58] = 8'h00;
    storage[59] = 8'h00;
    storage[60] = 8'h00;
    storage[61] = 8'h00;
    storage[62] = 8'h00;
    storage[63] = 8'h00;
    storage[64] = 8'h00;
    storage[65] = 8'h00;
    storage[66] = 8'h00;
    storage[67] = 8'h00;
    storage[68] = 8'h00;
    storage[69] = 8'h00;
    storage[70] = 8'h00;
    storage[71] = 8'h00;
    storage[72] = 8'h00;
    storage[73] = 8'h00;
    storage[74] = 8'h00;
    storage[75] = 8'h00;
    storage[76] = 8'h00;
    storage[77] = 8'h00;
    storage[78] = 8'h00;
    storage[79] = 8'h00;
    storage[80] = 8'h00;
    storage[81] = 8'h00;
    storage[82] = 8'h00;
    storage[83] = 8'h00;
    storage[84] = 8'h00;
    storage[85] = 8'h00;
    storage[86] = 8'h00;
    storage[87] = 8'h00;
    storage[88] = 8'h00;
    storage[89] = 8'h00;
    storage[90] = 8'h00;
    storage[91] = 8'h00;
    storage[92] = 8'h00;
    storage[93] = 8'h00;
    storage[94] = 8'h00;
    storage[95] = 8'h00;
    storage[96] = 8'h00;
    storage[97] = 8'h00;
    storage[98] = 8'h00;
    storage[99] = 8'h00;
    storage[100] = 8'h00;
    storage[101] = 8'h00;
    storage[102] = 8'h00;
    storage[103] = 8'h00;
    storage[104] = 8'h00;
    storage[105] = 8'h00;
    storage[106] = 8'h00;
    storage[107] = 8'h00;
    storage[108] = 8'h00;
    storage[109] = 8'h00;
    storage[110] = 8'h00;
    storage[111] = 8'h00;
    storage[112] = 8'h00;
    storage[113] = 8'h00;
    storage[114] = 8'h00;
    storage[115] = 8'h00;
    storage[116] = 8'h00;
    storage[117] = 8'h00;
    storage[118] = 8'h00;
    storage[119] = 8'h00;
    storage[120] = 8'h00;
    storage[121] = 8'h00;
    storage[122] = 8'h00;
    storage[123] = 8'h00;
    storage[124] = 8'h00;
    storage[125] = 8'h00;
    storage[126] = 8'h00;
    storage[127] = 8'h00;
    storage[128] = 8'h00;
    storage[129] = 8'h00;
    storage[130] = 8'h00;
    storage[131] = 8'h00;
    storage[132] = 8'h00;
    storage[133] = 8'h00;
    storage[134] = 8'h00;
    storage[135] = 8'h00;
    storage[136] = 8'h00;
    storage[137] = 8'h00;
    storage[138] = 8'h00;
    storage[139] = 8'h00;
    storage[140] = 8'h00;
    storage[141] = 8'h00;
    storage[142] = 8'h00;
    storage[143] = 8'h00;
    storage[144] = 8'h00;
    storage[145] = 8'h00;
    storage[146] = 8'h00;
    storage[147] = 8'h00;
    storage[148] = 8'h00;
    storage[149] = 8'h00;
    storage[150] = 8'h00;
    storage[151] = 8'h00;
    storage[152] = 8'h00;
    storage[153] = 8'h00;
    storage[154] = 8'h00;
    storage[155] = 8'h00;
    storage[156] = 8'h00;
    storage[157] = 8'h00;
    storage[158] = 8'h00;
    storage[159] = 8'h00;
    storage[160] = 8'h00;
    storage[161] = 8'h00;
    storage[162] = 8'h00;
    storage[163] = 8'h00;
    storage[164] = 8'h00;
    storage[165] = 8'h00;
    storage[166] = 8'h00;
    storage[167] = 8'h00;
    storage[168] = 8'h00;
    storage[169] = 8'h00;
    storage[170] = 8'h00;
    storage[171] = 8'h00;
    storage[172] = 8'h00;
    storage[173] = 8'h00;
    storage[174] = 8'h00;
    storage[175] = 8'h00;
    storage[176] = 8'h00;
    storage[177] = 8'h00;
    storage[178] = 8'h00;
    storage[179] = 8'h00;
    storage[180] = 8'h00;
    storage[181] = 8'h00;
    storage[182] = 8'h00;
    storage[183] = 8'h00;
    storage[184] = 8'h00;
    storage[185] = 8'h00;
    storage[186] = 8'h00;
    storage[187] = 8'h00;
    storage[188] = 8'h00;
    storage[189] = 8'h00;
    storage[190] = 8'h00;
    storage[191] = 8'h00;
    storage[192] = 8'h00;
    storage[193] = 8'h00;
    storage[194] = 8'h00;
    storage[195] = 8'h00;
    storage[196] = 8'h00;
    storage[197] = 8'h00;
    storage[198] = 8'h00;
    storage[199] = 8'h00;
    storage[200] = 8'h00;
    storage[201] = 8'h00;
    storage[202] = 8'h00;
    storage[203] = 8'h00;
    storage[204] = 8'h00;
    storage[205] = 8'h00;
    storage[206] = 8'h00;
    storage[207] = 8'h00;
    storage[208] = 8'h00;
    storage[209] = 8'h00;
    storage[210] = 8'h00;
    storage[211] = 8'h00;
    storage[212] = 8'h00;
    storage[213] = 8'h00;
    storage[214] = 8'h00;
    storage[215] = 8'h00;
    storage[216] = 8'h00;
    storage[217] = 8'h00;
    storage[218] = 8'h00;
    storage[219] = 8'h00;
    storage[220] = 8'h00;
    storage[221] = 8'h00;
    storage[222] = 8'h00;
    storage[223] = 8'h00;
    storage[224] = 8'h00;
    storage[225] = 8'h00;
    storage[226] = 8'h00;
    storage[227] = 8'h00;
    storage[228] = 8'h00;
    storage[229] = 8'h00;
    storage[230] = 8'h00;
    storage[231] = 8'h00;
    storage[232] = 8'h00;
    storage[233] = 8'h00;
    storage[234] = 8'h00;
    storage[235] = 8'h00;
    storage[236] = 8'h00;
    storage[237] = 8'h00;
    storage[238] = 8'h00;
    storage[239] = 8'h00;
    storage[240] = 8'h00;
    storage[241] = 8'h00;
    storage[242] = 8'h00;
    storage[243] = 8'h00;
    storage[244] = 8'h00;
    storage[245] = 8'h00;
    storage[246] = 8'h00;
    storage[247] = 8'h00;
    storage[248] = 8'h00;
    storage[249] = 8'h00;
    storage[250] = 8'h00;
    storage[251] = 8'h00;
    storage[252] = 8'h00;
    storage[253] = 8'h00;
    storage[254] = 8'h00;
  end
  always @(posedge clk) begin
    if (storage_w_en)
      storage[storage_w_addr] <= storage_w_data;
  end
  reg [7:0] _0_;
  always @(posedge clk) begin
    if (storage_r_en) begin
      _0_ <= storage[storage_r_addr];
    end
  end
  assign storage_r_data = _0_;
  assign \$11  = produce + (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *) 1'h1;
  assign \$14  = produce == (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *) 8'hfe;
  assign \$13  = \$14  ? (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *) 9'h000 : \$11 ;
  assign \$17  = r_rdy & (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:140" *) r_en;
  assign \$20  = consume + (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *) 1'h1;
  assign \$23  = consume == (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *) 8'hfe;
  assign \$22  = \$23  ? (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *) 9'h000 : \$20 ;
  assign \$26  = w_rdy & (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:141" *) w_en;
  assign \$2  = level != (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:134" *) 8'hff;
  assign \$29  = r_rdy & (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:140" *) r_en;
  assign \$28  = ~ (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:167" *) \$29 ;
  assign \$32  = \$26  & (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:167" *) \$28 ;
  assign \$35  = level + (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:168" *) 1'h1;
  assign \$37  = r_rdy & (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:140" *) r_en;
  assign \$40  = w_rdy & (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:141" *) w_en;
  assign \$39  = ~ (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:169" *) \$40 ;
  assign \$43  = \$37  & (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:169" *) \$39 ;
  assign \$46  = level - (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:170" *) 1'h1;
  always @(posedge clk)
    produce <= \produce$next ;
  always @(posedge clk)
    consume <= \consume$next ;
  assign \$4  = | (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:135" *) level;
  always @(posedge clk)
    level <= \level$next ;
  assign \$6  = w_en & (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:153" *) w_rdy;
  assign \$8  = w_rdy & (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:141" *) w_en;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \consume$next  = consume;
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:164" *)
    casez (\$17 )
      /* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:164" */
      1'h1:
          \consume$next  = \$22 [7:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \consume$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \level$next  = level;
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:167" *)
    casez (\$32 )
      /* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:167" */
      1'h1:
          \level$next  = \$35 [7:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:169" *)
    casez (\$43 )
      /* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:169" */
      1'h1:
          \level$next  = \$46 [7:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \level$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \produce$next  = produce;
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:155" *)
    casez (\$8 )
      /* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:155" */
      1'h1:
          \produce$next  = \$13 [7:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \produce$next  = 8'h00;
    endcase
  end
  assign \$10  = \$13 ;
  assign \$19  = \$22 ;
  assign \$34  = \$35 ;
  assign \$45  = \$46 ;
  assign storage_r_en = r_en;
  assign r_data = storage_r_data;
  assign storage_r_addr = consume;
  assign storage_w_en = \$6 ;
  assign storage_w_data = w_data;
  assign storage_w_addr = produce;
  assign r_level = level;
  assign w_level = level;
  assign r_rdy = \$4 ;
  assign w_rdy = \$2 ;
endmodule

(* \amaranth.hierarchy  = "top.bridge.rx_fifo.unbuffered" *)
(* generator = "Amaranth" *)
module \unbuffered$1 (clk, w_data, w_en, w_rdy, r_data, r_en, r_rdy, level, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$8  = 0;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *)
  wire [8:0] \$10 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *)
  wire [8:0] \$11 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *)
  wire [8:0] \$13 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *)
  wire \$14 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:140" *)
  wire \$17 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *)
  wire [8:0] \$19 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:134" *)
  wire \$2 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *)
  wire [8:0] \$20 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *)
  wire [8:0] \$22 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *)
  wire \$23 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:141" *)
  wire \$26 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:167" *)
  wire \$28 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:140" *)
  wire \$29 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:167" *)
  wire \$32 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:168" *)
  wire [8:0] \$34 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:168" *)
  wire [8:0] \$35 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:140" *)
  wire \$37 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:169" *)
  wire \$39 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:135" *)
  wire \$4 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:141" *)
  wire \$40 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:169" *)
  wire \$43 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:170" *)
  wire [8:0] \$45 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:170" *)
  wire [8:0] \$46 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:153" *)
  wire \$6 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:141" *)
  wire \$8 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input clk;
  wire clk;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:148" *)
  reg [7:0] consume = 8'h00;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:148" *)
  reg [7:0] \consume$next ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:122" *)
  output [7:0] level;
  reg [7:0] level = 8'h00;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:122" *)
  reg [7:0] \level$next ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:147" *)
  reg [7:0] produce = 8'h00;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:147" *)
  reg [7:0] \produce$next ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:83" *)
  output [7:0] r_data;
  wire [7:0] r_data;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:85" *)
  input r_en;
  wire r_en;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:86" *)
  wire [7:0] r_level;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:84" *)
  output r_rdy;
  wire r_rdy;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input rst;
  wire rst;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:145" *)
  wire [7:0] storage_r_addr;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:145" *)
  wire [7:0] storage_r_data;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:145" *)
  wire storage_r_en;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:144" *)
  wire [7:0] storage_w_addr;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:144" *)
  wire [7:0] storage_w_data;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:144" *)
  wire storage_w_en;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:78" *)
  input [7:0] w_data;
  wire [7:0] w_data;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:80" *)
  input w_en;
  wire w_en;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:81" *)
  wire [7:0] w_level;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:79" *)
  output w_rdy;
  wire w_rdy;
  reg [7:0] storage [254:0];
  initial begin
    storage[0] = 8'h00;
    storage[1] = 8'h00;
    storage[2] = 8'h00;
    storage[3] = 8'h00;
    storage[4] = 8'h00;
    storage[5] = 8'h00;
    storage[6] = 8'h00;
    storage[7] = 8'h00;
    storage[8] = 8'h00;
    storage[9] = 8'h00;
    storage[10] = 8'h00;
    storage[11] = 8'h00;
    storage[12] = 8'h00;
    storage[13] = 8'h00;
    storage[14] = 8'h00;
    storage[15] = 8'h00;
    storage[16] = 8'h00;
    storage[17] = 8'h00;
    storage[18] = 8'h00;
    storage[19] = 8'h00;
    storage[20] = 8'h00;
    storage[21] = 8'h00;
    storage[22] = 8'h00;
    storage[23] = 8'h00;
    storage[24] = 8'h00;
    storage[25] = 8'h00;
    storage[26] = 8'h00;
    storage[27] = 8'h00;
    storage[28] = 8'h00;
    storage[29] = 8'h00;
    storage[30] = 8'h00;
    storage[31] = 8'h00;
    storage[32] = 8'h00;
    storage[33] = 8'h00;
    storage[34] = 8'h00;
    storage[35] = 8'h00;
    storage[36] = 8'h00;
    storage[37] = 8'h00;
    storage[38] = 8'h00;
    storage[39] = 8'h00;
    storage[40] = 8'h00;
    storage[41] = 8'h00;
    storage[42] = 8'h00;
    storage[43] = 8'h00;
    storage[44] = 8'h00;
    storage[45] = 8'h00;
    storage[46] = 8'h00;
    storage[47] = 8'h00;
    storage[48] = 8'h00;
    storage[49] = 8'h00;
    storage[50] = 8'h00;
    storage[51] = 8'h00;
    storage[52] = 8'h00;
    storage[53] = 8'h00;
    storage[54] = 8'h00;
    storage[55] = 8'h00;
    storage[56] = 8'h00;
    storage[57] = 8'h00;
    storage[58] = 8'h00;
    storage[59] = 8'h00;
    storage[60] = 8'h00;
    storage[61] = 8'h00;
    storage[62] = 8'h00;
    storage[63] = 8'h00;
    storage[64] = 8'h00;
    storage[65] = 8'h00;
    storage[66] = 8'h00;
    storage[67] = 8'h00;
    storage[68] = 8'h00;
    storage[69] = 8'h00;
    storage[70] = 8'h00;
    storage[71] = 8'h00;
    storage[72] = 8'h00;
    storage[73] = 8'h00;
    storage[74] = 8'h00;
    storage[75] = 8'h00;
    storage[76] = 8'h00;
    storage[77] = 8'h00;
    storage[78] = 8'h00;
    storage[79] = 8'h00;
    storage[80] = 8'h00;
    storage[81] = 8'h00;
    storage[82] = 8'h00;
    storage[83] = 8'h00;
    storage[84] = 8'h00;
    storage[85] = 8'h00;
    storage[86] = 8'h00;
    storage[87] = 8'h00;
    storage[88] = 8'h00;
    storage[89] = 8'h00;
    storage[90] = 8'h00;
    storage[91] = 8'h00;
    storage[92] = 8'h00;
    storage[93] = 8'h00;
    storage[94] = 8'h00;
    storage[95] = 8'h00;
    storage[96] = 8'h00;
    storage[97] = 8'h00;
    storage[98] = 8'h00;
    storage[99] = 8'h00;
    storage[100] = 8'h00;
    storage[101] = 8'h00;
    storage[102] = 8'h00;
    storage[103] = 8'h00;
    storage[104] = 8'h00;
    storage[105] = 8'h00;
    storage[106] = 8'h00;
    storage[107] = 8'h00;
    storage[108] = 8'h00;
    storage[109] = 8'h00;
    storage[110] = 8'h00;
    storage[111] = 8'h00;
    storage[112] = 8'h00;
    storage[113] = 8'h00;
    storage[114] = 8'h00;
    storage[115] = 8'h00;
    storage[116] = 8'h00;
    storage[117] = 8'h00;
    storage[118] = 8'h00;
    storage[119] = 8'h00;
    storage[120] = 8'h00;
    storage[121] = 8'h00;
    storage[122] = 8'h00;
    storage[123] = 8'h00;
    storage[124] = 8'h00;
    storage[125] = 8'h00;
    storage[126] = 8'h00;
    storage[127] = 8'h00;
    storage[128] = 8'h00;
    storage[129] = 8'h00;
    storage[130] = 8'h00;
    storage[131] = 8'h00;
    storage[132] = 8'h00;
    storage[133] = 8'h00;
    storage[134] = 8'h00;
    storage[135] = 8'h00;
    storage[136] = 8'h00;
    storage[137] = 8'h00;
    storage[138] = 8'h00;
    storage[139] = 8'h00;
    storage[140] = 8'h00;
    storage[141] = 8'h00;
    storage[142] = 8'h00;
    storage[143] = 8'h00;
    storage[144] = 8'h00;
    storage[145] = 8'h00;
    storage[146] = 8'h00;
    storage[147] = 8'h00;
    storage[148] = 8'h00;
    storage[149] = 8'h00;
    storage[150] = 8'h00;
    storage[151] = 8'h00;
    storage[152] = 8'h00;
    storage[153] = 8'h00;
    storage[154] = 8'h00;
    storage[155] = 8'h00;
    storage[156] = 8'h00;
    storage[157] = 8'h00;
    storage[158] = 8'h00;
    storage[159] = 8'h00;
    storage[160] = 8'h00;
    storage[161] = 8'h00;
    storage[162] = 8'h00;
    storage[163] = 8'h00;
    storage[164] = 8'h00;
    storage[165] = 8'h00;
    storage[166] = 8'h00;
    storage[167] = 8'h00;
    storage[168] = 8'h00;
    storage[169] = 8'h00;
    storage[170] = 8'h00;
    storage[171] = 8'h00;
    storage[172] = 8'h00;
    storage[173] = 8'h00;
    storage[174] = 8'h00;
    storage[175] = 8'h00;
    storage[176] = 8'h00;
    storage[177] = 8'h00;
    storage[178] = 8'h00;
    storage[179] = 8'h00;
    storage[180] = 8'h00;
    storage[181] = 8'h00;
    storage[182] = 8'h00;
    storage[183] = 8'h00;
    storage[184] = 8'h00;
    storage[185] = 8'h00;
    storage[186] = 8'h00;
    storage[187] = 8'h00;
    storage[188] = 8'h00;
    storage[189] = 8'h00;
    storage[190] = 8'h00;
    storage[191] = 8'h00;
    storage[192] = 8'h00;
    storage[193] = 8'h00;
    storage[194] = 8'h00;
    storage[195] = 8'h00;
    storage[196] = 8'h00;
    storage[197] = 8'h00;
    storage[198] = 8'h00;
    storage[199] = 8'h00;
    storage[200] = 8'h00;
    storage[201] = 8'h00;
    storage[202] = 8'h00;
    storage[203] = 8'h00;
    storage[204] = 8'h00;
    storage[205] = 8'h00;
    storage[206] = 8'h00;
    storage[207] = 8'h00;
    storage[208] = 8'h00;
    storage[209] = 8'h00;
    storage[210] = 8'h00;
    storage[211] = 8'h00;
    storage[212] = 8'h00;
    storage[213] = 8'h00;
    storage[214] = 8'h00;
    storage[215] = 8'h00;
    storage[216] = 8'h00;
    storage[217] = 8'h00;
    storage[218] = 8'h00;
    storage[219] = 8'h00;
    storage[220] = 8'h00;
    storage[221] = 8'h00;
    storage[222] = 8'h00;
    storage[223] = 8'h00;
    storage[224] = 8'h00;
    storage[225] = 8'h00;
    storage[226] = 8'h00;
    storage[227] = 8'h00;
    storage[228] = 8'h00;
    storage[229] = 8'h00;
    storage[230] = 8'h00;
    storage[231] = 8'h00;
    storage[232] = 8'h00;
    storage[233] = 8'h00;
    storage[234] = 8'h00;
    storage[235] = 8'h00;
    storage[236] = 8'h00;
    storage[237] = 8'h00;
    storage[238] = 8'h00;
    storage[239] = 8'h00;
    storage[240] = 8'h00;
    storage[241] = 8'h00;
    storage[242] = 8'h00;
    storage[243] = 8'h00;
    storage[244] = 8'h00;
    storage[245] = 8'h00;
    storage[246] = 8'h00;
    storage[247] = 8'h00;
    storage[248] = 8'h00;
    storage[249] = 8'h00;
    storage[250] = 8'h00;
    storage[251] = 8'h00;
    storage[252] = 8'h00;
    storage[253] = 8'h00;
    storage[254] = 8'h00;
  end
  always @(posedge clk) begin
    if (storage_w_en)
      storage[storage_w_addr] <= storage_w_data;
  end
  reg [7:0] _0_;
  always @(posedge clk) begin
    if (storage_r_en) begin
      _0_ <= storage[storage_r_addr];
    end
  end
  assign storage_r_data = _0_;
  assign \$11  = produce + (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *) 1'h1;
  assign \$14  = produce == (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *) 8'hfe;
  assign \$13  = \$14  ? (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *) 9'h000 : \$11 ;
  assign \$17  = r_rdy & (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:140" *) r_en;
  assign \$20  = consume + (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *) 1'h1;
  assign \$23  = consume == (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *) 8'hfe;
  assign \$22  = \$23  ? (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:93" *) 9'h000 : \$20 ;
  assign \$26  = w_rdy & (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:141" *) w_en;
  assign \$2  = level != (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:134" *) 8'hff;
  assign \$29  = r_rdy & (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:140" *) r_en;
  assign \$28  = ~ (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:167" *) \$29 ;
  assign \$32  = \$26  & (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:167" *) \$28 ;
  assign \$35  = level + (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:168" *) 1'h1;
  assign \$37  = r_rdy & (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:140" *) r_en;
  assign \$40  = w_rdy & (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:141" *) w_en;
  assign \$39  = ~ (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:169" *) \$40 ;
  assign \$43  = \$37  & (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:169" *) \$39 ;
  assign \$46  = level - (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:170" *) 1'h1;
  always @(posedge clk)
    produce <= \produce$next ;
  always @(posedge clk)
    consume <= \consume$next ;
  assign \$4  = | (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:135" *) level;
  always @(posedge clk)
    level <= \level$next ;
  assign \$6  = w_en & (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:153" *) w_rdy;
  assign \$8  = w_rdy & (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:141" *) w_en;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \consume$next  = consume;
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:164" *)
    casez (\$17 )
      /* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:164" */
      1'h1:
          \consume$next  = \$22 [7:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \consume$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \level$next  = level;
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:167" *)
    casez (\$32 )
      /* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:167" */
      1'h1:
          \level$next  = \$35 [7:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:169" *)
    casez (\$43 )
      /* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:169" */
      1'h1:
          \level$next  = \$46 [7:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \level$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \produce$next  = produce;
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:155" *)
    casez (\$8 )
      /* src = "/usr/local/lib/python3.8/dist-packages/amaranth/lib/fifo.py:155" */
      1'h1:
          \produce$next  = \$13 [7:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \produce$next  = 8'h00;
    endcase
  end
  assign \$10  = \$13 ;
  assign \$19  = \$22 ;
  assign \$34  = \$35 ;
  assign \$45  = \$46 ;
  assign storage_r_en = r_en;
  assign r_data = storage_r_data;
  assign storage_r_addr = consume;
  assign storage_w_en = \$6 ;
  assign storage_w_data = w_data;
  assign storage_w_addr = produce;
  assign r_level = level;
  assign w_level = level;
  assign r_rdy = \$4 ;
  assign w_rdy = \$2 ;
endmodule

(* \amaranth.hierarchy  = "top.wrapper.finder.validator" *)
(* generator = "Amaranth" *)
module validator(clk, load_mode, load_wr, start, rect_x, rect_y, rect_width, rect_height, num_vertices, start_vertex, load_addr, load_data_x, load_data_y, done, validation_cycles, is_valid, check1_fail, check2_fail, fail_edge_index, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$9  = 0;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:362" *)
  wire [11:0] \$100 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:362" *)
  wire [11:0] \$101 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
  wire \$103 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
  wire \$105 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
  wire \$107 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *)
  wire \$109 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
  wire \$111 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
  wire \$113 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:291" *)
  wire [16:0] \$115 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:291" *)
  wire [16:0] \$116 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:304" *)
  wire [16:0] \$118 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:304" *)
  wire [16:0] \$119 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:336" *)
  wire [16:0] \$121 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:336" *)
  wire [16:0] \$122 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
  wire \$124 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
  wire \$126 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
  wire \$128 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:270" *)
  wire [10:0] \$130 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:270" *)
  wire [10:0] \$131 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:270" *)
  wire [10:0] \$133 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:270" *)
  wire [10:0] \$134 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:270" *)
  wire \$136 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
  wire \$139 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
  wire \$141 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
  wire \$143 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *)
  wire \$145 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
  wire \$147 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
  wire \$149 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
  wire \$151 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
  wire \$153 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
  wire \$155 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
  wire \$157 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
  wire \$159 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
  wire \$161 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
  wire \$163 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
  wire \$165 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
  wire \$167 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *)
  wire \$169 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
  wire \$171 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *)
  wire \$173 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
  wire \$175 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *)
  wire \$177 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
  wire \$179 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *)
  wire \$181 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
  wire \$183 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *)
  wire \$185 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:306" *)
  wire [20:0] \$187 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:306" *)
  wire [20:0] \$188 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:307" *)
  wire [20:0] \$190 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:307" *)
  wire [20:0] \$191 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:309" *)
  wire [20:0] \$193 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:309" *)
  wire [20:0] \$194 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:310" *)
  wire [21:0] \$196 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:310" *)
  wire [20:0] \$197 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:310" *)
  wire [21:0] \$199 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:121" *)
  wire \$2 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:311" *)
  wire [20:0] \$201 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:311" *)
  wire [20:0] \$202 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:312" *)
  wire [21:0] \$204 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:312" *)
  wire [20:0] \$205 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:312" *)
  wire [21:0] \$207 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:316" *)
  wire [20:0] \$209 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:316" *)
  wire [20:0] \$210 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:318" *)
  wire [20:0] \$212 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:318" *)
  wire [20:0] \$213 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:319" *)
  wire [20:0] \$215 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:319" *)
  wire [20:0] \$216 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:321" *)
  wire [20:0] \$218 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:321" *)
  wire [20:0] \$219 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:324" *)
  wire [19:0] \$221 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:324" *)
  wire \$222 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
  wire \$225 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *)
  wire \$227 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:376" *)
  wire [19:0] \$229 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:376" *)
  wire \$230 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:325" *)
  wire [19:0] \$233 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:325" *)
  wire \$234 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
  wire \$237 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *)
  wire \$239 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:377" *)
  wire [19:0] \$241 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:377" *)
  wire \$242 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:326" *)
  wire [19:0] \$245 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:326" *)
  wire \$246 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
  wire \$249 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:225" *)
  wire \$25 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *)
  wire \$251 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:378" *)
  wire [19:0] \$253 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:378" *)
  wire \$254 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:327" *)
  wire [19:0] \$257 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:327" *)
  wire \$258 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
  wire \$261 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *)
  wire \$263 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:379" *)
  wire [19:0] \$265 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:379" *)
  wire \$266 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
  wire \$269 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:226" *)
  wire \$27 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:344" *)
  wire [12:0] \$271 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:345" *)
  wire [11:0] \$272 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:345" *)
  wire [12:0] \$274 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:346" *)
  wire [12:0] \$276 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:346" *)
  wire [10:0] \$277 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:344" *)
  wire [12:0] \$280 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:344" *)
  wire \$281 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:406" *)
  wire [16:0] \$284 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:406" *)
  wire [16:0] \$285 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:225" *)
  wire \$29 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:227" *)
  wire \$31 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:225" *)
  wire \$33 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:228" *)
  wire \$35 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:225" *)
  wire \$37 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:239" *)
  wire [10:0] \$39 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:239" *)
  wire [10:0] \$40 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:239" *)
  wire [10:0] \$42 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:239" *)
  wire [10:0] \$43 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:239" *)
  wire \$45 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
  wire \$48 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
  wire \$50 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
  wire \$52 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *)
  wire \$54 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
  wire \$56 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:358" *)
  wire [16:0] \$58 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:358" *)
  wire [16:0] \$59 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
  wire \$61 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
  wire \$63 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:358" *)
  wire [16:0] \$65 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:358" *)
  wire [16:0] \$66 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
  wire \$68 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
  wire \$70 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:358" *)
  wire [16:0] \$72 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:358" *)
  wire [16:0] \$73 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
  wire \$75 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
  wire \$77 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:358" *)
  wire [16:0] \$79 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:358" *)
  wire [16:0] \$80 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
  wire \$82 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
  wire \$84 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
  wire \$86 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:389" *)
  wire \$88 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:389" *)
  wire \$90 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:389" *)
  wire \$92 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:401" *)
  wire \$94 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:389" *)
  wire \$96 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
  wire \$98 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:155" *)
  reg [19:0] \$signal  = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:155" *)
  reg [19:0] \$signal$11  = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:155" *)
  reg [19:0] \$signal$11$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:156" *)
  reg [19:0] \$signal$12  = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:156" *)
  reg [19:0] \$signal$12$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:155" *)
  reg [19:0] \$signal$17  = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:155" *)
  reg [19:0] \$signal$17$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:156" *)
  reg [19:0] \$signal$18  = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:156" *)
  reg [19:0] \$signal$18$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:155" *)
  reg [19:0] \$signal$23  = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:155" *)
  reg [19:0] \$signal$23$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:156" *)
  reg [19:0] \$signal$24  = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:156" *)
  reg [19:0] \$signal$24$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:156" *)
  reg [19:0] \$signal$6  = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:156" *)
  reg [19:0] \$signal$6$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:155" *)
  reg [19:0] \$signal$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:223" *)
  wire all_corners_valid;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:84" *)
  reg busy;
  (* src = "/home/victor/advent/day9/rtl/checks.py:29" *)
  wire [19:0] check1_edge_p1_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:30" *)
  wire [19:0] check1_edge_p1_y;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:89" *)
  output check1_fail;
  reg check1_fail = 1'h0;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:89" *)
  reg \check1_fail$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:133" *)
  reg check1_failed = 1'h0;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:133" *)
  reg \check1_failed$next ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:31" *)
  wire [19:0] check1_rect_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:33" *)
  wire [19:0] check1_rect_x2;
  (* src = "/home/victor/advent/day9/rtl/checks.py:32" *)
  wire [19:0] check1_rect_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:34" *)
  wire [19:0] check1_rect_y2;
  (* src = "/home/victor/advent/day9/rtl/checks.py:37" *)
  wire check1_violation;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:165" *)
  wire \check1_violation$4 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:77" *)
  wire [19:0] check2_edge_p1_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:78" *)
  wire [19:0] check2_edge_p1_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:79" *)
  wire [19:0] check2_edge_p2_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:80" *)
  wire [19:0] check2_edge_p2_y;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:90" *)
  output check2_fail;
  reg check2_fail = 1'h0;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:90" *)
  reg \check2_fail$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:134" *)
  reg check2_failed = 1'h0;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:134" *)
  reg \check2_failed$next ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:82" *)
  wire [19:0] check2_shrunk_x1;
  (* src = "/home/victor/advent/day9/rtl/checks.py:83" *)
  wire [19:0] check2_shrunk_x2;
  (* src = "/home/victor/advent/day9/rtl/checks.py:84" *)
  wire [19:0] check2_shrunk_y1;
  (* src = "/home/victor/advent/day9/rtl/checks.py:85" *)
  wire [19:0] check2_shrunk_y2;
  (* src = "/home/victor/advent/day9/rtl/checks.py:88" *)
  wire check2_violation;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:166" *)
  wire \check2_violation$5 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:91" *)
  reg check3_fail = 1'h0;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:91" *)
  reg \check3_fail$next ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input clk;
  wire clk;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:131" *)
  reg [15:0] crossings_0 = 16'h0000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:131" *)
  reg [15:0] \crossings_0$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:131" *)
  reg [15:0] crossings_1 = 16'h0000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:131" *)
  reg [15:0] \crossings_1$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:131" *)
  reg [15:0] crossings_2 = 16'h0000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:131" *)
  reg [15:0] \crossings_2$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:131" *)
  reg [15:0] crossings_3 = 16'h0000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:131" *)
  reg [15:0] \crossings_3$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:107" *)
  reg [9:0] current_vertex = 10'h000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:107" *)
  reg [9:0] \current_vertex$next ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:163" *)
  wire cv_0_boundary_set;
  (* src = "/home/victor/advent/day9/rtl/checks.py:157" *)
  wire [19:0] cv_0_corner_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:158" *)
  wire [19:0] cv_0_corner_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:162" *)
  wire cv_0_crossing_inc;
  (* src = "/home/victor/advent/day9/rtl/checks.py:148" *)
  wire [19:0] cv_0_edge_p1_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:149" *)
  wire [19:0] cv_0_edge_p1_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:150" *)
  wire [19:0] cv_0_edge_p2_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:151" *)
  wire [19:0] cv_0_edge_p2_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:159" *)
  wire cv_0_on_boundary;
  (* src = "/home/victor/advent/day9/rtl/checks.py:163" *)
  wire cv_1_boundary_set;
  (* src = "/home/victor/advent/day9/rtl/checks.py:157" *)
  wire [19:0] cv_1_corner_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:158" *)
  wire [19:0] cv_1_corner_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:162" *)
  wire cv_1_crossing_inc;
  (* src = "/home/victor/advent/day9/rtl/checks.py:148" *)
  wire [19:0] cv_1_edge_p1_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:149" *)
  wire [19:0] cv_1_edge_p1_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:150" *)
  wire [19:0] cv_1_edge_p2_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:151" *)
  wire [19:0] cv_1_edge_p2_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:159" *)
  wire cv_1_on_boundary;
  (* src = "/home/victor/advent/day9/rtl/checks.py:163" *)
  wire cv_2_boundary_set;
  (* src = "/home/victor/advent/day9/rtl/checks.py:157" *)
  wire [19:0] cv_2_corner_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:158" *)
  wire [19:0] cv_2_corner_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:162" *)
  wire cv_2_crossing_inc;
  (* src = "/home/victor/advent/day9/rtl/checks.py:148" *)
  wire [19:0] cv_2_edge_p1_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:149" *)
  wire [19:0] cv_2_edge_p1_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:150" *)
  wire [19:0] cv_2_edge_p2_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:151" *)
  wire [19:0] cv_2_edge_p2_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:159" *)
  wire cv_2_on_boundary;
  (* src = "/home/victor/advent/day9/rtl/checks.py:163" *)
  wire cv_3_boundary_set;
  (* src = "/home/victor/advent/day9/rtl/checks.py:157" *)
  wire [19:0] cv_3_corner_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:158" *)
  wire [19:0] cv_3_corner_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:162" *)
  wire cv_3_crossing_inc;
  (* src = "/home/victor/advent/day9/rtl/checks.py:148" *)
  wire [19:0] cv_3_edge_p1_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:149" *)
  wire [19:0] cv_3_edge_p1_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:150" *)
  wire [19:0] cv_3_edge_p2_x;
  (* src = "/home/victor/advent/day9/rtl/checks.py:151" *)
  wire [19:0] cv_3_edge_p2_y;
  (* src = "/home/victor/advent/day9/rtl/checks.py:159" *)
  wire cv_3_on_boundary;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:168" *)
  wire cv_boundary_set_0;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:168" *)
  wire cv_boundary_set_1;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:168" *)
  wire cv_boundary_set_2;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:168" *)
  wire cv_boundary_set_3;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:167" *)
  wire cv_crossing_inc_0;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:167" *)
  wire cv_crossing_inc_1;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:167" *)
  wire cv_crossing_inc_2;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:167" *)
  wire cv_crossing_inc_3;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:135" *)
  reg [15:0] cycle_counter = 16'h0000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:135" *)
  reg [15:0] \cycle_counter$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:92" *)
  wire [10:0] debug_edges_processed;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:85" *)
  output done;
  reg done = 1'h0;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:85" *)
  reg \done$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:108" *)
  reg [10:0] edge_counter = 11'h000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:108" *)
  reg [10:0] \edge_counter$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:125" *)
  reg [19:0] edge_p1_x = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:125" *)
  reg [19:0] \edge_p1_x$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:126" *)
  reg [19:0] edge_p1_y = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:126" *)
  reg [19:0] \edge_p1_y$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:127" *)
  reg [19:0] edge_p2_x = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:127" *)
  reg [19:0] \edge_p2_x$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:128" *)
  reg [19:0] edge_p2_y = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:128" *)
  reg [19:0] \edge_p2_y$next ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:156" *)
  wire [19:0] edge_xmax;
  (* src = "/home/victor/advent/day9/rtl/checks.py:156" *)
  wire [19:0] \edge_xmax$10 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:156" *)
  wire [19:0] \edge_xmax$16 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:156" *)
  wire [19:0] \edge_xmax$22 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:162" *)
  reg [19:0] edge_xmax_reg = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:162" *)
  reg [19:0] \edge_xmax_reg$next ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:155" *)
  wire [19:0] edge_xmin;
  (* src = "/home/victor/advent/day9/rtl/checks.py:155" *)
  wire [19:0] \edge_xmin$15 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:155" *)
  wire [19:0] \edge_xmin$21 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:155" *)
  wire [19:0] \edge_xmin$9 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:161" *)
  reg [19:0] edge_xmin_reg = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:161" *)
  reg [19:0] \edge_xmin_reg$next ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:154" *)
  wire [19:0] edge_ymax;
  (* src = "/home/victor/advent/day9/rtl/checks.py:154" *)
  wire [19:0] \edge_ymax$14 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:154" *)
  wire [19:0] \edge_ymax$20 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:154" *)
  wire [19:0] \edge_ymax$8 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:160" *)
  reg [19:0] edge_ymax_reg = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:160" *)
  reg [19:0] \edge_ymax_reg$next ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:153" *)
  wire [19:0] edge_ymin;
  (* src = "/home/victor/advent/day9/rtl/checks.py:153" *)
  wire [19:0] \edge_ymin$13 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:153" *)
  wire [19:0] \edge_ymin$19 ;
  (* src = "/home/victor/advent/day9/rtl/checks.py:153" *)
  wire [19:0] \edge_ymin$7 ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:159" *)
  reg [19:0] edge_ymin_reg = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:159" *)
  reg [19:0] \edge_ymin_reg$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:94" *)
  output [9:0] fail_edge_index;
  reg [9:0] fail_edge_index = 10'h000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:94" *)
  reg [9:0] \fail_edge_index$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:342" *)
  reg [9:0] fail_vertex;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
  reg [2:0] fsm_state = 3'h0;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
  reg [2:0] \fsm_state$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:88" *)
  output is_valid;
  reg is_valid = 1'h0;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:88" *)
  reg \is_valid$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:77" *)
  input [9:0] load_addr;
  wire [9:0] load_addr;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:78" *)
  input [19:0] load_data_x;
  wire [19:0] load_data_x;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:79" *)
  input [19:0] load_data_y;
  wire [19:0] load_data_y;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:76" *)
  input load_mode;
  wire load_mode;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:80" *)
  input load_wr;
  wire load_wr;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:110" *)
  wire [19:0] mem_data_x;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:111" *)
  wire [19:0] mem_data_y;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:269" *)
  reg [9:0] next_v;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:236" *)
  wire [9:0] next_vertex;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:237" *)
  reg [9:0] next_vertex_reg = 10'h000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:237" *)
  reg [9:0] \next_vertex_reg$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:72" *)
  input [10:0] num_vertices;
  wire [10:0] num_vertices;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:132" *)
  reg on_boundary_0 = 1'h0;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:132" *)
  reg \on_boundary_0$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:132" *)
  reg on_boundary_1 = 1'h0;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:132" *)
  reg \on_boundary_1$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:132" *)
  reg on_boundary_2 = 1'h0;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:132" *)
  reg \on_boundary_2$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:132" *)
  reg on_boundary_3 = 1'h0;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:132" *)
  reg \on_boundary_3$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:69" *)
  input [19:0] rect_height;
  wire [19:0] rect_height;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:146" *)
  reg [19:0] rect_height_reg = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:146" *)
  reg [19:0] \rect_height_reg$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:68" *)
  input [19:0] rect_width;
  wire [19:0] rect_width;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:145" *)
  reg [19:0] rect_width_reg = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:145" *)
  reg [19:0] \rect_width_reg$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:66" *)
  input [19:0] rect_x;
  wire [19:0] rect_x;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:138" *)
  reg [19:0] rect_x2_reg = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:138" *)
  reg [19:0] \rect_x2_reg$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:143" *)
  reg [19:0] rect_x_reg = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:143" *)
  reg [19:0] \rect_x_reg$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:67" *)
  input [19:0] rect_y;
  wire [19:0] rect_y;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:139" *)
  reg [19:0] rect_y2_reg = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:139" *)
  reg [19:0] \rect_y2_reg$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:144" *)
  reg [19:0] rect_y_reg = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:144" *)
  reg [19:0] \rect_y_reg$next ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input rst;
  wire rst;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:149" *)
  reg [19:0] shrunk_x1_reg = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:149" *)
  reg [19:0] \shrunk_x1_reg$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:150" *)
  reg [19:0] shrunk_x2_reg = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:150" *)
  reg [19:0] \shrunk_x2_reg$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:151" *)
  reg [19:0] shrunk_y1_reg = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:151" *)
  reg [19:0] \shrunk_y1_reg$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:152" *)
  reg [19:0] shrunk_y2_reg = 20'h00000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:152" *)
  reg [19:0] \shrunk_y2_reg$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:83" *)
  input start;
  wire start;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:73" *)
  input [9:0] start_vertex;
  wire [9:0] start_vertex;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:93" *)
  output [15:0] validation_cycles;
  reg [15:0] validation_cycles = 16'h0000;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:93" *)
  reg [15:0] \validation_cycles$next ;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:101" *)
  reg [9:0] vertex_mem_r_addr;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:101" *)
  wire [39:0] vertex_mem_r_data;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:101" *)
  wire vertex_mem_r_en;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:102" *)
  wire [9:0] vertex_mem_w_addr;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:102" *)
  wire [39:0] vertex_mem_w_data;
  (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:102" *)
  wire vertex_mem_w_en;
  reg [39:0] vertex_mem [1023:0];
  initial begin
    vertex_mem[0] = 40'h0000000000;
    vertex_mem[1] = 40'h0000000000;
    vertex_mem[2] = 40'h0000000000;
    vertex_mem[3] = 40'h0000000000;
    vertex_mem[4] = 40'h0000000000;
    vertex_mem[5] = 40'h0000000000;
    vertex_mem[6] = 40'h0000000000;
    vertex_mem[7] = 40'h0000000000;
    vertex_mem[8] = 40'h0000000000;
    vertex_mem[9] = 40'h0000000000;
    vertex_mem[10] = 40'h0000000000;
    vertex_mem[11] = 40'h0000000000;
    vertex_mem[12] = 40'h0000000000;
    vertex_mem[13] = 40'h0000000000;
    vertex_mem[14] = 40'h0000000000;
    vertex_mem[15] = 40'h0000000000;
    vertex_mem[16] = 40'h0000000000;
    vertex_mem[17] = 40'h0000000000;
    vertex_mem[18] = 40'h0000000000;
    vertex_mem[19] = 40'h0000000000;
    vertex_mem[20] = 40'h0000000000;
    vertex_mem[21] = 40'h0000000000;
    vertex_mem[22] = 40'h0000000000;
    vertex_mem[23] = 40'h0000000000;
    vertex_mem[24] = 40'h0000000000;
    vertex_mem[25] = 40'h0000000000;
    vertex_mem[26] = 40'h0000000000;
    vertex_mem[27] = 40'h0000000000;
    vertex_mem[28] = 40'h0000000000;
    vertex_mem[29] = 40'h0000000000;
    vertex_mem[30] = 40'h0000000000;
    vertex_mem[31] = 40'h0000000000;
    vertex_mem[32] = 40'h0000000000;
    vertex_mem[33] = 40'h0000000000;
    vertex_mem[34] = 40'h0000000000;
    vertex_mem[35] = 40'h0000000000;
    vertex_mem[36] = 40'h0000000000;
    vertex_mem[37] = 40'h0000000000;
    vertex_mem[38] = 40'h0000000000;
    vertex_mem[39] = 40'h0000000000;
    vertex_mem[40] = 40'h0000000000;
    vertex_mem[41] = 40'h0000000000;
    vertex_mem[42] = 40'h0000000000;
    vertex_mem[43] = 40'h0000000000;
    vertex_mem[44] = 40'h0000000000;
    vertex_mem[45] = 40'h0000000000;
    vertex_mem[46] = 40'h0000000000;
    vertex_mem[47] = 40'h0000000000;
    vertex_mem[48] = 40'h0000000000;
    vertex_mem[49] = 40'h0000000000;
    vertex_mem[50] = 40'h0000000000;
    vertex_mem[51] = 40'h0000000000;
    vertex_mem[52] = 40'h0000000000;
    vertex_mem[53] = 40'h0000000000;
    vertex_mem[54] = 40'h0000000000;
    vertex_mem[55] = 40'h0000000000;
    vertex_mem[56] = 40'h0000000000;
    vertex_mem[57] = 40'h0000000000;
    vertex_mem[58] = 40'h0000000000;
    vertex_mem[59] = 40'h0000000000;
    vertex_mem[60] = 40'h0000000000;
    vertex_mem[61] = 40'h0000000000;
    vertex_mem[62] = 40'h0000000000;
    vertex_mem[63] = 40'h0000000000;
    vertex_mem[64] = 40'h0000000000;
    vertex_mem[65] = 40'h0000000000;
    vertex_mem[66] = 40'h0000000000;
    vertex_mem[67] = 40'h0000000000;
    vertex_mem[68] = 40'h0000000000;
    vertex_mem[69] = 40'h0000000000;
    vertex_mem[70] = 40'h0000000000;
    vertex_mem[71] = 40'h0000000000;
    vertex_mem[72] = 40'h0000000000;
    vertex_mem[73] = 40'h0000000000;
    vertex_mem[74] = 40'h0000000000;
    vertex_mem[75] = 40'h0000000000;
    vertex_mem[76] = 40'h0000000000;
    vertex_mem[77] = 40'h0000000000;
    vertex_mem[78] = 40'h0000000000;
    vertex_mem[79] = 40'h0000000000;
    vertex_mem[80] = 40'h0000000000;
    vertex_mem[81] = 40'h0000000000;
    vertex_mem[82] = 40'h0000000000;
    vertex_mem[83] = 40'h0000000000;
    vertex_mem[84] = 40'h0000000000;
    vertex_mem[85] = 40'h0000000000;
    vertex_mem[86] = 40'h0000000000;
    vertex_mem[87] = 40'h0000000000;
    vertex_mem[88] = 40'h0000000000;
    vertex_mem[89] = 40'h0000000000;
    vertex_mem[90] = 40'h0000000000;
    vertex_mem[91] = 40'h0000000000;
    vertex_mem[92] = 40'h0000000000;
    vertex_mem[93] = 40'h0000000000;
    vertex_mem[94] = 40'h0000000000;
    vertex_mem[95] = 40'h0000000000;
    vertex_mem[96] = 40'h0000000000;
    vertex_mem[97] = 40'h0000000000;
    vertex_mem[98] = 40'h0000000000;
    vertex_mem[99] = 40'h0000000000;
    vertex_mem[100] = 40'h0000000000;
    vertex_mem[101] = 40'h0000000000;
    vertex_mem[102] = 40'h0000000000;
    vertex_mem[103] = 40'h0000000000;
    vertex_mem[104] = 40'h0000000000;
    vertex_mem[105] = 40'h0000000000;
    vertex_mem[106] = 40'h0000000000;
    vertex_mem[107] = 40'h0000000000;
    vertex_mem[108] = 40'h0000000000;
    vertex_mem[109] = 40'h0000000000;
    vertex_mem[110] = 40'h0000000000;
    vertex_mem[111] = 40'h0000000000;
    vertex_mem[112] = 40'h0000000000;
    vertex_mem[113] = 40'h0000000000;
    vertex_mem[114] = 40'h0000000000;
    vertex_mem[115] = 40'h0000000000;
    vertex_mem[116] = 40'h0000000000;
    vertex_mem[117] = 40'h0000000000;
    vertex_mem[118] = 40'h0000000000;
    vertex_mem[119] = 40'h0000000000;
    vertex_mem[120] = 40'h0000000000;
    vertex_mem[121] = 40'h0000000000;
    vertex_mem[122] = 40'h0000000000;
    vertex_mem[123] = 40'h0000000000;
    vertex_mem[124] = 40'h0000000000;
    vertex_mem[125] = 40'h0000000000;
    vertex_mem[126] = 40'h0000000000;
    vertex_mem[127] = 40'h0000000000;
    vertex_mem[128] = 40'h0000000000;
    vertex_mem[129] = 40'h0000000000;
    vertex_mem[130] = 40'h0000000000;
    vertex_mem[131] = 40'h0000000000;
    vertex_mem[132] = 40'h0000000000;
    vertex_mem[133] = 40'h0000000000;
    vertex_mem[134] = 40'h0000000000;
    vertex_mem[135] = 40'h0000000000;
    vertex_mem[136] = 40'h0000000000;
    vertex_mem[137] = 40'h0000000000;
    vertex_mem[138] = 40'h0000000000;
    vertex_mem[139] = 40'h0000000000;
    vertex_mem[140] = 40'h0000000000;
    vertex_mem[141] = 40'h0000000000;
    vertex_mem[142] = 40'h0000000000;
    vertex_mem[143] = 40'h0000000000;
    vertex_mem[144] = 40'h0000000000;
    vertex_mem[145] = 40'h0000000000;
    vertex_mem[146] = 40'h0000000000;
    vertex_mem[147] = 40'h0000000000;
    vertex_mem[148] = 40'h0000000000;
    vertex_mem[149] = 40'h0000000000;
    vertex_mem[150] = 40'h0000000000;
    vertex_mem[151] = 40'h0000000000;
    vertex_mem[152] = 40'h0000000000;
    vertex_mem[153] = 40'h0000000000;
    vertex_mem[154] = 40'h0000000000;
    vertex_mem[155] = 40'h0000000000;
    vertex_mem[156] = 40'h0000000000;
    vertex_mem[157] = 40'h0000000000;
    vertex_mem[158] = 40'h0000000000;
    vertex_mem[159] = 40'h0000000000;
    vertex_mem[160] = 40'h0000000000;
    vertex_mem[161] = 40'h0000000000;
    vertex_mem[162] = 40'h0000000000;
    vertex_mem[163] = 40'h0000000000;
    vertex_mem[164] = 40'h0000000000;
    vertex_mem[165] = 40'h0000000000;
    vertex_mem[166] = 40'h0000000000;
    vertex_mem[167] = 40'h0000000000;
    vertex_mem[168] = 40'h0000000000;
    vertex_mem[169] = 40'h0000000000;
    vertex_mem[170] = 40'h0000000000;
    vertex_mem[171] = 40'h0000000000;
    vertex_mem[172] = 40'h0000000000;
    vertex_mem[173] = 40'h0000000000;
    vertex_mem[174] = 40'h0000000000;
    vertex_mem[175] = 40'h0000000000;
    vertex_mem[176] = 40'h0000000000;
    vertex_mem[177] = 40'h0000000000;
    vertex_mem[178] = 40'h0000000000;
    vertex_mem[179] = 40'h0000000000;
    vertex_mem[180] = 40'h0000000000;
    vertex_mem[181] = 40'h0000000000;
    vertex_mem[182] = 40'h0000000000;
    vertex_mem[183] = 40'h0000000000;
    vertex_mem[184] = 40'h0000000000;
    vertex_mem[185] = 40'h0000000000;
    vertex_mem[186] = 40'h0000000000;
    vertex_mem[187] = 40'h0000000000;
    vertex_mem[188] = 40'h0000000000;
    vertex_mem[189] = 40'h0000000000;
    vertex_mem[190] = 40'h0000000000;
    vertex_mem[191] = 40'h0000000000;
    vertex_mem[192] = 40'h0000000000;
    vertex_mem[193] = 40'h0000000000;
    vertex_mem[194] = 40'h0000000000;
    vertex_mem[195] = 40'h0000000000;
    vertex_mem[196] = 40'h0000000000;
    vertex_mem[197] = 40'h0000000000;
    vertex_mem[198] = 40'h0000000000;
    vertex_mem[199] = 40'h0000000000;
    vertex_mem[200] = 40'h0000000000;
    vertex_mem[201] = 40'h0000000000;
    vertex_mem[202] = 40'h0000000000;
    vertex_mem[203] = 40'h0000000000;
    vertex_mem[204] = 40'h0000000000;
    vertex_mem[205] = 40'h0000000000;
    vertex_mem[206] = 40'h0000000000;
    vertex_mem[207] = 40'h0000000000;
    vertex_mem[208] = 40'h0000000000;
    vertex_mem[209] = 40'h0000000000;
    vertex_mem[210] = 40'h0000000000;
    vertex_mem[211] = 40'h0000000000;
    vertex_mem[212] = 40'h0000000000;
    vertex_mem[213] = 40'h0000000000;
    vertex_mem[214] = 40'h0000000000;
    vertex_mem[215] = 40'h0000000000;
    vertex_mem[216] = 40'h0000000000;
    vertex_mem[217] = 40'h0000000000;
    vertex_mem[218] = 40'h0000000000;
    vertex_mem[219] = 40'h0000000000;
    vertex_mem[220] = 40'h0000000000;
    vertex_mem[221] = 40'h0000000000;
    vertex_mem[222] = 40'h0000000000;
    vertex_mem[223] = 40'h0000000000;
    vertex_mem[224] = 40'h0000000000;
    vertex_mem[225] = 40'h0000000000;
    vertex_mem[226] = 40'h0000000000;
    vertex_mem[227] = 40'h0000000000;
    vertex_mem[228] = 40'h0000000000;
    vertex_mem[229] = 40'h0000000000;
    vertex_mem[230] = 40'h0000000000;
    vertex_mem[231] = 40'h0000000000;
    vertex_mem[232] = 40'h0000000000;
    vertex_mem[233] = 40'h0000000000;
    vertex_mem[234] = 40'h0000000000;
    vertex_mem[235] = 40'h0000000000;
    vertex_mem[236] = 40'h0000000000;
    vertex_mem[237] = 40'h0000000000;
    vertex_mem[238] = 40'h0000000000;
    vertex_mem[239] = 40'h0000000000;
    vertex_mem[240] = 40'h0000000000;
    vertex_mem[241] = 40'h0000000000;
    vertex_mem[242] = 40'h0000000000;
    vertex_mem[243] = 40'h0000000000;
    vertex_mem[244] = 40'h0000000000;
    vertex_mem[245] = 40'h0000000000;
    vertex_mem[246] = 40'h0000000000;
    vertex_mem[247] = 40'h0000000000;
    vertex_mem[248] = 40'h0000000000;
    vertex_mem[249] = 40'h0000000000;
    vertex_mem[250] = 40'h0000000000;
    vertex_mem[251] = 40'h0000000000;
    vertex_mem[252] = 40'h0000000000;
    vertex_mem[253] = 40'h0000000000;
    vertex_mem[254] = 40'h0000000000;
    vertex_mem[255] = 40'h0000000000;
    vertex_mem[256] = 40'h0000000000;
    vertex_mem[257] = 40'h0000000000;
    vertex_mem[258] = 40'h0000000000;
    vertex_mem[259] = 40'h0000000000;
    vertex_mem[260] = 40'h0000000000;
    vertex_mem[261] = 40'h0000000000;
    vertex_mem[262] = 40'h0000000000;
    vertex_mem[263] = 40'h0000000000;
    vertex_mem[264] = 40'h0000000000;
    vertex_mem[265] = 40'h0000000000;
    vertex_mem[266] = 40'h0000000000;
    vertex_mem[267] = 40'h0000000000;
    vertex_mem[268] = 40'h0000000000;
    vertex_mem[269] = 40'h0000000000;
    vertex_mem[270] = 40'h0000000000;
    vertex_mem[271] = 40'h0000000000;
    vertex_mem[272] = 40'h0000000000;
    vertex_mem[273] = 40'h0000000000;
    vertex_mem[274] = 40'h0000000000;
    vertex_mem[275] = 40'h0000000000;
    vertex_mem[276] = 40'h0000000000;
    vertex_mem[277] = 40'h0000000000;
    vertex_mem[278] = 40'h0000000000;
    vertex_mem[279] = 40'h0000000000;
    vertex_mem[280] = 40'h0000000000;
    vertex_mem[281] = 40'h0000000000;
    vertex_mem[282] = 40'h0000000000;
    vertex_mem[283] = 40'h0000000000;
    vertex_mem[284] = 40'h0000000000;
    vertex_mem[285] = 40'h0000000000;
    vertex_mem[286] = 40'h0000000000;
    vertex_mem[287] = 40'h0000000000;
    vertex_mem[288] = 40'h0000000000;
    vertex_mem[289] = 40'h0000000000;
    vertex_mem[290] = 40'h0000000000;
    vertex_mem[291] = 40'h0000000000;
    vertex_mem[292] = 40'h0000000000;
    vertex_mem[293] = 40'h0000000000;
    vertex_mem[294] = 40'h0000000000;
    vertex_mem[295] = 40'h0000000000;
    vertex_mem[296] = 40'h0000000000;
    vertex_mem[297] = 40'h0000000000;
    vertex_mem[298] = 40'h0000000000;
    vertex_mem[299] = 40'h0000000000;
    vertex_mem[300] = 40'h0000000000;
    vertex_mem[301] = 40'h0000000000;
    vertex_mem[302] = 40'h0000000000;
    vertex_mem[303] = 40'h0000000000;
    vertex_mem[304] = 40'h0000000000;
    vertex_mem[305] = 40'h0000000000;
    vertex_mem[306] = 40'h0000000000;
    vertex_mem[307] = 40'h0000000000;
    vertex_mem[308] = 40'h0000000000;
    vertex_mem[309] = 40'h0000000000;
    vertex_mem[310] = 40'h0000000000;
    vertex_mem[311] = 40'h0000000000;
    vertex_mem[312] = 40'h0000000000;
    vertex_mem[313] = 40'h0000000000;
    vertex_mem[314] = 40'h0000000000;
    vertex_mem[315] = 40'h0000000000;
    vertex_mem[316] = 40'h0000000000;
    vertex_mem[317] = 40'h0000000000;
    vertex_mem[318] = 40'h0000000000;
    vertex_mem[319] = 40'h0000000000;
    vertex_mem[320] = 40'h0000000000;
    vertex_mem[321] = 40'h0000000000;
    vertex_mem[322] = 40'h0000000000;
    vertex_mem[323] = 40'h0000000000;
    vertex_mem[324] = 40'h0000000000;
    vertex_mem[325] = 40'h0000000000;
    vertex_mem[326] = 40'h0000000000;
    vertex_mem[327] = 40'h0000000000;
    vertex_mem[328] = 40'h0000000000;
    vertex_mem[329] = 40'h0000000000;
    vertex_mem[330] = 40'h0000000000;
    vertex_mem[331] = 40'h0000000000;
    vertex_mem[332] = 40'h0000000000;
    vertex_mem[333] = 40'h0000000000;
    vertex_mem[334] = 40'h0000000000;
    vertex_mem[335] = 40'h0000000000;
    vertex_mem[336] = 40'h0000000000;
    vertex_mem[337] = 40'h0000000000;
    vertex_mem[338] = 40'h0000000000;
    vertex_mem[339] = 40'h0000000000;
    vertex_mem[340] = 40'h0000000000;
    vertex_mem[341] = 40'h0000000000;
    vertex_mem[342] = 40'h0000000000;
    vertex_mem[343] = 40'h0000000000;
    vertex_mem[344] = 40'h0000000000;
    vertex_mem[345] = 40'h0000000000;
    vertex_mem[346] = 40'h0000000000;
    vertex_mem[347] = 40'h0000000000;
    vertex_mem[348] = 40'h0000000000;
    vertex_mem[349] = 40'h0000000000;
    vertex_mem[350] = 40'h0000000000;
    vertex_mem[351] = 40'h0000000000;
    vertex_mem[352] = 40'h0000000000;
    vertex_mem[353] = 40'h0000000000;
    vertex_mem[354] = 40'h0000000000;
    vertex_mem[355] = 40'h0000000000;
    vertex_mem[356] = 40'h0000000000;
    vertex_mem[357] = 40'h0000000000;
    vertex_mem[358] = 40'h0000000000;
    vertex_mem[359] = 40'h0000000000;
    vertex_mem[360] = 40'h0000000000;
    vertex_mem[361] = 40'h0000000000;
    vertex_mem[362] = 40'h0000000000;
    vertex_mem[363] = 40'h0000000000;
    vertex_mem[364] = 40'h0000000000;
    vertex_mem[365] = 40'h0000000000;
    vertex_mem[366] = 40'h0000000000;
    vertex_mem[367] = 40'h0000000000;
    vertex_mem[368] = 40'h0000000000;
    vertex_mem[369] = 40'h0000000000;
    vertex_mem[370] = 40'h0000000000;
    vertex_mem[371] = 40'h0000000000;
    vertex_mem[372] = 40'h0000000000;
    vertex_mem[373] = 40'h0000000000;
    vertex_mem[374] = 40'h0000000000;
    vertex_mem[375] = 40'h0000000000;
    vertex_mem[376] = 40'h0000000000;
    vertex_mem[377] = 40'h0000000000;
    vertex_mem[378] = 40'h0000000000;
    vertex_mem[379] = 40'h0000000000;
    vertex_mem[380] = 40'h0000000000;
    vertex_mem[381] = 40'h0000000000;
    vertex_mem[382] = 40'h0000000000;
    vertex_mem[383] = 40'h0000000000;
    vertex_mem[384] = 40'h0000000000;
    vertex_mem[385] = 40'h0000000000;
    vertex_mem[386] = 40'h0000000000;
    vertex_mem[387] = 40'h0000000000;
    vertex_mem[388] = 40'h0000000000;
    vertex_mem[389] = 40'h0000000000;
    vertex_mem[390] = 40'h0000000000;
    vertex_mem[391] = 40'h0000000000;
    vertex_mem[392] = 40'h0000000000;
    vertex_mem[393] = 40'h0000000000;
    vertex_mem[394] = 40'h0000000000;
    vertex_mem[395] = 40'h0000000000;
    vertex_mem[396] = 40'h0000000000;
    vertex_mem[397] = 40'h0000000000;
    vertex_mem[398] = 40'h0000000000;
    vertex_mem[399] = 40'h0000000000;
    vertex_mem[400] = 40'h0000000000;
    vertex_mem[401] = 40'h0000000000;
    vertex_mem[402] = 40'h0000000000;
    vertex_mem[403] = 40'h0000000000;
    vertex_mem[404] = 40'h0000000000;
    vertex_mem[405] = 40'h0000000000;
    vertex_mem[406] = 40'h0000000000;
    vertex_mem[407] = 40'h0000000000;
    vertex_mem[408] = 40'h0000000000;
    vertex_mem[409] = 40'h0000000000;
    vertex_mem[410] = 40'h0000000000;
    vertex_mem[411] = 40'h0000000000;
    vertex_mem[412] = 40'h0000000000;
    vertex_mem[413] = 40'h0000000000;
    vertex_mem[414] = 40'h0000000000;
    vertex_mem[415] = 40'h0000000000;
    vertex_mem[416] = 40'h0000000000;
    vertex_mem[417] = 40'h0000000000;
    vertex_mem[418] = 40'h0000000000;
    vertex_mem[419] = 40'h0000000000;
    vertex_mem[420] = 40'h0000000000;
    vertex_mem[421] = 40'h0000000000;
    vertex_mem[422] = 40'h0000000000;
    vertex_mem[423] = 40'h0000000000;
    vertex_mem[424] = 40'h0000000000;
    vertex_mem[425] = 40'h0000000000;
    vertex_mem[426] = 40'h0000000000;
    vertex_mem[427] = 40'h0000000000;
    vertex_mem[428] = 40'h0000000000;
    vertex_mem[429] = 40'h0000000000;
    vertex_mem[430] = 40'h0000000000;
    vertex_mem[431] = 40'h0000000000;
    vertex_mem[432] = 40'h0000000000;
    vertex_mem[433] = 40'h0000000000;
    vertex_mem[434] = 40'h0000000000;
    vertex_mem[435] = 40'h0000000000;
    vertex_mem[436] = 40'h0000000000;
    vertex_mem[437] = 40'h0000000000;
    vertex_mem[438] = 40'h0000000000;
    vertex_mem[439] = 40'h0000000000;
    vertex_mem[440] = 40'h0000000000;
    vertex_mem[441] = 40'h0000000000;
    vertex_mem[442] = 40'h0000000000;
    vertex_mem[443] = 40'h0000000000;
    vertex_mem[444] = 40'h0000000000;
    vertex_mem[445] = 40'h0000000000;
    vertex_mem[446] = 40'h0000000000;
    vertex_mem[447] = 40'h0000000000;
    vertex_mem[448] = 40'h0000000000;
    vertex_mem[449] = 40'h0000000000;
    vertex_mem[450] = 40'h0000000000;
    vertex_mem[451] = 40'h0000000000;
    vertex_mem[452] = 40'h0000000000;
    vertex_mem[453] = 40'h0000000000;
    vertex_mem[454] = 40'h0000000000;
    vertex_mem[455] = 40'h0000000000;
    vertex_mem[456] = 40'h0000000000;
    vertex_mem[457] = 40'h0000000000;
    vertex_mem[458] = 40'h0000000000;
    vertex_mem[459] = 40'h0000000000;
    vertex_mem[460] = 40'h0000000000;
    vertex_mem[461] = 40'h0000000000;
    vertex_mem[462] = 40'h0000000000;
    vertex_mem[463] = 40'h0000000000;
    vertex_mem[464] = 40'h0000000000;
    vertex_mem[465] = 40'h0000000000;
    vertex_mem[466] = 40'h0000000000;
    vertex_mem[467] = 40'h0000000000;
    vertex_mem[468] = 40'h0000000000;
    vertex_mem[469] = 40'h0000000000;
    vertex_mem[470] = 40'h0000000000;
    vertex_mem[471] = 40'h0000000000;
    vertex_mem[472] = 40'h0000000000;
    vertex_mem[473] = 40'h0000000000;
    vertex_mem[474] = 40'h0000000000;
    vertex_mem[475] = 40'h0000000000;
    vertex_mem[476] = 40'h0000000000;
    vertex_mem[477] = 40'h0000000000;
    vertex_mem[478] = 40'h0000000000;
    vertex_mem[479] = 40'h0000000000;
    vertex_mem[480] = 40'h0000000000;
    vertex_mem[481] = 40'h0000000000;
    vertex_mem[482] = 40'h0000000000;
    vertex_mem[483] = 40'h0000000000;
    vertex_mem[484] = 40'h0000000000;
    vertex_mem[485] = 40'h0000000000;
    vertex_mem[486] = 40'h0000000000;
    vertex_mem[487] = 40'h0000000000;
    vertex_mem[488] = 40'h0000000000;
    vertex_mem[489] = 40'h0000000000;
    vertex_mem[490] = 40'h0000000000;
    vertex_mem[491] = 40'h0000000000;
    vertex_mem[492] = 40'h0000000000;
    vertex_mem[493] = 40'h0000000000;
    vertex_mem[494] = 40'h0000000000;
    vertex_mem[495] = 40'h0000000000;
    vertex_mem[496] = 40'h0000000000;
    vertex_mem[497] = 40'h0000000000;
    vertex_mem[498] = 40'h0000000000;
    vertex_mem[499] = 40'h0000000000;
    vertex_mem[500] = 40'h0000000000;
    vertex_mem[501] = 40'h0000000000;
    vertex_mem[502] = 40'h0000000000;
    vertex_mem[503] = 40'h0000000000;
    vertex_mem[504] = 40'h0000000000;
    vertex_mem[505] = 40'h0000000000;
    vertex_mem[506] = 40'h0000000000;
    vertex_mem[507] = 40'h0000000000;
    vertex_mem[508] = 40'h0000000000;
    vertex_mem[509] = 40'h0000000000;
    vertex_mem[510] = 40'h0000000000;
    vertex_mem[511] = 40'h0000000000;
    vertex_mem[512] = 40'h0000000000;
    vertex_mem[513] = 40'h0000000000;
    vertex_mem[514] = 40'h0000000000;
    vertex_mem[515] = 40'h0000000000;
    vertex_mem[516] = 40'h0000000000;
    vertex_mem[517] = 40'h0000000000;
    vertex_mem[518] = 40'h0000000000;
    vertex_mem[519] = 40'h0000000000;
    vertex_mem[520] = 40'h0000000000;
    vertex_mem[521] = 40'h0000000000;
    vertex_mem[522] = 40'h0000000000;
    vertex_mem[523] = 40'h0000000000;
    vertex_mem[524] = 40'h0000000000;
    vertex_mem[525] = 40'h0000000000;
    vertex_mem[526] = 40'h0000000000;
    vertex_mem[527] = 40'h0000000000;
    vertex_mem[528] = 40'h0000000000;
    vertex_mem[529] = 40'h0000000000;
    vertex_mem[530] = 40'h0000000000;
    vertex_mem[531] = 40'h0000000000;
    vertex_mem[532] = 40'h0000000000;
    vertex_mem[533] = 40'h0000000000;
    vertex_mem[534] = 40'h0000000000;
    vertex_mem[535] = 40'h0000000000;
    vertex_mem[536] = 40'h0000000000;
    vertex_mem[537] = 40'h0000000000;
    vertex_mem[538] = 40'h0000000000;
    vertex_mem[539] = 40'h0000000000;
    vertex_mem[540] = 40'h0000000000;
    vertex_mem[541] = 40'h0000000000;
    vertex_mem[542] = 40'h0000000000;
    vertex_mem[543] = 40'h0000000000;
    vertex_mem[544] = 40'h0000000000;
    vertex_mem[545] = 40'h0000000000;
    vertex_mem[546] = 40'h0000000000;
    vertex_mem[547] = 40'h0000000000;
    vertex_mem[548] = 40'h0000000000;
    vertex_mem[549] = 40'h0000000000;
    vertex_mem[550] = 40'h0000000000;
    vertex_mem[551] = 40'h0000000000;
    vertex_mem[552] = 40'h0000000000;
    vertex_mem[553] = 40'h0000000000;
    vertex_mem[554] = 40'h0000000000;
    vertex_mem[555] = 40'h0000000000;
    vertex_mem[556] = 40'h0000000000;
    vertex_mem[557] = 40'h0000000000;
    vertex_mem[558] = 40'h0000000000;
    vertex_mem[559] = 40'h0000000000;
    vertex_mem[560] = 40'h0000000000;
    vertex_mem[561] = 40'h0000000000;
    vertex_mem[562] = 40'h0000000000;
    vertex_mem[563] = 40'h0000000000;
    vertex_mem[564] = 40'h0000000000;
    vertex_mem[565] = 40'h0000000000;
    vertex_mem[566] = 40'h0000000000;
    vertex_mem[567] = 40'h0000000000;
    vertex_mem[568] = 40'h0000000000;
    vertex_mem[569] = 40'h0000000000;
    vertex_mem[570] = 40'h0000000000;
    vertex_mem[571] = 40'h0000000000;
    vertex_mem[572] = 40'h0000000000;
    vertex_mem[573] = 40'h0000000000;
    vertex_mem[574] = 40'h0000000000;
    vertex_mem[575] = 40'h0000000000;
    vertex_mem[576] = 40'h0000000000;
    vertex_mem[577] = 40'h0000000000;
    vertex_mem[578] = 40'h0000000000;
    vertex_mem[579] = 40'h0000000000;
    vertex_mem[580] = 40'h0000000000;
    vertex_mem[581] = 40'h0000000000;
    vertex_mem[582] = 40'h0000000000;
    vertex_mem[583] = 40'h0000000000;
    vertex_mem[584] = 40'h0000000000;
    vertex_mem[585] = 40'h0000000000;
    vertex_mem[586] = 40'h0000000000;
    vertex_mem[587] = 40'h0000000000;
    vertex_mem[588] = 40'h0000000000;
    vertex_mem[589] = 40'h0000000000;
    vertex_mem[590] = 40'h0000000000;
    vertex_mem[591] = 40'h0000000000;
    vertex_mem[592] = 40'h0000000000;
    vertex_mem[593] = 40'h0000000000;
    vertex_mem[594] = 40'h0000000000;
    vertex_mem[595] = 40'h0000000000;
    vertex_mem[596] = 40'h0000000000;
    vertex_mem[597] = 40'h0000000000;
    vertex_mem[598] = 40'h0000000000;
    vertex_mem[599] = 40'h0000000000;
    vertex_mem[600] = 40'h0000000000;
    vertex_mem[601] = 40'h0000000000;
    vertex_mem[602] = 40'h0000000000;
    vertex_mem[603] = 40'h0000000000;
    vertex_mem[604] = 40'h0000000000;
    vertex_mem[605] = 40'h0000000000;
    vertex_mem[606] = 40'h0000000000;
    vertex_mem[607] = 40'h0000000000;
    vertex_mem[608] = 40'h0000000000;
    vertex_mem[609] = 40'h0000000000;
    vertex_mem[610] = 40'h0000000000;
    vertex_mem[611] = 40'h0000000000;
    vertex_mem[612] = 40'h0000000000;
    vertex_mem[613] = 40'h0000000000;
    vertex_mem[614] = 40'h0000000000;
    vertex_mem[615] = 40'h0000000000;
    vertex_mem[616] = 40'h0000000000;
    vertex_mem[617] = 40'h0000000000;
    vertex_mem[618] = 40'h0000000000;
    vertex_mem[619] = 40'h0000000000;
    vertex_mem[620] = 40'h0000000000;
    vertex_mem[621] = 40'h0000000000;
    vertex_mem[622] = 40'h0000000000;
    vertex_mem[623] = 40'h0000000000;
    vertex_mem[624] = 40'h0000000000;
    vertex_mem[625] = 40'h0000000000;
    vertex_mem[626] = 40'h0000000000;
    vertex_mem[627] = 40'h0000000000;
    vertex_mem[628] = 40'h0000000000;
    vertex_mem[629] = 40'h0000000000;
    vertex_mem[630] = 40'h0000000000;
    vertex_mem[631] = 40'h0000000000;
    vertex_mem[632] = 40'h0000000000;
    vertex_mem[633] = 40'h0000000000;
    vertex_mem[634] = 40'h0000000000;
    vertex_mem[635] = 40'h0000000000;
    vertex_mem[636] = 40'h0000000000;
    vertex_mem[637] = 40'h0000000000;
    vertex_mem[638] = 40'h0000000000;
    vertex_mem[639] = 40'h0000000000;
    vertex_mem[640] = 40'h0000000000;
    vertex_mem[641] = 40'h0000000000;
    vertex_mem[642] = 40'h0000000000;
    vertex_mem[643] = 40'h0000000000;
    vertex_mem[644] = 40'h0000000000;
    vertex_mem[645] = 40'h0000000000;
    vertex_mem[646] = 40'h0000000000;
    vertex_mem[647] = 40'h0000000000;
    vertex_mem[648] = 40'h0000000000;
    vertex_mem[649] = 40'h0000000000;
    vertex_mem[650] = 40'h0000000000;
    vertex_mem[651] = 40'h0000000000;
    vertex_mem[652] = 40'h0000000000;
    vertex_mem[653] = 40'h0000000000;
    vertex_mem[654] = 40'h0000000000;
    vertex_mem[655] = 40'h0000000000;
    vertex_mem[656] = 40'h0000000000;
    vertex_mem[657] = 40'h0000000000;
    vertex_mem[658] = 40'h0000000000;
    vertex_mem[659] = 40'h0000000000;
    vertex_mem[660] = 40'h0000000000;
    vertex_mem[661] = 40'h0000000000;
    vertex_mem[662] = 40'h0000000000;
    vertex_mem[663] = 40'h0000000000;
    vertex_mem[664] = 40'h0000000000;
    vertex_mem[665] = 40'h0000000000;
    vertex_mem[666] = 40'h0000000000;
    vertex_mem[667] = 40'h0000000000;
    vertex_mem[668] = 40'h0000000000;
    vertex_mem[669] = 40'h0000000000;
    vertex_mem[670] = 40'h0000000000;
    vertex_mem[671] = 40'h0000000000;
    vertex_mem[672] = 40'h0000000000;
    vertex_mem[673] = 40'h0000000000;
    vertex_mem[674] = 40'h0000000000;
    vertex_mem[675] = 40'h0000000000;
    vertex_mem[676] = 40'h0000000000;
    vertex_mem[677] = 40'h0000000000;
    vertex_mem[678] = 40'h0000000000;
    vertex_mem[679] = 40'h0000000000;
    vertex_mem[680] = 40'h0000000000;
    vertex_mem[681] = 40'h0000000000;
    vertex_mem[682] = 40'h0000000000;
    vertex_mem[683] = 40'h0000000000;
    vertex_mem[684] = 40'h0000000000;
    vertex_mem[685] = 40'h0000000000;
    vertex_mem[686] = 40'h0000000000;
    vertex_mem[687] = 40'h0000000000;
    vertex_mem[688] = 40'h0000000000;
    vertex_mem[689] = 40'h0000000000;
    vertex_mem[690] = 40'h0000000000;
    vertex_mem[691] = 40'h0000000000;
    vertex_mem[692] = 40'h0000000000;
    vertex_mem[693] = 40'h0000000000;
    vertex_mem[694] = 40'h0000000000;
    vertex_mem[695] = 40'h0000000000;
    vertex_mem[696] = 40'h0000000000;
    vertex_mem[697] = 40'h0000000000;
    vertex_mem[698] = 40'h0000000000;
    vertex_mem[699] = 40'h0000000000;
    vertex_mem[700] = 40'h0000000000;
    vertex_mem[701] = 40'h0000000000;
    vertex_mem[702] = 40'h0000000000;
    vertex_mem[703] = 40'h0000000000;
    vertex_mem[704] = 40'h0000000000;
    vertex_mem[705] = 40'h0000000000;
    vertex_mem[706] = 40'h0000000000;
    vertex_mem[707] = 40'h0000000000;
    vertex_mem[708] = 40'h0000000000;
    vertex_mem[709] = 40'h0000000000;
    vertex_mem[710] = 40'h0000000000;
    vertex_mem[711] = 40'h0000000000;
    vertex_mem[712] = 40'h0000000000;
    vertex_mem[713] = 40'h0000000000;
    vertex_mem[714] = 40'h0000000000;
    vertex_mem[715] = 40'h0000000000;
    vertex_mem[716] = 40'h0000000000;
    vertex_mem[717] = 40'h0000000000;
    vertex_mem[718] = 40'h0000000000;
    vertex_mem[719] = 40'h0000000000;
    vertex_mem[720] = 40'h0000000000;
    vertex_mem[721] = 40'h0000000000;
    vertex_mem[722] = 40'h0000000000;
    vertex_mem[723] = 40'h0000000000;
    vertex_mem[724] = 40'h0000000000;
    vertex_mem[725] = 40'h0000000000;
    vertex_mem[726] = 40'h0000000000;
    vertex_mem[727] = 40'h0000000000;
    vertex_mem[728] = 40'h0000000000;
    vertex_mem[729] = 40'h0000000000;
    vertex_mem[730] = 40'h0000000000;
    vertex_mem[731] = 40'h0000000000;
    vertex_mem[732] = 40'h0000000000;
    vertex_mem[733] = 40'h0000000000;
    vertex_mem[734] = 40'h0000000000;
    vertex_mem[735] = 40'h0000000000;
    vertex_mem[736] = 40'h0000000000;
    vertex_mem[737] = 40'h0000000000;
    vertex_mem[738] = 40'h0000000000;
    vertex_mem[739] = 40'h0000000000;
    vertex_mem[740] = 40'h0000000000;
    vertex_mem[741] = 40'h0000000000;
    vertex_mem[742] = 40'h0000000000;
    vertex_mem[743] = 40'h0000000000;
    vertex_mem[744] = 40'h0000000000;
    vertex_mem[745] = 40'h0000000000;
    vertex_mem[746] = 40'h0000000000;
    vertex_mem[747] = 40'h0000000000;
    vertex_mem[748] = 40'h0000000000;
    vertex_mem[749] = 40'h0000000000;
    vertex_mem[750] = 40'h0000000000;
    vertex_mem[751] = 40'h0000000000;
    vertex_mem[752] = 40'h0000000000;
    vertex_mem[753] = 40'h0000000000;
    vertex_mem[754] = 40'h0000000000;
    vertex_mem[755] = 40'h0000000000;
    vertex_mem[756] = 40'h0000000000;
    vertex_mem[757] = 40'h0000000000;
    vertex_mem[758] = 40'h0000000000;
    vertex_mem[759] = 40'h0000000000;
    vertex_mem[760] = 40'h0000000000;
    vertex_mem[761] = 40'h0000000000;
    vertex_mem[762] = 40'h0000000000;
    vertex_mem[763] = 40'h0000000000;
    vertex_mem[764] = 40'h0000000000;
    vertex_mem[765] = 40'h0000000000;
    vertex_mem[766] = 40'h0000000000;
    vertex_mem[767] = 40'h0000000000;
    vertex_mem[768] = 40'h0000000000;
    vertex_mem[769] = 40'h0000000000;
    vertex_mem[770] = 40'h0000000000;
    vertex_mem[771] = 40'h0000000000;
    vertex_mem[772] = 40'h0000000000;
    vertex_mem[773] = 40'h0000000000;
    vertex_mem[774] = 40'h0000000000;
    vertex_mem[775] = 40'h0000000000;
    vertex_mem[776] = 40'h0000000000;
    vertex_mem[777] = 40'h0000000000;
    vertex_mem[778] = 40'h0000000000;
    vertex_mem[779] = 40'h0000000000;
    vertex_mem[780] = 40'h0000000000;
    vertex_mem[781] = 40'h0000000000;
    vertex_mem[782] = 40'h0000000000;
    vertex_mem[783] = 40'h0000000000;
    vertex_mem[784] = 40'h0000000000;
    vertex_mem[785] = 40'h0000000000;
    vertex_mem[786] = 40'h0000000000;
    vertex_mem[787] = 40'h0000000000;
    vertex_mem[788] = 40'h0000000000;
    vertex_mem[789] = 40'h0000000000;
    vertex_mem[790] = 40'h0000000000;
    vertex_mem[791] = 40'h0000000000;
    vertex_mem[792] = 40'h0000000000;
    vertex_mem[793] = 40'h0000000000;
    vertex_mem[794] = 40'h0000000000;
    vertex_mem[795] = 40'h0000000000;
    vertex_mem[796] = 40'h0000000000;
    vertex_mem[797] = 40'h0000000000;
    vertex_mem[798] = 40'h0000000000;
    vertex_mem[799] = 40'h0000000000;
    vertex_mem[800] = 40'h0000000000;
    vertex_mem[801] = 40'h0000000000;
    vertex_mem[802] = 40'h0000000000;
    vertex_mem[803] = 40'h0000000000;
    vertex_mem[804] = 40'h0000000000;
    vertex_mem[805] = 40'h0000000000;
    vertex_mem[806] = 40'h0000000000;
    vertex_mem[807] = 40'h0000000000;
    vertex_mem[808] = 40'h0000000000;
    vertex_mem[809] = 40'h0000000000;
    vertex_mem[810] = 40'h0000000000;
    vertex_mem[811] = 40'h0000000000;
    vertex_mem[812] = 40'h0000000000;
    vertex_mem[813] = 40'h0000000000;
    vertex_mem[814] = 40'h0000000000;
    vertex_mem[815] = 40'h0000000000;
    vertex_mem[816] = 40'h0000000000;
    vertex_mem[817] = 40'h0000000000;
    vertex_mem[818] = 40'h0000000000;
    vertex_mem[819] = 40'h0000000000;
    vertex_mem[820] = 40'h0000000000;
    vertex_mem[821] = 40'h0000000000;
    vertex_mem[822] = 40'h0000000000;
    vertex_mem[823] = 40'h0000000000;
    vertex_mem[824] = 40'h0000000000;
    vertex_mem[825] = 40'h0000000000;
    vertex_mem[826] = 40'h0000000000;
    vertex_mem[827] = 40'h0000000000;
    vertex_mem[828] = 40'h0000000000;
    vertex_mem[829] = 40'h0000000000;
    vertex_mem[830] = 40'h0000000000;
    vertex_mem[831] = 40'h0000000000;
    vertex_mem[832] = 40'h0000000000;
    vertex_mem[833] = 40'h0000000000;
    vertex_mem[834] = 40'h0000000000;
    vertex_mem[835] = 40'h0000000000;
    vertex_mem[836] = 40'h0000000000;
    vertex_mem[837] = 40'h0000000000;
    vertex_mem[838] = 40'h0000000000;
    vertex_mem[839] = 40'h0000000000;
    vertex_mem[840] = 40'h0000000000;
    vertex_mem[841] = 40'h0000000000;
    vertex_mem[842] = 40'h0000000000;
    vertex_mem[843] = 40'h0000000000;
    vertex_mem[844] = 40'h0000000000;
    vertex_mem[845] = 40'h0000000000;
    vertex_mem[846] = 40'h0000000000;
    vertex_mem[847] = 40'h0000000000;
    vertex_mem[848] = 40'h0000000000;
    vertex_mem[849] = 40'h0000000000;
    vertex_mem[850] = 40'h0000000000;
    vertex_mem[851] = 40'h0000000000;
    vertex_mem[852] = 40'h0000000000;
    vertex_mem[853] = 40'h0000000000;
    vertex_mem[854] = 40'h0000000000;
    vertex_mem[855] = 40'h0000000000;
    vertex_mem[856] = 40'h0000000000;
    vertex_mem[857] = 40'h0000000000;
    vertex_mem[858] = 40'h0000000000;
    vertex_mem[859] = 40'h0000000000;
    vertex_mem[860] = 40'h0000000000;
    vertex_mem[861] = 40'h0000000000;
    vertex_mem[862] = 40'h0000000000;
    vertex_mem[863] = 40'h0000000000;
    vertex_mem[864] = 40'h0000000000;
    vertex_mem[865] = 40'h0000000000;
    vertex_mem[866] = 40'h0000000000;
    vertex_mem[867] = 40'h0000000000;
    vertex_mem[868] = 40'h0000000000;
    vertex_mem[869] = 40'h0000000000;
    vertex_mem[870] = 40'h0000000000;
    vertex_mem[871] = 40'h0000000000;
    vertex_mem[872] = 40'h0000000000;
    vertex_mem[873] = 40'h0000000000;
    vertex_mem[874] = 40'h0000000000;
    vertex_mem[875] = 40'h0000000000;
    vertex_mem[876] = 40'h0000000000;
    vertex_mem[877] = 40'h0000000000;
    vertex_mem[878] = 40'h0000000000;
    vertex_mem[879] = 40'h0000000000;
    vertex_mem[880] = 40'h0000000000;
    vertex_mem[881] = 40'h0000000000;
    vertex_mem[882] = 40'h0000000000;
    vertex_mem[883] = 40'h0000000000;
    vertex_mem[884] = 40'h0000000000;
    vertex_mem[885] = 40'h0000000000;
    vertex_mem[886] = 40'h0000000000;
    vertex_mem[887] = 40'h0000000000;
    vertex_mem[888] = 40'h0000000000;
    vertex_mem[889] = 40'h0000000000;
    vertex_mem[890] = 40'h0000000000;
    vertex_mem[891] = 40'h0000000000;
    vertex_mem[892] = 40'h0000000000;
    vertex_mem[893] = 40'h0000000000;
    vertex_mem[894] = 40'h0000000000;
    vertex_mem[895] = 40'h0000000000;
    vertex_mem[896] = 40'h0000000000;
    vertex_mem[897] = 40'h0000000000;
    vertex_mem[898] = 40'h0000000000;
    vertex_mem[899] = 40'h0000000000;
    vertex_mem[900] = 40'h0000000000;
    vertex_mem[901] = 40'h0000000000;
    vertex_mem[902] = 40'h0000000000;
    vertex_mem[903] = 40'h0000000000;
    vertex_mem[904] = 40'h0000000000;
    vertex_mem[905] = 40'h0000000000;
    vertex_mem[906] = 40'h0000000000;
    vertex_mem[907] = 40'h0000000000;
    vertex_mem[908] = 40'h0000000000;
    vertex_mem[909] = 40'h0000000000;
    vertex_mem[910] = 40'h0000000000;
    vertex_mem[911] = 40'h0000000000;
    vertex_mem[912] = 40'h0000000000;
    vertex_mem[913] = 40'h0000000000;
    vertex_mem[914] = 40'h0000000000;
    vertex_mem[915] = 40'h0000000000;
    vertex_mem[916] = 40'h0000000000;
    vertex_mem[917] = 40'h0000000000;
    vertex_mem[918] = 40'h0000000000;
    vertex_mem[919] = 40'h0000000000;
    vertex_mem[920] = 40'h0000000000;
    vertex_mem[921] = 40'h0000000000;
    vertex_mem[922] = 40'h0000000000;
    vertex_mem[923] = 40'h0000000000;
    vertex_mem[924] = 40'h0000000000;
    vertex_mem[925] = 40'h0000000000;
    vertex_mem[926] = 40'h0000000000;
    vertex_mem[927] = 40'h0000000000;
    vertex_mem[928] = 40'h0000000000;
    vertex_mem[929] = 40'h0000000000;
    vertex_mem[930] = 40'h0000000000;
    vertex_mem[931] = 40'h0000000000;
    vertex_mem[932] = 40'h0000000000;
    vertex_mem[933] = 40'h0000000000;
    vertex_mem[934] = 40'h0000000000;
    vertex_mem[935] = 40'h0000000000;
    vertex_mem[936] = 40'h0000000000;
    vertex_mem[937] = 40'h0000000000;
    vertex_mem[938] = 40'h0000000000;
    vertex_mem[939] = 40'h0000000000;
    vertex_mem[940] = 40'h0000000000;
    vertex_mem[941] = 40'h0000000000;
    vertex_mem[942] = 40'h0000000000;
    vertex_mem[943] = 40'h0000000000;
    vertex_mem[944] = 40'h0000000000;
    vertex_mem[945] = 40'h0000000000;
    vertex_mem[946] = 40'h0000000000;
    vertex_mem[947] = 40'h0000000000;
    vertex_mem[948] = 40'h0000000000;
    vertex_mem[949] = 40'h0000000000;
    vertex_mem[950] = 40'h0000000000;
    vertex_mem[951] = 40'h0000000000;
    vertex_mem[952] = 40'h0000000000;
    vertex_mem[953] = 40'h0000000000;
    vertex_mem[954] = 40'h0000000000;
    vertex_mem[955] = 40'h0000000000;
    vertex_mem[956] = 40'h0000000000;
    vertex_mem[957] = 40'h0000000000;
    vertex_mem[958] = 40'h0000000000;
    vertex_mem[959] = 40'h0000000000;
    vertex_mem[960] = 40'h0000000000;
    vertex_mem[961] = 40'h0000000000;
    vertex_mem[962] = 40'h0000000000;
    vertex_mem[963] = 40'h0000000000;
    vertex_mem[964] = 40'h0000000000;
    vertex_mem[965] = 40'h0000000000;
    vertex_mem[966] = 40'h0000000000;
    vertex_mem[967] = 40'h0000000000;
    vertex_mem[968] = 40'h0000000000;
    vertex_mem[969] = 40'h0000000000;
    vertex_mem[970] = 40'h0000000000;
    vertex_mem[971] = 40'h0000000000;
    vertex_mem[972] = 40'h0000000000;
    vertex_mem[973] = 40'h0000000000;
    vertex_mem[974] = 40'h0000000000;
    vertex_mem[975] = 40'h0000000000;
    vertex_mem[976] = 40'h0000000000;
    vertex_mem[977] = 40'h0000000000;
    vertex_mem[978] = 40'h0000000000;
    vertex_mem[979] = 40'h0000000000;
    vertex_mem[980] = 40'h0000000000;
    vertex_mem[981] = 40'h0000000000;
    vertex_mem[982] = 40'h0000000000;
    vertex_mem[983] = 40'h0000000000;
    vertex_mem[984] = 40'h0000000000;
    vertex_mem[985] = 40'h0000000000;
    vertex_mem[986] = 40'h0000000000;
    vertex_mem[987] = 40'h0000000000;
    vertex_mem[988] = 40'h0000000000;
    vertex_mem[989] = 40'h0000000000;
    vertex_mem[990] = 40'h0000000000;
    vertex_mem[991] = 40'h0000000000;
    vertex_mem[992] = 40'h0000000000;
    vertex_mem[993] = 40'h0000000000;
    vertex_mem[994] = 40'h0000000000;
    vertex_mem[995] = 40'h0000000000;
    vertex_mem[996] = 40'h0000000000;
    vertex_mem[997] = 40'h0000000000;
    vertex_mem[998] = 40'h0000000000;
    vertex_mem[999] = 40'h0000000000;
    vertex_mem[1000] = 40'h0000000000;
    vertex_mem[1001] = 40'h0000000000;
    vertex_mem[1002] = 40'h0000000000;
    vertex_mem[1003] = 40'h0000000000;
    vertex_mem[1004] = 40'h0000000000;
    vertex_mem[1005] = 40'h0000000000;
    vertex_mem[1006] = 40'h0000000000;
    vertex_mem[1007] = 40'h0000000000;
    vertex_mem[1008] = 40'h0000000000;
    vertex_mem[1009] = 40'h0000000000;
    vertex_mem[1010] = 40'h0000000000;
    vertex_mem[1011] = 40'h0000000000;
    vertex_mem[1012] = 40'h0000000000;
    vertex_mem[1013] = 40'h0000000000;
    vertex_mem[1014] = 40'h0000000000;
    vertex_mem[1015] = 40'h0000000000;
    vertex_mem[1016] = 40'h0000000000;
    vertex_mem[1017] = 40'h0000000000;
    vertex_mem[1018] = 40'h0000000000;
    vertex_mem[1019] = 40'h0000000000;
    vertex_mem[1020] = 40'h0000000000;
    vertex_mem[1021] = 40'h0000000000;
    vertex_mem[1022] = 40'h0000000000;
    vertex_mem[1023] = 40'h0000000000;
  end
  always @(posedge clk) begin
    if (vertex_mem_w_en)
      vertex_mem[vertex_mem_w_addr] <= vertex_mem_w_data;
  end
  reg [39:0] _0_;
  always @(posedge clk) begin
    _0_ <= vertex_mem[vertex_mem_r_addr];
  end
  assign vertex_mem_r_data = _0_;
  assign \$101  = edge_counter + (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:362" *) 1'h1;
  assign \$103  = ~ (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *) load_mode;
  assign \$105  = start & (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *) \$103 ;
  assign \$107  = \check1_violation$4  | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *) \check2_violation$5 ;
  assign \$109  = edge_counter >= (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *) num_vertices;
  assign \$111  = ~ (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *) load_mode;
  assign \$113  = start & (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *) \$111 ;
  assign \$116  = cycle_counter + (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:291" *) 1'h1;
  assign \$119  = cycle_counter + (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:304" *) 1'h1;
  assign \$122  = cycle_counter + (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:336" *) 1'h1;
  assign \$124  = \check1_violation$4  | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *) \check2_violation$5 ;
  assign \$126  = ~ (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *) load_mode;
  assign \$128  = start & (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *) \$126 ;
  assign \$131  = start_vertex + (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:270" *) 1'h1;
  assign \$134  = start_vertex + (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:270" *) 1'h1;
  assign \$136  = \$134  < (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:270" *) num_vertices;
  assign \$133  = \$136  ? (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:270" *) \$131  : 11'h000;
  assign \$139  = ~ (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *) load_mode;
  assign \$141  = start & (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *) \$139 ;
  assign \$143  = \check1_violation$4  | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *) \check2_violation$5 ;
  assign \$145  = edge_counter >= (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *) num_vertices;
  assign \$147  = ~ (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *) load_mode;
  assign \$149  = start & (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *) \$147 ;
  assign \$151  = ~ (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *) load_mode;
  assign \$153  = start & (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *) \$151 ;
  assign \$155  = ~ (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *) load_mode;
  assign \$157  = start & (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *) \$155 ;
  assign \$159  = ~ (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *) load_mode;
  assign \$161  = start & (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *) \$159 ;
  assign \$163  = ~ (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *) load_mode;
  assign \$165  = start & (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *) \$163 ;
  assign \$167  = \check1_violation$4  | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *) \check2_violation$5 ;
  assign \$169  = edge_counter >= (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *) num_vertices;
  assign \$171  = \check1_violation$4  | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *) \check2_violation$5 ;
  assign \$173  = edge_counter >= (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *) num_vertices;
  assign \$175  = \check1_violation$4  | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *) \check2_violation$5 ;
  assign \$177  = edge_counter >= (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *) num_vertices;
  assign \$179  = \check1_violation$4  | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *) \check2_violation$5 ;
  assign \$181  = edge_counter >= (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *) num_vertices;
  assign \$183  = \check1_violation$4  | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *) \check2_violation$5 ;
  assign \$185  = edge_counter >= (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *) num_vertices;
  assign \$188  = rect_x_reg + (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:306" *) rect_width_reg;
  assign \$191  = rect_y_reg + (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:307" *) rect_height_reg;
  assign \$194  = rect_x_reg + (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:309" *) 1'h1;
  assign \$197  = rect_x_reg + (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:310" *) rect_width_reg;
  assign \$199  = \$197  - (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:310" *) 1'h1;
  assign \$202  = rect_y_reg + (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:311" *) 1'h1;
  assign \$205  = rect_y_reg + (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:312" *) rect_height_reg;
  assign \$207  = \$205  - (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:312" *) 1'h1;
  assign \$210  = rect_x_reg + (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:316" *) rect_width_reg;
  assign \$213  = rect_x_reg + (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:318" *) rect_width_reg;
  assign \$216  = rect_y_reg + (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:319" *) rect_height_reg;
  assign \$219  = rect_y_reg + (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:321" *) rect_height_reg;
  assign \$222  = edge_p1_y < (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:324" *) mem_data_y;
  assign \$221  = \$222  ? (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:324" *) edge_p1_y : mem_data_y;
  assign \$225  = \check1_violation$4  | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *) \check2_violation$5 ;
  assign \$227  = edge_counter >= (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *) num_vertices;
  assign \$230  = edge_p1_y < (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:376" *) edge_p2_y;
  assign \$229  = \$230  ? (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:376" *) edge_p1_y : edge_p2_y;
  assign \$234  = edge_p1_y > (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:325" *) mem_data_y;
  assign \$233  = \$234  ? (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:325" *) edge_p1_y : mem_data_y;
  assign \$237  = \check1_violation$4  | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *) \check2_violation$5 ;
  assign \$239  = edge_counter >= (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *) num_vertices;
  assign \$242  = edge_p1_y > (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:377" *) edge_p2_y;
  assign \$241  = \$242  ? (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:377" *) edge_p1_y : edge_p2_y;
  assign \$246  = edge_p1_x < (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:326" *) mem_data_x;
  assign \$245  = \$246  ? (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:326" *) edge_p1_x : mem_data_x;
  assign \$249  = \check1_violation$4  | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *) \check2_violation$5 ;
  assign \$251  = edge_counter >= (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *) num_vertices;
  assign \$254  = edge_p1_x < (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:378" *) edge_p2_x;
  assign \$253  = \$254  ? (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:378" *) edge_p1_x : edge_p2_x;
  assign \$258  = edge_p1_x > (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:327" *) mem_data_x;
  assign \$25  = on_boundary_0 | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:225" *) crossings_0[0];
  assign \$257  = \$258  ? (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:327" *) edge_p1_x : mem_data_x;
  assign \$261  = \check1_violation$4  | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *) \check2_violation$5 ;
  assign \$263  = edge_counter >= (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *) num_vertices;
  assign \$266  = edge_p1_x > (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:379" *) edge_p2_x;
  assign \$265  = \$266  ? (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:379" *) edge_p1_x : edge_p2_x;
  assign \$269  = \check1_violation$4  | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *) \check2_violation$5 ;
  assign \$272  = num_vertices + (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:345" *) current_vertex;
  assign \$274  = \$272  - (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:345" *) 2'h2;
  assign \$277  = current_vertex - (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:346" *) 2'h2;
  assign \$276  = + (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:346" *) \$277 ;
  assign \$27  = on_boundary_1 | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:226" *) crossings_1[0];
  assign \$281  = current_vertex < (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:344" *) 2'h2;
  assign \$280  = \$281  ? (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:344" *) \$274  : \$276 ;
  assign \$285  = cycle_counter + (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:406" *) 1'h1;
  always @(posedge clk)
    crossings_0 <= \crossings_0$next ;
  always @(posedge clk)
    on_boundary_0 <= \on_boundary_0$next ;
  always @(posedge clk)
    crossings_1 <= \crossings_1$next ;
  always @(posedge clk)
    on_boundary_1 <= \on_boundary_1$next ;
  always @(posedge clk)
    crossings_2 <= \crossings_2$next ;
  always @(posedge clk)
    on_boundary_2 <= \on_boundary_2$next ;
  always @(posedge clk)
    crossings_3 <= \crossings_3$next ;
  always @(posedge clk)
    on_boundary_3 <= \on_boundary_3$next ;
  always @(posedge clk)
    check1_failed <= \check1_failed$next ;
  always @(posedge clk)
    check2_failed <= \check2_failed$next ;
  always @(posedge clk)
    done <= \done$next ;
  always @(posedge clk)
    check1_fail <= \check1_fail$next ;
  always @(posedge clk)
    check2_fail <= \check2_fail$next ;
  assign \$2  = load_wr & (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:121" *) load_mode;
  assign \$29  = \$25  & (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:225" *) \$27 ;
  always @(posedge clk)
    check3_fail <= \check3_fail$next ;
  always @(posedge clk)
    is_valid <= \is_valid$next ;
  always @(posedge clk)
    edge_counter <= \edge_counter$next ;
  always @(posedge clk)
    current_vertex <= \current_vertex$next ;
  always @(posedge clk)
    cycle_counter <= \cycle_counter$next ;
  always @(posedge clk)
    fail_edge_index <= \fail_edge_index$next ;
  always @(posedge clk)
    next_vertex_reg <= \next_vertex_reg$next ;
  always @(posedge clk)
    rect_x_reg <= \rect_x_reg$next ;
  always @(posedge clk)
    rect_y_reg <= \rect_y_reg$next ;
  always @(posedge clk)
    rect_width_reg <= \rect_width_reg$next ;
  always @(posedge clk)
    rect_height_reg <= \rect_height_reg$next ;
  always @(posedge clk)
    fsm_state <= \fsm_state$next ;
  always @(posedge clk)
    edge_p1_x <= \edge_p1_x$next ;
  always @(posedge clk)
    edge_p1_y <= \edge_p1_y$next ;
  always @(posedge clk)
    edge_p2_x <= \edge_p2_x$next ;
  always @(posedge clk)
    edge_p2_y <= \edge_p2_y$next ;
  always @(posedge clk)
    rect_x2_reg <= \rect_x2_reg$next ;
  always @(posedge clk)
    rect_y2_reg <= \rect_y2_reg$next ;
  always @(posedge clk)
    shrunk_x1_reg <= \shrunk_x1_reg$next ;
  always @(posedge clk)
    shrunk_x2_reg <= \shrunk_x2_reg$next ;
  assign \$31  = on_boundary_2 | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:227" *) crossings_2[0];
  always @(posedge clk)
    shrunk_y1_reg <= \shrunk_y1_reg$next ;
  always @(posedge clk)
    shrunk_y2_reg <= \shrunk_y2_reg$next ;
  always @(posedge clk)
    \$signal  <= \$signal$next ;
  always @(posedge clk)
    \$signal$6  <= \$signal$6$next ;
  always @(posedge clk)
    \$signal$11  <= \$signal$11$next ;
  always @(posedge clk)
    \$signal$12  <= \$signal$12$next ;
  always @(posedge clk)
    \$signal$17  <= \$signal$17$next ;
  always @(posedge clk)
    \$signal$18  <= \$signal$18$next ;
  always @(posedge clk)
    \$signal$23  <= \$signal$23$next ;
  always @(posedge clk)
    \$signal$24  <= \$signal$24$next ;
  always @(posedge clk)
    edge_ymin_reg <= \edge_ymin_reg$next ;
  always @(posedge clk)
    edge_ymax_reg <= \edge_ymax_reg$next ;
  always @(posedge clk)
    edge_xmin_reg <= \edge_xmin_reg$next ;
  always @(posedge clk)
    edge_xmax_reg <= \edge_xmax_reg$next ;
  always @(posedge clk)
    validation_cycles <= \validation_cycles$next ;
  assign \$33  = \$29  & (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:225" *) \$31 ;
  assign \$35  = on_boundary_3 | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:228" *) crossings_3[0];
  assign \$37  = \$33  & (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:225" *) \$35 ;
  assign \$40  = current_vertex + (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:239" *) 1'h1;
  assign \$43  = current_vertex + (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:239" *) 1'h1;
  assign \$45  = \$43  < (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:239" *) num_vertices;
  assign \$42  = \$45  ? (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:239" *) \$40  : 11'h000;
  assign \$48  = ~ (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *) load_mode;
  assign \$50  = start & (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *) \$48 ;
  assign \$52  = \check1_violation$4  | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *) \check2_violation$5 ;
  assign \$54  = edge_counter >= (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *) num_vertices;
  assign \$56  = \check1_violation$4  | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *) \check2_violation$5 ;
  assign \$59  = crossings_0 + (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:358" *) 1'h1;
  assign \$61  = \check1_violation$4  | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *) \check2_violation$5 ;
  assign \$63  = \check1_violation$4  | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *) \check2_violation$5 ;
  assign \$66  = crossings_1 + (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:358" *) 1'h1;
  assign \$68  = \check1_violation$4  | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *) \check2_violation$5 ;
  assign \$70  = \check1_violation$4  | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *) \check2_violation$5 ;
  assign \$73  = crossings_2 + (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:358" *) 1'h1;
  assign \$75  = \check1_violation$4  | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *) \check2_violation$5 ;
  assign \$77  = \check1_violation$4  | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *) \check2_violation$5 ;
  assign \$80  = crossings_3 + (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:358" *) 1'h1;
  assign \$82  = \check1_violation$4  | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *) \check2_violation$5 ;
  assign \$84  = \check1_violation$4  | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *) \check2_violation$5 ;
  assign \$86  = \check1_violation$4  | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *) \check2_violation$5 ;
  assign \$88  = check1_failed | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:389" *) check2_failed;
  assign \$90  = check1_failed | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:389" *) check2_failed;
  assign \$92  = check1_failed | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:389" *) check2_failed;
  assign \$94  = ~ (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:401" *) all_corners_valid;
  assign \$96  = check1_failed | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:389" *) check2_failed;
  assign \$98  = \check1_violation$4  | (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *) \check2_violation$5 ;
  check1 check1 (
    .edge_p1_x(check1_edge_p1_x),
    .edge_p1_y(check1_edge_p1_y),
    .rect_x(check1_rect_x),
    .rect_x2(check1_rect_x2),
    .rect_y(check1_rect_y),
    .rect_y2(check1_rect_y2),
    .violation(check1_violation)
  );
  check2 check2 (
    .edge_p1_x(check2_edge_p1_x),
    .edge_p1_y(check2_edge_p1_y),
    .edge_p2_x(check2_edge_p2_x),
    .edge_p2_y(check2_edge_p2_y),
    .shrunk_x1(check2_shrunk_x1),
    .shrunk_x2(check2_shrunk_x2),
    .shrunk_y1(check2_shrunk_y1),
    .shrunk_y2(check2_shrunk_y2),
    .violation(check2_violation)
  );
  cv_0 cv_0 (
    .boundary_set(cv_0_boundary_set),
    .corner_x(cv_0_corner_x),
    .corner_y(cv_0_corner_y),
    .crossing_inc(cv_0_crossing_inc),
    .edge_p1_x(cv_0_edge_p1_x),
    .edge_p1_y(cv_0_edge_p1_y),
    .edge_p2_x(cv_0_edge_p2_x),
    .edge_p2_y(cv_0_edge_p2_y),
    .on_boundary(cv_0_on_boundary)
  );
  cv_1 cv_1 (
    .boundary_set(cv_1_boundary_set),
    .corner_x(cv_1_corner_x),
    .corner_y(cv_1_corner_y),
    .crossing_inc(cv_1_crossing_inc),
    .edge_p1_x(cv_1_edge_p1_x),
    .edge_p1_y(cv_1_edge_p1_y),
    .edge_p2_x(cv_1_edge_p2_x),
    .edge_p2_y(cv_1_edge_p2_y),
    .on_boundary(cv_1_on_boundary)
  );
  cv_2 cv_2 (
    .boundary_set(cv_2_boundary_set),
    .corner_x(cv_2_corner_x),
    .corner_y(cv_2_corner_y),
    .crossing_inc(cv_2_crossing_inc),
    .edge_p1_x(cv_2_edge_p1_x),
    .edge_p1_y(cv_2_edge_p1_y),
    .edge_p2_x(cv_2_edge_p2_x),
    .edge_p2_y(cv_2_edge_p2_y),
    .on_boundary(cv_2_on_boundary)
  );
  cv_3 cv_3 (
    .boundary_set(cv_3_boundary_set),
    .corner_x(cv_3_corner_x),
    .corner_y(cv_3_corner_y),
    .crossing_inc(cv_3_crossing_inc),
    .edge_p1_x(cv_3_edge_p1_x),
    .edge_p1_y(cv_3_edge_p1_y),
    .edge_p2_x(cv_3_edge_p2_x),
    .edge_p2_y(cv_3_edge_p2_y),
    .on_boundary(cv_3_on_boundary)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \rect_y_reg$next  = rect_y_reg;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
          casez (\$153 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" */
            1'h1:
                \rect_y_reg$next  = rect_y;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \rect_y_reg$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \rect_width_reg$next  = rect_width_reg;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
          casez (\$157 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" */
            1'h1:
                \rect_width_reg$next  = rect_width;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \rect_width_reg$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \rect_height_reg$next  = rect_height_reg;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
          casez (\$161 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" */
            1'h1:
                \rect_height_reg$next  = rect_height;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \rect_height_reg$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \fsm_state$next  = fsm_state;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
          casez (\$165 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" */
            1'h1:
                \fsm_state$next  = 3'h1;
          endcase
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          \fsm_state$next  = 3'h2;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          \fsm_state$next  = 3'h3;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
          casez (\$167 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" */
            1'h1:
                \fsm_state$next  = 3'h4;
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:354" */
            default:
                (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *)
                casez (\$169 )
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" */
                  1'h1:
                      \fsm_state$next  = 3'h4;
                endcase
          endcase
      /* \amaranth.decoding  = "FINALIZE/4" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:383" */
      3'h4:
          \fsm_state$next  = 3'h0;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \fsm_state$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \edge_p1_x$next  = edge_p1_x;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          \edge_p1_x$next  = mem_data_x;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
          casez (\$171 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:354" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *)
                casez (\$173 )
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:366" */
                  default:
                      \edge_p1_x$next  = edge_p2_x;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \edge_p1_x$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \edge_p1_y$next  = edge_p1_y;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          \edge_p1_y$next  = mem_data_y;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
          casez (\$175 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:354" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *)
                casez (\$177 )
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:366" */
                  default:
                      \edge_p1_y$next  = edge_p2_y;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \edge_p1_y$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \edge_p2_x$next  = edge_p2_x;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          \edge_p2_x$next  = mem_data_x;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
          casez (\$179 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:354" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *)
                casez (\$181 )
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:366" */
                  default:
                      \edge_p2_x$next  = mem_data_x;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \edge_p2_x$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \edge_p2_y$next  = edge_p2_y;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          \edge_p2_y$next  = mem_data_y;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
          casez (\$183 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:354" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *)
                casez (\$185 )
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:366" */
                  default:
                      \edge_p2_y$next  = mem_data_y;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \edge_p2_y$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \rect_x2_reg$next  = rect_x2_reg;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          \rect_x2_reg$next  = \$188 [19:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \rect_x2_reg$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \rect_y2_reg$next  = rect_y2_reg;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          \rect_y2_reg$next  = \$191 [19:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \rect_y2_reg$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \shrunk_x1_reg$next  = shrunk_x1_reg;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          \shrunk_x1_reg$next  = \$194 [19:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \shrunk_x1_reg$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \shrunk_x2_reg$next  = shrunk_x2_reg;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          \shrunk_x2_reg$next  = \$199 [19:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \shrunk_x2_reg$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \shrunk_y1_reg$next  = shrunk_y1_reg;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          \shrunk_y1_reg$next  = \$202 [19:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \shrunk_y1_reg$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \shrunk_y2_reg$next  = shrunk_y2_reg;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          \shrunk_y2_reg$next  = \$207 [19:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \shrunk_y2_reg$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \$signal$next  = \$signal ;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          \$signal$next  = rect_x_reg;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \$signal$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \$signal$6$next  = \$signal$6 ;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          \$signal$6$next  = rect_y_reg;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \$signal$6$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \$signal$11$next  = \$signal$11 ;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          \$signal$11$next  = \$210 [19:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \$signal$11$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \$signal$12$next  = \$signal$12 ;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          \$signal$12$next  = rect_y_reg;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \$signal$12$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \$signal$17$next  = \$signal$17 ;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          \$signal$17$next  = \$213 [19:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \$signal$17$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \$signal$18$next  = \$signal$18 ;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          \$signal$18$next  = \$216 [19:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \$signal$18$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \$signal$23$next  = \$signal$23 ;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          \$signal$23$next  = rect_x_reg;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \$signal$23$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \$signal$24$next  = \$signal$24 ;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          \$signal$24$next  = \$219 [19:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \$signal$24$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \edge_ymin_reg$next  = edge_ymin_reg;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          \edge_ymin_reg$next  = \$221 ;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
          casez (\$225 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:354" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *)
                casez (\$227 )
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:366" */
                  default:
                      \edge_ymin_reg$next  = \$229 ;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \edge_ymin_reg$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \edge_ymax_reg$next  = edge_ymax_reg;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          \edge_ymax_reg$next  = \$233 ;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
          casez (\$237 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:354" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *)
                casez (\$239 )
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:366" */
                  default:
                      \edge_ymax_reg$next  = \$241 ;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \edge_ymax_reg$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \edge_xmin_reg$next  = edge_xmin_reg;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          \edge_xmin_reg$next  = \$245 ;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
          casez (\$249 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:354" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *)
                casez (\$251 )
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:366" */
                  default:
                      \edge_xmin_reg$next  = \$253 ;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \edge_xmin_reg$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \edge_xmax_reg$next  = edge_xmax_reg;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          \edge_xmax_reg$next  = \$257 ;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
          casez (\$261 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:354" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *)
                casez (\$263 )
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:366" */
                  default:
                      \edge_xmax_reg$next  = \$265 ;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \edge_xmax_reg$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    fail_vertex = 10'h000;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
          casez (\$269 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" */
            1'h1:
                fail_vertex = \$280 [9:0];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \validation_cycles$next  = validation_cycles;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "FINALIZE/4" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:383" */
      3'h4:
          \validation_cycles$next  = \$285 [15:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \validation_cycles$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    vertex_mem_r_addr = next_vertex_reg;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
          casez (\$50 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" */
            1'h1:
                vertex_mem_r_addr = start_vertex;
          endcase
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          vertex_mem_r_addr = next_vertex;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          vertex_mem_r_addr = next_vertex;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
          casez (\$52 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:354" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *)
                casez (\$54 )
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:366" */
                  default:
                      vertex_mem_r_addr = next_vertex;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    busy = 1'h0;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          busy = 1'h0;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          busy = 1'h1;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          busy = 1'h1;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          busy = 1'h1;
      /* \amaranth.decoding  = "FINALIZE/4" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:383" */
      3'h4:
          busy = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \crossings_0$next  = crossings_0;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          \crossings_0$next  = 16'h0000;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
          casez (\$56 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:354" */
            default:
                (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:357" *)
                casez (cv_crossing_inc_0)
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:357" */
                  1'h1:
                      \crossings_0$next  = \$59 [15:0];
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \crossings_0$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \on_boundary_0$next  = on_boundary_0;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          \on_boundary_0$next  = 1'h0;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
          casez (\$61 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:354" */
            default:
                (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:359" *)
                casez (cv_boundary_set_0)
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:359" */
                  1'h1:
                      \on_boundary_0$next  = 1'h1;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \on_boundary_0$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \crossings_1$next  = crossings_1;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          \crossings_1$next  = 16'h0000;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
          casez (\$63 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:354" */
            default:
                (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:357" *)
                casez (cv_crossing_inc_1)
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:357" */
                  1'h1:
                      \crossings_1$next  = \$66 [15:0];
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \crossings_1$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \on_boundary_1$next  = on_boundary_1;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          \on_boundary_1$next  = 1'h0;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
          casez (\$68 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:354" */
            default:
                (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:359" *)
                casez (cv_boundary_set_1)
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:359" */
                  1'h1:
                      \on_boundary_1$next  = 1'h1;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \on_boundary_1$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \crossings_2$next  = crossings_2;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          \crossings_2$next  = 16'h0000;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
          casez (\$70 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:354" */
            default:
                (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:357" *)
                casez (cv_crossing_inc_2)
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:357" */
                  1'h1:
                      \crossings_2$next  = \$73 [15:0];
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \crossings_2$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \on_boundary_2$next  = on_boundary_2;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          \on_boundary_2$next  = 1'h0;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
          casez (\$75 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:354" */
            default:
                (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:359" *)
                casez (cv_boundary_set_2)
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:359" */
                  1'h1:
                      \on_boundary_2$next  = 1'h1;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \on_boundary_2$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \crossings_3$next  = crossings_3;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          \crossings_3$next  = 16'h0000;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
          casez (\$77 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:354" */
            default:
                (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:357" *)
                casez (cv_crossing_inc_3)
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:357" */
                  1'h1:
                      \crossings_3$next  = \$80 [15:0];
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \crossings_3$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \on_boundary_3$next  = on_boundary_3;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          \on_boundary_3$next  = 1'h0;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
          casez (\$82 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:354" */
            default:
                (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:359" *)
                casez (cv_boundary_set_3)
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:359" */
                  1'h1:
                      \on_boundary_3$next  = 1'h1;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \on_boundary_3$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \check1_failed$next  = check1_failed;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          \check1_failed$next  = 1'h0;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
          casez (\$84 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" */
            1'h1:
                \check1_failed$next  = \check1_violation$4 ;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \check1_failed$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \check2_failed$next  = check2_failed;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          \check2_failed$next  = 1'h0;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
          casez (\$86 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" */
            1'h1:
                \check2_failed$next  = \check2_violation$5 ;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \check2_failed$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \done$next  = done;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          \done$next  = 1'h0;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "FINALIZE/4" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:383" */
      3'h4:
          \done$next  = 1'h1;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \done$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \check1_fail$next  = check1_fail;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          \check1_fail$next  = 1'h0;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "FINALIZE/4" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:383" */
      3'h4:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:389" *)
          casez (\$88 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:389" */
            1'h1:
                \check1_fail$next  = check1_failed;
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:396" */
            default:
                \check1_fail$next  = 1'h0;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \check1_fail$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \check2_fail$next  = check2_fail;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          \check2_fail$next  = 1'h0;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "FINALIZE/4" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:383" */
      3'h4:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:389" *)
          casez (\$90 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:389" */
            1'h1:
                \check2_fail$next  = check2_failed;
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:396" */
            default:
                \check2_fail$next  = 1'h0;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \check2_fail$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \check3_fail$next  = check3_fail;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          \check3_fail$next  = 1'h0;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "FINALIZE/4" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:383" */
      3'h4:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:389" *)
          casez (\$92 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:389" */
            1'h1:
                \check3_fail$next  = 1'h0;
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:396" */
            default:
                \check3_fail$next  = \$94 ;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \check3_fail$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \is_valid$next  = is_valid;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          \is_valid$next  = 1'h0;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "FINALIZE/4" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:383" */
      3'h4:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:389" *)
          casez (\$96 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:389" */
            1'h1:
                \is_valid$next  = 1'h0;
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:396" */
            default:
                \is_valid$next  = all_corners_valid;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \is_valid$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \edge_counter$next  = edge_counter;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          \edge_counter$next  = 11'h000;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          \edge_counter$next  = 11'h000;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
          casez (\$98 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:354" */
            default:
                \edge_counter$next  = \$101 [10:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \edge_counter$next  = 11'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \current_vertex$next  = current_vertex;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
        begin
          \current_vertex$next  = 10'h000;
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
          casez (\$105 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" */
            1'h1:
                \current_vertex$next  = start_vertex;
          endcase
        end
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          \current_vertex$next  = next_vertex;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          \current_vertex$next  = next_vertex;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
          casez (\$107 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:354" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *)
                casez (\$109 )
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:366" */
                  default:
                      \current_vertex$next  = next_vertex;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \current_vertex$next  = 10'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \cycle_counter$next  = cycle_counter;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
        begin
          \cycle_counter$next  = 16'h0000;
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
          casez (\$113 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" */
            1'h1:
                \cycle_counter$next  = 16'h0001;
          endcase
        end
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          \cycle_counter$next  = \$116 [15:0];
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          \cycle_counter$next  = \$119 [15:0];
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          \cycle_counter$next  = \$122 [15:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \cycle_counter$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \fail_edge_index$next  = fail_edge_index;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          \fail_edge_index$next  = 10'h000;
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
          casez (\$124 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" */
            1'h1:
                \fail_edge_index$next  = fail_vertex;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \fail_edge_index$next  = 10'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    next_v = 10'h000;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
          casez (\$128 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" */
            1'h1:
                next_v = \$133 [9:0];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \next_vertex_reg$next  = next_vertex_reg;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
          casez (\$141 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" */
            1'h1:
                \next_vertex_reg$next  = next_v;
          endcase
      /* \amaranth.decoding  = "INIT_FETCH_V1/1" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:284" */
      3'h1:
          \next_vertex_reg$next  = next_vertex;
      /* \amaranth.decoding  = "INIT_FETCH_V2/2" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:296" */
      3'h2:
          \next_vertex_reg$next  = next_vertex;
      /* \amaranth.decoding  = "PROCESS_PIPELINE/3" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:332" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" *)
          casez (\$143 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:338" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:354" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" *)
                casez (\$145 )
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:364" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:366" */
                  default:
                      \next_vertex_reg$next  = next_vertex;
                endcase
          endcase
      /* \amaranth.decoding  = "FINALIZE/4" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:383" */
      3'h4:
          \next_vertex_reg$next  = 10'h000;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \next_vertex_reg$next  = 10'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \rect_x_reg$next  = rect_x_reg;
    (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:245" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:246" */
      3'h0:
          (* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" *)
          casez (\$149 )
            /* src = "/home/victor/advent/day9/rtl/validate_rectangle.py:266" */
            1'h1:
                \rect_x_reg$next  = rect_x;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \rect_x_reg$next  = 20'h00000;
    endcase
  end
  assign \$39  = \$42 ;
  assign \$58  = \$59 ;
  assign \$65  = \$66 ;
  assign \$72  = \$73 ;
  assign \$79  = \$80 ;
  assign \$100  = \$101 ;
  assign \$115  = \$116 ;
  assign \$118  = \$119 ;
  assign \$121  = \$122 ;
  assign \$130  = \$133 ;
  assign \$187  = \$188 ;
  assign \$190  = \$191 ;
  assign \$193  = \$194 ;
  assign \$196  = \$199 ;
  assign \$201  = \$202 ;
  assign \$204  = \$207 ;
  assign \$209  = \$210 ;
  assign \$212  = \$213 ;
  assign \$215  = \$216 ;
  assign \$218  = \$219 ;
  assign \$271  = \$280 ;
  assign \$284  = \$285 ;
  assign vertex_mem_r_en = 1'h1;
  assign next_vertex = \$42 [9:0];
  assign debug_edges_processed = edge_counter;
  assign all_corners_valid = \$37 ;
  assign cv_boundary_set_3 = cv_3_boundary_set;
  assign cv_crossing_inc_3 = cv_3_crossing_inc;
  assign cv_3_on_boundary = on_boundary_3;
  assign cv_3_corner_y = \$signal$24 ;
  assign cv_3_corner_x = \$signal$23 ;
  assign \edge_xmax$22  = edge_xmax_reg;
  assign \edge_xmin$21  = edge_xmin_reg;
  assign \edge_ymax$20  = edge_ymax_reg;
  assign \edge_ymin$19  = edge_ymin_reg;
  assign cv_3_edge_p2_y = edge_p2_y;
  assign cv_3_edge_p2_x = edge_p2_x;
  assign cv_3_edge_p1_y = edge_p1_y;
  assign cv_3_edge_p1_x = edge_p1_x;
  assign cv_boundary_set_2 = cv_2_boundary_set;
  assign cv_crossing_inc_2 = cv_2_crossing_inc;
  assign cv_2_on_boundary = on_boundary_2;
  assign cv_2_corner_y = \$signal$18 ;
  assign cv_2_corner_x = \$signal$17 ;
  assign \edge_xmax$16  = edge_xmax_reg;
  assign \edge_xmin$15  = edge_xmin_reg;
  assign \edge_ymax$14  = edge_ymax_reg;
  assign \edge_ymin$13  = edge_ymin_reg;
  assign cv_2_edge_p2_y = edge_p2_y;
  assign cv_2_edge_p2_x = edge_p2_x;
  assign cv_2_edge_p1_y = edge_p1_y;
  assign cv_2_edge_p1_x = edge_p1_x;
  assign cv_boundary_set_1 = cv_1_boundary_set;
  assign cv_crossing_inc_1 = cv_1_crossing_inc;
  assign cv_1_on_boundary = on_boundary_1;
  assign cv_1_corner_y = \$signal$12 ;
  assign cv_1_corner_x = \$signal$11 ;
  assign \edge_xmax$10  = edge_xmax_reg;
  assign \edge_xmin$9  = edge_xmin_reg;
  assign \edge_ymax$8  = edge_ymax_reg;
  assign \edge_ymin$7  = edge_ymin_reg;
  assign cv_1_edge_p2_y = edge_p2_y;
  assign cv_1_edge_p2_x = edge_p2_x;
  assign cv_1_edge_p1_y = edge_p1_y;
  assign cv_1_edge_p1_x = edge_p1_x;
  assign cv_boundary_set_0 = cv_0_boundary_set;
  assign cv_crossing_inc_0 = cv_0_crossing_inc;
  assign cv_0_on_boundary = on_boundary_0;
  assign cv_0_corner_y = \$signal$6 ;
  assign cv_0_corner_x = \$signal ;
  assign edge_xmax = edge_xmax_reg;
  assign edge_xmin = edge_xmin_reg;
  assign edge_ymax = edge_ymax_reg;
  assign edge_ymin = edge_ymin_reg;
  assign cv_0_edge_p2_y = edge_p2_y;
  assign cv_0_edge_p2_x = edge_p2_x;
  assign cv_0_edge_p1_y = edge_p1_y;
  assign cv_0_edge_p1_x = edge_p1_x;
  assign \check2_violation$5  = check2_violation;
  assign check2_shrunk_y2 = shrunk_y2_reg;
  assign check2_shrunk_y1 = shrunk_y1_reg;
  assign check2_shrunk_x2 = shrunk_x2_reg;
  assign check2_shrunk_x1 = shrunk_x1_reg;
  assign check2_edge_p2_y = edge_p2_y;
  assign check2_edge_p2_x = edge_p2_x;
  assign check2_edge_p1_y = edge_p1_y;
  assign check2_edge_p1_x = edge_p1_x;
  assign \check1_violation$4  = check1_violation;
  assign check1_rect_y2 = rect_y2_reg;
  assign check1_rect_x2 = rect_x2_reg;
  assign check1_rect_y = rect_y_reg;
  assign check1_rect_x = rect_x_reg;
  assign check1_edge_p1_y = edge_p1_y;
  assign check1_edge_p1_x = edge_p1_x;
  assign vertex_mem_w_en = \$2 ;
  assign vertex_mem_w_data = { load_data_y, load_data_x };
  assign vertex_mem_w_addr = load_addr;
  assign mem_data_y = vertex_mem_r_data[39:20];
  assign mem_data_x = vertex_mem_r_data[19:0];
endmodule

(* \amaranth.hierarchy  = "top.wrapper" *)
(* generator = "Amaranth" *)
module wrapper(ascii_out_valid, ascii_out_ready, ascii_in, ascii_in_valid, ascii_in_ready, processing, done, rst, clk, ascii_out);
  reg \$auto$verilog_backend.cc:2083:dump_module$10  = 0;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:220" *)
  wire \$1 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$100 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:469" *)
  wire \$102 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:309" *)
  wire [24:0] \$104 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:309" *)
  wire [23:0] \$105 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:309" *)
  wire [8:0] \$107 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:309" *)
  wire [24:0] \$109 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *)
  wire \$11 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" *)
  wire \$111 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *)
  wire \$113 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *)
  wire \$115 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:367" *)
  wire \$117 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" *)
  wire \$119 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *)
  wire \$121 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *)
  wire \$123 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:367" *)
  wire \$125 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" *)
  wire \$127 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *)
  wire \$129 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *)
  wire \$13 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *)
  wire \$131 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:367" *)
  wire \$133 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:392" *)
  wire [39:0] \$135 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$137 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:432" *)
  wire [40:0] \$139 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:432" *)
  wire [40:0] \$140 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$142 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:433" *)
  wire [7:0] \$144 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:433" *)
  wire [7:0] \$145 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$147 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *)
  wire \$149 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:367" *)
  wire \$15 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *)
  wire \$151 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *)
  wire \$153 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *)
  wire \$155 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *)
  wire \$157 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *)
  wire \$159 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *)
  wire \$161 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *)
  wire \$163 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *)
  wire \$165 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *)
  wire \$167 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *)
  wire \$169 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:239" *)
  wire \$17 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *)
  wire \$171 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *)
  wire \$173 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:469" *)
  wire \$175 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:475" *)
  wire [6:0] \$177 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:475" *)
  wire [6:0] \$178 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$180 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$182 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$183 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$185 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$187 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$189 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:239" *)
  wire \$19 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$190 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$192 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$194 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$196 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$197 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$199 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$201 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$203 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$204 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$206 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$208 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:239" *)
  wire \$21 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$210 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$211 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$213 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$215 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$217 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$218 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$220 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$222 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$224 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$225 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$227 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$229 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:240" *)
  wire \$23 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$231 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$232 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$234 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$236 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$238 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$239 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$241 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$243 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$245 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$246 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$248 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:241" *)
  wire \$25 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$250 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$252 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$253 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$255 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$257 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$259 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$260 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$262 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$264 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$266 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$267 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *)
  wire [4:0] \$269 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:242" *)
  wire \$27 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$271 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *)
  wire \$273 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *)
  wire [4:0] \$275 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *)
  wire [4:0] \$276 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$278 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *)
  wire \$280 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *)
  wire [4:0] \$282 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *)
  wire [4:0] \$283 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$285 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *)
  wire \$287 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *)
  wire [4:0] \$289 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:243" *)
  wire \$29 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *)
  wire [4:0] \$290 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$292 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *)
  wire \$294 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *)
  wire [4:0] \$296 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *)
  wire [4:0] \$297 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$299 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:220" *)
  wire \$3 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *)
  wire \$301 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *)
  wire [4:0] \$303 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *)
  wire [4:0] \$304 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$306 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *)
  wire \$308 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:254" *)
  wire [22:0] \$31 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *)
  wire [4:0] \$310 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *)
  wire [4:0] \$311 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$313 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *)
  wire \$315 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *)
  wire [4:0] \$317 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *)
  wire [4:0] \$318 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:254" *)
  wire [22:0] \$32 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$320 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *)
  wire \$322 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *)
  wire [4:0] \$324 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *)
  wire [4:0] \$325 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$327 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *)
  wire \$329 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *)
  wire [4:0] \$331 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *)
  wire [4:0] \$332 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$334 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *)
  wire \$336 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *)
  wire [4:0] \$338 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *)
  wire [4:0] \$339 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:255" *)
  wire [22:0] \$34 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$341 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *)
  wire \$343 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *)
  wire [4:0] \$345 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *)
  wire [4:0] \$346 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$348 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:255" *)
  wire [22:0] \$35 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *)
  wire \$350 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *)
  wire [4:0] \$352 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *)
  wire [4:0] \$353 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$355 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *)
  wire \$357 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *)
  wire [4:0] \$359 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *)
  wire [4:0] \$360 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$362 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$364 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$366 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$368 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:262" *)
  wire \$37 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$370 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$372 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$374 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$376 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$378 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$380 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$382 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$384 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$386 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$388 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:262" *)
  wire \$39 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *)
  wire \$390 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *)
  wire \$392 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *)
  wire \$394 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *)
  wire \$396 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *)
  wire \$398 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *)
  wire \$400 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *)
  wire \$402 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *)
  wire \$404 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *)
  wire \$406 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *)
  wire \$408 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:262" *)
  wire \$41 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *)
  wire \$410 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *)
  wire \$412 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *)
  wire \$414 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$416 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *)
  wire [7:0] \$418 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *)
  wire [6:0] \$419 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$423 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *)
  wire [7:0] \$425 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *)
  wire [6:0] \$426 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:262" *)
  wire \$43 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$430 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *)
  wire [7:0] \$432 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *)
  wire [6:0] \$433 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$437 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *)
  wire [7:0] \$439 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *)
  wire [6:0] \$440 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$444 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *)
  wire [7:0] \$446 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *)
  wire [6:0] \$447 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:262" *)
  wire \$45 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$451 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *)
  wire [7:0] \$453 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *)
  wire [6:0] \$454 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$458 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *)
  wire [7:0] \$460 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *)
  wire [6:0] \$461 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$465 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *)
  wire [7:0] \$467 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *)
  wire [6:0] \$468 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:262" *)
  wire \$47 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$472 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *)
  wire [7:0] \$474 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *)
  wire [6:0] \$475 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$479 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *)
  wire [7:0] \$481 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *)
  wire [6:0] \$482 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$486 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *)
  wire [7:0] \$488 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *)
  wire [6:0] \$489 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:262" *)
  wire \$49 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$493 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *)
  wire [7:0] \$495 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *)
  wire [6:0] \$496 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:220" *)
  wire \$5 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
  wire \$500 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *)
  wire [7:0] \$502 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *)
  wire [6:0] \$503 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:469" *)
  wire \$506 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:471" *)
  wire [6:0] \$508 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:316" *)
  wire [16:0] \$51 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:471" *)
  wire [7:0] \$510 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:469" *)
  wire \$515 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:316" *)
  wire [16:0] \$52 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:343" *)
  wire [16:0] \$54 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:343" *)
  wire [16:0] \$55 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" *)
  wire \$57 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *)
  wire \$59 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *)
  wire \$61 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:367" *)
  wire \$63 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:285" *)
  wire \$65 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:281" *)
  wire [19:0] \$67 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:281" *)
  wire [8:0] \$68 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:221" *)
  wire \$7 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:295" *)
  wire [24:0] \$71 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:295" *)
  wire [23:0] \$72 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:295" *)
  wire [8:0] \$74 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:295" *)
  wire [24:0] \$76 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" *)
  wire \$78 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *)
  wire \$80 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *)
  wire \$82 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:367" *)
  wire \$84 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:353" *)
  wire [19:0] \$86 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:353" *)
  wire [8:0] \$87 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" *)
  wire \$9 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:285" *)
  wire \$90 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" *)
  wire \$92 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *)
  wire \$94 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *)
  wire \$96 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:367" *)
  wire \$98 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  reg [7:0] \$signal  = 8'h00;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  reg [7:0] \$signal$422  = 8'h00;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  reg [7:0] \$signal$422$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  reg [7:0] \$signal$429  = 8'h00;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  reg [7:0] \$signal$429$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  reg [7:0] \$signal$436  = 8'h00;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  reg [7:0] \$signal$436$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  reg [7:0] \$signal$443  = 8'h00;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  reg [7:0] \$signal$443$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  reg [7:0] \$signal$450  = 8'h00;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  reg [7:0] \$signal$450$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  reg [7:0] \$signal$457  = 8'h00;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  reg [7:0] \$signal$457$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  reg [7:0] \$signal$464  = 8'h00;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  reg [7:0] \$signal$464$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  reg [7:0] \$signal$471  = 8'h00;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  reg [7:0] \$signal$471$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  reg [7:0] \$signal$478  = 8'h00;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  reg [7:0] \$signal$478$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  reg [7:0] \$signal$485  = 8'h00;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  reg [7:0] \$signal$485$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  reg [7:0] \$signal$492  = 8'h00;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  reg [7:0] \$signal$492$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  reg [7:0] \$signal$499  = 8'h00;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  reg [7:0] \$signal$499$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  wire [7:0] \$signal$512 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  wire [7:0] \$signal$513 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  wire [7:0] \$signal$514 ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:191" *)
  reg [7:0] \$signal$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:178" *)
  reg [19:0] accum_x = 20'h00000;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:178" *)
  reg [19:0] \accum_x$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:179" *)
  reg [19:0] accum_y = 20'h00000;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:179" *)
  reg [19:0] \accum_y$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:214" *)
  reg all_zero;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:126" *)
  input [7:0] ascii_in;
  wire [7:0] ascii_in;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:128" *)
  output ascii_in_ready;
  wire ascii_in_ready;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:127" *)
  input ascii_in_valid;
  wire ascii_in_valid;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:133" *)
  output [7:0] ascii_out;
  reg [7:0] ascii_out;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:135" *)
  input ascii_out_ready;
  wire ascii_out_ready;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:134" *)
  output ascii_out_valid;
  reg ascii_out_valid;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:200" *)
  reg [3:0] bcd_0 = 4'h0;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:200" *)
  reg [3:0] \bcd_0$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:200" *)
  reg [3:0] bcd_1 = 4'h0;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:200" *)
  reg [3:0] \bcd_1$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:200" *)
  reg [3:0] bcd_10 = 4'h0;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:200" *)
  reg [3:0] \bcd_10$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:200" *)
  reg [3:0] bcd_11 = 4'h0;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:200" *)
  reg [3:0] \bcd_11$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:200" *)
  reg [3:0] bcd_12 = 4'h0;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:200" *)
  reg [3:0] \bcd_12$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:200" *)
  reg [3:0] bcd_2 = 4'h0;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:200" *)
  reg [3:0] \bcd_2$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:200" *)
  reg [3:0] bcd_3 = 4'h0;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:200" *)
  reg [3:0] \bcd_3$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:200" *)
  reg [3:0] bcd_4 = 4'h0;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:200" *)
  reg [3:0] \bcd_4$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:200" *)
  reg [3:0] bcd_5 = 4'h0;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:200" *)
  reg [3:0] \bcd_5$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:200" *)
  reg [3:0] bcd_6 = 4'h0;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:200" *)
  reg [3:0] \bcd_6$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:200" *)
  reg [3:0] bcd_7 = 4'h0;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:200" *)
  reg [3:0] \bcd_7$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:200" *)
  reg [3:0] bcd_8 = 4'h0;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:200" *)
  reg [3:0] \bcd_8$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:200" *)
  reg [3:0] bcd_9 = 4'h0;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:200" *)
  reg [3:0] \bcd_9$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:196" *)
  reg [39:0] binary_value = 40'h0000000000;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:196" *)
  reg [39:0] \binary_value$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:205" *)
  reg carry_0;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:205" *)
  reg carry_1;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:205" *)
  reg carry_10;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:205" *)
  reg carry_11;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:205" *)
  reg carry_12;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:205" *)
  reg carry_2;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:205" *)
  reg carry_3;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:205" *)
  reg carry_4;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:205" *)
  reg carry_5;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:205" *)
  reg carry_6;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:205" *)
  reg carry_7;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:205" *)
  reg carry_8;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:205" *)
  reg carry_9;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input clk;
  wire clk;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:208" *)
  reg [3:0] dabbled_0;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:208" *)
  reg [3:0] dabbled_1;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:208" *)
  reg [3:0] dabbled_10;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:208" *)
  reg [3:0] dabbled_11;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:208" *)
  reg [3:0] dabbled_12;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:208" *)
  reg [3:0] dabbled_2;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:208" *)
  reg [3:0] dabbled_3;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:208" *)
  reg [3:0] dabbled_4;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:208" *)
  reg [3:0] dabbled_5;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:208" *)
  reg [3:0] dabbled_6;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:208" *)
  reg [3:0] dabbled_7;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:208" *)
  reg [3:0] dabbled_8;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:208" *)
  reg [3:0] dabbled_9;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:145" *)
  wire [7:0] debug_idle_count;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:144" *)
  wire [3:0] debug_state;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:141" *)
  output done;
  wire done;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:74" *)
  wire finder_done;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:78" *)
  wire [39:0] finder_max_area;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:72" *)
  reg finder_start_search;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:69" *)
  reg finder_vertex_last;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:68" *)
  reg finder_vertex_valid;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:66" *)
  reg [19:0] finder_vertex_x;
  (* src = "/home/victor/advent/day9/rtl/max_rectangle_finder.py:67" *)
  reg [19:0] finder_vertex_y;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:185" *)
  reg [15:0] idle_count = 16'h0000;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:185" *)
  reg [15:0] \idle_count$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:235" *)
  wire is_carriage_return;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:233" *)
  wire is_comma;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:232" *)
  wire is_digit;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:234" *)
  wire is_newline;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:236" *)
  wire is_null;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:140" *)
  output processing;
  wire processing;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:193" *)
  reg [5:0] result_idx = 6'h00;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:193" *)
  reg [5:0] \result_idx$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:192" *)
  reg [5:0] result_len = 6'h00;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:192" *)
  reg [5:0] \result_len$next ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input rst;
  wire rst;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:250" *)
  wire [19:0] scaled_x;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:251" *)
  wire [19:0] scaled_y;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:211" *)
  reg [6:0] shift_count = 7'h00;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:211" *)
  reg [6:0] \shift_count$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:172" *)
  reg [3:0] state = 4'h0;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:172" *)
  reg [3:0] \state$next ;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:182" *)
  reg [15:0] vertex_count = 16'h0000;
  (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:182" *)
  reg [15:0] \vertex_count$next ;
  assign \$9  = ascii_in_valid & (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" *) is_digit;
  assign \$100  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$102  = result_idx < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:469" *) result_len;
  assign \$105  = accum_y * (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:309" *) 4'ha;
  assign \$107  = ascii_in - (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:309" *) 6'h30;
  assign \$109  = \$105  + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:309" *) \$107 ;
  assign \$111  = ascii_in_valid & (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" *) is_digit;
  assign \$113  = is_newline | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *) is_null;
  assign \$115  = ascii_in_valid & (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *) \$113 ;
  assign \$117  = ascii_in_valid & (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:367" *) is_carriage_return;
  assign \$11  = is_newline | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *) is_null;
  assign \$119  = ascii_in_valid & (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" *) is_digit;
  assign \$121  = is_newline | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *) is_null;
  assign \$123  = ascii_in_valid & (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *) \$121 ;
  assign \$125  = ascii_in_valid & (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:367" *) is_carriage_return;
  assign \$127  = ascii_in_valid & (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" *) is_digit;
  assign \$129  = is_newline | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *) is_null;
  assign \$131  = ascii_in_valid & (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *) \$129 ;
  assign \$133  = ascii_in_valid & (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:367" *) is_carriage_return;
  assign \$137  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$13  = ascii_in_valid & (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *) \$11 ;
  assign \$142  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$145  = shift_count + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:433" *) 1'h1;
  assign \$147  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$149  = | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *) bcd_0;
  assign \$151  = | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *) bcd_1;
  assign \$153  = | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *) bcd_2;
  assign \$155  = | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *) bcd_3;
  assign \$157  = | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *) bcd_4;
  assign \$15  = ascii_in_valid & (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:367" *) is_carriage_return;
  assign \$159  = | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *) bcd_5;
  assign \$161  = | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *) bcd_6;
  assign \$163  = | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *) bcd_7;
  assign \$165  = | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *) bcd_8;
  assign \$167  = | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *) bcd_9;
  assign \$169  = | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *) bcd_10;
  assign \$171  = | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *) bcd_11;
  assign \$173  = | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *) bcd_12;
  assign \$175  = result_idx < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:469" *) result_len;
  assign \$178  = result_idx + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:475" *) 1'h1;
  assign \$17  = ascii_in >= (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:239" *) 6'h30;
  assign \$180  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$185  = \$183  | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *) carry_0;
  assign \$187  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$192  = \$190  | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *) carry_1;
  assign \$194  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$1  = | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:220" *) state;
  assign \$19  = ascii_in <= (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:239" *) 6'h39;
  assign \$199  = \$197  | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *) carry_2;
  assign \$201  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$206  = \$204  | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *) carry_3;
  assign \$208  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$213  = \$211  | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *) carry_4;
  assign \$215  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$21  = \$17  & (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:239" *) \$19 ;
  assign \$220  = \$218  | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *) carry_5;
  assign \$222  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$227  = \$225  | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *) carry_6;
  assign \$229  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$234  = \$232  | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *) carry_7;
  assign \$236  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$23  = ascii_in == (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:240" *) 6'h2c;
  assign \$241  = \$239  | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *) carry_8;
  assign \$243  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$248  = \$246  | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *) carry_9;
  assign \$250  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$255  = \$253  | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *) carry_10;
  assign \$257  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$25  = ascii_in == (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:241" *) 4'ha;
  assign \$262  = \$260  | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *) carry_11;
  assign \$264  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$269  = \$267  | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:429" *) carry_12;
  assign \$271  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$273  = bcd_0 >= (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *) 3'h5;
  assign \$276  = bcd_0 + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *) 2'h3;
  assign \$278  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$27  = ascii_in == (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:242" *) 4'hd;
  assign \$280  = bcd_1 >= (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *) 3'h5;
  assign \$283  = bcd_1 + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *) 2'h3;
  assign \$285  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$287  = bcd_2 >= (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *) 3'h5;
  assign \$290  = bcd_2 + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *) 2'h3;
  assign \$292  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$294  = bcd_3 >= (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *) 3'h5;
  assign \$297  = bcd_3 + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *) 2'h3;
  assign \$29  = ! (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:243" *) ascii_in;
  assign \$299  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$301  = bcd_4 >= (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *) 3'h5;
  assign \$304  = bcd_4 + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *) 2'h3;
  assign \$306  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$308  = bcd_5 >= (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *) 3'h5;
  assign \$311  = bcd_5 + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *) 2'h3;
  assign \$313  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$315  = bcd_6 >= (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *) 3'h5;
  assign \$318  = bcd_6 + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *) 2'h3;
  assign \$320  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$322  = bcd_7 >= (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *) 3'h5;
  assign \$325  = bcd_7 + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *) 2'h3;
  assign \$327  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$329  = bcd_8 >= (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *) 3'h5;
  assign \$332  = bcd_8 + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *) 2'h3;
  assign \$334  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$336  = bcd_9 >= (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *) 3'h5;
  assign \$339  = bcd_9 + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *) 2'h3;
  assign \$341  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$343  = bcd_10 >= (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *) 3'h5;
  assign \$346  = bcd_10 + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *) 2'h3;
  assign \$348  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$350  = bcd_11 >= (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *) 3'h5;
  assign \$353  = bcd_11 + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *) 2'h3;
  assign \$355  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$357  = bcd_12 >= (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *) 3'h5;
  assign \$360  = bcd_12 + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:414" *) 2'h3;
  assign \$362  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$364  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$366  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$368  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$370  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$372  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$374  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$376  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$378  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$37  = state == (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:262" *) 1'h1;
  assign \$380  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$382  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$384  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$386  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$388  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$390  = | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *) bcd_0;
  assign \$392  = | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *) bcd_1;
  assign \$394  = | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *) bcd_2;
  assign \$396  = | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *) bcd_3;
  assign \$398  = | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *) bcd_4;
  assign \$3  = state != (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:220" *) 4'ha;
  assign \$39  = state == (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:262" *) 2'h2;
  assign \$400  = | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *) bcd_5;
  assign \$402  = | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *) bcd_6;
  assign \$404  = | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *) bcd_7;
  assign \$406  = | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *) bcd_8;
  assign \$408  = | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *) bcd_9;
  assign \$410  = | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *) bcd_10;
  assign \$412  = | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *) bcd_11;
  assign \$414  = | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *) bcd_12;
  assign \$416  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$41  = \$37  | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:262" *) \$39 ;
  assign \$419  = bcd_0 + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *) 6'h30;
  assign \$418  = + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *) \$419 ;
  assign \$423  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$426  = bcd_1 + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *) 6'h30;
  assign \$425  = + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *) \$426 ;
  assign \$430  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$433  = bcd_2 + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *) 6'h30;
  assign \$432  = + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *) \$433 ;
  assign \$437  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$43  = ! (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:262" *) state;
  assign \$440  = bcd_3 + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *) 6'h30;
  assign \$439  = + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *) \$440 ;
  assign \$444  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$447  = bcd_4 + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *) 6'h30;
  assign \$446  = + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *) \$447 ;
  assign \$451  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$454  = bcd_5 + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *) 6'h30;
  assign \$453  = + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *) \$454 ;
  assign \$458  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$45  = \$41  | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:262" *) \$43 ;
  assign \$461  = bcd_6 + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *) 6'h30;
  assign \$460  = + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *) \$461 ;
  assign \$465  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$468  = bcd_7 + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *) 6'h30;
  assign \$467  = + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *) \$468 ;
  assign \$472  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$475  = bcd_8 + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *) 6'h30;
  assign \$474  = + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *) \$475 ;
  assign \$47  = state == (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:262" *) 3'h4;
  assign \$479  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$482  = bcd_9 + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *) 6'h30;
  assign \$481  = + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *) \$482 ;
  assign \$486  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$489  = bcd_10 + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *) 6'h30;
  assign \$488  = + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *) \$489 ;
  assign \$493  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$496  = bcd_11 + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *) 6'h30;
  assign \$495  = + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *) \$496 ;
  assign \$49  = \$45  | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:262" *) \$47 ;
  assign \$500  = shift_count < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *) 6'h28;
  assign \$503  = bcd_12 + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *) 6'h30;
  assign \$502  = + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:453" *) \$503 ;
  assign \$506  = result_idx < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:469" *) result_len;
  assign \$508  = result_len - (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:471" *) 1'h1;
  assign \$510  = \$508  - (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:471" *) result_idx;
  assign \$515  = result_idx < (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:469" *) result_len;
  always @(posedge clk)
    vertex_count <= \vertex_count$next ;
  always @(posedge clk)
    idle_count <= \idle_count$next ;
  always @(posedge clk)
    accum_x <= \accum_x$next ;
  always @(posedge clk)
    state <= \state$next ;
  always @(posedge clk)
    accum_y <= \accum_y$next ;
  always @(posedge clk)
    binary_value <= \binary_value$next ;
  always @(posedge clk)
    shift_count <= \shift_count$next ;
  always @(posedge clk)
    result_len <= \result_len$next ;
  always @(posedge clk)
    result_idx <= \result_idx$next ;
  always @(posedge clk)
    bcd_0 <= \bcd_0$next ;
  always @(posedge clk)
    bcd_1 <= \bcd_1$next ;
  always @(posedge clk)
    bcd_2 <= \bcd_2$next ;
  always @(posedge clk)
    bcd_3 <= \bcd_3$next ;
  assign \$52  = vertex_count + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:316" *) 1'h1;
  always @(posedge clk)
    bcd_4 <= \bcd_4$next ;
  always @(posedge clk)
    bcd_5 <= \bcd_5$next ;
  always @(posedge clk)
    bcd_6 <= \bcd_6$next ;
  always @(posedge clk)
    bcd_7 <= \bcd_7$next ;
  always @(posedge clk)
    bcd_8 <= \bcd_8$next ;
  always @(posedge clk)
    bcd_9 <= \bcd_9$next ;
  always @(posedge clk)
    bcd_10 <= \bcd_10$next ;
  always @(posedge clk)
    bcd_11 <= \bcd_11$next ;
  always @(posedge clk)
    bcd_12 <= \bcd_12$next ;
  always @(posedge clk)
    \$signal  <= \$signal$next ;
  always @(posedge clk)
    \$signal$422  <= \$signal$422$next ;
  always @(posedge clk)
    \$signal$429  <= \$signal$429$next ;
  always @(posedge clk)
    \$signal$436  <= \$signal$436$next ;
  always @(posedge clk)
    \$signal$443  <= \$signal$443$next ;
  always @(posedge clk)
    \$signal$450  <= \$signal$450$next ;
  always @(posedge clk)
    \$signal$457  <= \$signal$457$next ;
  always @(posedge clk)
    \$signal$464  <= \$signal$464$next ;
  always @(posedge clk)
    \$signal$471  <= \$signal$471$next ;
  always @(posedge clk)
    \$signal$478  <= \$signal$478$next ;
  always @(posedge clk)
    \$signal$485  <= \$signal$485$next ;
  always @(posedge clk)
    \$signal$492  <= \$signal$492$next ;
  always @(posedge clk)
    \$signal$499  <= \$signal$499$next ;
  assign \$55  = idle_count + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:343" *) 1'h1;
  assign \$57  = ascii_in_valid & (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" *) is_digit;
  assign \$5  = \$1  & (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:220" *) \$3 ;
  assign \$59  = is_newline | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *) is_null;
  assign \$61  = ascii_in_valid & (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *) \$59 ;
  assign \$63  = ascii_in_valid & (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:367" *) is_carriage_return;
  assign \$65  = is_newline | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:285" *) is_carriage_return;
  assign \$68  = ascii_in - (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:281" *) 6'h30;
  assign \$67  = + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:281" *) \$68 ;
  assign \$72  = accum_x * (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:295" *) 4'ha;
  assign \$74  = ascii_in - (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:295" *) 6'h30;
  assign \$76  = \$72  + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:295" *) \$74 ;
  assign \$78  = ascii_in_valid & (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" *) is_digit;
  assign \$7  = state == (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:221" *) 4'ha;
  assign \$80  = is_newline | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *) is_null;
  assign \$82  = ascii_in_valid & (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *) \$80 ;
  assign \$84  = ascii_in_valid & (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:367" *) is_carriage_return;
  assign \$87  = ascii_in - (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:353" *) 6'h30;
  assign \$86  = + (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:353" *) \$87 ;
  assign \$90  = is_newline | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:285" *) is_carriage_return;
  assign \$92  = ascii_in_valid & (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" *) is_digit;
  assign \$94  = is_newline | (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *) is_null;
  assign \$96  = ascii_in_valid & (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" *) \$94 ;
  assign \$98  = ascii_in_valid & (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:367" *) is_carriage_return;
  finder finder (
    .clk(clk),
    .done(finder_done),
    .max_area(finder_max_area),
    .rst(rst),
    .start_search(finder_start_search),
    .vertex_last(finder_vertex_last),
    .vertex_valid(finder_vertex_valid),
    .vertex_x(finder_vertex_x),
    .vertex_y(finder_vertex_y)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \vertex_count$next  = vertex_count;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          \vertex_count$next  = 16'h0000;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:306" *)
          casez (ascii_in_valid)
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:306" */
            1'h1:
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:307" *)
                casez ({ is_newline, is_carriage_return, is_digit })
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:307" */
                  3'b??1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:310" */
                  3'b?1?:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:313" */
                  3'b1??:
                      \vertex_count$next  = \$52 [15:0];
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \vertex_count$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \idle_count$next  = idle_count;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          \idle_count$next  = 16'h0000;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:306" *)
          casez (ascii_in_valid)
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:306" */
            1'h1:
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:307" *)
                casez ({ is_newline, is_carriage_return, is_digit })
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:307" */
                  3'b??1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:310" */
                  3'b?1?:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:313" */
                  3'b1??:
                      \idle_count$next  = 16'h0000;
                endcase
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
        begin
          \idle_count$next  = \$55 [15:0];
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" *)
          casez ({ \$63 , \$61 , \$57  })
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" */
            3'b??1:
                \idle_count$next  = 16'h0000;
          endcase
        end
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \idle_count$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \accum_x$next  = accum_x;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:278" *)
          casez (ascii_in_valid)
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:278" */
            1'h1:
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:279" *)
                casez ({ \$65 , is_digit })
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:279" */
                  2'b?1:
                      \accum_x$next  = \$67 ;
                endcase
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:292" *)
          casez (ascii_in_valid)
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:292" */
            1'h1:
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:293" *)
                casez ({ is_comma, is_digit })
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:293" */
                  2'b?1:
                      \accum_x$next  = \$76 [19:0];
                endcase
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" *)
          casez ({ \$84 , \$82 , \$78  })
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" */
            3'b??1:
                \accum_x$next  = \$86 ;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \accum_x$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \state$next  = state;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:278" *)
          casez (ascii_in_valid)
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:278" */
            1'h1:
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:279" *)
                casez ({ \$90 , is_digit })
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:279" */
                  2'b?1:
                      \state$next  = 4'h1;
                endcase
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:292" *)
          casez (ascii_in_valid)
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:292" */
            1'h1:
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:293" *)
                casez ({ is_comma, is_digit })
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:293" */
                  2'b?1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:296" */
                  2'b1?:
                      \state$next  = 4'h2;
                endcase
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:306" *)
          casez (ascii_in_valid)
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:306" */
            1'h1:
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:307" *)
                casez ({ is_newline, is_carriage_return, is_digit })
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:307" */
                  3'b??1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:310" */
                  3'b?1?:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:313" */
                  3'b1??:
                      \state$next  = 4'h3;
                endcase
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          \state$next  = 4'h4;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" *)
          casez ({ \$98 , \$96 , \$92  })
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" */
            3'b??1:
                \state$next  = 4'h1;
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" */
            3'b?1?:
                \state$next  = 4'h5;
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          \state$next  = 4'h6;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          \state$next  = 4'h7;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" *)
          casez (finder_done)
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" */
            1'h1:
                \state$next  = 4'h8;
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$100 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:435" */
            default:
                \state$next  = 4'h9;
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:468" */
      4'h9:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:469" *)
          casez (\$102 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:469" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:476" */
            default:
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:482" *)
                casez (ascii_out_ready)
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:482" */
                  1'h1:
                      \state$next  = 4'ha;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \state$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \accum_y$next  = accum_y;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:292" *)
          casez (ascii_in_valid)
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:292" */
            1'h1:
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:293" *)
                casez ({ is_comma, is_digit })
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:293" */
                  2'b?1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:296" */
                  2'b1?:
                      \accum_y$next  = 20'h00000;
                endcase
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:306" *)
          casez (ascii_in_valid)
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:306" */
            1'h1:
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:307" *)
                casez ({ is_newline, is_carriage_return, is_digit })
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:307" */
                  3'b??1:
                      \accum_y$next  = \$109 [19:0];
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \accum_y$next  = 20'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    finder_vertex_x = 20'h00000;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          finder_vertex_x = scaled_x;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" *)
          casez ({ \$117 , \$115 , \$111  })
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" */
            3'b??1:
                finder_vertex_x = scaled_x;
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" */
            3'b?1?:
                finder_vertex_x = scaled_x;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    finder_vertex_y = 20'h00000;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          finder_vertex_y = scaled_y;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" *)
          casez ({ \$125 , \$123 , \$119  })
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" */
            3'b??1:
                finder_vertex_y = scaled_y;
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" */
            3'b?1?:
                finder_vertex_y = scaled_y;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    finder_vertex_valid = 1'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          finder_vertex_valid = 1'h1;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
        begin
          finder_vertex_valid = 1'h0;
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" *)
          casez ({ \$133 , \$131 , \$127  })
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" */
            3'b??1:
                finder_vertex_valid = 1'h1;
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" */
            3'b?1?:
                finder_vertex_valid = 1'h1;
          endcase
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \binary_value$next  = binary_value;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" *)
          casez (finder_done)
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" */
            1'h1:
                \binary_value$next  = \$135 ;
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$137 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                \binary_value$next  = \$140 [39:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \binary_value$next  = 40'h0000000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \shift_count$next  = shift_count;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" *)
          casez (finder_done)
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" */
            1'h1:
                \shift_count$next  = 7'h00;
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$142 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                \shift_count$next  = \$145 [6:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \shift_count$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \result_len$next  = result_len;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" *)
          casez (finder_done)
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" */
            1'h1:
                \result_len$next  = 6'h00;
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$147 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:435" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" *)
                casez (all_zero)
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" */
                  1'h1:
                      \result_len$next  = 6'h01;
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:450" */
                  default:
                    begin
                      \result_len$next  = 6'h00;
                      (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *)
                      casez (\$149 )
                        /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" */
                        1'h1:
                            \result_len$next  = 6'h01;
                      endcase
                      (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *)
                      casez (\$151 )
                        /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" */
                        1'h1:
                            \result_len$next  = 6'h02;
                      endcase
                      (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *)
                      casez (\$153 )
                        /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" */
                        1'h1:
                            \result_len$next  = 6'h03;
                      endcase
                      (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *)
                      casez (\$155 )
                        /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" */
                        1'h1:
                            \result_len$next  = 6'h04;
                      endcase
                      (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *)
                      casez (\$157 )
                        /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" */
                        1'h1:
                            \result_len$next  = 6'h05;
                      endcase
                      (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *)
                      casez (\$159 )
                        /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" */
                        1'h1:
                            \result_len$next  = 6'h06;
                      endcase
                      (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *)
                      casez (\$161 )
                        /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" */
                        1'h1:
                            \result_len$next  = 6'h07;
                      endcase
                      (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *)
                      casez (\$163 )
                        /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" */
                        1'h1:
                            \result_len$next  = 6'h08;
                      endcase
                      (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *)
                      casez (\$165 )
                        /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" */
                        1'h1:
                            \result_len$next  = 6'h09;
                      endcase
                      (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *)
                      casez (\$167 )
                        /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" */
                        1'h1:
                            \result_len$next  = 6'h0a;
                      endcase
                      (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *)
                      casez (\$169 )
                        /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" */
                        1'h1:
                            \result_len$next  = 6'h0b;
                      endcase
                      (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *)
                      casez (\$171 )
                        /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" */
                        1'h1:
                            \result_len$next  = 6'h0c;
                      endcase
                      (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" *)
                      casez (\$173 )
                        /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:460" */
                        1'h1:
                            \result_len$next  = 6'h0d;
                      endcase
                    end
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \result_len$next  = 6'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \result_idx$next  = result_idx;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" *)
          casez (finder_done)
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" */
            1'h1:
                \result_idx$next  = 6'h00;
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:468" */
      4'h9:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:469" *)
          casez (\$175 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:469" */
            1'h1:
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:474" *)
                casez (ascii_out_ready)
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:474" */
                  1'h1:
                      \result_idx$next  = \$178 [5:0];
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \result_idx$next  = 6'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \bcd_0$next  = bcd_0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" *)
          casez (finder_done)
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" */
            1'h1:
                \bcd_0$next  = 4'h0;
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$180 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                \bcd_0$next  = \$185 [3:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \bcd_0$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \bcd_1$next  = bcd_1;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" *)
          casez (finder_done)
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" */
            1'h1:
                \bcd_1$next  = 4'h0;
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$187 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                \bcd_1$next  = \$192 [3:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \bcd_1$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \bcd_2$next  = bcd_2;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" *)
          casez (finder_done)
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" */
            1'h1:
                \bcd_2$next  = 4'h0;
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$194 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                \bcd_2$next  = \$199 [3:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \bcd_2$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \bcd_3$next  = bcd_3;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" *)
          casez (finder_done)
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" */
            1'h1:
                \bcd_3$next  = 4'h0;
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$201 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                \bcd_3$next  = \$206 [3:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \bcd_3$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \bcd_4$next  = bcd_4;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" *)
          casez (finder_done)
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" */
            1'h1:
                \bcd_4$next  = 4'h0;
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$208 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                \bcd_4$next  = \$213 [3:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \bcd_4$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \bcd_5$next  = bcd_5;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" *)
          casez (finder_done)
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" */
            1'h1:
                \bcd_5$next  = 4'h0;
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$215 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                \bcd_5$next  = \$220 [3:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \bcd_5$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \bcd_6$next  = bcd_6;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" *)
          casez (finder_done)
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" */
            1'h1:
                \bcd_6$next  = 4'h0;
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$222 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                \bcd_6$next  = \$227 [3:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \bcd_6$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \bcd_7$next  = bcd_7;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" *)
          casez (finder_done)
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" */
            1'h1:
                \bcd_7$next  = 4'h0;
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$229 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                \bcd_7$next  = \$234 [3:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \bcd_7$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \bcd_8$next  = bcd_8;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" *)
          casez (finder_done)
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" */
            1'h1:
                \bcd_8$next  = 4'h0;
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$236 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                \bcd_8$next  = \$241 [3:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \bcd_8$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \bcd_9$next  = bcd_9;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" *)
          casez (finder_done)
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" */
            1'h1:
                \bcd_9$next  = 4'h0;
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$243 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                \bcd_9$next  = \$248 [3:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \bcd_9$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \bcd_10$next  = bcd_10;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" *)
          casez (finder_done)
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" */
            1'h1:
                \bcd_10$next  = 4'h0;
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$250 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                \bcd_10$next  = \$255 [3:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \bcd_10$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \bcd_11$next  = bcd_11;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" *)
          casez (finder_done)
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" */
            1'h1:
                \bcd_11$next  = 4'h0;
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$257 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                \bcd_11$next  = \$262 [3:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \bcd_11$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \bcd_12$next  = bcd_12;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" *)
          casez (finder_done)
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:388" */
            1'h1:
                \bcd_12$next  = 4'h0;
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$264 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                \bcd_12$next  = \$269 [3:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \bcd_12$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    dabbled_0 = 4'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$271 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *)
                casez (\$273 )
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" */
                  1'h1:
                      dabbled_0 = \$276 [3:0];
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:415" */
                  default:
                      dabbled_0 = bcd_0;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    finder_vertex_last = 1'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" *)
          casez ({ \$15 , \$13 , \$9  })
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:346" */
            3'b??1:
                /* empty */;
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:358" */
            3'b?1?:
                finder_vertex_last = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    dabbled_1 = 4'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$278 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *)
                casez (\$280 )
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" */
                  1'h1:
                      dabbled_1 = \$283 [3:0];
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:415" */
                  default:
                      dabbled_1 = bcd_1;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    dabbled_2 = 4'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$285 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *)
                casez (\$287 )
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" */
                  1'h1:
                      dabbled_2 = \$290 [3:0];
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:415" */
                  default:
                      dabbled_2 = bcd_2;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    dabbled_3 = 4'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$292 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *)
                casez (\$294 )
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" */
                  1'h1:
                      dabbled_3 = \$297 [3:0];
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:415" */
                  default:
                      dabbled_3 = bcd_3;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    dabbled_4 = 4'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$299 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *)
                casez (\$301 )
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" */
                  1'h1:
                      dabbled_4 = \$304 [3:0];
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:415" */
                  default:
                      dabbled_4 = bcd_4;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    dabbled_5 = 4'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$306 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *)
                casez (\$308 )
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" */
                  1'h1:
                      dabbled_5 = \$311 [3:0];
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:415" */
                  default:
                      dabbled_5 = bcd_5;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    dabbled_6 = 4'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$313 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *)
                casez (\$315 )
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" */
                  1'h1:
                      dabbled_6 = \$318 [3:0];
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:415" */
                  default:
                      dabbled_6 = bcd_6;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    dabbled_7 = 4'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$320 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *)
                casez (\$322 )
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" */
                  1'h1:
                      dabbled_7 = \$325 [3:0];
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:415" */
                  default:
                      dabbled_7 = bcd_7;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    dabbled_8 = 4'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$327 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *)
                casez (\$329 )
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" */
                  1'h1:
                      dabbled_8 = \$332 [3:0];
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:415" */
                  default:
                      dabbled_8 = bcd_8;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    dabbled_9 = 4'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$334 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *)
                casez (\$336 )
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" */
                  1'h1:
                      dabbled_9 = \$339 [3:0];
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:415" */
                  default:
                      dabbled_9 = bcd_9;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    dabbled_10 = 4'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$341 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *)
                casez (\$343 )
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" */
                  1'h1:
                      dabbled_10 = \$346 [3:0];
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:415" */
                  default:
                      dabbled_10 = bcd_10;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    finder_start_search = 1'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          finder_start_search = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    dabbled_11 = 4'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$348 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *)
                casez (\$350 )
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" */
                  1'h1:
                      dabbled_11 = \$353 [3:0];
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:415" */
                  default:
                      dabbled_11 = bcd_11;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    dabbled_12 = 4'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$355 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" *)
                casez (\$357 )
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:413" */
                  1'h1:
                      dabbled_12 = \$360 [3:0];
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:415" */
                  default:
                      dabbled_12 = bcd_12;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    carry_0 = 1'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$362 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                carry_0 = binary_value[39];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    carry_1 = 1'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$364 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                carry_1 = dabbled_0[3];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    carry_2 = 1'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$366 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                carry_2 = dabbled_1[3];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    carry_3 = 1'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$368 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                carry_3 = dabbled_2[3];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    carry_4 = 1'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$370 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                carry_4 = dabbled_3[3];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    carry_5 = 1'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$372 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                carry_5 = dabbled_4[3];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    carry_6 = 1'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$374 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                carry_6 = dabbled_5[3];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    carry_7 = 1'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$376 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                carry_7 = dabbled_6[3];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    carry_8 = 1'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$378 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                carry_8 = dabbled_7[3];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    carry_9 = 1'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$380 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                carry_9 = dabbled_8[3];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    carry_10 = 1'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$382 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                carry_10 = dabbled_9[3];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    carry_11 = 1'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$384 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                carry_11 = dabbled_10[3];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    carry_12 = 1'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$386 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                carry_12 = dabbled_11[3];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    all_zero = 1'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$388 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:435" */
            default:
              begin
                all_zero = 1'h1;
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *)
                casez (\$390 )
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" */
                  1'h1:
                      all_zero = 1'h0;
                endcase
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *)
                casez (\$392 )
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" */
                  1'h1:
                      all_zero = 1'h0;
                endcase
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *)
                casez (\$394 )
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" */
                  1'h1:
                      all_zero = 1'h0;
                endcase
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *)
                casez (\$396 )
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" */
                  1'h1:
                      all_zero = 1'h0;
                endcase
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *)
                casez (\$398 )
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" */
                  1'h1:
                      all_zero = 1'h0;
                endcase
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *)
                casez (\$400 )
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" */
                  1'h1:
                      all_zero = 1'h0;
                endcase
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *)
                casez (\$402 )
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" */
                  1'h1:
                      all_zero = 1'h0;
                endcase
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *)
                casez (\$404 )
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" */
                  1'h1:
                      all_zero = 1'h0;
                endcase
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *)
                casez (\$406 )
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" */
                  1'h1:
                      all_zero = 1'h0;
                endcase
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *)
                casez (\$408 )
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" */
                  1'h1:
                      all_zero = 1'h0;
                endcase
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *)
                casez (\$410 )
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" */
                  1'h1:
                      all_zero = 1'h0;
                endcase
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *)
                casez (\$412 )
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" */
                  1'h1:
                      all_zero = 1'h0;
                endcase
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" *)
                casez (\$414 )
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:441" */
                  1'h1:
                      all_zero = 1'h0;
                endcase
              end
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \$signal$next  = \$signal ;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$416 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:435" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" *)
                casez (all_zero)
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" */
                  1'h1:
                      \$signal$next  = 8'h30;
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:450" */
                  default:
                      \$signal$next  = \$418 ;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \$signal$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \$signal$422$next  = \$signal$422 ;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$423 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:435" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" *)
                casez (all_zero)
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:450" */
                  default:
                      \$signal$422$next  = \$425 ;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \$signal$422$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \$signal$429$next  = \$signal$429 ;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$430 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:435" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" *)
                casez (all_zero)
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:450" */
                  default:
                      \$signal$429$next  = \$432 ;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \$signal$429$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \$signal$436$next  = \$signal$436 ;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$437 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:435" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" *)
                casez (all_zero)
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:450" */
                  default:
                      \$signal$436$next  = \$439 ;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \$signal$436$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \$signal$443$next  = \$signal$443 ;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$444 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:435" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" *)
                casez (all_zero)
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:450" */
                  default:
                      \$signal$443$next  = \$446 ;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \$signal$443$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \$signal$450$next  = \$signal$450 ;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$451 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:435" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" *)
                casez (all_zero)
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:450" */
                  default:
                      \$signal$450$next  = \$453 ;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \$signal$450$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \$signal$457$next  = \$signal$457 ;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$458 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:435" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" *)
                casez (all_zero)
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:450" */
                  default:
                      \$signal$457$next  = \$460 ;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \$signal$457$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \$signal$464$next  = \$signal$464 ;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$465 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:435" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" *)
                casez (all_zero)
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:450" */
                  default:
                      \$signal$464$next  = \$467 ;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \$signal$464$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \$signal$471$next  = \$signal$471 ;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$472 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:435" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" *)
                casez (all_zero)
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:450" */
                  default:
                      \$signal$471$next  = \$474 ;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \$signal$471$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \$signal$478$next  = \$signal$478 ;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$479 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:435" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" *)
                casez (all_zero)
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:450" */
                  default:
                      \$signal$478$next  = \$481 ;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \$signal$478$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \$signal$485$next  = \$signal$485 ;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$486 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:435" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" *)
                casez (all_zero)
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:450" */
                  default:
                      \$signal$485$next  = \$488 ;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \$signal$485$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \$signal$492$next  = \$signal$492 ;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$493 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:435" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" *)
                casez (all_zero)
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:450" */
                  default:
                      \$signal$492$next  = \$495 ;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \$signal$492$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \$signal$499$next  = \$signal$499 ;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" *)
          casez (\$500 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:409" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:435" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" *)
                casez (all_zero)
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:444" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:450" */
                  default:
                      \$signal$499$next  = \$502 ;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \$signal$499$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    ascii_out = 8'h00;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:468" */
      4'h9:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:469" *)
          casez (\$506 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:469" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:471" *)
                casez (\$510 )
                  8'h00:
                      ascii_out = \$signal ;
                  8'h01:
                      ascii_out = \$signal$422 ;
                  8'h02:
                      ascii_out = \$signal$429 ;
                  8'h03:
                      ascii_out = \$signal$436 ;
                  8'h04:
                      ascii_out = \$signal$443 ;
                  8'h05:
                      ascii_out = \$signal$450 ;
                  8'h06:
                      ascii_out = \$signal$457 ;
                  8'h07:
                      ascii_out = \$signal$464 ;
                  8'h08:
                      ascii_out = \$signal$471 ;
                  8'h09:
                      ascii_out = \$signal$478 ;
                  8'h0a:
                      ascii_out = \$signal$485 ;
                  8'h0b:
                      ascii_out = \$signal$492 ;
                  8'h0c:
                      ascii_out = \$signal$499 ;
                  8'h0d:
                      ascii_out = 8'h00;
                  8'h0e:
                      ascii_out = 8'h00;
                  8'h??:
                      ascii_out = 8'h00;
                endcase
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:476" */
            default:
                ascii_out = 8'h0a;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    ascii_out_valid = 1'h0;
    (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:269" *)
    casez (state)
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:273" */
      4'h0:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:291" */
      4'h1:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:305" */
      4'h2:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:324" */
      4'h3:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:339" */
      4'h4:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:373" */
      4'h5:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:380" */
      4'h6:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:387" */
      4'h7:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:407" */
      4'h8:
          /* empty */;
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:468" */
      4'h9:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:469" *)
          casez (\$515 )
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:469" */
            1'h1:
                ascii_out_valid = 1'h1;
            /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:476" */
            default:
                ascii_out_valid = 1'h1;
          endcase
      /* src = "/home/victor/advent/day9/impl/ascii_wrapper.py:488" */
      4'ha:
          ascii_out_valid = 1'h0;
    endcase
  end
  assign \$31  = \$32 ;
  assign \$34  = \$35 ;
  assign \$51  = \$52 ;
  assign \$54  = \$55 ;
  assign \$71  = \$76 ;
  assign \$104  = \$109 ;
  assign \$139  = \$140 ;
  assign \$144  = \$145 ;
  assign \$177  = \$178 ;
  assign \$182  = \$185 ;
  assign \$189  = \$192 ;
  assign \$196  = \$199 ;
  assign \$203  = \$206 ;
  assign \$210  = \$213 ;
  assign \$217  = \$220 ;
  assign \$224  = \$227 ;
  assign \$231  = \$234 ;
  assign \$238  = \$241 ;
  assign \$245  = \$248 ;
  assign \$252  = \$255 ;
  assign \$259  = \$262 ;
  assign \$266  = \$269 ;
  assign \$275  = \$276 ;
  assign \$282  = \$283 ;
  assign \$289  = \$290 ;
  assign \$296  = \$297 ;
  assign \$303  = \$304 ;
  assign \$310  = \$311 ;
  assign \$317  = \$318 ;
  assign \$324  = \$325 ;
  assign \$331  = \$332 ;
  assign \$338  = \$339 ;
  assign \$345  = \$346 ;
  assign \$352  = \$353 ;
  assign \$359  = \$360 ;
  assign \$signal$512  = 8'h00;
  assign \$signal$513  = 8'h00;
  assign \$signal$514  = 8'h00;
  assign ascii_in_ready = \$49 ;
  assign scaled_y = \$35 [19:0];
  assign scaled_x = \$32 [19:0];
  assign is_null = \$29 ;
  assign is_carriage_return = \$27 ;
  assign is_newline = \$25 ;
  assign is_comma = \$23 ;
  assign is_digit = \$21 ;
  assign debug_idle_count = idle_count[7:0];
  assign debug_state = state;
  assign done = \$7 ;
  assign processing = \$5 ;
  assign \$32  = { 1'h0, accum_x, 2'h0 };
  assign \$35  = { 1'h0, accum_y, 2'h0 };
  assign \$135  = { 4'h0, finder_max_area[39:4] };
  assign \$140  = { binary_value, 1'h0 };
  assign \$183  = { dabbled_0, 1'h0 };
  assign \$190  = { dabbled_1, 1'h0 };
  assign \$197  = { dabbled_2, 1'h0 };
  assign \$204  = { dabbled_3, 1'h0 };
  assign \$211  = { dabbled_4, 1'h0 };
  assign \$218  = { dabbled_5, 1'h0 };
  assign \$225  = { dabbled_6, 1'h0 };
  assign \$232  = { dabbled_7, 1'h0 };
  assign \$239  = { dabbled_8, 1'h0 };
  assign \$246  = { dabbled_9, 1'h0 };
  assign \$253  = { dabbled_10, 1'h0 };
  assign \$260  = { dabbled_11, 1'h0 };
  assign \$267  = { dabbled_12, 1'h0 };
endmodule
