strict digraph "" {
	node [label="\N"];
	"203:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f5d489c57d0>",
		def_var="['accTran']",
		fillcolor=deepskyblue,
		label="203:AS
accTran = pacc[sel] != acc[23:12];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['pacc', 'sel', 'acc']"];
}
