;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV @-4, <-720
	DAT #0, <402
	DAT #0, <402
	CMP 207, <120
	SPL 0, <402
	CMP 207, <120
	CMP 131, -103
	ADD 30, 9
	ADD 30, 9
	CMP 702, 12
	SUB 20, @12
	SUB 20, @12
	SUB 20, @12
	ADD #270, <1
	SLT 20, @12
	ADD #270, <1
	SUB 20, @12
	CMP 207, <120
	CMP 207, <120
	DJN @12, #200
	SUB 20, @12
	ADD #270, <1
	ADD -1, <-20
	ADD #270, <1
	SUB 20, @12
	ADD #270, <1
	SUB 12, @15
	SUB 20, @12
	SLT 20, @12
	SUB 20, @12
	SLT #270, 8
	DJN @12, #200
	ADD 210, 60
	SUB 12, @15
	SUB 12, @15
	MOV -4, <-20
	SUB 30, 9
	MOV -4, <-20
	ADD 210, 60
	MOV -1, <-20
	MOV -4, <-20
	MOV -4, <-20
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
