#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Dec 15 12:33:06 2020
# Process ID: 1252
# Current directory: C:/Users/Jessen/Desktop/micro 2/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9928 C:\Users\Jessen\Desktop\micro 2\project_1\project_1.xpr
# Log file: C:/Users/Jessen/Desktop/micro 2/project_1/vivado.log
# Journal file: C:/Users/Jessen/Desktop/micro 2/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Jessen/Desktop/micro 2/project_1/project_1.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Jessen/Desktop/project_1' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/Jessen/Desktop/micro 2/project_1/project_1.gen/sources_1', nor could it be found using path 'C:/Users/Jessen/Desktop/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 1002.105 ; gain = 0.000
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-18:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.105 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319753909A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2262.816 ; gain = 1260.711
set_property PROGRAM.FILE {C:/Users/Jessen/Desktop/micro 2/project_1/project_1.runs/impl_1/loopback.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jessen/Desktop/micro 2/project_1/project_1.runs/impl_1/loopback.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec 15 12:46:24 2020] Launched synth_1...
Run output will be captured here: C:/Users/Jessen/Desktop/micro 2/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 15 12:46:25 2020] Launched impl_1...
Run output will be captured here: C:/Users/Jessen/Desktop/micro 2/project_1/project_1.runs/impl_1/runme.log
