/*
 * Instance header file for PIC32CM5164LE00100
 *
 * Copyright (c) 2024 Microchip Technology Inc. and its subsidiaries.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2022-09-09T06:08:26Z */
#ifndef _PIC32CMLE00_OSCCTRL_INSTANCE_
#define _PIC32CMLE00_OSCCTRL_INSTANCE_


/* ========== Instance Parameter definitions for OSCCTRL peripheral ========== */
#define OSCCTRL_CFD_VERSION                      (0x112)    
#define OSCCTRL_DFLL48M_COARSE_MSB               (5)        
#define OSCCTRL_DFLL48M_FINE_MSB                 (9)        
#define OSCCTRL_DFLL48M_VERSION                  (0x3d0)    
#define OSCCTRL_DFLLULP_VERSION                  (0x100)    
#define OSCCTRL_FDPLL_VERSION                    (0x213)    
#define OSCCTRL_GCLK_ID_DFLL48M                  (3)        /* Index of Generic Clock for DFLL48M */
#define OSCCTRL_GCLK_ID_DFLLULP                  (2)        /* Index of Generic Clock for DFLLULP */
#define OSCCTRL_GCLK_ID_FDPLL                    (0)        /* Index of Generic Clock for DPLL */
#define OSCCTRL_GCLK_ID_FDPLL32K                 (1)        /* Index of Generic Clock for DPLL 32K */
#define OSCCTRL_INSTANCE_ID                      (4)        /* Instance index for OSCCTRL */
#define OSCCTRL_OSC16M_VERSION                   (0x102)    
#define OSCCTRL_XOSC_VERSION                     (0x210)    

#endif /* _PIC32CMLE00_OSCCTRL_INSTANCE_ */
