
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+48 (git sha1 14d50a176d5, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openlane/designs/addsub4/src/addsub4_top.v
Parsing SystemVerilog input from `/openlane/designs/addsub4/src/addsub4_top.v' to AST representation.
Generating RTLIL representation for module `\addsub4_top'.
Successfully finished Verilog frontend.

2. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/addsub4/runs/run1/tmp/synthesis/hierarchy.dot'.
Dumping module addsub4_top to page 1.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \addsub4_top

3.2. Analyzing design hierarchy..
Top module:  \addsub4_top
Removed 0 unused modules.

4. Executing TRIBUF pass.

5. Executing HIERARCHY pass (managing design hierarchy).

5.1. Analyzing design hierarchy..
Top module:  \addsub4_top

5.2. Analyzing design hierarchy..
Top module:  \addsub4_top
Removed 0 unused modules.

6. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/openlane/designs/addsub4/src/addsub4_top.v:43$14 in module addsub4_top.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/addsub4/src/addsub4_top.v:23$1 in module addsub4_top.
Removed a total of 0 dead cases.

8. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 6 redundant assignments.
Promoted 0 assignments to connections.

9. Executing PROC_INIT pass (extract init attributes).

10. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\addsub4_top.$proc$/openlane/designs/addsub4/src/addsub4_top.v:43$14'.
Found async reset \rst_n in `\addsub4_top.$proc$/openlane/designs/addsub4/src/addsub4_top.v:23$1'.

11. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

12. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\addsub4_top.$proc$/openlane/designs/addsub4/src/addsub4_top.v:43$14'.
     1/3: $0\ovf_out[0:0]
     2/3: $0\cout_out[0:0]
     3/3: $0\y_out[3:0]
Creating decoders for process `\addsub4_top.$proc$/openlane/designs/addsub4/src/addsub4_top.v:23$1'.
     1/3: $0\sub_r[0:0]
     2/3: $0\b_r[3:0]
     3/3: $0\a_r[3:0]

13. Executing PROC_DLATCH pass (convert process syncs to latches).

14. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\addsub4_top.\y_out' using process `\addsub4_top.$proc$/openlane/designs/addsub4/src/addsub4_top.v:43$14'.
  created $adff cell `$procdff$16' with positive edge clock and negative level reset.
Creating register for signal `\addsub4_top.\cout_out' using process `\addsub4_top.$proc$/openlane/designs/addsub4/src/addsub4_top.v:43$14'.
  created $adff cell `$procdff$17' with positive edge clock and negative level reset.
Creating register for signal `\addsub4_top.\ovf_out' using process `\addsub4_top.$proc$/openlane/designs/addsub4/src/addsub4_top.v:43$14'.
  created $adff cell `$procdff$18' with positive edge clock and negative level reset.
Creating register for signal `\addsub4_top.\a_r' using process `\addsub4_top.$proc$/openlane/designs/addsub4/src/addsub4_top.v:23$1'.
  created $adff cell `$procdff$19' with positive edge clock and negative level reset.
Creating register for signal `\addsub4_top.\b_r' using process `\addsub4_top.$proc$/openlane/designs/addsub4/src/addsub4_top.v:23$1'.
  created $adff cell `$procdff$20' with positive edge clock and negative level reset.
Creating register for signal `\addsub4_top.\sub_r' using process `\addsub4_top.$proc$/openlane/designs/addsub4/src/addsub4_top.v:23$1'.
  created $adff cell `$procdff$21' with positive edge clock and negative level reset.

15. Executing PROC_MEMWR pass (convert process memory writes to cells).

16. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `addsub4_top.$proc$/openlane/designs/addsub4/src/addsub4_top.v:43$14'.
Removing empty process `addsub4_top.$proc$/openlane/designs/addsub4/src/addsub4_top.v:23$1'.
Cleaned up 0 empty switches.

17. Executing CHECK pass (checking for obvious problems).
Checking module addsub4_top...
Found and reported 0 problems.

18. Executing OPT_EXPR pass (perform const folding).
Optimizing module addsub4_top.

19. Executing FLATTEN pass (flatten design).

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module addsub4_top.

21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \addsub4_top..
Removed 2 unused cells and 11 unused wires.
<suppressed ~3 debug messages>

22. Executing OPT pass (performing simple optimizations).

22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module addsub4_top.

22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\addsub4_top'.
Removed a total of 0 cells.

22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \addsub4_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \addsub4_top.
Performed a total of 0 changes.

22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\addsub4_top'.
Removed a total of 0 cells.

22.6. Executing OPT_DFF pass (perform DFF optimizations).

22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \addsub4_top..

22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module addsub4_top.

22.9. Finished OPT passes. (There is nothing left to do.)

23. Executing FSM pass (extract and optimize FSM).

23.1. Executing FSM_DETECT pass (finding FSMs in design).

23.2. Executing FSM_EXTRACT pass (extracting FSM from design).

23.3. Executing FSM_OPT pass (simple optimizations of FSMs).

23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \addsub4_top..

23.5. Executing FSM_OPT pass (simple optimizations of FSMs).

23.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

23.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

23.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

24. Executing OPT pass (performing simple optimizations).

24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module addsub4_top.

24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\addsub4_top'.
Removed a total of 0 cells.

24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \addsub4_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \addsub4_top.
Performed a total of 0 changes.

24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\addsub4_top'.
Removed a total of 0 cells.

24.6. Executing OPT_DFF pass (perform DFF optimizations).

24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \addsub4_top..

24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module addsub4_top.

24.9. Finished OPT passes. (There is nothing left to do.)

25. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 5) from port A of cell addsub4_top.$add$/openlane/designs/addsub4/src/addsub4_top.v:37$4 ($add).
Removed top 1 bits (of 5) from port B of cell addsub4_top.$add$/openlane/designs/addsub4/src/addsub4_top.v:37$4 ($add).

26. Executing PEEPOPT pass (run peephole optimizers).

27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \addsub4_top..

28. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module addsub4_top:
  creating $macc model for $add$/openlane/designs/addsub4/src/addsub4_top.v:37$4 ($add).
  creating $macc model for $add$/openlane/designs/addsub4/src/addsub4_top.v:37$5 ($add).
  merging $macc model for $add$/openlane/designs/addsub4/src/addsub4_top.v:37$4 into $add$/openlane/designs/addsub4/src/addsub4_top.v:37$5.
  creating $alu model for $macc $add$/openlane/designs/addsub4/src/addsub4_top.v:37$5.
  creating $alu cell for $add$/openlane/designs/addsub4/src/addsub4_top.v:37$5: $auto$alumacc.cc:485:replace_alu$22
  created 1 $alu and 0 $macc cells.

29. Executing SHARE pass (SAT-based resource sharing).

30. Executing OPT pass (performing simple optimizations).

30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module addsub4_top.

30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\addsub4_top'.
Removed a total of 0 cells.

30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \addsub4_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \addsub4_top.
Performed a total of 0 changes.

30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\addsub4_top'.
Removed a total of 0 cells.

30.6. Executing OPT_DFF pass (perform DFF optimizations).

30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \addsub4_top..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module addsub4_top.

30.9. Rerunning OPT passes. (Maybe there is more to do..)

30.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \addsub4_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

30.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \addsub4_top.
Performed a total of 0 changes.

30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\addsub4_top'.
Removed a total of 0 cells.

30.13. Executing OPT_DFF pass (perform DFF optimizations).

30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \addsub4_top..

30.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module addsub4_top.

30.16. Finished OPT passes. (There is nothing left to do.)

31. Executing MEMORY pass.

31.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

31.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

31.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

31.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

31.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

31.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \addsub4_top..

31.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

31.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \addsub4_top..

31.10. Executing MEMORY_COLLECT pass (generating $mem cells).

32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \addsub4_top..

33. Executing OPT pass (performing simple optimizations).

33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module addsub4_top.

33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\addsub4_top'.
Removed a total of 0 cells.

33.3. Executing OPT_DFF pass (perform DFF optimizations).

33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \addsub4_top..

33.5. Finished fast OPT passes.

34. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module addsub4_top.

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\addsub4_top'.
Removed a total of 0 cells.

35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \addsub4_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \addsub4_top.
Performed a total of 0 changes.

35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\addsub4_top'.
Removed a total of 0 cells.

35.6. Executing OPT_SHARE pass.

35.7. Executing OPT_DFF pass (perform DFF optimizations).

35.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \addsub4_top..

35.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module addsub4_top.

35.10. Finished OPT passes. (There is nothing left to do.)

36. Executing TECHMAP pass (map to technology primitives).

36.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

36.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using template $paramod$b85fbb3374a1d9ba7ee4f4d6323c30f939df3ada\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~239 debug messages>

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module addsub4_top.
<suppressed ~12 debug messages>

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\addsub4_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

37.3. Executing OPT_DFF pass (perform DFF optimizations).

37.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \addsub4_top..
Removed 3 unused cells and 26 unused wires.
<suppressed ~4 debug messages>

37.5. Finished fast OPT passes.

38. Executing ABC pass (technology mapping using ABC).

38.1. Extracting gate netlist of module `\addsub4_top' to `<abc-temp-dir>/input.blif'..
Extracted 34 gates and 43 wires to a netlist network with 9 inputs and 6 outputs.

38.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

38.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        3
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               XOR cells:        6
ABC RESULTS:              XNOR cells:        6
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:                OR cells:        4
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        6
Removing temp directory.

39. Executing OPT pass (performing simple optimizations).

39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module addsub4_top.

39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\addsub4_top'.
Removed a total of 0 cells.

39.3. Executing OPT_DFF pass (perform DFF optimizations).

39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \addsub4_top..
Removed 0 unused cells and 32 unused wires.
<suppressed ~2 debug messages>

39.5. Finished fast OPT passes.

40. Executing HIERARCHY pass (managing design hierarchy).

40.1. Analyzing design hierarchy..
Top module:  \addsub4_top

40.2. Analyzing design hierarchy..
Top module:  \addsub4_top
Removed 0 unused modules.

41. Printing statistics.

=== addsub4_top ===

   Number of wires:                 37
   Number of wire bits:             56
   Number of public wires:          13
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $_ANDNOT_                       6
     $_DFF_PN0_                     15
     $_MUX_                          2
     $_NOR_                          1
     $_NOT_                          3
     $_ORNOT_                        2
     $_OR_                           4
     $_XNOR_                         6
     $_XOR_                          6

42. Executing CHECK pass (checking for obvious problems).
Checking module addsub4_top...
Found and reported 0 problems.

43. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/addsub4/runs/run1/tmp/synthesis/post_techmap.dot'.
Dumping module addsub4_top to page 1.

44. Executing SHARE pass (SAT-based resource sharing).

45. Executing OPT pass (performing simple optimizations).

45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module addsub4_top.

45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\addsub4_top'.
Removed a total of 0 cells.

45.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \addsub4_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

45.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \addsub4_top.
Performed a total of 0 changes.

45.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\addsub4_top'.
Removed a total of 0 cells.

45.6. Executing OPT_DFF pass (perform DFF optimizations).

45.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \addsub4_top..

45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module addsub4_top.

45.9. Finished OPT passes. (There is nothing left to do.)

46. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \addsub4_top..

47. Printing statistics.

=== addsub4_top ===

   Number of wires:                 37
   Number of wire bits:             56
   Number of public wires:          13
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $_ANDNOT_                       6
     $_DFF_PN0_                     15
     $_MUX_                          2
     $_NOR_                          1
     $_NOT_                          3
     $_ORNOT_                        2
     $_OR_                           4
     $_XNOR_                         6
     $_XOR_                          6

mapping tbuf

48. Executing TECHMAP pass (map to technology primitives).

48.1. Executing Verilog-2005 frontend: /home/abhishek/OpenLane/pdk_new/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/abhishek/OpenLane/pdk_new/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

48.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

49. Executing SIMPLEMAP pass (map simple cells to gate primitives).

50. Executing TECHMAP pass (map to technology primitives).

50.1. Executing Verilog-2005 frontend: /home/abhishek/OpenLane/pdk_new/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/abhishek/OpenLane/pdk_new/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

50.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

51. Executing SIMPLEMAP pass (map simple cells to gate primitives).

52. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

52.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\addsub4_top':
  mapped 15 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.

53. Printing statistics.

=== addsub4_top ===

   Number of wires:                 37
   Number of wire bits:             56
   Number of public wires:          13
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $_ANDNOT_                       6
     $_MUX_                          2
     $_NOR_                          1
     $_NOT_                          3
     $_ORNOT_                        2
     $_OR_                           4
     $_XNOR_                         6
     $_XOR_                          6
     sky130_fd_sc_hd__dfrtp_2       15

[INFO]: USING STRATEGY AREA 0

54. Executing ABC pass (technology mapping using ABC).

54.1. Extracting gate netlist of module `\addsub4_top' to `/tmp/yosys-abc-l2d6Sw/input.blif'..
Extracted 30 gates and 39 wires to a netlist network with 9 inputs and 6 outputs.

54.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-l2d6Sw/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-l2d6Sw/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-l2d6Sw/input.blif 
ABC: + read_lib -w /openlane/designs/addsub4/runs/run1/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.07 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/addsub4/runs/run1/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.11 sec
ABC: Memory =    9.54 MB. Time =     0.11 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/addsub4/runs/run1/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/addsub4/runs/run1/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 20000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 20000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 20000.0 
ABC: Current delay (1275.51 ps) does not exceed the target delay (20000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 20000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     26 (  3.8 %)   Cap = 11.5 ff (  0.5 %)   Area =      225.22 ( 96.2 %)   Delay =  1276.64 ps  ( 42.3 %)               
ABC: Path  0 --       3 : 0    7 pi                      A =   0.00  Df =  66.5  -36.4 ps  S =  99.0 ps  Cin =  0.0 ff  Cout =  20.3 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      19 : 2    2 sky130_fd_sc_hd__or2_2  A =   6.26  Df = 322.2 -134.9 ps  S =  58.7 ps  Cin =  1.5 ff  Cout =   4.0 ff  Cmax = 299.4 ff  G =  266  
ABC: Path  2 --      23 : 3    2 sky130_fd_sc_hd__and3_2 A =   7.51  Df = 520.5 -167.0 ps  S =  51.0 ps  Cin =  1.5 ff  Cout =   4.3 ff  Cmax = 309.5 ff  G =  275  
ABC: Path  3 --      24 : 3    2 sky130_fd_sc_hd__a21o_2 A =   8.76  Df = 725.5 -261.5 ps  S =  67.2 ps  Cin =  2.4 ff  Cout =  10.9 ff  Cmax = 309.5 ff  G =  449  
ABC: Path  4 --      26 : 3    4 sky130_fd_sc_hd__a21o_2 A =   8.76  Df = 960.6 -343.4 ps  S =  71.9 ps  Cin =  2.4 ff  Cout =  11.9 ff  Cmax = 309.5 ff  G =  486  
ABC: Path  5 --      34 : 4    1 sky130_fd_sc_hd__o22a_2 A =  10.01  Df =1276.6  -15.7 ps  S = 176.8 ps  Cin =  2.4 ff  Cout =  33.4 ff  Cmax = 304.9 ff  G = 1417  
ABC: Start-point = pi2 (\sub_r).  End-point = po0 (\sum [3]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =    9/    6  lat =    0  nd =    26  edge =     64  area =225.28  delay = 6.00  lev = 6
ABC: + write_blif /tmp/yosys-abc-l2d6Sw/output.blif 

54.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        2
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        6
Removing temp directory.

55. Executing SETUNDEF pass (replace undef values with defined constants).

56. Executing HILOMAP pass (mapping to constant drivers).

57. Executing SPLITNETS pass (splitting up multi-bit signals).

58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \addsub4_top..
Removed 0 unused cells and 39 unused wires.
<suppressed ~1 debug messages>

59. Executing INSBUF pass (insert buffer cells for connected wires).

60. Executing CHECK pass (checking for obvious problems).
Checking module addsub4_top...
Warning: Wire addsub4_top.\y_out [3] is used but has no driver.
Warning: Wire addsub4_top.\y_out [2] is used but has no driver.
Warning: Wire addsub4_top.\y_out [1] is used but has no driver.
Warning: Wire addsub4_top.\y_out [0] is used but has no driver.
Warning: Wire addsub4_top.\ovf_out is used but has no driver.
Warning: Wire addsub4_top.\cout_out is used but has no driver.
Found and reported 6 problems.

61. Printing statistics.

=== addsub4_top ===

   Number of wires:                 43
   Number of wire bits:             52
   Number of public wires:          23
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     sky130_fd_sc_hd__a21o_2         4
     sky130_fd_sc_hd__a21oi_2        1
     sky130_fd_sc_hd__and3_2         3
     sky130_fd_sc_hd__dfrtp_2       15
     sky130_fd_sc_hd__inv_2          1
     sky130_fd_sc_hd__mux2_2         1
     sky130_fd_sc_hd__nand2_2        4
     sky130_fd_sc_hd__nor2_2         1
     sky130_fd_sc_hd__o21a_2         2
     sky130_fd_sc_hd__o22a_2         1
     sky130_fd_sc_hd__or2_2          3
     sky130_fd_sc_hd__or2b_2         2
     sky130_fd_sc_hd__xnor2_2        2
     sky130_fd_sc_hd__xor2_2         1

   Chip area for module '\addsub4_top': 619.344000

62. Executing Verilog backend.
Dumping module `\addsub4_top'.

Warnings: 6 unique messages, 6 total
End of script. Logfile hash: ec70001272, CPU: user 0.51s system 0.05s, MEM: 28.00 MB peak
Yosys 0.30+48 (git sha1 14d50a176d5, gcc 8.3.1 -fPIC -Os)
Time spent: 43% 2x abc (0 sec), 17% 1x dfflibmap (0 sec), ...
