--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml stopwatch.twx stopwatch.ncd -o stopwatch.twr stopwatch.pcf
-ucf nexys3.ucf

Design file:              stopwatch.ncd
Physical constraint file: stopwatch.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2870 paths analyzed, 265 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.997ns.
--------------------------------------------------------------------------------

Paths for end point _pause/d1/Q (SLICE_X14Y44.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/t1/counter_14 (FF)
  Destination:          _pause/d1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.937ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.425 - 0.450)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/t1/counter_14 to _pause/d1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.CQ      Tcko                  0.408   _reset/t1/counter<15>
                                                       _reset/t1/counter_14
    SLICE_X25Y27.A2      net (fanout=3)        0.901   _reset/t1/counter<14>
    SLICE_X25Y27.A       Tilo                  0.259   btn_reset
                                                       _reset/t1/slow_clk_en<26>1
    SLICE_X23Y28.B1      net (fanout=6)        0.647   _pause/t1/slow_clk_en<26>
    SLICE_X23Y28.B       Tilo                  0.259   _clock_divider/counter_400hz<15>
                                                       _reset/t1/slow_clk_en<26>4_1
    SLICE_X14Y44.CE      net (fanout=19)       2.132   _reset/t1/slow_clk_en<26>4
    SLICE_X14Y44.CLK     Tceck                 0.331   _pause/d1/Q
                                                       _pause/d1/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.937ns (1.257ns logic, 3.680ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/t1/counter_15 (FF)
  Destination:          _pause/d1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.934ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.425 - 0.450)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/t1/counter_15 to _pause/d1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.DQ      Tcko                  0.408   _reset/t1/counter<15>
                                                       _reset/t1/counter_15
    SLICE_X25Y27.A4      net (fanout=3)        0.898   _reset/t1/counter<15>
    SLICE_X25Y27.A       Tilo                  0.259   btn_reset
                                                       _reset/t1/slow_clk_en<26>1
    SLICE_X23Y28.B1      net (fanout=6)        0.647   _pause/t1/slow_clk_en<26>
    SLICE_X23Y28.B       Tilo                  0.259   _clock_divider/counter_400hz<15>
                                                       _reset/t1/slow_clk_en<26>4_1
    SLICE_X14Y44.CE      net (fanout=19)       2.132   _reset/t1/slow_clk_en<26>4
    SLICE_X14Y44.CLK     Tceck                 0.331   _pause/d1/Q
                                                       _pause/d1/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.934ns (1.257ns logic, 3.677ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/t1/counter_17 (FF)
  Destination:          _pause/d1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.892ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.425 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/t1/counter_17 to _pause/d1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.BQ      Tcko                  0.408   _reset/t1/counter<17>
                                                       _reset/t1/counter_17
    SLICE_X25Y27.A1      net (fanout=3)        0.856   _reset/t1/counter<17>
    SLICE_X25Y27.A       Tilo                  0.259   btn_reset
                                                       _reset/t1/slow_clk_en<26>1
    SLICE_X23Y28.B1      net (fanout=6)        0.647   _pause/t1/slow_clk_en<26>
    SLICE_X23Y28.B       Tilo                  0.259   _clock_divider/counter_400hz<15>
                                                       _reset/t1/slow_clk_en<26>4_1
    SLICE_X14Y44.CE      net (fanout=19)       2.132   _reset/t1/slow_clk_en<26>4
    SLICE_X14Y44.CLK     Tceck                 0.331   _pause/d1/Q
                                                       _pause/d1/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.892ns (1.257ns logic, 3.635ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point _reset/d1/Q (SLICE_X15Y44.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/t1/counter_14 (FF)
  Destination:          _reset/d1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.922ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.425 - 0.450)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/t1/counter_14 to _reset/d1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.CQ      Tcko                  0.408   _reset/t1/counter<15>
                                                       _reset/t1/counter_14
    SLICE_X25Y27.A2      net (fanout=3)        0.901   _reset/t1/counter<14>
    SLICE_X25Y27.A       Tilo                  0.259   btn_reset
                                                       _reset/t1/slow_clk_en<26>1
    SLICE_X23Y28.B1      net (fanout=6)        0.647   _pause/t1/slow_clk_en<26>
    SLICE_X23Y28.B       Tilo                  0.259   _clock_divider/counter_400hz<15>
                                                       _reset/t1/slow_clk_en<26>4_1
    SLICE_X15Y44.CE      net (fanout=19)       2.132   _reset/t1/slow_clk_en<26>4
    SLICE_X15Y44.CLK     Tceck                 0.316   _reset/d1/Q
                                                       _reset/d1/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.922ns (1.242ns logic, 3.680ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/t1/counter_15 (FF)
  Destination:          _reset/d1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.919ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.425 - 0.450)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/t1/counter_15 to _reset/d1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.DQ      Tcko                  0.408   _reset/t1/counter<15>
                                                       _reset/t1/counter_15
    SLICE_X25Y27.A4      net (fanout=3)        0.898   _reset/t1/counter<15>
    SLICE_X25Y27.A       Tilo                  0.259   btn_reset
                                                       _reset/t1/slow_clk_en<26>1
    SLICE_X23Y28.B1      net (fanout=6)        0.647   _pause/t1/slow_clk_en<26>
    SLICE_X23Y28.B       Tilo                  0.259   _clock_divider/counter_400hz<15>
                                                       _reset/t1/slow_clk_en<26>4_1
    SLICE_X15Y44.CE      net (fanout=19)       2.132   _reset/t1/slow_clk_en<26>4
    SLICE_X15Y44.CLK     Tceck                 0.316   _reset/d1/Q
                                                       _reset/d1/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.919ns (1.242ns logic, 3.677ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/t1/counter_17 (FF)
  Destination:          _reset/d1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.877ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.425 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/t1/counter_17 to _reset/d1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.BQ      Tcko                  0.408   _reset/t1/counter<17>
                                                       _reset/t1/counter_17
    SLICE_X25Y27.A1      net (fanout=3)        0.856   _reset/t1/counter<17>
    SLICE_X25Y27.A       Tilo                  0.259   btn_reset
                                                       _reset/t1/slow_clk_en<26>1
    SLICE_X23Y28.B1      net (fanout=6)        0.647   _pause/t1/slow_clk_en<26>
    SLICE_X23Y28.B       Tilo                  0.259   _clock_divider/counter_400hz<15>
                                                       _reset/t1/slow_clk_en<26>4_1
    SLICE_X15Y44.CE      net (fanout=19)       2.132   _reset/t1/slow_clk_en<26>4
    SLICE_X15Y44.CLK     Tceck                 0.316   _reset/d1/Q
                                                       _reset/d1/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.877ns (1.242ns logic, 3.635ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point _clock_divider/counter_1hz_5 (SLICE_X19Y27.B2), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _clock_divider/counter_1hz_12 (FF)
  Destination:          _clock_divider/counter_1hz_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.287ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.149 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _clock_divider/counter_1hz_12 to _clock_divider/counter_1hz_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y29.BQ      Tcko                  0.391   _clock_divider/counter_1hz<14>
                                                       _clock_divider/counter_1hz_12
    SLICE_X21Y29.D2      net (fanout=2)        1.263   _clock_divider/counter_1hz<12>
    SLICE_X21Y29.D       Tilo                  0.259   _clock_divider/counter_1hz[31]_GND_5_o_equal_2_o<31>1
                                                       _clock_divider/counter_1hz[31]_GND_5_o_equal_2_o<31>2
    SLICE_X23Y29.D1      net (fanout=2)        0.654   _clock_divider/counter_1hz[31]_GND_5_o_equal_2_o<31>1
    SLICE_X23Y29.D       Tilo                  0.259   _clock_divider/counter_1hz<10>
                                                       _clock_divider/counter_1hz[31]_GND_5_o_equal_2_o<31>5
    SLICE_X19Y27.B2      net (fanout=21)       1.139   _clock_divider/counter_1hz[31]_GND_5_o_equal_2_o
    SLICE_X19Y27.CLK     Tas                   0.322   _clock_divider/counter_1hz<7>
                                                       _clock_divider/counter_1hz_5_rstpot
                                                       _clock_divider/counter_1hz_5
    -------------------------------------------------  ---------------------------
    Total                                      4.287ns (1.231ns logic, 3.056ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _clock_divider/counter_1hz_14 (FF)
  Destination:          _clock_divider/counter_1hz_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.678ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.149 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _clock_divider/counter_1hz_14 to _clock_divider/counter_1hz_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y29.DQ      Tcko                  0.391   _clock_divider/counter_1hz<14>
                                                       _clock_divider/counter_1hz_14
    SLICE_X21Y29.D1      net (fanout=2)        0.654   _clock_divider/counter_1hz<14>
    SLICE_X21Y29.D       Tilo                  0.259   _clock_divider/counter_1hz[31]_GND_5_o_equal_2_o<31>1
                                                       _clock_divider/counter_1hz[31]_GND_5_o_equal_2_o<31>2
    SLICE_X23Y29.D1      net (fanout=2)        0.654   _clock_divider/counter_1hz[31]_GND_5_o_equal_2_o<31>1
    SLICE_X23Y29.D       Tilo                  0.259   _clock_divider/counter_1hz<10>
                                                       _clock_divider/counter_1hz[31]_GND_5_o_equal_2_o<31>5
    SLICE_X19Y27.B2      net (fanout=21)       1.139   _clock_divider/counter_1hz[31]_GND_5_o_equal_2_o
    SLICE_X19Y27.CLK     Tas                   0.322   _clock_divider/counter_1hz<7>
                                                       _clock_divider/counter_1hz_5_rstpot
                                                       _clock_divider/counter_1hz_5
    -------------------------------------------------  ---------------------------
    Total                                      3.678ns (1.231ns logic, 2.447ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/t1/counter_3 (FF)
  Destination:          _clock_divider/counter_1hz_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.593ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.239 - 0.256)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/t1/counter_3 to _clock_divider/counter_1hz_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.408   _reset/t1/counter<3>
                                                       _reset/t1/counter_3
    SLICE_X21Y29.B2      net (fanout=5)        0.805   _reset/t1/counter<3>
    SLICE_X21Y29.B       Tilo                  0.259   _clock_divider/counter_1hz[31]_GND_5_o_equal_2_o<31>1
                                                       _clock_divider/counter_1hz[31]_GND_5_o_equal_2_o<31>3
    SLICE_X23Y29.D5      net (fanout=2)        0.401   _clock_divider/counter_1hz[31]_GND_5_o_equal_2_o<31>2
    SLICE_X23Y29.D       Tilo                  0.259   _clock_divider/counter_1hz<10>
                                                       _clock_divider/counter_1hz[31]_GND_5_o_equal_2_o<31>5
    SLICE_X19Y27.B2      net (fanout=21)       1.139   _clock_divider/counter_1hz[31]_GND_5_o_equal_2_o
    SLICE_X19Y27.CLK     Tas                   0.322   _clock_divider/counter_1hz<7>
                                                       _clock_divider/counter_1hz_5_rstpot
                                                       _clock_divider/counter_1hz_5
    -------------------------------------------------  ---------------------------
    Total                                      3.593ns (1.248ns logic, 2.345ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point _clock_divider/clk_400hz (SLICE_X24Y25.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _clock_divider/clk_400hz (FF)
  Destination:          _clock_divider/clk_400hz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _clock_divider/clk_400hz to _clock_divider/clk_400hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y25.CQ      Tcko                  0.200   _clock_divider/counter_400hz<16>
                                                       _clock_divider/clk_400hz
    SLICE_X24Y25.C5      net (fanout=2)        0.068   _clock_divider/clk_400hz
    SLICE_X24Y25.CLK     Tah         (-Th)    -0.190   _clock_divider/counter_400hz<16>
                                                       _clock_divider/clk_400hz_rstpot
                                                       _clock_divider/clk_400hz
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.390ns logic, 0.068ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------

Paths for end point _reset/t1/counter_5 (SLICE_X20Y27.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.508ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _reset/t1/counter_5 (FF)
  Destination:          _reset/t1/counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.508ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _reset/t1/counter_5 to _reset/t1/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y27.BQ      Tcko                  0.200   _reset/t1/counter<7>
                                                       _reset/t1/counter_5
    SLICE_X20Y27.B5      net (fanout=3)        0.074   _reset/t1/counter<5>
    SLICE_X20Y27.CLK     Tah         (-Th)    -0.234   _reset/t1/counter<7>
                                                       _reset/t1/counter<5>_rt
                                                       _reset/t1/Mcount_counter_cy<7>
                                                       _reset/t1/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.508ns (0.434ns logic, 0.074ns route)
                                                       (85.4% logic, 14.6% route)

--------------------------------------------------------------------------------

Paths for end point _reset/t1/counter_17 (SLICE_X20Y30.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _reset/t1/counter_17 (FF)
  Destination:          _reset/t1/counter_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.512ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _reset/t1/counter_17 to _reset/t1/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.BQ      Tcko                  0.200   _reset/t1/counter<17>
                                                       _reset/t1/counter_17
    SLICE_X20Y30.B5      net (fanout=3)        0.078   _reset/t1/counter<17>
    SLICE_X20Y30.CLK     Tah         (-Th)    -0.234   _reset/t1/counter<17>
                                                       _reset/t1/counter<17>_rt
                                                       _reset/t1/Mcount_counter_xor<17>
                                                       _reset/t1/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      0.512ns (0.434ns logic, 0.078ns route)
                                                       (84.8% logic, 15.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: _reset/t1/counter<3>/CLK
  Logical resource: _reset/t1/counter_0/CK
  Location pin: SLICE_X20Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: _reset/t1/counter<3>/CLK
  Logical resource: _reset/t1/counter_1/CK
  Location pin: SLICE_X20Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.997|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2870 paths, 0 nets, and 401 connections

Design statistics:
   Minimum period:   4.997ns{1}   (Maximum frequency: 200.120MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 14 14:09:23 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



