// Seed: 999884945
module module_0 #(
    parameter id_9 = 32'd41
) (
    output wor id_0#(.id_8(-1)),
    output tri id_1,
    input supply1 id_2,
    input supply1 id_3,
    output wire id_4,
    input tri1 id_5,
    input tri0 id_6
);
  wire _id_9;
  logic [7:0]["" : 1  ==  1] id_10;
  assign module_1.id_2 = 0;
  assign id_1 = id_10[id_9 : 1];
  wire id_11;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input wire id_2,
    input supply1 id_3,
    input wand id_4,
    output uwire id_5
);
  xor primCall (id_5, id_1, id_2, id_0);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_2,
      id_1,
      id_5,
      id_3,
      id_4
  );
endmodule
