-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity WebModel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    dense_69_input_input_array_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    dense_69_input_input_array_ce0 : OUT STD_LOGIC;
    dense_69_input_input_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_69_input_input_ndim : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_69_input_input_numel : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_69_input_input_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    dense_69_input_input_shape_ce0 : OUT STD_LOGIC;
    dense_69_input_input_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_71_output_array_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    dense_71_output_array_ce0 : OUT STD_LOGIC;
    dense_71_output_array_we0 : OUT STD_LOGIC;
    dense_71_output_array_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_71_output_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_71_output_ndim : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_71_output_numel : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_71_output_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    dense_71_output_shape_ce0 : OUT STD_LOGIC;
    dense_71_output_shape_we0 : OUT STD_LOGIC;
    dense_71_output_shape_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    dense_71_output_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_71_output_shape_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    dense_71_output_shape_ce1 : OUT STD_LOGIC;
    dense_71_output_shape_we1 : OUT STD_LOGIC;
    dense_71_output_shape_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    dense_71_output_shape_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of WebModel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "WebModel,hls_ip_2018_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a200tsbv484-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.192000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=688,HLS_SYN_DSP=403,HLS_SYN_FF=46166,HLS_SYN_LUT=37885,HLS_VERSION=2018_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (25 downto 0) := "00000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (25 downto 0) := "00000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (25 downto 0) := "00000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (25 downto 0) := "00000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (25 downto 0) := "00000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (25 downto 0) := "00000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (25 downto 0) := "00001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (25 downto 0) := "00010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (25 downto 0) := "00100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (25 downto 0) := "01000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (25 downto 0) := "10000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_40 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001000000";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_1000 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000001000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv64_18F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000110001111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_3E7A56E6 : STD_LOGIC_VECTOR (31 downto 0) := "00111110011110100101011011100110";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv15_63C0 : STD_LOGIC_VECTOR (14 downto 0) := "110001111000000";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv13_1000 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal dense_69_output_arra_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_69_output_arra_ce0 : STD_LOGIC;
    signal dense_69_output_arra_we0 : STD_LOGIC;
    signal dense_69_output_arra_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_69_output_arra_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_69_output_arra_ce1 : STD_LOGIC;
    signal dense_69_output_arra_we1 : STD_LOGIC;
    signal dense_69_output_ndim : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_69_output_nume : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_69_kernel_arra_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_69_kernel_arra_ce0 : STD_LOGIC;
    signal dense_69_kernel_arra_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_69_kernel_arra_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_69_kernel_arra_7_ce0 : STD_LOGIC;
    signal dense_69_kernel_arra_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_69_kernel_arra_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_69_kernel_arra_6_ce0 : STD_LOGIC;
    signal dense_69_kernel_arra_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_69_kernel_arra_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_69_kernel_arra_5_ce0 : STD_LOGIC;
    signal dense_69_kernel_arra_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_69_kernel_arra_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_69_kernel_arra_4_ce0 : STD_LOGIC;
    signal dense_69_kernel_arra_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_69_kernel_arra_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_69_kernel_arra_3_ce0 : STD_LOGIC;
    signal dense_69_kernel_arra_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_69_kernel_arra_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_69_kernel_arra_2_ce0 : STD_LOGIC;
    signal dense_69_kernel_arra_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_69_kernel_arra_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_69_kernel_arra_1_ce0 : STD_LOGIC;
    signal dense_69_kernel_arra_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_69_kernel_arra_8_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_69_kernel_arra_8_ce0 : STD_LOGIC;
    signal dense_69_kernel_arra_8_we0 : STD_LOGIC;
    signal dense_69_kernel_arra_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_69_kernel_arra_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_69_bias_array_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal dense_69_bias_array_ce0 : STD_LOGIC;
    signal dense_69_bias_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_69_bias_array_9_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_69_bias_array_9_ce0 : STD_LOGIC;
    signal dense_69_bias_array_9_we0 : STD_LOGIC;
    signal dense_69_bias_array_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_70_output_arra_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_70_output_arra_ce0 : STD_LOGIC;
    signal dense_70_output_arra_we0 : STD_LOGIC;
    signal dense_70_output_arra_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_70_output_arra_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_70_output_ndim : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_70_output_nume : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_70_kernel_arra_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_70_kernel_arra_ce0 : STD_LOGIC;
    signal dense_70_kernel_arra_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_70_kernel_arra_1_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_70_kernel_arra_1_ce0 : STD_LOGIC;
    signal dense_70_kernel_arra_1_we0 : STD_LOGIC;
    signal dense_70_kernel_arra_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_70_kernel_ndim : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_70_kernel_nume : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_70_bias_array_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_70_bias_array_7_ce0 : STD_LOGIC;
    signal dense_70_bias_array_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_70_bias_array_s_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_70_bias_array_s_ce0 : STD_LOGIC;
    signal dense_70_bias_array_s_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_70_bias_array_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_70_bias_array_1_ce0 : STD_LOGIC;
    signal dense_70_bias_array_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_70_bias_array_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_70_bias_array_2_ce0 : STD_LOGIC;
    signal dense_70_bias_array_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_70_bias_array_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_70_bias_array_3_ce0 : STD_LOGIC;
    signal dense_70_bias_array_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_70_bias_array_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_70_bias_array_4_ce0 : STD_LOGIC;
    signal dense_70_bias_array_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_70_bias_array_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_70_bias_array_5_ce0 : STD_LOGIC;
    signal dense_70_bias_array_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_70_bias_array_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_70_bias_array_6_ce0 : STD_LOGIC;
    signal dense_70_bias_array_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_70_bias_array_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_70_bias_array_ce0 : STD_LOGIC;
    signal dense_70_bias_array_we0 : STD_LOGIC;
    signal dense_70_bias_array_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_70_bias_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_70_bias_numel : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_71_kernel_arra_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal dense_71_kernel_arra_ce0 : STD_LOGIC;
    signal dense_71_kernel_arra_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_71_kernel_arra_0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_71_kernel_arra_0_ce0 : STD_LOGIC;
    signal dense_71_kernel_arra_0_we0 : STD_LOGIC;
    signal dense_71_kernel_arra_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_71_kernel_ndim : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_71_kernel_nume : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_71_bias_numel : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_69_kernel_shap_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_69_kernel_shap_ce0 : STD_LOGIC;
    signal dense_69_kernel_shap_we0 : STD_LOGIC;
    signal dense_69_kernel_shap_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_69_kernel_shap_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_69_kernel_shap_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_69_kernel_shap_ce1 : STD_LOGIC;
    signal dense_69_kernel_shap_we1 : STD_LOGIC;
    signal dense_69_output_shap_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_69_output_shap_ce0 : STD_LOGIC;
    signal dense_69_output_shap_we0 : STD_LOGIC;
    signal dense_69_output_shap_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_69_output_shap_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_69_output_shap_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_69_output_shap_ce1 : STD_LOGIC;
    signal dense_69_output_shap_we1 : STD_LOGIC;
    signal dense_70_kernel_shap_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_70_kernel_shap_ce0 : STD_LOGIC;
    signal dense_70_kernel_shap_we0 : STD_LOGIC;
    signal dense_70_kernel_shap_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_70_kernel_shap_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_70_kernel_shap_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_70_kernel_shap_ce1 : STD_LOGIC;
    signal dense_70_kernel_shap_we1 : STD_LOGIC;
    signal dense_70_output_shap_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_70_output_shap_ce0 : STD_LOGIC;
    signal dense_70_output_shap_we0 : STD_LOGIC;
    signal dense_70_output_shap_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_70_output_shap_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_70_output_shap_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_70_output_shap_ce1 : STD_LOGIC;
    signal dense_70_output_shap_we1 : STD_LOGIC;
    signal dense_71_kernel_shap_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_71_kernel_shap_ce0 : STD_LOGIC;
    signal dense_71_kernel_shap_we0 : STD_LOGIC;
    signal dense_71_kernel_shap_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_71_kernel_shap_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_71_kernel_shap_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_71_kernel_shap_ce1 : STD_LOGIC;
    signal dense_71_kernel_shap_we1 : STD_LOGIC;
    signal dense_71_bias_array_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_71_bias_array_ce0 : STD_LOGIC;
    signal dense_71_bias_array_we0 : STD_LOGIC;
    signal dense_71_bias_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_842 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal b1_1_fu_859_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal b2_cast_fu_877_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal b2_cast_reg_1314 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal b2_1_fu_887_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal b2_1_reg_1322 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_70_fu_893_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_70_reg_1327 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal b3_cast_fu_1011_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal b3_cast_reg_1378 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal b3_1_fu_1022_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal b3_1_reg_1386 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_fu_1016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal b4_1_fu_1039_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal b5_cast_fu_1057_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal b5_cast_reg_1404 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal b5_1_fu_1068_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal b5_1_reg_1412 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_3_fu_1062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal b6_cast_fu_1086_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal b6_cast_reg_1422 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal b6_1_fu_1096_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal b6_1_reg_1430 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_71_fu_1102_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_71_reg_1435 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_1090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal b7_cast_fu_1226_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal b7_cast_reg_1486 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal b7_1_fu_1237_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal b7_1_reg_1494 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_6_fu_1231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_k2c_dense_fu_765_ap_start : STD_LOGIC;
    signal grp_k2c_dense_fu_765_ap_done : STD_LOGIC;
    signal grp_k2c_dense_fu_765_ap_idle : STD_LOGIC;
    signal grp_k2c_dense_fu_765_ap_ready : STD_LOGIC;
    signal grp_k2c_dense_fu_765_output_array_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_k2c_dense_fu_765_output_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_765_output_array_we0 : STD_LOGIC;
    signal grp_k2c_dense_fu_765_output_array_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_fu_765_input_array_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_k2c_dense_fu_765_input_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_765_input_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_fu_765_input_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_765_kernel_array_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_k2c_dense_fu_765_kernel_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_765_kernel_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_fu_765_kernel_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_765_bias_array_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_k2c_dense_fu_765_bias_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_790_ap_start : STD_LOGIC;
    signal grp_k2c_dense_1_fu_790_ap_done : STD_LOGIC;
    signal grp_k2c_dense_1_fu_790_ap_idle : STD_LOGIC;
    signal grp_k2c_dense_1_fu_790_ap_ready : STD_LOGIC;
    signal grp_k2c_dense_1_fu_790_output_array_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_k2c_dense_1_fu_790_output_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_790_output_array_we0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_790_output_array_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_1_fu_790_input_array_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_k2c_dense_1_fu_790_input_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_790_input_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_1_fu_790_input_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_790_kernel_array_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_k2c_dense_1_fu_790_kernel_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_790_kernel_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_1_fu_790_kernel_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_790_bias_array_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_k2c_dense_1_fu_790_bias_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_814_ap_start : STD_LOGIC;
    signal grp_k2c_dense_2_fu_814_ap_done : STD_LOGIC;
    signal grp_k2c_dense_2_fu_814_ap_idle : STD_LOGIC;
    signal grp_k2c_dense_2_fu_814_ap_ready : STD_LOGIC;
    signal grp_k2c_dense_2_fu_814_output_array_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_k2c_dense_2_fu_814_output_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_814_output_array_we0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_814_output_array_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_2_fu_814_output_array_address1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_k2c_dense_2_fu_814_output_array_ce1 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_814_output_array_we1 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_814_output_array_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_2_fu_814_input_array_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_k2c_dense_2_fu_814_input_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_814_input_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_2_fu_814_input_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_814_kernel_array_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_k2c_dense_2_fu_814_kernel_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_814_kernel_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_2_fu_814_kernel_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_814_bias_array_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_k2c_dense_2_fu_814_bias_array_ce0 : STD_LOGIC;
    signal b1_reg_688 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_fu_853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal b2_reg_699 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal b3_reg_710 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal b4_reg_721 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_9_fu_1033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal b5_reg_732 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal b6_reg_743 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal b7_reg_754 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal grp_k2c_dense_fu_765_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal grp_k2c_dense_1_fu_790_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal grp_k2c_dense_2_fu_814_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal b1_cast_fu_848_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex_cast_fu_907_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal b4_cast_fu_1028_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex1_cast_fu_1116_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal newIndex_fu_897_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sel_tmp_i_fu_919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_i_fu_932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i_fu_924_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp4_i_fu_945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_i_fu_937_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp6_i_fu_958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_i_fu_950_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp8_i_fu_971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_i_fu_963_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp10_i_fu_984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_i_fu_976_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp12_i_fu_997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp11_i_fu_989_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newIndex1_fu_1106_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal sel_tmp_i1_fu_1134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_i3_fu_1147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i2_fu_1139_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp4_i5_fu_1160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_i4_fu_1152_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp6_i7_fu_1173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_i6_fu_1165_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp8_i9_fu_1186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_i8_fu_1178_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp10_i1_fu_1199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_i1_fu_1191_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp12_i1_fu_1212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp11_i1_fu_1204_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (25 downto 0);

    component k2c_dense IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_array_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        output_array_ce0 : OUT STD_LOGIC;
        output_array_we0 : OUT STD_LOGIC;
        output_array_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_array_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        input_array_ce0 : OUT STD_LOGIC;
        input_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_ndim_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_shape_ce0 : OUT STD_LOGIC;
        input_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_array_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        kernel_array_ce0 : OUT STD_LOGIC;
        kernel_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_ndim_read : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        kernel_shape_ce0 : OUT STD_LOGIC;
        kernel_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        bias_array_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        bias_array_ce0 : OUT STD_LOGIC;
        bias_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        bias_numel_read : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component k2c_dense_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_array_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        output_array_ce0 : OUT STD_LOGIC;
        output_array_we0 : OUT STD_LOGIC;
        output_array_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_array_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        input_array_ce0 : OUT STD_LOGIC;
        input_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_ndim_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_shape_ce0 : OUT STD_LOGIC;
        input_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_array_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        kernel_array_ce0 : OUT STD_LOGIC;
        kernel_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_ndim_read : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        kernel_shape_ce0 : OUT STD_LOGIC;
        kernel_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        bias_array_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        bias_array_ce0 : OUT STD_LOGIC;
        bias_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        bias_numel_read : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component k2c_dense_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_array_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        output_array_ce0 : OUT STD_LOGIC;
        output_array_we0 : OUT STD_LOGIC;
        output_array_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_array_address1 : OUT STD_LOGIC_VECTOR (14 downto 0);
        output_array_ce1 : OUT STD_LOGIC;
        output_array_we1 : OUT STD_LOGIC;
        output_array_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_array_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        input_array_ce0 : OUT STD_LOGIC;
        input_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_ndim_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_shape_ce0 : OUT STD_LOGIC;
        input_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_array_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        kernel_array_ce0 : OUT STD_LOGIC;
        kernel_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        kernel_shape_ce0 : OUT STD_LOGIC;
        kernel_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        bias_array_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        bias_array_ce0 : OUT STD_LOGIC;
        bias_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_69wdI IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_69xdS IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_69yd2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_69zec IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_69Aem IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_69Bew IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_69CeG IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_69DeQ IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_69Ee0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_69Ffa IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_69Gfk IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_70JfO IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_70Lf8 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_70Mgi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_70Ngs IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_70OgC IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_70PgM IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_70QgW IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_70Rg6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_70Shg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_71UhA IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_69WhU IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    dense_69_output_arra_U : component WebModel_dense_69wdI
    generic map (
        DataWidth => 32,
        AddressRange => 26000,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_69_output_arra_address0,
        ce0 => dense_69_output_arra_ce0,
        we0 => dense_69_output_arra_we0,
        d0 => dense_69_output_arra_d0,
        q0 => dense_69_output_arra_q0,
        address1 => grp_k2c_dense_2_fu_814_output_array_address1,
        ce1 => dense_69_output_arra_ce1,
        we1 => dense_69_output_arra_we1,
        d1 => grp_k2c_dense_2_fu_814_output_array_d1);

    dense_69_kernel_arra_U : component WebModel_dense_69xdS
    generic map (
        DataWidth => 32,
        AddressRange => 3192,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_69_kernel_arra_address0,
        ce0 => dense_69_kernel_arra_ce0,
        q0 => dense_69_kernel_arra_q0);

    dense_69_kernel_arra_7_U : component WebModel_dense_69yd2
    generic map (
        DataWidth => 32,
        AddressRange => 3192,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_69_kernel_arra_7_address0,
        ce0 => dense_69_kernel_arra_7_ce0,
        q0 => dense_69_kernel_arra_7_q0);

    dense_69_kernel_arra_6_U : component WebModel_dense_69zec
    generic map (
        DataWidth => 32,
        AddressRange => 3192,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_69_kernel_arra_6_address0,
        ce0 => dense_69_kernel_arra_6_ce0,
        q0 => dense_69_kernel_arra_6_q0);

    dense_69_kernel_arra_5_U : component WebModel_dense_69Aem
    generic map (
        DataWidth => 32,
        AddressRange => 3192,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_69_kernel_arra_5_address0,
        ce0 => dense_69_kernel_arra_5_ce0,
        q0 => dense_69_kernel_arra_5_q0);

    dense_69_kernel_arra_4_U : component WebModel_dense_69Bew
    generic map (
        DataWidth => 32,
        AddressRange => 3192,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_69_kernel_arra_4_address0,
        ce0 => dense_69_kernel_arra_4_ce0,
        q0 => dense_69_kernel_arra_4_q0);

    dense_69_kernel_arra_3_U : component WebModel_dense_69CeG
    generic map (
        DataWidth => 32,
        AddressRange => 3192,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_69_kernel_arra_3_address0,
        ce0 => dense_69_kernel_arra_3_ce0,
        q0 => dense_69_kernel_arra_3_q0);

    dense_69_kernel_arra_2_U : component WebModel_dense_69DeQ
    generic map (
        DataWidth => 32,
        AddressRange => 3192,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_69_kernel_arra_2_address0,
        ce0 => dense_69_kernel_arra_2_ce0,
        q0 => dense_69_kernel_arra_2_q0);

    dense_69_kernel_arra_1_U : component WebModel_dense_69Ee0
    generic map (
        DataWidth => 32,
        AddressRange => 3192,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_69_kernel_arra_1_address0,
        ce0 => dense_69_kernel_arra_1_ce0,
        q0 => dense_69_kernel_arra_1_q0);

    dense_69_kernel_arra_8_U : component WebModel_dense_69Ffa
    generic map (
        DataWidth => 32,
        AddressRange => 26000,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_69_kernel_arra_8_address0,
        ce0 => dense_69_kernel_arra_8_ce0,
        we0 => dense_69_kernel_arra_8_we0,
        d0 => dense_69_kernel_arra_8_d0,
        q0 => dense_69_kernel_arra_8_q0);

    dense_69_bias_array_U : component WebModel_dense_69Gfk
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_69_bias_array_address0,
        ce0 => dense_69_bias_array_ce0,
        q0 => dense_69_bias_array_q0);

    dense_69_bias_array_9_U : component WebModel_dense_69Ffa
    generic map (
        DataWidth => 32,
        AddressRange => 26000,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_69_bias_array_9_address0,
        ce0 => dense_69_bias_array_9_ce0,
        we0 => dense_69_bias_array_9_we0,
        d0 => dense_69_bias_array_q0,
        q0 => dense_69_bias_array_9_q0);

    dense_70_output_arra_U : component WebModel_dense_69Ffa
    generic map (
        DataWidth => 32,
        AddressRange => 26000,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_70_output_arra_address0,
        ce0 => dense_70_output_arra_ce0,
        we0 => dense_70_output_arra_we0,
        d0 => dense_70_output_arra_d0,
        q0 => dense_70_output_arra_q0);

    dense_70_kernel_arra_U : component WebModel_dense_70JfO
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_70_kernel_arra_address0,
        ce0 => dense_70_kernel_arra_ce0,
        q0 => dense_70_kernel_arra_q0);

    dense_70_kernel_arra_1_U : component WebModel_dense_69Ffa
    generic map (
        DataWidth => 32,
        AddressRange => 26000,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_70_kernel_arra_1_address0,
        ce0 => dense_70_kernel_arra_1_ce0,
        we0 => dense_70_kernel_arra_1_we0,
        d0 => dense_70_kernel_arra_q0,
        q0 => dense_70_kernel_arra_1_q0);

    dense_70_bias_array_7_U : component WebModel_dense_70Lf8
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_70_bias_array_7_address0,
        ce0 => dense_70_bias_array_7_ce0,
        q0 => dense_70_bias_array_7_q0);

    dense_70_bias_array_s_U : component WebModel_dense_70Mgi
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_70_bias_array_s_address0,
        ce0 => dense_70_bias_array_s_ce0,
        q0 => dense_70_bias_array_s_q0);

    dense_70_bias_array_1_U : component WebModel_dense_70Ngs
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_70_bias_array_1_address0,
        ce0 => dense_70_bias_array_1_ce0,
        q0 => dense_70_bias_array_1_q0);

    dense_70_bias_array_2_U : component WebModel_dense_70OgC
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_70_bias_array_2_address0,
        ce0 => dense_70_bias_array_2_ce0,
        q0 => dense_70_bias_array_2_q0);

    dense_70_bias_array_3_U : component WebModel_dense_70PgM
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_70_bias_array_3_address0,
        ce0 => dense_70_bias_array_3_ce0,
        q0 => dense_70_bias_array_3_q0);

    dense_70_bias_array_4_U : component WebModel_dense_70QgW
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_70_bias_array_4_address0,
        ce0 => dense_70_bias_array_4_ce0,
        q0 => dense_70_bias_array_4_q0);

    dense_70_bias_array_5_U : component WebModel_dense_70Rg6
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_70_bias_array_5_address0,
        ce0 => dense_70_bias_array_5_ce0,
        q0 => dense_70_bias_array_5_q0);

    dense_70_bias_array_6_U : component WebModel_dense_70Shg
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_70_bias_array_6_address0,
        ce0 => dense_70_bias_array_6_ce0,
        q0 => dense_70_bias_array_6_q0);

    dense_70_bias_array_U : component WebModel_dense_69Ffa
    generic map (
        DataWidth => 32,
        AddressRange => 26000,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_70_bias_array_address0,
        ce0 => dense_70_bias_array_ce0,
        we0 => dense_70_bias_array_we0,
        d0 => dense_70_bias_array_d0,
        q0 => dense_70_bias_array_q0);

    dense_71_kernel_arra_U : component WebModel_dense_71UhA
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_71_kernel_arra_address0,
        ce0 => dense_71_kernel_arra_ce0,
        q0 => dense_71_kernel_arra_q0);

    dense_71_kernel_arra_0_U : component WebModel_dense_69Ffa
    generic map (
        DataWidth => 32,
        AddressRange => 26000,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_71_kernel_arra_0_address0,
        ce0 => dense_71_kernel_arra_0_ce0,
        we0 => dense_71_kernel_arra_0_we0,
        d0 => dense_71_kernel_arra_q0,
        q0 => dense_71_kernel_arra_0_q0);

    dense_69_kernel_shap_U : component WebModel_dense_69WhU
    generic map (
        DataWidth => 64,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_69_kernel_shap_address0,
        ce0 => dense_69_kernel_shap_ce0,
        we0 => dense_69_kernel_shap_we0,
        d0 => dense_69_kernel_shap_d0,
        q0 => dense_69_kernel_shap_q0,
        address1 => dense_69_kernel_shap_address1,
        ce1 => dense_69_kernel_shap_ce1,
        we1 => dense_69_kernel_shap_we1,
        d1 => ap_const_lv64_1);

    dense_69_output_shap_U : component WebModel_dense_69WhU
    generic map (
        DataWidth => 64,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_69_output_shap_address0,
        ce0 => dense_69_output_shap_ce0,
        we0 => dense_69_output_shap_we0,
        d0 => dense_69_output_shap_d0,
        q0 => dense_69_output_shap_q0,
        address1 => dense_69_output_shap_address1,
        ce1 => dense_69_output_shap_ce1,
        we1 => dense_69_output_shap_we1,
        d1 => ap_const_lv64_1);

    dense_70_kernel_shap_U : component WebModel_dense_69WhU
    generic map (
        DataWidth => 64,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_70_kernel_shap_address0,
        ce0 => dense_70_kernel_shap_ce0,
        we0 => dense_70_kernel_shap_we0,
        d0 => dense_70_kernel_shap_d0,
        q0 => dense_70_kernel_shap_q0,
        address1 => dense_70_kernel_shap_address1,
        ce1 => dense_70_kernel_shap_ce1,
        we1 => dense_70_kernel_shap_we1,
        d1 => ap_const_lv64_1);

    dense_70_output_shap_U : component WebModel_dense_69WhU
    generic map (
        DataWidth => 64,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_70_output_shap_address0,
        ce0 => dense_70_output_shap_ce0,
        we0 => dense_70_output_shap_we0,
        d0 => dense_70_output_shap_d0,
        q0 => dense_70_output_shap_q0,
        address1 => dense_70_output_shap_address1,
        ce1 => dense_70_output_shap_ce1,
        we1 => dense_70_output_shap_we1,
        d1 => ap_const_lv64_1);

    dense_71_kernel_shap_U : component WebModel_dense_69WhU
    generic map (
        DataWidth => 64,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_71_kernel_shap_address0,
        ce0 => dense_71_kernel_shap_ce0,
        we0 => dense_71_kernel_shap_we0,
        d0 => dense_71_kernel_shap_d0,
        q0 => dense_71_kernel_shap_q0,
        address1 => dense_71_kernel_shap_address1,
        ce1 => dense_71_kernel_shap_ce1,
        we1 => dense_71_kernel_shap_we1,
        d1 => ap_const_lv64_1);

    dense_71_bias_array_U : component WebModel_dense_69Ffa
    generic map (
        DataWidth => 32,
        AddressRange => 26000,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_71_bias_array_address0,
        ce0 => dense_71_bias_array_ce0,
        we0 => dense_71_bias_array_we0,
        d0 => ap_const_lv32_3E7A56E6,
        q0 => dense_71_bias_array_q0);

    grp_k2c_dense_fu_765 : component k2c_dense
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_k2c_dense_fu_765_ap_start,
        ap_done => grp_k2c_dense_fu_765_ap_done,
        ap_idle => grp_k2c_dense_fu_765_ap_idle,
        ap_ready => grp_k2c_dense_fu_765_ap_ready,
        output_array_address0 => grp_k2c_dense_fu_765_output_array_address0,
        output_array_ce0 => grp_k2c_dense_fu_765_output_array_ce0,
        output_array_we0 => grp_k2c_dense_fu_765_output_array_we0,
        output_array_d0 => grp_k2c_dense_fu_765_output_array_d0,
        output_array_q0 => dense_71_output_array_q0,
        output_numel_read => dense_71_output_numel,
        input_array_address0 => grp_k2c_dense_fu_765_input_array_address0,
        input_array_ce0 => grp_k2c_dense_fu_765_input_array_ce0,
        input_array_q0 => dense_70_output_arra_q0,
        input_ndim_read => dense_70_output_ndim,
        input_numel_read => reg_842,
        input_shape_address0 => grp_k2c_dense_fu_765_input_shape_address0,
        input_shape_ce0 => grp_k2c_dense_fu_765_input_shape_ce0,
        input_shape_q0 => dense_70_output_shap_q0,
        kernel_array_address0 => grp_k2c_dense_fu_765_kernel_array_address0,
        kernel_array_ce0 => grp_k2c_dense_fu_765_kernel_array_ce0,
        kernel_array_q0 => dense_71_kernel_arra_0_q0,
        kernel_ndim_read => dense_71_kernel_ndim,
        kernel_numel_read => dense_71_kernel_nume,
        kernel_shape_address0 => grp_k2c_dense_fu_765_kernel_shape_address0,
        kernel_shape_ce0 => grp_k2c_dense_fu_765_kernel_shape_ce0,
        kernel_shape_q0 => dense_71_kernel_shap_q0,
        bias_array_address0 => grp_k2c_dense_fu_765_bias_array_address0,
        bias_array_ce0 => grp_k2c_dense_fu_765_bias_array_ce0,
        bias_array_q0 => dense_71_bias_array_q0,
        bias_numel_read => dense_71_bias_numel);

    grp_k2c_dense_1_fu_790 : component k2c_dense_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_k2c_dense_1_fu_790_ap_start,
        ap_done => grp_k2c_dense_1_fu_790_ap_done,
        ap_idle => grp_k2c_dense_1_fu_790_ap_idle,
        ap_ready => grp_k2c_dense_1_fu_790_ap_ready,
        output_array_address0 => grp_k2c_dense_1_fu_790_output_array_address0,
        output_array_ce0 => grp_k2c_dense_1_fu_790_output_array_ce0,
        output_array_we0 => grp_k2c_dense_1_fu_790_output_array_we0,
        output_array_d0 => grp_k2c_dense_1_fu_790_output_array_d0,
        output_array_q0 => dense_70_output_arra_q0,
        output_numel_read => reg_842,
        input_array_address0 => grp_k2c_dense_1_fu_790_input_array_address0,
        input_array_ce0 => grp_k2c_dense_1_fu_790_input_array_ce0,
        input_array_q0 => dense_69_output_arra_q0,
        input_ndim_read => dense_69_output_ndim,
        input_numel_read => dense_69_output_nume,
        input_shape_address0 => grp_k2c_dense_1_fu_790_input_shape_address0,
        input_shape_ce0 => grp_k2c_dense_1_fu_790_input_shape_ce0,
        input_shape_q0 => dense_69_output_shap_q0,
        kernel_array_address0 => grp_k2c_dense_1_fu_790_kernel_array_address0,
        kernel_array_ce0 => grp_k2c_dense_1_fu_790_kernel_array_ce0,
        kernel_array_q0 => dense_70_kernel_arra_1_q0,
        kernel_ndim_read => dense_70_kernel_ndim,
        kernel_numel_read => dense_70_kernel_nume,
        kernel_shape_address0 => grp_k2c_dense_1_fu_790_kernel_shape_address0,
        kernel_shape_ce0 => grp_k2c_dense_1_fu_790_kernel_shape_ce0,
        kernel_shape_q0 => dense_70_kernel_shap_q0,
        bias_array_address0 => grp_k2c_dense_1_fu_790_bias_array_address0,
        bias_array_ce0 => grp_k2c_dense_1_fu_790_bias_array_ce0,
        bias_array_q0 => dense_70_bias_array_q0,
        bias_numel_read => dense_70_bias_numel);

    grp_k2c_dense_2_fu_814 : component k2c_dense_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_k2c_dense_2_fu_814_ap_start,
        ap_done => grp_k2c_dense_2_fu_814_ap_done,
        ap_idle => grp_k2c_dense_2_fu_814_ap_idle,
        ap_ready => grp_k2c_dense_2_fu_814_ap_ready,
        output_array_address0 => grp_k2c_dense_2_fu_814_output_array_address0,
        output_array_ce0 => grp_k2c_dense_2_fu_814_output_array_ce0,
        output_array_we0 => grp_k2c_dense_2_fu_814_output_array_we0,
        output_array_d0 => grp_k2c_dense_2_fu_814_output_array_d0,
        output_array_q0 => dense_69_output_arra_q0,
        output_array_address1 => grp_k2c_dense_2_fu_814_output_array_address1,
        output_array_ce1 => grp_k2c_dense_2_fu_814_output_array_ce1,
        output_array_we1 => grp_k2c_dense_2_fu_814_output_array_we1,
        output_array_d1 => grp_k2c_dense_2_fu_814_output_array_d1,
        input_array_address0 => grp_k2c_dense_2_fu_814_input_array_address0,
        input_array_ce0 => grp_k2c_dense_2_fu_814_input_array_ce0,
        input_array_q0 => dense_69_input_input_array_q0,
        input_ndim_read => dense_69_input_input_ndim,
        input_numel_read => dense_69_input_input_numel,
        input_shape_address0 => grp_k2c_dense_2_fu_814_input_shape_address0,
        input_shape_ce0 => grp_k2c_dense_2_fu_814_input_shape_ce0,
        input_shape_q0 => dense_69_input_input_shape_q0,
        kernel_array_address0 => grp_k2c_dense_2_fu_814_kernel_array_address0,
        kernel_array_ce0 => grp_k2c_dense_2_fu_814_kernel_array_ce0,
        kernel_array_q0 => dense_69_kernel_arra_8_q0,
        kernel_shape_address0 => grp_k2c_dense_2_fu_814_kernel_shape_address0,
        kernel_shape_ce0 => grp_k2c_dense_2_fu_814_kernel_shape_ce0,
        kernel_shape_q0 => dense_69_kernel_shap_q0,
        bias_array_address0 => grp_k2c_dense_2_fu_814_bias_array_address0,
        bias_array_ce0 => grp_k2c_dense_2_fu_814_bias_array_ce0,
        bias_array_q0 => dense_69_bias_array_9_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_k2c_dense_1_fu_790_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_k2c_dense_1_fu_790_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    grp_k2c_dense_1_fu_790_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_k2c_dense_1_fu_790_ap_ready = ap_const_logic_1)) then 
                    grp_k2c_dense_1_fu_790_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_k2c_dense_2_fu_814_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_k2c_dense_2_fu_814_ap_start_reg <= ap_const_logic_0;
            else
                if (((tmp_6_fu_1231_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                    grp_k2c_dense_2_fu_814_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_k2c_dense_2_fu_814_ap_ready = ap_const_logic_1)) then 
                    grp_k2c_dense_2_fu_814_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_k2c_dense_fu_765_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_k2c_dense_fu_765_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                    grp_k2c_dense_fu_765_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_k2c_dense_fu_765_ap_ready = ap_const_logic_1)) then 
                    grp_k2c_dense_fu_765_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    b1_reg_688_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_853_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                b1_reg_688 <= b1_1_fu_859_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                b1_reg_688 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    b2_reg_699_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                b2_reg_699 <= b2_1_reg_1322;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                b2_reg_699 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    b3_reg_710_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                b3_reg_710 <= b3_1_reg_1386;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                b3_reg_710 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    b4_reg_721_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_fu_1016_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                b4_reg_721 <= ap_const_lv7_0;
            elsif (((tmp_9_fu_1033_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                b4_reg_721 <= b4_1_fu_1039_p2;
            end if; 
        end if;
    end process;

    b5_reg_732_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                b5_reg_732 <= b5_1_reg_1412;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                b5_reg_732 <= ap_const_lv13_0;
            end if; 
        end if;
    end process;

    b6_reg_743_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                b6_reg_743 <= b6_1_reg_1430;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                b6_reg_743 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    b7_reg_754_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                b7_reg_754 <= b7_1_reg_1494;
            elsif (((tmp_4_fu_1090_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                b7_reg_754 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                b2_1_reg_1322 <= b2_1_fu_887_p2;
                    b2_cast_reg_1314(14 downto 0) <= b2_cast_fu_877_p1(14 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                b3_1_reg_1386 <= b3_1_fu_1022_p2;
                    b3_cast_reg_1378(6 downto 0) <= b3_cast_fu_1011_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                b5_1_reg_1412 <= b5_1_fu_1068_p2;
                    b5_cast_reg_1404(12 downto 0) <= b5_cast_fu_1057_p1(12 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                b6_1_reg_1430 <= b6_1_fu_1096_p2;
                    b6_cast_reg_1422(6 downto 0) <= b6_cast_fu_1086_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                b7_1_reg_1494 <= b7_1_fu_1237_p2;
                    b7_cast_reg_1486(6 downto 0) <= b7_cast_fu_1226_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_853_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                dense_69_output_ndim(0) <= '1';
                dense_69_output_nume(6) <= '1';
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_fu_1090_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                dense_70_bias_numel(6) <= '1';
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_3_fu_1062_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                dense_70_kernel_ndim(1) <= '1';
                dense_70_kernel_nume(12) <= '1';
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_fu_1033_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                dense_70_output_ndim(0) <= '1';
                dense_70_output_nume(6) <= '1';
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_fu_1231_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                dense_71_bias_numel(0) <= '1';
                dense_71_kernel_ndim(1) <= '1';
                dense_71_kernel_nume(6) <= '1';
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    reg_842(6) <= dense_70_output_nume(6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_s_fu_881_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                tmp_70_reg_1327 <= tmp_70_fu_893_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_fu_1090_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                tmp_71_reg_1435 <= tmp_71_fu_1102_p1;
            end if;
        end if;
    end process;
    dense_69_output_ndim(63 downto 1) <= "000000000000000000000000000000000000000000000000000000000000000";
    dense_69_output_nume(5 downto 0) <= "000000";
    dense_69_output_nume(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    dense_70_output_ndim(63 downto 1) <= "000000000000000000000000000000000000000000000000000000000000000";
    dense_70_output_nume(5 downto 0) <= "000000";
    dense_70_output_nume(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    dense_70_kernel_ndim(0) <= '0';
    dense_70_kernel_ndim(63 downto 2) <= "00000000000000000000000000000000000000000000000000000000000000";
    dense_70_kernel_nume(11 downto 0) <= "000000000000";
    dense_70_kernel_nume(63 downto 13) <= "000000000000000000000000000000000000000000000000000";
    dense_70_bias_numel(5 downto 0) <= "000000";
    dense_70_bias_numel(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    dense_71_kernel_ndim(0) <= '0';
    dense_71_kernel_ndim(63 downto 2) <= "00000000000000000000000000000000000000000000000000000000000000";
    dense_71_kernel_nume(5 downto 0) <= "000000";
    dense_71_kernel_nume(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    dense_71_bias_numel(63 downto 1) <= "000000000000000000000000000000000000000000000000000000000000000";
    reg_842(5 downto 0) <= "000000";
    reg_842(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    b2_cast_reg_1314(63 downto 15) <= "0000000000000000000000000000000000000000000000000";
    b3_cast_reg_1378(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    b5_cast_reg_1404(63 downto 13) <= "000000000000000000000000000000000000000000000000000";
    b6_cast_reg_1422(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    b7_cast_reg_1486(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state5, tmp_s_fu_881_p2, ap_CS_fsm_state9, tmp_8_fu_1016_p2, ap_CS_fsm_state11, ap_CS_fsm_state14, tmp_3_fu_1062_p2, ap_CS_fsm_state18, tmp_4_fu_1090_p2, ap_CS_fsm_state20, tmp_6_fu_1231_p2, grp_k2c_dense_fu_765_ap_done, grp_k2c_dense_1_fu_790_ap_done, grp_k2c_dense_2_fu_814_ap_done, tmp_fu_853_p2, tmp_9_fu_1033_p2, ap_CS_fsm_state26, ap_CS_fsm_state24, ap_CS_fsm_state22)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_fu_853_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((tmp_s_fu_881_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((tmp_8_fu_1016_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state11 => 
                if (((tmp_9_fu_1033_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((tmp_3_fu_1062_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((tmp_4_fu_1090_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state20 => 
                if (((tmp_6_fu_1231_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state22 => 
                if (((grp_k2c_dense_2_fu_814_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((grp_k2c_dense_1_fu_790_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((grp_k2c_dense_fu_765_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(grp_k2c_dense_fu_765_ap_done, ap_CS_fsm_state26)
    begin
        if (((grp_k2c_dense_fu_765_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_k2c_dense_fu_765_ap_done, ap_CS_fsm_state26)
    begin
        if (((grp_k2c_dense_fu_765_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    b1_1_fu_859_p2 <= std_logic_vector(unsigned(b1_reg_688) + unsigned(ap_const_lv7_1));
    b1_cast_fu_848_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b1_reg_688),64));
    b2_1_fu_887_p2 <= std_logic_vector(unsigned(b2_reg_699) + unsigned(ap_const_lv15_1));
    b2_cast_fu_877_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b2_reg_699),64));
    b3_1_fu_1022_p2 <= std_logic_vector(unsigned(b3_reg_710) + unsigned(ap_const_lv7_1));
    b3_cast_fu_1011_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b3_reg_710),64));
    b4_1_fu_1039_p2 <= std_logic_vector(unsigned(b4_reg_721) + unsigned(ap_const_lv7_1));
    b4_cast_fu_1028_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b4_reg_721),64));
    b5_1_fu_1068_p2 <= std_logic_vector(unsigned(b5_reg_732) + unsigned(ap_const_lv13_1));
    b5_cast_fu_1057_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b5_reg_732),64));
    b6_1_fu_1096_p2 <= std_logic_vector(unsigned(b6_reg_743) + unsigned(ap_const_lv7_1));
    b6_cast_fu_1086_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b6_reg_743),64));
    b7_1_fu_1237_p2 <= std_logic_vector(unsigned(b7_reg_754) + unsigned(ap_const_lv7_1));
    b7_cast_fu_1226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b7_reg_754),64));

    dense_69_bias_array_9_address0_assign_proc : process(b3_cast_reg_1378, grp_k2c_dense_2_fu_814_bias_array_address0, ap_CS_fsm_state10, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_69_bias_array_9_address0 <= b3_cast_reg_1378(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            dense_69_bias_array_9_address0 <= grp_k2c_dense_2_fu_814_bias_array_address0;
        else 
            dense_69_bias_array_9_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_69_bias_array_9_ce0_assign_proc : process(grp_k2c_dense_2_fu_814_bias_array_ce0, ap_CS_fsm_state10, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_69_bias_array_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            dense_69_bias_array_9_ce0 <= grp_k2c_dense_2_fu_814_bias_array_ce0;
        else 
            dense_69_bias_array_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_bias_array_9_we0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_69_bias_array_9_we0 <= ap_const_logic_1;
        else 
            dense_69_bias_array_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_69_bias_array_address0 <= b3_cast_fu_1011_p1(6 - 1 downto 0);

    dense_69_bias_array_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_69_bias_array_ce0 <= ap_const_logic_1;
        else 
            dense_69_bias_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_69_input_input_array_address0 <= grp_k2c_dense_2_fu_814_input_array_address0;
    dense_69_input_input_array_ce0 <= grp_k2c_dense_2_fu_814_input_array_ce0;
    dense_69_input_input_shape_address0 <= grp_k2c_dense_2_fu_814_input_shape_address0;
    dense_69_input_input_shape_ce0 <= grp_k2c_dense_2_fu_814_input_shape_ce0;
    dense_69_kernel_arra_1_address0 <= newIndex_cast_fu_907_p1(12 - 1 downto 0);

    dense_69_kernel_arra_1_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_69_kernel_arra_1_ce0 <= ap_const_logic_1;
        else 
            dense_69_kernel_arra_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_69_kernel_arra_2_address0 <= newIndex_cast_fu_907_p1(12 - 1 downto 0);

    dense_69_kernel_arra_2_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_69_kernel_arra_2_ce0 <= ap_const_logic_1;
        else 
            dense_69_kernel_arra_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_69_kernel_arra_3_address0 <= newIndex_cast_fu_907_p1(12 - 1 downto 0);

    dense_69_kernel_arra_3_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_69_kernel_arra_3_ce0 <= ap_const_logic_1;
        else 
            dense_69_kernel_arra_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_69_kernel_arra_4_address0 <= newIndex_cast_fu_907_p1(12 - 1 downto 0);

    dense_69_kernel_arra_4_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_69_kernel_arra_4_ce0 <= ap_const_logic_1;
        else 
            dense_69_kernel_arra_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_69_kernel_arra_5_address0 <= newIndex_cast_fu_907_p1(12 - 1 downto 0);

    dense_69_kernel_arra_5_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_69_kernel_arra_5_ce0 <= ap_const_logic_1;
        else 
            dense_69_kernel_arra_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_69_kernel_arra_6_address0 <= newIndex_cast_fu_907_p1(12 - 1 downto 0);

    dense_69_kernel_arra_6_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_69_kernel_arra_6_ce0 <= ap_const_logic_1;
        else 
            dense_69_kernel_arra_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_69_kernel_arra_7_address0 <= newIndex_cast_fu_907_p1(12 - 1 downto 0);

    dense_69_kernel_arra_7_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_69_kernel_arra_7_ce0 <= ap_const_logic_1;
        else 
            dense_69_kernel_arra_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_kernel_arra_8_address0_assign_proc : process(b2_cast_reg_1314, grp_k2c_dense_2_fu_814_kernel_array_address0, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dense_69_kernel_arra_8_address0 <= b2_cast_reg_1314(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            dense_69_kernel_arra_8_address0 <= grp_k2c_dense_2_fu_814_kernel_array_address0;
        else 
            dense_69_kernel_arra_8_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_69_kernel_arra_8_ce0_assign_proc : process(grp_k2c_dense_2_fu_814_kernel_array_ce0, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dense_69_kernel_arra_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            dense_69_kernel_arra_8_ce0 <= grp_k2c_dense_2_fu_814_kernel_array_ce0;
        else 
            dense_69_kernel_arra_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_69_kernel_arra_8_d0 <= 
        dense_69_kernel_arra_1_q0 when (sel_tmp12_i_fu_997_p2(0) = '1') else 
        sel_tmp11_i_fu_989_p3;

    dense_69_kernel_arra_8_we0_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dense_69_kernel_arra_8_we0 <= ap_const_logic_1;
        else 
            dense_69_kernel_arra_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_69_kernel_arra_address0 <= newIndex_cast_fu_907_p1(12 - 1 downto 0);

    dense_69_kernel_arra_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_69_kernel_arra_ce0 <= ap_const_logic_1;
        else 
            dense_69_kernel_arra_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_kernel_shap_address0_assign_proc : process(ap_CS_fsm_state5, grp_k2c_dense_2_fu_814_kernel_shape_address0, ap_CS_fsm_state8, ap_CS_fsm_state22, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dense_69_kernel_shap_address0 <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            dense_69_kernel_shap_address0 <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_69_kernel_shap_address0 <= ap_const_lv3_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            dense_69_kernel_shap_address0 <= grp_k2c_dense_2_fu_814_kernel_shape_address0;
        else 
            dense_69_kernel_shap_address0 <= "XXX";
        end if; 
    end process;


    dense_69_kernel_shap_address1_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dense_69_kernel_shap_address1 <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            dense_69_kernel_shap_address1 <= ap_const_lv3_2;
        else 
            dense_69_kernel_shap_address1 <= "XXX";
        end if; 
    end process;


    dense_69_kernel_shap_ce0_assign_proc : process(ap_CS_fsm_state5, grp_k2c_dense_2_fu_814_kernel_shape_ce0, ap_CS_fsm_state8, ap_CS_fsm_state22, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            dense_69_kernel_shap_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            dense_69_kernel_shap_ce0 <= grp_k2c_dense_2_fu_814_kernel_shape_ce0;
        else 
            dense_69_kernel_shap_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_kernel_shap_ce1_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            dense_69_kernel_shap_ce1 <= ap_const_logic_1;
        else 
            dense_69_kernel_shap_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_kernel_shap_d0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dense_69_kernel_shap_d0 <= ap_const_lv64_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            dense_69_kernel_shap_d0 <= ap_const_lv64_40;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_69_kernel_shap_d0 <= ap_const_lv64_18F;
        else 
            dense_69_kernel_shap_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_69_kernel_shap_we0_assign_proc : process(ap_CS_fsm_state5, tmp_s_fu_881_p2, ap_CS_fsm_state8, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or ((tmp_s_fu_881_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            dense_69_kernel_shap_we0 <= ap_const_logic_1;
        else 
            dense_69_kernel_shap_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_kernel_shap_we1_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            dense_69_kernel_shap_we1 <= ap_const_logic_1;
        else 
            dense_69_kernel_shap_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_output_arra_address0_assign_proc : process(ap_CS_fsm_state2, grp_k2c_dense_1_fu_790_input_array_address0, grp_k2c_dense_2_fu_814_output_array_address0, ap_CS_fsm_state24, ap_CS_fsm_state22, b1_cast_fu_848_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_69_output_arra_address0 <= b1_cast_fu_848_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            dense_69_output_arra_address0 <= grp_k2c_dense_2_fu_814_output_array_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            dense_69_output_arra_address0 <= grp_k2c_dense_1_fu_790_input_array_address0;
        else 
            dense_69_output_arra_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_69_output_arra_ce0_assign_proc : process(ap_CS_fsm_state2, grp_k2c_dense_1_fu_790_input_array_ce0, grp_k2c_dense_2_fu_814_output_array_ce0, ap_CS_fsm_state24, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_69_output_arra_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            dense_69_output_arra_ce0 <= grp_k2c_dense_2_fu_814_output_array_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            dense_69_output_arra_ce0 <= grp_k2c_dense_1_fu_790_input_array_ce0;
        else 
            dense_69_output_arra_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_output_arra_ce1_assign_proc : process(grp_k2c_dense_2_fu_814_output_array_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            dense_69_output_arra_ce1 <= grp_k2c_dense_2_fu_814_output_array_ce1;
        else 
            dense_69_output_arra_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_output_arra_d0_assign_proc : process(ap_CS_fsm_state2, grp_k2c_dense_2_fu_814_output_array_d0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_69_output_arra_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            dense_69_output_arra_d0 <= grp_k2c_dense_2_fu_814_output_array_d0;
        else 
            dense_69_output_arra_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_69_output_arra_we0_assign_proc : process(ap_CS_fsm_state2, grp_k2c_dense_2_fu_814_output_array_we0, tmp_fu_853_p2, ap_CS_fsm_state22)
    begin
        if (((tmp_fu_853_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            dense_69_output_arra_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            dense_69_output_arra_we0 <= grp_k2c_dense_2_fu_814_output_array_we0;
        else 
            dense_69_output_arra_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_output_arra_we1_assign_proc : process(grp_k2c_dense_2_fu_814_output_array_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            dense_69_output_arra_we1 <= grp_k2c_dense_2_fu_814_output_array_we1;
        else 
            dense_69_output_arra_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_output_shap_address0_assign_proc : process(ap_CS_fsm_state2, grp_k2c_dense_1_fu_790_input_shape_address0, ap_CS_fsm_state4, ap_CS_fsm_state24, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_69_output_shap_address0 <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            dense_69_output_shap_address0 <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_69_output_shap_address0 <= ap_const_lv3_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            dense_69_output_shap_address0 <= grp_k2c_dense_1_fu_790_input_shape_address0;
        else 
            dense_69_output_shap_address0 <= "XXX";
        end if; 
    end process;


    dense_69_output_shap_address1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_69_output_shap_address1 <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            dense_69_output_shap_address1 <= ap_const_lv3_2;
        else 
            dense_69_output_shap_address1 <= "XXX";
        end if; 
    end process;


    dense_69_output_shap_ce0_assign_proc : process(ap_CS_fsm_state2, grp_k2c_dense_1_fu_790_input_shape_ce0, ap_CS_fsm_state4, ap_CS_fsm_state24, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            dense_69_output_shap_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            dense_69_output_shap_ce0 <= grp_k2c_dense_1_fu_790_input_shape_ce0;
        else 
            dense_69_output_shap_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_output_shap_ce1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            dense_69_output_shap_ce1 <= ap_const_logic_1;
        else 
            dense_69_output_shap_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_output_shap_d0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            dense_69_output_shap_d0 <= ap_const_lv64_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_69_output_shap_d0 <= ap_const_lv64_40;
        else 
            dense_69_output_shap_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_69_output_shap_we0_assign_proc : process(ap_CS_fsm_state2, tmp_fu_853_p2, ap_CS_fsm_state4, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((tmp_fu_853_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            dense_69_output_shap_we0 <= ap_const_logic_1;
        else 
            dense_69_output_shap_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_output_shap_we1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            dense_69_output_shap_we1 <= ap_const_logic_1;
        else 
            dense_69_output_shap_we1 <= ap_const_logic_0;
        end if; 
    end process;

    dense_70_bias_array_1_address0 <= newIndex1_cast_fu_1116_p1(3 - 1 downto 0);

    dense_70_bias_array_1_ce0_assign_proc : process(ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            dense_70_bias_array_1_ce0 <= ap_const_logic_1;
        else 
            dense_70_bias_array_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_70_bias_array_2_address0 <= newIndex1_cast_fu_1116_p1(3 - 1 downto 0);

    dense_70_bias_array_2_ce0_assign_proc : process(ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            dense_70_bias_array_2_ce0 <= ap_const_logic_1;
        else 
            dense_70_bias_array_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_70_bias_array_3_address0 <= newIndex1_cast_fu_1116_p1(3 - 1 downto 0);

    dense_70_bias_array_3_ce0_assign_proc : process(ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            dense_70_bias_array_3_ce0 <= ap_const_logic_1;
        else 
            dense_70_bias_array_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_70_bias_array_4_address0 <= newIndex1_cast_fu_1116_p1(3 - 1 downto 0);

    dense_70_bias_array_4_ce0_assign_proc : process(ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            dense_70_bias_array_4_ce0 <= ap_const_logic_1;
        else 
            dense_70_bias_array_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_70_bias_array_5_address0 <= newIndex1_cast_fu_1116_p1(3 - 1 downto 0);

    dense_70_bias_array_5_ce0_assign_proc : process(ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            dense_70_bias_array_5_ce0 <= ap_const_logic_1;
        else 
            dense_70_bias_array_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_70_bias_array_6_address0 <= newIndex1_cast_fu_1116_p1(3 - 1 downto 0);

    dense_70_bias_array_6_ce0_assign_proc : process(ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            dense_70_bias_array_6_ce0 <= ap_const_logic_1;
        else 
            dense_70_bias_array_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_70_bias_array_7_address0 <= newIndex1_cast_fu_1116_p1(3 - 1 downto 0);

    dense_70_bias_array_7_ce0_assign_proc : process(ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            dense_70_bias_array_7_ce0 <= ap_const_logic_1;
        else 
            dense_70_bias_array_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_bias_array_address0_assign_proc : process(b6_cast_reg_1422, grp_k2c_dense_1_fu_790_bias_array_address0, ap_CS_fsm_state19, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            dense_70_bias_array_address0 <= b6_cast_reg_1422(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            dense_70_bias_array_address0 <= grp_k2c_dense_1_fu_790_bias_array_address0;
        else 
            dense_70_bias_array_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_70_bias_array_ce0_assign_proc : process(grp_k2c_dense_1_fu_790_bias_array_ce0, ap_CS_fsm_state19, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            dense_70_bias_array_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            dense_70_bias_array_ce0 <= grp_k2c_dense_1_fu_790_bias_array_ce0;
        else 
            dense_70_bias_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_70_bias_array_d0 <= 
        dense_70_bias_array_6_q0 when (sel_tmp12_i1_fu_1212_p2(0) = '1') else 
        sel_tmp11_i1_fu_1204_p3;
    dense_70_bias_array_s_address0 <= newIndex1_cast_fu_1116_p1(3 - 1 downto 0);

    dense_70_bias_array_s_ce0_assign_proc : process(ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            dense_70_bias_array_s_ce0 <= ap_const_logic_1;
        else 
            dense_70_bias_array_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_bias_array_we0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            dense_70_bias_array_we0 <= ap_const_logic_1;
        else 
            dense_70_bias_array_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_kernel_arra_1_address0_assign_proc : process(b5_cast_reg_1404, grp_k2c_dense_1_fu_790_kernel_array_address0, ap_CS_fsm_state15, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            dense_70_kernel_arra_1_address0 <= b5_cast_reg_1404(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            dense_70_kernel_arra_1_address0 <= grp_k2c_dense_1_fu_790_kernel_array_address0;
        else 
            dense_70_kernel_arra_1_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_70_kernel_arra_1_ce0_assign_proc : process(grp_k2c_dense_1_fu_790_kernel_array_ce0, ap_CS_fsm_state15, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            dense_70_kernel_arra_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            dense_70_kernel_arra_1_ce0 <= grp_k2c_dense_1_fu_790_kernel_array_ce0;
        else 
            dense_70_kernel_arra_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_kernel_arra_1_we0_assign_proc : process(ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            dense_70_kernel_arra_1_we0 <= ap_const_logic_1;
        else 
            dense_70_kernel_arra_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_70_kernel_arra_address0 <= b5_cast_fu_1057_p1(12 - 1 downto 0);

    dense_70_kernel_arra_ce0_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            dense_70_kernel_arra_ce0 <= ap_const_logic_1;
        else 
            dense_70_kernel_arra_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_kernel_shap_address0_assign_proc : process(ap_CS_fsm_state14, grp_k2c_dense_1_fu_790_kernel_shape_address0, ap_CS_fsm_state17, ap_CS_fsm_state24, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            dense_70_kernel_shap_address0 <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_70_kernel_shap_address0 <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            dense_70_kernel_shap_address0 <= ap_const_lv3_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            dense_70_kernel_shap_address0 <= grp_k2c_dense_1_fu_790_kernel_shape_address0;
        else 
            dense_70_kernel_shap_address0 <= "XXX";
        end if; 
    end process;


    dense_70_kernel_shap_address1_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            dense_70_kernel_shap_address1 <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_70_kernel_shap_address1 <= ap_const_lv3_2;
        else 
            dense_70_kernel_shap_address1 <= "XXX";
        end if; 
    end process;


    dense_70_kernel_shap_ce0_assign_proc : process(ap_CS_fsm_state14, grp_k2c_dense_1_fu_790_kernel_shape_ce0, ap_CS_fsm_state17, ap_CS_fsm_state24, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            dense_70_kernel_shap_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            dense_70_kernel_shap_ce0 <= grp_k2c_dense_1_fu_790_kernel_shape_ce0;
        else 
            dense_70_kernel_shap_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_kernel_shap_ce1_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            dense_70_kernel_shap_ce1 <= ap_const_logic_1;
        else 
            dense_70_kernel_shap_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_kernel_shap_d0_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state17, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            dense_70_kernel_shap_d0 <= ap_const_lv64_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            dense_70_kernel_shap_d0 <= ap_const_lv64_40;
        else 
            dense_70_kernel_shap_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_70_kernel_shap_we0_assign_proc : process(ap_CS_fsm_state14, tmp_3_fu_1062_p2, ap_CS_fsm_state17, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state17) or ((tmp_3_fu_1062_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14)))) then 
            dense_70_kernel_shap_we0 <= ap_const_logic_1;
        else 
            dense_70_kernel_shap_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_kernel_shap_we1_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            dense_70_kernel_shap_we1 <= ap_const_logic_1;
        else 
            dense_70_kernel_shap_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_output_arra_address0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_dense_fu_765_input_array_address0, grp_k2c_dense_1_fu_790_output_array_address0, ap_CS_fsm_state26, ap_CS_fsm_state24, b4_cast_fu_1028_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_70_output_arra_address0 <= b4_cast_fu_1028_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            dense_70_output_arra_address0 <= grp_k2c_dense_1_fu_790_output_array_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            dense_70_output_arra_address0 <= grp_k2c_dense_fu_765_input_array_address0;
        else 
            dense_70_output_arra_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_70_output_arra_ce0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_dense_fu_765_input_array_ce0, grp_k2c_dense_1_fu_790_output_array_ce0, ap_CS_fsm_state26, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_70_output_arra_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            dense_70_output_arra_ce0 <= grp_k2c_dense_1_fu_790_output_array_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            dense_70_output_arra_ce0 <= grp_k2c_dense_fu_765_input_array_ce0;
        else 
            dense_70_output_arra_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_output_arra_d0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_dense_1_fu_790_output_array_d0, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_70_output_arra_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            dense_70_output_arra_d0 <= grp_k2c_dense_1_fu_790_output_array_d0;
        else 
            dense_70_output_arra_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_70_output_arra_we0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_dense_1_fu_790_output_array_we0, tmp_9_fu_1033_p2, ap_CS_fsm_state24)
    begin
        if (((tmp_9_fu_1033_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            dense_70_output_arra_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            dense_70_output_arra_we0 <= grp_k2c_dense_1_fu_790_output_array_we0;
        else 
            dense_70_output_arra_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_output_shap_address0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_dense_fu_765_input_shape_address0, ap_CS_fsm_state13, ap_CS_fsm_state26, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            dense_70_output_shap_address0 <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            dense_70_output_shap_address0 <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_70_output_shap_address0 <= ap_const_lv3_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            dense_70_output_shap_address0 <= grp_k2c_dense_fu_765_input_shape_address0;
        else 
            dense_70_output_shap_address0 <= "XXX";
        end if; 
    end process;


    dense_70_output_shap_address1_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            dense_70_output_shap_address1 <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            dense_70_output_shap_address1 <= ap_const_lv3_2;
        else 
            dense_70_output_shap_address1 <= "XXX";
        end if; 
    end process;


    dense_70_output_shap_ce0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_dense_fu_765_input_shape_ce0, ap_CS_fsm_state13, ap_CS_fsm_state26, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            dense_70_output_shap_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            dense_70_output_shap_ce0 <= grp_k2c_dense_fu_765_input_shape_ce0;
        else 
            dense_70_output_shap_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_output_shap_ce1_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            dense_70_output_shap_ce1 <= ap_const_logic_1;
        else 
            dense_70_output_shap_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_output_shap_d0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            dense_70_output_shap_d0 <= ap_const_lv64_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_70_output_shap_d0 <= ap_const_lv64_40;
        else 
            dense_70_output_shap_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_70_output_shap_we0_assign_proc : process(ap_CS_fsm_state11, tmp_9_fu_1033_p2, ap_CS_fsm_state13, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13) or ((tmp_9_fu_1033_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            dense_70_output_shap_we0 <= ap_const_logic_1;
        else 
            dense_70_output_shap_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_output_shap_we1_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            dense_70_output_shap_we1 <= ap_const_logic_1;
        else 
            dense_70_output_shap_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_71_bias_array_address0_assign_proc : process(grp_k2c_dense_fu_765_bias_array_address0, ap_CS_fsm_state26, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            dense_71_bias_array_address0 <= ap_const_lv15_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            dense_71_bias_array_address0 <= grp_k2c_dense_fu_765_bias_array_address0;
        else 
            dense_71_bias_array_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_71_bias_array_ce0_assign_proc : process(grp_k2c_dense_fu_765_bias_array_ce0, grp_k2c_dense_1_fu_790_ap_done, ap_CS_fsm_state26, ap_CS_fsm_state24)
    begin
        if (((grp_k2c_dense_1_fu_790_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            dense_71_bias_array_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            dense_71_bias_array_ce0 <= grp_k2c_dense_fu_765_bias_array_ce0;
        else 
            dense_71_bias_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_71_bias_array_we0_assign_proc : process(grp_k2c_dense_1_fu_790_ap_done, ap_CS_fsm_state24)
    begin
        if (((grp_k2c_dense_1_fu_790_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            dense_71_bias_array_we0 <= ap_const_logic_1;
        else 
            dense_71_bias_array_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_71_kernel_arra_0_address0_assign_proc : process(b7_cast_reg_1486, grp_k2c_dense_fu_765_kernel_array_address0, ap_CS_fsm_state21, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            dense_71_kernel_arra_0_address0 <= b7_cast_reg_1486(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            dense_71_kernel_arra_0_address0 <= grp_k2c_dense_fu_765_kernel_array_address0;
        else 
            dense_71_kernel_arra_0_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_71_kernel_arra_0_ce0_assign_proc : process(grp_k2c_dense_fu_765_kernel_array_ce0, ap_CS_fsm_state21, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            dense_71_kernel_arra_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            dense_71_kernel_arra_0_ce0 <= grp_k2c_dense_fu_765_kernel_array_ce0;
        else 
            dense_71_kernel_arra_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_71_kernel_arra_0_we0_assign_proc : process(ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            dense_71_kernel_arra_0_we0 <= ap_const_logic_1;
        else 
            dense_71_kernel_arra_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_71_kernel_arra_address0 <= b7_cast_fu_1226_p1(6 - 1 downto 0);

    dense_71_kernel_arra_ce0_assign_proc : process(ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            dense_71_kernel_arra_ce0 <= ap_const_logic_1;
        else 
            dense_71_kernel_arra_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_71_kernel_shap_address0_assign_proc : process(ap_CS_fsm_state23, grp_k2c_dense_fu_765_kernel_shape_address0, ap_CS_fsm_state26, ap_CS_fsm_state24, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            dense_71_kernel_shap_address0 <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            dense_71_kernel_shap_address0 <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            dense_71_kernel_shap_address0 <= ap_const_lv3_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            dense_71_kernel_shap_address0 <= grp_k2c_dense_fu_765_kernel_shape_address0;
        else 
            dense_71_kernel_shap_address0 <= "XXX";
        end if; 
    end process;


    dense_71_kernel_shap_address1_assign_proc : process(ap_CS_fsm_state23, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            dense_71_kernel_shap_address1 <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            dense_71_kernel_shap_address1 <= ap_const_lv3_2;
        else 
            dense_71_kernel_shap_address1 <= "XXX";
        end if; 
    end process;


    dense_71_kernel_shap_ce0_assign_proc : process(ap_CS_fsm_state23, grp_k2c_dense_fu_765_kernel_shape_ce0, grp_k2c_dense_1_fu_790_ap_done, grp_k2c_dense_2_fu_814_ap_done, ap_CS_fsm_state26, ap_CS_fsm_state24, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((grp_k2c_dense_2_fu_814_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22)) or ((grp_k2c_dense_1_fu_790_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24)))) then 
            dense_71_kernel_shap_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            dense_71_kernel_shap_ce0 <= grp_k2c_dense_fu_765_kernel_shape_ce0;
        else 
            dense_71_kernel_shap_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_71_kernel_shap_ce1_assign_proc : process(ap_CS_fsm_state23, grp_k2c_dense_1_fu_790_ap_done, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((grp_k2c_dense_1_fu_790_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24)))) then 
            dense_71_kernel_shap_ce1 <= ap_const_logic_1;
        else 
            dense_71_kernel_shap_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_71_kernel_shap_d0_assign_proc : process(ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            dense_71_kernel_shap_d0 <= ap_const_lv64_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            dense_71_kernel_shap_d0 <= ap_const_lv64_40;
        else 
            dense_71_kernel_shap_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_71_kernel_shap_we0_assign_proc : process(ap_CS_fsm_state23, grp_k2c_dense_1_fu_790_ap_done, grp_k2c_dense_2_fu_814_ap_done, ap_CS_fsm_state24, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((grp_k2c_dense_2_fu_814_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22)) or ((grp_k2c_dense_1_fu_790_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24)))) then 
            dense_71_kernel_shap_we0 <= ap_const_logic_1;
        else 
            dense_71_kernel_shap_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_71_kernel_shap_we1_assign_proc : process(ap_CS_fsm_state23, grp_k2c_dense_1_fu_790_ap_done, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((grp_k2c_dense_1_fu_790_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24)))) then 
            dense_71_kernel_shap_we1 <= ap_const_logic_1;
        else 
            dense_71_kernel_shap_we1 <= ap_const_logic_0;
        end if; 
    end process;

    dense_71_output_array_address0 <= grp_k2c_dense_fu_765_output_array_address0;
    dense_71_output_array_ce0 <= grp_k2c_dense_fu_765_output_array_ce0;
    dense_71_output_array_d0 <= grp_k2c_dense_fu_765_output_array_d0;
    dense_71_output_array_we0 <= grp_k2c_dense_fu_765_output_array_we0;
    dense_71_output_shape_address0 <= ap_const_lv3_0;
    dense_71_output_shape_address1 <= ap_const_lv3_0;
    dense_71_output_shape_ce0 <= ap_const_logic_0;
    dense_71_output_shape_ce1 <= ap_const_logic_0;
    dense_71_output_shape_d0 <= ap_const_lv64_0;
    dense_71_output_shape_d1 <= ap_const_lv64_0;
    dense_71_output_shape_we0 <= ap_const_logic_0;
    dense_71_output_shape_we1 <= ap_const_logic_0;
    grp_k2c_dense_1_fu_790_ap_start <= grp_k2c_dense_1_fu_790_ap_start_reg;
    grp_k2c_dense_2_fu_814_ap_start <= grp_k2c_dense_2_fu_814_ap_start_reg;
    grp_k2c_dense_fu_765_ap_start <= grp_k2c_dense_fu_765_ap_start_reg;
    newIndex1_cast_fu_1116_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(newIndex1_fu_1106_p4),64));
    newIndex1_fu_1106_p4 <= b6_reg_743(6 downto 3);
    newIndex_cast_fu_907_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(newIndex_fu_897_p4),64));
    newIndex_fu_897_p4 <= b2_reg_699(14 downto 3);
    sel_tmp10_i1_fu_1199_p2 <= "1" when (tmp_71_reg_1435 = ap_const_lv3_5) else "0";
    sel_tmp10_i_fu_984_p2 <= "1" when (tmp_70_reg_1327 = ap_const_lv3_5) else "0";
    sel_tmp11_i1_fu_1204_p3 <= 
        dense_70_bias_array_5_q0 when (sel_tmp10_i1_fu_1199_p2(0) = '1') else 
        sel_tmp9_i1_fu_1191_p3;
    sel_tmp11_i_fu_989_p3 <= 
        dense_69_kernel_arra_2_q0 when (sel_tmp10_i_fu_984_p2(0) = '1') else 
        sel_tmp9_i_fu_976_p3;
    sel_tmp12_i1_fu_1212_p2 <= "1" when (tmp_71_reg_1435 = ap_const_lv3_6) else "0";
    sel_tmp12_i_fu_997_p2 <= "1" when (tmp_70_reg_1327 = ap_const_lv3_6) else "0";
    sel_tmp1_i2_fu_1139_p3 <= 
        dense_70_bias_array_s_q0 when (sel_tmp_i1_fu_1134_p2(0) = '1') else 
        dense_70_bias_array_7_q0;
    sel_tmp1_i_fu_924_p3 <= 
        dense_69_kernel_arra_7_q0 when (sel_tmp_i_fu_919_p2(0) = '1') else 
        dense_69_kernel_arra_q0;
    sel_tmp2_i3_fu_1147_p2 <= "1" when (tmp_71_reg_1435 = ap_const_lv3_1) else "0";
    sel_tmp2_i_fu_932_p2 <= "1" when (tmp_70_reg_1327 = ap_const_lv3_1) else "0";
    sel_tmp3_i4_fu_1152_p3 <= 
        dense_70_bias_array_1_q0 when (sel_tmp2_i3_fu_1147_p2(0) = '1') else 
        sel_tmp1_i2_fu_1139_p3;
    sel_tmp3_i_fu_937_p3 <= 
        dense_69_kernel_arra_6_q0 when (sel_tmp2_i_fu_932_p2(0) = '1') else 
        sel_tmp1_i_fu_924_p3;
    sel_tmp4_i5_fu_1160_p2 <= "1" when (tmp_71_reg_1435 = ap_const_lv3_2) else "0";
    sel_tmp4_i_fu_945_p2 <= "1" when (tmp_70_reg_1327 = ap_const_lv3_2) else "0";
    sel_tmp5_i6_fu_1165_p3 <= 
        dense_70_bias_array_2_q0 when (sel_tmp4_i5_fu_1160_p2(0) = '1') else 
        sel_tmp3_i4_fu_1152_p3;
    sel_tmp5_i_fu_950_p3 <= 
        dense_69_kernel_arra_5_q0 when (sel_tmp4_i_fu_945_p2(0) = '1') else 
        sel_tmp3_i_fu_937_p3;
    sel_tmp6_i7_fu_1173_p2 <= "1" when (tmp_71_reg_1435 = ap_const_lv3_3) else "0";
    sel_tmp6_i_fu_958_p2 <= "1" when (tmp_70_reg_1327 = ap_const_lv3_3) else "0";
    sel_tmp7_i8_fu_1178_p3 <= 
        dense_70_bias_array_3_q0 when (sel_tmp6_i7_fu_1173_p2(0) = '1') else 
        sel_tmp5_i6_fu_1165_p3;
    sel_tmp7_i_fu_963_p3 <= 
        dense_69_kernel_arra_4_q0 when (sel_tmp6_i_fu_958_p2(0) = '1') else 
        sel_tmp5_i_fu_950_p3;
    sel_tmp8_i9_fu_1186_p2 <= "1" when (tmp_71_reg_1435 = ap_const_lv3_4) else "0";
    sel_tmp8_i_fu_971_p2 <= "1" when (tmp_70_reg_1327 = ap_const_lv3_4) else "0";
    sel_tmp9_i1_fu_1191_p3 <= 
        dense_70_bias_array_4_q0 when (sel_tmp8_i9_fu_1186_p2(0) = '1') else 
        sel_tmp7_i8_fu_1178_p3;
    sel_tmp9_i_fu_976_p3 <= 
        dense_69_kernel_arra_3_q0 when (sel_tmp8_i_fu_971_p2(0) = '1') else 
        sel_tmp7_i_fu_963_p3;
    sel_tmp_i1_fu_1134_p2 <= "1" when (tmp_71_reg_1435 = ap_const_lv3_0) else "0";
    sel_tmp_i_fu_919_p2 <= "1" when (tmp_70_reg_1327 = ap_const_lv3_0) else "0";
    tmp_3_fu_1062_p2 <= "1" when (b5_reg_732 = ap_const_lv13_1000) else "0";
    tmp_4_fu_1090_p2 <= "1" when (b6_reg_743 = ap_const_lv7_40) else "0";
    tmp_6_fu_1231_p2 <= "1" when (b7_reg_754 = ap_const_lv7_40) else "0";
    tmp_70_fu_893_p1 <= b2_reg_699(3 - 1 downto 0);
    tmp_71_fu_1102_p1 <= b6_reg_743(3 - 1 downto 0);
    tmp_8_fu_1016_p2 <= "1" when (b3_reg_710 = ap_const_lv7_40) else "0";
    tmp_9_fu_1033_p2 <= "1" when (b4_reg_721 = ap_const_lv7_40) else "0";
    tmp_fu_853_p2 <= "1" when (b1_reg_688 = ap_const_lv7_40) else "0";
    tmp_s_fu_881_p2 <= "1" when (b2_reg_699 = ap_const_lv15_63C0) else "0";
end behav;
