{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 16:00:47 2024 " "Info: Processing started: Mon Jun 17 16:00:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/114514/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "true_clk " "Info: Assuming node \"true_clk\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/114514/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "true_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "m " "Info: Assuming node \"m\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/114514/src/SixDigit_Electronic_Lock_Controller.v" 2 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "m" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a0 " "Info: Assuming node \"a0\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/114514/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "a0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a1 " "Info: Assuming node \"a1\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/114514/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "a1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ps1 " "Info: Assuming node \"ps1\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/114514/src/SixDigit_Electronic_Lock_Controller.v" 9 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ps1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ps0 " "Info: Assuming node \"ps0\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/114514/src/SixDigit_Electronic_Lock_Controller.v" 9 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ps0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "20 " "Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "passwd_register:set_password3\|comb~36 " "Info: Detected gated clock \"passwd_register:set_password3\|comb~36\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password3\|comb~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password3\|comb~35 " "Info: Detected gated clock \"passwd_register:set_password3\|comb~35\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password3\|comb~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password3\|comb~34 " "Info: Detected gated clock \"passwd_register:set_password3\|comb~34\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password3\|comb~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password2\|comb~36 " "Info: Detected gated clock \"passwd_register:set_password2\|comb~36\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password2\|comb~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password2\|comb~35 " "Info: Detected gated clock \"passwd_register:set_password2\|comb~35\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password2\|comb~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password2\|comb~34 " "Info: Detected gated clock \"passwd_register:set_password2\|comb~34\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password2\|comb~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password4\|comb~39 " "Info: Detected gated clock \"passwd_register:set_password4\|comb~39\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password4\|comb~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password4\|comb~37 " "Info: Detected gated clock \"passwd_register:set_password4\|comb~37\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password4\|comb~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password4\|comb~38 " "Info: Detected gated clock \"passwd_register:set_password4\|comb~38\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password4\|comb~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password4\|comb~36 " "Info: Detected gated clock \"passwd_register:set_password4\|comb~36\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password4\|comb~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~43 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~43\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~44 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~44\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~35 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~35\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~39 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~39\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~41 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~41\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~42 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~42\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~40 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~40\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~34 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~34\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~0 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~0\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "timer:tm\|tick " "Info: Detected ripple clock \"timer:tm\|tick\" as buffer" {  } { { "timer.v" "" { Text "D:/114514/src/timer.v" 5 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "timer:tm\|tick" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register passwd_register:set_password1\|register:r3\|q\[0\] register error_counter:error_cnt\|error_count\[0\] 38.17 MHz 26.2 ns Internal " "Info: Clock \"clk\" has Internal fmax of 38.17 MHz between source register \"passwd_register:set_password1\|register:r3\|q\[0\]\" and destination register \"error_counter:error_cnt\|error_count\[0\]\" (period= 26.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.400 ns + Longest register register " "Info: + Longest register to register delay is 7.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns passwd_register:set_password1\|register:r3\|q\[0\] 1 REG LC8_B9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_B9; Fanout = 1; REG Node = 'passwd_register:set_password1\|register:r3\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { passwd_register:set_password1|register:r3|q[0] } "NODE_NAME" } } { "register.v" "" { Text "D:/114514/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 1.100 ns judge:jg1\|Equal2~5 2 COMB LC6_B9 1 " "Info: 2: + IC(0.100 ns) + CELL(1.000 ns) = 1.100 ns; Loc. = LC6_B9; Fanout = 1; COMB Node = 'judge:jg1\|Equal2~5'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { passwd_register:set_password1|register:r3|q[0] judge:jg1|Equal2~5 } "NODE_NAME" } } { "judge.v" "" { Text "D:/114514/src/judge.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.100 ns) 2.700 ns res_tmp~1283 3 COMB LC7_B8 1 " "Info: 3: + IC(0.500 ns) + CELL(1.100 ns) = 2.700 ns; Loc. = LC7_B8; Fanout = 1; COMB Node = 'res_tmp~1283'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.600 ns" { judge:jg1|Equal2~5 res_tmp~1283 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/114514/src/SixDigit_Electronic_Lock_Controller.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.400 ns) 3.600 ns res_tmp~1403 4 COMB LC5_B6 1 " "Info: 4: + IC(0.500 ns) + CELL(0.400 ns) = 3.600 ns; Loc. = LC5_B6; Fanout = 1; COMB Node = 'res_tmp~1403'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.900 ns" { res_tmp~1283 res_tmp~1403 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/114514/src/SixDigit_Electronic_Lock_Controller.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 4.600 ns res_tmp~1339 5 COMB LC6_B6 1 " "Info: 5: + IC(0.000 ns) + CELL(1.000 ns) = 4.600 ns; Loc. = LC6_B6; Fanout = 1; COMB Node = 'res_tmp~1339'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.000 ns" { res_tmp~1403 res_tmp~1339 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/114514/src/SixDigit_Electronic_Lock_Controller.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.600 ns) 5.700 ns res_tmp~1383 6 COMB LC2_B7 1 " "Info: 6: + IC(0.500 ns) + CELL(0.600 ns) = 5.700 ns; Loc. = LC2_B7; Fanout = 1; COMB Node = 'res_tmp~1383'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { res_tmp~1339 res_tmp~1383 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/114514/src/SixDigit_Electronic_Lock_Controller.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 6.700 ns res_tmp~1334 7 COMB LC3_B7 3 " "Info: 7: + IC(0.000 ns) + CELL(1.000 ns) = 6.700 ns; Loc. = LC3_B7; Fanout = 3; COMB Node = 'res_tmp~1334'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.000 ns" { res_tmp~1383 res_tmp~1334 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/114514/src/SixDigit_Electronic_Lock_Controller.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.600 ns) 7.400 ns error_counter:error_cnt\|error_count\[0\] 8 REG LC1_B7 4 " "Info: 8: + IC(0.100 ns) + CELL(0.600 ns) = 7.400 ns; Loc. = LC1_B7; Fanout = 4; REG Node = 'error_counter:error_cnt\|error_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.700 ns" { res_tmp~1334 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "error_counter.v" "" { Text "D:/114514/src/error_counter.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 77.03 % ) " "Info: Total cell delay = 5.700 ns ( 77.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.700 ns ( 22.97 % ) " "Info: Total interconnect delay = 1.700 ns ( 22.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.400 ns" { passwd_register:set_password1|register:r3|q[0] judge:jg1|Equal2~5 res_tmp~1283 res_tmp~1403 res_tmp~1339 res_tmp~1383 res_tmp~1334 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.400 ns" { passwd_register:set_password1|register:r3|q[0] judge:jg1|Equal2~5 res_tmp~1283 res_tmp~1403 res_tmp~1339 res_tmp~1383 res_tmp~1334 error_counter:error_cnt|error_count[0] } { 0.000ns 0.100ns 0.500ns 0.500ns 0.000ns 0.500ns 0.000ns 0.100ns } { 0.000ns 1.000ns 1.100ns 0.400ns 1.000ns 0.600ns 1.000ns 0.600ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.000 ns - Smallest " "Info: - Smallest clock skew is -5.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_119 37 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_119; Fanout = 37; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/114514/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 4.000 ns error_counter:error_cnt\|error_count\[0\] 2 REG LC1_B7 4 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 4.000 ns; Loc. = LC1_B7; Fanout = 4; REG Node = 'error_counter:error_cnt\|error_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.200 ns" { clk error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "error_counter.v" "" { Text "D:/114514/src/error_counter.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 70.00 % ) " "Info: Total cell delay = 2.800 ns ( 70.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 30.00 % ) " "Info: Total interconnect delay = 1.200 ns ( 30.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.000 ns" { clk error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.000 ns" { clk clk~out error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 1.200ns } { 0.000ns 2.800ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.000 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_119 37 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_119; Fanout = 37; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/114514/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.000 ns) 5.800 ns passwd_register:set_password1\|comb~43 2 COMB LC1_B35 4 " "Info: 2: + IC(2.000 ns) + CELL(1.000 ns) = 5.800 ns; Loc. = LC1_B35; Fanout = 4; COMB Node = 'passwd_register:set_password1\|comb~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.000 ns" { clk passwd_register:set_password1|comb~43 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.800 ns) 7.300 ns passwd_register:set_password1\|comb~44 3 COMB LC2_B29 8 " "Info: 3: + IC(0.700 ns) + CELL(0.800 ns) = 7.300 ns; Loc. = LC2_B29; Fanout = 8; COMB Node = 'passwd_register:set_password1\|comb~44'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { passwd_register:set_password1|comb~43 passwd_register:set_password1|comb~44 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.000 ns) 9.000 ns passwd_register:set_password1\|register:r3\|q\[0\] 4 REG LC8_B9 1 " "Info: 4: + IC(1.700 ns) + CELL(0.000 ns) = 9.000 ns; Loc. = LC8_B9; Fanout = 1; REG Node = 'passwd_register:set_password1\|register:r3\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.700 ns" { passwd_register:set_password1|comb~44 passwd_register:set_password1|register:r3|q[0] } "NODE_NAME" } } { "register.v" "" { Text "D:/114514/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 51.11 % ) " "Info: Total cell delay = 4.600 ns ( 51.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 48.89 % ) " "Info: Total interconnect delay = 4.400 ns ( 48.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.000 ns" { clk passwd_register:set_password1|comb~43 passwd_register:set_password1|comb~44 passwd_register:set_password1|register:r3|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.000 ns" { clk clk~out passwd_register:set_password1|comb~43 passwd_register:set_password1|comb~44 passwd_register:set_password1|register:r3|q[0] } { 0.000ns 0.000ns 2.000ns 0.700ns 1.700ns } { 0.000ns 2.800ns 1.000ns 0.800ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.000 ns" { clk error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.000 ns" { clk clk~out error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 1.200ns } { 0.000ns 2.800ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.000 ns" { clk passwd_register:set_password1|comb~43 passwd_register:set_password1|comb~44 passwd_register:set_password1|register:r3|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.000 ns" { clk clk~out passwd_register:set_password1|comb~43 passwd_register:set_password1|comb~44 passwd_register:set_password1|register:r3|q[0] } { 0.000ns 0.000ns 2.000ns 0.700ns 1.700ns } { 0.000ns 2.800ns 1.000ns 0.800ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "register.v" "" { Text "D:/114514/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "error_counter.v" "" { Text "D:/114514/src/error_counter.v" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "register.v" "" { Text "D:/114514/src/register.v" 9 -1 0 } } { "error_counter.v" "" { Text "D:/114514/src/error_counter.v" 22 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.400 ns" { passwd_register:set_password1|register:r3|q[0] judge:jg1|Equal2~5 res_tmp~1283 res_tmp~1403 res_tmp~1339 res_tmp~1383 res_tmp~1334 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.400 ns" { passwd_register:set_password1|register:r3|q[0] judge:jg1|Equal2~5 res_tmp~1283 res_tmp~1403 res_tmp~1339 res_tmp~1383 res_tmp~1334 error_counter:error_cnt|error_count[0] } { 0.000ns 0.100ns 0.500ns 0.500ns 0.000ns 0.500ns 0.000ns 0.100ns } { 0.000ns 1.000ns 1.100ns 0.400ns 1.000ns 0.600ns 1.000ns 0.600ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.000 ns" { clk error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.000 ns" { clk clk~out error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 1.200ns } { 0.000ns 2.800ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.000 ns" { clk passwd_register:set_password1|comb~43 passwd_register:set_password1|comb~44 passwd_register:set_password1|register:r3|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.000 ns" { clk clk~out passwd_register:set_password1|comb~43 passwd_register:set_password1|comb~44 passwd_register:set_password1|register:r3|q[0] } { 0.000ns 0.000ns 2.000ns 0.700ns 1.700ns } { 0.000ns 2.800ns 1.000ns 0.800ns 0.000ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "true_clk register timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[0\] register timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[23\] 243.9 MHz 4.1 ns Internal " "Info: Clock \"true_clk\" has Internal fmax of 243.9 MHz between source register \"timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[0\]\" and destination register \"timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[23\]\" (period= 4.1 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.400 ns + Longest register register " "Info: + Longest register to register delay is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[0\] 1 REG LC1_A31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A31; Fanout = 3; REG Node = 'timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 271 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 0.100 ns timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT 2 COMB LC1_A31 2 " "Info: 2: + IC(0.000 ns) + CELL(0.100 ns) = 0.100 ns; Loc. = LC1_A31; Fanout = 2; COMB Node = 'timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0] timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 311 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 0.200 ns timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT 3 COMB LC2_A31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 0.200 ns; Loc. = LC2_A31; Fanout = 2; COMB Node = 'timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 311 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 0.300 ns timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT 4 COMB LC3_A31 2 " "Info: 4: + IC(0.000 ns) + CELL(0.100 ns) = 0.300 ns; Loc. = LC3_A31; Fanout = 2; COMB Node = 'timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 311 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 0.400 ns timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~COUT 5 COMB LC4_A31 2 " "Info: 5: + IC(0.000 ns) + CELL(0.100 ns) = 0.400 ns; Loc. = LC4_A31; Fanout = 2; COMB Node = 'timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 311 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 0.500 ns timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]~COUT 6 COMB LC5_A31 2 " "Info: 6: + IC(0.000 ns) + CELL(0.100 ns) = 0.500 ns; Loc. = LC5_A31; Fanout = 2; COMB Node = 'timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 311 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 0.600 ns timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]~COUT 7 COMB LC6_A31 2 " "Info: 7: + IC(0.000 ns) + CELL(0.100 ns) = 0.600 ns; Loc. = LC6_A31; Fanout = 2; COMB Node = 'timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 311 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 0.700 ns timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]~COUT 8 COMB LC7_A31 2 " "Info: 8: + IC(0.000 ns) + CELL(0.100 ns) = 0.700 ns; Loc. = LC7_A31; Fanout = 2; COMB Node = 'timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 311 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 0.800 ns timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~COUT 9 COMB LC8_A31 2 " "Info: 9: + IC(0.000 ns) + CELL(0.100 ns) = 0.800 ns; Loc. = LC8_A31; Fanout = 2; COMB Node = 'timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 311 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.100 ns) 1.200 ns timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[8\]~COUT 10 COMB LC1_A33 2 " "Info: 10: + IC(0.300 ns) + CELL(0.100 ns) = 1.200 ns; Loc. = LC1_A33; Fanout = 2; COMB Node = 'timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[8\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.400 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 311 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.300 ns timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[9\]~COUT 11 COMB LC2_A33 2 " "Info: 11: + IC(0.000 ns) + CELL(0.100 ns) = 1.300 ns; Loc. = LC2_A33; Fanout = 2; COMB Node = 'timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[9\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 311 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.400 ns timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[10\]~COUT 12 COMB LC3_A33 2 " "Info: 12: + IC(0.000 ns) + CELL(0.100 ns) = 1.400 ns; Loc. = LC3_A33; Fanout = 2; COMB Node = 'timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[10\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 311 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.500 ns timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[11\]~COUT 13 COMB LC4_A33 2 " "Info: 13: + IC(0.000 ns) + CELL(0.100 ns) = 1.500 ns; Loc. = LC4_A33; Fanout = 2; COMB Node = 'timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[11\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 311 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.600 ns timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]~COUT 14 COMB LC5_A33 2 " "Info: 14: + IC(0.000 ns) + CELL(0.100 ns) = 1.600 ns; Loc. = LC5_A33; Fanout = 2; COMB Node = 'timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 311 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.700 ns timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[13\]~COUT 15 COMB LC6_A33 2 " "Info: 15: + IC(0.000 ns) + CELL(0.100 ns) = 1.700 ns; Loc. = LC6_A33; Fanout = 2; COMB Node = 'timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[13\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 311 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.800 ns timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]~COUT 16 COMB LC7_A33 2 " "Info: 16: + IC(0.000 ns) + CELL(0.100 ns) = 1.800 ns; Loc. = LC7_A33; Fanout = 2; COMB Node = 'timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 311 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.900 ns timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[15\]~COUT 17 COMB LC8_A33 2 " "Info: 17: + IC(0.000 ns) + CELL(0.100 ns) = 1.900 ns; Loc. = LC8_A33; Fanout = 2; COMB Node = 'timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[15\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 311 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.100 ns) 2.300 ns timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[16\]~COUT 18 COMB LC1_A35 2 " "Info: 18: + IC(0.300 ns) + CELL(0.100 ns) = 2.300 ns; Loc. = LC1_A35; Fanout = 2; COMB Node = 'timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[16\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.400 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 311 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.400 ns timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]~COUT 19 COMB LC2_A35 2 " "Info: 19: + IC(0.000 ns) + CELL(0.100 ns) = 2.400 ns; Loc. = LC2_A35; Fanout = 2; COMB Node = 'timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 311 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.500 ns timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[18\]~COUT 20 COMB LC3_A35 2 " "Info: 20: + IC(0.000 ns) + CELL(0.100 ns) = 2.500 ns; Loc. = LC3_A35; Fanout = 2; COMB Node = 'timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[18\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 311 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.600 ns timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]~COUT 21 COMB LC4_A35 2 " "Info: 21: + IC(0.000 ns) + CELL(0.100 ns) = 2.600 ns; Loc. = LC4_A35; Fanout = 2; COMB Node = 'timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 311 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.700 ns timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\]~COUT 22 COMB LC5_A35 2 " "Info: 22: + IC(0.000 ns) + CELL(0.100 ns) = 2.700 ns; Loc. = LC5_A35; Fanout = 2; COMB Node = 'timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 311 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.800 ns timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[21\]~COUT 23 COMB LC6_A35 3 " "Info: 23: + IC(0.000 ns) + CELL(0.100 ns) = 2.800 ns; Loc. = LC6_A35; Fanout = 3; COMB Node = 'timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[21\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 311 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.900 ns timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]~COUT 24 COMB LC7_A35 1 " "Info: 24: + IC(0.000 ns) + CELL(0.100 ns) = 2.900 ns; Loc. = LC7_A35; Fanout = 1; COMB Node = 'timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.100 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 311 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 3.400 ns timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[23\] 25 REG LC8_A35 2 " "Info: 25: + IC(0.000 ns) + CELL(0.500 ns) = 3.400 ns; Loc. = LC8_A35; Fanout = 2; REG Node = 'timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[23\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.500 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 271 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 82.35 % ) " "Info: Total cell delay = 2.800 ns ( 82.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 17.65 % ) " "Info: Total interconnect delay = 0.600 ns ( 17.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.400 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0] timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.400 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0] timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.300ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.300ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.500ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "true_clk destination 5.100 ns + Shortest register " "Info: + Shortest clock path from clock \"true_clk\" to destination register is 5.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns true_clk 1 CLK PIN_67 26 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_67; Fanout = 26; CLK Node = 'true_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { true_clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/114514/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(0.000 ns) 5.100 ns timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[23\] 2 REG LC8_A35 2 " "Info: 2: + IC(2.300 ns) + CELL(0.000 ns) = 5.100 ns; Loc. = LC8_A35; Fanout = 2; REG Node = 'timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[23\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.300 ns" { true_clk timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 271 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 54.90 % ) " "Info: Total cell delay = 2.800 ns ( 54.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 45.10 % ) " "Info: Total interconnect delay = 2.300 ns ( 45.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.100 ns" { true_clk timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.100 ns" { true_clk true_clk~out timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] } { 0.000ns 0.000ns 2.300ns } { 0.000ns 2.800ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "true_clk source 5.100 ns - Longest register " "Info: - Longest clock path from clock \"true_clk\" to source register is 5.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns true_clk 1 CLK PIN_67 26 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_67; Fanout = 26; CLK Node = 'true_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { true_clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/114514/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(0.000 ns) 5.100 ns timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[0\] 2 REG LC1_A31 3 " "Info: 2: + IC(2.300 ns) + CELL(0.000 ns) = 5.100 ns; Loc. = LC1_A31; Fanout = 3; REG Node = 'timer:tm\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.300 ns" { true_clk timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 271 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 54.90 % ) " "Info: Total cell delay = 2.800 ns ( 54.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 45.10 % ) " "Info: Total interconnect delay = 2.300 ns ( 45.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.100 ns" { true_clk timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.100 ns" { true_clk true_clk~out timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0] } { 0.000ns 0.000ns 2.300ns } { 0.000ns 2.800ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.100 ns" { true_clk timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.100 ns" { true_clk true_clk~out timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] } { 0.000ns 0.000ns 2.300ns } { 0.000ns 2.800ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.100 ns" { true_clk timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.100 ns" { true_clk true_clk~out timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0] } { 0.000ns 0.000ns 2.300ns } { 0.000ns 2.800ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 271 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 271 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.400 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0] timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.400 ns" { timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0] timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22]~COUT timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.300ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.300ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.500ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.100 ns" { true_clk timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.100 ns" { true_clk true_clk~out timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] } { 0.000ns 0.000ns 2.300ns } { 0.000ns 2.800ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.100 ns" { true_clk timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.100 ns" { true_clk true_clk~out timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0] } { 0.000ns 0.000ns 2.300ns } { 0.000ns 2.800ns 0.000ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "m " "Info: No valid register-to-register data paths exist for clock \"m\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "a0 " "Info: No valid register-to-register data paths exist for clock \"a0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "a1 " "Info: No valid register-to-register data paths exist for clock \"a1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ps1 " "Info: No valid register-to-register data paths exist for clock \"ps1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ps0 " "Info: No valid register-to-register data paths exist for clock \"ps0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "error_counter:error_cnt\|error_count\[0\] a1 clk 7.700 ns register " "Info: tsu for register \"error_counter:error_cnt\|error_count\[0\]\" (data pin = \"a1\", clock pin = \"clk\") is 7.700 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.300 ns + Longest pin register " "Info: + Longest pin to register delay is 11.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns a1 1 CLK PIN_137 16 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_137; Fanout = 16; CLK Node = 'a1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a1 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/114514/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.000 ns) 5.000 ns yima2to4:yima_mode\|Decoder0~13 2 COMB LC4_B29 7 " "Info: 2: + IC(1.200 ns) + CELL(1.000 ns) = 5.000 ns; Loc. = LC4_B29; Fanout = 7; COMB Node = 'yima2to4:yima_mode\|Decoder0~13'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.200 ns" { a1 yima2to4:yima_mode|Decoder0~13 } "NODE_NAME" } } { "yima2to4.v" "" { Text "D:/114514/src/yima2to4.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.600 ns) 7.300 ns res_tmp~1421 3 COMB LC1_B4 1 " "Info: 3: + IC(1.700 ns) + CELL(0.600 ns) = 7.300 ns; Loc. = LC1_B4; Fanout = 1; COMB Node = 'res_tmp~1421'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.300 ns" { yima2to4:yima_mode|Decoder0~13 res_tmp~1421 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/114514/src/SixDigit_Electronic_Lock_Controller.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 8.300 ns res_tmp~1344 4 COMB LC2_B4 1 " "Info: 4: + IC(0.000 ns) + CELL(1.000 ns) = 8.300 ns; Loc. = LC2_B4; Fanout = 1; COMB Node = 'res_tmp~1344'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.000 ns" { res_tmp~1421 res_tmp~1344 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/114514/src/SixDigit_Electronic_Lock_Controller.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.700 ns) 9.600 ns res_tmp~1383 5 COMB LC2_B7 1 " "Info: 5: + IC(0.600 ns) + CELL(0.700 ns) = 9.600 ns; Loc. = LC2_B7; Fanout = 1; COMB Node = 'res_tmp~1383'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.300 ns" { res_tmp~1344 res_tmp~1383 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/114514/src/SixDigit_Electronic_Lock_Controller.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 10.600 ns res_tmp~1334 6 COMB LC3_B7 3 " "Info: 6: + IC(0.000 ns) + CELL(1.000 ns) = 10.600 ns; Loc. = LC3_B7; Fanout = 3; COMB Node = 'res_tmp~1334'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.000 ns" { res_tmp~1383 res_tmp~1334 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/114514/src/SixDigit_Electronic_Lock_Controller.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.600 ns) 11.300 ns error_counter:error_cnt\|error_count\[0\] 7 REG LC1_B7 4 " "Info: 7: + IC(0.100 ns) + CELL(0.600 ns) = 11.300 ns; Loc. = LC1_B7; Fanout = 4; REG Node = 'error_counter:error_cnt\|error_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.700 ns" { res_tmp~1334 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "error_counter.v" "" { Text "D:/114514/src/error_counter.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 68.14 % ) " "Info: Total cell delay = 7.700 ns ( 68.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.600 ns ( 31.86 % ) " "Info: Total interconnect delay = 3.600 ns ( 31.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.300 ns" { a1 yima2to4:yima_mode|Decoder0~13 res_tmp~1421 res_tmp~1344 res_tmp~1383 res_tmp~1334 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.300 ns" { a1 a1~out yima2to4:yima_mode|Decoder0~13 res_tmp~1421 res_tmp~1344 res_tmp~1383 res_tmp~1334 error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 1.200ns 1.700ns 0.000ns 0.600ns 0.000ns 0.100ns } { 0.000ns 2.800ns 1.000ns 0.600ns 1.000ns 0.700ns 1.000ns 0.600ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "error_counter.v" "" { Text "D:/114514/src/error_counter.v" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 4.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_119 37 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_119; Fanout = 37; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/114514/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 4.000 ns error_counter:error_cnt\|error_count\[0\] 2 REG LC1_B7 4 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 4.000 ns; Loc. = LC1_B7; Fanout = 4; REG Node = 'error_counter:error_cnt\|error_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.200 ns" { clk error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "error_counter.v" "" { Text "D:/114514/src/error_counter.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 70.00 % ) " "Info: Total cell delay = 2.800 ns ( 70.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 30.00 % ) " "Info: Total interconnect delay = 1.200 ns ( 30.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.000 ns" { clk error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.000 ns" { clk clk~out error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 1.200ns } { 0.000ns 2.800ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.300 ns" { a1 yima2to4:yima_mode|Decoder0~13 res_tmp~1421 res_tmp~1344 res_tmp~1383 res_tmp~1334 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.300 ns" { a1 a1~out yima2to4:yima_mode|Decoder0~13 res_tmp~1421 res_tmp~1344 res_tmp~1383 res_tmp~1334 error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 1.200ns 1.700ns 0.000ns 0.600ns 0.000ns 0.100ns } { 0.000ns 2.800ns 1.000ns 0.600ns 1.000ns 0.700ns 1.000ns 0.600ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.000 ns" { clk error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.000 ns" { clk clk~out error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 1.200ns } { 0.000ns 2.800ns 0.000ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "true_clk led led_flasher:led_fls\|led 11.000 ns register " "Info: tco from clock \"true_clk\" to destination pin \"led\" through register \"led_flasher:led_fls\|led\" is 11.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "true_clk source 6.500 ns + Longest register " "Info: + Longest clock path from clock \"true_clk\" to source register is 6.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns true_clk 1 CLK PIN_67 26 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_67; Fanout = 26; CLK Node = 'true_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { true_clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/114514/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(0.300 ns) 5.400 ns timer:tm\|tick 2 REG LC6_A36 8 " "Info: 2: + IC(2.300 ns) + CELL(0.300 ns) = 5.400 ns; Loc. = LC6_A36; Fanout = 8; REG Node = 'timer:tm\|tick'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.600 ns" { true_clk timer:tm|tick } "NODE_NAME" } } { "timer.v" "" { Text "D:/114514/src/timer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.000 ns) 6.500 ns led_flasher:led_fls\|led 3 REG LC4_C35 2 " "Info: 3: + IC(1.100 ns) + CELL(0.000 ns) = 6.500 ns; Loc. = LC4_C35; Fanout = 2; REG Node = 'led_flasher:led_fls\|led'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { timer:tm|tick led_flasher:led_fls|led } "NODE_NAME" } } { "led_flasher.v" "" { Text "D:/114514/src/led_flasher.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 47.69 % ) " "Info: Total cell delay = 3.100 ns ( 47.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 52.31 % ) " "Info: Total interconnect delay = 3.400 ns ( 52.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.500 ns" { true_clk timer:tm|tick led_flasher:led_fls|led } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.500 ns" { true_clk true_clk~out timer:tm|tick led_flasher:led_fls|led } { 0.000ns 0.000ns 2.300ns 1.100ns } { 0.000ns 2.800ns 0.300ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "led_flasher.v" "" { Text "D:/114514/src/led_flasher.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.200 ns + Longest register pin " "Info: + Longest register to pin delay is 4.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_flasher:led_fls\|led 1 REG LC4_C35 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_C35; Fanout = 2; REG Node = 'led_flasher:led_fls\|led'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { led_flasher:led_fls|led } "NODE_NAME" } } { "led_flasher.v" "" { Text "D:/114514/src/led_flasher.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(3.800 ns) 4.200 ns led 2 PIN PIN_37 0 " "Info: 2: + IC(0.400 ns) + CELL(3.800 ns) = 4.200 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'led'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.200 ns" { led_flasher:led_fls|led led } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/114514/src/SixDigit_Electronic_Lock_Controller.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.800 ns ( 90.48 % ) " "Info: Total cell delay = 3.800 ns ( 90.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 9.52 % ) " "Info: Total interconnect delay = 0.400 ns ( 9.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.200 ns" { led_flasher:led_fls|led led } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.200 ns" { led_flasher:led_fls|led led } { 0.000ns 0.400ns } { 0.000ns 3.800ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.500 ns" { true_clk timer:tm|tick led_flasher:led_fls|led } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.500 ns" { true_clk true_clk~out timer:tm|tick led_flasher:led_fls|led } { 0.000ns 0.000ns 2.300ns 1.100ns } { 0.000ns 2.800ns 0.300ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.200 ns" { led_flasher:led_fls|led led } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.200 ns" { led_flasher:led_fls|led led } { 0.000ns 0.400ns } { 0.000ns 3.800ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "passwd_register:set_password2\|register:r4\|q\[2\] inB\[2\] clk 5.200 ns register " "Info: th for register \"passwd_register:set_password2\|register:r4\|q\[2\]\" (data pin = \"inB\[2\]\", clock pin = \"clk\") is 5.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.100 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_119 37 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_119; Fanout = 37; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/114514/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.000 ns) 5.800 ns passwd_register:set_password1\|comb~43 2 COMB LC1_B35 4 " "Info: 2: + IC(2.000 ns) + CELL(1.000 ns) = 5.800 ns; Loc. = LC1_B35; Fanout = 4; COMB Node = 'passwd_register:set_password1\|comb~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.000 ns" { clk passwd_register:set_password1|comb~43 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(1.000 ns) 7.500 ns passwd_register:set_password2\|comb~36 3 COMB LC5_B29 8 " "Info: 3: + IC(0.700 ns) + CELL(1.000 ns) = 7.500 ns; Loc. = LC5_B29; Fanout = 8; COMB Node = 'passwd_register:set_password2\|comb~36'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.700 ns" { passwd_register:set_password1|comb~43 passwd_register:set_password2|comb~36 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.000 ns) 9.100 ns passwd_register:set_password2\|register:r4\|q\[2\] 4 REG LC4_B11 1 " "Info: 4: + IC(1.600 ns) + CELL(0.000 ns) = 9.100 ns; Loc. = LC4_B11; Fanout = 1; REG Node = 'passwd_register:set_password2\|register:r4\|q\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.600 ns" { passwd_register:set_password2|comb~36 passwd_register:set_password2|register:r4|q[2] } "NODE_NAME" } } { "register.v" "" { Text "D:/114514/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.800 ns ( 52.75 % ) " "Info: Total cell delay = 4.800 ns ( 52.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 47.25 % ) " "Info: Total interconnect delay = 4.300 ns ( 47.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.100 ns" { clk passwd_register:set_password1|comb~43 passwd_register:set_password2|comb~36 passwd_register:set_password2|register:r4|q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.100 ns" { clk clk~out passwd_register:set_password1|comb~43 passwd_register:set_password2|comb~36 passwd_register:set_password2|register:r4|q[2] } { 0.000ns 0.000ns 2.000ns 0.700ns 1.600ns } { 0.000ns 2.800ns 1.000ns 1.000ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.700 ns + " "Info: + Micro hold delay of destination is 0.700 ns" {  } { { "register.v" "" { Text "D:/114514/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns inB\[2\] 1 PIN PIN_121 48 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_121; Fanout = 48; PIN Node = 'inB\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { inB[2] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/114514/src/SixDigit_Electronic_Lock_Controller.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.400 ns) 4.600 ns passwd_register:set_password2\|register:r4\|q\[2\] 2 REG LC4_B11 1 " "Info: 2: + IC(1.400 ns) + CELL(0.400 ns) = 4.600 ns; Loc. = LC4_B11; Fanout = 1; REG Node = 'passwd_register:set_password2\|register:r4\|q\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.800 ns" { inB[2] passwd_register:set_password2|register:r4|q[2] } "NODE_NAME" } } { "register.v" "" { Text "D:/114514/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.200 ns ( 69.57 % ) " "Info: Total cell delay = 3.200 ns ( 69.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 30.43 % ) " "Info: Total interconnect delay = 1.400 ns ( 30.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.600 ns" { inB[2] passwd_register:set_password2|register:r4|q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.600 ns" { inB[2] inB[2]~out passwd_register:set_password2|register:r4|q[2] } { 0.000ns 0.000ns 1.400ns } { 0.000ns 2.800ns 0.400ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.100 ns" { clk passwd_register:set_password1|comb~43 passwd_register:set_password2|comb~36 passwd_register:set_password2|register:r4|q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.100 ns" { clk clk~out passwd_register:set_password1|comb~43 passwd_register:set_password2|comb~36 passwd_register:set_password2|register:r4|q[2] } { 0.000ns 0.000ns 2.000ns 0.700ns 1.600ns } { 0.000ns 2.800ns 1.000ns 1.000ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.600 ns" { inB[2] passwd_register:set_password2|register:r4|q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.600 ns" { inB[2] inB[2]~out passwd_register:set_password2|register:r4|q[2] } { 0.000ns 0.000ns 1.400ns } { 0.000ns 2.800ns 0.400ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 16:00:48 2024 " "Info: Processing ended: Mon Jun 17 16:00:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
