5 18 181 21 *
8 /home/bryce3/trevorw/stable/covered/diags/verilog 2 -t (main) 2 -vcd (always_ff1.vcd) 2 -o (always_ff1.cdd) 2 -v (always_ff1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 always_ff1.v 1 31 1
2 1 1 7 230028 2 100c 0 0 1 1 resetn
2 2 28 7 1b0028 2 1008 1 0 1 18 0 1 0 0 0 0
2 3 1 7 140016 15 100c 0 0 1 1 clk
2 4 27 7 c0016 15 1008 3 0 1 18 0 1 0 0 0 0
2 5 2b 7 c0028 23 100a 2 4 1 18 0 1 0 0 0 0
2 6 1 8 7000c 2 100c 0 0 1 1 resetn
2 7 1d 8 60006 2 100c 6 0 1 18 0 1 1 1 0 0
2 8 39 8 2000e b e 7 0
2 9 1 11 90009 1 1008 0 0 1 1 d
2 10 1 11 40004 0 1410 0 0 1 1 q
2 11 38 11 40009 5 a 9 10
2 12 0 9 9000c 1 21004 0 0 1 16 0 0
2 13 1 9 40004 0 1410 0 0 1 1 q
2 14 38 9 4000c 6 16 12 13
2 15 3d 26 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 clk 1 3 1070004 1 0 0 0 1 17 0 1 0 1 1 0
1 resetn 2 4 70004 1 0 0 0 1 17 0 1 0 1 0 0
1 q 3 5 70004 1 0 0 0 1 17 0 1 0 1 0 0
1 d 4 5 70007 1 0 0 0 1 17 0 1 0 0 0 0
4 5 7 12 1 8 0 5
4 8 8 2 0 14 11 5
4 14 9 4 6 5 5 5
4 11 11 4 6 5 5 5
4 15 26 8 1 0 0 15
3 1 main.$u0 "main.$u0" 0 always_ff1.v 0 24 1
3 1 main.$u1 "main.$u1" 0 always_ff1.v 0 29 1
2 16 0 27 7000a 1 21004 0 0 1 16 0 0
2 17 1 27 10003 0 1410 0 0 1 1 clk
2 18 37 27 1000a 1 16 16 17
2 19 68 28 10007 1 1002 0 0 1 18 0 1 0 0 0 0
2 20 0 28 b000b 1 1008 0 0 32 48 1 0
2 21 2c 28 9000c 29 900a 20 0 32 18 0 ffffffff 0 0 0 0
2 22 1 28 150017 14 101c 0 0 1 1 clk
2 23 1b 28 140014 14 102c 22 0 1 18 0 1 1 1 0 0
2 24 1 28 e0010 0 1410 0 0 1 1 clk
2 25 37 28 e0017 14 3e 23 24
4 18 27 1 11 19 19 18
4 19 28 1 0 0 21 18
4 21 28 9 0 25 0 18
4 25 28 14 6 21 21 18
