Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Oct 31 13:35:19 2024
| Host         : WORKSTATION running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file core_uart_wrapper_zedboard_control_sets_placed.rpt
| Design       : core_uart_wrapper_zedboard
| Device       : xc7z020
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |              17 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |              35 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+--------------------------------------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal    |                      Enable Signal                     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+--------------------------------------------------------+------------------+------------------+----------------+--------------+
|  OSC_100M_IBUF_BUFG |                                                        |                  |                1 |              3 |         3.00 |
|  OSC_100M_IBUF_BUFG | inst_core_uart/inst_core_uart_rx/s_cnt_tick0           |                  |                2 |              4 |         2.00 |
|  OSC_100M_IBUF_BUFG | inst_core_uart/inst_core_uart_rx/s_data                | BTN9_IBUF        |                3 |              8 |         2.67 |
|  OSC_100M_IBUF_BUFG | inst_core_uart/inst_core_uart_rx/s_data_reg            | BTN9_IBUF        |                2 |              8 |         4.00 |
|  OSC_100M_IBUF_BUFG | inst_core_uart/inst_core_uart_tx/s_data_reg[7]_i_1_n_0 | BTN9_IBUF        |                1 |              8 |         8.00 |
|  OSC_100M_IBUF_BUFG | inst_core_uart/inst_core_uart_tx/s_cnt_clk[9]_i_1_n_0  | BTN9_IBUF        |                5 |             11 |         2.20 |
|  OSC_100M_IBUF_BUFG |                                                        | BTN9_IBUF        |                7 |             17 |         2.43 |
+---------------------+--------------------------------------------------------+------------------+------------------+----------------+--------------+


