
IND_X.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e09c  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000340  0800e158  0800e158  0001e158  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e498  0800e498  00023140  2**0
                  CONTENTS
  4 .ARM          00000000  0800e498  0800e498  00023140  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800e498  0800e498  00023140  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e498  0800e498  0001e498  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e49c  0800e49c  0001e49c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00003140  20000000  0800e4a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000024c4  20003140  080115e0  00023140  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005604  080115e0  00025604  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00023140  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019e95  00000000  00000000  00023168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034fd  00000000  00000000  0003cffd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001898  00000000  00000000  00040500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001720  00000000  00000000  00041d98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c403  00000000  00000000  000434b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d172  00000000  00000000  0005f8bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ae2a7  00000000  00000000  0007ca2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0012acd4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005da0  00000000  00000000  0012ad28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20003140 	.word	0x20003140
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800e140 	.word	0x0800e140

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20003144 	.word	0x20003144
 8000100:	0800e140 	.word	0x0800e140

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	; 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	; 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			; (mov r8, r8)

080003f0 <__aeabi_cdrcmple>:
 80003f0:	4684      	mov	ip, r0
 80003f2:	1c10      	adds	r0, r2, #0
 80003f4:	4662      	mov	r2, ip
 80003f6:	468c      	mov	ip, r1
 80003f8:	1c19      	adds	r1, r3, #0
 80003fa:	4663      	mov	r3, ip
 80003fc:	e000      	b.n	8000400 <__aeabi_cdcmpeq>
 80003fe:	46c0      	nop			; (mov r8, r8)

08000400 <__aeabi_cdcmpeq>:
 8000400:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000402:	f000 ff33 	bl	800126c <__ledf2>
 8000406:	2800      	cmp	r0, #0
 8000408:	d401      	bmi.n	800040e <__aeabi_cdcmpeq+0xe>
 800040a:	2100      	movs	r1, #0
 800040c:	42c8      	cmn	r0, r1
 800040e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000410 <__aeabi_dcmpeq>:
 8000410:	b510      	push	{r4, lr}
 8000412:	f000 fe7d 	bl	8001110 <__eqdf2>
 8000416:	4240      	negs	r0, r0
 8000418:	3001      	adds	r0, #1
 800041a:	bd10      	pop	{r4, pc}

0800041c <__aeabi_dcmplt>:
 800041c:	b510      	push	{r4, lr}
 800041e:	f000 ff25 	bl	800126c <__ledf2>
 8000422:	2800      	cmp	r0, #0
 8000424:	db01      	blt.n	800042a <__aeabi_dcmplt+0xe>
 8000426:	2000      	movs	r0, #0
 8000428:	bd10      	pop	{r4, pc}
 800042a:	2001      	movs	r0, #1
 800042c:	bd10      	pop	{r4, pc}
 800042e:	46c0      	nop			; (mov r8, r8)

08000430 <__aeabi_dcmple>:
 8000430:	b510      	push	{r4, lr}
 8000432:	f000 ff1b 	bl	800126c <__ledf2>
 8000436:	2800      	cmp	r0, #0
 8000438:	dd01      	ble.n	800043e <__aeabi_dcmple+0xe>
 800043a:	2000      	movs	r0, #0
 800043c:	bd10      	pop	{r4, pc}
 800043e:	2001      	movs	r0, #1
 8000440:	bd10      	pop	{r4, pc}
 8000442:	46c0      	nop			; (mov r8, r8)

08000444 <__aeabi_dcmpgt>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f000 fe9f 	bl	8001188 <__gedf2>
 800044a:	2800      	cmp	r0, #0
 800044c:	dc01      	bgt.n	8000452 <__aeabi_dcmpgt+0xe>
 800044e:	2000      	movs	r0, #0
 8000450:	bd10      	pop	{r4, pc}
 8000452:	2001      	movs	r0, #1
 8000454:	bd10      	pop	{r4, pc}
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__aeabi_dcmpge>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 fe95 	bl	8001188 <__gedf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	da01      	bge.n	8000466 <__aeabi_dcmpge+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dadd>:
 800046c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800046e:	464f      	mov	r7, r9
 8000470:	46d6      	mov	lr, sl
 8000472:	4646      	mov	r6, r8
 8000474:	000d      	movs	r5, r1
 8000476:	0001      	movs	r1, r0
 8000478:	0018      	movs	r0, r3
 800047a:	b5c0      	push	{r6, r7, lr}
 800047c:	0017      	movs	r7, r2
 800047e:	032b      	lsls	r3, r5, #12
 8000480:	0a5a      	lsrs	r2, r3, #9
 8000482:	0f4b      	lsrs	r3, r1, #29
 8000484:	4313      	orrs	r3, r2
 8000486:	00ca      	lsls	r2, r1, #3
 8000488:	4691      	mov	r9, r2
 800048a:	0302      	lsls	r2, r0, #12
 800048c:	006e      	lsls	r6, r5, #1
 800048e:	0041      	lsls	r1, r0, #1
 8000490:	0a52      	lsrs	r2, r2, #9
 8000492:	0fec      	lsrs	r4, r5, #31
 8000494:	0f7d      	lsrs	r5, r7, #29
 8000496:	4315      	orrs	r5, r2
 8000498:	0d76      	lsrs	r6, r6, #21
 800049a:	0d49      	lsrs	r1, r1, #21
 800049c:	0fc0      	lsrs	r0, r0, #31
 800049e:	4682      	mov	sl, r0
 80004a0:	46ac      	mov	ip, r5
 80004a2:	00ff      	lsls	r7, r7, #3
 80004a4:	1a72      	subs	r2, r6, r1
 80004a6:	4284      	cmp	r4, r0
 80004a8:	d100      	bne.n	80004ac <__aeabi_dadd+0x40>
 80004aa:	e098      	b.n	80005de <__aeabi_dadd+0x172>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	dc00      	bgt.n	80004b2 <__aeabi_dadd+0x46>
 80004b0:	e081      	b.n	80005b6 <__aeabi_dadd+0x14a>
 80004b2:	2900      	cmp	r1, #0
 80004b4:	d100      	bne.n	80004b8 <__aeabi_dadd+0x4c>
 80004b6:	e0b6      	b.n	8000626 <__aeabi_dadd+0x1ba>
 80004b8:	49c9      	ldr	r1, [pc, #804]	; (80007e0 <__aeabi_dadd+0x374>)
 80004ba:	428e      	cmp	r6, r1
 80004bc:	d100      	bne.n	80004c0 <__aeabi_dadd+0x54>
 80004be:	e172      	b.n	80007a6 <__aeabi_dadd+0x33a>
 80004c0:	2180      	movs	r1, #128	; 0x80
 80004c2:	0028      	movs	r0, r5
 80004c4:	0409      	lsls	r1, r1, #16
 80004c6:	4308      	orrs	r0, r1
 80004c8:	4684      	mov	ip, r0
 80004ca:	2a38      	cmp	r2, #56	; 0x38
 80004cc:	dd00      	ble.n	80004d0 <__aeabi_dadd+0x64>
 80004ce:	e15e      	b.n	800078e <__aeabi_dadd+0x322>
 80004d0:	2a1f      	cmp	r2, #31
 80004d2:	dd00      	ble.n	80004d6 <__aeabi_dadd+0x6a>
 80004d4:	e1ee      	b.n	80008b4 <__aeabi_dadd+0x448>
 80004d6:	2020      	movs	r0, #32
 80004d8:	0039      	movs	r1, r7
 80004da:	4665      	mov	r5, ip
 80004dc:	1a80      	subs	r0, r0, r2
 80004de:	4087      	lsls	r7, r0
 80004e0:	40d1      	lsrs	r1, r2
 80004e2:	4085      	lsls	r5, r0
 80004e4:	430d      	orrs	r5, r1
 80004e6:	0039      	movs	r1, r7
 80004e8:	1e4f      	subs	r7, r1, #1
 80004ea:	41b9      	sbcs	r1, r7
 80004ec:	4667      	mov	r7, ip
 80004ee:	40d7      	lsrs	r7, r2
 80004f0:	4329      	orrs	r1, r5
 80004f2:	1bdb      	subs	r3, r3, r7
 80004f4:	464a      	mov	r2, r9
 80004f6:	1a55      	subs	r5, r2, r1
 80004f8:	45a9      	cmp	r9, r5
 80004fa:	4189      	sbcs	r1, r1
 80004fc:	4249      	negs	r1, r1
 80004fe:	1a5b      	subs	r3, r3, r1
 8000500:	4698      	mov	r8, r3
 8000502:	4643      	mov	r3, r8
 8000504:	021b      	lsls	r3, r3, #8
 8000506:	d400      	bmi.n	800050a <__aeabi_dadd+0x9e>
 8000508:	e0cc      	b.n	80006a4 <__aeabi_dadd+0x238>
 800050a:	4643      	mov	r3, r8
 800050c:	025b      	lsls	r3, r3, #9
 800050e:	0a5b      	lsrs	r3, r3, #9
 8000510:	4698      	mov	r8, r3
 8000512:	4643      	mov	r3, r8
 8000514:	2b00      	cmp	r3, #0
 8000516:	d100      	bne.n	800051a <__aeabi_dadd+0xae>
 8000518:	e12c      	b.n	8000774 <__aeabi_dadd+0x308>
 800051a:	4640      	mov	r0, r8
 800051c:	f001 fda0 	bl	8002060 <__clzsi2>
 8000520:	0001      	movs	r1, r0
 8000522:	3908      	subs	r1, #8
 8000524:	2220      	movs	r2, #32
 8000526:	0028      	movs	r0, r5
 8000528:	4643      	mov	r3, r8
 800052a:	1a52      	subs	r2, r2, r1
 800052c:	408b      	lsls	r3, r1
 800052e:	40d0      	lsrs	r0, r2
 8000530:	408d      	lsls	r5, r1
 8000532:	4303      	orrs	r3, r0
 8000534:	428e      	cmp	r6, r1
 8000536:	dd00      	ble.n	800053a <__aeabi_dadd+0xce>
 8000538:	e117      	b.n	800076a <__aeabi_dadd+0x2fe>
 800053a:	1b8e      	subs	r6, r1, r6
 800053c:	1c72      	adds	r2, r6, #1
 800053e:	2a1f      	cmp	r2, #31
 8000540:	dd00      	ble.n	8000544 <__aeabi_dadd+0xd8>
 8000542:	e1a7      	b.n	8000894 <__aeabi_dadd+0x428>
 8000544:	2120      	movs	r1, #32
 8000546:	0018      	movs	r0, r3
 8000548:	002e      	movs	r6, r5
 800054a:	1a89      	subs	r1, r1, r2
 800054c:	408d      	lsls	r5, r1
 800054e:	4088      	lsls	r0, r1
 8000550:	40d6      	lsrs	r6, r2
 8000552:	40d3      	lsrs	r3, r2
 8000554:	1e69      	subs	r1, r5, #1
 8000556:	418d      	sbcs	r5, r1
 8000558:	4330      	orrs	r0, r6
 800055a:	4698      	mov	r8, r3
 800055c:	2600      	movs	r6, #0
 800055e:	4305      	orrs	r5, r0
 8000560:	076b      	lsls	r3, r5, #29
 8000562:	d009      	beq.n	8000578 <__aeabi_dadd+0x10c>
 8000564:	230f      	movs	r3, #15
 8000566:	402b      	ands	r3, r5
 8000568:	2b04      	cmp	r3, #4
 800056a:	d005      	beq.n	8000578 <__aeabi_dadd+0x10c>
 800056c:	1d2b      	adds	r3, r5, #4
 800056e:	42ab      	cmp	r3, r5
 8000570:	41ad      	sbcs	r5, r5
 8000572:	426d      	negs	r5, r5
 8000574:	44a8      	add	r8, r5
 8000576:	001d      	movs	r5, r3
 8000578:	4643      	mov	r3, r8
 800057a:	021b      	lsls	r3, r3, #8
 800057c:	d400      	bmi.n	8000580 <__aeabi_dadd+0x114>
 800057e:	e094      	b.n	80006aa <__aeabi_dadd+0x23e>
 8000580:	4b97      	ldr	r3, [pc, #604]	; (80007e0 <__aeabi_dadd+0x374>)
 8000582:	1c72      	adds	r2, r6, #1
 8000584:	429a      	cmp	r2, r3
 8000586:	d100      	bne.n	800058a <__aeabi_dadd+0x11e>
 8000588:	e09d      	b.n	80006c6 <__aeabi_dadd+0x25a>
 800058a:	4641      	mov	r1, r8
 800058c:	4b95      	ldr	r3, [pc, #596]	; (80007e4 <__aeabi_dadd+0x378>)
 800058e:	08ed      	lsrs	r5, r5, #3
 8000590:	4019      	ands	r1, r3
 8000592:	000b      	movs	r3, r1
 8000594:	0552      	lsls	r2, r2, #21
 8000596:	0749      	lsls	r1, r1, #29
 8000598:	025b      	lsls	r3, r3, #9
 800059a:	4329      	orrs	r1, r5
 800059c:	0b1b      	lsrs	r3, r3, #12
 800059e:	0d52      	lsrs	r2, r2, #21
 80005a0:	0512      	lsls	r2, r2, #20
 80005a2:	4313      	orrs	r3, r2
 80005a4:	07e4      	lsls	r4, r4, #31
 80005a6:	4323      	orrs	r3, r4
 80005a8:	0008      	movs	r0, r1
 80005aa:	0019      	movs	r1, r3
 80005ac:	bce0      	pop	{r5, r6, r7}
 80005ae:	46ba      	mov	sl, r7
 80005b0:	46b1      	mov	r9, r6
 80005b2:	46a8      	mov	r8, r5
 80005b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005b6:	2a00      	cmp	r2, #0
 80005b8:	d043      	beq.n	8000642 <__aeabi_dadd+0x1d6>
 80005ba:	1b8a      	subs	r2, r1, r6
 80005bc:	2e00      	cmp	r6, #0
 80005be:	d000      	beq.n	80005c2 <__aeabi_dadd+0x156>
 80005c0:	e12a      	b.n	8000818 <__aeabi_dadd+0x3ac>
 80005c2:	464c      	mov	r4, r9
 80005c4:	431c      	orrs	r4, r3
 80005c6:	d100      	bne.n	80005ca <__aeabi_dadd+0x15e>
 80005c8:	e1d1      	b.n	800096e <__aeabi_dadd+0x502>
 80005ca:	1e54      	subs	r4, r2, #1
 80005cc:	2a01      	cmp	r2, #1
 80005ce:	d100      	bne.n	80005d2 <__aeabi_dadd+0x166>
 80005d0:	e21f      	b.n	8000a12 <__aeabi_dadd+0x5a6>
 80005d2:	4d83      	ldr	r5, [pc, #524]	; (80007e0 <__aeabi_dadd+0x374>)
 80005d4:	42aa      	cmp	r2, r5
 80005d6:	d100      	bne.n	80005da <__aeabi_dadd+0x16e>
 80005d8:	e272      	b.n	8000ac0 <__aeabi_dadd+0x654>
 80005da:	0022      	movs	r2, r4
 80005dc:	e123      	b.n	8000826 <__aeabi_dadd+0x3ba>
 80005de:	2a00      	cmp	r2, #0
 80005e0:	dc00      	bgt.n	80005e4 <__aeabi_dadd+0x178>
 80005e2:	e098      	b.n	8000716 <__aeabi_dadd+0x2aa>
 80005e4:	2900      	cmp	r1, #0
 80005e6:	d042      	beq.n	800066e <__aeabi_dadd+0x202>
 80005e8:	497d      	ldr	r1, [pc, #500]	; (80007e0 <__aeabi_dadd+0x374>)
 80005ea:	428e      	cmp	r6, r1
 80005ec:	d100      	bne.n	80005f0 <__aeabi_dadd+0x184>
 80005ee:	e0da      	b.n	80007a6 <__aeabi_dadd+0x33a>
 80005f0:	2180      	movs	r1, #128	; 0x80
 80005f2:	0028      	movs	r0, r5
 80005f4:	0409      	lsls	r1, r1, #16
 80005f6:	4308      	orrs	r0, r1
 80005f8:	4684      	mov	ip, r0
 80005fa:	2a38      	cmp	r2, #56	; 0x38
 80005fc:	dd00      	ble.n	8000600 <__aeabi_dadd+0x194>
 80005fe:	e129      	b.n	8000854 <__aeabi_dadd+0x3e8>
 8000600:	2a1f      	cmp	r2, #31
 8000602:	dc00      	bgt.n	8000606 <__aeabi_dadd+0x19a>
 8000604:	e187      	b.n	8000916 <__aeabi_dadd+0x4aa>
 8000606:	0011      	movs	r1, r2
 8000608:	4665      	mov	r5, ip
 800060a:	3920      	subs	r1, #32
 800060c:	40cd      	lsrs	r5, r1
 800060e:	2a20      	cmp	r2, #32
 8000610:	d004      	beq.n	800061c <__aeabi_dadd+0x1b0>
 8000612:	2040      	movs	r0, #64	; 0x40
 8000614:	4661      	mov	r1, ip
 8000616:	1a82      	subs	r2, r0, r2
 8000618:	4091      	lsls	r1, r2
 800061a:	430f      	orrs	r7, r1
 800061c:	0039      	movs	r1, r7
 800061e:	1e4f      	subs	r7, r1, #1
 8000620:	41b9      	sbcs	r1, r7
 8000622:	430d      	orrs	r5, r1
 8000624:	e11b      	b.n	800085e <__aeabi_dadd+0x3f2>
 8000626:	0029      	movs	r1, r5
 8000628:	4339      	orrs	r1, r7
 800062a:	d100      	bne.n	800062e <__aeabi_dadd+0x1c2>
 800062c:	e0b5      	b.n	800079a <__aeabi_dadd+0x32e>
 800062e:	1e51      	subs	r1, r2, #1
 8000630:	2a01      	cmp	r2, #1
 8000632:	d100      	bne.n	8000636 <__aeabi_dadd+0x1ca>
 8000634:	e1ab      	b.n	800098e <__aeabi_dadd+0x522>
 8000636:	486a      	ldr	r0, [pc, #424]	; (80007e0 <__aeabi_dadd+0x374>)
 8000638:	4282      	cmp	r2, r0
 800063a:	d100      	bne.n	800063e <__aeabi_dadd+0x1d2>
 800063c:	e1b2      	b.n	80009a4 <__aeabi_dadd+0x538>
 800063e:	000a      	movs	r2, r1
 8000640:	e743      	b.n	80004ca <__aeabi_dadd+0x5e>
 8000642:	4969      	ldr	r1, [pc, #420]	; (80007e8 <__aeabi_dadd+0x37c>)
 8000644:	1c75      	adds	r5, r6, #1
 8000646:	420d      	tst	r5, r1
 8000648:	d000      	beq.n	800064c <__aeabi_dadd+0x1e0>
 800064a:	e0cf      	b.n	80007ec <__aeabi_dadd+0x380>
 800064c:	2e00      	cmp	r6, #0
 800064e:	d000      	beq.n	8000652 <__aeabi_dadd+0x1e6>
 8000650:	e193      	b.n	800097a <__aeabi_dadd+0x50e>
 8000652:	4649      	mov	r1, r9
 8000654:	4319      	orrs	r1, r3
 8000656:	d100      	bne.n	800065a <__aeabi_dadd+0x1ee>
 8000658:	e1d1      	b.n	80009fe <__aeabi_dadd+0x592>
 800065a:	4661      	mov	r1, ip
 800065c:	4339      	orrs	r1, r7
 800065e:	d000      	beq.n	8000662 <__aeabi_dadd+0x1f6>
 8000660:	e1e3      	b.n	8000a2a <__aeabi_dadd+0x5be>
 8000662:	4649      	mov	r1, r9
 8000664:	0758      	lsls	r0, r3, #29
 8000666:	08c9      	lsrs	r1, r1, #3
 8000668:	4301      	orrs	r1, r0
 800066a:	08db      	lsrs	r3, r3, #3
 800066c:	e026      	b.n	80006bc <__aeabi_dadd+0x250>
 800066e:	0029      	movs	r1, r5
 8000670:	4339      	orrs	r1, r7
 8000672:	d100      	bne.n	8000676 <__aeabi_dadd+0x20a>
 8000674:	e091      	b.n	800079a <__aeabi_dadd+0x32e>
 8000676:	1e51      	subs	r1, r2, #1
 8000678:	2a01      	cmp	r2, #1
 800067a:	d005      	beq.n	8000688 <__aeabi_dadd+0x21c>
 800067c:	4858      	ldr	r0, [pc, #352]	; (80007e0 <__aeabi_dadd+0x374>)
 800067e:	4282      	cmp	r2, r0
 8000680:	d100      	bne.n	8000684 <__aeabi_dadd+0x218>
 8000682:	e18f      	b.n	80009a4 <__aeabi_dadd+0x538>
 8000684:	000a      	movs	r2, r1
 8000686:	e7b8      	b.n	80005fa <__aeabi_dadd+0x18e>
 8000688:	003d      	movs	r5, r7
 800068a:	444d      	add	r5, r9
 800068c:	454d      	cmp	r5, r9
 800068e:	4189      	sbcs	r1, r1
 8000690:	4463      	add	r3, ip
 8000692:	4698      	mov	r8, r3
 8000694:	4249      	negs	r1, r1
 8000696:	4488      	add	r8, r1
 8000698:	4643      	mov	r3, r8
 800069a:	2602      	movs	r6, #2
 800069c:	021b      	lsls	r3, r3, #8
 800069e:	d500      	bpl.n	80006a2 <__aeabi_dadd+0x236>
 80006a0:	e0eb      	b.n	800087a <__aeabi_dadd+0x40e>
 80006a2:	3e01      	subs	r6, #1
 80006a4:	076b      	lsls	r3, r5, #29
 80006a6:	d000      	beq.n	80006aa <__aeabi_dadd+0x23e>
 80006a8:	e75c      	b.n	8000564 <__aeabi_dadd+0xf8>
 80006aa:	4643      	mov	r3, r8
 80006ac:	08e9      	lsrs	r1, r5, #3
 80006ae:	075a      	lsls	r2, r3, #29
 80006b0:	4311      	orrs	r1, r2
 80006b2:	0032      	movs	r2, r6
 80006b4:	08db      	lsrs	r3, r3, #3
 80006b6:	484a      	ldr	r0, [pc, #296]	; (80007e0 <__aeabi_dadd+0x374>)
 80006b8:	4282      	cmp	r2, r0
 80006ba:	d021      	beq.n	8000700 <__aeabi_dadd+0x294>
 80006bc:	031b      	lsls	r3, r3, #12
 80006be:	0552      	lsls	r2, r2, #21
 80006c0:	0b1b      	lsrs	r3, r3, #12
 80006c2:	0d52      	lsrs	r2, r2, #21
 80006c4:	e76c      	b.n	80005a0 <__aeabi_dadd+0x134>
 80006c6:	2300      	movs	r3, #0
 80006c8:	2100      	movs	r1, #0
 80006ca:	e769      	b.n	80005a0 <__aeabi_dadd+0x134>
 80006cc:	002a      	movs	r2, r5
 80006ce:	433a      	orrs	r2, r7
 80006d0:	d069      	beq.n	80007a6 <__aeabi_dadd+0x33a>
 80006d2:	464a      	mov	r2, r9
 80006d4:	0758      	lsls	r0, r3, #29
 80006d6:	08d1      	lsrs	r1, r2, #3
 80006d8:	08da      	lsrs	r2, r3, #3
 80006da:	2380      	movs	r3, #128	; 0x80
 80006dc:	031b      	lsls	r3, r3, #12
 80006de:	4308      	orrs	r0, r1
 80006e0:	421a      	tst	r2, r3
 80006e2:	d007      	beq.n	80006f4 <__aeabi_dadd+0x288>
 80006e4:	0029      	movs	r1, r5
 80006e6:	08ed      	lsrs	r5, r5, #3
 80006e8:	421d      	tst	r5, r3
 80006ea:	d103      	bne.n	80006f4 <__aeabi_dadd+0x288>
 80006ec:	002a      	movs	r2, r5
 80006ee:	08ff      	lsrs	r7, r7, #3
 80006f0:	0748      	lsls	r0, r1, #29
 80006f2:	4338      	orrs	r0, r7
 80006f4:	0f43      	lsrs	r3, r0, #29
 80006f6:	00c1      	lsls	r1, r0, #3
 80006f8:	075b      	lsls	r3, r3, #29
 80006fa:	08c9      	lsrs	r1, r1, #3
 80006fc:	4319      	orrs	r1, r3
 80006fe:	0013      	movs	r3, r2
 8000700:	000a      	movs	r2, r1
 8000702:	431a      	orrs	r2, r3
 8000704:	d100      	bne.n	8000708 <__aeabi_dadd+0x29c>
 8000706:	e213      	b.n	8000b30 <__aeabi_dadd+0x6c4>
 8000708:	2280      	movs	r2, #128	; 0x80
 800070a:	0312      	lsls	r2, r2, #12
 800070c:	4313      	orrs	r3, r2
 800070e:	031b      	lsls	r3, r3, #12
 8000710:	4a33      	ldr	r2, [pc, #204]	; (80007e0 <__aeabi_dadd+0x374>)
 8000712:	0b1b      	lsrs	r3, r3, #12
 8000714:	e744      	b.n	80005a0 <__aeabi_dadd+0x134>
 8000716:	2a00      	cmp	r2, #0
 8000718:	d04b      	beq.n	80007b2 <__aeabi_dadd+0x346>
 800071a:	1b8a      	subs	r2, r1, r6
 800071c:	2e00      	cmp	r6, #0
 800071e:	d100      	bne.n	8000722 <__aeabi_dadd+0x2b6>
 8000720:	e0e7      	b.n	80008f2 <__aeabi_dadd+0x486>
 8000722:	482f      	ldr	r0, [pc, #188]	; (80007e0 <__aeabi_dadd+0x374>)
 8000724:	4281      	cmp	r1, r0
 8000726:	d100      	bne.n	800072a <__aeabi_dadd+0x2be>
 8000728:	e195      	b.n	8000a56 <__aeabi_dadd+0x5ea>
 800072a:	2080      	movs	r0, #128	; 0x80
 800072c:	0400      	lsls	r0, r0, #16
 800072e:	4303      	orrs	r3, r0
 8000730:	2a38      	cmp	r2, #56	; 0x38
 8000732:	dd00      	ble.n	8000736 <__aeabi_dadd+0x2ca>
 8000734:	e143      	b.n	80009be <__aeabi_dadd+0x552>
 8000736:	2a1f      	cmp	r2, #31
 8000738:	dd00      	ble.n	800073c <__aeabi_dadd+0x2d0>
 800073a:	e1db      	b.n	8000af4 <__aeabi_dadd+0x688>
 800073c:	2020      	movs	r0, #32
 800073e:	001d      	movs	r5, r3
 8000740:	464e      	mov	r6, r9
 8000742:	1a80      	subs	r0, r0, r2
 8000744:	4085      	lsls	r5, r0
 8000746:	40d6      	lsrs	r6, r2
 8000748:	4335      	orrs	r5, r6
 800074a:	464e      	mov	r6, r9
 800074c:	4086      	lsls	r6, r0
 800074e:	0030      	movs	r0, r6
 8000750:	40d3      	lsrs	r3, r2
 8000752:	1e46      	subs	r6, r0, #1
 8000754:	41b0      	sbcs	r0, r6
 8000756:	449c      	add	ip, r3
 8000758:	4305      	orrs	r5, r0
 800075a:	19ed      	adds	r5, r5, r7
 800075c:	42bd      	cmp	r5, r7
 800075e:	419b      	sbcs	r3, r3
 8000760:	425b      	negs	r3, r3
 8000762:	4463      	add	r3, ip
 8000764:	4698      	mov	r8, r3
 8000766:	000e      	movs	r6, r1
 8000768:	e07f      	b.n	800086a <__aeabi_dadd+0x3fe>
 800076a:	4a1e      	ldr	r2, [pc, #120]	; (80007e4 <__aeabi_dadd+0x378>)
 800076c:	1a76      	subs	r6, r6, r1
 800076e:	4013      	ands	r3, r2
 8000770:	4698      	mov	r8, r3
 8000772:	e6f5      	b.n	8000560 <__aeabi_dadd+0xf4>
 8000774:	0028      	movs	r0, r5
 8000776:	f001 fc73 	bl	8002060 <__clzsi2>
 800077a:	0001      	movs	r1, r0
 800077c:	3118      	adds	r1, #24
 800077e:	291f      	cmp	r1, #31
 8000780:	dc00      	bgt.n	8000784 <__aeabi_dadd+0x318>
 8000782:	e6cf      	b.n	8000524 <__aeabi_dadd+0xb8>
 8000784:	002b      	movs	r3, r5
 8000786:	3808      	subs	r0, #8
 8000788:	4083      	lsls	r3, r0
 800078a:	2500      	movs	r5, #0
 800078c:	e6d2      	b.n	8000534 <__aeabi_dadd+0xc8>
 800078e:	4662      	mov	r2, ip
 8000790:	433a      	orrs	r2, r7
 8000792:	0011      	movs	r1, r2
 8000794:	1e4f      	subs	r7, r1, #1
 8000796:	41b9      	sbcs	r1, r7
 8000798:	e6ac      	b.n	80004f4 <__aeabi_dadd+0x88>
 800079a:	4649      	mov	r1, r9
 800079c:	0758      	lsls	r0, r3, #29
 800079e:	08c9      	lsrs	r1, r1, #3
 80007a0:	4301      	orrs	r1, r0
 80007a2:	08db      	lsrs	r3, r3, #3
 80007a4:	e787      	b.n	80006b6 <__aeabi_dadd+0x24a>
 80007a6:	4649      	mov	r1, r9
 80007a8:	075a      	lsls	r2, r3, #29
 80007aa:	08c9      	lsrs	r1, r1, #3
 80007ac:	4311      	orrs	r1, r2
 80007ae:	08db      	lsrs	r3, r3, #3
 80007b0:	e7a6      	b.n	8000700 <__aeabi_dadd+0x294>
 80007b2:	490d      	ldr	r1, [pc, #52]	; (80007e8 <__aeabi_dadd+0x37c>)
 80007b4:	1c70      	adds	r0, r6, #1
 80007b6:	4208      	tst	r0, r1
 80007b8:	d000      	beq.n	80007bc <__aeabi_dadd+0x350>
 80007ba:	e0bb      	b.n	8000934 <__aeabi_dadd+0x4c8>
 80007bc:	2e00      	cmp	r6, #0
 80007be:	d000      	beq.n	80007c2 <__aeabi_dadd+0x356>
 80007c0:	e114      	b.n	80009ec <__aeabi_dadd+0x580>
 80007c2:	4649      	mov	r1, r9
 80007c4:	4319      	orrs	r1, r3
 80007c6:	d100      	bne.n	80007ca <__aeabi_dadd+0x35e>
 80007c8:	e175      	b.n	8000ab6 <__aeabi_dadd+0x64a>
 80007ca:	0029      	movs	r1, r5
 80007cc:	4339      	orrs	r1, r7
 80007ce:	d000      	beq.n	80007d2 <__aeabi_dadd+0x366>
 80007d0:	e17e      	b.n	8000ad0 <__aeabi_dadd+0x664>
 80007d2:	4649      	mov	r1, r9
 80007d4:	0758      	lsls	r0, r3, #29
 80007d6:	08c9      	lsrs	r1, r1, #3
 80007d8:	4301      	orrs	r1, r0
 80007da:	08db      	lsrs	r3, r3, #3
 80007dc:	e76e      	b.n	80006bc <__aeabi_dadd+0x250>
 80007de:	46c0      	nop			; (mov r8, r8)
 80007e0:	000007ff 	.word	0x000007ff
 80007e4:	ff7fffff 	.word	0xff7fffff
 80007e8:	000007fe 	.word	0x000007fe
 80007ec:	4649      	mov	r1, r9
 80007ee:	1bcd      	subs	r5, r1, r7
 80007f0:	4661      	mov	r1, ip
 80007f2:	1a58      	subs	r0, r3, r1
 80007f4:	45a9      	cmp	r9, r5
 80007f6:	4189      	sbcs	r1, r1
 80007f8:	4249      	negs	r1, r1
 80007fa:	4688      	mov	r8, r1
 80007fc:	0001      	movs	r1, r0
 80007fe:	4640      	mov	r0, r8
 8000800:	1a09      	subs	r1, r1, r0
 8000802:	4688      	mov	r8, r1
 8000804:	0209      	lsls	r1, r1, #8
 8000806:	d500      	bpl.n	800080a <__aeabi_dadd+0x39e>
 8000808:	e0a6      	b.n	8000958 <__aeabi_dadd+0x4ec>
 800080a:	4641      	mov	r1, r8
 800080c:	4329      	orrs	r1, r5
 800080e:	d000      	beq.n	8000812 <__aeabi_dadd+0x3a6>
 8000810:	e67f      	b.n	8000512 <__aeabi_dadd+0xa6>
 8000812:	2300      	movs	r3, #0
 8000814:	2400      	movs	r4, #0
 8000816:	e751      	b.n	80006bc <__aeabi_dadd+0x250>
 8000818:	4cc7      	ldr	r4, [pc, #796]	; (8000b38 <__aeabi_dadd+0x6cc>)
 800081a:	42a1      	cmp	r1, r4
 800081c:	d100      	bne.n	8000820 <__aeabi_dadd+0x3b4>
 800081e:	e0c7      	b.n	80009b0 <__aeabi_dadd+0x544>
 8000820:	2480      	movs	r4, #128	; 0x80
 8000822:	0424      	lsls	r4, r4, #16
 8000824:	4323      	orrs	r3, r4
 8000826:	2a38      	cmp	r2, #56	; 0x38
 8000828:	dc54      	bgt.n	80008d4 <__aeabi_dadd+0x468>
 800082a:	2a1f      	cmp	r2, #31
 800082c:	dd00      	ble.n	8000830 <__aeabi_dadd+0x3c4>
 800082e:	e0cc      	b.n	80009ca <__aeabi_dadd+0x55e>
 8000830:	2420      	movs	r4, #32
 8000832:	4648      	mov	r0, r9
 8000834:	1aa4      	subs	r4, r4, r2
 8000836:	001d      	movs	r5, r3
 8000838:	464e      	mov	r6, r9
 800083a:	40a0      	lsls	r0, r4
 800083c:	40d6      	lsrs	r6, r2
 800083e:	40a5      	lsls	r5, r4
 8000840:	0004      	movs	r4, r0
 8000842:	40d3      	lsrs	r3, r2
 8000844:	4662      	mov	r2, ip
 8000846:	4335      	orrs	r5, r6
 8000848:	1e66      	subs	r6, r4, #1
 800084a:	41b4      	sbcs	r4, r6
 800084c:	1ad3      	subs	r3, r2, r3
 800084e:	469c      	mov	ip, r3
 8000850:	4325      	orrs	r5, r4
 8000852:	e044      	b.n	80008de <__aeabi_dadd+0x472>
 8000854:	4662      	mov	r2, ip
 8000856:	433a      	orrs	r2, r7
 8000858:	0015      	movs	r5, r2
 800085a:	1e6f      	subs	r7, r5, #1
 800085c:	41bd      	sbcs	r5, r7
 800085e:	444d      	add	r5, r9
 8000860:	454d      	cmp	r5, r9
 8000862:	4189      	sbcs	r1, r1
 8000864:	4249      	negs	r1, r1
 8000866:	4688      	mov	r8, r1
 8000868:	4498      	add	r8, r3
 800086a:	4643      	mov	r3, r8
 800086c:	021b      	lsls	r3, r3, #8
 800086e:	d400      	bmi.n	8000872 <__aeabi_dadd+0x406>
 8000870:	e718      	b.n	80006a4 <__aeabi_dadd+0x238>
 8000872:	4bb1      	ldr	r3, [pc, #708]	; (8000b38 <__aeabi_dadd+0x6cc>)
 8000874:	3601      	adds	r6, #1
 8000876:	429e      	cmp	r6, r3
 8000878:	d049      	beq.n	800090e <__aeabi_dadd+0x4a2>
 800087a:	4642      	mov	r2, r8
 800087c:	4baf      	ldr	r3, [pc, #700]	; (8000b3c <__aeabi_dadd+0x6d0>)
 800087e:	2101      	movs	r1, #1
 8000880:	401a      	ands	r2, r3
 8000882:	0013      	movs	r3, r2
 8000884:	086a      	lsrs	r2, r5, #1
 8000886:	400d      	ands	r5, r1
 8000888:	4315      	orrs	r5, r2
 800088a:	07d9      	lsls	r1, r3, #31
 800088c:	085b      	lsrs	r3, r3, #1
 800088e:	4698      	mov	r8, r3
 8000890:	430d      	orrs	r5, r1
 8000892:	e665      	b.n	8000560 <__aeabi_dadd+0xf4>
 8000894:	0018      	movs	r0, r3
 8000896:	3e1f      	subs	r6, #31
 8000898:	40f0      	lsrs	r0, r6
 800089a:	2a20      	cmp	r2, #32
 800089c:	d003      	beq.n	80008a6 <__aeabi_dadd+0x43a>
 800089e:	2140      	movs	r1, #64	; 0x40
 80008a0:	1a8a      	subs	r2, r1, r2
 80008a2:	4093      	lsls	r3, r2
 80008a4:	431d      	orrs	r5, r3
 80008a6:	1e69      	subs	r1, r5, #1
 80008a8:	418d      	sbcs	r5, r1
 80008aa:	2300      	movs	r3, #0
 80008ac:	2600      	movs	r6, #0
 80008ae:	4698      	mov	r8, r3
 80008b0:	4305      	orrs	r5, r0
 80008b2:	e6f7      	b.n	80006a4 <__aeabi_dadd+0x238>
 80008b4:	0011      	movs	r1, r2
 80008b6:	4665      	mov	r5, ip
 80008b8:	3920      	subs	r1, #32
 80008ba:	40cd      	lsrs	r5, r1
 80008bc:	2a20      	cmp	r2, #32
 80008be:	d004      	beq.n	80008ca <__aeabi_dadd+0x45e>
 80008c0:	2040      	movs	r0, #64	; 0x40
 80008c2:	4661      	mov	r1, ip
 80008c4:	1a82      	subs	r2, r0, r2
 80008c6:	4091      	lsls	r1, r2
 80008c8:	430f      	orrs	r7, r1
 80008ca:	0039      	movs	r1, r7
 80008cc:	1e4f      	subs	r7, r1, #1
 80008ce:	41b9      	sbcs	r1, r7
 80008d0:	4329      	orrs	r1, r5
 80008d2:	e60f      	b.n	80004f4 <__aeabi_dadd+0x88>
 80008d4:	464a      	mov	r2, r9
 80008d6:	4313      	orrs	r3, r2
 80008d8:	001d      	movs	r5, r3
 80008da:	1e6b      	subs	r3, r5, #1
 80008dc:	419d      	sbcs	r5, r3
 80008de:	1b7d      	subs	r5, r7, r5
 80008e0:	42af      	cmp	r7, r5
 80008e2:	419b      	sbcs	r3, r3
 80008e4:	4662      	mov	r2, ip
 80008e6:	425b      	negs	r3, r3
 80008e8:	1ad3      	subs	r3, r2, r3
 80008ea:	4698      	mov	r8, r3
 80008ec:	4654      	mov	r4, sl
 80008ee:	000e      	movs	r6, r1
 80008f0:	e607      	b.n	8000502 <__aeabi_dadd+0x96>
 80008f2:	4648      	mov	r0, r9
 80008f4:	4318      	orrs	r0, r3
 80008f6:	d100      	bne.n	80008fa <__aeabi_dadd+0x48e>
 80008f8:	e0b3      	b.n	8000a62 <__aeabi_dadd+0x5f6>
 80008fa:	1e50      	subs	r0, r2, #1
 80008fc:	2a01      	cmp	r2, #1
 80008fe:	d100      	bne.n	8000902 <__aeabi_dadd+0x496>
 8000900:	e10d      	b.n	8000b1e <__aeabi_dadd+0x6b2>
 8000902:	4d8d      	ldr	r5, [pc, #564]	; (8000b38 <__aeabi_dadd+0x6cc>)
 8000904:	42aa      	cmp	r2, r5
 8000906:	d100      	bne.n	800090a <__aeabi_dadd+0x49e>
 8000908:	e0a5      	b.n	8000a56 <__aeabi_dadd+0x5ea>
 800090a:	0002      	movs	r2, r0
 800090c:	e710      	b.n	8000730 <__aeabi_dadd+0x2c4>
 800090e:	0032      	movs	r2, r6
 8000910:	2300      	movs	r3, #0
 8000912:	2100      	movs	r1, #0
 8000914:	e644      	b.n	80005a0 <__aeabi_dadd+0x134>
 8000916:	2120      	movs	r1, #32
 8000918:	0038      	movs	r0, r7
 800091a:	1a89      	subs	r1, r1, r2
 800091c:	4665      	mov	r5, ip
 800091e:	408f      	lsls	r7, r1
 8000920:	408d      	lsls	r5, r1
 8000922:	40d0      	lsrs	r0, r2
 8000924:	1e79      	subs	r1, r7, #1
 8000926:	418f      	sbcs	r7, r1
 8000928:	4305      	orrs	r5, r0
 800092a:	433d      	orrs	r5, r7
 800092c:	4667      	mov	r7, ip
 800092e:	40d7      	lsrs	r7, r2
 8000930:	19db      	adds	r3, r3, r7
 8000932:	e794      	b.n	800085e <__aeabi_dadd+0x3f2>
 8000934:	4a80      	ldr	r2, [pc, #512]	; (8000b38 <__aeabi_dadd+0x6cc>)
 8000936:	4290      	cmp	r0, r2
 8000938:	d100      	bne.n	800093c <__aeabi_dadd+0x4d0>
 800093a:	e0ec      	b.n	8000b16 <__aeabi_dadd+0x6aa>
 800093c:	0039      	movs	r1, r7
 800093e:	4449      	add	r1, r9
 8000940:	4549      	cmp	r1, r9
 8000942:	4192      	sbcs	r2, r2
 8000944:	4463      	add	r3, ip
 8000946:	4252      	negs	r2, r2
 8000948:	189b      	adds	r3, r3, r2
 800094a:	07dd      	lsls	r5, r3, #31
 800094c:	0849      	lsrs	r1, r1, #1
 800094e:	085b      	lsrs	r3, r3, #1
 8000950:	4698      	mov	r8, r3
 8000952:	0006      	movs	r6, r0
 8000954:	430d      	orrs	r5, r1
 8000956:	e6a5      	b.n	80006a4 <__aeabi_dadd+0x238>
 8000958:	464a      	mov	r2, r9
 800095a:	1abd      	subs	r5, r7, r2
 800095c:	42af      	cmp	r7, r5
 800095e:	4189      	sbcs	r1, r1
 8000960:	4662      	mov	r2, ip
 8000962:	4249      	negs	r1, r1
 8000964:	1ad3      	subs	r3, r2, r3
 8000966:	1a5b      	subs	r3, r3, r1
 8000968:	4698      	mov	r8, r3
 800096a:	4654      	mov	r4, sl
 800096c:	e5d1      	b.n	8000512 <__aeabi_dadd+0xa6>
 800096e:	076c      	lsls	r4, r5, #29
 8000970:	08f9      	lsrs	r1, r7, #3
 8000972:	4321      	orrs	r1, r4
 8000974:	08eb      	lsrs	r3, r5, #3
 8000976:	0004      	movs	r4, r0
 8000978:	e69d      	b.n	80006b6 <__aeabi_dadd+0x24a>
 800097a:	464a      	mov	r2, r9
 800097c:	431a      	orrs	r2, r3
 800097e:	d175      	bne.n	8000a6c <__aeabi_dadd+0x600>
 8000980:	4661      	mov	r1, ip
 8000982:	4339      	orrs	r1, r7
 8000984:	d114      	bne.n	80009b0 <__aeabi_dadd+0x544>
 8000986:	2380      	movs	r3, #128	; 0x80
 8000988:	2400      	movs	r4, #0
 800098a:	031b      	lsls	r3, r3, #12
 800098c:	e6bc      	b.n	8000708 <__aeabi_dadd+0x29c>
 800098e:	464a      	mov	r2, r9
 8000990:	1bd5      	subs	r5, r2, r7
 8000992:	45a9      	cmp	r9, r5
 8000994:	4189      	sbcs	r1, r1
 8000996:	4662      	mov	r2, ip
 8000998:	4249      	negs	r1, r1
 800099a:	1a9b      	subs	r3, r3, r2
 800099c:	1a5b      	subs	r3, r3, r1
 800099e:	4698      	mov	r8, r3
 80009a0:	2601      	movs	r6, #1
 80009a2:	e5ae      	b.n	8000502 <__aeabi_dadd+0x96>
 80009a4:	464a      	mov	r2, r9
 80009a6:	08d1      	lsrs	r1, r2, #3
 80009a8:	075a      	lsls	r2, r3, #29
 80009aa:	4311      	orrs	r1, r2
 80009ac:	08db      	lsrs	r3, r3, #3
 80009ae:	e6a7      	b.n	8000700 <__aeabi_dadd+0x294>
 80009b0:	4663      	mov	r3, ip
 80009b2:	08f9      	lsrs	r1, r7, #3
 80009b4:	075a      	lsls	r2, r3, #29
 80009b6:	4654      	mov	r4, sl
 80009b8:	4311      	orrs	r1, r2
 80009ba:	08db      	lsrs	r3, r3, #3
 80009bc:	e6a0      	b.n	8000700 <__aeabi_dadd+0x294>
 80009be:	464a      	mov	r2, r9
 80009c0:	4313      	orrs	r3, r2
 80009c2:	001d      	movs	r5, r3
 80009c4:	1e6b      	subs	r3, r5, #1
 80009c6:	419d      	sbcs	r5, r3
 80009c8:	e6c7      	b.n	800075a <__aeabi_dadd+0x2ee>
 80009ca:	0014      	movs	r4, r2
 80009cc:	001e      	movs	r6, r3
 80009ce:	3c20      	subs	r4, #32
 80009d0:	40e6      	lsrs	r6, r4
 80009d2:	2a20      	cmp	r2, #32
 80009d4:	d005      	beq.n	80009e2 <__aeabi_dadd+0x576>
 80009d6:	2440      	movs	r4, #64	; 0x40
 80009d8:	1aa2      	subs	r2, r4, r2
 80009da:	4093      	lsls	r3, r2
 80009dc:	464a      	mov	r2, r9
 80009de:	431a      	orrs	r2, r3
 80009e0:	4691      	mov	r9, r2
 80009e2:	464d      	mov	r5, r9
 80009e4:	1e6b      	subs	r3, r5, #1
 80009e6:	419d      	sbcs	r5, r3
 80009e8:	4335      	orrs	r5, r6
 80009ea:	e778      	b.n	80008de <__aeabi_dadd+0x472>
 80009ec:	464a      	mov	r2, r9
 80009ee:	431a      	orrs	r2, r3
 80009f0:	d000      	beq.n	80009f4 <__aeabi_dadd+0x588>
 80009f2:	e66b      	b.n	80006cc <__aeabi_dadd+0x260>
 80009f4:	076b      	lsls	r3, r5, #29
 80009f6:	08f9      	lsrs	r1, r7, #3
 80009f8:	4319      	orrs	r1, r3
 80009fa:	08eb      	lsrs	r3, r5, #3
 80009fc:	e680      	b.n	8000700 <__aeabi_dadd+0x294>
 80009fe:	4661      	mov	r1, ip
 8000a00:	4339      	orrs	r1, r7
 8000a02:	d054      	beq.n	8000aae <__aeabi_dadd+0x642>
 8000a04:	4663      	mov	r3, ip
 8000a06:	08f9      	lsrs	r1, r7, #3
 8000a08:	075c      	lsls	r4, r3, #29
 8000a0a:	4321      	orrs	r1, r4
 8000a0c:	08db      	lsrs	r3, r3, #3
 8000a0e:	0004      	movs	r4, r0
 8000a10:	e654      	b.n	80006bc <__aeabi_dadd+0x250>
 8000a12:	464a      	mov	r2, r9
 8000a14:	1abd      	subs	r5, r7, r2
 8000a16:	42af      	cmp	r7, r5
 8000a18:	4189      	sbcs	r1, r1
 8000a1a:	4662      	mov	r2, ip
 8000a1c:	4249      	negs	r1, r1
 8000a1e:	1ad3      	subs	r3, r2, r3
 8000a20:	1a5b      	subs	r3, r3, r1
 8000a22:	4698      	mov	r8, r3
 8000a24:	0004      	movs	r4, r0
 8000a26:	2601      	movs	r6, #1
 8000a28:	e56b      	b.n	8000502 <__aeabi_dadd+0x96>
 8000a2a:	464a      	mov	r2, r9
 8000a2c:	1bd5      	subs	r5, r2, r7
 8000a2e:	45a9      	cmp	r9, r5
 8000a30:	4189      	sbcs	r1, r1
 8000a32:	4662      	mov	r2, ip
 8000a34:	4249      	negs	r1, r1
 8000a36:	1a9a      	subs	r2, r3, r2
 8000a38:	1a52      	subs	r2, r2, r1
 8000a3a:	4690      	mov	r8, r2
 8000a3c:	0212      	lsls	r2, r2, #8
 8000a3e:	d532      	bpl.n	8000aa6 <__aeabi_dadd+0x63a>
 8000a40:	464a      	mov	r2, r9
 8000a42:	1abd      	subs	r5, r7, r2
 8000a44:	42af      	cmp	r7, r5
 8000a46:	4189      	sbcs	r1, r1
 8000a48:	4662      	mov	r2, ip
 8000a4a:	4249      	negs	r1, r1
 8000a4c:	1ad3      	subs	r3, r2, r3
 8000a4e:	1a5b      	subs	r3, r3, r1
 8000a50:	4698      	mov	r8, r3
 8000a52:	0004      	movs	r4, r0
 8000a54:	e584      	b.n	8000560 <__aeabi_dadd+0xf4>
 8000a56:	4663      	mov	r3, ip
 8000a58:	08f9      	lsrs	r1, r7, #3
 8000a5a:	075a      	lsls	r2, r3, #29
 8000a5c:	4311      	orrs	r1, r2
 8000a5e:	08db      	lsrs	r3, r3, #3
 8000a60:	e64e      	b.n	8000700 <__aeabi_dadd+0x294>
 8000a62:	08f9      	lsrs	r1, r7, #3
 8000a64:	0768      	lsls	r0, r5, #29
 8000a66:	4301      	orrs	r1, r0
 8000a68:	08eb      	lsrs	r3, r5, #3
 8000a6a:	e624      	b.n	80006b6 <__aeabi_dadd+0x24a>
 8000a6c:	4662      	mov	r2, ip
 8000a6e:	433a      	orrs	r2, r7
 8000a70:	d100      	bne.n	8000a74 <__aeabi_dadd+0x608>
 8000a72:	e698      	b.n	80007a6 <__aeabi_dadd+0x33a>
 8000a74:	464a      	mov	r2, r9
 8000a76:	08d1      	lsrs	r1, r2, #3
 8000a78:	075a      	lsls	r2, r3, #29
 8000a7a:	4311      	orrs	r1, r2
 8000a7c:	08da      	lsrs	r2, r3, #3
 8000a7e:	2380      	movs	r3, #128	; 0x80
 8000a80:	031b      	lsls	r3, r3, #12
 8000a82:	421a      	tst	r2, r3
 8000a84:	d008      	beq.n	8000a98 <__aeabi_dadd+0x62c>
 8000a86:	4660      	mov	r0, ip
 8000a88:	08c5      	lsrs	r5, r0, #3
 8000a8a:	421d      	tst	r5, r3
 8000a8c:	d104      	bne.n	8000a98 <__aeabi_dadd+0x62c>
 8000a8e:	4654      	mov	r4, sl
 8000a90:	002a      	movs	r2, r5
 8000a92:	08f9      	lsrs	r1, r7, #3
 8000a94:	0743      	lsls	r3, r0, #29
 8000a96:	4319      	orrs	r1, r3
 8000a98:	0f4b      	lsrs	r3, r1, #29
 8000a9a:	00c9      	lsls	r1, r1, #3
 8000a9c:	075b      	lsls	r3, r3, #29
 8000a9e:	08c9      	lsrs	r1, r1, #3
 8000aa0:	4319      	orrs	r1, r3
 8000aa2:	0013      	movs	r3, r2
 8000aa4:	e62c      	b.n	8000700 <__aeabi_dadd+0x294>
 8000aa6:	4641      	mov	r1, r8
 8000aa8:	4329      	orrs	r1, r5
 8000aaa:	d000      	beq.n	8000aae <__aeabi_dadd+0x642>
 8000aac:	e5fa      	b.n	80006a4 <__aeabi_dadd+0x238>
 8000aae:	2300      	movs	r3, #0
 8000ab0:	000a      	movs	r2, r1
 8000ab2:	2400      	movs	r4, #0
 8000ab4:	e602      	b.n	80006bc <__aeabi_dadd+0x250>
 8000ab6:	076b      	lsls	r3, r5, #29
 8000ab8:	08f9      	lsrs	r1, r7, #3
 8000aba:	4319      	orrs	r1, r3
 8000abc:	08eb      	lsrs	r3, r5, #3
 8000abe:	e5fd      	b.n	80006bc <__aeabi_dadd+0x250>
 8000ac0:	4663      	mov	r3, ip
 8000ac2:	08f9      	lsrs	r1, r7, #3
 8000ac4:	075b      	lsls	r3, r3, #29
 8000ac6:	4319      	orrs	r1, r3
 8000ac8:	4663      	mov	r3, ip
 8000aca:	0004      	movs	r4, r0
 8000acc:	08db      	lsrs	r3, r3, #3
 8000ace:	e617      	b.n	8000700 <__aeabi_dadd+0x294>
 8000ad0:	003d      	movs	r5, r7
 8000ad2:	444d      	add	r5, r9
 8000ad4:	4463      	add	r3, ip
 8000ad6:	454d      	cmp	r5, r9
 8000ad8:	4189      	sbcs	r1, r1
 8000ada:	4698      	mov	r8, r3
 8000adc:	4249      	negs	r1, r1
 8000ade:	4488      	add	r8, r1
 8000ae0:	4643      	mov	r3, r8
 8000ae2:	021b      	lsls	r3, r3, #8
 8000ae4:	d400      	bmi.n	8000ae8 <__aeabi_dadd+0x67c>
 8000ae6:	e5dd      	b.n	80006a4 <__aeabi_dadd+0x238>
 8000ae8:	4642      	mov	r2, r8
 8000aea:	4b14      	ldr	r3, [pc, #80]	; (8000b3c <__aeabi_dadd+0x6d0>)
 8000aec:	2601      	movs	r6, #1
 8000aee:	401a      	ands	r2, r3
 8000af0:	4690      	mov	r8, r2
 8000af2:	e5d7      	b.n	80006a4 <__aeabi_dadd+0x238>
 8000af4:	0010      	movs	r0, r2
 8000af6:	001e      	movs	r6, r3
 8000af8:	3820      	subs	r0, #32
 8000afa:	40c6      	lsrs	r6, r0
 8000afc:	2a20      	cmp	r2, #32
 8000afe:	d005      	beq.n	8000b0c <__aeabi_dadd+0x6a0>
 8000b00:	2040      	movs	r0, #64	; 0x40
 8000b02:	1a82      	subs	r2, r0, r2
 8000b04:	4093      	lsls	r3, r2
 8000b06:	464a      	mov	r2, r9
 8000b08:	431a      	orrs	r2, r3
 8000b0a:	4691      	mov	r9, r2
 8000b0c:	464d      	mov	r5, r9
 8000b0e:	1e6b      	subs	r3, r5, #1
 8000b10:	419d      	sbcs	r5, r3
 8000b12:	4335      	orrs	r5, r6
 8000b14:	e621      	b.n	800075a <__aeabi_dadd+0x2ee>
 8000b16:	0002      	movs	r2, r0
 8000b18:	2300      	movs	r3, #0
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	e540      	b.n	80005a0 <__aeabi_dadd+0x134>
 8000b1e:	464a      	mov	r2, r9
 8000b20:	19d5      	adds	r5, r2, r7
 8000b22:	42bd      	cmp	r5, r7
 8000b24:	4189      	sbcs	r1, r1
 8000b26:	4463      	add	r3, ip
 8000b28:	4698      	mov	r8, r3
 8000b2a:	4249      	negs	r1, r1
 8000b2c:	4488      	add	r8, r1
 8000b2e:	e5b3      	b.n	8000698 <__aeabi_dadd+0x22c>
 8000b30:	2100      	movs	r1, #0
 8000b32:	4a01      	ldr	r2, [pc, #4]	; (8000b38 <__aeabi_dadd+0x6cc>)
 8000b34:	000b      	movs	r3, r1
 8000b36:	e533      	b.n	80005a0 <__aeabi_dadd+0x134>
 8000b38:	000007ff 	.word	0x000007ff
 8000b3c:	ff7fffff 	.word	0xff7fffff

08000b40 <__aeabi_ddiv>:
 8000b40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b42:	4657      	mov	r7, sl
 8000b44:	464e      	mov	r6, r9
 8000b46:	4645      	mov	r5, r8
 8000b48:	46de      	mov	lr, fp
 8000b4a:	b5e0      	push	{r5, r6, r7, lr}
 8000b4c:	4681      	mov	r9, r0
 8000b4e:	0005      	movs	r5, r0
 8000b50:	030c      	lsls	r4, r1, #12
 8000b52:	0048      	lsls	r0, r1, #1
 8000b54:	4692      	mov	sl, r2
 8000b56:	001f      	movs	r7, r3
 8000b58:	b085      	sub	sp, #20
 8000b5a:	0b24      	lsrs	r4, r4, #12
 8000b5c:	0d40      	lsrs	r0, r0, #21
 8000b5e:	0fce      	lsrs	r6, r1, #31
 8000b60:	2800      	cmp	r0, #0
 8000b62:	d059      	beq.n	8000c18 <__aeabi_ddiv+0xd8>
 8000b64:	4b87      	ldr	r3, [pc, #540]	; (8000d84 <__aeabi_ddiv+0x244>)
 8000b66:	4298      	cmp	r0, r3
 8000b68:	d100      	bne.n	8000b6c <__aeabi_ddiv+0x2c>
 8000b6a:	e098      	b.n	8000c9e <__aeabi_ddiv+0x15e>
 8000b6c:	0f6b      	lsrs	r3, r5, #29
 8000b6e:	00e4      	lsls	r4, r4, #3
 8000b70:	431c      	orrs	r4, r3
 8000b72:	2380      	movs	r3, #128	; 0x80
 8000b74:	041b      	lsls	r3, r3, #16
 8000b76:	4323      	orrs	r3, r4
 8000b78:	4698      	mov	r8, r3
 8000b7a:	4b83      	ldr	r3, [pc, #524]	; (8000d88 <__aeabi_ddiv+0x248>)
 8000b7c:	00ed      	lsls	r5, r5, #3
 8000b7e:	469b      	mov	fp, r3
 8000b80:	2300      	movs	r3, #0
 8000b82:	4699      	mov	r9, r3
 8000b84:	4483      	add	fp, r0
 8000b86:	9300      	str	r3, [sp, #0]
 8000b88:	033c      	lsls	r4, r7, #12
 8000b8a:	007b      	lsls	r3, r7, #1
 8000b8c:	4650      	mov	r0, sl
 8000b8e:	0b24      	lsrs	r4, r4, #12
 8000b90:	0d5b      	lsrs	r3, r3, #21
 8000b92:	0fff      	lsrs	r7, r7, #31
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d067      	beq.n	8000c68 <__aeabi_ddiv+0x128>
 8000b98:	4a7a      	ldr	r2, [pc, #488]	; (8000d84 <__aeabi_ddiv+0x244>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d018      	beq.n	8000bd0 <__aeabi_ddiv+0x90>
 8000b9e:	497a      	ldr	r1, [pc, #488]	; (8000d88 <__aeabi_ddiv+0x248>)
 8000ba0:	0f42      	lsrs	r2, r0, #29
 8000ba2:	468c      	mov	ip, r1
 8000ba4:	00e4      	lsls	r4, r4, #3
 8000ba6:	4659      	mov	r1, fp
 8000ba8:	4314      	orrs	r4, r2
 8000baa:	2280      	movs	r2, #128	; 0x80
 8000bac:	4463      	add	r3, ip
 8000bae:	0412      	lsls	r2, r2, #16
 8000bb0:	1acb      	subs	r3, r1, r3
 8000bb2:	4314      	orrs	r4, r2
 8000bb4:	469b      	mov	fp, r3
 8000bb6:	00c2      	lsls	r2, r0, #3
 8000bb8:	2000      	movs	r0, #0
 8000bba:	0033      	movs	r3, r6
 8000bbc:	407b      	eors	r3, r7
 8000bbe:	469a      	mov	sl, r3
 8000bc0:	464b      	mov	r3, r9
 8000bc2:	2b0f      	cmp	r3, #15
 8000bc4:	d900      	bls.n	8000bc8 <__aeabi_ddiv+0x88>
 8000bc6:	e0ef      	b.n	8000da8 <__aeabi_ddiv+0x268>
 8000bc8:	4970      	ldr	r1, [pc, #448]	; (8000d8c <__aeabi_ddiv+0x24c>)
 8000bca:	009b      	lsls	r3, r3, #2
 8000bcc:	58cb      	ldr	r3, [r1, r3]
 8000bce:	469f      	mov	pc, r3
 8000bd0:	4b6f      	ldr	r3, [pc, #444]	; (8000d90 <__aeabi_ddiv+0x250>)
 8000bd2:	4652      	mov	r2, sl
 8000bd4:	469c      	mov	ip, r3
 8000bd6:	4322      	orrs	r2, r4
 8000bd8:	44e3      	add	fp, ip
 8000bda:	2a00      	cmp	r2, #0
 8000bdc:	d000      	beq.n	8000be0 <__aeabi_ddiv+0xa0>
 8000bde:	e095      	b.n	8000d0c <__aeabi_ddiv+0x1cc>
 8000be0:	4649      	mov	r1, r9
 8000be2:	2302      	movs	r3, #2
 8000be4:	4319      	orrs	r1, r3
 8000be6:	4689      	mov	r9, r1
 8000be8:	2400      	movs	r4, #0
 8000bea:	2002      	movs	r0, #2
 8000bec:	e7e5      	b.n	8000bba <__aeabi_ddiv+0x7a>
 8000bee:	2300      	movs	r3, #0
 8000bf0:	2400      	movs	r4, #0
 8000bf2:	2500      	movs	r5, #0
 8000bf4:	4652      	mov	r2, sl
 8000bf6:	051b      	lsls	r3, r3, #20
 8000bf8:	4323      	orrs	r3, r4
 8000bfa:	07d2      	lsls	r2, r2, #31
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	0028      	movs	r0, r5
 8000c00:	0019      	movs	r1, r3
 8000c02:	b005      	add	sp, #20
 8000c04:	bcf0      	pop	{r4, r5, r6, r7}
 8000c06:	46bb      	mov	fp, r7
 8000c08:	46b2      	mov	sl, r6
 8000c0a:	46a9      	mov	r9, r5
 8000c0c:	46a0      	mov	r8, r4
 8000c0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c10:	2400      	movs	r4, #0
 8000c12:	2500      	movs	r5, #0
 8000c14:	4b5b      	ldr	r3, [pc, #364]	; (8000d84 <__aeabi_ddiv+0x244>)
 8000c16:	e7ed      	b.n	8000bf4 <__aeabi_ddiv+0xb4>
 8000c18:	464b      	mov	r3, r9
 8000c1a:	4323      	orrs	r3, r4
 8000c1c:	4698      	mov	r8, r3
 8000c1e:	d100      	bne.n	8000c22 <__aeabi_ddiv+0xe2>
 8000c20:	e089      	b.n	8000d36 <__aeabi_ddiv+0x1f6>
 8000c22:	2c00      	cmp	r4, #0
 8000c24:	d100      	bne.n	8000c28 <__aeabi_ddiv+0xe8>
 8000c26:	e1e0      	b.n	8000fea <__aeabi_ddiv+0x4aa>
 8000c28:	0020      	movs	r0, r4
 8000c2a:	f001 fa19 	bl	8002060 <__clzsi2>
 8000c2e:	0001      	movs	r1, r0
 8000c30:	0002      	movs	r2, r0
 8000c32:	390b      	subs	r1, #11
 8000c34:	231d      	movs	r3, #29
 8000c36:	1a5b      	subs	r3, r3, r1
 8000c38:	4649      	mov	r1, r9
 8000c3a:	0010      	movs	r0, r2
 8000c3c:	40d9      	lsrs	r1, r3
 8000c3e:	3808      	subs	r0, #8
 8000c40:	4084      	lsls	r4, r0
 8000c42:	000b      	movs	r3, r1
 8000c44:	464d      	mov	r5, r9
 8000c46:	4323      	orrs	r3, r4
 8000c48:	4698      	mov	r8, r3
 8000c4a:	4085      	lsls	r5, r0
 8000c4c:	4851      	ldr	r0, [pc, #324]	; (8000d94 <__aeabi_ddiv+0x254>)
 8000c4e:	033c      	lsls	r4, r7, #12
 8000c50:	1a83      	subs	r3, r0, r2
 8000c52:	469b      	mov	fp, r3
 8000c54:	2300      	movs	r3, #0
 8000c56:	4699      	mov	r9, r3
 8000c58:	9300      	str	r3, [sp, #0]
 8000c5a:	007b      	lsls	r3, r7, #1
 8000c5c:	4650      	mov	r0, sl
 8000c5e:	0b24      	lsrs	r4, r4, #12
 8000c60:	0d5b      	lsrs	r3, r3, #21
 8000c62:	0fff      	lsrs	r7, r7, #31
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d197      	bne.n	8000b98 <__aeabi_ddiv+0x58>
 8000c68:	4652      	mov	r2, sl
 8000c6a:	4322      	orrs	r2, r4
 8000c6c:	d055      	beq.n	8000d1a <__aeabi_ddiv+0x1da>
 8000c6e:	2c00      	cmp	r4, #0
 8000c70:	d100      	bne.n	8000c74 <__aeabi_ddiv+0x134>
 8000c72:	e1ca      	b.n	800100a <__aeabi_ddiv+0x4ca>
 8000c74:	0020      	movs	r0, r4
 8000c76:	f001 f9f3 	bl	8002060 <__clzsi2>
 8000c7a:	0002      	movs	r2, r0
 8000c7c:	3a0b      	subs	r2, #11
 8000c7e:	231d      	movs	r3, #29
 8000c80:	0001      	movs	r1, r0
 8000c82:	1a9b      	subs	r3, r3, r2
 8000c84:	4652      	mov	r2, sl
 8000c86:	3908      	subs	r1, #8
 8000c88:	40da      	lsrs	r2, r3
 8000c8a:	408c      	lsls	r4, r1
 8000c8c:	4314      	orrs	r4, r2
 8000c8e:	4652      	mov	r2, sl
 8000c90:	408a      	lsls	r2, r1
 8000c92:	4b41      	ldr	r3, [pc, #260]	; (8000d98 <__aeabi_ddiv+0x258>)
 8000c94:	4458      	add	r0, fp
 8000c96:	469b      	mov	fp, r3
 8000c98:	4483      	add	fp, r0
 8000c9a:	2000      	movs	r0, #0
 8000c9c:	e78d      	b.n	8000bba <__aeabi_ddiv+0x7a>
 8000c9e:	464b      	mov	r3, r9
 8000ca0:	4323      	orrs	r3, r4
 8000ca2:	4698      	mov	r8, r3
 8000ca4:	d140      	bne.n	8000d28 <__aeabi_ddiv+0x1e8>
 8000ca6:	2308      	movs	r3, #8
 8000ca8:	4699      	mov	r9, r3
 8000caa:	3b06      	subs	r3, #6
 8000cac:	2500      	movs	r5, #0
 8000cae:	4683      	mov	fp, r0
 8000cb0:	9300      	str	r3, [sp, #0]
 8000cb2:	e769      	b.n	8000b88 <__aeabi_ddiv+0x48>
 8000cb4:	46b2      	mov	sl, r6
 8000cb6:	9b00      	ldr	r3, [sp, #0]
 8000cb8:	2b02      	cmp	r3, #2
 8000cba:	d0a9      	beq.n	8000c10 <__aeabi_ddiv+0xd0>
 8000cbc:	2b03      	cmp	r3, #3
 8000cbe:	d100      	bne.n	8000cc2 <__aeabi_ddiv+0x182>
 8000cc0:	e211      	b.n	80010e6 <__aeabi_ddiv+0x5a6>
 8000cc2:	2b01      	cmp	r3, #1
 8000cc4:	d093      	beq.n	8000bee <__aeabi_ddiv+0xae>
 8000cc6:	4a35      	ldr	r2, [pc, #212]	; (8000d9c <__aeabi_ddiv+0x25c>)
 8000cc8:	445a      	add	r2, fp
 8000cca:	2a00      	cmp	r2, #0
 8000ccc:	dc00      	bgt.n	8000cd0 <__aeabi_ddiv+0x190>
 8000cce:	e13c      	b.n	8000f4a <__aeabi_ddiv+0x40a>
 8000cd0:	076b      	lsls	r3, r5, #29
 8000cd2:	d000      	beq.n	8000cd6 <__aeabi_ddiv+0x196>
 8000cd4:	e1a7      	b.n	8001026 <__aeabi_ddiv+0x4e6>
 8000cd6:	08ed      	lsrs	r5, r5, #3
 8000cd8:	4643      	mov	r3, r8
 8000cda:	01db      	lsls	r3, r3, #7
 8000cdc:	d506      	bpl.n	8000cec <__aeabi_ddiv+0x1ac>
 8000cde:	4642      	mov	r2, r8
 8000ce0:	4b2f      	ldr	r3, [pc, #188]	; (8000da0 <__aeabi_ddiv+0x260>)
 8000ce2:	401a      	ands	r2, r3
 8000ce4:	4690      	mov	r8, r2
 8000ce6:	2280      	movs	r2, #128	; 0x80
 8000ce8:	00d2      	lsls	r2, r2, #3
 8000cea:	445a      	add	r2, fp
 8000cec:	4b2d      	ldr	r3, [pc, #180]	; (8000da4 <__aeabi_ddiv+0x264>)
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	dc8e      	bgt.n	8000c10 <__aeabi_ddiv+0xd0>
 8000cf2:	4643      	mov	r3, r8
 8000cf4:	0552      	lsls	r2, r2, #21
 8000cf6:	0758      	lsls	r0, r3, #29
 8000cf8:	025c      	lsls	r4, r3, #9
 8000cfa:	4305      	orrs	r5, r0
 8000cfc:	0b24      	lsrs	r4, r4, #12
 8000cfe:	0d53      	lsrs	r3, r2, #21
 8000d00:	e778      	b.n	8000bf4 <__aeabi_ddiv+0xb4>
 8000d02:	46ba      	mov	sl, r7
 8000d04:	46a0      	mov	r8, r4
 8000d06:	0015      	movs	r5, r2
 8000d08:	9000      	str	r0, [sp, #0]
 8000d0a:	e7d4      	b.n	8000cb6 <__aeabi_ddiv+0x176>
 8000d0c:	464a      	mov	r2, r9
 8000d0e:	2303      	movs	r3, #3
 8000d10:	431a      	orrs	r2, r3
 8000d12:	4691      	mov	r9, r2
 8000d14:	2003      	movs	r0, #3
 8000d16:	4652      	mov	r2, sl
 8000d18:	e74f      	b.n	8000bba <__aeabi_ddiv+0x7a>
 8000d1a:	4649      	mov	r1, r9
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	4319      	orrs	r1, r3
 8000d20:	4689      	mov	r9, r1
 8000d22:	2400      	movs	r4, #0
 8000d24:	2001      	movs	r0, #1
 8000d26:	e748      	b.n	8000bba <__aeabi_ddiv+0x7a>
 8000d28:	230c      	movs	r3, #12
 8000d2a:	4699      	mov	r9, r3
 8000d2c:	3b09      	subs	r3, #9
 8000d2e:	46a0      	mov	r8, r4
 8000d30:	4683      	mov	fp, r0
 8000d32:	9300      	str	r3, [sp, #0]
 8000d34:	e728      	b.n	8000b88 <__aeabi_ddiv+0x48>
 8000d36:	2304      	movs	r3, #4
 8000d38:	4699      	mov	r9, r3
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	469b      	mov	fp, r3
 8000d3e:	3301      	adds	r3, #1
 8000d40:	2500      	movs	r5, #0
 8000d42:	9300      	str	r3, [sp, #0]
 8000d44:	e720      	b.n	8000b88 <__aeabi_ddiv+0x48>
 8000d46:	2300      	movs	r3, #0
 8000d48:	2480      	movs	r4, #128	; 0x80
 8000d4a:	469a      	mov	sl, r3
 8000d4c:	2500      	movs	r5, #0
 8000d4e:	4b0d      	ldr	r3, [pc, #52]	; (8000d84 <__aeabi_ddiv+0x244>)
 8000d50:	0324      	lsls	r4, r4, #12
 8000d52:	e74f      	b.n	8000bf4 <__aeabi_ddiv+0xb4>
 8000d54:	2380      	movs	r3, #128	; 0x80
 8000d56:	4641      	mov	r1, r8
 8000d58:	031b      	lsls	r3, r3, #12
 8000d5a:	4219      	tst	r1, r3
 8000d5c:	d008      	beq.n	8000d70 <__aeabi_ddiv+0x230>
 8000d5e:	421c      	tst	r4, r3
 8000d60:	d106      	bne.n	8000d70 <__aeabi_ddiv+0x230>
 8000d62:	431c      	orrs	r4, r3
 8000d64:	0324      	lsls	r4, r4, #12
 8000d66:	46ba      	mov	sl, r7
 8000d68:	0015      	movs	r5, r2
 8000d6a:	4b06      	ldr	r3, [pc, #24]	; (8000d84 <__aeabi_ddiv+0x244>)
 8000d6c:	0b24      	lsrs	r4, r4, #12
 8000d6e:	e741      	b.n	8000bf4 <__aeabi_ddiv+0xb4>
 8000d70:	2480      	movs	r4, #128	; 0x80
 8000d72:	4643      	mov	r3, r8
 8000d74:	0324      	lsls	r4, r4, #12
 8000d76:	431c      	orrs	r4, r3
 8000d78:	0324      	lsls	r4, r4, #12
 8000d7a:	46b2      	mov	sl, r6
 8000d7c:	4b01      	ldr	r3, [pc, #4]	; (8000d84 <__aeabi_ddiv+0x244>)
 8000d7e:	0b24      	lsrs	r4, r4, #12
 8000d80:	e738      	b.n	8000bf4 <__aeabi_ddiv+0xb4>
 8000d82:	46c0      	nop			; (mov r8, r8)
 8000d84:	000007ff 	.word	0x000007ff
 8000d88:	fffffc01 	.word	0xfffffc01
 8000d8c:	0800e15c 	.word	0x0800e15c
 8000d90:	fffff801 	.word	0xfffff801
 8000d94:	fffffc0d 	.word	0xfffffc0d
 8000d98:	000003f3 	.word	0x000003f3
 8000d9c:	000003ff 	.word	0x000003ff
 8000da0:	feffffff 	.word	0xfeffffff
 8000da4:	000007fe 	.word	0x000007fe
 8000da8:	4544      	cmp	r4, r8
 8000daa:	d200      	bcs.n	8000dae <__aeabi_ddiv+0x26e>
 8000dac:	e116      	b.n	8000fdc <__aeabi_ddiv+0x49c>
 8000dae:	d100      	bne.n	8000db2 <__aeabi_ddiv+0x272>
 8000db0:	e111      	b.n	8000fd6 <__aeabi_ddiv+0x496>
 8000db2:	2301      	movs	r3, #1
 8000db4:	425b      	negs	r3, r3
 8000db6:	469c      	mov	ip, r3
 8000db8:	002e      	movs	r6, r5
 8000dba:	4640      	mov	r0, r8
 8000dbc:	2500      	movs	r5, #0
 8000dbe:	44e3      	add	fp, ip
 8000dc0:	0223      	lsls	r3, r4, #8
 8000dc2:	0e14      	lsrs	r4, r2, #24
 8000dc4:	431c      	orrs	r4, r3
 8000dc6:	0c1b      	lsrs	r3, r3, #16
 8000dc8:	4699      	mov	r9, r3
 8000dca:	0423      	lsls	r3, r4, #16
 8000dcc:	0c1f      	lsrs	r7, r3, #16
 8000dce:	0212      	lsls	r2, r2, #8
 8000dd0:	4649      	mov	r1, r9
 8000dd2:	9200      	str	r2, [sp, #0]
 8000dd4:	9701      	str	r7, [sp, #4]
 8000dd6:	f7ff fa1b 	bl	8000210 <__aeabi_uidivmod>
 8000dda:	0002      	movs	r2, r0
 8000ddc:	437a      	muls	r2, r7
 8000dde:	040b      	lsls	r3, r1, #16
 8000de0:	0c31      	lsrs	r1, r6, #16
 8000de2:	4680      	mov	r8, r0
 8000de4:	4319      	orrs	r1, r3
 8000de6:	428a      	cmp	r2, r1
 8000de8:	d90b      	bls.n	8000e02 <__aeabi_ddiv+0x2c2>
 8000dea:	2301      	movs	r3, #1
 8000dec:	425b      	negs	r3, r3
 8000dee:	469c      	mov	ip, r3
 8000df0:	1909      	adds	r1, r1, r4
 8000df2:	44e0      	add	r8, ip
 8000df4:	428c      	cmp	r4, r1
 8000df6:	d804      	bhi.n	8000e02 <__aeabi_ddiv+0x2c2>
 8000df8:	428a      	cmp	r2, r1
 8000dfa:	d902      	bls.n	8000e02 <__aeabi_ddiv+0x2c2>
 8000dfc:	1e83      	subs	r3, r0, #2
 8000dfe:	4698      	mov	r8, r3
 8000e00:	1909      	adds	r1, r1, r4
 8000e02:	1a88      	subs	r0, r1, r2
 8000e04:	4649      	mov	r1, r9
 8000e06:	f7ff fa03 	bl	8000210 <__aeabi_uidivmod>
 8000e0a:	0409      	lsls	r1, r1, #16
 8000e0c:	468c      	mov	ip, r1
 8000e0e:	0431      	lsls	r1, r6, #16
 8000e10:	4666      	mov	r6, ip
 8000e12:	9a01      	ldr	r2, [sp, #4]
 8000e14:	0c09      	lsrs	r1, r1, #16
 8000e16:	4342      	muls	r2, r0
 8000e18:	0003      	movs	r3, r0
 8000e1a:	4331      	orrs	r1, r6
 8000e1c:	428a      	cmp	r2, r1
 8000e1e:	d904      	bls.n	8000e2a <__aeabi_ddiv+0x2ea>
 8000e20:	1909      	adds	r1, r1, r4
 8000e22:	3b01      	subs	r3, #1
 8000e24:	428c      	cmp	r4, r1
 8000e26:	d800      	bhi.n	8000e2a <__aeabi_ddiv+0x2ea>
 8000e28:	e111      	b.n	800104e <__aeabi_ddiv+0x50e>
 8000e2a:	1a89      	subs	r1, r1, r2
 8000e2c:	4642      	mov	r2, r8
 8000e2e:	9e00      	ldr	r6, [sp, #0]
 8000e30:	0412      	lsls	r2, r2, #16
 8000e32:	431a      	orrs	r2, r3
 8000e34:	0c33      	lsrs	r3, r6, #16
 8000e36:	001f      	movs	r7, r3
 8000e38:	0c10      	lsrs	r0, r2, #16
 8000e3a:	4690      	mov	r8, r2
 8000e3c:	9302      	str	r3, [sp, #8]
 8000e3e:	0413      	lsls	r3, r2, #16
 8000e40:	0432      	lsls	r2, r6, #16
 8000e42:	0c16      	lsrs	r6, r2, #16
 8000e44:	0032      	movs	r2, r6
 8000e46:	0c1b      	lsrs	r3, r3, #16
 8000e48:	435a      	muls	r2, r3
 8000e4a:	9603      	str	r6, [sp, #12]
 8000e4c:	437b      	muls	r3, r7
 8000e4e:	4346      	muls	r6, r0
 8000e50:	4378      	muls	r0, r7
 8000e52:	0c17      	lsrs	r7, r2, #16
 8000e54:	46bc      	mov	ip, r7
 8000e56:	199b      	adds	r3, r3, r6
 8000e58:	4463      	add	r3, ip
 8000e5a:	429e      	cmp	r6, r3
 8000e5c:	d903      	bls.n	8000e66 <__aeabi_ddiv+0x326>
 8000e5e:	2680      	movs	r6, #128	; 0x80
 8000e60:	0276      	lsls	r6, r6, #9
 8000e62:	46b4      	mov	ip, r6
 8000e64:	4460      	add	r0, ip
 8000e66:	0c1e      	lsrs	r6, r3, #16
 8000e68:	1830      	adds	r0, r6, r0
 8000e6a:	0416      	lsls	r6, r2, #16
 8000e6c:	041b      	lsls	r3, r3, #16
 8000e6e:	0c36      	lsrs	r6, r6, #16
 8000e70:	199e      	adds	r6, r3, r6
 8000e72:	4281      	cmp	r1, r0
 8000e74:	d200      	bcs.n	8000e78 <__aeabi_ddiv+0x338>
 8000e76:	e09c      	b.n	8000fb2 <__aeabi_ddiv+0x472>
 8000e78:	d100      	bne.n	8000e7c <__aeabi_ddiv+0x33c>
 8000e7a:	e097      	b.n	8000fac <__aeabi_ddiv+0x46c>
 8000e7c:	1bae      	subs	r6, r5, r6
 8000e7e:	1a09      	subs	r1, r1, r0
 8000e80:	42b5      	cmp	r5, r6
 8000e82:	4180      	sbcs	r0, r0
 8000e84:	4240      	negs	r0, r0
 8000e86:	1a08      	subs	r0, r1, r0
 8000e88:	4284      	cmp	r4, r0
 8000e8a:	d100      	bne.n	8000e8e <__aeabi_ddiv+0x34e>
 8000e8c:	e111      	b.n	80010b2 <__aeabi_ddiv+0x572>
 8000e8e:	4649      	mov	r1, r9
 8000e90:	f7ff f9be 	bl	8000210 <__aeabi_uidivmod>
 8000e94:	9a01      	ldr	r2, [sp, #4]
 8000e96:	040b      	lsls	r3, r1, #16
 8000e98:	4342      	muls	r2, r0
 8000e9a:	0c31      	lsrs	r1, r6, #16
 8000e9c:	0005      	movs	r5, r0
 8000e9e:	4319      	orrs	r1, r3
 8000ea0:	428a      	cmp	r2, r1
 8000ea2:	d907      	bls.n	8000eb4 <__aeabi_ddiv+0x374>
 8000ea4:	1909      	adds	r1, r1, r4
 8000ea6:	3d01      	subs	r5, #1
 8000ea8:	428c      	cmp	r4, r1
 8000eaa:	d803      	bhi.n	8000eb4 <__aeabi_ddiv+0x374>
 8000eac:	428a      	cmp	r2, r1
 8000eae:	d901      	bls.n	8000eb4 <__aeabi_ddiv+0x374>
 8000eb0:	1e85      	subs	r5, r0, #2
 8000eb2:	1909      	adds	r1, r1, r4
 8000eb4:	1a88      	subs	r0, r1, r2
 8000eb6:	4649      	mov	r1, r9
 8000eb8:	f7ff f9aa 	bl	8000210 <__aeabi_uidivmod>
 8000ebc:	0409      	lsls	r1, r1, #16
 8000ebe:	468c      	mov	ip, r1
 8000ec0:	0431      	lsls	r1, r6, #16
 8000ec2:	4666      	mov	r6, ip
 8000ec4:	9a01      	ldr	r2, [sp, #4]
 8000ec6:	0c09      	lsrs	r1, r1, #16
 8000ec8:	4342      	muls	r2, r0
 8000eca:	0003      	movs	r3, r0
 8000ecc:	4331      	orrs	r1, r6
 8000ece:	428a      	cmp	r2, r1
 8000ed0:	d907      	bls.n	8000ee2 <__aeabi_ddiv+0x3a2>
 8000ed2:	1909      	adds	r1, r1, r4
 8000ed4:	3b01      	subs	r3, #1
 8000ed6:	428c      	cmp	r4, r1
 8000ed8:	d803      	bhi.n	8000ee2 <__aeabi_ddiv+0x3a2>
 8000eda:	428a      	cmp	r2, r1
 8000edc:	d901      	bls.n	8000ee2 <__aeabi_ddiv+0x3a2>
 8000ede:	1e83      	subs	r3, r0, #2
 8000ee0:	1909      	adds	r1, r1, r4
 8000ee2:	9e03      	ldr	r6, [sp, #12]
 8000ee4:	1a89      	subs	r1, r1, r2
 8000ee6:	0032      	movs	r2, r6
 8000ee8:	042d      	lsls	r5, r5, #16
 8000eea:	431d      	orrs	r5, r3
 8000eec:	9f02      	ldr	r7, [sp, #8]
 8000eee:	042b      	lsls	r3, r5, #16
 8000ef0:	0c1b      	lsrs	r3, r3, #16
 8000ef2:	435a      	muls	r2, r3
 8000ef4:	437b      	muls	r3, r7
 8000ef6:	469c      	mov	ip, r3
 8000ef8:	0c28      	lsrs	r0, r5, #16
 8000efa:	4346      	muls	r6, r0
 8000efc:	0c13      	lsrs	r3, r2, #16
 8000efe:	44b4      	add	ip, r6
 8000f00:	4463      	add	r3, ip
 8000f02:	4378      	muls	r0, r7
 8000f04:	429e      	cmp	r6, r3
 8000f06:	d903      	bls.n	8000f10 <__aeabi_ddiv+0x3d0>
 8000f08:	2680      	movs	r6, #128	; 0x80
 8000f0a:	0276      	lsls	r6, r6, #9
 8000f0c:	46b4      	mov	ip, r6
 8000f0e:	4460      	add	r0, ip
 8000f10:	0c1e      	lsrs	r6, r3, #16
 8000f12:	0412      	lsls	r2, r2, #16
 8000f14:	041b      	lsls	r3, r3, #16
 8000f16:	0c12      	lsrs	r2, r2, #16
 8000f18:	1830      	adds	r0, r6, r0
 8000f1a:	189b      	adds	r3, r3, r2
 8000f1c:	4281      	cmp	r1, r0
 8000f1e:	d306      	bcc.n	8000f2e <__aeabi_ddiv+0x3ee>
 8000f20:	d002      	beq.n	8000f28 <__aeabi_ddiv+0x3e8>
 8000f22:	2301      	movs	r3, #1
 8000f24:	431d      	orrs	r5, r3
 8000f26:	e6ce      	b.n	8000cc6 <__aeabi_ddiv+0x186>
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d100      	bne.n	8000f2e <__aeabi_ddiv+0x3ee>
 8000f2c:	e6cb      	b.n	8000cc6 <__aeabi_ddiv+0x186>
 8000f2e:	1861      	adds	r1, r4, r1
 8000f30:	1e6e      	subs	r6, r5, #1
 8000f32:	42a1      	cmp	r1, r4
 8000f34:	d200      	bcs.n	8000f38 <__aeabi_ddiv+0x3f8>
 8000f36:	e0a4      	b.n	8001082 <__aeabi_ddiv+0x542>
 8000f38:	4281      	cmp	r1, r0
 8000f3a:	d200      	bcs.n	8000f3e <__aeabi_ddiv+0x3fe>
 8000f3c:	e0c9      	b.n	80010d2 <__aeabi_ddiv+0x592>
 8000f3e:	d100      	bne.n	8000f42 <__aeabi_ddiv+0x402>
 8000f40:	e0d9      	b.n	80010f6 <__aeabi_ddiv+0x5b6>
 8000f42:	0035      	movs	r5, r6
 8000f44:	e7ed      	b.n	8000f22 <__aeabi_ddiv+0x3e2>
 8000f46:	2501      	movs	r5, #1
 8000f48:	426d      	negs	r5, r5
 8000f4a:	2101      	movs	r1, #1
 8000f4c:	1a89      	subs	r1, r1, r2
 8000f4e:	2938      	cmp	r1, #56	; 0x38
 8000f50:	dd00      	ble.n	8000f54 <__aeabi_ddiv+0x414>
 8000f52:	e64c      	b.n	8000bee <__aeabi_ddiv+0xae>
 8000f54:	291f      	cmp	r1, #31
 8000f56:	dc00      	bgt.n	8000f5a <__aeabi_ddiv+0x41a>
 8000f58:	e07f      	b.n	800105a <__aeabi_ddiv+0x51a>
 8000f5a:	231f      	movs	r3, #31
 8000f5c:	425b      	negs	r3, r3
 8000f5e:	1a9a      	subs	r2, r3, r2
 8000f60:	4643      	mov	r3, r8
 8000f62:	40d3      	lsrs	r3, r2
 8000f64:	2920      	cmp	r1, #32
 8000f66:	d004      	beq.n	8000f72 <__aeabi_ddiv+0x432>
 8000f68:	4644      	mov	r4, r8
 8000f6a:	4a65      	ldr	r2, [pc, #404]	; (8001100 <__aeabi_ddiv+0x5c0>)
 8000f6c:	445a      	add	r2, fp
 8000f6e:	4094      	lsls	r4, r2
 8000f70:	4325      	orrs	r5, r4
 8000f72:	1e6a      	subs	r2, r5, #1
 8000f74:	4195      	sbcs	r5, r2
 8000f76:	2207      	movs	r2, #7
 8000f78:	432b      	orrs	r3, r5
 8000f7a:	0015      	movs	r5, r2
 8000f7c:	2400      	movs	r4, #0
 8000f7e:	401d      	ands	r5, r3
 8000f80:	421a      	tst	r2, r3
 8000f82:	d100      	bne.n	8000f86 <__aeabi_ddiv+0x446>
 8000f84:	e0a1      	b.n	80010ca <__aeabi_ddiv+0x58a>
 8000f86:	220f      	movs	r2, #15
 8000f88:	2400      	movs	r4, #0
 8000f8a:	401a      	ands	r2, r3
 8000f8c:	2a04      	cmp	r2, #4
 8000f8e:	d100      	bne.n	8000f92 <__aeabi_ddiv+0x452>
 8000f90:	e098      	b.n	80010c4 <__aeabi_ddiv+0x584>
 8000f92:	1d1a      	adds	r2, r3, #4
 8000f94:	429a      	cmp	r2, r3
 8000f96:	419b      	sbcs	r3, r3
 8000f98:	425b      	negs	r3, r3
 8000f9a:	18e4      	adds	r4, r4, r3
 8000f9c:	0013      	movs	r3, r2
 8000f9e:	0222      	lsls	r2, r4, #8
 8000fa0:	d400      	bmi.n	8000fa4 <__aeabi_ddiv+0x464>
 8000fa2:	e08f      	b.n	80010c4 <__aeabi_ddiv+0x584>
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	2400      	movs	r4, #0
 8000fa8:	2500      	movs	r5, #0
 8000faa:	e623      	b.n	8000bf4 <__aeabi_ddiv+0xb4>
 8000fac:	42b5      	cmp	r5, r6
 8000fae:	d300      	bcc.n	8000fb2 <__aeabi_ddiv+0x472>
 8000fb0:	e764      	b.n	8000e7c <__aeabi_ddiv+0x33c>
 8000fb2:	4643      	mov	r3, r8
 8000fb4:	1e5a      	subs	r2, r3, #1
 8000fb6:	9b00      	ldr	r3, [sp, #0]
 8000fb8:	469c      	mov	ip, r3
 8000fba:	4465      	add	r5, ip
 8000fbc:	001f      	movs	r7, r3
 8000fbe:	429d      	cmp	r5, r3
 8000fc0:	419b      	sbcs	r3, r3
 8000fc2:	425b      	negs	r3, r3
 8000fc4:	191b      	adds	r3, r3, r4
 8000fc6:	18c9      	adds	r1, r1, r3
 8000fc8:	428c      	cmp	r4, r1
 8000fca:	d23a      	bcs.n	8001042 <__aeabi_ddiv+0x502>
 8000fcc:	4288      	cmp	r0, r1
 8000fce:	d863      	bhi.n	8001098 <__aeabi_ddiv+0x558>
 8000fd0:	d060      	beq.n	8001094 <__aeabi_ddiv+0x554>
 8000fd2:	4690      	mov	r8, r2
 8000fd4:	e752      	b.n	8000e7c <__aeabi_ddiv+0x33c>
 8000fd6:	42aa      	cmp	r2, r5
 8000fd8:	d900      	bls.n	8000fdc <__aeabi_ddiv+0x49c>
 8000fda:	e6ea      	b.n	8000db2 <__aeabi_ddiv+0x272>
 8000fdc:	4643      	mov	r3, r8
 8000fde:	07de      	lsls	r6, r3, #31
 8000fe0:	0858      	lsrs	r0, r3, #1
 8000fe2:	086b      	lsrs	r3, r5, #1
 8000fe4:	431e      	orrs	r6, r3
 8000fe6:	07ed      	lsls	r5, r5, #31
 8000fe8:	e6ea      	b.n	8000dc0 <__aeabi_ddiv+0x280>
 8000fea:	4648      	mov	r0, r9
 8000fec:	f001 f838 	bl	8002060 <__clzsi2>
 8000ff0:	0001      	movs	r1, r0
 8000ff2:	0002      	movs	r2, r0
 8000ff4:	3115      	adds	r1, #21
 8000ff6:	3220      	adds	r2, #32
 8000ff8:	291c      	cmp	r1, #28
 8000ffa:	dc00      	bgt.n	8000ffe <__aeabi_ddiv+0x4be>
 8000ffc:	e61a      	b.n	8000c34 <__aeabi_ddiv+0xf4>
 8000ffe:	464b      	mov	r3, r9
 8001000:	3808      	subs	r0, #8
 8001002:	4083      	lsls	r3, r0
 8001004:	2500      	movs	r5, #0
 8001006:	4698      	mov	r8, r3
 8001008:	e620      	b.n	8000c4c <__aeabi_ddiv+0x10c>
 800100a:	f001 f829 	bl	8002060 <__clzsi2>
 800100e:	0003      	movs	r3, r0
 8001010:	001a      	movs	r2, r3
 8001012:	3215      	adds	r2, #21
 8001014:	3020      	adds	r0, #32
 8001016:	2a1c      	cmp	r2, #28
 8001018:	dc00      	bgt.n	800101c <__aeabi_ddiv+0x4dc>
 800101a:	e630      	b.n	8000c7e <__aeabi_ddiv+0x13e>
 800101c:	4654      	mov	r4, sl
 800101e:	3b08      	subs	r3, #8
 8001020:	2200      	movs	r2, #0
 8001022:	409c      	lsls	r4, r3
 8001024:	e635      	b.n	8000c92 <__aeabi_ddiv+0x152>
 8001026:	230f      	movs	r3, #15
 8001028:	402b      	ands	r3, r5
 800102a:	2b04      	cmp	r3, #4
 800102c:	d100      	bne.n	8001030 <__aeabi_ddiv+0x4f0>
 800102e:	e652      	b.n	8000cd6 <__aeabi_ddiv+0x196>
 8001030:	2305      	movs	r3, #5
 8001032:	425b      	negs	r3, r3
 8001034:	42ab      	cmp	r3, r5
 8001036:	419b      	sbcs	r3, r3
 8001038:	3504      	adds	r5, #4
 800103a:	425b      	negs	r3, r3
 800103c:	08ed      	lsrs	r5, r5, #3
 800103e:	4498      	add	r8, r3
 8001040:	e64a      	b.n	8000cd8 <__aeabi_ddiv+0x198>
 8001042:	428c      	cmp	r4, r1
 8001044:	d1c5      	bne.n	8000fd2 <__aeabi_ddiv+0x492>
 8001046:	42af      	cmp	r7, r5
 8001048:	d9c0      	bls.n	8000fcc <__aeabi_ddiv+0x48c>
 800104a:	4690      	mov	r8, r2
 800104c:	e716      	b.n	8000e7c <__aeabi_ddiv+0x33c>
 800104e:	428a      	cmp	r2, r1
 8001050:	d800      	bhi.n	8001054 <__aeabi_ddiv+0x514>
 8001052:	e6ea      	b.n	8000e2a <__aeabi_ddiv+0x2ea>
 8001054:	1e83      	subs	r3, r0, #2
 8001056:	1909      	adds	r1, r1, r4
 8001058:	e6e7      	b.n	8000e2a <__aeabi_ddiv+0x2ea>
 800105a:	4a2a      	ldr	r2, [pc, #168]	; (8001104 <__aeabi_ddiv+0x5c4>)
 800105c:	0028      	movs	r0, r5
 800105e:	445a      	add	r2, fp
 8001060:	4643      	mov	r3, r8
 8001062:	4095      	lsls	r5, r2
 8001064:	4093      	lsls	r3, r2
 8001066:	40c8      	lsrs	r0, r1
 8001068:	1e6a      	subs	r2, r5, #1
 800106a:	4195      	sbcs	r5, r2
 800106c:	4644      	mov	r4, r8
 800106e:	4303      	orrs	r3, r0
 8001070:	432b      	orrs	r3, r5
 8001072:	40cc      	lsrs	r4, r1
 8001074:	075a      	lsls	r2, r3, #29
 8001076:	d092      	beq.n	8000f9e <__aeabi_ddiv+0x45e>
 8001078:	220f      	movs	r2, #15
 800107a:	401a      	ands	r2, r3
 800107c:	2a04      	cmp	r2, #4
 800107e:	d188      	bne.n	8000f92 <__aeabi_ddiv+0x452>
 8001080:	e78d      	b.n	8000f9e <__aeabi_ddiv+0x45e>
 8001082:	0035      	movs	r5, r6
 8001084:	4281      	cmp	r1, r0
 8001086:	d000      	beq.n	800108a <__aeabi_ddiv+0x54a>
 8001088:	e74b      	b.n	8000f22 <__aeabi_ddiv+0x3e2>
 800108a:	9a00      	ldr	r2, [sp, #0]
 800108c:	4293      	cmp	r3, r2
 800108e:	d000      	beq.n	8001092 <__aeabi_ddiv+0x552>
 8001090:	e747      	b.n	8000f22 <__aeabi_ddiv+0x3e2>
 8001092:	e618      	b.n	8000cc6 <__aeabi_ddiv+0x186>
 8001094:	42ae      	cmp	r6, r5
 8001096:	d99c      	bls.n	8000fd2 <__aeabi_ddiv+0x492>
 8001098:	2302      	movs	r3, #2
 800109a:	425b      	negs	r3, r3
 800109c:	469c      	mov	ip, r3
 800109e:	9b00      	ldr	r3, [sp, #0]
 80010a0:	44e0      	add	r8, ip
 80010a2:	469c      	mov	ip, r3
 80010a4:	4465      	add	r5, ip
 80010a6:	429d      	cmp	r5, r3
 80010a8:	419b      	sbcs	r3, r3
 80010aa:	425b      	negs	r3, r3
 80010ac:	191b      	adds	r3, r3, r4
 80010ae:	18c9      	adds	r1, r1, r3
 80010b0:	e6e4      	b.n	8000e7c <__aeabi_ddiv+0x33c>
 80010b2:	4a15      	ldr	r2, [pc, #84]	; (8001108 <__aeabi_ddiv+0x5c8>)
 80010b4:	445a      	add	r2, fp
 80010b6:	2a00      	cmp	r2, #0
 80010b8:	dc00      	bgt.n	80010bc <__aeabi_ddiv+0x57c>
 80010ba:	e744      	b.n	8000f46 <__aeabi_ddiv+0x406>
 80010bc:	2301      	movs	r3, #1
 80010be:	2500      	movs	r5, #0
 80010c0:	4498      	add	r8, r3
 80010c2:	e609      	b.n	8000cd8 <__aeabi_ddiv+0x198>
 80010c4:	0765      	lsls	r5, r4, #29
 80010c6:	0264      	lsls	r4, r4, #9
 80010c8:	0b24      	lsrs	r4, r4, #12
 80010ca:	08db      	lsrs	r3, r3, #3
 80010cc:	431d      	orrs	r5, r3
 80010ce:	2300      	movs	r3, #0
 80010d0:	e590      	b.n	8000bf4 <__aeabi_ddiv+0xb4>
 80010d2:	9e00      	ldr	r6, [sp, #0]
 80010d4:	3d02      	subs	r5, #2
 80010d6:	0072      	lsls	r2, r6, #1
 80010d8:	42b2      	cmp	r2, r6
 80010da:	41bf      	sbcs	r7, r7
 80010dc:	427f      	negs	r7, r7
 80010de:	193c      	adds	r4, r7, r4
 80010e0:	1909      	adds	r1, r1, r4
 80010e2:	9200      	str	r2, [sp, #0]
 80010e4:	e7ce      	b.n	8001084 <__aeabi_ddiv+0x544>
 80010e6:	2480      	movs	r4, #128	; 0x80
 80010e8:	4643      	mov	r3, r8
 80010ea:	0324      	lsls	r4, r4, #12
 80010ec:	431c      	orrs	r4, r3
 80010ee:	0324      	lsls	r4, r4, #12
 80010f0:	4b06      	ldr	r3, [pc, #24]	; (800110c <__aeabi_ddiv+0x5cc>)
 80010f2:	0b24      	lsrs	r4, r4, #12
 80010f4:	e57e      	b.n	8000bf4 <__aeabi_ddiv+0xb4>
 80010f6:	9a00      	ldr	r2, [sp, #0]
 80010f8:	429a      	cmp	r2, r3
 80010fa:	d3ea      	bcc.n	80010d2 <__aeabi_ddiv+0x592>
 80010fc:	0035      	movs	r5, r6
 80010fe:	e7c4      	b.n	800108a <__aeabi_ddiv+0x54a>
 8001100:	0000043e 	.word	0x0000043e
 8001104:	0000041e 	.word	0x0000041e
 8001108:	000003ff 	.word	0x000003ff
 800110c:	000007ff 	.word	0x000007ff

08001110 <__eqdf2>:
 8001110:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001112:	464f      	mov	r7, r9
 8001114:	4646      	mov	r6, r8
 8001116:	46d6      	mov	lr, sl
 8001118:	4694      	mov	ip, r2
 800111a:	4691      	mov	r9, r2
 800111c:	031a      	lsls	r2, r3, #12
 800111e:	0b12      	lsrs	r2, r2, #12
 8001120:	4d18      	ldr	r5, [pc, #96]	; (8001184 <__eqdf2+0x74>)
 8001122:	b5c0      	push	{r6, r7, lr}
 8001124:	004c      	lsls	r4, r1, #1
 8001126:	030f      	lsls	r7, r1, #12
 8001128:	4692      	mov	sl, r2
 800112a:	005a      	lsls	r2, r3, #1
 800112c:	0006      	movs	r6, r0
 800112e:	4680      	mov	r8, r0
 8001130:	0b3f      	lsrs	r7, r7, #12
 8001132:	2001      	movs	r0, #1
 8001134:	0d64      	lsrs	r4, r4, #21
 8001136:	0fc9      	lsrs	r1, r1, #31
 8001138:	0d52      	lsrs	r2, r2, #21
 800113a:	0fdb      	lsrs	r3, r3, #31
 800113c:	42ac      	cmp	r4, r5
 800113e:	d00a      	beq.n	8001156 <__eqdf2+0x46>
 8001140:	42aa      	cmp	r2, r5
 8001142:	d003      	beq.n	800114c <__eqdf2+0x3c>
 8001144:	4294      	cmp	r4, r2
 8001146:	d101      	bne.n	800114c <__eqdf2+0x3c>
 8001148:	4557      	cmp	r7, sl
 800114a:	d00d      	beq.n	8001168 <__eqdf2+0x58>
 800114c:	bce0      	pop	{r5, r6, r7}
 800114e:	46ba      	mov	sl, r7
 8001150:	46b1      	mov	r9, r6
 8001152:	46a8      	mov	r8, r5
 8001154:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001156:	003d      	movs	r5, r7
 8001158:	4335      	orrs	r5, r6
 800115a:	d1f7      	bne.n	800114c <__eqdf2+0x3c>
 800115c:	42a2      	cmp	r2, r4
 800115e:	d1f5      	bne.n	800114c <__eqdf2+0x3c>
 8001160:	4652      	mov	r2, sl
 8001162:	4665      	mov	r5, ip
 8001164:	432a      	orrs	r2, r5
 8001166:	d1f1      	bne.n	800114c <__eqdf2+0x3c>
 8001168:	2001      	movs	r0, #1
 800116a:	45c8      	cmp	r8, r9
 800116c:	d1ee      	bne.n	800114c <__eqdf2+0x3c>
 800116e:	4299      	cmp	r1, r3
 8001170:	d006      	beq.n	8001180 <__eqdf2+0x70>
 8001172:	2c00      	cmp	r4, #0
 8001174:	d1ea      	bne.n	800114c <__eqdf2+0x3c>
 8001176:	433e      	orrs	r6, r7
 8001178:	0030      	movs	r0, r6
 800117a:	1e46      	subs	r6, r0, #1
 800117c:	41b0      	sbcs	r0, r6
 800117e:	e7e5      	b.n	800114c <__eqdf2+0x3c>
 8001180:	2000      	movs	r0, #0
 8001182:	e7e3      	b.n	800114c <__eqdf2+0x3c>
 8001184:	000007ff 	.word	0x000007ff

08001188 <__gedf2>:
 8001188:	b5f0      	push	{r4, r5, r6, r7, lr}
 800118a:	464e      	mov	r6, r9
 800118c:	4645      	mov	r5, r8
 800118e:	4657      	mov	r7, sl
 8001190:	46de      	mov	lr, fp
 8001192:	0004      	movs	r4, r0
 8001194:	0018      	movs	r0, r3
 8001196:	b5e0      	push	{r5, r6, r7, lr}
 8001198:	0016      	movs	r6, r2
 800119a:	031b      	lsls	r3, r3, #12
 800119c:	0b1b      	lsrs	r3, r3, #12
 800119e:	4d32      	ldr	r5, [pc, #200]	; (8001268 <__gedf2+0xe0>)
 80011a0:	030f      	lsls	r7, r1, #12
 80011a2:	004a      	lsls	r2, r1, #1
 80011a4:	4699      	mov	r9, r3
 80011a6:	0043      	lsls	r3, r0, #1
 80011a8:	46a4      	mov	ip, r4
 80011aa:	46b0      	mov	r8, r6
 80011ac:	0b3f      	lsrs	r7, r7, #12
 80011ae:	0d52      	lsrs	r2, r2, #21
 80011b0:	0fc9      	lsrs	r1, r1, #31
 80011b2:	0d5b      	lsrs	r3, r3, #21
 80011b4:	0fc0      	lsrs	r0, r0, #31
 80011b6:	42aa      	cmp	r2, r5
 80011b8:	d029      	beq.n	800120e <__gedf2+0x86>
 80011ba:	42ab      	cmp	r3, r5
 80011bc:	d018      	beq.n	80011f0 <__gedf2+0x68>
 80011be:	2a00      	cmp	r2, #0
 80011c0:	d12a      	bne.n	8001218 <__gedf2+0x90>
 80011c2:	433c      	orrs	r4, r7
 80011c4:	46a3      	mov	fp, r4
 80011c6:	4265      	negs	r5, r4
 80011c8:	4165      	adcs	r5, r4
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d102      	bne.n	80011d4 <__gedf2+0x4c>
 80011ce:	464c      	mov	r4, r9
 80011d0:	4326      	orrs	r6, r4
 80011d2:	d027      	beq.n	8001224 <__gedf2+0x9c>
 80011d4:	2d00      	cmp	r5, #0
 80011d6:	d115      	bne.n	8001204 <__gedf2+0x7c>
 80011d8:	4281      	cmp	r1, r0
 80011da:	d028      	beq.n	800122e <__gedf2+0xa6>
 80011dc:	2002      	movs	r0, #2
 80011de:	3901      	subs	r1, #1
 80011e0:	4008      	ands	r0, r1
 80011e2:	3801      	subs	r0, #1
 80011e4:	bcf0      	pop	{r4, r5, r6, r7}
 80011e6:	46bb      	mov	fp, r7
 80011e8:	46b2      	mov	sl, r6
 80011ea:	46a9      	mov	r9, r5
 80011ec:	46a0      	mov	r8, r4
 80011ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011f0:	464d      	mov	r5, r9
 80011f2:	432e      	orrs	r6, r5
 80011f4:	d12f      	bne.n	8001256 <__gedf2+0xce>
 80011f6:	2a00      	cmp	r2, #0
 80011f8:	d1ee      	bne.n	80011d8 <__gedf2+0x50>
 80011fa:	433c      	orrs	r4, r7
 80011fc:	4265      	negs	r5, r4
 80011fe:	4165      	adcs	r5, r4
 8001200:	2d00      	cmp	r5, #0
 8001202:	d0e9      	beq.n	80011d8 <__gedf2+0x50>
 8001204:	2800      	cmp	r0, #0
 8001206:	d1ed      	bne.n	80011e4 <__gedf2+0x5c>
 8001208:	2001      	movs	r0, #1
 800120a:	4240      	negs	r0, r0
 800120c:	e7ea      	b.n	80011e4 <__gedf2+0x5c>
 800120e:	003d      	movs	r5, r7
 8001210:	4325      	orrs	r5, r4
 8001212:	d120      	bne.n	8001256 <__gedf2+0xce>
 8001214:	4293      	cmp	r3, r2
 8001216:	d0eb      	beq.n	80011f0 <__gedf2+0x68>
 8001218:	2b00      	cmp	r3, #0
 800121a:	d1dd      	bne.n	80011d8 <__gedf2+0x50>
 800121c:	464c      	mov	r4, r9
 800121e:	4326      	orrs	r6, r4
 8001220:	d1da      	bne.n	80011d8 <__gedf2+0x50>
 8001222:	e7db      	b.n	80011dc <__gedf2+0x54>
 8001224:	465b      	mov	r3, fp
 8001226:	2000      	movs	r0, #0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d0db      	beq.n	80011e4 <__gedf2+0x5c>
 800122c:	e7d6      	b.n	80011dc <__gedf2+0x54>
 800122e:	429a      	cmp	r2, r3
 8001230:	dc0a      	bgt.n	8001248 <__gedf2+0xc0>
 8001232:	dbe7      	blt.n	8001204 <__gedf2+0x7c>
 8001234:	454f      	cmp	r7, r9
 8001236:	d8d1      	bhi.n	80011dc <__gedf2+0x54>
 8001238:	d010      	beq.n	800125c <__gedf2+0xd4>
 800123a:	2000      	movs	r0, #0
 800123c:	454f      	cmp	r7, r9
 800123e:	d2d1      	bcs.n	80011e4 <__gedf2+0x5c>
 8001240:	2900      	cmp	r1, #0
 8001242:	d0e1      	beq.n	8001208 <__gedf2+0x80>
 8001244:	0008      	movs	r0, r1
 8001246:	e7cd      	b.n	80011e4 <__gedf2+0x5c>
 8001248:	4243      	negs	r3, r0
 800124a:	4158      	adcs	r0, r3
 800124c:	2302      	movs	r3, #2
 800124e:	4240      	negs	r0, r0
 8001250:	4018      	ands	r0, r3
 8001252:	3801      	subs	r0, #1
 8001254:	e7c6      	b.n	80011e4 <__gedf2+0x5c>
 8001256:	2002      	movs	r0, #2
 8001258:	4240      	negs	r0, r0
 800125a:	e7c3      	b.n	80011e4 <__gedf2+0x5c>
 800125c:	45c4      	cmp	ip, r8
 800125e:	d8bd      	bhi.n	80011dc <__gedf2+0x54>
 8001260:	2000      	movs	r0, #0
 8001262:	45c4      	cmp	ip, r8
 8001264:	d2be      	bcs.n	80011e4 <__gedf2+0x5c>
 8001266:	e7eb      	b.n	8001240 <__gedf2+0xb8>
 8001268:	000007ff 	.word	0x000007ff

0800126c <__ledf2>:
 800126c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800126e:	464e      	mov	r6, r9
 8001270:	4645      	mov	r5, r8
 8001272:	4657      	mov	r7, sl
 8001274:	46de      	mov	lr, fp
 8001276:	0004      	movs	r4, r0
 8001278:	0018      	movs	r0, r3
 800127a:	b5e0      	push	{r5, r6, r7, lr}
 800127c:	0016      	movs	r6, r2
 800127e:	031b      	lsls	r3, r3, #12
 8001280:	0b1b      	lsrs	r3, r3, #12
 8001282:	4d31      	ldr	r5, [pc, #196]	; (8001348 <__ledf2+0xdc>)
 8001284:	030f      	lsls	r7, r1, #12
 8001286:	004a      	lsls	r2, r1, #1
 8001288:	4699      	mov	r9, r3
 800128a:	0043      	lsls	r3, r0, #1
 800128c:	46a4      	mov	ip, r4
 800128e:	46b0      	mov	r8, r6
 8001290:	0b3f      	lsrs	r7, r7, #12
 8001292:	0d52      	lsrs	r2, r2, #21
 8001294:	0fc9      	lsrs	r1, r1, #31
 8001296:	0d5b      	lsrs	r3, r3, #21
 8001298:	0fc0      	lsrs	r0, r0, #31
 800129a:	42aa      	cmp	r2, r5
 800129c:	d011      	beq.n	80012c2 <__ledf2+0x56>
 800129e:	42ab      	cmp	r3, r5
 80012a0:	d014      	beq.n	80012cc <__ledf2+0x60>
 80012a2:	2a00      	cmp	r2, #0
 80012a4:	d12f      	bne.n	8001306 <__ledf2+0x9a>
 80012a6:	433c      	orrs	r4, r7
 80012a8:	46a3      	mov	fp, r4
 80012aa:	4265      	negs	r5, r4
 80012ac:	4165      	adcs	r5, r4
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d114      	bne.n	80012dc <__ledf2+0x70>
 80012b2:	464c      	mov	r4, r9
 80012b4:	4326      	orrs	r6, r4
 80012b6:	d111      	bne.n	80012dc <__ledf2+0x70>
 80012b8:	465b      	mov	r3, fp
 80012ba:	2000      	movs	r0, #0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d017      	beq.n	80012f0 <__ledf2+0x84>
 80012c0:	e010      	b.n	80012e4 <__ledf2+0x78>
 80012c2:	003d      	movs	r5, r7
 80012c4:	4325      	orrs	r5, r4
 80012c6:	d112      	bne.n	80012ee <__ledf2+0x82>
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d11c      	bne.n	8001306 <__ledf2+0x9a>
 80012cc:	464d      	mov	r5, r9
 80012ce:	432e      	orrs	r6, r5
 80012d0:	d10d      	bne.n	80012ee <__ledf2+0x82>
 80012d2:	2a00      	cmp	r2, #0
 80012d4:	d104      	bne.n	80012e0 <__ledf2+0x74>
 80012d6:	433c      	orrs	r4, r7
 80012d8:	4265      	negs	r5, r4
 80012da:	4165      	adcs	r5, r4
 80012dc:	2d00      	cmp	r5, #0
 80012de:	d10d      	bne.n	80012fc <__ledf2+0x90>
 80012e0:	4281      	cmp	r1, r0
 80012e2:	d016      	beq.n	8001312 <__ledf2+0xa6>
 80012e4:	2002      	movs	r0, #2
 80012e6:	3901      	subs	r1, #1
 80012e8:	4008      	ands	r0, r1
 80012ea:	3801      	subs	r0, #1
 80012ec:	e000      	b.n	80012f0 <__ledf2+0x84>
 80012ee:	2002      	movs	r0, #2
 80012f0:	bcf0      	pop	{r4, r5, r6, r7}
 80012f2:	46bb      	mov	fp, r7
 80012f4:	46b2      	mov	sl, r6
 80012f6:	46a9      	mov	r9, r5
 80012f8:	46a0      	mov	r8, r4
 80012fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012fc:	2800      	cmp	r0, #0
 80012fe:	d1f7      	bne.n	80012f0 <__ledf2+0x84>
 8001300:	2001      	movs	r0, #1
 8001302:	4240      	negs	r0, r0
 8001304:	e7f4      	b.n	80012f0 <__ledf2+0x84>
 8001306:	2b00      	cmp	r3, #0
 8001308:	d1ea      	bne.n	80012e0 <__ledf2+0x74>
 800130a:	464c      	mov	r4, r9
 800130c:	4326      	orrs	r6, r4
 800130e:	d1e7      	bne.n	80012e0 <__ledf2+0x74>
 8001310:	e7e8      	b.n	80012e4 <__ledf2+0x78>
 8001312:	429a      	cmp	r2, r3
 8001314:	dd06      	ble.n	8001324 <__ledf2+0xb8>
 8001316:	4243      	negs	r3, r0
 8001318:	4158      	adcs	r0, r3
 800131a:	2302      	movs	r3, #2
 800131c:	4240      	negs	r0, r0
 800131e:	4018      	ands	r0, r3
 8001320:	3801      	subs	r0, #1
 8001322:	e7e5      	b.n	80012f0 <__ledf2+0x84>
 8001324:	429a      	cmp	r2, r3
 8001326:	dbe9      	blt.n	80012fc <__ledf2+0x90>
 8001328:	454f      	cmp	r7, r9
 800132a:	d8db      	bhi.n	80012e4 <__ledf2+0x78>
 800132c:	d006      	beq.n	800133c <__ledf2+0xd0>
 800132e:	2000      	movs	r0, #0
 8001330:	454f      	cmp	r7, r9
 8001332:	d2dd      	bcs.n	80012f0 <__ledf2+0x84>
 8001334:	2900      	cmp	r1, #0
 8001336:	d0e3      	beq.n	8001300 <__ledf2+0x94>
 8001338:	0008      	movs	r0, r1
 800133a:	e7d9      	b.n	80012f0 <__ledf2+0x84>
 800133c:	45c4      	cmp	ip, r8
 800133e:	d8d1      	bhi.n	80012e4 <__ledf2+0x78>
 8001340:	2000      	movs	r0, #0
 8001342:	45c4      	cmp	ip, r8
 8001344:	d2d4      	bcs.n	80012f0 <__ledf2+0x84>
 8001346:	e7f5      	b.n	8001334 <__ledf2+0xc8>
 8001348:	000007ff 	.word	0x000007ff

0800134c <__aeabi_dmul>:
 800134c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800134e:	4657      	mov	r7, sl
 8001350:	464e      	mov	r6, r9
 8001352:	4645      	mov	r5, r8
 8001354:	46de      	mov	lr, fp
 8001356:	b5e0      	push	{r5, r6, r7, lr}
 8001358:	4698      	mov	r8, r3
 800135a:	030c      	lsls	r4, r1, #12
 800135c:	004b      	lsls	r3, r1, #1
 800135e:	0006      	movs	r6, r0
 8001360:	4692      	mov	sl, r2
 8001362:	b087      	sub	sp, #28
 8001364:	0b24      	lsrs	r4, r4, #12
 8001366:	0d5b      	lsrs	r3, r3, #21
 8001368:	0fcf      	lsrs	r7, r1, #31
 800136a:	2b00      	cmp	r3, #0
 800136c:	d06c      	beq.n	8001448 <__aeabi_dmul+0xfc>
 800136e:	4add      	ldr	r2, [pc, #884]	; (80016e4 <__aeabi_dmul+0x398>)
 8001370:	4293      	cmp	r3, r2
 8001372:	d100      	bne.n	8001376 <__aeabi_dmul+0x2a>
 8001374:	e086      	b.n	8001484 <__aeabi_dmul+0x138>
 8001376:	0f42      	lsrs	r2, r0, #29
 8001378:	00e4      	lsls	r4, r4, #3
 800137a:	4314      	orrs	r4, r2
 800137c:	2280      	movs	r2, #128	; 0x80
 800137e:	0412      	lsls	r2, r2, #16
 8001380:	4314      	orrs	r4, r2
 8001382:	4ad9      	ldr	r2, [pc, #868]	; (80016e8 <__aeabi_dmul+0x39c>)
 8001384:	00c5      	lsls	r5, r0, #3
 8001386:	4694      	mov	ip, r2
 8001388:	4463      	add	r3, ip
 800138a:	9300      	str	r3, [sp, #0]
 800138c:	2300      	movs	r3, #0
 800138e:	4699      	mov	r9, r3
 8001390:	469b      	mov	fp, r3
 8001392:	4643      	mov	r3, r8
 8001394:	4642      	mov	r2, r8
 8001396:	031e      	lsls	r6, r3, #12
 8001398:	0fd2      	lsrs	r2, r2, #31
 800139a:	005b      	lsls	r3, r3, #1
 800139c:	4650      	mov	r0, sl
 800139e:	4690      	mov	r8, r2
 80013a0:	0b36      	lsrs	r6, r6, #12
 80013a2:	0d5b      	lsrs	r3, r3, #21
 80013a4:	d100      	bne.n	80013a8 <__aeabi_dmul+0x5c>
 80013a6:	e078      	b.n	800149a <__aeabi_dmul+0x14e>
 80013a8:	4ace      	ldr	r2, [pc, #824]	; (80016e4 <__aeabi_dmul+0x398>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d01d      	beq.n	80013ea <__aeabi_dmul+0x9e>
 80013ae:	49ce      	ldr	r1, [pc, #824]	; (80016e8 <__aeabi_dmul+0x39c>)
 80013b0:	0f42      	lsrs	r2, r0, #29
 80013b2:	468c      	mov	ip, r1
 80013b4:	9900      	ldr	r1, [sp, #0]
 80013b6:	4463      	add	r3, ip
 80013b8:	00f6      	lsls	r6, r6, #3
 80013ba:	468c      	mov	ip, r1
 80013bc:	4316      	orrs	r6, r2
 80013be:	2280      	movs	r2, #128	; 0x80
 80013c0:	449c      	add	ip, r3
 80013c2:	0412      	lsls	r2, r2, #16
 80013c4:	4663      	mov	r3, ip
 80013c6:	4316      	orrs	r6, r2
 80013c8:	00c2      	lsls	r2, r0, #3
 80013ca:	2000      	movs	r0, #0
 80013cc:	9300      	str	r3, [sp, #0]
 80013ce:	9900      	ldr	r1, [sp, #0]
 80013d0:	4643      	mov	r3, r8
 80013d2:	3101      	adds	r1, #1
 80013d4:	468c      	mov	ip, r1
 80013d6:	4649      	mov	r1, r9
 80013d8:	407b      	eors	r3, r7
 80013da:	9301      	str	r3, [sp, #4]
 80013dc:	290f      	cmp	r1, #15
 80013de:	d900      	bls.n	80013e2 <__aeabi_dmul+0x96>
 80013e0:	e07e      	b.n	80014e0 <__aeabi_dmul+0x194>
 80013e2:	4bc2      	ldr	r3, [pc, #776]	; (80016ec <__aeabi_dmul+0x3a0>)
 80013e4:	0089      	lsls	r1, r1, #2
 80013e6:	5859      	ldr	r1, [r3, r1]
 80013e8:	468f      	mov	pc, r1
 80013ea:	4652      	mov	r2, sl
 80013ec:	9b00      	ldr	r3, [sp, #0]
 80013ee:	4332      	orrs	r2, r6
 80013f0:	d000      	beq.n	80013f4 <__aeabi_dmul+0xa8>
 80013f2:	e156      	b.n	80016a2 <__aeabi_dmul+0x356>
 80013f4:	49bb      	ldr	r1, [pc, #748]	; (80016e4 <__aeabi_dmul+0x398>)
 80013f6:	2600      	movs	r6, #0
 80013f8:	468c      	mov	ip, r1
 80013fa:	4463      	add	r3, ip
 80013fc:	4649      	mov	r1, r9
 80013fe:	9300      	str	r3, [sp, #0]
 8001400:	2302      	movs	r3, #2
 8001402:	4319      	orrs	r1, r3
 8001404:	4689      	mov	r9, r1
 8001406:	2002      	movs	r0, #2
 8001408:	e7e1      	b.n	80013ce <__aeabi_dmul+0x82>
 800140a:	4643      	mov	r3, r8
 800140c:	9301      	str	r3, [sp, #4]
 800140e:	0034      	movs	r4, r6
 8001410:	0015      	movs	r5, r2
 8001412:	4683      	mov	fp, r0
 8001414:	465b      	mov	r3, fp
 8001416:	2b02      	cmp	r3, #2
 8001418:	d05e      	beq.n	80014d8 <__aeabi_dmul+0x18c>
 800141a:	2b03      	cmp	r3, #3
 800141c:	d100      	bne.n	8001420 <__aeabi_dmul+0xd4>
 800141e:	e1f3      	b.n	8001808 <__aeabi_dmul+0x4bc>
 8001420:	2b01      	cmp	r3, #1
 8001422:	d000      	beq.n	8001426 <__aeabi_dmul+0xda>
 8001424:	e118      	b.n	8001658 <__aeabi_dmul+0x30c>
 8001426:	2200      	movs	r2, #0
 8001428:	2400      	movs	r4, #0
 800142a:	2500      	movs	r5, #0
 800142c:	9b01      	ldr	r3, [sp, #4]
 800142e:	0512      	lsls	r2, r2, #20
 8001430:	4322      	orrs	r2, r4
 8001432:	07db      	lsls	r3, r3, #31
 8001434:	431a      	orrs	r2, r3
 8001436:	0028      	movs	r0, r5
 8001438:	0011      	movs	r1, r2
 800143a:	b007      	add	sp, #28
 800143c:	bcf0      	pop	{r4, r5, r6, r7}
 800143e:	46bb      	mov	fp, r7
 8001440:	46b2      	mov	sl, r6
 8001442:	46a9      	mov	r9, r5
 8001444:	46a0      	mov	r8, r4
 8001446:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001448:	0025      	movs	r5, r4
 800144a:	4305      	orrs	r5, r0
 800144c:	d100      	bne.n	8001450 <__aeabi_dmul+0x104>
 800144e:	e141      	b.n	80016d4 <__aeabi_dmul+0x388>
 8001450:	2c00      	cmp	r4, #0
 8001452:	d100      	bne.n	8001456 <__aeabi_dmul+0x10a>
 8001454:	e1ad      	b.n	80017b2 <__aeabi_dmul+0x466>
 8001456:	0020      	movs	r0, r4
 8001458:	f000 fe02 	bl	8002060 <__clzsi2>
 800145c:	0001      	movs	r1, r0
 800145e:	0002      	movs	r2, r0
 8001460:	390b      	subs	r1, #11
 8001462:	231d      	movs	r3, #29
 8001464:	0010      	movs	r0, r2
 8001466:	1a5b      	subs	r3, r3, r1
 8001468:	0031      	movs	r1, r6
 800146a:	0035      	movs	r5, r6
 800146c:	3808      	subs	r0, #8
 800146e:	4084      	lsls	r4, r0
 8001470:	40d9      	lsrs	r1, r3
 8001472:	4085      	lsls	r5, r0
 8001474:	430c      	orrs	r4, r1
 8001476:	489e      	ldr	r0, [pc, #632]	; (80016f0 <__aeabi_dmul+0x3a4>)
 8001478:	1a83      	subs	r3, r0, r2
 800147a:	9300      	str	r3, [sp, #0]
 800147c:	2300      	movs	r3, #0
 800147e:	4699      	mov	r9, r3
 8001480:	469b      	mov	fp, r3
 8001482:	e786      	b.n	8001392 <__aeabi_dmul+0x46>
 8001484:	0005      	movs	r5, r0
 8001486:	4325      	orrs	r5, r4
 8001488:	d000      	beq.n	800148c <__aeabi_dmul+0x140>
 800148a:	e11c      	b.n	80016c6 <__aeabi_dmul+0x37a>
 800148c:	2208      	movs	r2, #8
 800148e:	9300      	str	r3, [sp, #0]
 8001490:	2302      	movs	r3, #2
 8001492:	2400      	movs	r4, #0
 8001494:	4691      	mov	r9, r2
 8001496:	469b      	mov	fp, r3
 8001498:	e77b      	b.n	8001392 <__aeabi_dmul+0x46>
 800149a:	4652      	mov	r2, sl
 800149c:	4332      	orrs	r2, r6
 800149e:	d100      	bne.n	80014a2 <__aeabi_dmul+0x156>
 80014a0:	e10a      	b.n	80016b8 <__aeabi_dmul+0x36c>
 80014a2:	2e00      	cmp	r6, #0
 80014a4:	d100      	bne.n	80014a8 <__aeabi_dmul+0x15c>
 80014a6:	e176      	b.n	8001796 <__aeabi_dmul+0x44a>
 80014a8:	0030      	movs	r0, r6
 80014aa:	f000 fdd9 	bl	8002060 <__clzsi2>
 80014ae:	0002      	movs	r2, r0
 80014b0:	3a0b      	subs	r2, #11
 80014b2:	231d      	movs	r3, #29
 80014b4:	0001      	movs	r1, r0
 80014b6:	1a9b      	subs	r3, r3, r2
 80014b8:	4652      	mov	r2, sl
 80014ba:	3908      	subs	r1, #8
 80014bc:	40da      	lsrs	r2, r3
 80014be:	408e      	lsls	r6, r1
 80014c0:	4316      	orrs	r6, r2
 80014c2:	4652      	mov	r2, sl
 80014c4:	408a      	lsls	r2, r1
 80014c6:	9b00      	ldr	r3, [sp, #0]
 80014c8:	4989      	ldr	r1, [pc, #548]	; (80016f0 <__aeabi_dmul+0x3a4>)
 80014ca:	1a18      	subs	r0, r3, r0
 80014cc:	0003      	movs	r3, r0
 80014ce:	468c      	mov	ip, r1
 80014d0:	4463      	add	r3, ip
 80014d2:	2000      	movs	r0, #0
 80014d4:	9300      	str	r3, [sp, #0]
 80014d6:	e77a      	b.n	80013ce <__aeabi_dmul+0x82>
 80014d8:	2400      	movs	r4, #0
 80014da:	2500      	movs	r5, #0
 80014dc:	4a81      	ldr	r2, [pc, #516]	; (80016e4 <__aeabi_dmul+0x398>)
 80014de:	e7a5      	b.n	800142c <__aeabi_dmul+0xe0>
 80014e0:	0c2f      	lsrs	r7, r5, #16
 80014e2:	042d      	lsls	r5, r5, #16
 80014e4:	0c2d      	lsrs	r5, r5, #16
 80014e6:	002b      	movs	r3, r5
 80014e8:	0c11      	lsrs	r1, r2, #16
 80014ea:	0412      	lsls	r2, r2, #16
 80014ec:	0c12      	lsrs	r2, r2, #16
 80014ee:	4353      	muls	r3, r2
 80014f0:	4698      	mov	r8, r3
 80014f2:	0013      	movs	r3, r2
 80014f4:	0028      	movs	r0, r5
 80014f6:	437b      	muls	r3, r7
 80014f8:	4699      	mov	r9, r3
 80014fa:	4348      	muls	r0, r1
 80014fc:	4448      	add	r0, r9
 80014fe:	4683      	mov	fp, r0
 8001500:	4640      	mov	r0, r8
 8001502:	000b      	movs	r3, r1
 8001504:	0c00      	lsrs	r0, r0, #16
 8001506:	4682      	mov	sl, r0
 8001508:	4658      	mov	r0, fp
 800150a:	437b      	muls	r3, r7
 800150c:	4450      	add	r0, sl
 800150e:	9302      	str	r3, [sp, #8]
 8001510:	4581      	cmp	r9, r0
 8001512:	d906      	bls.n	8001522 <__aeabi_dmul+0x1d6>
 8001514:	469a      	mov	sl, r3
 8001516:	2380      	movs	r3, #128	; 0x80
 8001518:	025b      	lsls	r3, r3, #9
 800151a:	4699      	mov	r9, r3
 800151c:	44ca      	add	sl, r9
 800151e:	4653      	mov	r3, sl
 8001520:	9302      	str	r3, [sp, #8]
 8001522:	0c03      	lsrs	r3, r0, #16
 8001524:	469b      	mov	fp, r3
 8001526:	4643      	mov	r3, r8
 8001528:	041b      	lsls	r3, r3, #16
 800152a:	0400      	lsls	r0, r0, #16
 800152c:	0c1b      	lsrs	r3, r3, #16
 800152e:	4698      	mov	r8, r3
 8001530:	0003      	movs	r3, r0
 8001532:	4443      	add	r3, r8
 8001534:	9304      	str	r3, [sp, #16]
 8001536:	0c33      	lsrs	r3, r6, #16
 8001538:	4699      	mov	r9, r3
 800153a:	002b      	movs	r3, r5
 800153c:	0436      	lsls	r6, r6, #16
 800153e:	0c36      	lsrs	r6, r6, #16
 8001540:	4373      	muls	r3, r6
 8001542:	4698      	mov	r8, r3
 8001544:	0033      	movs	r3, r6
 8001546:	437b      	muls	r3, r7
 8001548:	469a      	mov	sl, r3
 800154a:	464b      	mov	r3, r9
 800154c:	435d      	muls	r5, r3
 800154e:	435f      	muls	r7, r3
 8001550:	4643      	mov	r3, r8
 8001552:	4455      	add	r5, sl
 8001554:	0c18      	lsrs	r0, r3, #16
 8001556:	1940      	adds	r0, r0, r5
 8001558:	4582      	cmp	sl, r0
 800155a:	d903      	bls.n	8001564 <__aeabi_dmul+0x218>
 800155c:	2380      	movs	r3, #128	; 0x80
 800155e:	025b      	lsls	r3, r3, #9
 8001560:	469a      	mov	sl, r3
 8001562:	4457      	add	r7, sl
 8001564:	0c05      	lsrs	r5, r0, #16
 8001566:	19eb      	adds	r3, r5, r7
 8001568:	9305      	str	r3, [sp, #20]
 800156a:	4643      	mov	r3, r8
 800156c:	041d      	lsls	r5, r3, #16
 800156e:	0c2d      	lsrs	r5, r5, #16
 8001570:	0400      	lsls	r0, r0, #16
 8001572:	1940      	adds	r0, r0, r5
 8001574:	0c25      	lsrs	r5, r4, #16
 8001576:	0424      	lsls	r4, r4, #16
 8001578:	0c24      	lsrs	r4, r4, #16
 800157a:	0027      	movs	r7, r4
 800157c:	4357      	muls	r7, r2
 800157e:	436a      	muls	r2, r5
 8001580:	4690      	mov	r8, r2
 8001582:	002a      	movs	r2, r5
 8001584:	0c3b      	lsrs	r3, r7, #16
 8001586:	469a      	mov	sl, r3
 8001588:	434a      	muls	r2, r1
 800158a:	4361      	muls	r1, r4
 800158c:	4441      	add	r1, r8
 800158e:	4451      	add	r1, sl
 8001590:	4483      	add	fp, r0
 8001592:	4588      	cmp	r8, r1
 8001594:	d903      	bls.n	800159e <__aeabi_dmul+0x252>
 8001596:	2380      	movs	r3, #128	; 0x80
 8001598:	025b      	lsls	r3, r3, #9
 800159a:	4698      	mov	r8, r3
 800159c:	4442      	add	r2, r8
 800159e:	043f      	lsls	r7, r7, #16
 80015a0:	0c0b      	lsrs	r3, r1, #16
 80015a2:	0c3f      	lsrs	r7, r7, #16
 80015a4:	0409      	lsls	r1, r1, #16
 80015a6:	19c9      	adds	r1, r1, r7
 80015a8:	0027      	movs	r7, r4
 80015aa:	4698      	mov	r8, r3
 80015ac:	464b      	mov	r3, r9
 80015ae:	4377      	muls	r7, r6
 80015b0:	435c      	muls	r4, r3
 80015b2:	436e      	muls	r6, r5
 80015b4:	435d      	muls	r5, r3
 80015b6:	0c3b      	lsrs	r3, r7, #16
 80015b8:	4699      	mov	r9, r3
 80015ba:	19a4      	adds	r4, r4, r6
 80015bc:	444c      	add	r4, r9
 80015be:	4442      	add	r2, r8
 80015c0:	9503      	str	r5, [sp, #12]
 80015c2:	42a6      	cmp	r6, r4
 80015c4:	d904      	bls.n	80015d0 <__aeabi_dmul+0x284>
 80015c6:	2380      	movs	r3, #128	; 0x80
 80015c8:	025b      	lsls	r3, r3, #9
 80015ca:	4698      	mov	r8, r3
 80015cc:	4445      	add	r5, r8
 80015ce:	9503      	str	r5, [sp, #12]
 80015d0:	9b02      	ldr	r3, [sp, #8]
 80015d2:	043f      	lsls	r7, r7, #16
 80015d4:	445b      	add	r3, fp
 80015d6:	001e      	movs	r6, r3
 80015d8:	4283      	cmp	r3, r0
 80015da:	4180      	sbcs	r0, r0
 80015dc:	0423      	lsls	r3, r4, #16
 80015de:	4698      	mov	r8, r3
 80015e0:	9b05      	ldr	r3, [sp, #20]
 80015e2:	0c3f      	lsrs	r7, r7, #16
 80015e4:	4447      	add	r7, r8
 80015e6:	4698      	mov	r8, r3
 80015e8:	1876      	adds	r6, r6, r1
 80015ea:	428e      	cmp	r6, r1
 80015ec:	4189      	sbcs	r1, r1
 80015ee:	4447      	add	r7, r8
 80015f0:	4240      	negs	r0, r0
 80015f2:	183d      	adds	r5, r7, r0
 80015f4:	46a8      	mov	r8, r5
 80015f6:	4693      	mov	fp, r2
 80015f8:	4249      	negs	r1, r1
 80015fa:	468a      	mov	sl, r1
 80015fc:	44c3      	add	fp, r8
 80015fe:	429f      	cmp	r7, r3
 8001600:	41bf      	sbcs	r7, r7
 8001602:	4580      	cmp	r8, r0
 8001604:	4180      	sbcs	r0, r0
 8001606:	9b03      	ldr	r3, [sp, #12]
 8001608:	44da      	add	sl, fp
 800160a:	4698      	mov	r8, r3
 800160c:	4653      	mov	r3, sl
 800160e:	4240      	negs	r0, r0
 8001610:	427f      	negs	r7, r7
 8001612:	4307      	orrs	r7, r0
 8001614:	0c24      	lsrs	r4, r4, #16
 8001616:	4593      	cmp	fp, r2
 8001618:	4192      	sbcs	r2, r2
 800161a:	458a      	cmp	sl, r1
 800161c:	4189      	sbcs	r1, r1
 800161e:	193f      	adds	r7, r7, r4
 8001620:	0ddc      	lsrs	r4, r3, #23
 8001622:	9b04      	ldr	r3, [sp, #16]
 8001624:	0275      	lsls	r5, r6, #9
 8001626:	431d      	orrs	r5, r3
 8001628:	1e68      	subs	r0, r5, #1
 800162a:	4185      	sbcs	r5, r0
 800162c:	4653      	mov	r3, sl
 800162e:	4252      	negs	r2, r2
 8001630:	4249      	negs	r1, r1
 8001632:	430a      	orrs	r2, r1
 8001634:	18bf      	adds	r7, r7, r2
 8001636:	4447      	add	r7, r8
 8001638:	0df6      	lsrs	r6, r6, #23
 800163a:	027f      	lsls	r7, r7, #9
 800163c:	4335      	orrs	r5, r6
 800163e:	025a      	lsls	r2, r3, #9
 8001640:	433c      	orrs	r4, r7
 8001642:	4315      	orrs	r5, r2
 8001644:	01fb      	lsls	r3, r7, #7
 8001646:	d400      	bmi.n	800164a <__aeabi_dmul+0x2fe>
 8001648:	e0c1      	b.n	80017ce <__aeabi_dmul+0x482>
 800164a:	2101      	movs	r1, #1
 800164c:	086a      	lsrs	r2, r5, #1
 800164e:	400d      	ands	r5, r1
 8001650:	4315      	orrs	r5, r2
 8001652:	07e2      	lsls	r2, r4, #31
 8001654:	4315      	orrs	r5, r2
 8001656:	0864      	lsrs	r4, r4, #1
 8001658:	4926      	ldr	r1, [pc, #152]	; (80016f4 <__aeabi_dmul+0x3a8>)
 800165a:	4461      	add	r1, ip
 800165c:	2900      	cmp	r1, #0
 800165e:	dd56      	ble.n	800170e <__aeabi_dmul+0x3c2>
 8001660:	076b      	lsls	r3, r5, #29
 8001662:	d009      	beq.n	8001678 <__aeabi_dmul+0x32c>
 8001664:	220f      	movs	r2, #15
 8001666:	402a      	ands	r2, r5
 8001668:	2a04      	cmp	r2, #4
 800166a:	d005      	beq.n	8001678 <__aeabi_dmul+0x32c>
 800166c:	1d2a      	adds	r2, r5, #4
 800166e:	42aa      	cmp	r2, r5
 8001670:	41ad      	sbcs	r5, r5
 8001672:	426d      	negs	r5, r5
 8001674:	1964      	adds	r4, r4, r5
 8001676:	0015      	movs	r5, r2
 8001678:	01e3      	lsls	r3, r4, #7
 800167a:	d504      	bpl.n	8001686 <__aeabi_dmul+0x33a>
 800167c:	2180      	movs	r1, #128	; 0x80
 800167e:	4a1e      	ldr	r2, [pc, #120]	; (80016f8 <__aeabi_dmul+0x3ac>)
 8001680:	00c9      	lsls	r1, r1, #3
 8001682:	4014      	ands	r4, r2
 8001684:	4461      	add	r1, ip
 8001686:	4a1d      	ldr	r2, [pc, #116]	; (80016fc <__aeabi_dmul+0x3b0>)
 8001688:	4291      	cmp	r1, r2
 800168a:	dd00      	ble.n	800168e <__aeabi_dmul+0x342>
 800168c:	e724      	b.n	80014d8 <__aeabi_dmul+0x18c>
 800168e:	0762      	lsls	r2, r4, #29
 8001690:	08ed      	lsrs	r5, r5, #3
 8001692:	0264      	lsls	r4, r4, #9
 8001694:	0549      	lsls	r1, r1, #21
 8001696:	4315      	orrs	r5, r2
 8001698:	0b24      	lsrs	r4, r4, #12
 800169a:	0d4a      	lsrs	r2, r1, #21
 800169c:	e6c6      	b.n	800142c <__aeabi_dmul+0xe0>
 800169e:	9701      	str	r7, [sp, #4]
 80016a0:	e6b8      	b.n	8001414 <__aeabi_dmul+0xc8>
 80016a2:	4a10      	ldr	r2, [pc, #64]	; (80016e4 <__aeabi_dmul+0x398>)
 80016a4:	2003      	movs	r0, #3
 80016a6:	4694      	mov	ip, r2
 80016a8:	4463      	add	r3, ip
 80016aa:	464a      	mov	r2, r9
 80016ac:	9300      	str	r3, [sp, #0]
 80016ae:	2303      	movs	r3, #3
 80016b0:	431a      	orrs	r2, r3
 80016b2:	4691      	mov	r9, r2
 80016b4:	4652      	mov	r2, sl
 80016b6:	e68a      	b.n	80013ce <__aeabi_dmul+0x82>
 80016b8:	4649      	mov	r1, r9
 80016ba:	2301      	movs	r3, #1
 80016bc:	4319      	orrs	r1, r3
 80016be:	4689      	mov	r9, r1
 80016c0:	2600      	movs	r6, #0
 80016c2:	2001      	movs	r0, #1
 80016c4:	e683      	b.n	80013ce <__aeabi_dmul+0x82>
 80016c6:	220c      	movs	r2, #12
 80016c8:	9300      	str	r3, [sp, #0]
 80016ca:	2303      	movs	r3, #3
 80016cc:	0005      	movs	r5, r0
 80016ce:	4691      	mov	r9, r2
 80016d0:	469b      	mov	fp, r3
 80016d2:	e65e      	b.n	8001392 <__aeabi_dmul+0x46>
 80016d4:	2304      	movs	r3, #4
 80016d6:	4699      	mov	r9, r3
 80016d8:	2300      	movs	r3, #0
 80016da:	9300      	str	r3, [sp, #0]
 80016dc:	3301      	adds	r3, #1
 80016de:	2400      	movs	r4, #0
 80016e0:	469b      	mov	fp, r3
 80016e2:	e656      	b.n	8001392 <__aeabi_dmul+0x46>
 80016e4:	000007ff 	.word	0x000007ff
 80016e8:	fffffc01 	.word	0xfffffc01
 80016ec:	0800e19c 	.word	0x0800e19c
 80016f0:	fffffc0d 	.word	0xfffffc0d
 80016f4:	000003ff 	.word	0x000003ff
 80016f8:	feffffff 	.word	0xfeffffff
 80016fc:	000007fe 	.word	0x000007fe
 8001700:	2300      	movs	r3, #0
 8001702:	2480      	movs	r4, #128	; 0x80
 8001704:	2500      	movs	r5, #0
 8001706:	4a44      	ldr	r2, [pc, #272]	; (8001818 <__aeabi_dmul+0x4cc>)
 8001708:	9301      	str	r3, [sp, #4]
 800170a:	0324      	lsls	r4, r4, #12
 800170c:	e68e      	b.n	800142c <__aeabi_dmul+0xe0>
 800170e:	2001      	movs	r0, #1
 8001710:	1a40      	subs	r0, r0, r1
 8001712:	2838      	cmp	r0, #56	; 0x38
 8001714:	dd00      	ble.n	8001718 <__aeabi_dmul+0x3cc>
 8001716:	e686      	b.n	8001426 <__aeabi_dmul+0xda>
 8001718:	281f      	cmp	r0, #31
 800171a:	dd5b      	ble.n	80017d4 <__aeabi_dmul+0x488>
 800171c:	221f      	movs	r2, #31
 800171e:	0023      	movs	r3, r4
 8001720:	4252      	negs	r2, r2
 8001722:	1a51      	subs	r1, r2, r1
 8001724:	40cb      	lsrs	r3, r1
 8001726:	0019      	movs	r1, r3
 8001728:	2820      	cmp	r0, #32
 800172a:	d003      	beq.n	8001734 <__aeabi_dmul+0x3e8>
 800172c:	4a3b      	ldr	r2, [pc, #236]	; (800181c <__aeabi_dmul+0x4d0>)
 800172e:	4462      	add	r2, ip
 8001730:	4094      	lsls	r4, r2
 8001732:	4325      	orrs	r5, r4
 8001734:	1e6a      	subs	r2, r5, #1
 8001736:	4195      	sbcs	r5, r2
 8001738:	002a      	movs	r2, r5
 800173a:	430a      	orrs	r2, r1
 800173c:	2107      	movs	r1, #7
 800173e:	000d      	movs	r5, r1
 8001740:	2400      	movs	r4, #0
 8001742:	4015      	ands	r5, r2
 8001744:	4211      	tst	r1, r2
 8001746:	d05b      	beq.n	8001800 <__aeabi_dmul+0x4b4>
 8001748:	210f      	movs	r1, #15
 800174a:	2400      	movs	r4, #0
 800174c:	4011      	ands	r1, r2
 800174e:	2904      	cmp	r1, #4
 8001750:	d053      	beq.n	80017fa <__aeabi_dmul+0x4ae>
 8001752:	1d11      	adds	r1, r2, #4
 8001754:	4291      	cmp	r1, r2
 8001756:	4192      	sbcs	r2, r2
 8001758:	4252      	negs	r2, r2
 800175a:	18a4      	adds	r4, r4, r2
 800175c:	000a      	movs	r2, r1
 800175e:	0223      	lsls	r3, r4, #8
 8001760:	d54b      	bpl.n	80017fa <__aeabi_dmul+0x4ae>
 8001762:	2201      	movs	r2, #1
 8001764:	2400      	movs	r4, #0
 8001766:	2500      	movs	r5, #0
 8001768:	e660      	b.n	800142c <__aeabi_dmul+0xe0>
 800176a:	2380      	movs	r3, #128	; 0x80
 800176c:	031b      	lsls	r3, r3, #12
 800176e:	421c      	tst	r4, r3
 8001770:	d009      	beq.n	8001786 <__aeabi_dmul+0x43a>
 8001772:	421e      	tst	r6, r3
 8001774:	d107      	bne.n	8001786 <__aeabi_dmul+0x43a>
 8001776:	4333      	orrs	r3, r6
 8001778:	031c      	lsls	r4, r3, #12
 800177a:	4643      	mov	r3, r8
 800177c:	0015      	movs	r5, r2
 800177e:	0b24      	lsrs	r4, r4, #12
 8001780:	4a25      	ldr	r2, [pc, #148]	; (8001818 <__aeabi_dmul+0x4cc>)
 8001782:	9301      	str	r3, [sp, #4]
 8001784:	e652      	b.n	800142c <__aeabi_dmul+0xe0>
 8001786:	2280      	movs	r2, #128	; 0x80
 8001788:	0312      	lsls	r2, r2, #12
 800178a:	4314      	orrs	r4, r2
 800178c:	0324      	lsls	r4, r4, #12
 800178e:	4a22      	ldr	r2, [pc, #136]	; (8001818 <__aeabi_dmul+0x4cc>)
 8001790:	0b24      	lsrs	r4, r4, #12
 8001792:	9701      	str	r7, [sp, #4]
 8001794:	e64a      	b.n	800142c <__aeabi_dmul+0xe0>
 8001796:	f000 fc63 	bl	8002060 <__clzsi2>
 800179a:	0003      	movs	r3, r0
 800179c:	001a      	movs	r2, r3
 800179e:	3215      	adds	r2, #21
 80017a0:	3020      	adds	r0, #32
 80017a2:	2a1c      	cmp	r2, #28
 80017a4:	dc00      	bgt.n	80017a8 <__aeabi_dmul+0x45c>
 80017a6:	e684      	b.n	80014b2 <__aeabi_dmul+0x166>
 80017a8:	4656      	mov	r6, sl
 80017aa:	3b08      	subs	r3, #8
 80017ac:	2200      	movs	r2, #0
 80017ae:	409e      	lsls	r6, r3
 80017b0:	e689      	b.n	80014c6 <__aeabi_dmul+0x17a>
 80017b2:	f000 fc55 	bl	8002060 <__clzsi2>
 80017b6:	0001      	movs	r1, r0
 80017b8:	0002      	movs	r2, r0
 80017ba:	3115      	adds	r1, #21
 80017bc:	3220      	adds	r2, #32
 80017be:	291c      	cmp	r1, #28
 80017c0:	dc00      	bgt.n	80017c4 <__aeabi_dmul+0x478>
 80017c2:	e64e      	b.n	8001462 <__aeabi_dmul+0x116>
 80017c4:	0034      	movs	r4, r6
 80017c6:	3808      	subs	r0, #8
 80017c8:	2500      	movs	r5, #0
 80017ca:	4084      	lsls	r4, r0
 80017cc:	e653      	b.n	8001476 <__aeabi_dmul+0x12a>
 80017ce:	9b00      	ldr	r3, [sp, #0]
 80017d0:	469c      	mov	ip, r3
 80017d2:	e741      	b.n	8001658 <__aeabi_dmul+0x30c>
 80017d4:	4912      	ldr	r1, [pc, #72]	; (8001820 <__aeabi_dmul+0x4d4>)
 80017d6:	0022      	movs	r2, r4
 80017d8:	4461      	add	r1, ip
 80017da:	002e      	movs	r6, r5
 80017dc:	408d      	lsls	r5, r1
 80017de:	408a      	lsls	r2, r1
 80017e0:	40c6      	lsrs	r6, r0
 80017e2:	1e69      	subs	r1, r5, #1
 80017e4:	418d      	sbcs	r5, r1
 80017e6:	4332      	orrs	r2, r6
 80017e8:	432a      	orrs	r2, r5
 80017ea:	40c4      	lsrs	r4, r0
 80017ec:	0753      	lsls	r3, r2, #29
 80017ee:	d0b6      	beq.n	800175e <__aeabi_dmul+0x412>
 80017f0:	210f      	movs	r1, #15
 80017f2:	4011      	ands	r1, r2
 80017f4:	2904      	cmp	r1, #4
 80017f6:	d1ac      	bne.n	8001752 <__aeabi_dmul+0x406>
 80017f8:	e7b1      	b.n	800175e <__aeabi_dmul+0x412>
 80017fa:	0765      	lsls	r5, r4, #29
 80017fc:	0264      	lsls	r4, r4, #9
 80017fe:	0b24      	lsrs	r4, r4, #12
 8001800:	08d2      	lsrs	r2, r2, #3
 8001802:	4315      	orrs	r5, r2
 8001804:	2200      	movs	r2, #0
 8001806:	e611      	b.n	800142c <__aeabi_dmul+0xe0>
 8001808:	2280      	movs	r2, #128	; 0x80
 800180a:	0312      	lsls	r2, r2, #12
 800180c:	4314      	orrs	r4, r2
 800180e:	0324      	lsls	r4, r4, #12
 8001810:	4a01      	ldr	r2, [pc, #4]	; (8001818 <__aeabi_dmul+0x4cc>)
 8001812:	0b24      	lsrs	r4, r4, #12
 8001814:	e60a      	b.n	800142c <__aeabi_dmul+0xe0>
 8001816:	46c0      	nop			; (mov r8, r8)
 8001818:	000007ff 	.word	0x000007ff
 800181c:	0000043e 	.word	0x0000043e
 8001820:	0000041e 	.word	0x0000041e

08001824 <__aeabi_dsub>:
 8001824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001826:	4657      	mov	r7, sl
 8001828:	464e      	mov	r6, r9
 800182a:	4645      	mov	r5, r8
 800182c:	46de      	mov	lr, fp
 800182e:	0004      	movs	r4, r0
 8001830:	b5e0      	push	{r5, r6, r7, lr}
 8001832:	001f      	movs	r7, r3
 8001834:	0010      	movs	r0, r2
 8001836:	030b      	lsls	r3, r1, #12
 8001838:	0f62      	lsrs	r2, r4, #29
 800183a:	004e      	lsls	r6, r1, #1
 800183c:	0fcd      	lsrs	r5, r1, #31
 800183e:	0a5b      	lsrs	r3, r3, #9
 8001840:	0339      	lsls	r1, r7, #12
 8001842:	4313      	orrs	r3, r2
 8001844:	0a49      	lsrs	r1, r1, #9
 8001846:	00e2      	lsls	r2, r4, #3
 8001848:	0f44      	lsrs	r4, r0, #29
 800184a:	4321      	orrs	r1, r4
 800184c:	4cc2      	ldr	r4, [pc, #776]	; (8001b58 <__aeabi_dsub+0x334>)
 800184e:	4691      	mov	r9, r2
 8001850:	4692      	mov	sl, r2
 8001852:	00c0      	lsls	r0, r0, #3
 8001854:	007a      	lsls	r2, r7, #1
 8001856:	4680      	mov	r8, r0
 8001858:	0d76      	lsrs	r6, r6, #21
 800185a:	0d52      	lsrs	r2, r2, #21
 800185c:	0fff      	lsrs	r7, r7, #31
 800185e:	42a2      	cmp	r2, r4
 8001860:	d100      	bne.n	8001864 <__aeabi_dsub+0x40>
 8001862:	e0b4      	b.n	80019ce <__aeabi_dsub+0x1aa>
 8001864:	2401      	movs	r4, #1
 8001866:	4067      	eors	r7, r4
 8001868:	46bb      	mov	fp, r7
 800186a:	42bd      	cmp	r5, r7
 800186c:	d100      	bne.n	8001870 <__aeabi_dsub+0x4c>
 800186e:	e088      	b.n	8001982 <__aeabi_dsub+0x15e>
 8001870:	1ab4      	subs	r4, r6, r2
 8001872:	46a4      	mov	ip, r4
 8001874:	2c00      	cmp	r4, #0
 8001876:	dc00      	bgt.n	800187a <__aeabi_dsub+0x56>
 8001878:	e0b2      	b.n	80019e0 <__aeabi_dsub+0x1bc>
 800187a:	2a00      	cmp	r2, #0
 800187c:	d100      	bne.n	8001880 <__aeabi_dsub+0x5c>
 800187e:	e0c5      	b.n	8001a0c <__aeabi_dsub+0x1e8>
 8001880:	4ab5      	ldr	r2, [pc, #724]	; (8001b58 <__aeabi_dsub+0x334>)
 8001882:	4296      	cmp	r6, r2
 8001884:	d100      	bne.n	8001888 <__aeabi_dsub+0x64>
 8001886:	e28b      	b.n	8001da0 <__aeabi_dsub+0x57c>
 8001888:	2280      	movs	r2, #128	; 0x80
 800188a:	0412      	lsls	r2, r2, #16
 800188c:	4311      	orrs	r1, r2
 800188e:	4662      	mov	r2, ip
 8001890:	2a38      	cmp	r2, #56	; 0x38
 8001892:	dd00      	ble.n	8001896 <__aeabi_dsub+0x72>
 8001894:	e1a1      	b.n	8001bda <__aeabi_dsub+0x3b6>
 8001896:	2a1f      	cmp	r2, #31
 8001898:	dd00      	ble.n	800189c <__aeabi_dsub+0x78>
 800189a:	e216      	b.n	8001cca <__aeabi_dsub+0x4a6>
 800189c:	2720      	movs	r7, #32
 800189e:	000c      	movs	r4, r1
 80018a0:	1abf      	subs	r7, r7, r2
 80018a2:	40bc      	lsls	r4, r7
 80018a4:	0002      	movs	r2, r0
 80018a6:	46a0      	mov	r8, r4
 80018a8:	4664      	mov	r4, ip
 80018aa:	40b8      	lsls	r0, r7
 80018ac:	40e2      	lsrs	r2, r4
 80018ae:	4644      	mov	r4, r8
 80018b0:	4314      	orrs	r4, r2
 80018b2:	0002      	movs	r2, r0
 80018b4:	1e50      	subs	r0, r2, #1
 80018b6:	4182      	sbcs	r2, r0
 80018b8:	4660      	mov	r0, ip
 80018ba:	40c1      	lsrs	r1, r0
 80018bc:	4322      	orrs	r2, r4
 80018be:	1a5b      	subs	r3, r3, r1
 80018c0:	4649      	mov	r1, r9
 80018c2:	1a8c      	subs	r4, r1, r2
 80018c4:	45a1      	cmp	r9, r4
 80018c6:	4192      	sbcs	r2, r2
 80018c8:	4252      	negs	r2, r2
 80018ca:	1a9b      	subs	r3, r3, r2
 80018cc:	4698      	mov	r8, r3
 80018ce:	4643      	mov	r3, r8
 80018d0:	021b      	lsls	r3, r3, #8
 80018d2:	d400      	bmi.n	80018d6 <__aeabi_dsub+0xb2>
 80018d4:	e117      	b.n	8001b06 <__aeabi_dsub+0x2e2>
 80018d6:	4643      	mov	r3, r8
 80018d8:	025b      	lsls	r3, r3, #9
 80018da:	0a5b      	lsrs	r3, r3, #9
 80018dc:	4698      	mov	r8, r3
 80018de:	4643      	mov	r3, r8
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d100      	bne.n	80018e6 <__aeabi_dsub+0xc2>
 80018e4:	e16c      	b.n	8001bc0 <__aeabi_dsub+0x39c>
 80018e6:	4640      	mov	r0, r8
 80018e8:	f000 fbba 	bl	8002060 <__clzsi2>
 80018ec:	0002      	movs	r2, r0
 80018ee:	3a08      	subs	r2, #8
 80018f0:	2120      	movs	r1, #32
 80018f2:	0020      	movs	r0, r4
 80018f4:	4643      	mov	r3, r8
 80018f6:	1a89      	subs	r1, r1, r2
 80018f8:	4093      	lsls	r3, r2
 80018fa:	40c8      	lsrs	r0, r1
 80018fc:	4094      	lsls	r4, r2
 80018fe:	4303      	orrs	r3, r0
 8001900:	4296      	cmp	r6, r2
 8001902:	dd00      	ble.n	8001906 <__aeabi_dsub+0xe2>
 8001904:	e157      	b.n	8001bb6 <__aeabi_dsub+0x392>
 8001906:	1b96      	subs	r6, r2, r6
 8001908:	1c71      	adds	r1, r6, #1
 800190a:	291f      	cmp	r1, #31
 800190c:	dd00      	ble.n	8001910 <__aeabi_dsub+0xec>
 800190e:	e1cb      	b.n	8001ca8 <__aeabi_dsub+0x484>
 8001910:	2220      	movs	r2, #32
 8001912:	0018      	movs	r0, r3
 8001914:	0026      	movs	r6, r4
 8001916:	1a52      	subs	r2, r2, r1
 8001918:	4094      	lsls	r4, r2
 800191a:	4090      	lsls	r0, r2
 800191c:	40ce      	lsrs	r6, r1
 800191e:	40cb      	lsrs	r3, r1
 8001920:	1e62      	subs	r2, r4, #1
 8001922:	4194      	sbcs	r4, r2
 8001924:	4330      	orrs	r0, r6
 8001926:	4698      	mov	r8, r3
 8001928:	2600      	movs	r6, #0
 800192a:	4304      	orrs	r4, r0
 800192c:	0763      	lsls	r3, r4, #29
 800192e:	d009      	beq.n	8001944 <__aeabi_dsub+0x120>
 8001930:	230f      	movs	r3, #15
 8001932:	4023      	ands	r3, r4
 8001934:	2b04      	cmp	r3, #4
 8001936:	d005      	beq.n	8001944 <__aeabi_dsub+0x120>
 8001938:	1d23      	adds	r3, r4, #4
 800193a:	42a3      	cmp	r3, r4
 800193c:	41a4      	sbcs	r4, r4
 800193e:	4264      	negs	r4, r4
 8001940:	44a0      	add	r8, r4
 8001942:	001c      	movs	r4, r3
 8001944:	4643      	mov	r3, r8
 8001946:	021b      	lsls	r3, r3, #8
 8001948:	d400      	bmi.n	800194c <__aeabi_dsub+0x128>
 800194a:	e0df      	b.n	8001b0c <__aeabi_dsub+0x2e8>
 800194c:	4b82      	ldr	r3, [pc, #520]	; (8001b58 <__aeabi_dsub+0x334>)
 800194e:	3601      	adds	r6, #1
 8001950:	429e      	cmp	r6, r3
 8001952:	d100      	bne.n	8001956 <__aeabi_dsub+0x132>
 8001954:	e0fb      	b.n	8001b4e <__aeabi_dsub+0x32a>
 8001956:	4642      	mov	r2, r8
 8001958:	4b80      	ldr	r3, [pc, #512]	; (8001b5c <__aeabi_dsub+0x338>)
 800195a:	08e4      	lsrs	r4, r4, #3
 800195c:	401a      	ands	r2, r3
 800195e:	0013      	movs	r3, r2
 8001960:	0571      	lsls	r1, r6, #21
 8001962:	0752      	lsls	r2, r2, #29
 8001964:	025b      	lsls	r3, r3, #9
 8001966:	4322      	orrs	r2, r4
 8001968:	0b1b      	lsrs	r3, r3, #12
 800196a:	0d49      	lsrs	r1, r1, #21
 800196c:	0509      	lsls	r1, r1, #20
 800196e:	07ed      	lsls	r5, r5, #31
 8001970:	4319      	orrs	r1, r3
 8001972:	4329      	orrs	r1, r5
 8001974:	0010      	movs	r0, r2
 8001976:	bcf0      	pop	{r4, r5, r6, r7}
 8001978:	46bb      	mov	fp, r7
 800197a:	46b2      	mov	sl, r6
 800197c:	46a9      	mov	r9, r5
 800197e:	46a0      	mov	r8, r4
 8001980:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001982:	1ab4      	subs	r4, r6, r2
 8001984:	46a4      	mov	ip, r4
 8001986:	2c00      	cmp	r4, #0
 8001988:	dd58      	ble.n	8001a3c <__aeabi_dsub+0x218>
 800198a:	2a00      	cmp	r2, #0
 800198c:	d100      	bne.n	8001990 <__aeabi_dsub+0x16c>
 800198e:	e09e      	b.n	8001ace <__aeabi_dsub+0x2aa>
 8001990:	4a71      	ldr	r2, [pc, #452]	; (8001b58 <__aeabi_dsub+0x334>)
 8001992:	4296      	cmp	r6, r2
 8001994:	d100      	bne.n	8001998 <__aeabi_dsub+0x174>
 8001996:	e13b      	b.n	8001c10 <__aeabi_dsub+0x3ec>
 8001998:	2280      	movs	r2, #128	; 0x80
 800199a:	0412      	lsls	r2, r2, #16
 800199c:	4311      	orrs	r1, r2
 800199e:	4662      	mov	r2, ip
 80019a0:	2a38      	cmp	r2, #56	; 0x38
 80019a2:	dd00      	ble.n	80019a6 <__aeabi_dsub+0x182>
 80019a4:	e0c1      	b.n	8001b2a <__aeabi_dsub+0x306>
 80019a6:	2a1f      	cmp	r2, #31
 80019a8:	dc00      	bgt.n	80019ac <__aeabi_dsub+0x188>
 80019aa:	e1bb      	b.n	8001d24 <__aeabi_dsub+0x500>
 80019ac:	000c      	movs	r4, r1
 80019ae:	3a20      	subs	r2, #32
 80019b0:	40d4      	lsrs	r4, r2
 80019b2:	0022      	movs	r2, r4
 80019b4:	4664      	mov	r4, ip
 80019b6:	2c20      	cmp	r4, #32
 80019b8:	d004      	beq.n	80019c4 <__aeabi_dsub+0x1a0>
 80019ba:	2740      	movs	r7, #64	; 0x40
 80019bc:	1b3f      	subs	r7, r7, r4
 80019be:	40b9      	lsls	r1, r7
 80019c0:	4308      	orrs	r0, r1
 80019c2:	4680      	mov	r8, r0
 80019c4:	4644      	mov	r4, r8
 80019c6:	1e61      	subs	r1, r4, #1
 80019c8:	418c      	sbcs	r4, r1
 80019ca:	4314      	orrs	r4, r2
 80019cc:	e0b1      	b.n	8001b32 <__aeabi_dsub+0x30e>
 80019ce:	000c      	movs	r4, r1
 80019d0:	4304      	orrs	r4, r0
 80019d2:	d02a      	beq.n	8001a2a <__aeabi_dsub+0x206>
 80019d4:	46bb      	mov	fp, r7
 80019d6:	42bd      	cmp	r5, r7
 80019d8:	d02d      	beq.n	8001a36 <__aeabi_dsub+0x212>
 80019da:	4c61      	ldr	r4, [pc, #388]	; (8001b60 <__aeabi_dsub+0x33c>)
 80019dc:	46a4      	mov	ip, r4
 80019de:	44b4      	add	ip, r6
 80019e0:	4664      	mov	r4, ip
 80019e2:	2c00      	cmp	r4, #0
 80019e4:	d05c      	beq.n	8001aa0 <__aeabi_dsub+0x27c>
 80019e6:	1b94      	subs	r4, r2, r6
 80019e8:	46a4      	mov	ip, r4
 80019ea:	2e00      	cmp	r6, #0
 80019ec:	d000      	beq.n	80019f0 <__aeabi_dsub+0x1cc>
 80019ee:	e115      	b.n	8001c1c <__aeabi_dsub+0x3f8>
 80019f0:	464d      	mov	r5, r9
 80019f2:	431d      	orrs	r5, r3
 80019f4:	d100      	bne.n	80019f8 <__aeabi_dsub+0x1d4>
 80019f6:	e1c3      	b.n	8001d80 <__aeabi_dsub+0x55c>
 80019f8:	1e65      	subs	r5, r4, #1
 80019fa:	2c01      	cmp	r4, #1
 80019fc:	d100      	bne.n	8001a00 <__aeabi_dsub+0x1dc>
 80019fe:	e20c      	b.n	8001e1a <__aeabi_dsub+0x5f6>
 8001a00:	4e55      	ldr	r6, [pc, #340]	; (8001b58 <__aeabi_dsub+0x334>)
 8001a02:	42b4      	cmp	r4, r6
 8001a04:	d100      	bne.n	8001a08 <__aeabi_dsub+0x1e4>
 8001a06:	e1f8      	b.n	8001dfa <__aeabi_dsub+0x5d6>
 8001a08:	46ac      	mov	ip, r5
 8001a0a:	e10e      	b.n	8001c2a <__aeabi_dsub+0x406>
 8001a0c:	000a      	movs	r2, r1
 8001a0e:	4302      	orrs	r2, r0
 8001a10:	d100      	bne.n	8001a14 <__aeabi_dsub+0x1f0>
 8001a12:	e136      	b.n	8001c82 <__aeabi_dsub+0x45e>
 8001a14:	0022      	movs	r2, r4
 8001a16:	3a01      	subs	r2, #1
 8001a18:	2c01      	cmp	r4, #1
 8001a1a:	d100      	bne.n	8001a1e <__aeabi_dsub+0x1fa>
 8001a1c:	e1c6      	b.n	8001dac <__aeabi_dsub+0x588>
 8001a1e:	4c4e      	ldr	r4, [pc, #312]	; (8001b58 <__aeabi_dsub+0x334>)
 8001a20:	45a4      	cmp	ip, r4
 8001a22:	d100      	bne.n	8001a26 <__aeabi_dsub+0x202>
 8001a24:	e0f4      	b.n	8001c10 <__aeabi_dsub+0x3ec>
 8001a26:	4694      	mov	ip, r2
 8001a28:	e731      	b.n	800188e <__aeabi_dsub+0x6a>
 8001a2a:	2401      	movs	r4, #1
 8001a2c:	4067      	eors	r7, r4
 8001a2e:	46bb      	mov	fp, r7
 8001a30:	42bd      	cmp	r5, r7
 8001a32:	d000      	beq.n	8001a36 <__aeabi_dsub+0x212>
 8001a34:	e71c      	b.n	8001870 <__aeabi_dsub+0x4c>
 8001a36:	4c4a      	ldr	r4, [pc, #296]	; (8001b60 <__aeabi_dsub+0x33c>)
 8001a38:	46a4      	mov	ip, r4
 8001a3a:	44b4      	add	ip, r6
 8001a3c:	4664      	mov	r4, ip
 8001a3e:	2c00      	cmp	r4, #0
 8001a40:	d100      	bne.n	8001a44 <__aeabi_dsub+0x220>
 8001a42:	e0cf      	b.n	8001be4 <__aeabi_dsub+0x3c0>
 8001a44:	1b94      	subs	r4, r2, r6
 8001a46:	46a4      	mov	ip, r4
 8001a48:	2e00      	cmp	r6, #0
 8001a4a:	d100      	bne.n	8001a4e <__aeabi_dsub+0x22a>
 8001a4c:	e15c      	b.n	8001d08 <__aeabi_dsub+0x4e4>
 8001a4e:	4e42      	ldr	r6, [pc, #264]	; (8001b58 <__aeabi_dsub+0x334>)
 8001a50:	42b2      	cmp	r2, r6
 8001a52:	d100      	bne.n	8001a56 <__aeabi_dsub+0x232>
 8001a54:	e1ec      	b.n	8001e30 <__aeabi_dsub+0x60c>
 8001a56:	2680      	movs	r6, #128	; 0x80
 8001a58:	0436      	lsls	r6, r6, #16
 8001a5a:	4333      	orrs	r3, r6
 8001a5c:	4664      	mov	r4, ip
 8001a5e:	2c38      	cmp	r4, #56	; 0x38
 8001a60:	dd00      	ble.n	8001a64 <__aeabi_dsub+0x240>
 8001a62:	e1b3      	b.n	8001dcc <__aeabi_dsub+0x5a8>
 8001a64:	2c1f      	cmp	r4, #31
 8001a66:	dd00      	ble.n	8001a6a <__aeabi_dsub+0x246>
 8001a68:	e238      	b.n	8001edc <__aeabi_dsub+0x6b8>
 8001a6a:	2620      	movs	r6, #32
 8001a6c:	1b36      	subs	r6, r6, r4
 8001a6e:	001c      	movs	r4, r3
 8001a70:	40b4      	lsls	r4, r6
 8001a72:	464f      	mov	r7, r9
 8001a74:	46a0      	mov	r8, r4
 8001a76:	4664      	mov	r4, ip
 8001a78:	40e7      	lsrs	r7, r4
 8001a7a:	4644      	mov	r4, r8
 8001a7c:	433c      	orrs	r4, r7
 8001a7e:	464f      	mov	r7, r9
 8001a80:	40b7      	lsls	r7, r6
 8001a82:	003e      	movs	r6, r7
 8001a84:	1e77      	subs	r7, r6, #1
 8001a86:	41be      	sbcs	r6, r7
 8001a88:	4334      	orrs	r4, r6
 8001a8a:	4666      	mov	r6, ip
 8001a8c:	40f3      	lsrs	r3, r6
 8001a8e:	18c9      	adds	r1, r1, r3
 8001a90:	1824      	adds	r4, r4, r0
 8001a92:	4284      	cmp	r4, r0
 8001a94:	419b      	sbcs	r3, r3
 8001a96:	425b      	negs	r3, r3
 8001a98:	4698      	mov	r8, r3
 8001a9a:	0016      	movs	r6, r2
 8001a9c:	4488      	add	r8, r1
 8001a9e:	e04e      	b.n	8001b3e <__aeabi_dsub+0x31a>
 8001aa0:	4a30      	ldr	r2, [pc, #192]	; (8001b64 <__aeabi_dsub+0x340>)
 8001aa2:	1c74      	adds	r4, r6, #1
 8001aa4:	4214      	tst	r4, r2
 8001aa6:	d000      	beq.n	8001aaa <__aeabi_dsub+0x286>
 8001aa8:	e0d6      	b.n	8001c58 <__aeabi_dsub+0x434>
 8001aaa:	464a      	mov	r2, r9
 8001aac:	431a      	orrs	r2, r3
 8001aae:	2e00      	cmp	r6, #0
 8001ab0:	d000      	beq.n	8001ab4 <__aeabi_dsub+0x290>
 8001ab2:	e15b      	b.n	8001d6c <__aeabi_dsub+0x548>
 8001ab4:	2a00      	cmp	r2, #0
 8001ab6:	d100      	bne.n	8001aba <__aeabi_dsub+0x296>
 8001ab8:	e1a5      	b.n	8001e06 <__aeabi_dsub+0x5e2>
 8001aba:	000a      	movs	r2, r1
 8001abc:	4302      	orrs	r2, r0
 8001abe:	d000      	beq.n	8001ac2 <__aeabi_dsub+0x29e>
 8001ac0:	e1bb      	b.n	8001e3a <__aeabi_dsub+0x616>
 8001ac2:	464a      	mov	r2, r9
 8001ac4:	0759      	lsls	r1, r3, #29
 8001ac6:	08d2      	lsrs	r2, r2, #3
 8001ac8:	430a      	orrs	r2, r1
 8001aca:	08db      	lsrs	r3, r3, #3
 8001acc:	e027      	b.n	8001b1e <__aeabi_dsub+0x2fa>
 8001ace:	000a      	movs	r2, r1
 8001ad0:	4302      	orrs	r2, r0
 8001ad2:	d100      	bne.n	8001ad6 <__aeabi_dsub+0x2b2>
 8001ad4:	e174      	b.n	8001dc0 <__aeabi_dsub+0x59c>
 8001ad6:	0022      	movs	r2, r4
 8001ad8:	3a01      	subs	r2, #1
 8001ada:	2c01      	cmp	r4, #1
 8001adc:	d005      	beq.n	8001aea <__aeabi_dsub+0x2c6>
 8001ade:	4c1e      	ldr	r4, [pc, #120]	; (8001b58 <__aeabi_dsub+0x334>)
 8001ae0:	45a4      	cmp	ip, r4
 8001ae2:	d100      	bne.n	8001ae6 <__aeabi_dsub+0x2c2>
 8001ae4:	e094      	b.n	8001c10 <__aeabi_dsub+0x3ec>
 8001ae6:	4694      	mov	ip, r2
 8001ae8:	e759      	b.n	800199e <__aeabi_dsub+0x17a>
 8001aea:	4448      	add	r0, r9
 8001aec:	4548      	cmp	r0, r9
 8001aee:	4192      	sbcs	r2, r2
 8001af0:	185b      	adds	r3, r3, r1
 8001af2:	4698      	mov	r8, r3
 8001af4:	0004      	movs	r4, r0
 8001af6:	4252      	negs	r2, r2
 8001af8:	4490      	add	r8, r2
 8001afa:	4643      	mov	r3, r8
 8001afc:	2602      	movs	r6, #2
 8001afe:	021b      	lsls	r3, r3, #8
 8001b00:	d500      	bpl.n	8001b04 <__aeabi_dsub+0x2e0>
 8001b02:	e0c4      	b.n	8001c8e <__aeabi_dsub+0x46a>
 8001b04:	3e01      	subs	r6, #1
 8001b06:	0763      	lsls	r3, r4, #29
 8001b08:	d000      	beq.n	8001b0c <__aeabi_dsub+0x2e8>
 8001b0a:	e711      	b.n	8001930 <__aeabi_dsub+0x10c>
 8001b0c:	4643      	mov	r3, r8
 8001b0e:	46b4      	mov	ip, r6
 8001b10:	0759      	lsls	r1, r3, #29
 8001b12:	08e2      	lsrs	r2, r4, #3
 8001b14:	430a      	orrs	r2, r1
 8001b16:	08db      	lsrs	r3, r3, #3
 8001b18:	490f      	ldr	r1, [pc, #60]	; (8001b58 <__aeabi_dsub+0x334>)
 8001b1a:	458c      	cmp	ip, r1
 8001b1c:	d040      	beq.n	8001ba0 <__aeabi_dsub+0x37c>
 8001b1e:	4661      	mov	r1, ip
 8001b20:	031b      	lsls	r3, r3, #12
 8001b22:	0549      	lsls	r1, r1, #21
 8001b24:	0b1b      	lsrs	r3, r3, #12
 8001b26:	0d49      	lsrs	r1, r1, #21
 8001b28:	e720      	b.n	800196c <__aeabi_dsub+0x148>
 8001b2a:	4301      	orrs	r1, r0
 8001b2c:	000c      	movs	r4, r1
 8001b2e:	1e61      	subs	r1, r4, #1
 8001b30:	418c      	sbcs	r4, r1
 8001b32:	444c      	add	r4, r9
 8001b34:	454c      	cmp	r4, r9
 8001b36:	4192      	sbcs	r2, r2
 8001b38:	4252      	negs	r2, r2
 8001b3a:	4690      	mov	r8, r2
 8001b3c:	4498      	add	r8, r3
 8001b3e:	4643      	mov	r3, r8
 8001b40:	021b      	lsls	r3, r3, #8
 8001b42:	d5e0      	bpl.n	8001b06 <__aeabi_dsub+0x2e2>
 8001b44:	4b04      	ldr	r3, [pc, #16]	; (8001b58 <__aeabi_dsub+0x334>)
 8001b46:	3601      	adds	r6, #1
 8001b48:	429e      	cmp	r6, r3
 8001b4a:	d000      	beq.n	8001b4e <__aeabi_dsub+0x32a>
 8001b4c:	e09f      	b.n	8001c8e <__aeabi_dsub+0x46a>
 8001b4e:	0031      	movs	r1, r6
 8001b50:	2300      	movs	r3, #0
 8001b52:	2200      	movs	r2, #0
 8001b54:	e70a      	b.n	800196c <__aeabi_dsub+0x148>
 8001b56:	46c0      	nop			; (mov r8, r8)
 8001b58:	000007ff 	.word	0x000007ff
 8001b5c:	ff7fffff 	.word	0xff7fffff
 8001b60:	fffff801 	.word	0xfffff801
 8001b64:	000007fe 	.word	0x000007fe
 8001b68:	2a00      	cmp	r2, #0
 8001b6a:	d100      	bne.n	8001b6e <__aeabi_dsub+0x34a>
 8001b6c:	e160      	b.n	8001e30 <__aeabi_dsub+0x60c>
 8001b6e:	000a      	movs	r2, r1
 8001b70:	4302      	orrs	r2, r0
 8001b72:	d04d      	beq.n	8001c10 <__aeabi_dsub+0x3ec>
 8001b74:	464a      	mov	r2, r9
 8001b76:	075c      	lsls	r4, r3, #29
 8001b78:	08d2      	lsrs	r2, r2, #3
 8001b7a:	4322      	orrs	r2, r4
 8001b7c:	2480      	movs	r4, #128	; 0x80
 8001b7e:	08db      	lsrs	r3, r3, #3
 8001b80:	0324      	lsls	r4, r4, #12
 8001b82:	4223      	tst	r3, r4
 8001b84:	d007      	beq.n	8001b96 <__aeabi_dsub+0x372>
 8001b86:	08ce      	lsrs	r6, r1, #3
 8001b88:	4226      	tst	r6, r4
 8001b8a:	d104      	bne.n	8001b96 <__aeabi_dsub+0x372>
 8001b8c:	465d      	mov	r5, fp
 8001b8e:	0033      	movs	r3, r6
 8001b90:	08c2      	lsrs	r2, r0, #3
 8001b92:	0749      	lsls	r1, r1, #29
 8001b94:	430a      	orrs	r2, r1
 8001b96:	0f51      	lsrs	r1, r2, #29
 8001b98:	00d2      	lsls	r2, r2, #3
 8001b9a:	08d2      	lsrs	r2, r2, #3
 8001b9c:	0749      	lsls	r1, r1, #29
 8001b9e:	430a      	orrs	r2, r1
 8001ba0:	0011      	movs	r1, r2
 8001ba2:	4319      	orrs	r1, r3
 8001ba4:	d100      	bne.n	8001ba8 <__aeabi_dsub+0x384>
 8001ba6:	e1c8      	b.n	8001f3a <__aeabi_dsub+0x716>
 8001ba8:	2180      	movs	r1, #128	; 0x80
 8001baa:	0309      	lsls	r1, r1, #12
 8001bac:	430b      	orrs	r3, r1
 8001bae:	031b      	lsls	r3, r3, #12
 8001bb0:	49d5      	ldr	r1, [pc, #852]	; (8001f08 <__aeabi_dsub+0x6e4>)
 8001bb2:	0b1b      	lsrs	r3, r3, #12
 8001bb4:	e6da      	b.n	800196c <__aeabi_dsub+0x148>
 8001bb6:	49d5      	ldr	r1, [pc, #852]	; (8001f0c <__aeabi_dsub+0x6e8>)
 8001bb8:	1ab6      	subs	r6, r6, r2
 8001bba:	400b      	ands	r3, r1
 8001bbc:	4698      	mov	r8, r3
 8001bbe:	e6b5      	b.n	800192c <__aeabi_dsub+0x108>
 8001bc0:	0020      	movs	r0, r4
 8001bc2:	f000 fa4d 	bl	8002060 <__clzsi2>
 8001bc6:	0002      	movs	r2, r0
 8001bc8:	3218      	adds	r2, #24
 8001bca:	2a1f      	cmp	r2, #31
 8001bcc:	dc00      	bgt.n	8001bd0 <__aeabi_dsub+0x3ac>
 8001bce:	e68f      	b.n	80018f0 <__aeabi_dsub+0xcc>
 8001bd0:	0023      	movs	r3, r4
 8001bd2:	3808      	subs	r0, #8
 8001bd4:	4083      	lsls	r3, r0
 8001bd6:	2400      	movs	r4, #0
 8001bd8:	e692      	b.n	8001900 <__aeabi_dsub+0xdc>
 8001bda:	4308      	orrs	r0, r1
 8001bdc:	0002      	movs	r2, r0
 8001bde:	1e50      	subs	r0, r2, #1
 8001be0:	4182      	sbcs	r2, r0
 8001be2:	e66d      	b.n	80018c0 <__aeabi_dsub+0x9c>
 8001be4:	4cca      	ldr	r4, [pc, #808]	; (8001f10 <__aeabi_dsub+0x6ec>)
 8001be6:	1c72      	adds	r2, r6, #1
 8001be8:	4222      	tst	r2, r4
 8001bea:	d000      	beq.n	8001bee <__aeabi_dsub+0x3ca>
 8001bec:	e0ad      	b.n	8001d4a <__aeabi_dsub+0x526>
 8001bee:	464a      	mov	r2, r9
 8001bf0:	431a      	orrs	r2, r3
 8001bf2:	2e00      	cmp	r6, #0
 8001bf4:	d1b8      	bne.n	8001b68 <__aeabi_dsub+0x344>
 8001bf6:	2a00      	cmp	r2, #0
 8001bf8:	d100      	bne.n	8001bfc <__aeabi_dsub+0x3d8>
 8001bfa:	e158      	b.n	8001eae <__aeabi_dsub+0x68a>
 8001bfc:	000a      	movs	r2, r1
 8001bfe:	4302      	orrs	r2, r0
 8001c00:	d000      	beq.n	8001c04 <__aeabi_dsub+0x3e0>
 8001c02:	e159      	b.n	8001eb8 <__aeabi_dsub+0x694>
 8001c04:	464a      	mov	r2, r9
 8001c06:	0759      	lsls	r1, r3, #29
 8001c08:	08d2      	lsrs	r2, r2, #3
 8001c0a:	430a      	orrs	r2, r1
 8001c0c:	08db      	lsrs	r3, r3, #3
 8001c0e:	e786      	b.n	8001b1e <__aeabi_dsub+0x2fa>
 8001c10:	464a      	mov	r2, r9
 8001c12:	0759      	lsls	r1, r3, #29
 8001c14:	08d2      	lsrs	r2, r2, #3
 8001c16:	430a      	orrs	r2, r1
 8001c18:	08db      	lsrs	r3, r3, #3
 8001c1a:	e7c1      	b.n	8001ba0 <__aeabi_dsub+0x37c>
 8001c1c:	4dba      	ldr	r5, [pc, #744]	; (8001f08 <__aeabi_dsub+0x6e4>)
 8001c1e:	42aa      	cmp	r2, r5
 8001c20:	d100      	bne.n	8001c24 <__aeabi_dsub+0x400>
 8001c22:	e11e      	b.n	8001e62 <__aeabi_dsub+0x63e>
 8001c24:	2580      	movs	r5, #128	; 0x80
 8001c26:	042d      	lsls	r5, r5, #16
 8001c28:	432b      	orrs	r3, r5
 8001c2a:	4664      	mov	r4, ip
 8001c2c:	2c38      	cmp	r4, #56	; 0x38
 8001c2e:	dc5d      	bgt.n	8001cec <__aeabi_dsub+0x4c8>
 8001c30:	2c1f      	cmp	r4, #31
 8001c32:	dd00      	ble.n	8001c36 <__aeabi_dsub+0x412>
 8001c34:	e0d0      	b.n	8001dd8 <__aeabi_dsub+0x5b4>
 8001c36:	2520      	movs	r5, #32
 8001c38:	4667      	mov	r7, ip
 8001c3a:	1b2d      	subs	r5, r5, r4
 8001c3c:	464e      	mov	r6, r9
 8001c3e:	001c      	movs	r4, r3
 8001c40:	40fe      	lsrs	r6, r7
 8001c42:	40ac      	lsls	r4, r5
 8001c44:	4334      	orrs	r4, r6
 8001c46:	464e      	mov	r6, r9
 8001c48:	40ae      	lsls	r6, r5
 8001c4a:	0035      	movs	r5, r6
 8001c4c:	40fb      	lsrs	r3, r7
 8001c4e:	1e6e      	subs	r6, r5, #1
 8001c50:	41b5      	sbcs	r5, r6
 8001c52:	1ac9      	subs	r1, r1, r3
 8001c54:	432c      	orrs	r4, r5
 8001c56:	e04e      	b.n	8001cf6 <__aeabi_dsub+0x4d2>
 8001c58:	464a      	mov	r2, r9
 8001c5a:	1a14      	subs	r4, r2, r0
 8001c5c:	45a1      	cmp	r9, r4
 8001c5e:	4192      	sbcs	r2, r2
 8001c60:	4252      	negs	r2, r2
 8001c62:	4690      	mov	r8, r2
 8001c64:	1a5f      	subs	r7, r3, r1
 8001c66:	003a      	movs	r2, r7
 8001c68:	4647      	mov	r7, r8
 8001c6a:	1bd2      	subs	r2, r2, r7
 8001c6c:	4690      	mov	r8, r2
 8001c6e:	0212      	lsls	r2, r2, #8
 8001c70:	d500      	bpl.n	8001c74 <__aeabi_dsub+0x450>
 8001c72:	e08b      	b.n	8001d8c <__aeabi_dsub+0x568>
 8001c74:	4642      	mov	r2, r8
 8001c76:	4322      	orrs	r2, r4
 8001c78:	d000      	beq.n	8001c7c <__aeabi_dsub+0x458>
 8001c7a:	e630      	b.n	80018de <__aeabi_dsub+0xba>
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	2500      	movs	r5, #0
 8001c80:	e74d      	b.n	8001b1e <__aeabi_dsub+0x2fa>
 8001c82:	464a      	mov	r2, r9
 8001c84:	0759      	lsls	r1, r3, #29
 8001c86:	08d2      	lsrs	r2, r2, #3
 8001c88:	430a      	orrs	r2, r1
 8001c8a:	08db      	lsrs	r3, r3, #3
 8001c8c:	e744      	b.n	8001b18 <__aeabi_dsub+0x2f4>
 8001c8e:	4642      	mov	r2, r8
 8001c90:	4b9e      	ldr	r3, [pc, #632]	; (8001f0c <__aeabi_dsub+0x6e8>)
 8001c92:	0861      	lsrs	r1, r4, #1
 8001c94:	401a      	ands	r2, r3
 8001c96:	0013      	movs	r3, r2
 8001c98:	2201      	movs	r2, #1
 8001c9a:	4014      	ands	r4, r2
 8001c9c:	430c      	orrs	r4, r1
 8001c9e:	07da      	lsls	r2, r3, #31
 8001ca0:	085b      	lsrs	r3, r3, #1
 8001ca2:	4698      	mov	r8, r3
 8001ca4:	4314      	orrs	r4, r2
 8001ca6:	e641      	b.n	800192c <__aeabi_dsub+0x108>
 8001ca8:	001a      	movs	r2, r3
 8001caa:	3e1f      	subs	r6, #31
 8001cac:	40f2      	lsrs	r2, r6
 8001cae:	0016      	movs	r6, r2
 8001cb0:	2920      	cmp	r1, #32
 8001cb2:	d003      	beq.n	8001cbc <__aeabi_dsub+0x498>
 8001cb4:	2240      	movs	r2, #64	; 0x40
 8001cb6:	1a51      	subs	r1, r2, r1
 8001cb8:	408b      	lsls	r3, r1
 8001cba:	431c      	orrs	r4, r3
 8001cbc:	1e62      	subs	r2, r4, #1
 8001cbe:	4194      	sbcs	r4, r2
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	4334      	orrs	r4, r6
 8001cc4:	4698      	mov	r8, r3
 8001cc6:	2600      	movs	r6, #0
 8001cc8:	e71d      	b.n	8001b06 <__aeabi_dsub+0x2e2>
 8001cca:	000c      	movs	r4, r1
 8001ccc:	3a20      	subs	r2, #32
 8001cce:	40d4      	lsrs	r4, r2
 8001cd0:	0022      	movs	r2, r4
 8001cd2:	4664      	mov	r4, ip
 8001cd4:	2c20      	cmp	r4, #32
 8001cd6:	d004      	beq.n	8001ce2 <__aeabi_dsub+0x4be>
 8001cd8:	2740      	movs	r7, #64	; 0x40
 8001cda:	1b3f      	subs	r7, r7, r4
 8001cdc:	40b9      	lsls	r1, r7
 8001cde:	4308      	orrs	r0, r1
 8001ce0:	4680      	mov	r8, r0
 8001ce2:	4644      	mov	r4, r8
 8001ce4:	1e61      	subs	r1, r4, #1
 8001ce6:	418c      	sbcs	r4, r1
 8001ce8:	4322      	orrs	r2, r4
 8001cea:	e5e9      	b.n	80018c0 <__aeabi_dsub+0x9c>
 8001cec:	464c      	mov	r4, r9
 8001cee:	4323      	orrs	r3, r4
 8001cf0:	001c      	movs	r4, r3
 8001cf2:	1e63      	subs	r3, r4, #1
 8001cf4:	419c      	sbcs	r4, r3
 8001cf6:	1b04      	subs	r4, r0, r4
 8001cf8:	42a0      	cmp	r0, r4
 8001cfa:	419b      	sbcs	r3, r3
 8001cfc:	425b      	negs	r3, r3
 8001cfe:	1acb      	subs	r3, r1, r3
 8001d00:	4698      	mov	r8, r3
 8001d02:	465d      	mov	r5, fp
 8001d04:	0016      	movs	r6, r2
 8001d06:	e5e2      	b.n	80018ce <__aeabi_dsub+0xaa>
 8001d08:	464e      	mov	r6, r9
 8001d0a:	431e      	orrs	r6, r3
 8001d0c:	d100      	bne.n	8001d10 <__aeabi_dsub+0x4ec>
 8001d0e:	e0ae      	b.n	8001e6e <__aeabi_dsub+0x64a>
 8001d10:	1e66      	subs	r6, r4, #1
 8001d12:	2c01      	cmp	r4, #1
 8001d14:	d100      	bne.n	8001d18 <__aeabi_dsub+0x4f4>
 8001d16:	e0fd      	b.n	8001f14 <__aeabi_dsub+0x6f0>
 8001d18:	4f7b      	ldr	r7, [pc, #492]	; (8001f08 <__aeabi_dsub+0x6e4>)
 8001d1a:	42bc      	cmp	r4, r7
 8001d1c:	d100      	bne.n	8001d20 <__aeabi_dsub+0x4fc>
 8001d1e:	e107      	b.n	8001f30 <__aeabi_dsub+0x70c>
 8001d20:	46b4      	mov	ip, r6
 8001d22:	e69b      	b.n	8001a5c <__aeabi_dsub+0x238>
 8001d24:	4664      	mov	r4, ip
 8001d26:	2220      	movs	r2, #32
 8001d28:	1b12      	subs	r2, r2, r4
 8001d2a:	000c      	movs	r4, r1
 8001d2c:	4094      	lsls	r4, r2
 8001d2e:	0007      	movs	r7, r0
 8001d30:	4090      	lsls	r0, r2
 8001d32:	46a0      	mov	r8, r4
 8001d34:	4664      	mov	r4, ip
 8001d36:	1e42      	subs	r2, r0, #1
 8001d38:	4190      	sbcs	r0, r2
 8001d3a:	4662      	mov	r2, ip
 8001d3c:	40e7      	lsrs	r7, r4
 8001d3e:	4644      	mov	r4, r8
 8001d40:	40d1      	lsrs	r1, r2
 8001d42:	433c      	orrs	r4, r7
 8001d44:	4304      	orrs	r4, r0
 8001d46:	185b      	adds	r3, r3, r1
 8001d48:	e6f3      	b.n	8001b32 <__aeabi_dsub+0x30e>
 8001d4a:	4c6f      	ldr	r4, [pc, #444]	; (8001f08 <__aeabi_dsub+0x6e4>)
 8001d4c:	42a2      	cmp	r2, r4
 8001d4e:	d100      	bne.n	8001d52 <__aeabi_dsub+0x52e>
 8001d50:	e0d5      	b.n	8001efe <__aeabi_dsub+0x6da>
 8001d52:	4448      	add	r0, r9
 8001d54:	185b      	adds	r3, r3, r1
 8001d56:	4548      	cmp	r0, r9
 8001d58:	4189      	sbcs	r1, r1
 8001d5a:	4249      	negs	r1, r1
 8001d5c:	185b      	adds	r3, r3, r1
 8001d5e:	07dc      	lsls	r4, r3, #31
 8001d60:	0840      	lsrs	r0, r0, #1
 8001d62:	085b      	lsrs	r3, r3, #1
 8001d64:	4698      	mov	r8, r3
 8001d66:	0016      	movs	r6, r2
 8001d68:	4304      	orrs	r4, r0
 8001d6a:	e6cc      	b.n	8001b06 <__aeabi_dsub+0x2e2>
 8001d6c:	2a00      	cmp	r2, #0
 8001d6e:	d000      	beq.n	8001d72 <__aeabi_dsub+0x54e>
 8001d70:	e082      	b.n	8001e78 <__aeabi_dsub+0x654>
 8001d72:	000a      	movs	r2, r1
 8001d74:	4302      	orrs	r2, r0
 8001d76:	d140      	bne.n	8001dfa <__aeabi_dsub+0x5d6>
 8001d78:	2380      	movs	r3, #128	; 0x80
 8001d7a:	2500      	movs	r5, #0
 8001d7c:	031b      	lsls	r3, r3, #12
 8001d7e:	e713      	b.n	8001ba8 <__aeabi_dsub+0x384>
 8001d80:	074b      	lsls	r3, r1, #29
 8001d82:	08c2      	lsrs	r2, r0, #3
 8001d84:	431a      	orrs	r2, r3
 8001d86:	465d      	mov	r5, fp
 8001d88:	08cb      	lsrs	r3, r1, #3
 8001d8a:	e6c5      	b.n	8001b18 <__aeabi_dsub+0x2f4>
 8001d8c:	464a      	mov	r2, r9
 8001d8e:	1a84      	subs	r4, r0, r2
 8001d90:	42a0      	cmp	r0, r4
 8001d92:	4192      	sbcs	r2, r2
 8001d94:	1acb      	subs	r3, r1, r3
 8001d96:	4252      	negs	r2, r2
 8001d98:	1a9b      	subs	r3, r3, r2
 8001d9a:	4698      	mov	r8, r3
 8001d9c:	465d      	mov	r5, fp
 8001d9e:	e59e      	b.n	80018de <__aeabi_dsub+0xba>
 8001da0:	464a      	mov	r2, r9
 8001da2:	0759      	lsls	r1, r3, #29
 8001da4:	08d2      	lsrs	r2, r2, #3
 8001da6:	430a      	orrs	r2, r1
 8001da8:	08db      	lsrs	r3, r3, #3
 8001daa:	e6f9      	b.n	8001ba0 <__aeabi_dsub+0x37c>
 8001dac:	464a      	mov	r2, r9
 8001dae:	1a14      	subs	r4, r2, r0
 8001db0:	45a1      	cmp	r9, r4
 8001db2:	4192      	sbcs	r2, r2
 8001db4:	1a5b      	subs	r3, r3, r1
 8001db6:	4252      	negs	r2, r2
 8001db8:	1a9b      	subs	r3, r3, r2
 8001dba:	4698      	mov	r8, r3
 8001dbc:	2601      	movs	r6, #1
 8001dbe:	e586      	b.n	80018ce <__aeabi_dsub+0xaa>
 8001dc0:	464a      	mov	r2, r9
 8001dc2:	0759      	lsls	r1, r3, #29
 8001dc4:	08d2      	lsrs	r2, r2, #3
 8001dc6:	430a      	orrs	r2, r1
 8001dc8:	08db      	lsrs	r3, r3, #3
 8001dca:	e6a5      	b.n	8001b18 <__aeabi_dsub+0x2f4>
 8001dcc:	464c      	mov	r4, r9
 8001dce:	4323      	orrs	r3, r4
 8001dd0:	001c      	movs	r4, r3
 8001dd2:	1e63      	subs	r3, r4, #1
 8001dd4:	419c      	sbcs	r4, r3
 8001dd6:	e65b      	b.n	8001a90 <__aeabi_dsub+0x26c>
 8001dd8:	4665      	mov	r5, ip
 8001dda:	001e      	movs	r6, r3
 8001ddc:	3d20      	subs	r5, #32
 8001dde:	40ee      	lsrs	r6, r5
 8001de0:	2c20      	cmp	r4, #32
 8001de2:	d005      	beq.n	8001df0 <__aeabi_dsub+0x5cc>
 8001de4:	2540      	movs	r5, #64	; 0x40
 8001de6:	1b2d      	subs	r5, r5, r4
 8001de8:	40ab      	lsls	r3, r5
 8001dea:	464c      	mov	r4, r9
 8001dec:	431c      	orrs	r4, r3
 8001dee:	46a2      	mov	sl, r4
 8001df0:	4654      	mov	r4, sl
 8001df2:	1e63      	subs	r3, r4, #1
 8001df4:	419c      	sbcs	r4, r3
 8001df6:	4334      	orrs	r4, r6
 8001df8:	e77d      	b.n	8001cf6 <__aeabi_dsub+0x4d2>
 8001dfa:	074b      	lsls	r3, r1, #29
 8001dfc:	08c2      	lsrs	r2, r0, #3
 8001dfe:	431a      	orrs	r2, r3
 8001e00:	465d      	mov	r5, fp
 8001e02:	08cb      	lsrs	r3, r1, #3
 8001e04:	e6cc      	b.n	8001ba0 <__aeabi_dsub+0x37c>
 8001e06:	000a      	movs	r2, r1
 8001e08:	4302      	orrs	r2, r0
 8001e0a:	d100      	bne.n	8001e0e <__aeabi_dsub+0x5ea>
 8001e0c:	e736      	b.n	8001c7c <__aeabi_dsub+0x458>
 8001e0e:	074b      	lsls	r3, r1, #29
 8001e10:	08c2      	lsrs	r2, r0, #3
 8001e12:	431a      	orrs	r2, r3
 8001e14:	465d      	mov	r5, fp
 8001e16:	08cb      	lsrs	r3, r1, #3
 8001e18:	e681      	b.n	8001b1e <__aeabi_dsub+0x2fa>
 8001e1a:	464a      	mov	r2, r9
 8001e1c:	1a84      	subs	r4, r0, r2
 8001e1e:	42a0      	cmp	r0, r4
 8001e20:	4192      	sbcs	r2, r2
 8001e22:	1acb      	subs	r3, r1, r3
 8001e24:	4252      	negs	r2, r2
 8001e26:	1a9b      	subs	r3, r3, r2
 8001e28:	4698      	mov	r8, r3
 8001e2a:	465d      	mov	r5, fp
 8001e2c:	2601      	movs	r6, #1
 8001e2e:	e54e      	b.n	80018ce <__aeabi_dsub+0xaa>
 8001e30:	074b      	lsls	r3, r1, #29
 8001e32:	08c2      	lsrs	r2, r0, #3
 8001e34:	431a      	orrs	r2, r3
 8001e36:	08cb      	lsrs	r3, r1, #3
 8001e38:	e6b2      	b.n	8001ba0 <__aeabi_dsub+0x37c>
 8001e3a:	464a      	mov	r2, r9
 8001e3c:	1a14      	subs	r4, r2, r0
 8001e3e:	45a1      	cmp	r9, r4
 8001e40:	4192      	sbcs	r2, r2
 8001e42:	1a5f      	subs	r7, r3, r1
 8001e44:	4252      	negs	r2, r2
 8001e46:	1aba      	subs	r2, r7, r2
 8001e48:	4690      	mov	r8, r2
 8001e4a:	0212      	lsls	r2, r2, #8
 8001e4c:	d56b      	bpl.n	8001f26 <__aeabi_dsub+0x702>
 8001e4e:	464a      	mov	r2, r9
 8001e50:	1a84      	subs	r4, r0, r2
 8001e52:	42a0      	cmp	r0, r4
 8001e54:	4192      	sbcs	r2, r2
 8001e56:	1acb      	subs	r3, r1, r3
 8001e58:	4252      	negs	r2, r2
 8001e5a:	1a9b      	subs	r3, r3, r2
 8001e5c:	4698      	mov	r8, r3
 8001e5e:	465d      	mov	r5, fp
 8001e60:	e564      	b.n	800192c <__aeabi_dsub+0x108>
 8001e62:	074b      	lsls	r3, r1, #29
 8001e64:	08c2      	lsrs	r2, r0, #3
 8001e66:	431a      	orrs	r2, r3
 8001e68:	465d      	mov	r5, fp
 8001e6a:	08cb      	lsrs	r3, r1, #3
 8001e6c:	e698      	b.n	8001ba0 <__aeabi_dsub+0x37c>
 8001e6e:	074b      	lsls	r3, r1, #29
 8001e70:	08c2      	lsrs	r2, r0, #3
 8001e72:	431a      	orrs	r2, r3
 8001e74:	08cb      	lsrs	r3, r1, #3
 8001e76:	e64f      	b.n	8001b18 <__aeabi_dsub+0x2f4>
 8001e78:	000a      	movs	r2, r1
 8001e7a:	4302      	orrs	r2, r0
 8001e7c:	d090      	beq.n	8001da0 <__aeabi_dsub+0x57c>
 8001e7e:	464a      	mov	r2, r9
 8001e80:	075c      	lsls	r4, r3, #29
 8001e82:	08d2      	lsrs	r2, r2, #3
 8001e84:	4314      	orrs	r4, r2
 8001e86:	2280      	movs	r2, #128	; 0x80
 8001e88:	08db      	lsrs	r3, r3, #3
 8001e8a:	0312      	lsls	r2, r2, #12
 8001e8c:	4213      	tst	r3, r2
 8001e8e:	d008      	beq.n	8001ea2 <__aeabi_dsub+0x67e>
 8001e90:	08ce      	lsrs	r6, r1, #3
 8001e92:	4216      	tst	r6, r2
 8001e94:	d105      	bne.n	8001ea2 <__aeabi_dsub+0x67e>
 8001e96:	08c0      	lsrs	r0, r0, #3
 8001e98:	0749      	lsls	r1, r1, #29
 8001e9a:	4308      	orrs	r0, r1
 8001e9c:	0004      	movs	r4, r0
 8001e9e:	465d      	mov	r5, fp
 8001ea0:	0033      	movs	r3, r6
 8001ea2:	0f61      	lsrs	r1, r4, #29
 8001ea4:	00e2      	lsls	r2, r4, #3
 8001ea6:	0749      	lsls	r1, r1, #29
 8001ea8:	08d2      	lsrs	r2, r2, #3
 8001eaa:	430a      	orrs	r2, r1
 8001eac:	e678      	b.n	8001ba0 <__aeabi_dsub+0x37c>
 8001eae:	074b      	lsls	r3, r1, #29
 8001eb0:	08c2      	lsrs	r2, r0, #3
 8001eb2:	431a      	orrs	r2, r3
 8001eb4:	08cb      	lsrs	r3, r1, #3
 8001eb6:	e632      	b.n	8001b1e <__aeabi_dsub+0x2fa>
 8001eb8:	4448      	add	r0, r9
 8001eba:	185b      	adds	r3, r3, r1
 8001ebc:	4548      	cmp	r0, r9
 8001ebe:	4192      	sbcs	r2, r2
 8001ec0:	4698      	mov	r8, r3
 8001ec2:	4252      	negs	r2, r2
 8001ec4:	4490      	add	r8, r2
 8001ec6:	4643      	mov	r3, r8
 8001ec8:	0004      	movs	r4, r0
 8001eca:	021b      	lsls	r3, r3, #8
 8001ecc:	d400      	bmi.n	8001ed0 <__aeabi_dsub+0x6ac>
 8001ece:	e61a      	b.n	8001b06 <__aeabi_dsub+0x2e2>
 8001ed0:	4642      	mov	r2, r8
 8001ed2:	4b0e      	ldr	r3, [pc, #56]	; (8001f0c <__aeabi_dsub+0x6e8>)
 8001ed4:	2601      	movs	r6, #1
 8001ed6:	401a      	ands	r2, r3
 8001ed8:	4690      	mov	r8, r2
 8001eda:	e614      	b.n	8001b06 <__aeabi_dsub+0x2e2>
 8001edc:	4666      	mov	r6, ip
 8001ede:	001f      	movs	r7, r3
 8001ee0:	3e20      	subs	r6, #32
 8001ee2:	40f7      	lsrs	r7, r6
 8001ee4:	2c20      	cmp	r4, #32
 8001ee6:	d005      	beq.n	8001ef4 <__aeabi_dsub+0x6d0>
 8001ee8:	2640      	movs	r6, #64	; 0x40
 8001eea:	1b36      	subs	r6, r6, r4
 8001eec:	40b3      	lsls	r3, r6
 8001eee:	464c      	mov	r4, r9
 8001ef0:	431c      	orrs	r4, r3
 8001ef2:	46a2      	mov	sl, r4
 8001ef4:	4654      	mov	r4, sl
 8001ef6:	1e63      	subs	r3, r4, #1
 8001ef8:	419c      	sbcs	r4, r3
 8001efa:	433c      	orrs	r4, r7
 8001efc:	e5c8      	b.n	8001a90 <__aeabi_dsub+0x26c>
 8001efe:	0011      	movs	r1, r2
 8001f00:	2300      	movs	r3, #0
 8001f02:	2200      	movs	r2, #0
 8001f04:	e532      	b.n	800196c <__aeabi_dsub+0x148>
 8001f06:	46c0      	nop			; (mov r8, r8)
 8001f08:	000007ff 	.word	0x000007ff
 8001f0c:	ff7fffff 	.word	0xff7fffff
 8001f10:	000007fe 	.word	0x000007fe
 8001f14:	464a      	mov	r2, r9
 8001f16:	1814      	adds	r4, r2, r0
 8001f18:	4284      	cmp	r4, r0
 8001f1a:	4192      	sbcs	r2, r2
 8001f1c:	185b      	adds	r3, r3, r1
 8001f1e:	4698      	mov	r8, r3
 8001f20:	4252      	negs	r2, r2
 8001f22:	4490      	add	r8, r2
 8001f24:	e5e9      	b.n	8001afa <__aeabi_dsub+0x2d6>
 8001f26:	4642      	mov	r2, r8
 8001f28:	4322      	orrs	r2, r4
 8001f2a:	d100      	bne.n	8001f2e <__aeabi_dsub+0x70a>
 8001f2c:	e6a6      	b.n	8001c7c <__aeabi_dsub+0x458>
 8001f2e:	e5ea      	b.n	8001b06 <__aeabi_dsub+0x2e2>
 8001f30:	074b      	lsls	r3, r1, #29
 8001f32:	08c2      	lsrs	r2, r0, #3
 8001f34:	431a      	orrs	r2, r3
 8001f36:	08cb      	lsrs	r3, r1, #3
 8001f38:	e632      	b.n	8001ba0 <__aeabi_dsub+0x37c>
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	4901      	ldr	r1, [pc, #4]	; (8001f44 <__aeabi_dsub+0x720>)
 8001f3e:	0013      	movs	r3, r2
 8001f40:	e514      	b.n	800196c <__aeabi_dsub+0x148>
 8001f42:	46c0      	nop			; (mov r8, r8)
 8001f44:	000007ff 	.word	0x000007ff

08001f48 <__aeabi_d2iz>:
 8001f48:	000a      	movs	r2, r1
 8001f4a:	b530      	push	{r4, r5, lr}
 8001f4c:	4c13      	ldr	r4, [pc, #76]	; (8001f9c <__aeabi_d2iz+0x54>)
 8001f4e:	0053      	lsls	r3, r2, #1
 8001f50:	0309      	lsls	r1, r1, #12
 8001f52:	0005      	movs	r5, r0
 8001f54:	0b09      	lsrs	r1, r1, #12
 8001f56:	2000      	movs	r0, #0
 8001f58:	0d5b      	lsrs	r3, r3, #21
 8001f5a:	0fd2      	lsrs	r2, r2, #31
 8001f5c:	42a3      	cmp	r3, r4
 8001f5e:	dd04      	ble.n	8001f6a <__aeabi_d2iz+0x22>
 8001f60:	480f      	ldr	r0, [pc, #60]	; (8001fa0 <__aeabi_d2iz+0x58>)
 8001f62:	4283      	cmp	r3, r0
 8001f64:	dd02      	ble.n	8001f6c <__aeabi_d2iz+0x24>
 8001f66:	4b0f      	ldr	r3, [pc, #60]	; (8001fa4 <__aeabi_d2iz+0x5c>)
 8001f68:	18d0      	adds	r0, r2, r3
 8001f6a:	bd30      	pop	{r4, r5, pc}
 8001f6c:	2080      	movs	r0, #128	; 0x80
 8001f6e:	0340      	lsls	r0, r0, #13
 8001f70:	4301      	orrs	r1, r0
 8001f72:	480d      	ldr	r0, [pc, #52]	; (8001fa8 <__aeabi_d2iz+0x60>)
 8001f74:	1ac0      	subs	r0, r0, r3
 8001f76:	281f      	cmp	r0, #31
 8001f78:	dd08      	ble.n	8001f8c <__aeabi_d2iz+0x44>
 8001f7a:	480c      	ldr	r0, [pc, #48]	; (8001fac <__aeabi_d2iz+0x64>)
 8001f7c:	1ac3      	subs	r3, r0, r3
 8001f7e:	40d9      	lsrs	r1, r3
 8001f80:	000b      	movs	r3, r1
 8001f82:	4258      	negs	r0, r3
 8001f84:	2a00      	cmp	r2, #0
 8001f86:	d1f0      	bne.n	8001f6a <__aeabi_d2iz+0x22>
 8001f88:	0018      	movs	r0, r3
 8001f8a:	e7ee      	b.n	8001f6a <__aeabi_d2iz+0x22>
 8001f8c:	4c08      	ldr	r4, [pc, #32]	; (8001fb0 <__aeabi_d2iz+0x68>)
 8001f8e:	40c5      	lsrs	r5, r0
 8001f90:	46a4      	mov	ip, r4
 8001f92:	4463      	add	r3, ip
 8001f94:	4099      	lsls	r1, r3
 8001f96:	000b      	movs	r3, r1
 8001f98:	432b      	orrs	r3, r5
 8001f9a:	e7f2      	b.n	8001f82 <__aeabi_d2iz+0x3a>
 8001f9c:	000003fe 	.word	0x000003fe
 8001fa0:	0000041d 	.word	0x0000041d
 8001fa4:	7fffffff 	.word	0x7fffffff
 8001fa8:	00000433 	.word	0x00000433
 8001fac:	00000413 	.word	0x00000413
 8001fb0:	fffffbed 	.word	0xfffffbed

08001fb4 <__aeabi_i2d>:
 8001fb4:	b570      	push	{r4, r5, r6, lr}
 8001fb6:	2800      	cmp	r0, #0
 8001fb8:	d016      	beq.n	8001fe8 <__aeabi_i2d+0x34>
 8001fba:	17c3      	asrs	r3, r0, #31
 8001fbc:	18c5      	adds	r5, r0, r3
 8001fbe:	405d      	eors	r5, r3
 8001fc0:	0fc4      	lsrs	r4, r0, #31
 8001fc2:	0028      	movs	r0, r5
 8001fc4:	f000 f84c 	bl	8002060 <__clzsi2>
 8001fc8:	4a11      	ldr	r2, [pc, #68]	; (8002010 <__aeabi_i2d+0x5c>)
 8001fca:	1a12      	subs	r2, r2, r0
 8001fcc:	280a      	cmp	r0, #10
 8001fce:	dc16      	bgt.n	8001ffe <__aeabi_i2d+0x4a>
 8001fd0:	0003      	movs	r3, r0
 8001fd2:	002e      	movs	r6, r5
 8001fd4:	3315      	adds	r3, #21
 8001fd6:	409e      	lsls	r6, r3
 8001fd8:	230b      	movs	r3, #11
 8001fda:	1a18      	subs	r0, r3, r0
 8001fdc:	40c5      	lsrs	r5, r0
 8001fde:	0553      	lsls	r3, r2, #21
 8001fe0:	032d      	lsls	r5, r5, #12
 8001fe2:	0b2d      	lsrs	r5, r5, #12
 8001fe4:	0d5b      	lsrs	r3, r3, #21
 8001fe6:	e003      	b.n	8001ff0 <__aeabi_i2d+0x3c>
 8001fe8:	2400      	movs	r4, #0
 8001fea:	2300      	movs	r3, #0
 8001fec:	2500      	movs	r5, #0
 8001fee:	2600      	movs	r6, #0
 8001ff0:	051b      	lsls	r3, r3, #20
 8001ff2:	432b      	orrs	r3, r5
 8001ff4:	07e4      	lsls	r4, r4, #31
 8001ff6:	4323      	orrs	r3, r4
 8001ff8:	0030      	movs	r0, r6
 8001ffa:	0019      	movs	r1, r3
 8001ffc:	bd70      	pop	{r4, r5, r6, pc}
 8001ffe:	380b      	subs	r0, #11
 8002000:	4085      	lsls	r5, r0
 8002002:	0553      	lsls	r3, r2, #21
 8002004:	032d      	lsls	r5, r5, #12
 8002006:	2600      	movs	r6, #0
 8002008:	0b2d      	lsrs	r5, r5, #12
 800200a:	0d5b      	lsrs	r3, r3, #21
 800200c:	e7f0      	b.n	8001ff0 <__aeabi_i2d+0x3c>
 800200e:	46c0      	nop			; (mov r8, r8)
 8002010:	0000041e 	.word	0x0000041e

08002014 <__aeabi_ui2d>:
 8002014:	b510      	push	{r4, lr}
 8002016:	1e04      	subs	r4, r0, #0
 8002018:	d010      	beq.n	800203c <__aeabi_ui2d+0x28>
 800201a:	f000 f821 	bl	8002060 <__clzsi2>
 800201e:	4b0f      	ldr	r3, [pc, #60]	; (800205c <__aeabi_ui2d+0x48>)
 8002020:	1a1b      	subs	r3, r3, r0
 8002022:	280a      	cmp	r0, #10
 8002024:	dc11      	bgt.n	800204a <__aeabi_ui2d+0x36>
 8002026:	220b      	movs	r2, #11
 8002028:	0021      	movs	r1, r4
 800202a:	1a12      	subs	r2, r2, r0
 800202c:	40d1      	lsrs	r1, r2
 800202e:	3015      	adds	r0, #21
 8002030:	030a      	lsls	r2, r1, #12
 8002032:	055b      	lsls	r3, r3, #21
 8002034:	4084      	lsls	r4, r0
 8002036:	0b12      	lsrs	r2, r2, #12
 8002038:	0d5b      	lsrs	r3, r3, #21
 800203a:	e001      	b.n	8002040 <__aeabi_ui2d+0x2c>
 800203c:	2300      	movs	r3, #0
 800203e:	2200      	movs	r2, #0
 8002040:	051b      	lsls	r3, r3, #20
 8002042:	4313      	orrs	r3, r2
 8002044:	0020      	movs	r0, r4
 8002046:	0019      	movs	r1, r3
 8002048:	bd10      	pop	{r4, pc}
 800204a:	0022      	movs	r2, r4
 800204c:	380b      	subs	r0, #11
 800204e:	4082      	lsls	r2, r0
 8002050:	055b      	lsls	r3, r3, #21
 8002052:	0312      	lsls	r2, r2, #12
 8002054:	2400      	movs	r4, #0
 8002056:	0b12      	lsrs	r2, r2, #12
 8002058:	0d5b      	lsrs	r3, r3, #21
 800205a:	e7f1      	b.n	8002040 <__aeabi_ui2d+0x2c>
 800205c:	0000041e 	.word	0x0000041e

08002060 <__clzsi2>:
 8002060:	211c      	movs	r1, #28
 8002062:	2301      	movs	r3, #1
 8002064:	041b      	lsls	r3, r3, #16
 8002066:	4298      	cmp	r0, r3
 8002068:	d301      	bcc.n	800206e <__clzsi2+0xe>
 800206a:	0c00      	lsrs	r0, r0, #16
 800206c:	3910      	subs	r1, #16
 800206e:	0a1b      	lsrs	r3, r3, #8
 8002070:	4298      	cmp	r0, r3
 8002072:	d301      	bcc.n	8002078 <__clzsi2+0x18>
 8002074:	0a00      	lsrs	r0, r0, #8
 8002076:	3908      	subs	r1, #8
 8002078:	091b      	lsrs	r3, r3, #4
 800207a:	4298      	cmp	r0, r3
 800207c:	d301      	bcc.n	8002082 <__clzsi2+0x22>
 800207e:	0900      	lsrs	r0, r0, #4
 8002080:	3904      	subs	r1, #4
 8002082:	a202      	add	r2, pc, #8	; (adr r2, 800208c <__clzsi2+0x2c>)
 8002084:	5c10      	ldrb	r0, [r2, r0]
 8002086:	1840      	adds	r0, r0, r1
 8002088:	4770      	bx	lr
 800208a:	46c0      	nop			; (mov r8, r8)
 800208c:	02020304 	.word	0x02020304
 8002090:	01010101 	.word	0x01010101
	...

0800209c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	0002      	movs	r2, r0
 80020a4:	1dfb      	adds	r3, r7, #7
 80020a6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80020a8:	1dfb      	adds	r3, r7, #7
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	2b7f      	cmp	r3, #127	; 0x7f
 80020ae:	d809      	bhi.n	80020c4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020b0:	1dfb      	adds	r3, r7, #7
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	001a      	movs	r2, r3
 80020b6:	231f      	movs	r3, #31
 80020b8:	401a      	ands	r2, r3
 80020ba:	4b04      	ldr	r3, [pc, #16]	; (80020cc <__NVIC_EnableIRQ+0x30>)
 80020bc:	2101      	movs	r1, #1
 80020be:	4091      	lsls	r1, r2
 80020c0:	000a      	movs	r2, r1
 80020c2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80020c4:	46c0      	nop			; (mov r8, r8)
 80020c6:	46bd      	mov	sp, r7
 80020c8:	b002      	add	sp, #8
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	e000e100 	.word	0xe000e100

080020d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020d0:	b590      	push	{r4, r7, lr}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	0002      	movs	r2, r0
 80020d8:	6039      	str	r1, [r7, #0]
 80020da:	1dfb      	adds	r3, r7, #7
 80020dc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80020de:	1dfb      	adds	r3, r7, #7
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	2b7f      	cmp	r3, #127	; 0x7f
 80020e4:	d828      	bhi.n	8002138 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020e6:	4a2f      	ldr	r2, [pc, #188]	; (80021a4 <__NVIC_SetPriority+0xd4>)
 80020e8:	1dfb      	adds	r3, r7, #7
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	b25b      	sxtb	r3, r3
 80020ee:	089b      	lsrs	r3, r3, #2
 80020f0:	33c0      	adds	r3, #192	; 0xc0
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	589b      	ldr	r3, [r3, r2]
 80020f6:	1dfa      	adds	r2, r7, #7
 80020f8:	7812      	ldrb	r2, [r2, #0]
 80020fa:	0011      	movs	r1, r2
 80020fc:	2203      	movs	r2, #3
 80020fe:	400a      	ands	r2, r1
 8002100:	00d2      	lsls	r2, r2, #3
 8002102:	21ff      	movs	r1, #255	; 0xff
 8002104:	4091      	lsls	r1, r2
 8002106:	000a      	movs	r2, r1
 8002108:	43d2      	mvns	r2, r2
 800210a:	401a      	ands	r2, r3
 800210c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	019b      	lsls	r3, r3, #6
 8002112:	22ff      	movs	r2, #255	; 0xff
 8002114:	401a      	ands	r2, r3
 8002116:	1dfb      	adds	r3, r7, #7
 8002118:	781b      	ldrb	r3, [r3, #0]
 800211a:	0018      	movs	r0, r3
 800211c:	2303      	movs	r3, #3
 800211e:	4003      	ands	r3, r0
 8002120:	00db      	lsls	r3, r3, #3
 8002122:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002124:	481f      	ldr	r0, [pc, #124]	; (80021a4 <__NVIC_SetPriority+0xd4>)
 8002126:	1dfb      	adds	r3, r7, #7
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	b25b      	sxtb	r3, r3
 800212c:	089b      	lsrs	r3, r3, #2
 800212e:	430a      	orrs	r2, r1
 8002130:	33c0      	adds	r3, #192	; 0xc0
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002136:	e031      	b.n	800219c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002138:	4a1b      	ldr	r2, [pc, #108]	; (80021a8 <__NVIC_SetPriority+0xd8>)
 800213a:	1dfb      	adds	r3, r7, #7
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	0019      	movs	r1, r3
 8002140:	230f      	movs	r3, #15
 8002142:	400b      	ands	r3, r1
 8002144:	3b08      	subs	r3, #8
 8002146:	089b      	lsrs	r3, r3, #2
 8002148:	3306      	adds	r3, #6
 800214a:	009b      	lsls	r3, r3, #2
 800214c:	18d3      	adds	r3, r2, r3
 800214e:	3304      	adds	r3, #4
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	1dfa      	adds	r2, r7, #7
 8002154:	7812      	ldrb	r2, [r2, #0]
 8002156:	0011      	movs	r1, r2
 8002158:	2203      	movs	r2, #3
 800215a:	400a      	ands	r2, r1
 800215c:	00d2      	lsls	r2, r2, #3
 800215e:	21ff      	movs	r1, #255	; 0xff
 8002160:	4091      	lsls	r1, r2
 8002162:	000a      	movs	r2, r1
 8002164:	43d2      	mvns	r2, r2
 8002166:	401a      	ands	r2, r3
 8002168:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	019b      	lsls	r3, r3, #6
 800216e:	22ff      	movs	r2, #255	; 0xff
 8002170:	401a      	ands	r2, r3
 8002172:	1dfb      	adds	r3, r7, #7
 8002174:	781b      	ldrb	r3, [r3, #0]
 8002176:	0018      	movs	r0, r3
 8002178:	2303      	movs	r3, #3
 800217a:	4003      	ands	r3, r0
 800217c:	00db      	lsls	r3, r3, #3
 800217e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002180:	4809      	ldr	r0, [pc, #36]	; (80021a8 <__NVIC_SetPriority+0xd8>)
 8002182:	1dfb      	adds	r3, r7, #7
 8002184:	781b      	ldrb	r3, [r3, #0]
 8002186:	001c      	movs	r4, r3
 8002188:	230f      	movs	r3, #15
 800218a:	4023      	ands	r3, r4
 800218c:	3b08      	subs	r3, #8
 800218e:	089b      	lsrs	r3, r3, #2
 8002190:	430a      	orrs	r2, r1
 8002192:	3306      	adds	r3, #6
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	18c3      	adds	r3, r0, r3
 8002198:	3304      	adds	r3, #4
 800219a:	601a      	str	r2, [r3, #0]
}
 800219c:	46c0      	nop			; (mov r8, r8)
 800219e:	46bd      	mov	sp, r7
 80021a0:	b003      	add	sp, #12
 80021a2:	bd90      	pop	{r4, r7, pc}
 80021a4:	e000e100 	.word	0xe000e100
 80021a8:	e000ed00 	.word	0xe000ed00

080021ac <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	2201      	movs	r2, #1
 80021ba:	431a      	orrs	r2, r3
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	601a      	str	r2, [r3, #0]
}
 80021c0:	46c0      	nop			; (mov r8, r8)
 80021c2:	46bd      	mov	sp, r7
 80021c4:	b002      	add	sp, #8
 80021c6:	bd80      	pop	{r7, pc}

080021c8 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a03      	ldr	r2, [pc, #12]	; (80021e4 <LL_USART_DisableFIFO+0x1c>)
 80021d6:	401a      	ands	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	601a      	str	r2, [r3, #0]
}
 80021dc:	46c0      	nop			; (mov r8, r8)
 80021de:	46bd      	mov	sp, r7
 80021e0:	b002      	add	sp, #8
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	dfffffff 	.word	0xdfffffff

080021e8 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	00db      	lsls	r3, r3, #3
 80021f8:	08da      	lsrs	r2, r3, #3
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	075b      	lsls	r3, r3, #29
 80021fe:	431a      	orrs	r2, r3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	609a      	str	r2, [r3, #8]
}
 8002204:	46c0      	nop			; (mov r8, r8)
 8002206:	46bd      	mov	sp, r7
 8002208:	b002      	add	sp, #8
 800220a:	bd80      	pop	{r7, pc}

0800220c <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	4a05      	ldr	r2, [pc, #20]	; (8002230 <LL_USART_SetRXFIFOThreshold+0x24>)
 800221c:	401a      	ands	r2, r3
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	065b      	lsls	r3, r3, #25
 8002222:	431a      	orrs	r2, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	609a      	str	r2, [r3, #8]
}
 8002228:	46c0      	nop			; (mov r8, r8)
 800222a:	46bd      	mov	sp, r7
 800222c:	b002      	add	sp, #8
 800222e:	bd80      	pop	{r7, pc}
 8002230:	f1ffffff 	.word	0xf1ffffff

08002234 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	4a07      	ldr	r2, [pc, #28]	; (8002260 <LL_USART_ConfigAsyncMode+0x2c>)
 8002242:	401a      	ands	r2, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	222a      	movs	r2, #42	; 0x2a
 800224e:	4393      	bics	r3, r2
 8002250:	001a      	movs	r2, r3
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	609a      	str	r2, [r3, #8]
}
 8002256:	46c0      	nop			; (mov r8, r8)
 8002258:	46bd      	mov	sp, r7
 800225a:	b002      	add	sp, #8
 800225c:	bd80      	pop	{r7, pc}
 800225e:	46c0      	nop			; (mov r8, r8)
 8002260:	ffffb7ff 	.word	0xffffb7ff

08002264 <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	69da      	ldr	r2, [r3, #28]
 8002270:	2380      	movs	r3, #128	; 0x80
 8002272:	039b      	lsls	r3, r3, #14
 8002274:	401a      	ands	r2, r3
 8002276:	2380      	movs	r3, #128	; 0x80
 8002278:	039b      	lsls	r3, r3, #14
 800227a:	429a      	cmp	r2, r3
 800227c:	d101      	bne.n	8002282 <LL_USART_IsActiveFlag_TEACK+0x1e>
 800227e:	2301      	movs	r3, #1
 8002280:	e000      	b.n	8002284 <LL_USART_IsActiveFlag_TEACK+0x20>
 8002282:	2300      	movs	r3, #0
}
 8002284:	0018      	movs	r0, r3
 8002286:	46bd      	mov	sp, r7
 8002288:	b002      	add	sp, #8
 800228a:	bd80      	pop	{r7, pc}

0800228c <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	69da      	ldr	r2, [r3, #28]
 8002298:	2380      	movs	r3, #128	; 0x80
 800229a:	03db      	lsls	r3, r3, #15
 800229c:	401a      	ands	r2, r3
 800229e:	2380      	movs	r3, #128	; 0x80
 80022a0:	03db      	lsls	r3, r3, #15
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d101      	bne.n	80022aa <LL_USART_IsActiveFlag_REACK+0x1e>
 80022a6:	2301      	movs	r3, #1
 80022a8:	e000      	b.n	80022ac <LL_USART_IsActiveFlag_REACK+0x20>
 80022aa:	2300      	movs	r3, #0
}
 80022ac:	0018      	movs	r0, r3
 80022ae:	46bd      	mov	sp, r7
 80022b0:	b002      	add	sp, #8
 80022b2:	bd80      	pop	{r7, pc}

080022b4 <LL_USART_EnableIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_EnableIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2220      	movs	r2, #32
 80022c2:	431a      	orrs	r2, r3
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	601a      	str	r2, [r3, #0]
}
 80022c8:	46c0      	nop			; (mov r8, r8)
 80022ca:	46bd      	mov	sp, r7
 80022cc:	b002      	add	sp, #8
 80022ce:	bd80      	pop	{r7, pc}

080022d0 <LL_USART_EnableIT_ERROR>:
  * @rmtoll CR3          EIE           LL_USART_EnableIT_ERROR
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_EIE);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	2201      	movs	r2, #1
 80022de:	431a      	orrs	r2, r3
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	609a      	str	r2, [r3, #8]
}
 80022e4:	46c0      	nop			; (mov r8, r8)
 80022e6:	46bd      	mov	sp, r7
 80022e8:	b002      	add	sp, #8
 80022ea:	bd80      	pop	{r7, pc}

080022ec <LL_USART_ReceiveData9>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData9
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0x1FF
  */
__STATIC_INLINE uint16_t LL_USART_ReceiveData9(USART_TypeDef *USARTx)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR));
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	05db      	lsls	r3, r3, #23
 80022fc:	0ddb      	lsrs	r3, r3, #23
 80022fe:	b29b      	uxth	r3, r3
}
 8002300:	0018      	movs	r0, r3
 8002302:	46bd      	mov	sp, r7
 8002304:	b002      	add	sp, #8
 8002306:	bd80      	pop	{r7, pc}

08002308 <LL_SYSCFG_EnableFastModePlus>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 8002310:	4b04      	ldr	r3, [pc, #16]	; (8002324 <LL_SYSCFG_EnableFastModePlus+0x1c>)
 8002312:	6819      	ldr	r1, [r3, #0]
 8002314:	4b03      	ldr	r3, [pc, #12]	; (8002324 <LL_SYSCFG_EnableFastModePlus+0x1c>)
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	430a      	orrs	r2, r1
 800231a:	601a      	str	r2, [r3, #0]
}
 800231c:	46c0      	nop			; (mov r8, r8)
 800231e:	46bd      	mov	sp, r7
 8002320:	b002      	add	sp, #8
 8002322:	bd80      	pop	{r7, pc}
 8002324:	40010000 	.word	0x40010000

08002328 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	683a      	ldr	r2, [r7, #0]
 8002336:	619a      	str	r2, [r3, #24]
}
 8002338:	46c0      	nop			; (mov r8, r8)
 800233a:	46bd      	mov	sp, r7
 800233c:	b002      	add	sp, #8
 800233e:	bd80      	pop	{r7, pc}

08002340 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
 8002348:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	683a      	ldr	r2, [r7, #0]
 800234e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002350:	46c0      	nop			; (mov r8, r8)
 8002352:	46bd      	mov	sp, r7
 8002354:	b002      	add	sp, #8
 8002356:	bd80      	pop	{r7, pc}

08002358 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
  * @note Peripheral marked with (1) are not available all devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR1, Periphs);
 8002360:	4b07      	ldr	r3, [pc, #28]	; (8002380 <LL_APB1_GRP1_EnableClock+0x28>)
 8002362:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002364:	4b06      	ldr	r3, [pc, #24]	; (8002380 <LL_APB1_GRP1_EnableClock+0x28>)
 8002366:	687a      	ldr	r2, [r7, #4]
 8002368:	430a      	orrs	r2, r1
 800236a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 800236c:	4b04      	ldr	r3, [pc, #16]	; (8002380 <LL_APB1_GRP1_EnableClock+0x28>)
 800236e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002370:	687a      	ldr	r2, [r7, #4]
 8002372:	4013      	ands	r3, r2
 8002374:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002376:	68fb      	ldr	r3, [r7, #12]
}
 8002378:	46c0      	nop			; (mov r8, r8)
 800237a:	46bd      	mov	sp, r7
 800237c:	b004      	add	sp, #16
 800237e:	bd80      	pop	{r7, pc}
 8002380:	40021000 	.word	0x40021000

08002384 <LL_IOP_GRP1_EnableClock>:
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 800238c:	4b07      	ldr	r3, [pc, #28]	; (80023ac <LL_IOP_GRP1_EnableClock+0x28>)
 800238e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002390:	4b06      	ldr	r3, [pc, #24]	; (80023ac <LL_IOP_GRP1_EnableClock+0x28>)
 8002392:	687a      	ldr	r2, [r7, #4]
 8002394:	430a      	orrs	r2, r1
 8002396:	635a      	str	r2, [r3, #52]	; 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8002398:	4b04      	ldr	r3, [pc, #16]	; (80023ac <LL_IOP_GRP1_EnableClock+0x28>)
 800239a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	4013      	ands	r3, r2
 80023a0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80023a2:	68fb      	ldr	r3, [r7, #12]
}
 80023a4:	46c0      	nop			; (mov r8, r8)
 80023a6:	46bd      	mov	sp, r7
 80023a8:	b004      	add	sp, #16
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	40021000 	.word	0x40021000

080023b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023b2:	4c91      	ldr	r4, [pc, #580]	; (80025f8 <main+0x248>)
 80023b4:	44a5      	add	sp, r4
 80023b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint16_t testINPUT = 0;
 80023b8:	4b90      	ldr	r3, [pc, #576]	; (80025fc <main+0x24c>)
 80023ba:	18fb      	adds	r3, r7, r3
 80023bc:	2200      	movs	r2, #0
 80023be:	801a      	strh	r2, [r3, #0]
	uint16_t testAns = 0;
 80023c0:	4b8f      	ldr	r3, [pc, #572]	; (8002600 <main+0x250>)
 80023c2:	18fb      	adds	r3, r7, r3
 80023c4:	2200      	movs	r2, #0
 80023c6:	801a      	strh	r2, [r3, #0]
	uint16_t i = 0;
 80023c8:	4b8e      	ldr	r3, [pc, #568]	; (8002604 <main+0x254>)
 80023ca:	18fb      	adds	r3, r7, r3
 80023cc:	2200      	movs	r2, #0
 80023ce:	801a      	strh	r2, [r3, #0]
	uint16_t beep1 = 0x0000;
 80023d0:	4b8d      	ldr	r3, [pc, #564]	; (8002608 <main+0x258>)
 80023d2:	18fb      	adds	r3, r7, r3
 80023d4:	2200      	movs	r2, #0
 80023d6:	801a      	strh	r2, [r3, #0]
	uint16_t beep2 = 0xFFFF;
 80023d8:	4b8c      	ldr	r3, [pc, #560]	; (800260c <main+0x25c>)
 80023da:	18fb      	adds	r3, r7, r3
 80023dc:	2201      	movs	r2, #1
 80023de:	4252      	negs	r2, r2
 80023e0:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80023e2:	f002 ff3d 	bl	8005260 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80023e6:	f000 f935 	bl	8002654 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80023ea:	4b89      	ldr	r3, [pc, #548]	; (8002610 <main+0x260>)
 80023ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023ee:	4b88      	ldr	r3, [pc, #544]	; (8002610 <main+0x260>)
 80023f0:	2101      	movs	r1, #1
 80023f2:	430a      	orrs	r2, r1
 80023f4:	635a      	str	r2, [r3, #52]	; 0x34
 80023f6:	4b86      	ldr	r3, [pc, #536]	; (8002610 <main+0x260>)
 80023f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023fa:	2201      	movs	r2, #1
 80023fc:	4013      	ands	r3, r2
 80023fe:	60fb      	str	r3, [r7, #12]
 8002400:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002402:	4b83      	ldr	r3, [pc, #524]	; (8002610 <main+0x260>)
 8002404:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002406:	4b82      	ldr	r3, [pc, #520]	; (8002610 <main+0x260>)
 8002408:	2102      	movs	r1, #2
 800240a:	430a      	orrs	r2, r1
 800240c:	635a      	str	r2, [r3, #52]	; 0x34
 800240e:	4b80      	ldr	r3, [pc, #512]	; (8002610 <main+0x260>)
 8002410:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002412:	2202      	movs	r2, #2
 8002414:	4013      	ands	r3, r2
 8002416:	60bb      	str	r3, [r7, #8]
 8002418:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800241a:	4b7d      	ldr	r3, [pc, #500]	; (8002610 <main+0x260>)
 800241c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800241e:	4b7c      	ldr	r3, [pc, #496]	; (8002610 <main+0x260>)
 8002420:	2104      	movs	r1, #4
 8002422:	430a      	orrs	r2, r1
 8002424:	635a      	str	r2, [r3, #52]	; 0x34
 8002426:	4b7a      	ldr	r3, [pc, #488]	; (8002610 <main+0x260>)
 8002428:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800242a:	2204      	movs	r2, #4
 800242c:	4013      	ands	r3, r2
 800242e:	607b      	str	r3, [r7, #4]
 8002430:	687b      	ldr	r3, [r7, #4]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002432:	f000 fc77 	bl	8002d24 <MX_GPIO_Init>
  MX_DMA_Init();
 8002436:	f000 fc47 	bl	8002cc8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800243a:	f000 fb65 	bl	8002b08 <MX_USART2_UART_Init>
  MX_COMP1_Init();
 800243e:	f000 f989 	bl	8002754 <MX_COMP1_Init>
  MX_TIM1_Init();
 8002442:	f000 fa67 	bl	8002914 <MX_TIM1_Init>
  MX_USART3_Init();
 8002446:	f000 fbfd 	bl	8002c44 <MX_USART3_Init>
  MX_I2S1_Init();
 800244a:	f000 f9f5 	bl	8002838 <MX_I2S1_Init>
  MX_I2C1_Init();
 800244e:	f000 f9b3 	bl	80027b8 <MX_I2C1_Init>
  MX_SPI2_Init();
 8002452:	f000 fa1b 	bl	800288c <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
	HAL_COMP_Start(&hcomp1);
 8002456:	4b6f      	ldr	r3, [pc, #444]	; (8002614 <main+0x264>)
 8002458:	0018      	movs	r0, r3
 800245a:	f003 f9cf 	bl	80057fc <HAL_COMP_Start>
	HAL_Delay(100);
 800245e:	2064      	movs	r0, #100	; 0x64
 8002460:	f002 ff84 	bl	800536c <HAL_Delay>
	uint8_t I2Cbuf[5];
	MEM_Reset();
 8002464:	f001 fe20 	bl	80040a8 <MEM_Reset>

	weoInit();
 8002468:	f000 fee0 	bl	800322c <weoInit>
	HAL_Delay(1);
 800246c:	2001      	movs	r0, #1
 800246e:	f002 ff7d 	bl	800536c <HAL_Delay>
	weoClear();
 8002472:	f000 ff47 	bl	8003304 <weoClear>
	MEM_GetID();
 8002476:	f002 f8a7 	bl	80045c8 <MEM_GetID>
	soundSetup();
 800247a:	f001 f94b 	bl	8003714 <soundSetup>

	USART2->CR1 |= (USART_CR1_UE | USART_CR1_RE | USART_CR1_TE|USART_CR1_M); // Enable USART, Receive and Transmit
 800247e:	4b66      	ldr	r3, [pc, #408]	; (8002618 <main+0x268>)
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	4b65      	ldr	r3, [pc, #404]	; (8002618 <main+0x268>)
 8002484:	4965      	ldr	r1, [pc, #404]	; (800261c <main+0x26c>)
 8002486:	430a      	orrs	r2, r1
 8002488:	601a      	str	r2, [r3, #0]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	LL_USART_EnableIT_RXNE(USART2);
 800248a:	4b63      	ldr	r3, [pc, #396]	; (8002618 <main+0x268>)
 800248c:	0018      	movs	r0, r3
 800248e:	f7ff ff11 	bl	80022b4 <LL_USART_EnableIT_RXNE_RXFNE>
	LL_USART_EnableIT_ERROR(USART2);
 8002492:	4b61      	ldr	r3, [pc, #388]	; (8002618 <main+0x268>)
 8002494:	0018      	movs	r0, r3
 8002496:	f7ff ff1b 	bl	80022d0 <LL_USART_EnableIT_ERROR>

	USART2->ICR|=USART_ICR_ORECF;
 800249a:	4b5f      	ldr	r3, [pc, #380]	; (8002618 <main+0x268>)
 800249c:	6a1a      	ldr	r2, [r3, #32]
 800249e:	4b5e      	ldr	r3, [pc, #376]	; (8002618 <main+0x268>)
 80024a0:	2108      	movs	r1, #8
 80024a2:	430a      	orrs	r2, r1
 80024a4:	621a      	str	r2, [r3, #32]

	uint8_t x=0x05;
 80024a6:	4b5e      	ldr	r3, [pc, #376]	; (8002620 <main+0x270>)
 80024a8:	18fb      	adds	r3, r7, r3
 80024aa:	2205      	movs	r2, #5
 80024ac:	701a      	strb	r2, [r3, #0]
	uint8_t y=0x03;
 80024ae:	4b5d      	ldr	r3, [pc, #372]	; (8002624 <main+0x274>)
 80024b0:	18fb      	adds	r3, r7, r3
 80024b2:	2203      	movs	r2, #3
 80024b4:	701a      	strb	r2, [r3, #0]

    int16_t signal[4096];
    uint16_t nsamples = sizeof(signal) / sizeof(signal[0]);
 80024b6:	4b5c      	ldr	r3, [pc, #368]	; (8002628 <main+0x278>)
 80024b8:	18fb      	adds	r3, r7, r3
 80024ba:	2280      	movs	r2, #128	; 0x80
 80024bc:	0152      	lsls	r2, r2, #5
 80024be:	801a      	strh	r2, [r3, #0]

    uint16_t k = 0;
 80024c0:	4b5a      	ldr	r3, [pc, #360]	; (800262c <main+0x27c>)
 80024c2:	18fb      	adds	r3, r7, r3
 80024c4:	2200      	movs	r2, #0
 80024c6:	801a      	strh	r2, [r3, #0]
    while(k < nsamples) {
 80024c8:	e05a      	b.n	8002580 <main+0x1d0>
        double t = ((double)k/2.0)/((double)nsamples);
 80024ca:	4e58      	ldr	r6, [pc, #352]	; (800262c <main+0x27c>)
 80024cc:	19bb      	adds	r3, r7, r6
 80024ce:	881b      	ldrh	r3, [r3, #0]
 80024d0:	0018      	movs	r0, r3
 80024d2:	f7ff fd9f 	bl	8002014 <__aeabi_ui2d>
 80024d6:	2200      	movs	r2, #0
 80024d8:	2380      	movs	r3, #128	; 0x80
 80024da:	05db      	lsls	r3, r3, #23
 80024dc:	f7fe fb30 	bl	8000b40 <__aeabi_ddiv>
 80024e0:	0002      	movs	r2, r0
 80024e2:	000b      	movs	r3, r1
 80024e4:	0014      	movs	r4, r2
 80024e6:	001d      	movs	r5, r3
 80024e8:	4b4f      	ldr	r3, [pc, #316]	; (8002628 <main+0x278>)
 80024ea:	18fb      	adds	r3, r7, r3
 80024ec:	881b      	ldrh	r3, [r3, #0]
 80024ee:	0018      	movs	r0, r3
 80024f0:	f7ff fd90 	bl	8002014 <__aeabi_ui2d>
 80024f4:	0002      	movs	r2, r0
 80024f6:	000b      	movs	r3, r1
 80024f8:	0020      	movs	r0, r4
 80024fa:	0029      	movs	r1, r5
 80024fc:	f7fe fb20 	bl	8000b40 <__aeabi_ddiv>
 8002500:	0002      	movs	r2, r0
 8002502:	000b      	movs	r3, r1
 8002504:	494a      	ldr	r1, [pc, #296]	; (8002630 <main+0x280>)
 8002506:	1878      	adds	r0, r7, r1
 8002508:	6002      	str	r2, [r0, #0]
 800250a:	6043      	str	r3, [r0, #4]
        signal[k] = 32767*sin(100.0 * TAU * t); // left
 800250c:	4a49      	ldr	r2, [pc, #292]	; (8002634 <main+0x284>)
 800250e:	4b4a      	ldr	r3, [pc, #296]	; (8002638 <main+0x288>)
 8002510:	1879      	adds	r1, r7, r1
 8002512:	6808      	ldr	r0, [r1, #0]
 8002514:	6849      	ldr	r1, [r1, #4]
 8002516:	f7fe ff19 	bl	800134c <__aeabi_dmul>
 800251a:	0002      	movs	r2, r0
 800251c:	000b      	movs	r3, r1
 800251e:	0010      	movs	r0, r2
 8002520:	0019      	movs	r1, r3
 8002522:	f00a fdf7 	bl	800d114 <sin>
 8002526:	2200      	movs	r2, #0
 8002528:	4b44      	ldr	r3, [pc, #272]	; (800263c <main+0x28c>)
 800252a:	f7fe ff0f 	bl	800134c <__aeabi_dmul>
 800252e:	0002      	movs	r2, r0
 8002530:	000b      	movs	r3, r1
 8002532:	19b9      	adds	r1, r7, r6
 8002534:	880c      	ldrh	r4, [r1, #0]
 8002536:	0010      	movs	r0, r2
 8002538:	0019      	movs	r1, r3
 800253a:	f7ff fd05 	bl	8001f48 <__aeabi_d2iz>
 800253e:	0003      	movs	r3, r0
 8002540:	b219      	sxth	r1, r3
 8002542:	4b3f      	ldr	r3, [pc, #252]	; (8002640 <main+0x290>)
 8002544:	4a3f      	ldr	r2, [pc, #252]	; (8002644 <main+0x294>)
 8002546:	4694      	mov	ip, r2
 8002548:	44bc      	add	ip, r7
 800254a:	4463      	add	r3, ip
 800254c:	0062      	lsls	r2, r4, #1
 800254e:	52d1      	strh	r1, [r2, r3]
        signal[k+1] = signal[k]; // right
 8002550:	19bb      	adds	r3, r7, r6
 8002552:	8819      	ldrh	r1, [r3, #0]
 8002554:	19bb      	adds	r3, r7, r6
 8002556:	881b      	ldrh	r3, [r3, #0]
 8002558:	1c5a      	adds	r2, r3, #1
 800255a:	4b39      	ldr	r3, [pc, #228]	; (8002640 <main+0x290>)
 800255c:	4839      	ldr	r0, [pc, #228]	; (8002644 <main+0x294>)
 800255e:	4684      	mov	ip, r0
 8002560:	44bc      	add	ip, r7
 8002562:	4463      	add	r3, ip
 8002564:	0049      	lsls	r1, r1, #1
 8002566:	5ec9      	ldrsh	r1, [r1, r3]
 8002568:	4b35      	ldr	r3, [pc, #212]	; (8002640 <main+0x290>)
 800256a:	4836      	ldr	r0, [pc, #216]	; (8002644 <main+0x294>)
 800256c:	4684      	mov	ip, r0
 800256e:	44bc      	add	ip, r7
 8002570:	4463      	add	r3, ip
 8002572:	0052      	lsls	r2, r2, #1
 8002574:	52d1      	strh	r1, [r2, r3]
        k += 2;
 8002576:	19bb      	adds	r3, r7, r6
 8002578:	19ba      	adds	r2, r7, r6
 800257a:	8812      	ldrh	r2, [r2, #0]
 800257c:	3202      	adds	r2, #2
 800257e:	801a      	strh	r2, [r3, #0]
    while(k < nsamples) {
 8002580:	4b2a      	ldr	r3, [pc, #168]	; (800262c <main+0x27c>)
 8002582:	18fa      	adds	r2, r7, r3
 8002584:	4b28      	ldr	r3, [pc, #160]	; (8002628 <main+0x278>)
 8002586:	18fb      	adds	r3, r7, r3
 8002588:	8812      	ldrh	r2, [r2, #0]
 800258a:	881b      	ldrh	r3, [r3, #0]
 800258c:	429a      	cmp	r2, r3
 800258e:	d39c      	bcc.n	80024ca <main+0x11a>
    }

	I2C_SOUND_ChangePage(0x01);
 8002590:	2001      	movs	r0, #1
 8002592:	f001 f87f 	bl	8003694 <I2C_SOUND_ChangePage>
	WriteReg_I2C_SOUND(0x01, 0x00);
 8002596:	2100      	movs	r1, #0
 8002598:	2001      	movs	r0, #1
 800259a:	f001 f899 	bl	80036d0 <WriteReg_I2C_SOUND>
	I2C_SOUND_ChangePage(0x00);
 800259e:	2000      	movs	r0, #0
 80025a0:	f001 f878 	bl	8003694 <I2C_SOUND_ChangePage>
	WriteReg_I2C_SOUND(0x41, 0x30);// 0x81 - 0x30 available
 80025a4:	2130      	movs	r1, #48	; 0x30
 80025a6:	2041      	movs	r0, #65	; 0x41
 80025a8:	f001 f892 	bl	80036d0 <WriteReg_I2C_SOUND>
//	I2C_SOUND_ChangePage(0x00);
	I2C_SOUND_ChangePage(0x01);
 80025ac:	2001      	movs	r0, #1
 80025ae:	f001 f871 	bl	8003694 <I2C_SOUND_ChangePage>
	WriteReg_I2C_SOUND(0x10, 0x00);	//Headphone is muted// 1<<6 by SB
 80025b2:	2100      	movs	r1, #0
 80025b4:	2010      	movs	r0, #16
 80025b6:	f001 f88b 	bl	80036d0 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x2E, 0xFF);	//SPK attn. Gain =0dB (P1, R46, D6-D0=000000) FF- speaker muted, 0x00 - 0x74 - available
 80025ba:	21ff      	movs	r1, #255	; 0xff
 80025bc:	202e      	movs	r0, #46	; 0x2e
 80025be:	f001 f887 	bl	80036d0 <WriteReg_I2C_SOUND>

	GPIOC->ODR |= 1 << 6;
 80025c2:	4b21      	ldr	r3, [pc, #132]	; (8002648 <main+0x298>)
 80025c4:	695a      	ldr	r2, [r3, #20]
 80025c6:	4b20      	ldr	r3, [pc, #128]	; (8002648 <main+0x298>)
 80025c8:	2140      	movs	r1, #64	; 0x40
 80025ca:	430a      	orrs	r2, r1
 80025cc:	615a      	str	r2, [r3, #20]
	while (1) {
		cmdExecute(cmd2Execute);
 80025ce:	4b1f      	ldr	r3, [pc, #124]	; (800264c <main+0x29c>)
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	0018      	movs	r0, r3
 80025d4:	f002 f85a 	bl	800468c <cmdExecute>
		HAL_I2S_Transmit(&hi2s1, (uint16_t*)signal, nsamples,
 80025d8:	2301      	movs	r3, #1
 80025da:	425c      	negs	r4, r3
 80025dc:	4b12      	ldr	r3, [pc, #72]	; (8002628 <main+0x278>)
 80025de:	18fb      	adds	r3, r7, r3
 80025e0:	881a      	ldrh	r2, [r3, #0]
 80025e2:	2310      	movs	r3, #16
 80025e4:	18f9      	adds	r1, r7, r3
 80025e6:	481a      	ldr	r0, [pc, #104]	; (8002650 <main+0x2a0>)
 80025e8:	0023      	movs	r3, r4
 80025ea:	f005 f8e5 	bl	80077b8 <HAL_I2S_Transmit>
		                               HAL_MAX_DELAY);
		I2C_SOUND_ChangePage(0x00);
 80025ee:	2000      	movs	r0, #0
 80025f0:	f001 f850 	bl	8003694 <I2C_SOUND_ChangePage>
		cmdExecute(cmd2Execute);
 80025f4:	e7eb      	b.n	80025ce <main+0x21e>
 80025f6:	46c0      	nop			; (mov r8, r8)
 80025f8:	ffffdfcc 	.word	0xffffdfcc
 80025fc:	0000202c 	.word	0x0000202c
 8002600:	0000202a 	.word	0x0000202a
 8002604:	00002028 	.word	0x00002028
 8002608:	00002026 	.word	0x00002026
 800260c:	00002024 	.word	0x00002024
 8002610:	40021000 	.word	0x40021000
 8002614:	20003354 	.word	0x20003354
 8002618:	40004400 	.word	0x40004400
 800261c:	1000100d 	.word	0x1000100d
 8002620:	00002023 	.word	0x00002023
 8002624:	00002022 	.word	0x00002022
 8002628:	00002020 	.word	0x00002020
 800262c:	0000202e 	.word	0x0000202e
 8002630:	00002018 	.word	0x00002018
 8002634:	59d5433b 	.word	0x59d5433b
 8002638:	4083a28c 	.word	0x4083a28c
 800263c:	40dfffc0 	.word	0x40dfffc0
 8002640:	ffffdfe0 	.word	0xffffdfe0
 8002644:	00002030 	.word	0x00002030
 8002648:	50000800 	.word	0x50000800
 800264c:	2000345e 	.word	0x2000345e
 8002650:	20003460 	.word	0x20003460

08002654 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002654:	b590      	push	{r4, r7, lr}
 8002656:	b0a1      	sub	sp, #132	; 0x84
 8002658:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800265a:	2448      	movs	r4, #72	; 0x48
 800265c:	193b      	adds	r3, r7, r4
 800265e:	0018      	movs	r0, r3
 8002660:	2338      	movs	r3, #56	; 0x38
 8002662:	001a      	movs	r2, r3
 8002664:	2100      	movs	r1, #0
 8002666:	f00a fd4d 	bl	800d104 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800266a:	2338      	movs	r3, #56	; 0x38
 800266c:	18fb      	adds	r3, r7, r3
 800266e:	0018      	movs	r0, r3
 8002670:	2310      	movs	r3, #16
 8002672:	001a      	movs	r2, r3
 8002674:	2100      	movs	r1, #0
 8002676:	f00a fd45 	bl	800d104 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800267a:	1d3b      	adds	r3, r7, #4
 800267c:	0018      	movs	r0, r3
 800267e:	2334      	movs	r3, #52	; 0x34
 8002680:	001a      	movs	r2, r3
 8002682:	2100      	movs	r1, #0
 8002684:	f00a fd3e 	bl	800d104 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002688:	2380      	movs	r3, #128	; 0x80
 800268a:	009b      	lsls	r3, r3, #2
 800268c:	0018      	movs	r0, r3
 800268e:	f005 faa7 	bl	8007be0 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002692:	193b      	adds	r3, r7, r4
 8002694:	2202      	movs	r2, #2
 8002696:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002698:	193b      	adds	r3, r7, r4
 800269a:	2280      	movs	r2, #128	; 0x80
 800269c:	0052      	lsls	r2, r2, #1
 800269e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80026a0:	0021      	movs	r1, r4
 80026a2:	187b      	adds	r3, r7, r1
 80026a4:	2200      	movs	r2, #0
 80026a6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80026a8:	187b      	adds	r3, r7, r1
 80026aa:	2240      	movs	r2, #64	; 0x40
 80026ac:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026ae:	187b      	adds	r3, r7, r1
 80026b0:	2202      	movs	r2, #2
 80026b2:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80026b4:	187b      	adds	r3, r7, r1
 80026b6:	2202      	movs	r2, #2
 80026b8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80026ba:	187b      	adds	r3, r7, r1
 80026bc:	2200      	movs	r2, #0
 80026be:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80026c0:	187b      	adds	r3, r7, r1
 80026c2:	2208      	movs	r2, #8
 80026c4:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80026c6:	187b      	adds	r3, r7, r1
 80026c8:	2280      	movs	r2, #128	; 0x80
 80026ca:	0292      	lsls	r2, r2, #10
 80026cc:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80026ce:	187b      	adds	r3, r7, r1
 80026d0:	2280      	movs	r2, #128	; 0x80
 80026d2:	0492      	lsls	r2, r2, #18
 80026d4:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80026d6:	187b      	adds	r3, r7, r1
 80026d8:	2280      	movs	r2, #128	; 0x80
 80026da:	0592      	lsls	r2, r2, #22
 80026dc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026de:	187b      	adds	r3, r7, r1
 80026e0:	0018      	movs	r0, r3
 80026e2:	f005 fac9 	bl	8007c78 <HAL_RCC_OscConfig>
 80026e6:	1e03      	subs	r3, r0, #0
 80026e8:	d001      	beq.n	80026ee <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80026ea:	f002 f937 	bl	800495c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026ee:	2138      	movs	r1, #56	; 0x38
 80026f0:	187b      	adds	r3, r7, r1
 80026f2:	2207      	movs	r2, #7
 80026f4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80026f6:	187b      	adds	r3, r7, r1
 80026f8:	2202      	movs	r2, #2
 80026fa:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026fc:	187b      	adds	r3, r7, r1
 80026fe:	2200      	movs	r2, #0
 8002700:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002702:	187b      	adds	r3, r7, r1
 8002704:	2200      	movs	r2, #0
 8002706:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002708:	187b      	adds	r3, r7, r1
 800270a:	2102      	movs	r1, #2
 800270c:	0018      	movs	r0, r3
 800270e:	f005 fdd3 	bl	80082b8 <HAL_RCC_ClockConfig>
 8002712:	1e03      	subs	r3, r0, #0
 8002714:	d001      	beq.n	800271a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002716:	f002 f921 	bl	800495c <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 800271a:	1d3b      	adds	r3, r7, #4
 800271c:	4a0c      	ldr	r2, [pc, #48]	; (8002750 <SystemClock_Config+0xfc>)
 800271e:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_I2S1|RCC_PERIPHCLK_TIM1;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002720:	1d3b      	adds	r3, r7, #4
 8002722:	2200      	movs	r2, #0
 8002724:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002726:	1d3b      	adds	r3, r7, #4
 8002728:	2200      	movs	r2, #0
 800272a:	611a      	str	r2, [r3, #16]
  PeriphClkInit.I2s1ClockSelection = RCC_I2S1CLKSOURCE_SYSCLK;
 800272c:	1d3b      	adds	r3, r7, #4
 800272e:	2200      	movs	r2, #0
 8002730:	615a      	str	r2, [r3, #20]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 8002732:	1d3b      	adds	r3, r7, #4
 8002734:	2200      	movs	r2, #0
 8002736:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002738:	1d3b      	adds	r3, r7, #4
 800273a:	0018      	movs	r0, r3
 800273c:	f005 ff66 	bl	800860c <HAL_RCCEx_PeriphCLKConfig>
 8002740:	1e03      	subs	r3, r0, #0
 8002742:	d001      	beq.n	8002748 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8002744:	f002 f90a 	bl	800495c <Error_Handler>
  }
}
 8002748:	46c0      	nop			; (mov r8, r8)
 800274a:	46bd      	mov	sp, r7
 800274c:	b021      	add	sp, #132	; 0x84
 800274e:	bd90      	pop	{r4, r7, pc}
 8002750:	00200822 	.word	0x00200822

08002754 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8002758:	4b15      	ldr	r3, [pc, #84]	; (80027b0 <MX_COMP1_Init+0x5c>)
 800275a:	4a16      	ldr	r2, [pc, #88]	; (80027b4 <MX_COMP1_Init+0x60>)
 800275c:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 800275e:	4b14      	ldr	r3, [pc, #80]	; (80027b0 <MX_COMP1_Init+0x5c>)
 8002760:	2280      	movs	r2, #128	; 0x80
 8002762:	0052      	lsls	r2, r2, #1
 8002764:	611a      	str	r2, [r3, #16]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 8002766:	4b12      	ldr	r3, [pc, #72]	; (80027b0 <MX_COMP1_Init+0x5c>)
 8002768:	2230      	movs	r2, #48	; 0x30
 800276a:	615a      	str	r2, [r3, #20]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800276c:	4b10      	ldr	r3, [pc, #64]	; (80027b0 <MX_COMP1_Init+0x5c>)
 800276e:	2200      	movs	r2, #0
 8002770:	61da      	str	r2, [r3, #28]
  hcomp1.Init.WindowOutput = COMP_WINDOWOUTPUT_EACH_COMP;
 8002772:	4b0f      	ldr	r3, [pc, #60]	; (80027b0 <MX_COMP1_Init+0x5c>)
 8002774:	2200      	movs	r2, #0
 8002776:	609a      	str	r2, [r3, #8]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8002778:	4b0d      	ldr	r3, [pc, #52]	; (80027b0 <MX_COMP1_Init+0x5c>)
 800277a:	2200      	movs	r2, #0
 800277c:	619a      	str	r2, [r3, #24]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_TIM1_OC5;
 800277e:	4b0c      	ldr	r3, [pc, #48]	; (80027b0 <MX_COMP1_Init+0x5c>)
 8002780:	2280      	movs	r2, #128	; 0x80
 8002782:	0392      	lsls	r2, r2, #14
 8002784:	621a      	str	r2, [r3, #32]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 8002786:	4b0a      	ldr	r3, [pc, #40]	; (80027b0 <MX_COMP1_Init+0x5c>)
 8002788:	2200      	movs	r2, #0
 800278a:	60da      	str	r2, [r3, #12]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 800278c:	4b08      	ldr	r3, [pc, #32]	; (80027b0 <MX_COMP1_Init+0x5c>)
 800278e:	2200      	movs	r2, #0
 8002790:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_EVENT_RISING;
 8002792:	4b07      	ldr	r3, [pc, #28]	; (80027b0 <MX_COMP1_Init+0x5c>)
 8002794:	2212      	movs	r2, #18
 8002796:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8002798:	4b05      	ldr	r3, [pc, #20]	; (80027b0 <MX_COMP1_Init+0x5c>)
 800279a:	0018      	movs	r0, r3
 800279c:	f002 fecc 	bl	8005538 <HAL_COMP_Init>
 80027a0:	1e03      	subs	r3, r0, #0
 80027a2:	d001      	beq.n	80027a8 <MX_COMP1_Init+0x54>
  {
    Error_Handler();
 80027a4:	f002 f8da 	bl	800495c <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 80027a8:	46c0      	nop			; (mov r8, r8)
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	46c0      	nop			; (mov r8, r8)
 80027b0:	20003354 	.word	0x20003354
 80027b4:	40010200 	.word	0x40010200

080027b8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80027bc:	4b1b      	ldr	r3, [pc, #108]	; (800282c <MX_I2C1_Init+0x74>)
 80027be:	4a1c      	ldr	r2, [pc, #112]	; (8002830 <MX_I2C1_Init+0x78>)
 80027c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x1094102C;
 80027c2:	4b1a      	ldr	r3, [pc, #104]	; (800282c <MX_I2C1_Init+0x74>)
 80027c4:	4a1b      	ldr	r2, [pc, #108]	; (8002834 <MX_I2C1_Init+0x7c>)
 80027c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80027c8:	4b18      	ldr	r3, [pc, #96]	; (800282c <MX_I2C1_Init+0x74>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80027ce:	4b17      	ldr	r3, [pc, #92]	; (800282c <MX_I2C1_Init+0x74>)
 80027d0:	2201      	movs	r2, #1
 80027d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80027d4:	4b15      	ldr	r3, [pc, #84]	; (800282c <MX_I2C1_Init+0x74>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80027da:	4b14      	ldr	r3, [pc, #80]	; (800282c <MX_I2C1_Init+0x74>)
 80027dc:	2200      	movs	r2, #0
 80027de:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80027e0:	4b12      	ldr	r3, [pc, #72]	; (800282c <MX_I2C1_Init+0x74>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80027e6:	4b11      	ldr	r3, [pc, #68]	; (800282c <MX_I2C1_Init+0x74>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80027ec:	4b0f      	ldr	r3, [pc, #60]	; (800282c <MX_I2C1_Init+0x74>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80027f2:	4b0e      	ldr	r3, [pc, #56]	; (800282c <MX_I2C1_Init+0x74>)
 80027f4:	0018      	movs	r0, r3
 80027f6:	f003 fd5d 	bl	80062b4 <HAL_I2C_Init>
 80027fa:	1e03      	subs	r3, r0, #0
 80027fc:	d001      	beq.n	8002802 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80027fe:	f002 f8ad 	bl	800495c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002802:	4b0a      	ldr	r3, [pc, #40]	; (800282c <MX_I2C1_Init+0x74>)
 8002804:	2100      	movs	r1, #0
 8002806:	0018      	movs	r0, r3
 8002808:	f004 fe48 	bl	800749c <HAL_I2CEx_ConfigAnalogFilter>
 800280c:	1e03      	subs	r3, r0, #0
 800280e:	d001      	beq.n	8002814 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002810:	f002 f8a4 	bl	800495c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002814:	4b05      	ldr	r3, [pc, #20]	; (800282c <MX_I2C1_Init+0x74>)
 8002816:	2100      	movs	r1, #0
 8002818:	0018      	movs	r0, r3
 800281a:	f004 fe8b 	bl	8007534 <HAL_I2CEx_ConfigDigitalFilter>
 800281e:	1e03      	subs	r3, r0, #0
 8002820:	d001      	beq.n	8002826 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002822:	f002 f89b 	bl	800495c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002826:	46c0      	nop			; (mov r8, r8)
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}
 800282c:	20003234 	.word	0x20003234
 8002830:	40005400 	.word	0x40005400
 8002834:	1094102c 	.word	0x1094102c

08002838 <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 800283c:	4b11      	ldr	r3, [pc, #68]	; (8002884 <MX_I2S1_Init+0x4c>)
 800283e:	4a12      	ldr	r2, [pc, #72]	; (8002888 <MX_I2S1_Init+0x50>)
 8002840:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_TX;
 8002842:	4b10      	ldr	r3, [pc, #64]	; (8002884 <MX_I2S1_Init+0x4c>)
 8002844:	2280      	movs	r2, #128	; 0x80
 8002846:	0092      	lsls	r2, r2, #2
 8002848:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 800284a:	4b0e      	ldr	r3, [pc, #56]	; (8002884 <MX_I2S1_Init+0x4c>)
 800284c:	2200      	movs	r2, #0
 800284e:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 8002850:	4b0c      	ldr	r3, [pc, #48]	; (8002884 <MX_I2S1_Init+0x4c>)
 8002852:	2200      	movs	r2, #0
 8002854:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8002856:	4b0b      	ldr	r3, [pc, #44]	; (8002884 <MX_I2S1_Init+0x4c>)
 8002858:	2280      	movs	r2, #128	; 0x80
 800285a:	0092      	lsls	r2, r2, #2
 800285c:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 800285e:	4b09      	ldr	r3, [pc, #36]	; (8002884 <MX_I2S1_Init+0x4c>)
 8002860:	22fa      	movs	r2, #250	; 0xfa
 8002862:	0192      	lsls	r2, r2, #6
 8002864:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 8002866:	4b07      	ldr	r3, [pc, #28]	; (8002884 <MX_I2S1_Init+0x4c>)
 8002868:	2200      	movs	r2, #0
 800286a:	619a      	str	r2, [r3, #24]
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 800286c:	4b05      	ldr	r3, [pc, #20]	; (8002884 <MX_I2S1_Init+0x4c>)
 800286e:	0018      	movs	r0, r3
 8002870:	f004 feac 	bl	80075cc <HAL_I2S_Init>
 8002874:	1e03      	subs	r3, r0, #0
 8002876:	d001      	beq.n	800287c <MX_I2S1_Init+0x44>
  {
    Error_Handler();
 8002878:	f002 f870 	bl	800495c <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 800287c:	46c0      	nop			; (mov r8, r8)
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
 8002882:	46c0      	nop			; (mov r8, r8)
 8002884:	20003460 	.word	0x20003460
 8002888:	40013000 	.word	0x40013000

0800288c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002890:	4b1e      	ldr	r3, [pc, #120]	; (800290c <MX_SPI2_Init+0x80>)
 8002892:	2208      	movs	r2, #8
 8002894:	61da      	str	r2, [r3, #28]

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002896:	4b1d      	ldr	r3, [pc, #116]	; (800290c <MX_SPI2_Init+0x80>)
 8002898:	4a1d      	ldr	r2, [pc, #116]	; (8002910 <MX_SPI2_Init+0x84>)
 800289a:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800289c:	4b1b      	ldr	r3, [pc, #108]	; (800290c <MX_SPI2_Init+0x80>)
 800289e:	2282      	movs	r2, #130	; 0x82
 80028a0:	0052      	lsls	r2, r2, #1
 80028a2:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80028a4:	4b19      	ldr	r3, [pc, #100]	; (800290c <MX_SPI2_Init+0x80>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80028aa:	4b18      	ldr	r3, [pc, #96]	; (800290c <MX_SPI2_Init+0x80>)
 80028ac:	22e0      	movs	r2, #224	; 0xe0
 80028ae:	00d2      	lsls	r2, r2, #3
 80028b0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80028b2:	4b16      	ldr	r3, [pc, #88]	; (800290c <MX_SPI2_Init+0x80>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80028b8:	4b14      	ldr	r3, [pc, #80]	; (800290c <MX_SPI2_Init+0x80>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80028be:	4b13      	ldr	r3, [pc, #76]	; (800290c <MX_SPI2_Init+0x80>)
 80028c0:	2280      	movs	r2, #128	; 0x80
 80028c2:	0092      	lsls	r2, r2, #2
 80028c4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80028c6:	4b11      	ldr	r3, [pc, #68]	; (800290c <MX_SPI2_Init+0x80>)
 80028c8:	2208      	movs	r2, #8
 80028ca:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80028cc:	4b0f      	ldr	r3, [pc, #60]	; (800290c <MX_SPI2_Init+0x80>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80028d2:	4b0e      	ldr	r3, [pc, #56]	; (800290c <MX_SPI2_Init+0x80>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028d8:	4b0c      	ldr	r3, [pc, #48]	; (800290c <MX_SPI2_Init+0x80>)
 80028da:	2200      	movs	r2, #0
 80028dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80028de:	4b0b      	ldr	r3, [pc, #44]	; (800290c <MX_SPI2_Init+0x80>)
 80028e0:	2207      	movs	r2, #7
 80028e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80028e4:	4b09      	ldr	r3, [pc, #36]	; (800290c <MX_SPI2_Init+0x80>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80028ea:	4b08      	ldr	r3, [pc, #32]	; (800290c <MX_SPI2_Init+0x80>)
 80028ec:	2208      	movs	r2, #8
 80028ee:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80028f0:	4b06      	ldr	r3, [pc, #24]	; (800290c <MX_SPI2_Init+0x80>)
 80028f2:	0018      	movs	r0, r3
 80028f4:	f006 fb8a 	bl	800900c <HAL_SPI_Init>
 80028f8:	1e03      	subs	r3, r0, #0
 80028fa:	d001      	beq.n	8002900 <MX_SPI2_Init+0x74>
  {
    Error_Handler();
 80028fc:	f002 f82e 	bl	800495c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002900:	4b02      	ldr	r3, [pc, #8]	; (800290c <MX_SPI2_Init+0x80>)
 8002902:	2208      	movs	r2, #8
 8002904:	61da      	str	r2, [r3, #28]
  /* USER CODE END SPI2_Init 2 */

}
 8002906:	46c0      	nop			; (mov r8, r8)
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	200031b0 	.word	0x200031b0
 8002910:	40003800 	.word	0x40003800

08002914 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b09e      	sub	sp, #120	; 0x78
 8002918:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800291a:	2368      	movs	r3, #104	; 0x68
 800291c:	18fb      	adds	r3, r7, r3
 800291e:	0018      	movs	r0, r3
 8002920:	2310      	movs	r3, #16
 8002922:	001a      	movs	r2, r3
 8002924:	2100      	movs	r1, #0
 8002926:	f00a fbed 	bl	800d104 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800292a:	235c      	movs	r3, #92	; 0x5c
 800292c:	18fb      	adds	r3, r7, r3
 800292e:	0018      	movs	r0, r3
 8002930:	230c      	movs	r3, #12
 8002932:	001a      	movs	r2, r3
 8002934:	2100      	movs	r1, #0
 8002936:	f00a fbe5 	bl	800d104 <memset>
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 800293a:	2350      	movs	r3, #80	; 0x50
 800293c:	18fb      	adds	r3, r7, r3
 800293e:	0018      	movs	r0, r3
 8002940:	230c      	movs	r3, #12
 8002942:	001a      	movs	r2, r3
 8002944:	2100      	movs	r1, #0
 8002946:	f00a fbdd 	bl	800d104 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800294a:	2334      	movs	r3, #52	; 0x34
 800294c:	18fb      	adds	r3, r7, r3
 800294e:	0018      	movs	r0, r3
 8002950:	231c      	movs	r3, #28
 8002952:	001a      	movs	r2, r3
 8002954:	2100      	movs	r1, #0
 8002956:	f00a fbd5 	bl	800d104 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800295a:	003b      	movs	r3, r7
 800295c:	0018      	movs	r0, r3
 800295e:	2334      	movs	r3, #52	; 0x34
 8002960:	001a      	movs	r2, r3
 8002962:	2100      	movs	r1, #0
 8002964:	f00a fbce 	bl	800d104 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002968:	4b64      	ldr	r3, [pc, #400]	; (8002afc <MX_TIM1_Init+0x1e8>)
 800296a:	4a65      	ldr	r2, [pc, #404]	; (8002b00 <MX_TIM1_Init+0x1ec>)
 800296c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800296e:	4b63      	ldr	r3, [pc, #396]	; (8002afc <MX_TIM1_Init+0x1e8>)
 8002970:	2200      	movs	r2, #0
 8002972:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002974:	4b61      	ldr	r3, [pc, #388]	; (8002afc <MX_TIM1_Init+0x1e8>)
 8002976:	2200      	movs	r2, #0
 8002978:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 639;
 800297a:	4b60      	ldr	r3, [pc, #384]	; (8002afc <MX_TIM1_Init+0x1e8>)
 800297c:	4a61      	ldr	r2, [pc, #388]	; (8002b04 <MX_TIM1_Init+0x1f0>)
 800297e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002980:	4b5e      	ldr	r3, [pc, #376]	; (8002afc <MX_TIM1_Init+0x1e8>)
 8002982:	2200      	movs	r2, #0
 8002984:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002986:	4b5d      	ldr	r3, [pc, #372]	; (8002afc <MX_TIM1_Init+0x1e8>)
 8002988:	2200      	movs	r2, #0
 800298a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800298c:	4b5b      	ldr	r3, [pc, #364]	; (8002afc <MX_TIM1_Init+0x1e8>)
 800298e:	2280      	movs	r2, #128	; 0x80
 8002990:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002992:	4b5a      	ldr	r3, [pc, #360]	; (8002afc <MX_TIM1_Init+0x1e8>)
 8002994:	0018      	movs	r0, r3
 8002996:	f007 ff2d 	bl	800a7f4 <HAL_TIM_Base_Init>
 800299a:	1e03      	subs	r3, r0, #0
 800299c:	d001      	beq.n	80029a2 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 800299e:	f001 ffdd 	bl	800495c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029a2:	2168      	movs	r1, #104	; 0x68
 80029a4:	187b      	adds	r3, r7, r1
 80029a6:	2280      	movs	r2, #128	; 0x80
 80029a8:	0152      	lsls	r2, r2, #5
 80029aa:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80029ac:	187a      	adds	r2, r7, r1
 80029ae:	4b53      	ldr	r3, [pc, #332]	; (8002afc <MX_TIM1_Init+0x1e8>)
 80029b0:	0011      	movs	r1, r2
 80029b2:	0018      	movs	r0, r3
 80029b4:	f008 f9b6 	bl	800ad24 <HAL_TIM_ConfigClockSource>
 80029b8:	1e03      	subs	r3, r0, #0
 80029ba:	d001      	beq.n	80029c0 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 80029bc:	f001 ffce 	bl	800495c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80029c0:	4b4e      	ldr	r3, [pc, #312]	; (8002afc <MX_TIM1_Init+0x1e8>)
 80029c2:	0018      	movs	r0, r3
 80029c4:	f007 ff6e 	bl	800a8a4 <HAL_TIM_PWM_Init>
 80029c8:	1e03      	subs	r3, r0, #0
 80029ca:	d001      	beq.n	80029d0 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 80029cc:	f001 ffc6 	bl	800495c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029d0:	215c      	movs	r1, #92	; 0x5c
 80029d2:	187b      	adds	r3, r7, r1
 80029d4:	2200      	movs	r2, #0
 80029d6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80029d8:	187b      	adds	r3, r7, r1
 80029da:	2200      	movs	r2, #0
 80029dc:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029de:	187b      	adds	r3, r7, r1
 80029e0:	2200      	movs	r2, #0
 80029e2:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80029e4:	187a      	adds	r2, r7, r1
 80029e6:	4b45      	ldr	r3, [pc, #276]	; (8002afc <MX_TIM1_Init+0x1e8>)
 80029e8:	0011      	movs	r1, r2
 80029ea:	0018      	movs	r0, r3
 80029ec:	f008 fe6a 	bl	800b6c4 <HAL_TIMEx_MasterConfigSynchronization>
 80029f0:	1e03      	subs	r3, r0, #0
 80029f2:	d001      	beq.n	80029f8 <MX_TIM1_Init+0xe4>
  {
    Error_Handler();
 80029f4:	f001 ffb2 	bl	800495c <Error_Handler>
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 80029f8:	2150      	movs	r1, #80	; 0x50
 80029fa:	187b      	adds	r3, r7, r1
 80029fc:	2202      	movs	r2, #2
 80029fe:	601a      	str	r2, [r3, #0]
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 8002a00:	187b      	adds	r3, r7, r1
 8002a02:	2201      	movs	r2, #1
 8002a04:	605a      	str	r2, [r3, #4]
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 8002a06:	187b      	adds	r3, r7, r1
 8002a08:	2200      	movs	r2, #0
 8002a0a:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8002a0c:	187a      	adds	r2, r7, r1
 8002a0e:	4b3b      	ldr	r3, [pc, #236]	; (8002afc <MX_TIM1_Init+0x1e8>)
 8002a10:	2101      	movs	r1, #1
 8002a12:	0018      	movs	r0, r3
 8002a14:	f008 ff6a 	bl	800b8ec <HAL_TIMEx_ConfigBreakInput>
 8002a18:	1e03      	subs	r3, r0, #0
 8002a1a:	d001      	beq.n	8002a20 <MX_TIM1_Init+0x10c>
  {
    Error_Handler();
 8002a1c:	f001 ff9e 	bl	800495c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a20:	2134      	movs	r1, #52	; 0x34
 8002a22:	187b      	adds	r3, r7, r1
 8002a24:	2260      	movs	r2, #96	; 0x60
 8002a26:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 300;
 8002a28:	187b      	adds	r3, r7, r1
 8002a2a:	2296      	movs	r2, #150	; 0x96
 8002a2c:	0052      	lsls	r2, r2, #1
 8002a2e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a30:	187b      	adds	r3, r7, r1
 8002a32:	2200      	movs	r2, #0
 8002a34:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002a36:	187b      	adds	r3, r7, r1
 8002a38:	2200      	movs	r2, #0
 8002a3a:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002a3c:	187b      	adds	r3, r7, r1
 8002a3e:	2204      	movs	r2, #4
 8002a40:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002a42:	187b      	adds	r3, r7, r1
 8002a44:	2200      	movs	r2, #0
 8002a46:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002a48:	187b      	adds	r3, r7, r1
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a4e:	1879      	adds	r1, r7, r1
 8002a50:	4b2a      	ldr	r3, [pc, #168]	; (8002afc <MX_TIM1_Init+0x1e8>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	0018      	movs	r0, r3
 8002a56:	f008 f86f 	bl	800ab38 <HAL_TIM_PWM_ConfigChannel>
 8002a5a:	1e03      	subs	r3, r0, #0
 8002a5c:	d001      	beq.n	8002a62 <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 8002a5e:	f001 ff7d 	bl	800495c <Error_Handler>
  }
  sConfigOC.Pulse = 50;
 8002a62:	2134      	movs	r1, #52	; 0x34
 8002a64:	187b      	adds	r3, r7, r1
 8002a66:	2232      	movs	r2, #50	; 0x32
 8002a68:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_5) != HAL_OK)
 8002a6a:	1879      	adds	r1, r7, r1
 8002a6c:	4b23      	ldr	r3, [pc, #140]	; (8002afc <MX_TIM1_Init+0x1e8>)
 8002a6e:	2210      	movs	r2, #16
 8002a70:	0018      	movs	r0, r3
 8002a72:	f008 f861 	bl	800ab38 <HAL_TIM_PWM_ConfigChannel>
 8002a76:	1e03      	subs	r3, r0, #0
 8002a78:	d001      	beq.n	8002a7e <MX_TIM1_Init+0x16a>
  {
    Error_Handler();
 8002a7a:	f001 ff6f 	bl	800495c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8002a7e:	003b      	movs	r3, r7
 8002a80:	2280      	movs	r2, #128	; 0x80
 8002a82:	0112      	lsls	r2, r2, #4
 8002a84:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8002a86:	003b      	movs	r3, r7
 8002a88:	2280      	movs	r2, #128	; 0x80
 8002a8a:	00d2      	lsls	r2, r2, #3
 8002a8c:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002a8e:	003b      	movs	r3, r7
 8002a90:	2200      	movs	r2, #0
 8002a92:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002a94:	003b      	movs	r3, r7
 8002a96:	2200      	movs	r2, #0
 8002a98:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8002a9a:	003b      	movs	r3, r7
 8002a9c:	2280      	movs	r2, #128	; 0x80
 8002a9e:	0152      	lsls	r2, r2, #5
 8002aa0:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002aa2:	003b      	movs	r3, r7
 8002aa4:	2280      	movs	r2, #128	; 0x80
 8002aa6:	0192      	lsls	r2, r2, #6
 8002aa8:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 10;
 8002aaa:	003b      	movs	r3, r7
 8002aac:	220a      	movs	r2, #10
 8002aae:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002ab0:	003b      	movs	r3, r7
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002ab6:	003b      	movs	r3, r7
 8002ab8:	2200      	movs	r2, #0
 8002aba:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002abc:	003b      	movs	r3, r7
 8002abe:	2280      	movs	r2, #128	; 0x80
 8002ac0:	0492      	lsls	r2, r2, #18
 8002ac2:	625a      	str	r2, [r3, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002ac4:	003b      	movs	r3, r7
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	629a      	str	r2, [r3, #40]	; 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002aca:	003b      	movs	r3, r7
 8002acc:	2200      	movs	r2, #0
 8002ace:	62da      	str	r2, [r3, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 8002ad0:	003b      	movs	r3, r7
 8002ad2:	2280      	movs	r2, #128	; 0x80
 8002ad4:	01d2      	lsls	r2, r2, #7
 8002ad6:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002ad8:	003a      	movs	r2, r7
 8002ada:	4b08      	ldr	r3, [pc, #32]	; (8002afc <MX_TIM1_Init+0x1e8>)
 8002adc:	0011      	movs	r1, r2
 8002ade:	0018      	movs	r0, r3
 8002ae0:	f008 fe5e 	bl	800b7a0 <HAL_TIMEx_ConfigBreakDeadTime>
 8002ae4:	1e03      	subs	r3, r0, #0
 8002ae6:	d001      	beq.n	8002aec <MX_TIM1_Init+0x1d8>
  {
    Error_Handler();
 8002ae8:	f001 ff38 	bl	800495c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002aec:	4b03      	ldr	r3, [pc, #12]	; (8002afc <MX_TIM1_Init+0x1e8>)
 8002aee:	0018      	movs	r0, r3
 8002af0:	f002 f97a 	bl	8004de8 <HAL_TIM_MspPostInit>

}
 8002af4:	46c0      	nop			; (mov r8, r8)
 8002af6:	46bd      	mov	sp, r7
 8002af8:	b01e      	add	sp, #120	; 0x78
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	20003408 	.word	0x20003408
 8002b00:	40012c00 	.word	0x40012c00
 8002b04:	0000027f 	.word	0x0000027f

08002b08 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002b08:	b590      	push	{r4, r7, lr}
 8002b0a:	b08f      	sub	sp, #60	; 0x3c
 8002b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002b0e:	2418      	movs	r4, #24
 8002b10:	193b      	adds	r3, r7, r4
 8002b12:	0018      	movs	r0, r3
 8002b14:	2320      	movs	r3, #32
 8002b16:	001a      	movs	r2, r3
 8002b18:	2100      	movs	r1, #0
 8002b1a:	f00a faf3 	bl	800d104 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b1e:	003b      	movs	r3, r7
 8002b20:	0018      	movs	r0, r3
 8002b22:	2318      	movs	r3, #24
 8002b24:	001a      	movs	r2, r3
 8002b26:	2100      	movs	r1, #0
 8002b28:	f00a faec 	bl	800d104 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8002b2c:	2380      	movs	r3, #128	; 0x80
 8002b2e:	029b      	lsls	r3, r3, #10
 8002b30:	0018      	movs	r0, r3
 8002b32:	f7ff fc11 	bl	8002358 <LL_APB1_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8002b36:	2001      	movs	r0, #1
 8002b38:	f7ff fc24 	bl	8002384 <LL_IOP_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8002b3c:	003b      	movs	r3, r7
 8002b3e:	2204      	movs	r2, #4
 8002b40:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002b42:	003b      	movs	r3, r7
 8002b44:	2202      	movs	r2, #2
 8002b46:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002b48:	003b      	movs	r3, r7
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002b4e:	003b      	movs	r3, r7
 8002b50:	2200      	movs	r2, #0
 8002b52:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002b54:	003b      	movs	r3, r7
 8002b56:	2200      	movs	r2, #0
 8002b58:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8002b5a:	003b      	movs	r3, r7
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b60:	003a      	movs	r2, r7
 8002b62:	23a0      	movs	r3, #160	; 0xa0
 8002b64:	05db      	lsls	r3, r3, #23
 8002b66:	0011      	movs	r1, r2
 8002b68:	0018      	movs	r0, r3
 8002b6a:	f009 ff4d 	bl	800ca08 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8002b6e:	003b      	movs	r3, r7
 8002b70:	2208      	movs	r2, #8
 8002b72:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002b74:	003b      	movs	r3, r7
 8002b76:	2202      	movs	r2, #2
 8002b78:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002b7a:	003b      	movs	r3, r7
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002b80:	003b      	movs	r3, r7
 8002b82:	2200      	movs	r2, #0
 8002b84:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002b86:	003b      	movs	r3, r7
 8002b88:	2200      	movs	r2, #0
 8002b8a:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8002b8c:	003b      	movs	r3, r7
 8002b8e:	2201      	movs	r2, #1
 8002b90:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b92:	003a      	movs	r2, r7
 8002b94:	23a0      	movs	r3, #160	; 0xa0
 8002b96:	05db      	lsls	r3, r3, #23
 8002b98:	0011      	movs	r1, r2
 8002b9a:	0018      	movs	r0, r3
 8002b9c:	f009 ff34 	bl	800ca08 <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, 0);
 8002ba0:	2100      	movs	r1, #0
 8002ba2:	201c      	movs	r0, #28
 8002ba4:	f7ff fa94 	bl	80020d0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8002ba8:	201c      	movs	r0, #28
 8002baa:	f7ff fa77 	bl	800209c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8002bae:	193b      	adds	r3, r7, r4
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	601a      	str	r2, [r3, #0]
  USART_InitStruct.BaudRate = 57600;
 8002bb4:	193b      	adds	r3, r7, r4
 8002bb6:	22e1      	movs	r2, #225	; 0xe1
 8002bb8:	0212      	lsls	r2, r2, #8
 8002bba:	605a      	str	r2, [r3, #4]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_9B;
 8002bbc:	193b      	adds	r3, r7, r4
 8002bbe:	2280      	movs	r2, #128	; 0x80
 8002bc0:	0152      	lsls	r2, r2, #5
 8002bc2:	609a      	str	r2, [r3, #8]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002bc4:	0021      	movs	r1, r4
 8002bc6:	187b      	adds	r3, r7, r1
 8002bc8:	2200      	movs	r2, #0
 8002bca:	60da      	str	r2, [r3, #12]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002bcc:	187b      	adds	r3, r7, r1
 8002bce:	2200      	movs	r2, #0
 8002bd0:	611a      	str	r2, [r3, #16]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002bd2:	187b      	adds	r3, r7, r1
 8002bd4:	220c      	movs	r2, #12
 8002bd6:	615a      	str	r2, [r3, #20]
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002bd8:	187b      	adds	r3, r7, r1
 8002bda:	2200      	movs	r2, #0
 8002bdc:	619a      	str	r2, [r3, #24]
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002bde:	187b      	adds	r3, r7, r1
 8002be0:	2200      	movs	r2, #0
 8002be2:	61da      	str	r2, [r3, #28]
  LL_USART_Init(USART2, &USART_InitStruct);
 8002be4:	187b      	adds	r3, r7, r1
 8002be6:	4a16      	ldr	r2, [pc, #88]	; (8002c40 <MX_USART2_UART_Init+0x138>)
 8002be8:	0019      	movs	r1, r3
 8002bea:	0010      	movs	r0, r2
 8002bec:	f00a f9d8 	bl	800cfa0 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART2, LL_USART_FIFOTHRESHOLD_1_8);
 8002bf0:	4b13      	ldr	r3, [pc, #76]	; (8002c40 <MX_USART2_UART_Init+0x138>)
 8002bf2:	2100      	movs	r1, #0
 8002bf4:	0018      	movs	r0, r3
 8002bf6:	f7ff faf7 	bl	80021e8 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART2, LL_USART_FIFOTHRESHOLD_1_8);
 8002bfa:	4b11      	ldr	r3, [pc, #68]	; (8002c40 <MX_USART2_UART_Init+0x138>)
 8002bfc:	2100      	movs	r1, #0
 8002bfe:	0018      	movs	r0, r3
 8002c00:	f7ff fb04 	bl	800220c <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART2);
 8002c04:	4b0e      	ldr	r3, [pc, #56]	; (8002c40 <MX_USART2_UART_Init+0x138>)
 8002c06:	0018      	movs	r0, r3
 8002c08:	f7ff fade 	bl	80021c8 <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART2);
 8002c0c:	4b0c      	ldr	r3, [pc, #48]	; (8002c40 <MX_USART2_UART_Init+0x138>)
 8002c0e:	0018      	movs	r0, r3
 8002c10:	f7ff fb10 	bl	8002234 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART2 */

  /* USER CODE END WKUPType USART2 */

  LL_USART_Enable(USART2);
 8002c14:	4b0a      	ldr	r3, [pc, #40]	; (8002c40 <MX_USART2_UART_Init+0x138>)
 8002c16:	0018      	movs	r0, r3
 8002c18:	f7ff fac8 	bl	80021ac <LL_USART_Enable>

  /* Polling USART2 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART2))) || (!(LL_USART_IsActiveFlag_REACK(USART2))))
 8002c1c:	46c0      	nop			; (mov r8, r8)
 8002c1e:	4b08      	ldr	r3, [pc, #32]	; (8002c40 <MX_USART2_UART_Init+0x138>)
 8002c20:	0018      	movs	r0, r3
 8002c22:	f7ff fb1f 	bl	8002264 <LL_USART_IsActiveFlag_TEACK>
 8002c26:	1e03      	subs	r3, r0, #0
 8002c28:	d0f9      	beq.n	8002c1e <MX_USART2_UART_Init+0x116>
 8002c2a:	4b05      	ldr	r3, [pc, #20]	; (8002c40 <MX_USART2_UART_Init+0x138>)
 8002c2c:	0018      	movs	r0, r3
 8002c2e:	f7ff fb2d 	bl	800228c <LL_USART_IsActiveFlag_REACK>
 8002c32:	1e03      	subs	r3, r0, #0
 8002c34:	d0f3      	beq.n	8002c1e <MX_USART2_UART_Init+0x116>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002c36:	46c0      	nop			; (mov r8, r8)
 8002c38:	46c0      	nop			; (mov r8, r8)
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	b00f      	add	sp, #60	; 0x3c
 8002c3e:	bd90      	pop	{r4, r7, pc}
 8002c40:	40004400 	.word	0x40004400

08002c44 <MX_USART3_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_Init(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */
//	USART3->CR2 &= ~(USART_CR1_UE);
	USART3->CR2|=USART_CR2_MSBFIRST;
 8002c48:	4b1c      	ldr	r3, [pc, #112]	; (8002cbc <MX_USART3_Init+0x78>)
 8002c4a:	685a      	ldr	r2, [r3, #4]
 8002c4c:	4b1b      	ldr	r3, [pc, #108]	; (8002cbc <MX_USART3_Init+0x78>)
 8002c4e:	2180      	movs	r1, #128	; 0x80
 8002c50:	0309      	lsls	r1, r1, #12
 8002c52:	430a      	orrs	r2, r1
 8002c54:	605a      	str	r2, [r3, #4]
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  husart3.Instance = USART3;
 8002c56:	4b1a      	ldr	r3, [pc, #104]	; (8002cc0 <MX_USART3_Init+0x7c>)
 8002c58:	4a18      	ldr	r2, [pc, #96]	; (8002cbc <MX_USART3_Init+0x78>)
 8002c5a:	601a      	str	r2, [r3, #0]
  husart3.Init.BaudRate = 8100000;
 8002c5c:	4b18      	ldr	r3, [pc, #96]	; (8002cc0 <MX_USART3_Init+0x7c>)
 8002c5e:	4a19      	ldr	r2, [pc, #100]	; (8002cc4 <MX_USART3_Init+0x80>)
 8002c60:	605a      	str	r2, [r3, #4]
  husart3.Init.WordLength = USART_WORDLENGTH_8B;
 8002c62:	4b17      	ldr	r3, [pc, #92]	; (8002cc0 <MX_USART3_Init+0x7c>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	609a      	str	r2, [r3, #8]
  husart3.Init.StopBits = USART_STOPBITS_1;
 8002c68:	4b15      	ldr	r3, [pc, #84]	; (8002cc0 <MX_USART3_Init+0x7c>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	60da      	str	r2, [r3, #12]
  husart3.Init.Parity = USART_PARITY_NONE;
 8002c6e:	4b14      	ldr	r3, [pc, #80]	; (8002cc0 <MX_USART3_Init+0x7c>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	611a      	str	r2, [r3, #16]
  husart3.Init.Mode = USART_MODE_TX;
 8002c74:	4b12      	ldr	r3, [pc, #72]	; (8002cc0 <MX_USART3_Init+0x7c>)
 8002c76:	2208      	movs	r2, #8
 8002c78:	615a      	str	r2, [r3, #20]
  husart3.Init.CLKPolarity = USART_POLARITY_HIGH;
 8002c7a:	4b11      	ldr	r3, [pc, #68]	; (8002cc0 <MX_USART3_Init+0x7c>)
 8002c7c:	2280      	movs	r2, #128	; 0x80
 8002c7e:	00d2      	lsls	r2, r2, #3
 8002c80:	619a      	str	r2, [r3, #24]
  husart3.Init.CLKPhase = USART_PHASE_2EDGE;
 8002c82:	4b0f      	ldr	r3, [pc, #60]	; (8002cc0 <MX_USART3_Init+0x7c>)
 8002c84:	2280      	movs	r2, #128	; 0x80
 8002c86:	0092      	lsls	r2, r2, #2
 8002c88:	61da      	str	r2, [r3, #28]
  husart3.Init.CLKLastBit = USART_LASTBIT_ENABLE;
 8002c8a:	4b0d      	ldr	r3, [pc, #52]	; (8002cc0 <MX_USART3_Init+0x7c>)
 8002c8c:	2280      	movs	r2, #128	; 0x80
 8002c8e:	0052      	lsls	r2, r2, #1
 8002c90:	621a      	str	r2, [r3, #32]
  husart3.Init.ClockPrescaler = USART_PRESCALER_DIV1;
 8002c92:	4b0b      	ldr	r3, [pc, #44]	; (8002cc0 <MX_USART3_Init+0x7c>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	625a      	str	r2, [r3, #36]	; 0x24
  husart3.SlaveMode = USART_SLAVEMODE_DISABLE;
 8002c98:	4b09      	ldr	r3, [pc, #36]	; (8002cc0 <MX_USART3_Init+0x7c>)
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	641a      	str	r2, [r3, #64]	; 0x40
  if (HAL_USART_Init(&husart3) != HAL_OK)
 8002c9e:	4b08      	ldr	r3, [pc, #32]	; (8002cc0 <MX_USART3_Init+0x7c>)
 8002ca0:	0018      	movs	r0, r3
 8002ca2:	f008 fec3 	bl	800ba2c <HAL_USART_Init>
 8002ca6:	1e03      	subs	r3, r0, #0
 8002ca8:	d001      	beq.n	8002cae <MX_USART3_Init+0x6a>
  {
    Error_Handler();
 8002caa:	f001 fe57 	bl	800495c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
  husart3.Init.BaudRate = 8100000;
 8002cae:	4b04      	ldr	r3, [pc, #16]	; (8002cc0 <MX_USART3_Init+0x7c>)
 8002cb0:	4a04      	ldr	r2, [pc, #16]	; (8002cc4 <MX_USART3_Init+0x80>)
 8002cb2:	605a      	str	r2, [r3, #4]
  /* USER CODE END USART3_Init 2 */

}
 8002cb4:	46c0      	nop			; (mov r8, r8)
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	46c0      	nop			; (mov r8, r8)
 8002cbc:	40004800 	.word	0x40004800
 8002cc0:	20003394 	.word	0x20003394
 8002cc4:	007b98a0 	.word	0x007b98a0

08002cc8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002cce:	4b14      	ldr	r3, [pc, #80]	; (8002d20 <MX_DMA_Init+0x58>)
 8002cd0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002cd2:	4b13      	ldr	r3, [pc, #76]	; (8002d20 <MX_DMA_Init+0x58>)
 8002cd4:	2101      	movs	r1, #1
 8002cd6:	430a      	orrs	r2, r1
 8002cd8:	639a      	str	r2, [r3, #56]	; 0x38
 8002cda:	4b11      	ldr	r3, [pc, #68]	; (8002d20 <MX_DMA_Init+0x58>)
 8002cdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cde:	2201      	movs	r2, #1
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	607b      	str	r3, [r7, #4]
 8002ce4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	2100      	movs	r1, #0
 8002cea:	2009      	movs	r0, #9
 8002cec:	f002 fe84 	bl	80059f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002cf0:	2009      	movs	r0, #9
 8002cf2:	f002 fe96 	bl	8005a22 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	2100      	movs	r1, #0
 8002cfa:	200a      	movs	r0, #10
 8002cfc:	f002 fe7c 	bl	80059f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8002d00:	200a      	movs	r0, #10
 8002d02:	f002 fe8e 	bl	8005a22 <HAL_NVIC_EnableIRQ>
  /* DMA1_Ch4_7_DMAMUX1_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch4_7_DMAMUX1_OVR_IRQn, 0, 0);
 8002d06:	2200      	movs	r2, #0
 8002d08:	2100      	movs	r1, #0
 8002d0a:	200b      	movs	r0, #11
 8002d0c:	f002 fe74 	bl	80059f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch4_7_DMAMUX1_OVR_IRQn);
 8002d10:	200b      	movs	r0, #11
 8002d12:	f002 fe86 	bl	8005a22 <HAL_NVIC_EnableIRQ>

}
 8002d16:	46c0      	nop			; (mov r8, r8)
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	b002      	add	sp, #8
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	46c0      	nop			; (mov r8, r8)
 8002d20:	40021000 	.word	0x40021000

08002d24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b086      	sub	sp, #24
 8002d28:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d2a:	003b      	movs	r3, r7
 8002d2c:	0018      	movs	r0, r3
 8002d2e:	2318      	movs	r3, #24
 8002d30:	001a      	movs	r2, r3
 8002d32:	2100      	movs	r1, #0
 8002d34:	f00a f9e6 	bl	800d104 <memset>

  /* GPIO Ports Clock Enable */
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 8002d38:	2002      	movs	r0, #2
 8002d3a:	f7ff fb23 	bl	8002384 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOC);
 8002d3e:	2004      	movs	r0, #4
 8002d40:	f7ff fb20 	bl	8002384 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8002d44:	2001      	movs	r0, #1
 8002d46:	f7ff fb1d 	bl	8002384 <LL_IOP_GRP1_EnableClock>

  /**/
  LL_GPIO_SetOutputPin(MEM_HOLD_GPIO_Port, MEM_HOLD_Pin);
 8002d4a:	2380      	movs	r3, #128	; 0x80
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	4aa0      	ldr	r2, [pc, #640]	; (8002fd0 <MX_GPIO_Init+0x2ac>)
 8002d50:	0019      	movs	r1, r3
 8002d52:	0010      	movs	r0, r2
 8002d54:	f7ff fae8 	bl	8002328 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(MEM_WP_GPIO_Port, MEM_WP_Pin);
 8002d58:	2380      	movs	r3, #128	; 0x80
 8002d5a:	01db      	lsls	r3, r3, #7
 8002d5c:	4a9d      	ldr	r2, [pc, #628]	; (8002fd4 <MX_GPIO_Init+0x2b0>)
 8002d5e:	0019      	movs	r1, r3
 8002d60:	0010      	movs	r0, r2
 8002d62:	f7ff fae1 	bl	8002328 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(MEM_CS_GPIO_Port, MEM_CS_Pin);
 8002d66:	2380      	movs	r3, #128	; 0x80
 8002d68:	021b      	lsls	r3, r3, #8
 8002d6a:	4a9a      	ldr	r2, [pc, #616]	; (8002fd4 <MX_GPIO_Init+0x2b0>)
 8002d6c:	0019      	movs	r1, r3
 8002d6e:	0010      	movs	r0, r2
 8002d70:	f7ff fada 	bl	8002328 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(DISP_CS_GPIO_Port, DISP_CS_Pin);
 8002d74:	23a0      	movs	r3, #160	; 0xa0
 8002d76:	05db      	lsls	r3, r3, #23
 8002d78:	2140      	movs	r1, #64	; 0x40
 8002d7a:	0018      	movs	r0, r3
 8002d7c:	f7ff fad4 	bl	8002328 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(DISP_D_C_GPIO_Port, DISP_D_C_Pin);
 8002d80:	23a0      	movs	r3, #160	; 0xa0
 8002d82:	05db      	lsls	r3, r3, #23
 8002d84:	2180      	movs	r1, #128	; 0x80
 8002d86:	0018      	movs	r0, r3
 8002d88:	f7ff face 	bl	8002328 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(BF_GPIO_Port, BF_Pin);
 8002d8c:	4b91      	ldr	r3, [pc, #580]	; (8002fd4 <MX_GPIO_Init+0x2b0>)
 8002d8e:	2140      	movs	r1, #64	; 0x40
 8002d90:	0018      	movs	r0, r3
 8002d92:	f7ff fac9 	bl	8002328 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TEST_1_GPIO_Port, TEST_1_Pin);
 8002d96:	2380      	movs	r3, #128	; 0x80
 8002d98:	011a      	lsls	r2, r3, #4
 8002d9a:	23a0      	movs	r3, #160	; 0xa0
 8002d9c:	05db      	lsls	r3, r3, #23
 8002d9e:	0011      	movs	r1, r2
 8002da0:	0018      	movs	r0, r3
 8002da2:	f7ff facd 	bl	8002340 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TEST_2_GPIO_Port, TEST_2_Pin);
 8002da6:	2380      	movs	r3, #128	; 0x80
 8002da8:	015a      	lsls	r2, r3, #5
 8002daa:	23a0      	movs	r3, #160	; 0xa0
 8002dac:	05db      	lsls	r3, r3, #23
 8002dae:	0011      	movs	r1, r2
 8002db0:	0018      	movs	r0, r3
 8002db2:	f7ff fac5 	bl	8002340 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = MEM_HOLD_Pin;
 8002db6:	003b      	movs	r3, r7
 8002db8:	2280      	movs	r2, #128	; 0x80
 8002dba:	0092      	lsls	r2, r2, #2
 8002dbc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002dbe:	003b      	movs	r3, r7
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002dc4:	003b      	movs	r3, r7
 8002dc6:	2203      	movs	r2, #3
 8002dc8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002dca:	003b      	movs	r3, r7
 8002dcc:	2200      	movs	r2, #0
 8002dce:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002dd0:	003b      	movs	r3, r7
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MEM_HOLD_GPIO_Port, &GPIO_InitStruct);
 8002dd6:	003b      	movs	r3, r7
 8002dd8:	4a7d      	ldr	r2, [pc, #500]	; (8002fd0 <MX_GPIO_Init+0x2ac>)
 8002dda:	0019      	movs	r1, r3
 8002ddc:	0010      	movs	r0, r2
 8002dde:	f009 fe13 	bl	800ca08 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MEM_WP_Pin;
 8002de2:	003b      	movs	r3, r7
 8002de4:	2280      	movs	r2, #128	; 0x80
 8002de6:	01d2      	lsls	r2, r2, #7
 8002de8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002dea:	003b      	movs	r3, r7
 8002dec:	2201      	movs	r2, #1
 8002dee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002df0:	003b      	movs	r3, r7
 8002df2:	2200      	movs	r2, #0
 8002df4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002df6:	003b      	movs	r3, r7
 8002df8:	2200      	movs	r2, #0
 8002dfa:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002dfc:	003b      	movs	r3, r7
 8002dfe:	2200      	movs	r2, #0
 8002e00:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MEM_WP_GPIO_Port, &GPIO_InitStruct);
 8002e02:	003b      	movs	r3, r7
 8002e04:	4a73      	ldr	r2, [pc, #460]	; (8002fd4 <MX_GPIO_Init+0x2b0>)
 8002e06:	0019      	movs	r1, r3
 8002e08:	0010      	movs	r0, r2
 8002e0a:	f009 fdfd 	bl	800ca08 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MEM_CS_Pin;
 8002e0e:	003b      	movs	r3, r7
 8002e10:	2280      	movs	r2, #128	; 0x80
 8002e12:	0212      	lsls	r2, r2, #8
 8002e14:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002e16:	003b      	movs	r3, r7
 8002e18:	2201      	movs	r2, #1
 8002e1a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002e1c:	003b      	movs	r3, r7
 8002e1e:	2200      	movs	r2, #0
 8002e20:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002e22:	003b      	movs	r3, r7
 8002e24:	2200      	movs	r2, #0
 8002e26:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002e28:	003b      	movs	r3, r7
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MEM_CS_GPIO_Port, &GPIO_InitStruct);
 8002e2e:	003b      	movs	r3, r7
 8002e30:	4a68      	ldr	r2, [pc, #416]	; (8002fd4 <MX_GPIO_Init+0x2b0>)
 8002e32:	0019      	movs	r1, r3
 8002e34:	0010      	movs	r0, r2
 8002e36:	f009 fde7 	bl	800ca08 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KEY_1_Pin;
 8002e3a:	003b      	movs	r3, r7
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002e40:	003b      	movs	r3, r7
 8002e42:	2200      	movs	r2, #0
 8002e44:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002e46:	003b      	movs	r3, r7
 8002e48:	2201      	movs	r2, #1
 8002e4a:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(KEY_1_GPIO_Port, &GPIO_InitStruct);
 8002e4c:	003a      	movs	r2, r7
 8002e4e:	23a0      	movs	r3, #160	; 0xa0
 8002e50:	05db      	lsls	r3, r3, #23
 8002e52:	0011      	movs	r1, r2
 8002e54:	0018      	movs	r0, r3
 8002e56:	f009 fdd7 	bl	800ca08 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KEY_2_Pin;
 8002e5a:	003b      	movs	r3, r7
 8002e5c:	2202      	movs	r2, #2
 8002e5e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002e60:	003b      	movs	r3, r7
 8002e62:	2200      	movs	r2, #0
 8002e64:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002e66:	003b      	movs	r3, r7
 8002e68:	2201      	movs	r2, #1
 8002e6a:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(KEY_2_GPIO_Port, &GPIO_InitStruct);
 8002e6c:	003a      	movs	r2, r7
 8002e6e:	23a0      	movs	r3, #160	; 0xa0
 8002e70:	05db      	lsls	r3, r3, #23
 8002e72:	0011      	movs	r1, r2
 8002e74:	0018      	movs	r0, r3
 8002e76:	f009 fdc7 	bl	800ca08 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KEY_3_Pin;
 8002e7a:	003b      	movs	r3, r7
 8002e7c:	2210      	movs	r2, #16
 8002e7e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002e80:	003b      	movs	r3, r7
 8002e82:	2200      	movs	r2, #0
 8002e84:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002e86:	003b      	movs	r3, r7
 8002e88:	2201      	movs	r2, #1
 8002e8a:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(KEY_3_GPIO_Port, &GPIO_InitStruct);
 8002e8c:	003a      	movs	r2, r7
 8002e8e:	23a0      	movs	r3, #160	; 0xa0
 8002e90:	05db      	lsls	r3, r3, #23
 8002e92:	0011      	movs	r1, r2
 8002e94:	0018      	movs	r0, r3
 8002e96:	f009 fdb7 	bl	800ca08 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DISP_CS_Pin;
 8002e9a:	003b      	movs	r3, r7
 8002e9c:	2240      	movs	r2, #64	; 0x40
 8002e9e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002ea0:	003b      	movs	r3, r7
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002ea6:	003b      	movs	r3, r7
 8002ea8:	2203      	movs	r2, #3
 8002eaa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002eac:	003b      	movs	r3, r7
 8002eae:	2200      	movs	r2, #0
 8002eb0:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002eb2:	003b      	movs	r3, r7
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(DISP_CS_GPIO_Port, &GPIO_InitStruct);
 8002eb8:	003a      	movs	r2, r7
 8002eba:	23a0      	movs	r3, #160	; 0xa0
 8002ebc:	05db      	lsls	r3, r3, #23
 8002ebe:	0011      	movs	r1, r2
 8002ec0:	0018      	movs	r0, r3
 8002ec2:	f009 fda1 	bl	800ca08 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DISP_D_C_Pin;
 8002ec6:	003b      	movs	r3, r7
 8002ec8:	2280      	movs	r2, #128	; 0x80
 8002eca:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002ecc:	003b      	movs	r3, r7
 8002ece:	2201      	movs	r2, #1
 8002ed0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002ed2:	003b      	movs	r3, r7
 8002ed4:	2203      	movs	r2, #3
 8002ed6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002ed8:	003b      	movs	r3, r7
 8002eda:	2200      	movs	r2, #0
 8002edc:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002ede:	003b      	movs	r3, r7
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(DISP_D_C_GPIO_Port, &GPIO_InitStruct);
 8002ee4:	003a      	movs	r2, r7
 8002ee6:	23a0      	movs	r3, #160	; 0xa0
 8002ee8:	05db      	lsls	r3, r3, #23
 8002eea:	0011      	movs	r1, r2
 8002eec:	0018      	movs	r0, r3
 8002eee:	f009 fd8b 	bl	800ca08 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BF_Pin;
 8002ef2:	003b      	movs	r3, r7
 8002ef4:	2240      	movs	r2, #64	; 0x40
 8002ef6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002ef8:	003b      	movs	r3, r7
 8002efa:	2201      	movs	r2, #1
 8002efc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002efe:	003b      	movs	r3, r7
 8002f00:	2203      	movs	r2, #3
 8002f02:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002f04:	003b      	movs	r3, r7
 8002f06:	2200      	movs	r2, #0
 8002f08:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002f0a:	003b      	movs	r3, r7
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(BF_GPIO_Port, &GPIO_InitStruct);
 8002f10:	003b      	movs	r3, r7
 8002f12:	4a30      	ldr	r2, [pc, #192]	; (8002fd4 <MX_GPIO_Init+0x2b0>)
 8002f14:	0019      	movs	r1, r3
 8002f16:	0010      	movs	r0, r2
 8002f18:	f009 fd76 	bl	800ca08 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEST_1_Pin;
 8002f1c:	003b      	movs	r3, r7
 8002f1e:	2280      	movs	r2, #128	; 0x80
 8002f20:	0112      	lsls	r2, r2, #4
 8002f22:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002f24:	003b      	movs	r3, r7
 8002f26:	2201      	movs	r2, #1
 8002f28:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002f2a:	003b      	movs	r3, r7
 8002f2c:	2203      	movs	r2, #3
 8002f2e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002f30:	003b      	movs	r3, r7
 8002f32:	2200      	movs	r2, #0
 8002f34:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002f36:	003b      	movs	r3, r7
 8002f38:	2200      	movs	r2, #0
 8002f3a:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(TEST_1_GPIO_Port, &GPIO_InitStruct);
 8002f3c:	003a      	movs	r2, r7
 8002f3e:	23a0      	movs	r3, #160	; 0xa0
 8002f40:	05db      	lsls	r3, r3, #23
 8002f42:	0011      	movs	r1, r2
 8002f44:	0018      	movs	r0, r3
 8002f46:	f009 fd5f 	bl	800ca08 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEST_2_Pin;
 8002f4a:	003b      	movs	r3, r7
 8002f4c:	2280      	movs	r2, #128	; 0x80
 8002f4e:	0152      	lsls	r2, r2, #5
 8002f50:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002f52:	003b      	movs	r3, r7
 8002f54:	2201      	movs	r2, #1
 8002f56:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002f58:	003b      	movs	r3, r7
 8002f5a:	2203      	movs	r2, #3
 8002f5c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002f5e:	003b      	movs	r3, r7
 8002f60:	2200      	movs	r2, #0
 8002f62:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002f64:	003b      	movs	r3, r7
 8002f66:	2200      	movs	r2, #0
 8002f68:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(TEST_2_GPIO_Port, &GPIO_InitStruct);
 8002f6a:	003a      	movs	r2, r7
 8002f6c:	23a0      	movs	r3, #160	; 0xa0
 8002f6e:	05db      	lsls	r3, r3, #23
 8002f70:	0011      	movs	r1, r2
 8002f72:	0018      	movs	r0, r3
 8002f74:	f009 fd48 	bl	800ca08 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = KEY_4_Pin;
 8002f78:	003b      	movs	r3, r7
 8002f7a:	2280      	movs	r2, #128	; 0x80
 8002f7c:	0192      	lsls	r2, r2, #6
 8002f7e:	601a      	str	r2, [r3, #0]
  	  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002f80:	003b      	movs	r3, r7
 8002f82:	2200      	movs	r2, #0
 8002f84:	605a      	str	r2, [r3, #4]
  	  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002f86:	003b      	movs	r3, r7
 8002f88:	2201      	movs	r2, #1
 8002f8a:	611a      	str	r2, [r3, #16]
  	  LL_GPIO_Init(KEY_5_GPIO_Port, &GPIO_InitStruct);
 8002f8c:	003a      	movs	r2, r7
 8002f8e:	23a0      	movs	r3, #160	; 0xa0
 8002f90:	05db      	lsls	r3, r3, #23
 8002f92:	0011      	movs	r1, r2
 8002f94:	0018      	movs	r0, r3
 8002f96:	f009 fd37 	bl	800ca08 <LL_GPIO_Init>
  	  /**/
  	    GPIO_InitStruct.Pin = KEY_5_Pin;
 8002f9a:	003b      	movs	r3, r7
 8002f9c:	2280      	movs	r2, #128	; 0x80
 8002f9e:	01d2      	lsls	r2, r2, #7
 8002fa0:	601a      	str	r2, [r3, #0]
  	    GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002fa2:	003b      	movs	r3, r7
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	605a      	str	r2, [r3, #4]
  	    GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002fa8:	003b      	movs	r3, r7
 8002faa:	2201      	movs	r2, #1
 8002fac:	611a      	str	r2, [r3, #16]
  	    LL_GPIO_Init(KEY_5_GPIO_Port, &GPIO_InitStruct);
 8002fae:	003a      	movs	r2, r7
 8002fb0:	23a0      	movs	r3, #160	; 0xa0
 8002fb2:	05db      	lsls	r3, r3, #23
 8002fb4:	0011      	movs	r1, r2
 8002fb6:	0018      	movs	r0, r3
 8002fb8:	f009 fd26 	bl	800ca08 <LL_GPIO_Init>

  /**/
  LL_SYSCFG_EnableFastModePlus(LL_SYSCFG_I2C_FASTMODEPLUS_PB9);
 8002fbc:	2380      	movs	r3, #128	; 0x80
 8002fbe:	031b      	lsls	r3, r3, #12
 8002fc0:	0018      	movs	r0, r3
 8002fc2:	f7ff f9a1 	bl	8002308 <LL_SYSCFG_EnableFastModePlus>

}
 8002fc6:	46c0      	nop			; (mov r8, r8)
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	b006      	add	sp, #24
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	46c0      	nop			; (mov r8, r8)
 8002fd0:	50000400 	.word	0x50000400
 8002fd4:	50000800 	.word	0x50000800

08002fd8 <USART2_RX_Callback>:
//	    GPIO_InitStruct.Pin = KEY_5_Pin;
//	    GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
//	    GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
//	    LL_GPIO_Init(KEY_5_GPIO_Port, &GPIO_InitStruct);
void  USART2_RX_Callback(void)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	af00      	add	r7, sp, #0

  dt1 = LL_USART_ReceiveData9(USART2);// LL implementaion of 1 byte receive
 8002fdc:	4b16      	ldr	r3, [pc, #88]	; (8003038 <USART2_RX_Callback+0x60>)
 8002fde:	0018      	movs	r0, r3
 8002fe0:	f7ff f984 	bl	80022ec <LL_USART_ReceiveData9>
 8002fe4:	0003      	movs	r3, r0
 8002fe6:	001a      	movs	r2, r3
 8002fe8:	4b14      	ldr	r3, [pc, #80]	; (800303c <USART2_RX_Callback+0x64>)
 8002fea:	801a      	strh	r2, [r3, #0]
	dt1 = (uint16_t)(USART2->RDR & 0x01FF);//CMSIS implementaion of 1 byte receive
 8002fec:	4b12      	ldr	r3, [pc, #72]	; (8003038 <USART2_RX_Callback+0x60>)
 8002fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff0:	b29b      	uxth	r3, r3
 8002ff2:	05db      	lsls	r3, r3, #23
 8002ff4:	0ddb      	lsrs	r3, r3, #23
 8002ff6:	b29a      	uxth	r2, r3
 8002ff8:	4b10      	ldr	r3, [pc, #64]	; (800303c <USART2_RX_Callback+0x64>)
 8002ffa:	801a      	strh	r2, [r3, #0]
  ByteReceived=1;
 8002ffc:	4b10      	ldr	r3, [pc, #64]	; (8003040 <USART2_RX_Callback+0x68>)
 8002ffe:	2201      	movs	r2, #1
 8003000:	701a      	strb	r2, [r3, #0]
  if(dt1>0xFF){
 8003002:	4b0e      	ldr	r3, [pc, #56]	; (800303c <USART2_RX_Callback+0x64>)
 8003004:	881b      	ldrh	r3, [r3, #0]
 8003006:	2bff      	cmp	r3, #255	; 0xff
 8003008:	d90a      	bls.n	8003020 <USART2_RX_Callback+0x48>
	  cmd[0]=dt1;
 800300a:	4b0c      	ldr	r3, [pc, #48]	; (800303c <USART2_RX_Callback+0x64>)
 800300c:	881b      	ldrh	r3, [r3, #0]
 800300e:	b2da      	uxtb	r2, r3
 8003010:	4b0c      	ldr	r3, [pc, #48]	; (8003044 <USART2_RX_Callback+0x6c>)
 8003012:	701a      	strb	r2, [r3, #0]
	  ind = 0;
 8003014:	4b0c      	ldr	r3, [pc, #48]	; (8003048 <USART2_RX_Callback+0x70>)
 8003016:	2200      	movs	r2, #0
 8003018:	801a      	strh	r2, [r3, #0]
	  firstByteReceived=1;
 800301a:	4b0c      	ldr	r3, [pc, #48]	; (800304c <USART2_RX_Callback+0x74>)
 800301c:	2201      	movs	r2, #1
 800301e:	701a      	strb	r2, [r3, #0]
//  while (!LL_USART_IsActiveFlag_TXE(USART2)) {}
//  LL_USART_TransmitData9(USART2,(uint16_t*)dt1);
  }
//  cmdReceive();
  if(firstByteReceived==1){
 8003020:	4b0a      	ldr	r3, [pc, #40]	; (800304c <USART2_RX_Callback+0x74>)
 8003022:	781b      	ldrb	r3, [r3, #0]
 8003024:	2b01      	cmp	r3, #1
 8003026:	d104      	bne.n	8003032 <USART2_RX_Callback+0x5a>
	  cmdReceive(dt1);
 8003028:	4b04      	ldr	r3, [pc, #16]	; (800303c <USART2_RX_Callback+0x64>)
 800302a:	881b      	ldrh	r3, [r3, #0]
 800302c:	0018      	movs	r0, r3
 800302e:	f000 f87f 	bl	8003130 <cmdReceive>
  }
}
 8003032:	46c0      	nop			; (mov r8, r8)
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}
 8003038:	40004400 	.word	0x40004400
 800303c:	200035de 	.word	0x200035de
 8003040:	20003160 	.word	0x20003160
 8003044:	200055e4 	.word	0x200055e4
 8003048:	20003162 	.word	0x20003162
 800304c:	20003161 	.word	0x20003161

08003050 <HAL_SPI_RxHalfCpltCallback>:
//====================================================================================================================
void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi2)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b082      	sub	sp, #8
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  	GPIOA->ODR |= 1 << 11;	//set test 1
 8003058:	23a0      	movs	r3, #160	; 0xa0
 800305a:	05db      	lsls	r3, r3, #23
 800305c:	695a      	ldr	r2, [r3, #20]
 800305e:	23a0      	movs	r3, #160	; 0xa0
 8003060:	05db      	lsls	r3, r3, #23
 8003062:	2180      	movs	r1, #128	; 0x80
 8003064:	0109      	lsls	r1, r1, #4
 8003066:	430a      	orrs	r2, r1
 8003068:	615a      	str	r2, [r3, #20]
  	GPIOA->ODR &= ~(1 << 11);	//reset test 1
 800306a:	23a0      	movs	r3, #160	; 0xa0
 800306c:	05db      	lsls	r3, r3, #23
 800306e:	695a      	ldr	r2, [r3, #20]
 8003070:	23a0      	movs	r3, #160	; 0xa0
 8003072:	05db      	lsls	r3, r3, #23
 8003074:	490e      	ldr	r1, [pc, #56]	; (80030b0 <HAL_SPI_RxHalfCpltCallback+0x60>)
 8003076:	400a      	ands	r2, r1
 8003078:	615a      	str	r2, [r3, #20]
//  	if(cmd2Execute==0x11){
  	GPIOA->ODR &= ~(1 << 6);	//reset cs of DISPLAY
 800307a:	23a0      	movs	r3, #160	; 0xa0
 800307c:	05db      	lsls	r3, r3, #23
 800307e:	695a      	ldr	r2, [r3, #20]
 8003080:	23a0      	movs	r3, #160	; 0xa0
 8003082:	05db      	lsls	r3, r3, #23
 8003084:	2140      	movs	r1, #64	; 0x40
 8003086:	438a      	bics	r2, r1
 8003088:	615a      	str	r2, [r3, #20]
  		GPIOA->ODR |= 1 << 7;	//set   dc of DISPLAY
 800308a:	23a0      	movs	r3, #160	; 0xa0
 800308c:	05db      	lsls	r3, r3, #23
 800308e:	695a      	ldr	r2, [r3, #20]
 8003090:	23a0      	movs	r3, #160	; 0xa0
 8003092:	05db      	lsls	r3, r3, #23
 8003094:	2180      	movs	r1, #128	; 0x80
 8003096:	430a      	orrs	r2, r1
 8003098:	615a      	str	r2, [r3, #20]
  		HAL_USART_Transmit_DMA(&husart3, MEM_Buffer,len);
 800309a:	4b06      	ldr	r3, [pc, #24]	; (80030b4 <HAL_SPI_RxHalfCpltCallback+0x64>)
 800309c:	881a      	ldrh	r2, [r3, #0]
 800309e:	4906      	ldr	r1, [pc, #24]	; (80030b8 <HAL_SPI_RxHalfCpltCallback+0x68>)
 80030a0:	4b06      	ldr	r3, [pc, #24]	; (80030bc <HAL_SPI_RxHalfCpltCallback+0x6c>)
 80030a2:	0018      	movs	r0, r3
 80030a4:	f008 fdd0 	bl	800bc48 <HAL_USART_Transmit_DMA>
//  	if(cmd2Execute==0x13){
//
////  	  		HAL_SPI_Transmit_DMA(&hspi1, MEM_Buffer,len);
//  	  	}

}
 80030a8:	46c0      	nop			; (mov r8, r8)
 80030aa:	46bd      	mov	sp, r7
 80030ac:	b002      	add	sp, #8
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	fffff7ff 	.word	0xfffff7ff
 80030b4:	200035dc 	.word	0x200035dc
 80030b8:	200035e4 	.word	0x200035e4
 80030bc:	20003394 	.word	0x20003394

080030c0 <HAL_SPI_RxCpltCallback>:
//==========================================================
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi2)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b082      	sub	sp, #8
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
//	if(cmd2Execute==0x11){
		GPIOC->ODR |= 1 << 15; // set cs
 80030c8:	4b05      	ldr	r3, [pc, #20]	; (80030e0 <HAL_SPI_RxCpltCallback+0x20>)
 80030ca:	695a      	ldr	r2, [r3, #20]
 80030cc:	4b04      	ldr	r3, [pc, #16]	; (80030e0 <HAL_SPI_RxCpltCallback+0x20>)
 80030ce:	2180      	movs	r1, #128	; 0x80
 80030d0:	0209      	lsls	r1, r1, #8
 80030d2:	430a      	orrs	r2, r1
 80030d4:	615a      	str	r2, [r3, #20]
//	}
//	if(cmd2Execute==0x13){
//
//	}
}
 80030d6:	46c0      	nop			; (mov r8, r8)
 80030d8:	46bd      	mov	sp, r7
 80030da:	b002      	add	sp, #8
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	46c0      	nop			; (mov r8, r8)
 80030e0:	50000800 	.word	0x50000800

080030e4 <HAL_USART_TxCpltCallback>:
//==============================================================
void HAL_USART_TxCpltCallback(USART_HandleTypeDef *husart3)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b082      	sub	sp, #8
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
	GPIOA->ODR &= ~(1 << 7);	//reset dc
 80030ec:	23a0      	movs	r3, #160	; 0xa0
 80030ee:	05db      	lsls	r3, r3, #23
 80030f0:	695a      	ldr	r2, [r3, #20]
 80030f2:	23a0      	movs	r3, #160	; 0xa0
 80030f4:	05db      	lsls	r3, r3, #23
 80030f6:	2180      	movs	r1, #128	; 0x80
 80030f8:	438a      	bics	r2, r1
 80030fa:	615a      	str	r2, [r3, #20]
	GPIOA->ODR |= 1 << 6;	//set cs
 80030fc:	23a0      	movs	r3, #160	; 0xa0
 80030fe:	05db      	lsls	r3, r3, #23
 8003100:	695a      	ldr	r2, [r3, #20]
 8003102:	23a0      	movs	r3, #160	; 0xa0
 8003104:	05db      	lsls	r3, r3, #23
 8003106:	2140      	movs	r1, #64	; 0x40
 8003108:	430a      	orrs	r2, r1
 800310a:	615a      	str	r2, [r3, #20]

	GPIOC->ODR |= 1 << 6;	//set BF
 800310c:	4b06      	ldr	r3, [pc, #24]	; (8003128 <HAL_USART_TxCpltCallback+0x44>)
 800310e:	695a      	ldr	r2, [r3, #20]
 8003110:	4b05      	ldr	r3, [pc, #20]	; (8003128 <HAL_USART_TxCpltCallback+0x44>)
 8003112:	2140      	movs	r1, #64	; 0x40
 8003114:	430a      	orrs	r2, r1
 8003116:	615a      	str	r2, [r3, #20]
	cmd2Execute=0;
 8003118:	4b04      	ldr	r3, [pc, #16]	; (800312c <HAL_USART_TxCpltCallback+0x48>)
 800311a:	2200      	movs	r2, #0
 800311c:	701a      	strb	r2, [r3, #0]
}
 800311e:	46c0      	nop			; (mov r8, r8)
 8003120:	46bd      	mov	sp, r7
 8003122:	b002      	add	sp, #8
 8003124:	bd80      	pop	{r7, pc}
 8003126:	46c0      	nop			; (mov r8, r8)
 8003128:	50000800 	.word	0x50000800
 800312c:	2000345e 	.word	0x2000345e

08003130 <cmdReceive>:
	GPIOC->ODR |= 1 << 6;	//set BF
	cmd2Execute=0;
}
//==============================================================
	void cmdReceive (uint16_t dt1)
	{
 8003130:	b580      	push	{r7, lr}
 8003132:	b084      	sub	sp, #16
 8003134:	af00      	add	r7, sp, #0
 8003136:	0002      	movs	r2, r0
 8003138:	1dbb      	adds	r3, r7, #6
 800313a:	801a      	strh	r2, [r3, #0]
//	  uint8_t inputCS=0;
	  uint8_t i=0;
 800313c:	230f      	movs	r3, #15
 800313e:	18fb      	adds	r3, r7, r3
 8003140:	2200      	movs	r2, #0
 8003142:	701a      	strb	r2, [r3, #0]
	  while (!ByteReceived) {}
 8003144:	46c0      	nop			; (mov r8, r8)
 8003146:	4b2b      	ldr	r3, [pc, #172]	; (80031f4 <cmdReceive+0xc4>)
 8003148:	781b      	ldrb	r3, [r3, #0]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d0fb      	beq.n	8003146 <cmdReceive+0x16>
	  ByteReceived=0;
 800314e:	4b29      	ldr	r3, [pc, #164]	; (80031f4 <cmdReceive+0xc4>)
 8003150:	2200      	movs	r2, #0
 8003152:	701a      	strb	r2, [r3, #0]
	  cmd[ind] = dt1;
 8003154:	4b28      	ldr	r3, [pc, #160]	; (80031f8 <cmdReceive+0xc8>)
 8003156:	881b      	ldrh	r3, [r3, #0]
 8003158:	001a      	movs	r2, r3
 800315a:	1dbb      	adds	r3, r7, #6
 800315c:	881b      	ldrh	r3, [r3, #0]
 800315e:	b2d9      	uxtb	r1, r3
 8003160:	4b26      	ldr	r3, [pc, #152]	; (80031fc <cmdReceive+0xcc>)
 8003162:	5499      	strb	r1, [r3, r2]
	  ind++;
 8003164:	4b24      	ldr	r3, [pc, #144]	; (80031f8 <cmdReceive+0xc8>)
 8003166:	881b      	ldrh	r3, [r3, #0]
 8003168:	3301      	adds	r3, #1
 800316a:	b29a      	uxth	r2, r3
 800316c:	4b22      	ldr	r3, [pc, #136]	; (80031f8 <cmdReceive+0xc8>)
 800316e:	801a      	strh	r2, [r3, #0]
	  if(ind>=1){
 8003170:	4b21      	ldr	r3, [pc, #132]	; (80031f8 <cmdReceive+0xc8>)
 8003172:	881b      	ldrh	r3, [r3, #0]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d033      	beq.n	80031e0 <cmdReceive+0xb0>
//		  LL_USART_TransmitData9(USART2,(uint16_t*)dt1);
		  if(ind>cmd[1]+1){
 8003178:	4b1f      	ldr	r3, [pc, #124]	; (80031f8 <cmdReceive+0xc8>)
 800317a:	881b      	ldrh	r3, [r3, #0]
 800317c:	001a      	movs	r2, r3
 800317e:	4b1f      	ldr	r3, [pc, #124]	; (80031fc <cmdReceive+0xcc>)
 8003180:	785b      	ldrb	r3, [r3, #1]
 8003182:	3301      	adds	r3, #1
 8003184:	429a      	cmp	r2, r3
 8003186:	dd2b      	ble.n	80031e0 <cmdReceive+0xb0>
//			  LL_USART_TransmitData9(USART2,(uint16_t*)cmd[2]);
			 for(i=0;i<(cmd[1]+2);i++){
 8003188:	230f      	movs	r3, #15
 800318a:	18fb      	adds	r3, r7, r3
 800318c:	2200      	movs	r2, #0
 800318e:	701a      	strb	r2, [r3, #0]
 8003190:	e00f      	b.n	80031b2 <cmdReceive+0x82>
				 inputCS+=cmd[i];
 8003192:	210f      	movs	r1, #15
 8003194:	187b      	adds	r3, r7, r1
 8003196:	781b      	ldrb	r3, [r3, #0]
 8003198:	4a18      	ldr	r2, [pc, #96]	; (80031fc <cmdReceive+0xcc>)
 800319a:	5cd2      	ldrb	r2, [r2, r3]
 800319c:	4b18      	ldr	r3, [pc, #96]	; (8003200 <cmdReceive+0xd0>)
 800319e:	781b      	ldrb	r3, [r3, #0]
 80031a0:	18d3      	adds	r3, r2, r3
 80031a2:	b2da      	uxtb	r2, r3
 80031a4:	4b16      	ldr	r3, [pc, #88]	; (8003200 <cmdReceive+0xd0>)
 80031a6:	701a      	strb	r2, [r3, #0]
			 for(i=0;i<(cmd[1]+2);i++){
 80031a8:	187b      	adds	r3, r7, r1
 80031aa:	781a      	ldrb	r2, [r3, #0]
 80031ac:	187b      	adds	r3, r7, r1
 80031ae:	3201      	adds	r2, #1
 80031b0:	701a      	strb	r2, [r3, #0]
 80031b2:	4b12      	ldr	r3, [pc, #72]	; (80031fc <cmdReceive+0xcc>)
 80031b4:	785b      	ldrb	r3, [r3, #1]
 80031b6:	1c5a      	adds	r2, r3, #1
 80031b8:	210f      	movs	r1, #15
 80031ba:	187b      	adds	r3, r7, r1
 80031bc:	781b      	ldrb	r3, [r3, #0]
 80031be:	429a      	cmp	r2, r3
 80031c0:	dae7      	bge.n	8003192 <cmdReceive+0x62>
			 }
			 if((inputCS==0)&&(i==cmd[1]+2)){
 80031c2:	4b0f      	ldr	r3, [pc, #60]	; (8003200 <cmdReceive+0xd0>)
 80031c4:	781b      	ldrb	r3, [r3, #0]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d10a      	bne.n	80031e0 <cmdReceive+0xb0>
 80031ca:	187b      	adds	r3, r7, r1
 80031cc:	781a      	ldrb	r2, [r3, #0]
 80031ce:	4b0b      	ldr	r3, [pc, #44]	; (80031fc <cmdReceive+0xcc>)
 80031d0:	785b      	ldrb	r3, [r3, #1]
 80031d2:	3302      	adds	r3, #2
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d103      	bne.n	80031e0 <cmdReceive+0xb0>
//			 	LL_USART_TransmitData9(USART2,(uint16_t*)cmd[2]);
			 	answer2CPU(cmd);
 80031d8:	4b08      	ldr	r3, [pc, #32]	; (80031fc <cmdReceive+0xcc>)
 80031da:	0018      	movs	r0, r3
 80031dc:	f000 fb24 	bl	8003828 <answer2CPU>
			 }
		  }
	  }
//	  ind = 0;
	  USART2->ICR|=USART_ICR_ORECF;
 80031e0:	4b08      	ldr	r3, [pc, #32]	; (8003204 <cmdReceive+0xd4>)
 80031e2:	6a1a      	ldr	r2, [r3, #32]
 80031e4:	4b07      	ldr	r3, [pc, #28]	; (8003204 <cmdReceive+0xd4>)
 80031e6:	2108      	movs	r1, #8
 80031e8:	430a      	orrs	r2, r1
 80031ea:	621a      	str	r2, [r3, #32]
	}
 80031ec:	46c0      	nop			; (mov r8, r8)
 80031ee:	46bd      	mov	sp, r7
 80031f0:	b004      	add	sp, #16
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	20003160 	.word	0x20003160
 80031f8:	20003162 	.word	0x20003162
 80031fc:	200055e4 	.word	0x200055e4
 8003200:	20003164 	.word	0x20003164
 8003204:	40004400 	.word	0x40004400

08003208 <USART_AS_SPI_sendCMD>:
	void USART_AS_SPI_sendCMD(uint8_t byte) {
 8003208:	b580      	push	{r7, lr}
 800320a:	b082      	sub	sp, #8
 800320c:	af00      	add	r7, sp, #0
 800320e:	0002      	movs	r2, r0
 8003210:	1dfb      	adds	r3, r7, #7
 8003212:	701a      	strb	r2, [r3, #0]
			HAL_USART_Transmit(&husart3, (uint8_t*)&byte, 1, 10);
 8003214:	1df9      	adds	r1, r7, #7
 8003216:	4804      	ldr	r0, [pc, #16]	; (8003228 <USART_AS_SPI_sendCMD+0x20>)
 8003218:	230a      	movs	r3, #10
 800321a:	2201      	movs	r2, #1
 800321c:	f008 fc56 	bl	800bacc <HAL_USART_Transmit>
		}
 8003220:	46c0      	nop			; (mov r8, r8)
 8003222:	46bd      	mov	sp, r7
 8003224:	b002      	add	sp, #8
 8003226:	bd80      	pop	{r7, pc}
 8003228:	20003394 	.word	0x20003394

0800322c <weoInit>:
	void USART_AS_SPI_sendDAT(uint8_t byte) //(Without CS and D/C)
	{
		HAL_USART_Transmit(&husart3, (uint8_t*) &byte, 1, 10);
	}
	void weoInit(void) {
 800322c:	b580      	push	{r7, lr}
 800322e:	af00      	add	r7, sp, #0

		USART3->CR1 &= ~(USART_CR1_UE);
 8003230:	4b32      	ldr	r3, [pc, #200]	; (80032fc <weoInit+0xd0>)
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	4b31      	ldr	r3, [pc, #196]	; (80032fc <weoInit+0xd0>)
 8003236:	2101      	movs	r1, #1
 8003238:	438a      	bics	r2, r1
 800323a:	601a      	str	r2, [r3, #0]
		USART3->CR2 |= USART_CR2_MSBFIRST;
 800323c:	4b2f      	ldr	r3, [pc, #188]	; (80032fc <weoInit+0xd0>)
 800323e:	685a      	ldr	r2, [r3, #4]
 8003240:	4b2e      	ldr	r3, [pc, #184]	; (80032fc <weoInit+0xd0>)
 8003242:	2180      	movs	r1, #128	; 0x80
 8003244:	0309      	lsls	r1, r1, #12
 8003246:	430a      	orrs	r2, r1
 8003248:	605a      	str	r2, [r3, #4]
		USART3->CR1 |= USART_CR1_UE;
 800324a:	4b2c      	ldr	r3, [pc, #176]	; (80032fc <weoInit+0xd0>)
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	4b2b      	ldr	r3, [pc, #172]	; (80032fc <weoInit+0xd0>)
 8003250:	2101      	movs	r1, #1
 8003252:	430a      	orrs	r2, r1
 8003254:	601a      	str	r2, [r3, #0]

		HAL_Delay(1);
 8003256:	2001      	movs	r0, #1
 8003258:	f002 f888 	bl	800536c <HAL_Delay>
		HAL_Delay(1);
 800325c:	2001      	movs	r0, #1
 800325e:	f002 f885 	bl	800536c <HAL_Delay>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8003262:	4b27      	ldr	r3, [pc, #156]	; (8003300 <weoInit+0xd4>)
 8003264:	2100      	movs	r1, #0
 8003266:	0018      	movs	r0, r3
 8003268:	f007 fb7c 	bl	800a964 <HAL_TIM_PWM_Start>
		HAL_Delay(1);
 800326c:	2001      	movs	r0, #1
 800326e:	f002 f87d 	bl	800536c <HAL_Delay>

		GPIOA->ODR &= ~(1 << 6);	//reset cs
 8003272:	23a0      	movs	r3, #160	; 0xa0
 8003274:	05db      	lsls	r3, r3, #23
 8003276:	695a      	ldr	r2, [r3, #20]
 8003278:	23a0      	movs	r3, #160	; 0xa0
 800327a:	05db      	lsls	r3, r3, #23
 800327c:	2140      	movs	r1, #64	; 0x40
 800327e:	438a      	bics	r2, r1
 8003280:	615a      	str	r2, [r3, #20]
		GPIOA->ODR &= ~(1 << 7);	// reset dc
 8003282:	23a0      	movs	r3, #160	; 0xa0
 8003284:	05db      	lsls	r3, r3, #23
 8003286:	695a      	ldr	r2, [r3, #20]
 8003288:	23a0      	movs	r3, #160	; 0xa0
 800328a:	05db      	lsls	r3, r3, #23
 800328c:	2180      	movs	r1, #128	; 0x80
 800328e:	438a      	bics	r2, r1
 8003290:	615a      	str	r2, [r3, #20]
		USART_AS_SPI_sendCMD(0xAF);
 8003292:	20af      	movs	r0, #175	; 0xaf
 8003294:	f7ff ffb8 	bl	8003208 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA0);	//Set Re-map
 8003298:	20a0      	movs	r0, #160	; 0xa0
 800329a:	f7ff ffb5 	bl	8003208 <USART_AS_SPI_sendCMD>
//		USART_AS_SPI_sendCMD(0x54);
//		USART_AS_SPI_sendCMD(0b00010100);
		USART_AS_SPI_sendCMD(0x51); //	0x51 is a proper remap!
 800329e:	2051      	movs	r0, #81	; 0x51
 80032a0:	f7ff ffb2 	bl	8003208 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x81);	//Contrast Level
 80032a4:	2081      	movs	r0, #129	; 0x81
 80032a6:	f7ff ffaf 	bl	8003208 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xFF);
 80032aa:	20ff      	movs	r0, #255	; 0xff
 80032ac:	f7ff ffac 	bl	8003208 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA1);	//Set Display Start Line
 80032b0:	20a1      	movs	r0, #161	; 0xa1
 80032b2:	f7ff ffa9 	bl	8003208 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x00);
 80032b6:	2000      	movs	r0, #0
 80032b8:	f7ff ffa6 	bl	8003208 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA2);	//Set Display Offset
 80032bc:	20a2      	movs	r0, #162	; 0xa2
 80032be:	f7ff ffa3 	bl	8003208 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x00);
 80032c2:	2000      	movs	r0, #0
 80032c4:	f7ff ffa0 	bl	8003208 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA8);  // Select Multiplex Ratio
 80032c8:	20a8      	movs	r0, #168	; 0xa8
 80032ca:	f7ff ff9d 	bl	8003208 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x7F); // Default => 0x3F (1/64 Duty)	0x1F(1/32 Duty)
 80032ce:	207f      	movs	r0, #127	; 0x7f
 80032d0:	f7ff ff9a 	bl	8003208 <USART_AS_SPI_sendCMD>
		GPIOA->ODR |= 1 << 7;	//set dc
 80032d4:	23a0      	movs	r3, #160	; 0xa0
 80032d6:	05db      	lsls	r3, r3, #23
 80032d8:	695a      	ldr	r2, [r3, #20]
 80032da:	23a0      	movs	r3, #160	; 0xa0
 80032dc:	05db      	lsls	r3, r3, #23
 80032de:	2180      	movs	r1, #128	; 0x80
 80032e0:	430a      	orrs	r2, r1
 80032e2:	615a      	str	r2, [r3, #20]
		GPIOA->ODR |= 1 << 6;	//set cs
 80032e4:	23a0      	movs	r3, #160	; 0xa0
 80032e6:	05db      	lsls	r3, r3, #23
 80032e8:	695a      	ldr	r2, [r3, #20]
 80032ea:	23a0      	movs	r3, #160	; 0xa0
 80032ec:	05db      	lsls	r3, r3, #23
 80032ee:	2140      	movs	r1, #64	; 0x40
 80032f0:	430a      	orrs	r2, r1
 80032f2:	615a      	str	r2, [r3, #20]
		//=======================================================================================================
	}
 80032f4:	46c0      	nop			; (mov r8, r8)
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	46c0      	nop			; (mov r8, r8)
 80032fc:	40004800 	.word	0x40004800
 8003300:	20003408 	.word	0x20003408

08003304 <weoClear>:
	void weoClear(void) {
 8003304:	b580      	push	{r7, lr}
 8003306:	b082      	sub	sp, #8
 8003308:	af00      	add	r7, sp, #0
		uint16_t i;

					GPIOA->ODR &= ~(1 << 6);	//reset cs
 800330a:	23a0      	movs	r3, #160	; 0xa0
 800330c:	05db      	lsls	r3, r3, #23
 800330e:	695a      	ldr	r2, [r3, #20]
 8003310:	23a0      	movs	r3, #160	; 0xa0
 8003312:	05db      	lsls	r3, r3, #23
 8003314:	2140      	movs	r1, #64	; 0x40
 8003316:	438a      	bics	r2, r1
 8003318:	615a      	str	r2, [r3, #20]
					GPIOA->ODR &= ~(1 << 7);	// reset dc
 800331a:	23a0      	movs	r3, #160	; 0xa0
 800331c:	05db      	lsls	r3, r3, #23
 800331e:	695a      	ldr	r2, [r3, #20]
 8003320:	23a0      	movs	r3, #160	; 0xa0
 8003322:	05db      	lsls	r3, r3, #23
 8003324:	2180      	movs	r1, #128	; 0x80
 8003326:	438a      	bics	r2, r1
 8003328:	615a      	str	r2, [r3, #20]
						USART_AS_SPI_sendCMD(SET_DISPLAY_ROW_ADD);
 800332a:	2075      	movs	r0, #117	; 0x75
 800332c:	f7ff ff6c 	bl	8003208 <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x00);
 8003330:	2000      	movs	r0, #0
 8003332:	f7ff ff69 	bl	8003208 <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x7F);
 8003336:	207f      	movs	r0, #127	; 0x7f
 8003338:	f7ff ff66 	bl	8003208 <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(SET_DISPLAY_COL_ADD);
 800333c:	2015      	movs	r0, #21
 800333e:	f7ff ff63 	bl	8003208 <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x00);
 8003342:	2000      	movs	r0, #0
 8003344:	f7ff ff60 	bl	8003208 <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x7F);
 8003348:	207f      	movs	r0, #127	; 0x7f
 800334a:	f7ff ff5d 	bl	8003208 <USART_AS_SPI_sendCMD>
					GPIOA->ODR &= ~(1 << 6);	//reset cs
 800334e:	23a0      	movs	r3, #160	; 0xa0
 8003350:	05db      	lsls	r3, r3, #23
 8003352:	695a      	ldr	r2, [r3, #20]
 8003354:	23a0      	movs	r3, #160	; 0xa0
 8003356:	05db      	lsls	r3, r3, #23
 8003358:	2140      	movs	r1, #64	; 0x40
 800335a:	438a      	bics	r2, r1
 800335c:	615a      	str	r2, [r3, #20]
					GPIOA->ODR |= 1 << 7;	// set dc
 800335e:	23a0      	movs	r3, #160	; 0xa0
 8003360:	05db      	lsls	r3, r3, #23
 8003362:	695a      	ldr	r2, [r3, #20]
 8003364:	23a0      	movs	r3, #160	; 0xa0
 8003366:	05db      	lsls	r3, r3, #23
 8003368:	2180      	movs	r1, #128	; 0x80
 800336a:	430a      	orrs	r2, r1
 800336c:	615a      	str	r2, [r3, #20]
					for (i = 0; i <= 8193;i++) {	//fullScreen + small reserve
 800336e:	1dbb      	adds	r3, r7, #6
 8003370:	2200      	movs	r2, #0
 8003372:	801a      	strh	r2, [r3, #0]
 8003374:	e00d      	b.n	8003392 <weoClear+0x8e>
						while(!(USART3->ISR & USART_ISR_TXE)){};
 8003376:	46c0      	nop			; (mov r8, r8)
 8003378:	4b12      	ldr	r3, [pc, #72]	; (80033c4 <weoClear+0xc0>)
 800337a:	69db      	ldr	r3, [r3, #28]
 800337c:	2280      	movs	r2, #128	; 0x80
 800337e:	4013      	ands	r3, r2
 8003380:	d0fa      	beq.n	8003378 <weoClear+0x74>
						USART3->TDR = (uint8_t) 0x00;
 8003382:	4b10      	ldr	r3, [pc, #64]	; (80033c4 <weoClear+0xc0>)
 8003384:	2200      	movs	r2, #0
 8003386:	629a      	str	r2, [r3, #40]	; 0x28
					for (i = 0; i <= 8193;i++) {	//fullScreen + small reserve
 8003388:	1dbb      	adds	r3, r7, #6
 800338a:	881a      	ldrh	r2, [r3, #0]
 800338c:	1dbb      	adds	r3, r7, #6
 800338e:	3201      	adds	r2, #1
 8003390:	801a      	strh	r2, [r3, #0]
 8003392:	1dbb      	adds	r3, r7, #6
 8003394:	881b      	ldrh	r3, [r3, #0]
 8003396:	4a0c      	ldr	r2, [pc, #48]	; (80033c8 <weoClear+0xc4>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d9ec      	bls.n	8003376 <weoClear+0x72>
					}
					GPIOA->ODR &= ~(1 << 7);	//reset dc
 800339c:	23a0      	movs	r3, #160	; 0xa0
 800339e:	05db      	lsls	r3, r3, #23
 80033a0:	695a      	ldr	r2, [r3, #20]
 80033a2:	23a0      	movs	r3, #160	; 0xa0
 80033a4:	05db      	lsls	r3, r3, #23
 80033a6:	2180      	movs	r1, #128	; 0x80
 80033a8:	438a      	bics	r2, r1
 80033aa:	615a      	str	r2, [r3, #20]
					GPIOA->ODR |= 1 << 6;	//set cs
 80033ac:	23a0      	movs	r3, #160	; 0xa0
 80033ae:	05db      	lsls	r3, r3, #23
 80033b0:	695a      	ldr	r2, [r3, #20]
 80033b2:	23a0      	movs	r3, #160	; 0xa0
 80033b4:	05db      	lsls	r3, r3, #23
 80033b6:	2140      	movs	r1, #64	; 0x40
 80033b8:	430a      	orrs	r2, r1
 80033ba:	615a      	str	r2, [r3, #20]
	}
 80033bc:	46c0      	nop			; (mov r8, r8)
 80033be:	46bd      	mov	sp, r7
 80033c0:	b002      	add	sp, #8
 80033c2:	bd80      	pop	{r7, pc}
 80033c4:	40004800 	.word	0x40004800
 80033c8:	00002001 	.word	0x00002001

080033cc <weoDrawRectangleFilled>:
//========================================================================================================================
	void weoDrawRectangleFilled(unsigned char start_x, unsigned char start_y,
				unsigned char end_x, unsigned char end_y, unsigned char color,
				uint8_t MEM_Buffer[]) {
 80033cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033ce:	b085      	sub	sp, #20
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	0005      	movs	r5, r0
 80033d4:	000c      	movs	r4, r1
 80033d6:	0010      	movs	r0, r2
 80033d8:	0019      	movs	r1, r3
 80033da:	1dfb      	adds	r3, r7, #7
 80033dc:	1c2a      	adds	r2, r5, #0
 80033de:	701a      	strb	r2, [r3, #0]
 80033e0:	1dbb      	adds	r3, r7, #6
 80033e2:	1c22      	adds	r2, r4, #0
 80033e4:	701a      	strb	r2, [r3, #0]
 80033e6:	1d7b      	adds	r3, r7, #5
 80033e8:	1c02      	adds	r2, r0, #0
 80033ea:	701a      	strb	r2, [r3, #0]
 80033ec:	1d3b      	adds	r3, r7, #4
 80033ee:	1c0a      	adds	r2, r1, #0
 80033f0:	701a      	strb	r2, [r3, #0]
			uint16_t i = 0;
 80033f2:	240e      	movs	r4, #14
 80033f4:	193b      	adds	r3, r7, r4
 80033f6:	2200      	movs	r2, #0
 80033f8:	801a      	strh	r2, [r3, #0]
			uint8_t start_x_New,start_y_New,end_x_New,end_y_New;
			if (start_x > OLED_DIM_WIDTH || start_y > OLED_DIM_HEIGHT
 80033fa:	1dfb      	adds	r3, r7, #7
 80033fc:	781b      	ldrb	r3, [r3, #0]
 80033fe:	b25b      	sxtb	r3, r3
 8003400:	2b00      	cmp	r3, #0
 8003402:	da00      	bge.n	8003406 <weoDrawRectangleFilled+0x3a>
 8003404:	e0b7      	b.n	8003576 <weoDrawRectangleFilled+0x1aa>
 8003406:	1dbb      	adds	r3, r7, #6
 8003408:	781b      	ldrb	r3, [r3, #0]
 800340a:	b25b      	sxtb	r3, r3
 800340c:	2b00      	cmp	r3, #0
 800340e:	da00      	bge.n	8003412 <weoDrawRectangleFilled+0x46>
 8003410:	e0b1      	b.n	8003576 <weoDrawRectangleFilled+0x1aa>
					|| end_x > OLED_DIM_WIDTH || end_y > OLED_DIM_HEIGHT) {
 8003412:	1d7b      	adds	r3, r7, #5
 8003414:	781b      	ldrb	r3, [r3, #0]
 8003416:	b25b      	sxtb	r3, r3
 8003418:	2b00      	cmp	r3, #0
 800341a:	da00      	bge.n	800341e <weoDrawRectangleFilled+0x52>
 800341c:	e0ab      	b.n	8003576 <weoDrawRectangleFilled+0x1aa>
 800341e:	1d3b      	adds	r3, r7, #4
 8003420:	781b      	ldrb	r3, [r3, #0]
 8003422:	b25b      	sxtb	r3, r3
 8003424:	2b00      	cmp	r3, #0
 8003426:	da00      	bge.n	800342a <weoDrawRectangleFilled+0x5e>
 8003428:	e0a5      	b.n	8003576 <weoDrawRectangleFilled+0x1aa>
				return;
			}


			start_x_New=start_x;
 800342a:	250d      	movs	r5, #13
 800342c:	197b      	adds	r3, r7, r5
 800342e:	1dfa      	adds	r2, r7, #7
 8003430:	7812      	ldrb	r2, [r2, #0]
 8003432:	701a      	strb	r2, [r3, #0]
			start_y_New=0x7F-end_y;
 8003434:	260c      	movs	r6, #12
 8003436:	19bb      	adds	r3, r7, r6
 8003438:	1d3a      	adds	r2, r7, #4
 800343a:	7812      	ldrb	r2, [r2, #0]
 800343c:	217f      	movs	r1, #127	; 0x7f
 800343e:	1a8a      	subs	r2, r1, r2
 8003440:	701a      	strb	r2, [r3, #0]
			end_x_New=end_x;
 8003442:	230b      	movs	r3, #11
 8003444:	18fb      	adds	r3, r7, r3
 8003446:	1d7a      	adds	r2, r7, #5
 8003448:	7812      	ldrb	r2, [r2, #0]
 800344a:	701a      	strb	r2, [r3, #0]
			end_y_New=0x7F-start_y;
 800344c:	220a      	movs	r2, #10
 800344e:	18bb      	adds	r3, r7, r2
 8003450:	1dba      	adds	r2, r7, #6
 8003452:	7812      	ldrb	r2, [r2, #0]
 8003454:	217f      	movs	r1, #127	; 0x7f
 8003456:	1a8a      	subs	r2, r1, r2
 8003458:	701a      	strb	r2, [r3, #0]

			GPIOA->ODR &= ~(1 << 6);	//reset cs
 800345a:	23a0      	movs	r3, #160	; 0xa0
 800345c:	05db      	lsls	r3, r3, #23
 800345e:	695a      	ldr	r2, [r3, #20]
 8003460:	23a0      	movs	r3, #160	; 0xa0
 8003462:	05db      	lsls	r3, r3, #23
 8003464:	2140      	movs	r1, #64	; 0x40
 8003466:	438a      	bics	r2, r1
 8003468:	615a      	str	r2, [r3, #20]
			GPIOA->ODR &= ~(1 << 7);	// reset dc
 800346a:	23a0      	movs	r3, #160	; 0xa0
 800346c:	05db      	lsls	r3, r3, #23
 800346e:	695a      	ldr	r2, [r3, #20]
 8003470:	23a0      	movs	r3, #160	; 0xa0
 8003472:	05db      	lsls	r3, r3, #23
 8003474:	2180      	movs	r1, #128	; 0x80
 8003476:	438a      	bics	r2, r1
 8003478:	615a      	str	r2, [r3, #20]
					USART_AS_SPI_sendCMD(SET_DISPLAY_ROW_ADD);
 800347a:	2075      	movs	r0, #117	; 0x75
 800347c:	f7ff fec4 	bl	8003208 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(start_x_New/1);
 8003480:	197b      	adds	r3, r7, r5
 8003482:	781b      	ldrb	r3, [r3, #0]
 8003484:	0018      	movs	r0, r3
 8003486:	f7ff febf 	bl	8003208 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(end_x_New/1);
 800348a:	230b      	movs	r3, #11
 800348c:	18fb      	adds	r3, r7, r3
 800348e:	781b      	ldrb	r3, [r3, #0]
 8003490:	0018      	movs	r0, r3
 8003492:	f7ff feb9 	bl	8003208 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(SET_DISPLAY_COL_ADD);
 8003496:	2015      	movs	r0, #21
 8003498:	f7ff feb6 	bl	8003208 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(start_y_New/2);
 800349c:	19bb      	adds	r3, r7, r6
 800349e:	781b      	ldrb	r3, [r3, #0]
 80034a0:	085b      	lsrs	r3, r3, #1
 80034a2:	b2db      	uxtb	r3, r3
 80034a4:	0018      	movs	r0, r3
 80034a6:	f7ff feaf 	bl	8003208 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(end_y_New/2);
 80034aa:	220a      	movs	r2, #10
 80034ac:	18bb      	adds	r3, r7, r2
 80034ae:	781b      	ldrb	r3, [r3, #0]
 80034b0:	085b      	lsrs	r3, r3, #1
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	0018      	movs	r0, r3
 80034b6:	f7ff fea7 	bl	8003208 <USART_AS_SPI_sendCMD>
			GPIOA->ODR |= 1 << 7;	//set dc
 80034ba:	23a0      	movs	r3, #160	; 0xa0
 80034bc:	05db      	lsls	r3, r3, #23
 80034be:	695a      	ldr	r2, [r3, #20]
 80034c0:	23a0      	movs	r3, #160	; 0xa0
 80034c2:	05db      	lsls	r3, r3, #23
 80034c4:	2180      	movs	r1, #128	; 0x80
 80034c6:	430a      	orrs	r2, r1
 80034c8:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 6;	//set cs
 80034ca:	23a0      	movs	r3, #160	; 0xa0
 80034cc:	05db      	lsls	r3, r3, #23
 80034ce:	695a      	ldr	r2, [r3, #20]
 80034d0:	23a0      	movs	r3, #160	; 0xa0
 80034d2:	05db      	lsls	r3, r3, #23
 80034d4:	2140      	movs	r1, #64	; 0x40
 80034d6:	430a      	orrs	r2, r1
 80034d8:	615a      	str	r2, [r3, #20]
			GPIOA->ODR &= ~(1 << 6);	//reset cs
 80034da:	23a0      	movs	r3, #160	; 0xa0
 80034dc:	05db      	lsls	r3, r3, #23
 80034de:	695a      	ldr	r2, [r3, #20]
 80034e0:	23a0      	movs	r3, #160	; 0xa0
 80034e2:	05db      	lsls	r3, r3, #23
 80034e4:	2140      	movs	r1, #64	; 0x40
 80034e6:	438a      	bics	r2, r1
 80034e8:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 7;	// set dc
 80034ea:	23a0      	movs	r3, #160	; 0xa0
 80034ec:	05db      	lsls	r3, r3, #23
 80034ee:	695a      	ldr	r2, [r3, #20]
 80034f0:	23a0      	movs	r3, #160	; 0xa0
 80034f2:	05db      	lsls	r3, r3, #23
 80034f4:	2180      	movs	r1, #128	; 0x80
 80034f6:	430a      	orrs	r2, r1
 80034f8:	615a      	str	r2, [r3, #20]

			for (i = 0; i < ((end_x_New - start_x_New + 1) * (end_y_New/2 - start_y_New /2 + 1));i++) {
 80034fa:	193b      	adds	r3, r7, r4
 80034fc:	2200      	movs	r2, #0
 80034fe:	801a      	strh	r2, [r3, #0]
 8003500:	e012      	b.n	8003528 <weoDrawRectangleFilled+0x15c>
//			for (i = 0; i < len;i++) {
				while(!(USART3->ISR & USART_ISR_TXE)){};
 8003502:	46c0      	nop			; (mov r8, r8)
 8003504:	4b1e      	ldr	r3, [pc, #120]	; (8003580 <weoDrawRectangleFilled+0x1b4>)
 8003506:	69db      	ldr	r3, [r3, #28]
 8003508:	2280      	movs	r2, #128	; 0x80
 800350a:	4013      	ands	r3, r2
 800350c:	d0fa      	beq.n	8003504 <weoDrawRectangleFilled+0x138>
				USART3->TDR =MEM_Buffer[i];
 800350e:	210e      	movs	r1, #14
 8003510:	187b      	adds	r3, r7, r1
 8003512:	881b      	ldrh	r3, [r3, #0]
 8003514:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003516:	18d3      	adds	r3, r2, r3
 8003518:	781a      	ldrb	r2, [r3, #0]
 800351a:	4b19      	ldr	r3, [pc, #100]	; (8003580 <weoDrawRectangleFilled+0x1b4>)
 800351c:	629a      	str	r2, [r3, #40]	; 0x28
			for (i = 0; i < ((end_x_New - start_x_New + 1) * (end_y_New/2 - start_y_New /2 + 1));i++) {
 800351e:	187b      	adds	r3, r7, r1
 8003520:	881a      	ldrh	r2, [r3, #0]
 8003522:	187b      	adds	r3, r7, r1
 8003524:	3201      	adds	r2, #1
 8003526:	801a      	strh	r2, [r3, #0]
 8003528:	230e      	movs	r3, #14
 800352a:	18fb      	adds	r3, r7, r3
 800352c:	881a      	ldrh	r2, [r3, #0]
 800352e:	230b      	movs	r3, #11
 8003530:	18fb      	adds	r3, r7, r3
 8003532:	7819      	ldrb	r1, [r3, #0]
 8003534:	230d      	movs	r3, #13
 8003536:	18fb      	adds	r3, r7, r3
 8003538:	781b      	ldrb	r3, [r3, #0]
 800353a:	1acb      	subs	r3, r1, r3
 800353c:	3301      	adds	r3, #1
 800353e:	210a      	movs	r1, #10
 8003540:	1879      	adds	r1, r7, r1
 8003542:	7809      	ldrb	r1, [r1, #0]
 8003544:	0849      	lsrs	r1, r1, #1
 8003546:	b2c9      	uxtb	r1, r1
 8003548:	0008      	movs	r0, r1
 800354a:	210c      	movs	r1, #12
 800354c:	1879      	adds	r1, r7, r1
 800354e:	7809      	ldrb	r1, [r1, #0]
 8003550:	0849      	lsrs	r1, r1, #1
 8003552:	b2c9      	uxtb	r1, r1
 8003554:	1a41      	subs	r1, r0, r1
 8003556:	3101      	adds	r1, #1
 8003558:	434b      	muls	r3, r1
 800355a:	429a      	cmp	r2, r3
 800355c:	dbd1      	blt.n	8003502 <weoDrawRectangleFilled+0x136>
			}
//			while(!(USART3->ISR & USART_ISR_TXE)){};
			HAL_Delay(1);
 800355e:	2001      	movs	r0, #1
 8003560:	f001 ff04 	bl	800536c <HAL_Delay>
//			GPIOA->ODR &= ~(1 << 7);	//reset dc
			GPIOA->ODR |= 1 << 6;	//set cs
 8003564:	23a0      	movs	r3, #160	; 0xa0
 8003566:	05db      	lsls	r3, r3, #23
 8003568:	695a      	ldr	r2, [r3, #20]
 800356a:	23a0      	movs	r3, #160	; 0xa0
 800356c:	05db      	lsls	r3, r3, #23
 800356e:	2140      	movs	r1, #64	; 0x40
 8003570:	430a      	orrs	r2, r1
 8003572:	615a      	str	r2, [r3, #20]
 8003574:	e000      	b.n	8003578 <weoDrawRectangleFilled+0x1ac>
				return;
 8003576:	46c0      	nop			; (mov r8, r8)
		}
 8003578:	46bd      	mov	sp, r7
 800357a:	b005      	add	sp, #20
 800357c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800357e:	46c0      	nop			; (mov r8, r8)
 8003580:	40004800 	.word	0x40004800

08003584 <weoDrawRectangleInit>:
//========================================================================================================================
	void weoDrawRectangleInit(unsigned char start_x, unsigned char start_y,
				unsigned char end_x, unsigned char end_y) {
 8003584:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003586:	b085      	sub	sp, #20
 8003588:	af00      	add	r7, sp, #0
 800358a:	0005      	movs	r5, r0
 800358c:	000c      	movs	r4, r1
 800358e:	0010      	movs	r0, r2
 8003590:	0019      	movs	r1, r3
 8003592:	1dfb      	adds	r3, r7, #7
 8003594:	1c2a      	adds	r2, r5, #0
 8003596:	701a      	strb	r2, [r3, #0]
 8003598:	1dbb      	adds	r3, r7, #6
 800359a:	1c22      	adds	r2, r4, #0
 800359c:	701a      	strb	r2, [r3, #0]
 800359e:	1d7b      	adds	r3, r7, #5
 80035a0:	1c02      	adds	r2, r0, #0
 80035a2:	701a      	strb	r2, [r3, #0]
 80035a4:	1d3b      	adds	r3, r7, #4
 80035a6:	1c0a      	adds	r2, r1, #0
 80035a8:	701a      	strb	r2, [r3, #0]
			uint16_t i = 0;
 80035aa:	230e      	movs	r3, #14
 80035ac:	18fb      	adds	r3, r7, r3
 80035ae:	2200      	movs	r2, #0
 80035b0:	801a      	strh	r2, [r3, #0]
			uint8_t start_x_New,start_y_New,end_x_New,end_y_New;
			if (start_x > OLED_DIM_WIDTH || start_y > OLED_DIM_HEIGHT
 80035b2:	1dfb      	adds	r3, r7, #7
 80035b4:	781b      	ldrb	r3, [r3, #0]
 80035b6:	b25b      	sxtb	r3, r3
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	db66      	blt.n	800368a <weoDrawRectangleInit+0x106>
 80035bc:	1dbb      	adds	r3, r7, #6
 80035be:	781b      	ldrb	r3, [r3, #0]
 80035c0:	b25b      	sxtb	r3, r3
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	db61      	blt.n	800368a <weoDrawRectangleInit+0x106>
					|| end_x > OLED_DIM_WIDTH || end_y > OLED_DIM_HEIGHT) {
 80035c6:	1d7b      	adds	r3, r7, #5
 80035c8:	781b      	ldrb	r3, [r3, #0]
 80035ca:	b25b      	sxtb	r3, r3
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	db5c      	blt.n	800368a <weoDrawRectangleInit+0x106>
 80035d0:	1d3b      	adds	r3, r7, #4
 80035d2:	781b      	ldrb	r3, [r3, #0]
 80035d4:	b25b      	sxtb	r3, r3
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	db57      	blt.n	800368a <weoDrawRectangleInit+0x106>
				return;
			}
			start_x_New=start_x;
 80035da:	240d      	movs	r4, #13
 80035dc:	193b      	adds	r3, r7, r4
 80035de:	1dfa      	adds	r2, r7, #7
 80035e0:	7812      	ldrb	r2, [r2, #0]
 80035e2:	701a      	strb	r2, [r3, #0]
			start_y_New=0x7F-end_y;
 80035e4:	250c      	movs	r5, #12
 80035e6:	197b      	adds	r3, r7, r5
 80035e8:	1d3a      	adds	r2, r7, #4
 80035ea:	7812      	ldrb	r2, [r2, #0]
 80035ec:	217f      	movs	r1, #127	; 0x7f
 80035ee:	1a8a      	subs	r2, r1, r2
 80035f0:	701a      	strb	r2, [r3, #0]
			end_x_New=end_x;
 80035f2:	260b      	movs	r6, #11
 80035f4:	19bb      	adds	r3, r7, r6
 80035f6:	1d7a      	adds	r2, r7, #5
 80035f8:	7812      	ldrb	r2, [r2, #0]
 80035fa:	701a      	strb	r2, [r3, #0]
			end_y_New=0x7F-start_y;
 80035fc:	230a      	movs	r3, #10
 80035fe:	18fb      	adds	r3, r7, r3
 8003600:	1dba      	adds	r2, r7, #6
 8003602:	7812      	ldrb	r2, [r2, #0]
 8003604:	217f      	movs	r1, #127	; 0x7f
 8003606:	1a8a      	subs	r2, r1, r2
 8003608:	701a      	strb	r2, [r3, #0]

			GPIOA->ODR &= ~(1 << 6);	//reset cs
 800360a:	23a0      	movs	r3, #160	; 0xa0
 800360c:	05db      	lsls	r3, r3, #23
 800360e:	695a      	ldr	r2, [r3, #20]
 8003610:	23a0      	movs	r3, #160	; 0xa0
 8003612:	05db      	lsls	r3, r3, #23
 8003614:	2140      	movs	r1, #64	; 0x40
 8003616:	438a      	bics	r2, r1
 8003618:	615a      	str	r2, [r3, #20]
			GPIOA->ODR &= ~(1 << 7);	// reset dc
 800361a:	23a0      	movs	r3, #160	; 0xa0
 800361c:	05db      	lsls	r3, r3, #23
 800361e:	695a      	ldr	r2, [r3, #20]
 8003620:	23a0      	movs	r3, #160	; 0xa0
 8003622:	05db      	lsls	r3, r3, #23
 8003624:	2180      	movs	r1, #128	; 0x80
 8003626:	438a      	bics	r2, r1
 8003628:	615a      	str	r2, [r3, #20]
					USART_AS_SPI_sendCMD(SET_DISPLAY_ROW_ADD);
 800362a:	2075      	movs	r0, #117	; 0x75
 800362c:	f7ff fdec 	bl	8003208 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(start_x_New/1);
 8003630:	193b      	adds	r3, r7, r4
 8003632:	781b      	ldrb	r3, [r3, #0]
 8003634:	0018      	movs	r0, r3
 8003636:	f7ff fde7 	bl	8003208 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(end_x_New/1);
 800363a:	19bb      	adds	r3, r7, r6
 800363c:	781b      	ldrb	r3, [r3, #0]
 800363e:	0018      	movs	r0, r3
 8003640:	f7ff fde2 	bl	8003208 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(SET_DISPLAY_COL_ADD);
 8003644:	2015      	movs	r0, #21
 8003646:	f7ff fddf 	bl	8003208 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(start_y_New/2);
 800364a:	197b      	adds	r3, r7, r5
 800364c:	781b      	ldrb	r3, [r3, #0]
 800364e:	085b      	lsrs	r3, r3, #1
 8003650:	b2db      	uxtb	r3, r3
 8003652:	0018      	movs	r0, r3
 8003654:	f7ff fdd8 	bl	8003208 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(end_y_New/2);
 8003658:	230a      	movs	r3, #10
 800365a:	18fb      	adds	r3, r7, r3
 800365c:	781b      	ldrb	r3, [r3, #0]
 800365e:	085b      	lsrs	r3, r3, #1
 8003660:	b2db      	uxtb	r3, r3
 8003662:	0018      	movs	r0, r3
 8003664:	f7ff fdd0 	bl	8003208 <USART_AS_SPI_sendCMD>
			GPIOA->ODR |= 1 << 7;	//set dc
 8003668:	23a0      	movs	r3, #160	; 0xa0
 800366a:	05db      	lsls	r3, r3, #23
 800366c:	695a      	ldr	r2, [r3, #20]
 800366e:	23a0      	movs	r3, #160	; 0xa0
 8003670:	05db      	lsls	r3, r3, #23
 8003672:	2180      	movs	r1, #128	; 0x80
 8003674:	430a      	orrs	r2, r1
 8003676:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 6;	//set cs
 8003678:	23a0      	movs	r3, #160	; 0xa0
 800367a:	05db      	lsls	r3, r3, #23
 800367c:	695a      	ldr	r2, [r3, #20]
 800367e:	23a0      	movs	r3, #160	; 0xa0
 8003680:	05db      	lsls	r3, r3, #23
 8003682:	2140      	movs	r1, #64	; 0x40
 8003684:	430a      	orrs	r2, r1
 8003686:	615a      	str	r2, [r3, #20]
 8003688:	e000      	b.n	800368c <weoDrawRectangleInit+0x108>
				return;
 800368a:	46c0      	nop			; (mov r8, r8)
		}
 800368c:	46bd      	mov	sp, r7
 800368e:	b005      	add	sp, #20
 8003690:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003694 <I2C_SOUND_ChangePage>:
//		LL_GPIO_ResetOutputPin(GPIOC, DISP_RES_Pin);
		HAL_Delay(1);
//		LL_GPIO_SetOutputPin(GPIOC, DISP_RES_Pin);
		HAL_Delay(1);
	}
	void I2C_SOUND_ChangePage(uint8_t pageNum) {
 8003694:	b580      	push	{r7, lr}
 8003696:	b086      	sub	sp, #24
 8003698:	af02      	add	r7, sp, #8
 800369a:	0002      	movs	r2, r0
 800369c:	1dfb      	adds	r3, r7, #7
 800369e:	701a      	strb	r2, [r3, #0]
		uint8_t buf[] = { 0x00, pageNum };
 80036a0:	210c      	movs	r1, #12
 80036a2:	187b      	adds	r3, r7, r1
 80036a4:	2200      	movs	r2, #0
 80036a6:	701a      	strb	r2, [r3, #0]
 80036a8:	187b      	adds	r3, r7, r1
 80036aa:	1dfa      	adds	r2, r7, #7
 80036ac:	7812      	ldrb	r2, [r2, #0]
 80036ae:	705a      	strb	r2, [r3, #1]
		HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) 0x30, buf, 2, 1000);
 80036b0:	187a      	adds	r2, r7, r1
 80036b2:	4806      	ldr	r0, [pc, #24]	; (80036cc <I2C_SOUND_ChangePage+0x38>)
 80036b4:	23fa      	movs	r3, #250	; 0xfa
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	9300      	str	r3, [sp, #0]
 80036ba:	2302      	movs	r3, #2
 80036bc:	2130      	movs	r1, #48	; 0x30
 80036be:	f002 fe8f 	bl	80063e0 <HAL_I2C_Master_Transmit>
	}
 80036c2:	46c0      	nop			; (mov r8, r8)
 80036c4:	46bd      	mov	sp, r7
 80036c6:	b004      	add	sp, #16
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	46c0      	nop			; (mov r8, r8)
 80036cc:	20003234 	.word	0x20003234

080036d0 <WriteReg_I2C_SOUND>:
	void WriteReg_I2C_SOUND(uint8_t reg, uint8_t data) {
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b086      	sub	sp, #24
 80036d4:	af02      	add	r7, sp, #8
 80036d6:	0002      	movs	r2, r0
 80036d8:	1dfb      	adds	r3, r7, #7
 80036da:	701a      	strb	r2, [r3, #0]
 80036dc:	1dbb      	adds	r3, r7, #6
 80036de:	1c0a      	adds	r2, r1, #0
 80036e0:	701a      	strb	r2, [r3, #0]
		uint8_t buf[] = { reg, data };
 80036e2:	210c      	movs	r1, #12
 80036e4:	187b      	adds	r3, r7, r1
 80036e6:	1dfa      	adds	r2, r7, #7
 80036e8:	7812      	ldrb	r2, [r2, #0]
 80036ea:	701a      	strb	r2, [r3, #0]
 80036ec:	187b      	adds	r3, r7, r1
 80036ee:	1dba      	adds	r2, r7, #6
 80036f0:	7812      	ldrb	r2, [r2, #0]
 80036f2:	705a      	strb	r2, [r3, #1]
		HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) 0x30, buf, 2, 1000);	//(uint8_t*)&
 80036f4:	187a      	adds	r2, r7, r1
 80036f6:	4806      	ldr	r0, [pc, #24]	; (8003710 <WriteReg_I2C_SOUND+0x40>)
 80036f8:	23fa      	movs	r3, #250	; 0xfa
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	9300      	str	r3, [sp, #0]
 80036fe:	2302      	movs	r3, #2
 8003700:	2130      	movs	r1, #48	; 0x30
 8003702:	f002 fe6d 	bl	80063e0 <HAL_I2C_Master_Transmit>
	}
 8003706:	46c0      	nop			; (mov r8, r8)
 8003708:	46bd      	mov	sp, r7
 800370a:	b004      	add	sp, #16
 800370c:	bd80      	pop	{r7, pc}
 800370e:	46c0      	nop			; (mov r8, r8)
 8003710:	20003234 	.word	0x20003234

08003714 <soundSetup>:
	void soundSetup(void) {
 8003714:	b580      	push	{r7, lr}
 8003716:	af00      	add	r7, sp, #0
		I2C_SOUND_ChangePage(0x00);
 8003718:	2000      	movs	r0, #0
 800371a:	f7ff ffbb 	bl	8003694 <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x01, 0x01);	//Assert Software reset (P0, R1, D0=1)
 800371e:	2101      	movs	r1, #1
 8003720:	2001      	movs	r0, #1
 8003722:	f7ff ffd5 	bl	80036d0 <WriteReg_I2C_SOUND>
		I2C_SOUND_ChangePage(0x01);
 8003726:	2001      	movs	r0, #1
 8003728:	f7ff ffb4 	bl	8003694 <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x02, 0x00);	//LDO output programmed as 1.8V and Level shifters powered up. (P1, R2, D5-D4=00, D3=0)
 800372c:	2100      	movs	r1, #0
 800372e:	2002      	movs	r0, #2
 8003730:	f7ff ffce 	bl	80036d0 <WriteReg_I2C_SOUND>
		HAL_Delay(15);
 8003734:	200f      	movs	r0, #15
 8003736:	f001 fe19 	bl	800536c <HAL_Delay>
		I2C_SOUND_ChangePage(0x00);
 800373a:	2000      	movs	r0, #0
 800373c:	f7ff ffaa 	bl	8003694 <I2C_SOUND_ChangePage>
	WriteReg_I2C_SOUND(0x04,0x03);//PLL_clkin = MCLK, codec_clkin = PLL_CLK, MCLK should be 11.2896MHz
 8003740:	2103      	movs	r1, #3
 8003742:	2004      	movs	r0, #4
 8003744:	f7ff ffc4 	bl	80036d0 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x05,0x91);//Power up PLL, set P=1, R=1
 8003748:	2191      	movs	r1, #145	; 0x91
 800374a:	2005      	movs	r0, #5
 800374c:	f7ff ffc0 	bl	80036d0 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x06,0x04);//Set J = 4
 8003750:	2104      	movs	r1, #4
 8003752:	2006      	movs	r0, #6
 8003754:	f7ff ffbc 	bl	80036d0 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x07,0x00);//SET D=0000
 8003758:	2100      	movs	r1, #0
 800375a:	2007      	movs	r0, #7
 800375c:	f7ff ffb8 	bl	80036d0 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x08,0x00);//SET D=0000
 8003760:	2100      	movs	r1, #0
 8003762:	2008      	movs	r0, #8
 8003764:	f7ff ffb4 	bl	80036d0 <WriteReg_I2C_SOUND>
	HAL_Delay(15);
 8003768:	200f      	movs	r0, #15
 800376a:	f001 fdff 	bl	800536c <HAL_Delay>
	WriteReg_I2C_SOUND(0x0B,0x84);//DAC NDAC Powered up, set NDAC = 4
 800376e:	2184      	movs	r1, #132	; 0x84
 8003770:	200b      	movs	r0, #11
 8003772:	f7ff ffad 	bl	80036d0 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x0C,0x82);//DAC MDAC Powered up, set MDAC = 2
 8003776:	2182      	movs	r1, #130	; 0x82
 8003778:	200c      	movs	r0, #12
 800377a:	f7ff ffa9 	bl	80036d0 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x0D,0x00);//DAC OSR(9:0)-> DOSR=128
 800377e:	2100      	movs	r1, #0
 8003780:	200d      	movs	r0, #13
 8003782:	f7ff ffa5 	bl	80036d0 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x0E,0x80);//DAC OSR(9:0)
 8003786:	2180      	movs	r1, #128	; 0x80
 8003788:	200e      	movs	r0, #14
 800378a:	f7ff ffa1 	bl	80036d0 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x1B, 0x00);	//Codec Interface control Word length = 16bits, BCLK&WCLK inputs, I2S mode. (P0, R27, D7-D6=00, D5-D4=00, D3-D2=00)
 800378e:	2100      	movs	r1, #0
 8003790:	201b      	movs	r0, #27
 8003792:	f7ff ff9d 	bl	80036d0 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x1C,0x00);//Data slot offset
 8003796:	2100      	movs	r1, #0
 8003798:	201c      	movs	r0, #28
 800379a:	f7ff ff99 	bl	80036d0 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x3c,0x02);//Dac Instruction programming PRB #2 for Mono routing. Type interpolation (x8) and 3 programmable	Biquads. (P0, R60, D4-D0=0010)
 800379e:	2102      	movs	r1, #2
 80037a0:	203c      	movs	r0, #60	; 0x3c
 80037a2:	f7ff ff95 	bl	80036d0 <WriteReg_I2C_SOUND>
		I2C_SOUND_ChangePage(0x01);
 80037a6:	2001      	movs	r0, #1
 80037a8:	f7ff ff74 	bl	8003694 <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x01, 0x10);	//Master Reference Powered on (P1, R1, D4=1)
 80037ac:	2110      	movs	r1, #16
 80037ae:	2001      	movs	r0, #1
 80037b0:	f7ff ff8e 	bl	80036d0 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x0A, 0x00);	//Output common mode for DAC set to 0.9V (default) (P1, R10)
 80037b4:	2100      	movs	r1, #0
 80037b6:	200a      	movs	r0, #10
 80037b8:	f7ff ff8a 	bl	80036d0 <WriteReg_I2C_SOUND>
		////////////////////////////////////////////////////////////////////
		WriteReg_I2C_SOUND(0x0C, 0x00);	// No analog routing to headphone//0x0c,0x15 by SB
 80037bc:	2100      	movs	r1, #0
 80037be:	200c      	movs	r0, #12
 80037c0:	f7ff ff86 	bl	80036d0 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x16, 0x00);	// Headphone volume=0//0x16,0x75 by SB
 80037c4:	2100      	movs	r1, #0
 80037c6:	2016      	movs	r0, #22
 80037c8:	f7ff ff82 	bl	80036d0 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x18, 0x00);	//No need to enable Mixer M and Mixer P, AINL Voulme, 0dB Gain 0x18,0x75 by SB
 80037cc:	2100      	movs	r1, #0
 80037ce:	2018      	movs	r0, #24
 80037d0:	f7ff ff7e 	bl	80036d0 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x19, 0x00);	//No need to enable Mixer M and Mixer P, AINR Voulme, 0dB Gain 0x19,0x75 by SB
 80037d4:	2100      	movs	r1, #0
 80037d6:	2019      	movs	r0, #25
 80037d8:	f7ff ff7a 	bl	80036d0 <WriteReg_I2C_SOUND>
		//////////////////////////////////////////////////////////////////////
		WriteReg_I2C_SOUND(0x09, 0x00);	//AINL,AINR are powered down
 80037dc:	2100      	movs	r1, #0
 80037de:	2009      	movs	r0, #9
 80037e0:	f7ff ff76 	bl	80036d0 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x10, 0x00);	//Headphone is muted// 1<<6 by SB
 80037e4:	2100      	movs	r1, #0
 80037e6:	2010      	movs	r0, #16
 80037e8:	f7ff ff72 	bl	80036d0 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x2E, 0x00);	//SPK attn. Gain =0dB (P1, R46, D6-D0=000000)
 80037ec:	2100      	movs	r1, #0
 80037ee:	202e      	movs	r0, #46	; 0x2e
 80037f0:	f7ff ff6e 	bl	80036d0 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x30, 0x10);	//SPK driver Gain=6.0dB (P1, R48, D6-D4=001)
 80037f4:	2110      	movs	r1, #16
 80037f6:	2030      	movs	r0, #48	; 0x30
 80037f8:	f7ff ff6a 	bl	80036d0 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x2D, 0x02);	//SPK powered up (P1, R45, D1=1)
 80037fc:	2102      	movs	r1, #2
 80037fe:	202d      	movs	r0, #45	; 0x2d
 8003800:	f7ff ff66 	bl	80036d0 <WriteReg_I2C_SOUND>
		I2C_SOUND_ChangePage(0x00);
 8003804:	2000      	movs	r0, #0
 8003806:	f7ff ff45 	bl	8003694 <I2C_SOUND_ChangePage>
		//////////////////////////////////////////////////////////////////////////
		WriteReg_I2C_SOUND(0x3F, 0x90);	//DAC powered up, Soft step 1 per Fs. (P0, R63, D7=1, D5-D4=01, D3-D2=00, D1-D0=00)
 800380a:	2190      	movs	r1, #144	; 0x90
 800380c:	203f      	movs	r0, #63	; 0x3f
 800380e:	f7ff ff5f 	bl	80036d0 <WriteReg_I2C_SOUND>
		// 1<<7|1<<4|2 by SB
		WriteReg_I2C_SOUND(0x41, 0x00);	//DAC digital gain 0dB (P0, R65, D7-D0=00000000) cnDacValueOn by SB
 8003812:	2100      	movs	r1, #0
 8003814:	2041      	movs	r0, #65	; 0x41
 8003816:	f7ff ff5b 	bl	80036d0 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x40, 0x04);	//DAC volume not muted. (P0, R64, D3=0, D2=1) 1<<4 by SB
 800381a:	2104      	movs	r1, #4
 800381c:	2040      	movs	r0, #64	; 0x40
 800381e:	f7ff ff57 	bl	80036d0 <WriteReg_I2C_SOUND>
	}
 8003822:	46c0      	nop			; (mov r8, r8)
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}

08003828 <answer2CPU>:
//=============================================================================================
	uint8_t answer2CPU(uint8_t cmd[]) {
 8003828:	b580      	push	{r7, lr}
 800382a:	b084      	sub	sp, #16
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
		uint8_t keyboard = 0xFF;
 8003830:	230f      	movs	r3, #15
 8003832:	18fb      	adds	r3, r7, r3
 8003834:	22ff      	movs	r2, #255	; 0xff
 8003836:	701a      	strb	r2, [r3, #0]
//		uint16_t ans[10];
		uint8_t i;
		uint8_t myCS = 0;					//   COMMON PART FOR EVERY COMMAND
 8003838:	230d      	movs	r3, #13
 800383a:	18fb      	adds	r3, r7, r3
 800383c:	2200      	movs	r2, #0
 800383e:	701a      	strb	r2, [r3, #0]
		uint8_t myLength;
		uint16_t ind = 0;
 8003840:	230a      	movs	r3, #10
 8003842:	18fb      	adds	r3, r7, r3
 8003844:	2200      	movs	r2, #0
 8003846:	801a      	strh	r2, [r3, #0]

		cmd2Execute=0;
 8003848:	4bd1      	ldr	r3, [pc, #836]	; (8003b90 <answer2CPU+0x368>)
 800384a:	2200      	movs	r2, #0
 800384c:	701a      	strb	r2, [r3, #0]
		if ((cmd[0] == 0x11)||(cmd[0] == 0x12)||(cmd[0] == 0x14)) {GPIOC->ODR &= ~(1 << 6);}//reset BF
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	781b      	ldrb	r3, [r3, #0]
 8003852:	2b11      	cmp	r3, #17
 8003854:	d007      	beq.n	8003866 <answer2CPU+0x3e>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	781b      	ldrb	r3, [r3, #0]
 800385a:	2b12      	cmp	r3, #18
 800385c:	d003      	beq.n	8003866 <answer2CPU+0x3e>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	781b      	ldrb	r3, [r3, #0]
 8003862:	2b14      	cmp	r3, #20
 8003864:	d105      	bne.n	8003872 <answer2CPU+0x4a>
 8003866:	4bcb      	ldr	r3, [pc, #812]	; (8003b94 <answer2CPU+0x36c>)
 8003868:	695a      	ldr	r2, [r3, #20]
 800386a:	4bca      	ldr	r3, [pc, #808]	; (8003b94 <answer2CPU+0x36c>)
 800386c:	2140      	movs	r1, #64	; 0x40
 800386e:	438a      	bics	r2, r1
 8003870:	615a      	str	r2, [r3, #20]
		ans[0] = cmd[0]|0x80;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	781b      	ldrb	r3, [r3, #0]
 8003876:	2280      	movs	r2, #128	; 0x80
 8003878:	4252      	negs	r2, r2
 800387a:	4313      	orrs	r3, r2
 800387c:	b2db      	uxtb	r3, r3
 800387e:	b29a      	uxth	r2, r3
 8003880:	4bc5      	ldr	r3, [pc, #788]	; (8003b98 <answer2CPU+0x370>)
 8003882:	801a      	strh	r2, [r3, #0]
//==================================================================================================
			if ((cmd[0] >= 0x10)&&(cmd[0] < 0x16)) { //answer is keyboard + stuff information                  0003
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	781b      	ldrb	r3, [r3, #0]
 8003888:	2b0f      	cmp	r3, #15
 800388a:	d800      	bhi.n	800388e <answer2CPU+0x66>
 800388c:	e150      	b.n	8003b30 <answer2CPU+0x308>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	781b      	ldrb	r3, [r3, #0]
 8003892:	2b15      	cmp	r3, #21
 8003894:	d900      	bls.n	8003898 <answer2CPU+0x70>
 8003896:	e14b      	b.n	8003b30 <answer2CPU+0x308>
				if ((GPIOA->IDR & (1 << 0)) == 0) {
 8003898:	23a0      	movs	r3, #160	; 0xa0
 800389a:	05db      	lsls	r3, r3, #23
 800389c:	691b      	ldr	r3, [r3, #16]
 800389e:	2201      	movs	r2, #1
 80038a0:	4013      	ands	r3, r2
 80038a2:	d106      	bne.n	80038b2 <answer2CPU+0x8a>
					keyboard &= 0b11111110;
 80038a4:	220f      	movs	r2, #15
 80038a6:	18bb      	adds	r3, r7, r2
 80038a8:	18ba      	adds	r2, r7, r2
 80038aa:	7812      	ldrb	r2, [r2, #0]
 80038ac:	2101      	movs	r1, #1
 80038ae:	438a      	bics	r2, r1
 80038b0:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 1)) == 0) {
 80038b2:	23a0      	movs	r3, #160	; 0xa0
 80038b4:	05db      	lsls	r3, r3, #23
 80038b6:	691b      	ldr	r3, [r3, #16]
 80038b8:	2202      	movs	r2, #2
 80038ba:	4013      	ands	r3, r2
 80038bc:	d106      	bne.n	80038cc <answer2CPU+0xa4>
					keyboard &= 0b11111101;
 80038be:	220f      	movs	r2, #15
 80038c0:	18bb      	adds	r3, r7, r2
 80038c2:	18ba      	adds	r2, r7, r2
 80038c4:	7812      	ldrb	r2, [r2, #0]
 80038c6:	2102      	movs	r1, #2
 80038c8:	438a      	bics	r2, r1
 80038ca:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 4)) == 0) {
 80038cc:	23a0      	movs	r3, #160	; 0xa0
 80038ce:	05db      	lsls	r3, r3, #23
 80038d0:	691b      	ldr	r3, [r3, #16]
 80038d2:	2210      	movs	r2, #16
 80038d4:	4013      	ands	r3, r2
 80038d6:	d106      	bne.n	80038e6 <answer2CPU+0xbe>
					keyboard &= 0b11111011;
 80038d8:	220f      	movs	r2, #15
 80038da:	18bb      	adds	r3, r7, r2
 80038dc:	18ba      	adds	r2, r7, r2
 80038de:	7812      	ldrb	r2, [r2, #0]
 80038e0:	2104      	movs	r1, #4
 80038e2:	438a      	bics	r2, r1
 80038e4:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 13)) == 0) {
 80038e6:	23a0      	movs	r3, #160	; 0xa0
 80038e8:	05db      	lsls	r3, r3, #23
 80038ea:	691a      	ldr	r2, [r3, #16]
 80038ec:	2380      	movs	r3, #128	; 0x80
 80038ee:	019b      	lsls	r3, r3, #6
 80038f0:	4013      	ands	r3, r2
 80038f2:	d106      	bne.n	8003902 <answer2CPU+0xda>
					keyboard &= 0b11110111;
 80038f4:	220f      	movs	r2, #15
 80038f6:	18bb      	adds	r3, r7, r2
 80038f8:	18ba      	adds	r2, r7, r2
 80038fa:	7812      	ldrb	r2, [r2, #0]
 80038fc:	2108      	movs	r1, #8
 80038fe:	438a      	bics	r2, r1
 8003900:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 14)) == 0) {
 8003902:	23a0      	movs	r3, #160	; 0xa0
 8003904:	05db      	lsls	r3, r3, #23
 8003906:	691a      	ldr	r2, [r3, #16]
 8003908:	2380      	movs	r3, #128	; 0x80
 800390a:	01db      	lsls	r3, r3, #7
 800390c:	4013      	ands	r3, r2
 800390e:	d106      	bne.n	800391e <answer2CPU+0xf6>
					keyboard &= 0b11101111;
 8003910:	220f      	movs	r2, #15
 8003912:	18bb      	adds	r3, r7, r2
 8003914:	18ba      	adds	r2, r7, r2
 8003916:	7812      	ldrb	r2, [r2, #0]
 8003918:	2110      	movs	r1, #16
 800391a:	438a      	bics	r2, r1
 800391c:	701a      	strb	r2, [r3, #0]
				}

				keyboard = ~keyboard;
 800391e:	210f      	movs	r1, #15
 8003920:	187b      	adds	r3, r7, r1
 8003922:	187a      	adds	r2, r7, r1
 8003924:	7812      	ldrb	r2, [r2, #0]
 8003926:	43d2      	mvns	r2, r2
 8003928:	701a      	strb	r2, [r3, #0]
//				keyboard&=bf;
				myLength = 0x04;
 800392a:	2009      	movs	r0, #9
 800392c:	183b      	adds	r3, r7, r0
 800392e:	2204      	movs	r2, #4
 8003930:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8003932:	183b      	adds	r3, r7, r0
 8003934:	781b      	ldrb	r3, [r3, #0]
 8003936:	b29b      	uxth	r3, r3
 8003938:	3b02      	subs	r3, #2
 800393a:	b29a      	uxth	r2, r3
 800393c:	4b96      	ldr	r3, [pc, #600]	; (8003b98 <answer2CPU+0x370>)
 800393e:	805a      	strh	r2, [r3, #2]
				ans[2] = keyboard;				//			MANAGEMENT COMMANDS
 8003940:	187b      	adds	r3, r7, r1
 8003942:	781b      	ldrb	r3, [r3, #0]
 8003944:	b29a      	uxth	r2, r3
 8003946:	4b94      	ldr	r3, [pc, #592]	; (8003b98 <answer2CPU+0x370>)
 8003948:	809a      	strh	r2, [r3, #4]

				for (i = 0; i < myLength-1; i++) {
 800394a:	230e      	movs	r3, #14
 800394c:	18fb      	adds	r3, r7, r3
 800394e:	2200      	movs	r2, #0
 8003950:	701a      	strb	r2, [r3, #0]
 8003952:	e011      	b.n	8003978 <answer2CPU+0x150>
					myCS = myCS + ans[i];
 8003954:	200e      	movs	r0, #14
 8003956:	183b      	adds	r3, r7, r0
 8003958:	781a      	ldrb	r2, [r3, #0]
 800395a:	4b8f      	ldr	r3, [pc, #572]	; (8003b98 <answer2CPU+0x370>)
 800395c:	0052      	lsls	r2, r2, #1
 800395e:	5ad3      	ldrh	r3, [r2, r3]
 8003960:	b2d9      	uxtb	r1, r3
 8003962:	220d      	movs	r2, #13
 8003964:	18bb      	adds	r3, r7, r2
 8003966:	18ba      	adds	r2, r7, r2
 8003968:	7812      	ldrb	r2, [r2, #0]
 800396a:	188a      	adds	r2, r1, r2
 800396c:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {
 800396e:	183b      	adds	r3, r7, r0
 8003970:	781a      	ldrb	r2, [r3, #0]
 8003972:	183b      	adds	r3, r7, r0
 8003974:	3201      	adds	r2, #1
 8003976:	701a      	strb	r2, [r3, #0]
 8003978:	200e      	movs	r0, #14
 800397a:	183b      	adds	r3, r7, r0
 800397c:	781a      	ldrb	r2, [r3, #0]
 800397e:	2309      	movs	r3, #9
 8003980:	18fb      	adds	r3, r7, r3
 8003982:	781b      	ldrb	r3, [r3, #0]
 8003984:	3b01      	subs	r3, #1
 8003986:	429a      	cmp	r2, r3
 8003988:	dbe4      	blt.n	8003954 <answer2CPU+0x12c>
				}
				myCS = 0 - myCS;
 800398a:	210d      	movs	r1, #13
 800398c:	187b      	adds	r3, r7, r1
 800398e:	187a      	adds	r2, r7, r1
 8003990:	7812      	ldrb	r2, [r2, #0]
 8003992:	4252      	negs	r2, r2
 8003994:	701a      	strb	r2, [r3, #0]
				ans[3] = myCS;
 8003996:	187b      	adds	r3, r7, r1
 8003998:	781b      	ldrb	r3, [r3, #0]
 800399a:	b29a      	uxth	r2, r3
 800399c:	4b7e      	ldr	r3, [pc, #504]	; (8003b98 <answer2CPU+0x370>)
 800399e:	80da      	strh	r2, [r3, #6]
				i=0;
 80039a0:	183b      	adds	r3, r7, r0
 80039a2:	2200      	movs	r2, #0
 80039a4:	701a      	strb	r2, [r3, #0]
//======================================================================================================================================
				while(!(USART2->ISR & USART_ISR_TXE)){};
 80039a6:	46c0      	nop			; (mov r8, r8)
 80039a8:	4b7c      	ldr	r3, [pc, #496]	; (8003b9c <answer2CPU+0x374>)
 80039aa:	69db      	ldr	r3, [r3, #28]
 80039ac:	2280      	movs	r2, #128	; 0x80
 80039ae:	4013      	ands	r3, r2
 80039b0:	d0fa      	beq.n	80039a8 <answer2CPU+0x180>
				USART2->TDR = ans[0]|0x0100;
 80039b2:	4b79      	ldr	r3, [pc, #484]	; (8003b98 <answer2CPU+0x370>)
 80039b4:	881b      	ldrh	r3, [r3, #0]
 80039b6:	2280      	movs	r2, #128	; 0x80
 80039b8:	0052      	lsls	r2, r2, #1
 80039ba:	4313      	orrs	r3, r2
 80039bc:	b29a      	uxth	r2, r3
 80039be:	4b77      	ldr	r3, [pc, #476]	; (8003b9c <answer2CPU+0x374>)
 80039c0:	629a      	str	r2, [r3, #40]	; 0x28
				for(i=1;i<myLength;i++)
 80039c2:	230e      	movs	r3, #14
 80039c4:	18fb      	adds	r3, r7, r3
 80039c6:	2201      	movs	r2, #1
 80039c8:	701a      	strb	r2, [r3, #0]
 80039ca:	e013      	b.n	80039f4 <answer2CPU+0x1cc>
				  {												//answer2cpu was given
				    while(!(USART2->ISR & USART_ISR_TXE)){};
 80039cc:	46c0      	nop			; (mov r8, r8)
 80039ce:	4b73      	ldr	r3, [pc, #460]	; (8003b9c <answer2CPU+0x374>)
 80039d0:	69db      	ldr	r3, [r3, #28]
 80039d2:	2280      	movs	r2, #128	; 0x80
 80039d4:	4013      	ands	r3, r2
 80039d6:	d0fa      	beq.n	80039ce <answer2CPU+0x1a6>
				    USART2->TDR = (uint8_t)ans[i];
 80039d8:	210e      	movs	r1, #14
 80039da:	187b      	adds	r3, r7, r1
 80039dc:	781a      	ldrb	r2, [r3, #0]
 80039de:	4b6e      	ldr	r3, [pc, #440]	; (8003b98 <answer2CPU+0x370>)
 80039e0:	0052      	lsls	r2, r2, #1
 80039e2:	5ad3      	ldrh	r3, [r2, r3]
 80039e4:	b2da      	uxtb	r2, r3
 80039e6:	4b6d      	ldr	r3, [pc, #436]	; (8003b9c <answer2CPU+0x374>)
 80039e8:	629a      	str	r2, [r3, #40]	; 0x28
				for(i=1;i<myLength;i++)
 80039ea:	187b      	adds	r3, r7, r1
 80039ec:	781a      	ldrb	r2, [r3, #0]
 80039ee:	187b      	adds	r3, r7, r1
 80039f0:	3201      	adds	r2, #1
 80039f2:	701a      	strb	r2, [r3, #0]
 80039f4:	230e      	movs	r3, #14
 80039f6:	18fa      	adds	r2, r7, r3
 80039f8:	2309      	movs	r3, #9
 80039fa:	18fb      	adds	r3, r7, r3
 80039fc:	7812      	ldrb	r2, [r2, #0]
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d3e3      	bcc.n	80039cc <answer2CPU+0x1a4>
				  }
//=======================================================================================================================================
				if (cmd[0] == 0x11) {//Show full screen background;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	781b      	ldrb	r3, [r3, #0]
 8003a08:	2b11      	cmp	r3, #17
 8003a0a:	d109      	bne.n	8003a20 <answer2CPU+0x1f8>
//					GPIOC->ODR &= ~(1 << 6);//reset BF
					picNum = cmd[2];
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	789a      	ldrb	r2, [r3, #2]
 8003a10:	4b63      	ldr	r3, [pc, #396]	; (8003ba0 <answer2CPU+0x378>)
 8003a12:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x11;
 8003a14:	4b5e      	ldr	r3, [pc, #376]	; (8003b90 <answer2CPU+0x368>)
 8003a16:	2211      	movs	r2, #17
 8003a18:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8003a1a:	4b62      	ldr	r3, [pc, #392]	; (8003ba4 <answer2CPU+0x37c>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	701a      	strb	r2, [r3, #0]
				}
//=======================================================================================================================================
				if (cmd[0] == 0x12) {				//show small image
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	781b      	ldrb	r3, [r3, #0]
 8003a24:	2b12      	cmp	r3, #18
 8003a26:	d115      	bne.n	8003a54 <answer2CPU+0x22c>
//					GPIOC->ODR &= ~(1 << 6);//reset BF
					imX = cmd[2];
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	3302      	adds	r3, #2
 8003a2c:	781b      	ldrb	r3, [r3, #0]
 8003a2e:	001a      	movs	r2, r3
 8003a30:	4b5d      	ldr	r3, [pc, #372]	; (8003ba8 <answer2CPU+0x380>)
 8003a32:	601a      	str	r2, [r3, #0]
					imY = cmd[3];
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	3303      	adds	r3, #3
 8003a38:	781b      	ldrb	r3, [r3, #0]
 8003a3a:	001a      	movs	r2, r3
 8003a3c:	4b5b      	ldr	r3, [pc, #364]	; (8003bac <answer2CPU+0x384>)
 8003a3e:	601a      	str	r2, [r3, #0]
					picNum=cmd[4];
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	791a      	ldrb	r2, [r3, #4]
 8003a44:	4b56      	ldr	r3, [pc, #344]	; (8003ba0 <answer2CPU+0x378>)
 8003a46:	701a      	strb	r2, [r3, #0]
//					weoShowSmallImage(dataASCII[i], ASCII_X, ASCII_Y);
					cmd2Execute=0x12;
 8003a48:	4b51      	ldr	r3, [pc, #324]	; (8003b90 <answer2CPU+0x368>)
 8003a4a:	2212      	movs	r2, #18
 8003a4c:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8003a4e:	4b55      	ldr	r3, [pc, #340]	; (8003ba4 <answer2CPU+0x37c>)
 8003a50:	2200      	movs	r2, #0
 8003a52:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x13) {			//show ASCII code(s)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	781b      	ldrb	r3, [r3, #0]
 8003a58:	2b13      	cmp	r3, #19
 8003a5a:	d134      	bne.n	8003ac6 <answer2CPU+0x29e>
//					GPIOC->ODR &= ~(1 << 6);//reset BF
					imX = cmd[2];
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	3302      	adds	r3, #2
 8003a60:	781b      	ldrb	r3, [r3, #0]
 8003a62:	001a      	movs	r2, r3
 8003a64:	4b50      	ldr	r3, [pc, #320]	; (8003ba8 <answer2CPU+0x380>)
 8003a66:	601a      	str	r2, [r3, #0]
					imY = cmd[3];
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	3303      	adds	r3, #3
 8003a6c:	781b      	ldrb	r3, [r3, #0]
 8003a6e:	001a      	movs	r2, r3
 8003a70:	4b4e      	ldr	r3, [pc, #312]	; (8003bac <answer2CPU+0x384>)
 8003a72:	601a      	str	r2, [r3, #0]
					strLen = cmd[1] -0x03;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	3301      	adds	r3, #1
 8003a78:	781b      	ldrb	r3, [r3, #0]
 8003a7a:	3b03      	subs	r3, #3
 8003a7c:	b2da      	uxtb	r2, r3
 8003a7e:	4b4c      	ldr	r3, [pc, #304]	; (8003bb0 <answer2CPU+0x388>)
 8003a80:	701a      	strb	r2, [r3, #0]
					for (i = 0; i <strLen; i++) {
 8003a82:	230e      	movs	r3, #14
 8003a84:	18fb      	adds	r3, r7, r3
 8003a86:	2200      	movs	r2, #0
 8003a88:	701a      	strb	r2, [r3, #0]
 8003a8a:	e00f      	b.n	8003aac <answer2CPU+0x284>
					dataASCII[i] = cmd[i+4];
 8003a8c:	200e      	movs	r0, #14
 8003a8e:	183b      	adds	r3, r7, r0
 8003a90:	781b      	ldrb	r3, [r3, #0]
 8003a92:	3304      	adds	r3, #4
 8003a94:	687a      	ldr	r2, [r7, #4]
 8003a96:	18d2      	adds	r2, r2, r3
 8003a98:	183b      	adds	r3, r7, r0
 8003a9a:	781b      	ldrb	r3, [r3, #0]
 8003a9c:	7811      	ldrb	r1, [r2, #0]
 8003a9e:	4a45      	ldr	r2, [pc, #276]	; (8003bb4 <answer2CPU+0x38c>)
 8003aa0:	54d1      	strb	r1, [r2, r3]
					for (i = 0; i <strLen; i++) {
 8003aa2:	183b      	adds	r3, r7, r0
 8003aa4:	781a      	ldrb	r2, [r3, #0]
 8003aa6:	183b      	adds	r3, r7, r0
 8003aa8:	3201      	adds	r2, #1
 8003aaa:	701a      	strb	r2, [r3, #0]
 8003aac:	4b40      	ldr	r3, [pc, #256]	; (8003bb0 <answer2CPU+0x388>)
 8003aae:	781b      	ldrb	r3, [r3, #0]
 8003ab0:	220e      	movs	r2, #14
 8003ab2:	18ba      	adds	r2, r7, r2
 8003ab4:	7812      	ldrb	r2, [r2, #0]
 8003ab6:	429a      	cmp	r2, r3
 8003ab8:	d3e8      	bcc.n	8003a8c <answer2CPU+0x264>
				}
					cmd2Execute=0x13;
 8003aba:	4b35      	ldr	r3, [pc, #212]	; (8003b90 <answer2CPU+0x368>)
 8003abc:	2213      	movs	r2, #19
 8003abe:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8003ac0:	4b38      	ldr	r3, [pc, #224]	; (8003ba4 <answer2CPU+0x37c>)
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x14) {			// 
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	781b      	ldrb	r3, [r3, #0]
 8003aca:	2b14      	cmp	r3, #20
 8003acc:	d10c      	bne.n	8003ae8 <answer2CPU+0x2c0>
					numSound = cmd[3];
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	78da      	ldrb	r2, [r3, #3]
 8003ad2:	4b39      	ldr	r3, [pc, #228]	; (8003bb8 <answer2CPU+0x390>)
 8003ad4:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x14;
 8003ad6:	4b2e      	ldr	r3, [pc, #184]	; (8003b90 <answer2CPU+0x368>)
 8003ad8:	2214      	movs	r2, #20
 8003ada:	701a      	strb	r2, [r3, #0]
					cmd[0]=0xFF;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	22ff      	movs	r2, #255	; 0xff
 8003ae0:	701a      	strb	r2, [r3, #0]
					bf4me=0x00; //reset BF flag for me
 8003ae2:	4b30      	ldr	r3, [pc, #192]	; (8003ba4 <answer2CPU+0x37c>)
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x15) {
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	781b      	ldrb	r3, [r3, #0]
 8003aec:	2b15      	cmp	r3, #21
 8003aee:	d10d      	bne.n	8003b0c <answer2CPU+0x2e4>
					volume = cmd[2];
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	789a      	ldrb	r2, [r3, #2]
 8003af4:	4b31      	ldr	r3, [pc, #196]	; (8003bbc <answer2CPU+0x394>)
 8003af6:	701a      	strb	r2, [r3, #0]
					contrast = cmd[3];
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	78da      	ldrb	r2, [r3, #3]
 8003afc:	4b30      	ldr	r3, [pc, #192]	; (8003bc0 <answer2CPU+0x398>)
 8003afe:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x15;
 8003b00:	4b23      	ldr	r3, [pc, #140]	; (8003b90 <answer2CPU+0x368>)
 8003b02:	2215      	movs	r2, #21
 8003b04:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8003b06:	4b27      	ldr	r3, [pc, #156]	; (8003ba4 <answer2CPU+0x37c>)
 8003b08:	2200      	movs	r2, #0
 8003b0a:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x16) {
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	781b      	ldrb	r3, [r3, #0]
 8003b10:	2b16      	cmp	r3, #22
 8003b12:	d10d      	bne.n	8003b30 <answer2CPU+0x308>
					volume = cmd[3];
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	78da      	ldrb	r2, [r3, #3]
 8003b18:	4b28      	ldr	r3, [pc, #160]	; (8003bbc <answer2CPU+0x394>)
 8003b1a:	701a      	strb	r2, [r3, #0]
					contrast = cmd[4];
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	791a      	ldrb	r2, [r3, #4]
 8003b20:	4b27      	ldr	r3, [pc, #156]	; (8003bc0 <answer2CPU+0x398>)
 8003b22:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x16;
 8003b24:	4b1a      	ldr	r3, [pc, #104]	; (8003b90 <answer2CPU+0x368>)
 8003b26:	2216      	movs	r2, #22
 8003b28:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8003b2a:	4b1e      	ldr	r3, [pc, #120]	; (8003ba4 <answer2CPU+0x37c>)
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	701a      	strb	r2, [r3, #0]
				}
//				weoDrawRectangleFilled(0x00, 0x00, 0x7F, 0x7F, 0xFF, Image);
//				USART2->ICR|=USART_ICR_ORECF;
			}
//==========================================================================================================================
			if (cmd[0] == 0x00) { //request of pcb type
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	781b      	ldrb	r3, [r3, #0]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d000      	beq.n	8003b3a <answer2CPU+0x312>
 8003b38:	e09c      	b.n	8003c74 <answer2CPU+0x44c>
				myLength = 0x14; //20 bytes length answer
 8003b3a:	2109      	movs	r1, #9
 8003b3c:	187b      	adds	r3, r7, r1
 8003b3e:	2214      	movs	r2, #20
 8003b40:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8003b42:	187b      	adds	r3, r7, r1
 8003b44:	781b      	ldrb	r3, [r3, #0]
 8003b46:	b29b      	uxth	r3, r3
 8003b48:	3b02      	subs	r3, #2
 8003b4a:	b29a      	uxth	r2, r3
 8003b4c:	4b12      	ldr	r3, [pc, #72]	; (8003b98 <answer2CPU+0x370>)
 8003b4e:	805a      	strh	r2, [r3, #2]
				for (i = 0; i < 17; i++) {
 8003b50:	230e      	movs	r3, #14
 8003b52:	18fb      	adds	r3, r7, r3
 8003b54:	2200      	movs	r2, #0
 8003b56:	701a      	strb	r2, [r3, #0]
 8003b58:	e010      	b.n	8003b7c <answer2CPU+0x354>
					ans[i + 2] = PCB_type[i];
 8003b5a:	200e      	movs	r0, #14
 8003b5c:	183b      	adds	r3, r7, r0
 8003b5e:	781b      	ldrb	r3, [r3, #0]
 8003b60:	4a18      	ldr	r2, [pc, #96]	; (8003bc4 <answer2CPU+0x39c>)
 8003b62:	5cd1      	ldrb	r1, [r2, r3]
 8003b64:	183b      	adds	r3, r7, r0
 8003b66:	781b      	ldrb	r3, [r3, #0]
 8003b68:	1c9a      	adds	r2, r3, #2
 8003b6a:	b289      	uxth	r1, r1
 8003b6c:	4b0a      	ldr	r3, [pc, #40]	; (8003b98 <answer2CPU+0x370>)
 8003b6e:	0052      	lsls	r2, r2, #1
 8003b70:	52d1      	strh	r1, [r2, r3]
				for (i = 0; i < 17; i++) {
 8003b72:	183b      	adds	r3, r7, r0
 8003b74:	781a      	ldrb	r2, [r3, #0]
 8003b76:	183b      	adds	r3, r7, r0
 8003b78:	3201      	adds	r2, #1
 8003b7a:	701a      	strb	r2, [r3, #0]
 8003b7c:	220e      	movs	r2, #14
 8003b7e:	18bb      	adds	r3, r7, r2
 8003b80:	781b      	ldrb	r3, [r3, #0]
 8003b82:	2b10      	cmp	r3, #16
 8003b84:	d9e9      	bls.n	8003b5a <answer2CPU+0x332>
				}
				for (i = 0; i < myLength-1; i++) {	//			PCB TYPE REQUEST
 8003b86:	18bb      	adds	r3, r7, r2
 8003b88:	2200      	movs	r2, #0
 8003b8a:	701a      	strb	r2, [r3, #0]
 8003b8c:	e02e      	b.n	8003bec <answer2CPU+0x3c4>
 8003b8e:	46c0      	nop			; (mov r8, r8)
 8003b90:	2000345e 	.word	0x2000345e
 8003b94:	50000800 	.word	0x50000800
 8003b98:	200034a0 	.word	0x200034a0
 8003b9c:	40004400 	.word	0x40004400
 8003ba0:	2000345d 	.word	0x2000345d
 8003ba4:	200034b4 	.word	0x200034b4
 8003ba8:	200032f4 	.word	0x200032f4
 8003bac:	20003388 	.word	0x20003388
 8003bb0:	2000349d 	.word	0x2000349d
 8003bb4:	200031a0 	.word	0x200031a0
 8003bb8:	2000351d 	.word	0x2000351d
 8003bbc:	200032f1 	.word	0x200032f1
 8003bc0:	200033f4 	.word	0x200033f4
 8003bc4:	20003100 	.word	0x20003100
					myCS = myCS + ans[i];
 8003bc8:	200e      	movs	r0, #14
 8003bca:	183b      	adds	r3, r7, r0
 8003bcc:	781a      	ldrb	r2, [r3, #0]
 8003bce:	4bdb      	ldr	r3, [pc, #876]	; (8003f3c <answer2CPU+0x714>)
 8003bd0:	0052      	lsls	r2, r2, #1
 8003bd2:	5ad3      	ldrh	r3, [r2, r3]
 8003bd4:	b2d9      	uxtb	r1, r3
 8003bd6:	220d      	movs	r2, #13
 8003bd8:	18bb      	adds	r3, r7, r2
 8003bda:	18ba      	adds	r2, r7, r2
 8003bdc:	7812      	ldrb	r2, [r2, #0]
 8003bde:	188a      	adds	r2, r1, r2
 8003be0:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {	//			PCB TYPE REQUEST
 8003be2:	183b      	adds	r3, r7, r0
 8003be4:	781a      	ldrb	r2, [r3, #0]
 8003be6:	183b      	adds	r3, r7, r0
 8003be8:	3201      	adds	r2, #1
 8003bea:	701a      	strb	r2, [r3, #0]
 8003bec:	230e      	movs	r3, #14
 8003bee:	18fb      	adds	r3, r7, r3
 8003bf0:	781a      	ldrb	r2, [r3, #0]
 8003bf2:	2009      	movs	r0, #9
 8003bf4:	183b      	adds	r3, r7, r0
 8003bf6:	781b      	ldrb	r3, [r3, #0]
 8003bf8:	3b01      	subs	r3, #1
 8003bfa:	429a      	cmp	r2, r3
 8003bfc:	dbe4      	blt.n	8003bc8 <answer2CPU+0x3a0>
				}
				myCS = 0 - myCS;
 8003bfe:	210d      	movs	r1, #13
 8003c00:	187b      	adds	r3, r7, r1
 8003c02:	187a      	adds	r2, r7, r1
 8003c04:	7812      	ldrb	r2, [r2, #0]
 8003c06:	4252      	negs	r2, r2
 8003c08:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8003c0a:	183b      	adds	r3, r7, r0
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	1e5a      	subs	r2, r3, #1
 8003c10:	187b      	adds	r3, r7, r1
 8003c12:	781b      	ldrb	r3, [r3, #0]
 8003c14:	b299      	uxth	r1, r3
 8003c16:	4bc9      	ldr	r3, [pc, #804]	; (8003f3c <answer2CPU+0x714>)
 8003c18:	0052      	lsls	r2, r2, #1
 8003c1a:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8003c1c:	46c0      	nop			; (mov r8, r8)
 8003c1e:	4bc8      	ldr	r3, [pc, #800]	; (8003f40 <answer2CPU+0x718>)
 8003c20:	69db      	ldr	r3, [r3, #28]
 8003c22:	2280      	movs	r2, #128	; 0x80
 8003c24:	4013      	ands	r3, r2
 8003c26:	d0fa      	beq.n	8003c1e <answer2CPU+0x3f6>
				USART2->TDR = ans[0]|0x0100;
 8003c28:	4bc4      	ldr	r3, [pc, #784]	; (8003f3c <answer2CPU+0x714>)
 8003c2a:	881b      	ldrh	r3, [r3, #0]
 8003c2c:	2280      	movs	r2, #128	; 0x80
 8003c2e:	0052      	lsls	r2, r2, #1
 8003c30:	4313      	orrs	r3, r2
 8003c32:	b29a      	uxth	r2, r3
 8003c34:	4bc2      	ldr	r3, [pc, #776]	; (8003f40 <answer2CPU+0x718>)
 8003c36:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8003c38:	e014      	b.n	8003c64 <answer2CPU+0x43c>
				  {
				    i++;
 8003c3a:	210e      	movs	r1, #14
 8003c3c:	187b      	adds	r3, r7, r1
 8003c3e:	781a      	ldrb	r2, [r3, #0]
 8003c40:	187b      	adds	r3, r7, r1
 8003c42:	3201      	adds	r2, #1
 8003c44:	701a      	strb	r2, [r3, #0]
				    while(!(USART2->ISR & USART_ISR_TXE)){};
 8003c46:	46c0      	nop			; (mov r8, r8)
 8003c48:	4bbd      	ldr	r3, [pc, #756]	; (8003f40 <answer2CPU+0x718>)
 8003c4a:	69db      	ldr	r3, [r3, #28]
 8003c4c:	2280      	movs	r2, #128	; 0x80
 8003c4e:	4013      	ands	r3, r2
 8003c50:	d0fa      	beq.n	8003c48 <answer2CPU+0x420>
				    USART2->TDR = (uint8_t)ans[i];
 8003c52:	230e      	movs	r3, #14
 8003c54:	18fb      	adds	r3, r7, r3
 8003c56:	781a      	ldrb	r2, [r3, #0]
 8003c58:	4bb8      	ldr	r3, [pc, #736]	; (8003f3c <answer2CPU+0x714>)
 8003c5a:	0052      	lsls	r2, r2, #1
 8003c5c:	5ad3      	ldrh	r3, [r2, r3]
 8003c5e:	b2da      	uxtb	r2, r3
 8003c60:	4bb7      	ldr	r3, [pc, #732]	; (8003f40 <answer2CPU+0x718>)
 8003c62:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8003c64:	230e      	movs	r3, #14
 8003c66:	18fb      	adds	r3, r7, r3
 8003c68:	781a      	ldrb	r2, [r3, #0]
 8003c6a:	4bb4      	ldr	r3, [pc, #720]	; (8003f3c <answer2CPU+0x714>)
 8003c6c:	0052      	lsls	r2, r2, #1
 8003c6e:	5ad3      	ldrh	r3, [r2, r3]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d1e2      	bne.n	8003c3a <answer2CPU+0x412>
				  }
//				 cmd2Execute=0x00;
			}
//============================================================================================================================
			if (cmd[0] == 0x01) { //request of pcb revision
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	781b      	ldrb	r3, [r3, #0]
 8003c78:	2b01      	cmp	r3, #1
 8003c7a:	d000      	beq.n	8003c7e <answer2CPU+0x456>
 8003c7c:	e07f      	b.n	8003d7e <answer2CPU+0x556>
				myLength = 0x0B; //19 bytes length answer
 8003c7e:	2109      	movs	r1, #9
 8003c80:	187b      	adds	r3, r7, r1
 8003c82:	220b      	movs	r2, #11
 8003c84:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8003c86:	187b      	adds	r3, r7, r1
 8003c88:	781b      	ldrb	r3, [r3, #0]
 8003c8a:	b29b      	uxth	r3, r3
 8003c8c:	3b02      	subs	r3, #2
 8003c8e:	b29a      	uxth	r2, r3
 8003c90:	4baa      	ldr	r3, [pc, #680]	; (8003f3c <answer2CPU+0x714>)
 8003c92:	805a      	strh	r2, [r3, #2]
				for (i = 0; i < 17; i++) {
 8003c94:	230e      	movs	r3, #14
 8003c96:	18fb      	adds	r3, r7, r3
 8003c98:	2200      	movs	r2, #0
 8003c9a:	701a      	strb	r2, [r3, #0]
 8003c9c:	e010      	b.n	8003cc0 <answer2CPU+0x498>
					ans[i + 2] = PCB_rev[i];
 8003c9e:	200e      	movs	r0, #14
 8003ca0:	183b      	adds	r3, r7, r0
 8003ca2:	781b      	ldrb	r3, [r3, #0]
 8003ca4:	4aa7      	ldr	r2, [pc, #668]	; (8003f44 <answer2CPU+0x71c>)
 8003ca6:	5cd1      	ldrb	r1, [r2, r3]
 8003ca8:	183b      	adds	r3, r7, r0
 8003caa:	781b      	ldrb	r3, [r3, #0]
 8003cac:	1c9a      	adds	r2, r3, #2
 8003cae:	b289      	uxth	r1, r1
 8003cb0:	4ba2      	ldr	r3, [pc, #648]	; (8003f3c <answer2CPU+0x714>)
 8003cb2:	0052      	lsls	r2, r2, #1
 8003cb4:	52d1      	strh	r1, [r2, r3]
				for (i = 0; i < 17; i++) {
 8003cb6:	183b      	adds	r3, r7, r0
 8003cb8:	781a      	ldrb	r2, [r3, #0]
 8003cba:	183b      	adds	r3, r7, r0
 8003cbc:	3201      	adds	r2, #1
 8003cbe:	701a      	strb	r2, [r3, #0]
 8003cc0:	220e      	movs	r2, #14
 8003cc2:	18bb      	adds	r3, r7, r2
 8003cc4:	781b      	ldrb	r3, [r3, #0]
 8003cc6:	2b10      	cmp	r3, #16
 8003cc8:	d9e9      	bls.n	8003c9e <answer2CPU+0x476>
				}
				for (i = 0; i < myLength-1; i++) {//			PCB REVISION REQUEST
 8003cca:	18bb      	adds	r3, r7, r2
 8003ccc:	2200      	movs	r2, #0
 8003cce:	701a      	strb	r2, [r3, #0]
 8003cd0:	e011      	b.n	8003cf6 <answer2CPU+0x4ce>
					myCS = myCS + ans[i];
 8003cd2:	200e      	movs	r0, #14
 8003cd4:	183b      	adds	r3, r7, r0
 8003cd6:	781a      	ldrb	r2, [r3, #0]
 8003cd8:	4b98      	ldr	r3, [pc, #608]	; (8003f3c <answer2CPU+0x714>)
 8003cda:	0052      	lsls	r2, r2, #1
 8003cdc:	5ad3      	ldrh	r3, [r2, r3]
 8003cde:	b2d9      	uxtb	r1, r3
 8003ce0:	220d      	movs	r2, #13
 8003ce2:	18bb      	adds	r3, r7, r2
 8003ce4:	18ba      	adds	r2, r7, r2
 8003ce6:	7812      	ldrb	r2, [r2, #0]
 8003ce8:	188a      	adds	r2, r1, r2
 8003cea:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {//			PCB REVISION REQUEST
 8003cec:	183b      	adds	r3, r7, r0
 8003cee:	781a      	ldrb	r2, [r3, #0]
 8003cf0:	183b      	adds	r3, r7, r0
 8003cf2:	3201      	adds	r2, #1
 8003cf4:	701a      	strb	r2, [r3, #0]
 8003cf6:	230e      	movs	r3, #14
 8003cf8:	18fb      	adds	r3, r7, r3
 8003cfa:	781a      	ldrb	r2, [r3, #0]
 8003cfc:	2009      	movs	r0, #9
 8003cfe:	183b      	adds	r3, r7, r0
 8003d00:	781b      	ldrb	r3, [r3, #0]
 8003d02:	3b01      	subs	r3, #1
 8003d04:	429a      	cmp	r2, r3
 8003d06:	dbe4      	blt.n	8003cd2 <answer2CPU+0x4aa>
				}
				myCS = 0 - myCS;
 8003d08:	210d      	movs	r1, #13
 8003d0a:	187b      	adds	r3, r7, r1
 8003d0c:	187a      	adds	r2, r7, r1
 8003d0e:	7812      	ldrb	r2, [r2, #0]
 8003d10:	4252      	negs	r2, r2
 8003d12:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8003d14:	183b      	adds	r3, r7, r0
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	1e5a      	subs	r2, r3, #1
 8003d1a:	187b      	adds	r3, r7, r1
 8003d1c:	781b      	ldrb	r3, [r3, #0]
 8003d1e:	b299      	uxth	r1, r3
 8003d20:	4b86      	ldr	r3, [pc, #536]	; (8003f3c <answer2CPU+0x714>)
 8003d22:	0052      	lsls	r2, r2, #1
 8003d24:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8003d26:	46c0      	nop			; (mov r8, r8)
 8003d28:	4b85      	ldr	r3, [pc, #532]	; (8003f40 <answer2CPU+0x718>)
 8003d2a:	69db      	ldr	r3, [r3, #28]
 8003d2c:	2280      	movs	r2, #128	; 0x80
 8003d2e:	4013      	ands	r3, r2
 8003d30:	d0fa      	beq.n	8003d28 <answer2CPU+0x500>
				USART2->TDR = ans[0]|0x0100;
 8003d32:	4b82      	ldr	r3, [pc, #520]	; (8003f3c <answer2CPU+0x714>)
 8003d34:	881b      	ldrh	r3, [r3, #0]
 8003d36:	2280      	movs	r2, #128	; 0x80
 8003d38:	0052      	lsls	r2, r2, #1
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	b29a      	uxth	r2, r3
 8003d3e:	4b80      	ldr	r3, [pc, #512]	; (8003f40 <answer2CPU+0x718>)
 8003d40:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8003d42:	e014      	b.n	8003d6e <answer2CPU+0x546>
					  {
					    i++;
 8003d44:	210e      	movs	r1, #14
 8003d46:	187b      	adds	r3, r7, r1
 8003d48:	781a      	ldrb	r2, [r3, #0]
 8003d4a:	187b      	adds	r3, r7, r1
 8003d4c:	3201      	adds	r2, #1
 8003d4e:	701a      	strb	r2, [r3, #0]
					    while(!(USART2->ISR & USART_ISR_TXE)){};
 8003d50:	46c0      	nop			; (mov r8, r8)
 8003d52:	4b7b      	ldr	r3, [pc, #492]	; (8003f40 <answer2CPU+0x718>)
 8003d54:	69db      	ldr	r3, [r3, #28]
 8003d56:	2280      	movs	r2, #128	; 0x80
 8003d58:	4013      	ands	r3, r2
 8003d5a:	d0fa      	beq.n	8003d52 <answer2CPU+0x52a>
					    USART2->TDR = (uint8_t)ans[i];
 8003d5c:	230e      	movs	r3, #14
 8003d5e:	18fb      	adds	r3, r7, r3
 8003d60:	781a      	ldrb	r2, [r3, #0]
 8003d62:	4b76      	ldr	r3, [pc, #472]	; (8003f3c <answer2CPU+0x714>)
 8003d64:	0052      	lsls	r2, r2, #1
 8003d66:	5ad3      	ldrh	r3, [r2, r3]
 8003d68:	b2da      	uxtb	r2, r3
 8003d6a:	4b75      	ldr	r3, [pc, #468]	; (8003f40 <answer2CPU+0x718>)
 8003d6c:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8003d6e:	230e      	movs	r3, #14
 8003d70:	18fb      	adds	r3, r7, r3
 8003d72:	781a      	ldrb	r2, [r3, #0]
 8003d74:	4b71      	ldr	r3, [pc, #452]	; (8003f3c <answer2CPU+0x714>)
 8003d76:	0052      	lsls	r2, r2, #1
 8003d78:	5ad3      	ldrh	r3, [r2, r3]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d1e2      	bne.n	8003d44 <answer2CPU+0x51c>
					  }
//				 cmd2Execute=0x01;
			}
//================================================================================================================================
			if (cmd[0] == 0x02) { //request of emitter SN
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	781b      	ldrb	r3, [r3, #0]
 8003d82:	2b02      	cmp	r3, #2
 8003d84:	d000      	beq.n	8003d88 <answer2CPU+0x560>
 8003d86:	e07f      	b.n	8003e88 <answer2CPU+0x660>
				myLength = 0x13; //19 bytes length answer
 8003d88:	2109      	movs	r1, #9
 8003d8a:	187b      	adds	r3, r7, r1
 8003d8c:	2213      	movs	r2, #19
 8003d8e:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8003d90:	187b      	adds	r3, r7, r1
 8003d92:	781b      	ldrb	r3, [r3, #0]
 8003d94:	b29b      	uxth	r3, r3
 8003d96:	3b02      	subs	r3, #2
 8003d98:	b29a      	uxth	r2, r3
 8003d9a:	4b68      	ldr	r3, [pc, #416]	; (8003f3c <answer2CPU+0x714>)
 8003d9c:	805a      	strh	r2, [r3, #2]
				for (i = 0; i < 17; i++) {
 8003d9e:	230e      	movs	r3, #14
 8003da0:	18fb      	adds	r3, r7, r3
 8003da2:	2200      	movs	r2, #0
 8003da4:	701a      	strb	r2, [r3, #0]
 8003da6:	e010      	b.n	8003dca <answer2CPU+0x5a2>
					ans[i + 2] = EmitterSN[i];
 8003da8:	200e      	movs	r0, #14
 8003daa:	183b      	adds	r3, r7, r0
 8003dac:	781b      	ldrb	r3, [r3, #0]
 8003dae:	4a66      	ldr	r2, [pc, #408]	; (8003f48 <answer2CPU+0x720>)
 8003db0:	5cd1      	ldrb	r1, [r2, r3]
 8003db2:	183b      	adds	r3, r7, r0
 8003db4:	781b      	ldrb	r3, [r3, #0]
 8003db6:	1c9a      	adds	r2, r3, #2
 8003db8:	b289      	uxth	r1, r1
 8003dba:	4b60      	ldr	r3, [pc, #384]	; (8003f3c <answer2CPU+0x714>)
 8003dbc:	0052      	lsls	r2, r2, #1
 8003dbe:	52d1      	strh	r1, [r2, r3]
				for (i = 0; i < 17; i++) {
 8003dc0:	183b      	adds	r3, r7, r0
 8003dc2:	781a      	ldrb	r2, [r3, #0]
 8003dc4:	183b      	adds	r3, r7, r0
 8003dc6:	3201      	adds	r2, #1
 8003dc8:	701a      	strb	r2, [r3, #0]
 8003dca:	220e      	movs	r2, #14
 8003dcc:	18bb      	adds	r3, r7, r2
 8003dce:	781b      	ldrb	r3, [r3, #0]
 8003dd0:	2b10      	cmp	r3, #16
 8003dd2:	d9e9      	bls.n	8003da8 <answer2CPU+0x580>
				}
				for (i = 0; i < myLength-1; i++) {//			EMITTER SN REQUEST
 8003dd4:	18bb      	adds	r3, r7, r2
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	701a      	strb	r2, [r3, #0]
 8003dda:	e011      	b.n	8003e00 <answer2CPU+0x5d8>
					myCS = myCS + ans[i];
 8003ddc:	200e      	movs	r0, #14
 8003dde:	183b      	adds	r3, r7, r0
 8003de0:	781a      	ldrb	r2, [r3, #0]
 8003de2:	4b56      	ldr	r3, [pc, #344]	; (8003f3c <answer2CPU+0x714>)
 8003de4:	0052      	lsls	r2, r2, #1
 8003de6:	5ad3      	ldrh	r3, [r2, r3]
 8003de8:	b2d9      	uxtb	r1, r3
 8003dea:	220d      	movs	r2, #13
 8003dec:	18bb      	adds	r3, r7, r2
 8003dee:	18ba      	adds	r2, r7, r2
 8003df0:	7812      	ldrb	r2, [r2, #0]
 8003df2:	188a      	adds	r2, r1, r2
 8003df4:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {//			EMITTER SN REQUEST
 8003df6:	183b      	adds	r3, r7, r0
 8003df8:	781a      	ldrb	r2, [r3, #0]
 8003dfa:	183b      	adds	r3, r7, r0
 8003dfc:	3201      	adds	r2, #1
 8003dfe:	701a      	strb	r2, [r3, #0]
 8003e00:	230e      	movs	r3, #14
 8003e02:	18fb      	adds	r3, r7, r3
 8003e04:	781a      	ldrb	r2, [r3, #0]
 8003e06:	2009      	movs	r0, #9
 8003e08:	183b      	adds	r3, r7, r0
 8003e0a:	781b      	ldrb	r3, [r3, #0]
 8003e0c:	3b01      	subs	r3, #1
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	dbe4      	blt.n	8003ddc <answer2CPU+0x5b4>
				}
				myCS = 0 - myCS;
 8003e12:	210d      	movs	r1, #13
 8003e14:	187b      	adds	r3, r7, r1
 8003e16:	187a      	adds	r2, r7, r1
 8003e18:	7812      	ldrb	r2, [r2, #0]
 8003e1a:	4252      	negs	r2, r2
 8003e1c:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8003e1e:	183b      	adds	r3, r7, r0
 8003e20:	781b      	ldrb	r3, [r3, #0]
 8003e22:	1e5a      	subs	r2, r3, #1
 8003e24:	187b      	adds	r3, r7, r1
 8003e26:	781b      	ldrb	r3, [r3, #0]
 8003e28:	b299      	uxth	r1, r3
 8003e2a:	4b44      	ldr	r3, [pc, #272]	; (8003f3c <answer2CPU+0x714>)
 8003e2c:	0052      	lsls	r2, r2, #1
 8003e2e:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8003e30:	46c0      	nop			; (mov r8, r8)
 8003e32:	4b43      	ldr	r3, [pc, #268]	; (8003f40 <answer2CPU+0x718>)
 8003e34:	69db      	ldr	r3, [r3, #28]
 8003e36:	2280      	movs	r2, #128	; 0x80
 8003e38:	4013      	ands	r3, r2
 8003e3a:	d0fa      	beq.n	8003e32 <answer2CPU+0x60a>
				USART2->TDR = ans[0]|0x0100;
 8003e3c:	4b3f      	ldr	r3, [pc, #252]	; (8003f3c <answer2CPU+0x714>)
 8003e3e:	881b      	ldrh	r3, [r3, #0]
 8003e40:	2280      	movs	r2, #128	; 0x80
 8003e42:	0052      	lsls	r2, r2, #1
 8003e44:	4313      	orrs	r3, r2
 8003e46:	b29a      	uxth	r2, r3
 8003e48:	4b3d      	ldr	r3, [pc, #244]	; (8003f40 <answer2CPU+0x718>)
 8003e4a:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8003e4c:	e014      	b.n	8003e78 <answer2CPU+0x650>
				  {
				    i++;
 8003e4e:	210e      	movs	r1, #14
 8003e50:	187b      	adds	r3, r7, r1
 8003e52:	781a      	ldrb	r2, [r3, #0]
 8003e54:	187b      	adds	r3, r7, r1
 8003e56:	3201      	adds	r2, #1
 8003e58:	701a      	strb	r2, [r3, #0]
				    while(!(USART2->ISR & USART_ISR_TXE)){};
 8003e5a:	46c0      	nop			; (mov r8, r8)
 8003e5c:	4b38      	ldr	r3, [pc, #224]	; (8003f40 <answer2CPU+0x718>)
 8003e5e:	69db      	ldr	r3, [r3, #28]
 8003e60:	2280      	movs	r2, #128	; 0x80
 8003e62:	4013      	ands	r3, r2
 8003e64:	d0fa      	beq.n	8003e5c <answer2CPU+0x634>
				    	USART2->TDR = (uint8_t)ans[i];
 8003e66:	230e      	movs	r3, #14
 8003e68:	18fb      	adds	r3, r7, r3
 8003e6a:	781a      	ldrb	r2, [r3, #0]
 8003e6c:	4b33      	ldr	r3, [pc, #204]	; (8003f3c <answer2CPU+0x714>)
 8003e6e:	0052      	lsls	r2, r2, #1
 8003e70:	5ad3      	ldrh	r3, [r2, r3]
 8003e72:	b2da      	uxtb	r2, r3
 8003e74:	4b32      	ldr	r3, [pc, #200]	; (8003f40 <answer2CPU+0x718>)
 8003e76:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8003e78:	230e      	movs	r3, #14
 8003e7a:	18fb      	adds	r3, r7, r3
 8003e7c:	781a      	ldrb	r2, [r3, #0]
 8003e7e:	4b2f      	ldr	r3, [pc, #188]	; (8003f3c <answer2CPU+0x714>)
 8003e80:	0052      	lsls	r2, r2, #1
 8003e82:	5ad3      	ldrh	r3, [r2, r3]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d1e2      	bne.n	8003e4e <answer2CPU+0x626>
				  }
//				cmd2Execute=0x02;
			}
//===============================================================================================================================
			if (cmd[0] == 0x03) { //request of current consumption
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	781b      	ldrb	r3, [r3, #0]
 8003e8c:	2b03      	cmp	r3, #3
 8003e8e:	d000      	beq.n	8003e92 <answer2CPU+0x66a>
 8003e90:	e07b      	b.n	8003f8a <answer2CPU+0x762>
				myLength = 0x04; //4 bytes length answer
 8003e92:	2109      	movs	r1, #9
 8003e94:	187b      	adds	r3, r7, r1
 8003e96:	2204      	movs	r2, #4
 8003e98:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8003e9a:	187b      	adds	r3, r7, r1
 8003e9c:	781b      	ldrb	r3, [r3, #0]
 8003e9e:	b29b      	uxth	r3, r3
 8003ea0:	3b02      	subs	r3, #2
 8003ea2:	b29a      	uxth	r2, r3
 8003ea4:	4b25      	ldr	r3, [pc, #148]	; (8003f3c <answer2CPU+0x714>)
 8003ea6:	805a      	strh	r2, [r3, #2]
				ans[2] = currentConsumption;
 8003ea8:	4b28      	ldr	r3, [pc, #160]	; (8003f4c <answer2CPU+0x724>)
 8003eaa:	781b      	ldrb	r3, [r3, #0]
 8003eac:	b29a      	uxth	r2, r3
 8003eae:	4b23      	ldr	r3, [pc, #140]	; (8003f3c <answer2CPU+0x714>)
 8003eb0:	809a      	strh	r2, [r3, #4]
				ans[3] = myCS;
 8003eb2:	230d      	movs	r3, #13
 8003eb4:	18fb      	adds	r3, r7, r3
 8003eb6:	781b      	ldrb	r3, [r3, #0]
 8003eb8:	b29a      	uxth	r2, r3
 8003eba:	4b20      	ldr	r3, [pc, #128]	; (8003f3c <answer2CPU+0x714>)
 8003ebc:	80da      	strh	r2, [r3, #6]
				for (i = 0; i < myLength-1; i++) {
 8003ebe:	230e      	movs	r3, #14
 8003ec0:	18fb      	adds	r3, r7, r3
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	701a      	strb	r2, [r3, #0]
 8003ec6:	e011      	b.n	8003eec <answer2CPU+0x6c4>
					myCS = myCS + ans[i];     //    CURRENT CONSUMPTION REQUEST
 8003ec8:	200e      	movs	r0, #14
 8003eca:	183b      	adds	r3, r7, r0
 8003ecc:	781a      	ldrb	r2, [r3, #0]
 8003ece:	4b1b      	ldr	r3, [pc, #108]	; (8003f3c <answer2CPU+0x714>)
 8003ed0:	0052      	lsls	r2, r2, #1
 8003ed2:	5ad3      	ldrh	r3, [r2, r3]
 8003ed4:	b2d9      	uxtb	r1, r3
 8003ed6:	220d      	movs	r2, #13
 8003ed8:	18bb      	adds	r3, r7, r2
 8003eda:	18ba      	adds	r2, r7, r2
 8003edc:	7812      	ldrb	r2, [r2, #0]
 8003ede:	188a      	adds	r2, r1, r2
 8003ee0:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {
 8003ee2:	183b      	adds	r3, r7, r0
 8003ee4:	781a      	ldrb	r2, [r3, #0]
 8003ee6:	183b      	adds	r3, r7, r0
 8003ee8:	3201      	adds	r2, #1
 8003eea:	701a      	strb	r2, [r3, #0]
 8003eec:	230e      	movs	r3, #14
 8003eee:	18fb      	adds	r3, r7, r3
 8003ef0:	781a      	ldrb	r2, [r3, #0]
 8003ef2:	2009      	movs	r0, #9
 8003ef4:	183b      	adds	r3, r7, r0
 8003ef6:	781b      	ldrb	r3, [r3, #0]
 8003ef8:	3b01      	subs	r3, #1
 8003efa:	429a      	cmp	r2, r3
 8003efc:	dbe4      	blt.n	8003ec8 <answer2CPU+0x6a0>
				}
				myCS = 0 - myCS;
 8003efe:	210d      	movs	r1, #13
 8003f00:	187b      	adds	r3, r7, r1
 8003f02:	187a      	adds	r2, r7, r1
 8003f04:	7812      	ldrb	r2, [r2, #0]
 8003f06:	4252      	negs	r2, r2
 8003f08:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8003f0a:	183b      	adds	r3, r7, r0
 8003f0c:	781b      	ldrb	r3, [r3, #0]
 8003f0e:	1e5a      	subs	r2, r3, #1
 8003f10:	187b      	adds	r3, r7, r1
 8003f12:	781b      	ldrb	r3, [r3, #0]
 8003f14:	b299      	uxth	r1, r3
 8003f16:	4b09      	ldr	r3, [pc, #36]	; (8003f3c <answer2CPU+0x714>)
 8003f18:	0052      	lsls	r2, r2, #1
 8003f1a:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8003f1c:	46c0      	nop			; (mov r8, r8)
 8003f1e:	4b08      	ldr	r3, [pc, #32]	; (8003f40 <answer2CPU+0x718>)
 8003f20:	69db      	ldr	r3, [r3, #28]
 8003f22:	2280      	movs	r2, #128	; 0x80
 8003f24:	4013      	ands	r3, r2
 8003f26:	d0fa      	beq.n	8003f1e <answer2CPU+0x6f6>
					USART2->TDR = ans[0]|0x0100;
 8003f28:	4b04      	ldr	r3, [pc, #16]	; (8003f3c <answer2CPU+0x714>)
 8003f2a:	881b      	ldrh	r3, [r3, #0]
 8003f2c:	2280      	movs	r2, #128	; 0x80
 8003f2e:	0052      	lsls	r2, r2, #1
 8003f30:	4313      	orrs	r3, r2
 8003f32:	b29a      	uxth	r2, r3
 8003f34:	4b02      	ldr	r3, [pc, #8]	; (8003f40 <answer2CPU+0x718>)
 8003f36:	629a      	str	r2, [r3, #40]	; 0x28
					while(ans[i])
 8003f38:	e01f      	b.n	8003f7a <answer2CPU+0x752>
 8003f3a:	46c0      	nop			; (mov r8, r8)
 8003f3c:	200034a0 	.word	0x200034a0
 8003f40:	40004400 	.word	0x40004400
 8003f44:	20003114 	.word	0x20003114
 8003f48:	20003120 	.word	0x20003120
 8003f4c:	2000311c 	.word	0x2000311c
						{
						  i++;
 8003f50:	210e      	movs	r1, #14
 8003f52:	187b      	adds	r3, r7, r1
 8003f54:	781a      	ldrb	r2, [r3, #0]
 8003f56:	187b      	adds	r3, r7, r1
 8003f58:	3201      	adds	r2, #1
 8003f5a:	701a      	strb	r2, [r3, #0]
						  while(!(USART2->ISR & USART_ISR_TXE)){};
 8003f5c:	46c0      	nop			; (mov r8, r8)
 8003f5e:	4b4e      	ldr	r3, [pc, #312]	; (8004098 <answer2CPU+0x870>)
 8003f60:	69db      	ldr	r3, [r3, #28]
 8003f62:	2280      	movs	r2, #128	; 0x80
 8003f64:	4013      	ands	r3, r2
 8003f66:	d0fa      	beq.n	8003f5e <answer2CPU+0x736>
						     USART2->TDR = (uint8_t)ans[i];
 8003f68:	230e      	movs	r3, #14
 8003f6a:	18fb      	adds	r3, r7, r3
 8003f6c:	781a      	ldrb	r2, [r3, #0]
 8003f6e:	4b4b      	ldr	r3, [pc, #300]	; (800409c <answer2CPU+0x874>)
 8003f70:	0052      	lsls	r2, r2, #1
 8003f72:	5ad3      	ldrh	r3, [r2, r3]
 8003f74:	b2da      	uxtb	r2, r3
 8003f76:	4b48      	ldr	r3, [pc, #288]	; (8004098 <answer2CPU+0x870>)
 8003f78:	629a      	str	r2, [r3, #40]	; 0x28
					while(ans[i])
 8003f7a:	230e      	movs	r3, #14
 8003f7c:	18fb      	adds	r3, r7, r3
 8003f7e:	781a      	ldrb	r2, [r3, #0]
 8003f80:	4b46      	ldr	r3, [pc, #280]	; (800409c <answer2CPU+0x874>)
 8003f82:	0052      	lsls	r2, r2, #1
 8003f84:	5ad3      	ldrh	r3, [r2, r3]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d1e2      	bne.n	8003f50 <answer2CPU+0x728>
						}
//					cmd2Execute=0x03;
			}
			if (cmd[0] == 0x04) { //request of current consumption
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	781b      	ldrb	r3, [r3, #0]
 8003f8e:	2b04      	cmp	r3, #4
 8003f90:	d000      	beq.n	8003f94 <answer2CPU+0x76c>
 8003f92:	e076      	b.n	8004082 <answer2CPU+0x85a>
				myLength = 0x04; //4 bytes length answer
 8003f94:	2109      	movs	r1, #9
 8003f96:	187b      	adds	r3, r7, r1
 8003f98:	2204      	movs	r2, #4
 8003f9a:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8003f9c:	187b      	adds	r3, r7, r1
 8003f9e:	781b      	ldrb	r3, [r3, #0]
 8003fa0:	b29b      	uxth	r3, r3
 8003fa2:	3b02      	subs	r3, #2
 8003fa4:	b29a      	uxth	r2, r3
 8003fa6:	4b3d      	ldr	r3, [pc, #244]	; (800409c <answer2CPU+0x874>)
 8003fa8:	805a      	strh	r2, [r3, #2]
				uartSpeed = cmd[2];
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	3302      	adds	r3, #2
 8003fae:	781b      	ldrb	r3, [r3, #0]
 8003fb0:	001a      	movs	r2, r3
 8003fb2:	4b3b      	ldr	r3, [pc, #236]	; (80040a0 <answer2CPU+0x878>)
 8003fb4:	601a      	str	r2, [r3, #0]
				ans[2] = currentUARTspeed;
 8003fb6:	4b3b      	ldr	r3, [pc, #236]	; (80040a4 <answer2CPU+0x87c>)
 8003fb8:	781b      	ldrb	r3, [r3, #0]
 8003fba:	b29a      	uxth	r2, r3
 8003fbc:	4b37      	ldr	r3, [pc, #220]	; (800409c <answer2CPU+0x874>)
 8003fbe:	809a      	strh	r2, [r3, #4]
				ans[3] = myCS;
 8003fc0:	230d      	movs	r3, #13
 8003fc2:	18fb      	adds	r3, r7, r3
 8003fc4:	781b      	ldrb	r3, [r3, #0]
 8003fc6:	b29a      	uxth	r2, r3
 8003fc8:	4b34      	ldr	r3, [pc, #208]	; (800409c <answer2CPU+0x874>)
 8003fca:	80da      	strh	r2, [r3, #6]
				for (i = 0; i < myLength-1; i++) {
 8003fcc:	230e      	movs	r3, #14
 8003fce:	18fb      	adds	r3, r7, r3
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	701a      	strb	r2, [r3, #0]
 8003fd4:	e011      	b.n	8003ffa <answer2CPU+0x7d2>
					myCS = myCS + ans[i];     //    CURRENT CONSUMPTION REQUEST
 8003fd6:	200e      	movs	r0, #14
 8003fd8:	183b      	adds	r3, r7, r0
 8003fda:	781a      	ldrb	r2, [r3, #0]
 8003fdc:	4b2f      	ldr	r3, [pc, #188]	; (800409c <answer2CPU+0x874>)
 8003fde:	0052      	lsls	r2, r2, #1
 8003fe0:	5ad3      	ldrh	r3, [r2, r3]
 8003fe2:	b2d9      	uxtb	r1, r3
 8003fe4:	220d      	movs	r2, #13
 8003fe6:	18bb      	adds	r3, r7, r2
 8003fe8:	18ba      	adds	r2, r7, r2
 8003fea:	7812      	ldrb	r2, [r2, #0]
 8003fec:	188a      	adds	r2, r1, r2
 8003fee:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {
 8003ff0:	183b      	adds	r3, r7, r0
 8003ff2:	781a      	ldrb	r2, [r3, #0]
 8003ff4:	183b      	adds	r3, r7, r0
 8003ff6:	3201      	adds	r2, #1
 8003ff8:	701a      	strb	r2, [r3, #0]
 8003ffa:	230e      	movs	r3, #14
 8003ffc:	18fb      	adds	r3, r7, r3
 8003ffe:	781a      	ldrb	r2, [r3, #0]
 8004000:	2009      	movs	r0, #9
 8004002:	183b      	adds	r3, r7, r0
 8004004:	781b      	ldrb	r3, [r3, #0]
 8004006:	3b01      	subs	r3, #1
 8004008:	429a      	cmp	r2, r3
 800400a:	dbe4      	blt.n	8003fd6 <answer2CPU+0x7ae>
				}
				myCS = 0 - myCS;
 800400c:	210d      	movs	r1, #13
 800400e:	187b      	adds	r3, r7, r1
 8004010:	187a      	adds	r2, r7, r1
 8004012:	7812      	ldrb	r2, [r2, #0]
 8004014:	4252      	negs	r2, r2
 8004016:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8004018:	183b      	adds	r3, r7, r0
 800401a:	781b      	ldrb	r3, [r3, #0]
 800401c:	1e5a      	subs	r2, r3, #1
 800401e:	187b      	adds	r3, r7, r1
 8004020:	781b      	ldrb	r3, [r3, #0]
 8004022:	b299      	uxth	r1, r3
 8004024:	4b1d      	ldr	r3, [pc, #116]	; (800409c <answer2CPU+0x874>)
 8004026:	0052      	lsls	r2, r2, #1
 8004028:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 800402a:	46c0      	nop			; (mov r8, r8)
 800402c:	4b1a      	ldr	r3, [pc, #104]	; (8004098 <answer2CPU+0x870>)
 800402e:	69db      	ldr	r3, [r3, #28]
 8004030:	2280      	movs	r2, #128	; 0x80
 8004032:	4013      	ands	r3, r2
 8004034:	d0fa      	beq.n	800402c <answer2CPU+0x804>
				USART2->TDR = ans[0]|0x0100;
 8004036:	4b19      	ldr	r3, [pc, #100]	; (800409c <answer2CPU+0x874>)
 8004038:	881b      	ldrh	r3, [r3, #0]
 800403a:	2280      	movs	r2, #128	; 0x80
 800403c:	0052      	lsls	r2, r2, #1
 800403e:	4313      	orrs	r3, r2
 8004040:	b29a      	uxth	r2, r3
 8004042:	4b15      	ldr	r3, [pc, #84]	; (8004098 <answer2CPU+0x870>)
 8004044:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8004046:	e014      	b.n	8004072 <answer2CPU+0x84a>
				{
				  i++;
 8004048:	210e      	movs	r1, #14
 800404a:	187b      	adds	r3, r7, r1
 800404c:	781a      	ldrb	r2, [r3, #0]
 800404e:	187b      	adds	r3, r7, r1
 8004050:	3201      	adds	r2, #1
 8004052:	701a      	strb	r2, [r3, #0]
				  while(!(USART2->ISR & USART_ISR_TXE)){};
 8004054:	46c0      	nop			; (mov r8, r8)
 8004056:	4b10      	ldr	r3, [pc, #64]	; (8004098 <answer2CPU+0x870>)
 8004058:	69db      	ldr	r3, [r3, #28]
 800405a:	2280      	movs	r2, #128	; 0x80
 800405c:	4013      	ands	r3, r2
 800405e:	d0fa      	beq.n	8004056 <answer2CPU+0x82e>
				  USART2->TDR = (uint8_t)ans[i];
 8004060:	230e      	movs	r3, #14
 8004062:	18fb      	adds	r3, r7, r3
 8004064:	781a      	ldrb	r2, [r3, #0]
 8004066:	4b0d      	ldr	r3, [pc, #52]	; (800409c <answer2CPU+0x874>)
 8004068:	0052      	lsls	r2, r2, #1
 800406a:	5ad3      	ldrh	r3, [r2, r3]
 800406c:	b2da      	uxtb	r2, r3
 800406e:	4b0a      	ldr	r3, [pc, #40]	; (8004098 <answer2CPU+0x870>)
 8004070:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8004072:	230e      	movs	r3, #14
 8004074:	18fb      	adds	r3, r7, r3
 8004076:	781a      	ldrb	r2, [r3, #0]
 8004078:	4b08      	ldr	r3, [pc, #32]	; (800409c <answer2CPU+0x874>)
 800407a:	0052      	lsls	r2, r2, #1
 800407c:	5ad3      	ldrh	r3, [r2, r3]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d1e2      	bne.n	8004048 <answer2CPU+0x820>
				}
//				cmd2Execute=0x04;
			}
//			weoDrawRectangleFilled(0x00, 0x00, 0x7F, 0x7F, 0xFF, coala);
			USART2->ICR|=USART_ICR_ORECF;
 8004082:	4b05      	ldr	r3, [pc, #20]	; (8004098 <answer2CPU+0x870>)
 8004084:	6a1a      	ldr	r2, [r3, #32]
 8004086:	4b04      	ldr	r3, [pc, #16]	; (8004098 <answer2CPU+0x870>)
 8004088:	2108      	movs	r1, #8
 800408a:	430a      	orrs	r2, r1
 800408c:	621a      	str	r2, [r3, #32]
}
 800408e:	46c0      	nop			; (mov r8, r8)
 8004090:	0018      	movs	r0, r3
 8004092:	46bd      	mov	sp, r7
 8004094:	b004      	add	sp, #16
 8004096:	bd80      	pop	{r7, pc}
 8004098:	40004400 	.word	0x40004400
 800409c:	200034a0 	.word	0x200034a0
 80040a0:	200033fc 	.word	0x200033fc
 80040a4:	200032f2 	.word	0x200032f2

080040a8 <MEM_Reset>:
//==================================================================================================================================
	void MEM_Reset(void) {
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b082      	sub	sp, #8
 80040ac:	af00      	add	r7, sp, #0
		uint8_t memCMD;
		HAL_Delay(1); //200 ms by Andrew
 80040ae:	2001      	movs	r0, #1
 80040b0:	f001 f95c 	bl	800536c <HAL_Delay>
		GPIOC->ODR &= ~(1 << 15); //reset cs
 80040b4:	4b28      	ldr	r3, [pc, #160]	; (8004158 <MEM_Reset+0xb0>)
 80040b6:	695a      	ldr	r2, [r3, #20]
 80040b8:	4b27      	ldr	r3, [pc, #156]	; (8004158 <MEM_Reset+0xb0>)
 80040ba:	4928      	ldr	r1, [pc, #160]	; (800415c <MEM_Reset+0xb4>)
 80040bc:	400a      	ands	r2, r1
 80040be:	615a      	str	r2, [r3, #20]
		memCMD = 0x66;
 80040c0:	1dfb      	adds	r3, r7, #7
 80040c2:	2266      	movs	r2, #102	; 0x66
 80040c4:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 5); //reset enable
 80040c6:	1df9      	adds	r1, r7, #7
 80040c8:	4825      	ldr	r0, [pc, #148]	; (8004160 <MEM_Reset+0xb8>)
 80040ca:	2305      	movs	r3, #5
 80040cc:	2201      	movs	r2, #1
 80040ce:	f005 f855 	bl	800917c <HAL_SPI_Transmit>
		GPIOC->ODR |= 1 << 15; // set cs
 80040d2:	4b21      	ldr	r3, [pc, #132]	; (8004158 <MEM_Reset+0xb0>)
 80040d4:	695a      	ldr	r2, [r3, #20]
 80040d6:	4b20      	ldr	r3, [pc, #128]	; (8004158 <MEM_Reset+0xb0>)
 80040d8:	2180      	movs	r1, #128	; 0x80
 80040da:	0209      	lsls	r1, r1, #8
 80040dc:	430a      	orrs	r2, r1
 80040de:	615a      	str	r2, [r3, #20]
		asm("NOP");
 80040e0:	46c0      	nop			; (mov r8, r8)
		__NOP();
 80040e2:	46c0      	nop			; (mov r8, r8)
		asm("NOP");
 80040e4:	46c0      	nop			; (mov r8, r8)
		__NOP();			//May be less NOPs?
 80040e6:	46c0      	nop			; (mov r8, r8)
		asm("NOP");
 80040e8:	46c0      	nop			; (mov r8, r8)
		__NOP();
 80040ea:	46c0      	nop			; (mov r8, r8)
		GPIOC->ODR &= ~(1 << 15);			//reset cs
 80040ec:	4b1a      	ldr	r3, [pc, #104]	; (8004158 <MEM_Reset+0xb0>)
 80040ee:	695a      	ldr	r2, [r3, #20]
 80040f0:	4b19      	ldr	r3, [pc, #100]	; (8004158 <MEM_Reset+0xb0>)
 80040f2:	491a      	ldr	r1, [pc, #104]	; (800415c <MEM_Reset+0xb4>)
 80040f4:	400a      	ands	r2, r1
 80040f6:	615a      	str	r2, [r3, #20]
		memCMD = 0x99;
 80040f8:	1dfb      	adds	r3, r7, #7
 80040fa:	2299      	movs	r2, #153	; 0x99
 80040fc:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 5); //reset memory
 80040fe:	1df9      	adds	r1, r7, #7
 8004100:	4817      	ldr	r0, [pc, #92]	; (8004160 <MEM_Reset+0xb8>)
 8004102:	2305      	movs	r3, #5
 8004104:	2201      	movs	r2, #1
 8004106:	f005 f839 	bl	800917c <HAL_SPI_Transmit>
		GPIOC->ODR |= 1 << 15; // set cs
 800410a:	4b13      	ldr	r3, [pc, #76]	; (8004158 <MEM_Reset+0xb0>)
 800410c:	695a      	ldr	r2, [r3, #20]
 800410e:	4b12      	ldr	r3, [pc, #72]	; (8004158 <MEM_Reset+0xb0>)
 8004110:	2180      	movs	r1, #128	; 0x80
 8004112:	0209      	lsls	r1, r1, #8
 8004114:	430a      	orrs	r2, r1
 8004116:	615a      	str	r2, [r3, #20]
		HAL_Delay(1); //200 ms by Andrew
 8004118:	2001      	movs	r0, #1
 800411a:	f001 f927 	bl	800536c <HAL_Delay>
//=============================================================================================================
		memCMD = 0xB7;												//	Activation 0f 4-bytes address mode
 800411e:	1dfb      	adds	r3, r7, #7
 8004120:	22b7      	movs	r2, #183	; 0xb7
 8004122:	701a      	strb	r2, [r3, #0]
		GPIOC->ODR &= ~(1 << 15); //reset cs
 8004124:	4b0c      	ldr	r3, [pc, #48]	; (8004158 <MEM_Reset+0xb0>)
 8004126:	695a      	ldr	r2, [r3, #20]
 8004128:	4b0b      	ldr	r3, [pc, #44]	; (8004158 <MEM_Reset+0xb0>)
 800412a:	490c      	ldr	r1, [pc, #48]	; (800415c <MEM_Reset+0xb4>)
 800412c:	400a      	ands	r2, r1
 800412e:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 5); //reset enable
 8004130:	1df9      	adds	r1, r7, #7
 8004132:	480b      	ldr	r0, [pc, #44]	; (8004160 <MEM_Reset+0xb8>)
 8004134:	2305      	movs	r3, #5
 8004136:	2201      	movs	r2, #1
 8004138:	f005 f820 	bl	800917c <HAL_SPI_Transmit>
		GPIOC->ODR |= 1 << 15; // set cs
 800413c:	4b06      	ldr	r3, [pc, #24]	; (8004158 <MEM_Reset+0xb0>)
 800413e:	695a      	ldr	r2, [r3, #20]
 8004140:	4b05      	ldr	r3, [pc, #20]	; (8004158 <MEM_Reset+0xb0>)
 8004142:	2180      	movs	r1, #128	; 0x80
 8004144:	0209      	lsls	r1, r1, #8
 8004146:	430a      	orrs	r2, r1
 8004148:	615a      	str	r2, [r3, #20]
		HAL_Delay(1); //200 ms by Andrew
 800414a:	2001      	movs	r0, #1
 800414c:	f001 f90e 	bl	800536c <HAL_Delay>
	}
 8004150:	46c0      	nop			; (mov r8, r8)
 8004152:	46bd      	mov	sp, r7
 8004154:	b002      	add	sp, #8
 8004156:	bd80      	pop	{r7, pc}
 8004158:	50000800 	.word	0x50000800
 800415c:	ffff7fff 	.word	0xffff7fff
 8004160:	200031b0 	.word	0x200031b0

08004164 <weoShowFullScreenDMA>:
		GPIOC->ODR |= 1 << 6;	//set BF
		cmd2Execute=0;
	}
//==========================================================================================================================

	uint8_t weoShowFullScreenDMA(uint8_t picNum) {
 8004164:	b590      	push	{r4, r7, lr}
 8004166:	4c41      	ldr	r4, [pc, #260]	; (800426c <weoShowFullScreenDMA+0x108>)
 8004168:	44a5      	add	sp, r4
 800416a:	af00      	add	r7, sp, #0
 800416c:	0002      	movs	r2, r0
 800416e:	4b40      	ldr	r3, [pc, #256]	; (8004270 <weoShowFullScreenDMA+0x10c>)
 8004170:	4940      	ldr	r1, [pc, #256]	; (8004274 <weoShowFullScreenDMA+0x110>)
 8004172:	468c      	mov	ip, r1
 8004174:	44bc      	add	ip, r7
 8004176:	4463      	add	r3, ip
 8004178:	701a      	strb	r2, [r3, #0]
//		uint8_t MEM_Buffer[8192];
		uint8_t DUMMY_Buffer[8192], firstImAddrArray[4],addrArray[4];
		uint16_t i;
		uint32_t addrInfo,addr;

		weoDrawRectangleInit(0x00, 0x00, 0x7F, 0x7F); //   
 800417a:	237f      	movs	r3, #127	; 0x7f
 800417c:	227f      	movs	r2, #127	; 0x7f
 800417e:	2100      	movs	r1, #0
 8004180:	2000      	movs	r0, #0
 8004182:	f7ff f9ff 	bl	8003584 <weoDrawRectangleInit>

		len=8192;
 8004186:	4b3c      	ldr	r3, [pc, #240]	; (8004278 <weoShowFullScreenDMA+0x114>)
 8004188:	2280      	movs	r2, #128	; 0x80
 800418a:	0192      	lsls	r2, r2, #6
 800418c:	801a      	strh	r2, [r3, #0]
		dma_spi_cnt=len;
 800418e:	4b3a      	ldr	r3, [pc, #232]	; (8004278 <weoShowFullScreenDMA+0x114>)
 8004190:	881a      	ldrh	r2, [r3, #0]
 8004192:	4b3a      	ldr	r3, [pc, #232]	; (800427c <weoShowFullScreenDMA+0x118>)
 8004194:	801a      	strh	r2, [r3, #0]
		memCMD = 0x13; //read command with 4-byte address
 8004196:	483a      	ldr	r0, [pc, #232]	; (8004280 <weoShowFullScreenDMA+0x11c>)
 8004198:	183b      	adds	r3, r7, r0
 800419a:	2213      	movs	r2, #19
 800419c:	701a      	strb	r2, [r3, #0]

		addr=((picNum)*0x2000);
 800419e:	4b34      	ldr	r3, [pc, #208]	; (8004270 <weoShowFullScreenDMA+0x10c>)
 80041a0:	4a34      	ldr	r2, [pc, #208]	; (8004274 <weoShowFullScreenDMA+0x110>)
 80041a2:	4694      	mov	ip, r2
 80041a4:	44bc      	add	ip, r7
 80041a6:	4463      	add	r3, ip
 80041a8:	781b      	ldrb	r3, [r3, #0]
 80041aa:	035b      	lsls	r3, r3, #13
 80041ac:	4935      	ldr	r1, [pc, #212]	; (8004284 <weoShowFullScreenDMA+0x120>)
 80041ae:	187a      	adds	r2, r7, r1
 80041b0:	6013      	str	r3, [r2, #0]

		addrArray[0]=addr & 0xFF;
 80041b2:	187b      	adds	r3, r7, r1
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	b2da      	uxtb	r2, r3
 80041b8:	4b33      	ldr	r3, [pc, #204]	; (8004288 <weoShowFullScreenDMA+0x124>)
 80041ba:	4c2e      	ldr	r4, [pc, #184]	; (8004274 <weoShowFullScreenDMA+0x110>)
 80041bc:	46a4      	mov	ip, r4
 80041be:	44bc      	add	ip, r7
 80041c0:	4463      	add	r3, ip
 80041c2:	701a      	strb	r2, [r3, #0]
		addrArray[1]=(addr >> 8) & 0xFF;
 80041c4:	187b      	adds	r3, r7, r1
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	0a1b      	lsrs	r3, r3, #8
 80041ca:	b2da      	uxtb	r2, r3
 80041cc:	4b2e      	ldr	r3, [pc, #184]	; (8004288 <weoShowFullScreenDMA+0x124>)
 80041ce:	4c29      	ldr	r4, [pc, #164]	; (8004274 <weoShowFullScreenDMA+0x110>)
 80041d0:	46a4      	mov	ip, r4
 80041d2:	44bc      	add	ip, r7
 80041d4:	4463      	add	r3, ip
 80041d6:	705a      	strb	r2, [r3, #1]
		addrArray[2]=(addr >> 16) & 0xFF;
 80041d8:	187b      	adds	r3, r7, r1
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	0c1b      	lsrs	r3, r3, #16
 80041de:	b2da      	uxtb	r2, r3
 80041e0:	4b29      	ldr	r3, [pc, #164]	; (8004288 <weoShowFullScreenDMA+0x124>)
 80041e2:	4c24      	ldr	r4, [pc, #144]	; (8004274 <weoShowFullScreenDMA+0x110>)
 80041e4:	46a4      	mov	ip, r4
 80041e6:	44bc      	add	ip, r7
 80041e8:	4463      	add	r3, ip
 80041ea:	709a      	strb	r2, [r3, #2]
		addrArray[3]=(addr >> 24) & 0xFF;
 80041ec:	187b      	adds	r3, r7, r1
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	0e1b      	lsrs	r3, r3, #24
 80041f2:	b2da      	uxtb	r2, r3
 80041f4:	4b24      	ldr	r3, [pc, #144]	; (8004288 <weoShowFullScreenDMA+0x124>)
 80041f6:	491f      	ldr	r1, [pc, #124]	; (8004274 <weoShowFullScreenDMA+0x110>)
 80041f8:	468c      	mov	ip, r1
 80041fa:	44bc      	add	ip, r7
 80041fc:	4463      	add	r3, ip
 80041fe:	70da      	strb	r2, [r3, #3]

		GPIOC->ODR &= ~(1 << 15); //reset cs
 8004200:	4b22      	ldr	r3, [pc, #136]	; (800428c <weoShowFullScreenDMA+0x128>)
 8004202:	695a      	ldr	r2, [r3, #20]
 8004204:	4b21      	ldr	r3, [pc, #132]	; (800428c <weoShowFullScreenDMA+0x128>)
 8004206:	4922      	ldr	r1, [pc, #136]	; (8004290 <weoShowFullScreenDMA+0x12c>)
 8004208:	400a      	ands	r2, r1
 800420a:	615a      	str	r2, [r3, #20]

		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 50); //read command with 4-byte address
 800420c:	1839      	adds	r1, r7, r0
 800420e:	4821      	ldr	r0, [pc, #132]	; (8004294 <weoShowFullScreenDMA+0x130>)
 8004210:	2332      	movs	r3, #50	; 0x32
 8004212:	2201      	movs	r2, #1
 8004214:	f004 ffb2 	bl	800917c <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[3], 1, 50); //send address
 8004218:	2408      	movs	r4, #8
 800421a:	193b      	adds	r3, r7, r4
 800421c:	1cd9      	adds	r1, r3, #3
 800421e:	481d      	ldr	r0, [pc, #116]	; (8004294 <weoShowFullScreenDMA+0x130>)
 8004220:	2332      	movs	r3, #50	; 0x32
 8004222:	2201      	movs	r2, #1
 8004224:	f004 ffaa 	bl	800917c <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[2], 1, 50); //send address
 8004228:	193b      	adds	r3, r7, r4
 800422a:	1c99      	adds	r1, r3, #2
 800422c:	4819      	ldr	r0, [pc, #100]	; (8004294 <weoShowFullScreenDMA+0x130>)
 800422e:	2332      	movs	r3, #50	; 0x32
 8004230:	2201      	movs	r2, #1
 8004232:	f004 ffa3 	bl	800917c <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[1], 1, 50); //send address
 8004236:	193b      	adds	r3, r7, r4
 8004238:	1c59      	adds	r1, r3, #1
 800423a:	4816      	ldr	r0, [pc, #88]	; (8004294 <weoShowFullScreenDMA+0x130>)
 800423c:	2332      	movs	r3, #50	; 0x32
 800423e:	2201      	movs	r2, #1
 8004240:	f004 ff9c 	bl	800917c <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[0], 1, 50); //send address
 8004244:	1939      	adds	r1, r7, r4
 8004246:	4813      	ldr	r0, [pc, #76]	; (8004294 <weoShowFullScreenDMA+0x130>)
 8004248:	2332      	movs	r3, #50	; 0x32
 800424a:	2201      	movs	r2, #1
 800424c:	f004 ff96 	bl	800917c <HAL_SPI_Transmit>
		HAL_SPI_Receive_DMA(&hspi2, (uint8_t*) &MEM_Buffer ,len);
 8004250:	4b09      	ldr	r3, [pc, #36]	; (8004278 <weoShowFullScreenDMA+0x114>)
 8004252:	881a      	ldrh	r2, [r3, #0]
 8004254:	4910      	ldr	r1, [pc, #64]	; (8004298 <weoShowFullScreenDMA+0x134>)
 8004256:	4b0f      	ldr	r3, [pc, #60]	; (8004294 <weoShowFullScreenDMA+0x130>)
 8004258:	0018      	movs	r0, r3
 800425a:	f005 fc05 	bl	8009a68 <HAL_SPI_Receive_DMA>
	}
 800425e:	46c0      	nop			; (mov r8, r8)
 8004260:	0018      	movs	r0, r3
 8004262:	46bd      	mov	sp, r7
 8004264:	4b0d      	ldr	r3, [pc, #52]	; (800429c <weoShowFullScreenDMA+0x138>)
 8004266:	449d      	add	sp, r3
 8004268:	bd90      	pop	{r4, r7, pc}
 800426a:	46c0      	nop			; (mov r8, r8)
 800426c:	ffffdfe4 	.word	0xffffdfe4
 8004270:	ffffdfef 	.word	0xffffdfef
 8004274:	00002018 	.word	0x00002018
 8004278:	200035dc 	.word	0x200035dc
 800427c:	20003132 	.word	0x20003132
 8004280:	00002013 	.word	0x00002013
 8004284:	00002014 	.word	0x00002014
 8004288:	ffffdff0 	.word	0xffffdff0
 800428c:	50000800 	.word	0x50000800
 8004290:	ffff7fff 	.word	0xffff7fff
 8004294:	200031b0 	.word	0x200031b0
 8004298:	200035e4 	.word	0x200035e4
 800429c:	0000201c 	.word	0x0000201c

080042a0 <weoShowSmallImage>:
//==========================================================================================================================
	uint8_t weoShowSmallImage(uint8_t picNum, uint8_t imX, uint8_t imY) {
 80042a0:	b590      	push	{r4, r7, lr}
 80042a2:	4cb4      	ldr	r4, [pc, #720]	; (8004574 <weoShowSmallImage+0x2d4>)
 80042a4:	44a5      	add	sp, r4
 80042a6:	af02      	add	r7, sp, #8
 80042a8:	0004      	movs	r4, r0
 80042aa:	0008      	movs	r0, r1
 80042ac:	0011      	movs	r1, r2
 80042ae:	4bb2      	ldr	r3, [pc, #712]	; (8004578 <weoShowSmallImage+0x2d8>)
 80042b0:	4ab2      	ldr	r2, [pc, #712]	; (800457c <weoShowSmallImage+0x2dc>)
 80042b2:	4694      	mov	ip, r2
 80042b4:	44bc      	add	ip, r7
 80042b6:	4463      	add	r3, ip
 80042b8:	1c22      	adds	r2, r4, #0
 80042ba:	701a      	strb	r2, [r3, #0]
 80042bc:	4bb0      	ldr	r3, [pc, #704]	; (8004580 <weoShowSmallImage+0x2e0>)
 80042be:	4aaf      	ldr	r2, [pc, #700]	; (800457c <weoShowSmallImage+0x2dc>)
 80042c0:	4694      	mov	ip, r2
 80042c2:	44bc      	add	ip, r7
 80042c4:	4463      	add	r3, ip
 80042c6:	1c02      	adds	r2, r0, #0
 80042c8:	701a      	strb	r2, [r3, #0]
 80042ca:	4bae      	ldr	r3, [pc, #696]	; (8004584 <weoShowSmallImage+0x2e4>)
 80042cc:	4aab      	ldr	r2, [pc, #684]	; (800457c <weoShowSmallImage+0x2dc>)
 80042ce:	4694      	mov	ip, r2
 80042d0:	44bc      	add	ip, r7
 80042d2:	4463      	add	r3, ip
 80042d4:	1c0a      	adds	r2, r1, #0
 80042d6:	701a      	strb	r2, [r3, #0]
		uint8_t memCMD,width,height,addr_l,addr_L,addr_h,addr_H,decY;
		uint8_t MEM_Buffer[8192];
		uint8_t imInfo[2],addrArray[4];
		uint16_t i;
		uint32_t addr,addrData;
		addr=0x00000000;
 80042d8:	2300      	movs	r3, #0
 80042da:	49ab      	ldr	r1, [pc, #684]	; (8004588 <weoShowSmallImage+0x2e8>)
 80042dc:	187a      	adds	r2, r7, r1
 80042de:	6013      	str	r3, [r2, #0]
		memCMD = 0x13; //read command with 4-byte address
 80042e0:	48aa      	ldr	r0, [pc, #680]	; (800458c <weoShowSmallImage+0x2ec>)
 80042e2:	183b      	adds	r3, r7, r0
 80042e4:	2213      	movs	r2, #19
 80042e6:	701a      	strb	r2, [r3, #0]
		//look at info about image
		addr=(picNum*0x2000)+0x200000;// the right path is to multiply picNum * image repeat period!
 80042e8:	4ba3      	ldr	r3, [pc, #652]	; (8004578 <weoShowSmallImage+0x2d8>)
 80042ea:	4aa4      	ldr	r2, [pc, #656]	; (800457c <weoShowSmallImage+0x2dc>)
 80042ec:	4694      	mov	ip, r2
 80042ee:	44bc      	add	ip, r7
 80042f0:	4463      	add	r3, ip
 80042f2:	781b      	ldrb	r3, [r3, #0]
 80042f4:	3301      	adds	r3, #1
 80042f6:	33ff      	adds	r3, #255	; 0xff
 80042f8:	035b      	lsls	r3, r3, #13
 80042fa:	187a      	adds	r2, r7, r1
 80042fc:	6013      	str	r3, [r2, #0]
//		addr=(picNum*0x2000);

		addrArray[0]=addr & 0xFF;
 80042fe:	187b      	adds	r3, r7, r1
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	b2da      	uxtb	r2, r3
 8004304:	4ba2      	ldr	r3, [pc, #648]	; (8004590 <weoShowSmallImage+0x2f0>)
 8004306:	4c9d      	ldr	r4, [pc, #628]	; (800457c <weoShowSmallImage+0x2dc>)
 8004308:	46a4      	mov	ip, r4
 800430a:	44bc      	add	ip, r7
 800430c:	4463      	add	r3, ip
 800430e:	701a      	strb	r2, [r3, #0]
		addrArray[1]=(addr >> 8) & 0xFF;
 8004310:	187b      	adds	r3, r7, r1
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	0a1b      	lsrs	r3, r3, #8
 8004316:	b2da      	uxtb	r2, r3
 8004318:	4b9d      	ldr	r3, [pc, #628]	; (8004590 <weoShowSmallImage+0x2f0>)
 800431a:	4c98      	ldr	r4, [pc, #608]	; (800457c <weoShowSmallImage+0x2dc>)
 800431c:	46a4      	mov	ip, r4
 800431e:	44bc      	add	ip, r7
 8004320:	4463      	add	r3, ip
 8004322:	705a      	strb	r2, [r3, #1]
		addrArray[2]=(addr >> 16) & 0xFF;
 8004324:	187b      	adds	r3, r7, r1
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	0c1b      	lsrs	r3, r3, #16
 800432a:	b2da      	uxtb	r2, r3
 800432c:	4b98      	ldr	r3, [pc, #608]	; (8004590 <weoShowSmallImage+0x2f0>)
 800432e:	4c93      	ldr	r4, [pc, #588]	; (800457c <weoShowSmallImage+0x2dc>)
 8004330:	46a4      	mov	ip, r4
 8004332:	44bc      	add	ip, r7
 8004334:	4463      	add	r3, ip
 8004336:	709a      	strb	r2, [r3, #2]
		addrArray[3]=(addr >> 24) & 0xFF;
 8004338:	187b      	adds	r3, r7, r1
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	0e1b      	lsrs	r3, r3, #24
 800433e:	b2da      	uxtb	r2, r3
 8004340:	4b93      	ldr	r3, [pc, #588]	; (8004590 <weoShowSmallImage+0x2f0>)
 8004342:	498e      	ldr	r1, [pc, #568]	; (800457c <weoShowSmallImage+0x2dc>)
 8004344:	468c      	mov	ip, r1
 8004346:	44bc      	add	ip, r7
 8004348:	4463      	add	r3, ip
 800434a:	70da      	strb	r2, [r3, #3]

		GPIOC->ODR &= ~(1 << 15); //reset cs
 800434c:	4b91      	ldr	r3, [pc, #580]	; (8004594 <weoShowSmallImage+0x2f4>)
 800434e:	695a      	ldr	r2, [r3, #20]
 8004350:	4b90      	ldr	r3, [pc, #576]	; (8004594 <weoShowSmallImage+0x2f4>)
 8004352:	4991      	ldr	r1, [pc, #580]	; (8004598 <weoShowSmallImage+0x2f8>)
 8004354:	400a      	ands	r2, r1
 8004356:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 50); //read command with 4-byte address
 8004358:	1839      	adds	r1, r7, r0
 800435a:	4890      	ldr	r0, [pc, #576]	; (800459c <weoShowSmallImage+0x2fc>)
 800435c:	2332      	movs	r3, #50	; 0x32
 800435e:	2201      	movs	r2, #1
 8004360:	f004 ff0c 	bl	800917c <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[3], 1, 50); //send address
 8004364:	240c      	movs	r4, #12
 8004366:	193b      	adds	r3, r7, r4
 8004368:	1cd9      	adds	r1, r3, #3
 800436a:	488c      	ldr	r0, [pc, #560]	; (800459c <weoShowSmallImage+0x2fc>)
 800436c:	2332      	movs	r3, #50	; 0x32
 800436e:	2201      	movs	r2, #1
 8004370:	f004 ff04 	bl	800917c <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[2], 1, 50); //send address
 8004374:	193b      	adds	r3, r7, r4
 8004376:	1c99      	adds	r1, r3, #2
 8004378:	4888      	ldr	r0, [pc, #544]	; (800459c <weoShowSmallImage+0x2fc>)
 800437a:	2332      	movs	r3, #50	; 0x32
 800437c:	2201      	movs	r2, #1
 800437e:	f004 fefd 	bl	800917c <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[1], 1, 50); //send address
 8004382:	193b      	adds	r3, r7, r4
 8004384:	1c59      	adds	r1, r3, #1
 8004386:	4885      	ldr	r0, [pc, #532]	; (800459c <weoShowSmallImage+0x2fc>)
 8004388:	2332      	movs	r3, #50	; 0x32
 800438a:	2201      	movs	r2, #1
 800438c:	f004 fef6 	bl	800917c <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[0], 1, 50); //send address
 8004390:	1939      	adds	r1, r7, r4
 8004392:	4882      	ldr	r0, [pc, #520]	; (800459c <weoShowSmallImage+0x2fc>)
 8004394:	2332      	movs	r3, #50	; 0x32
 8004396:	2201      	movs	r2, #1
 8004398:	f004 fef0 	bl	800917c <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, (uint8_t*) &imInfo,2, 5000);
 800439c:	4b80      	ldr	r3, [pc, #512]	; (80045a0 <weoShowSmallImage+0x300>)
 800439e:	2210      	movs	r2, #16
 80043a0:	18b9      	adds	r1, r7, r2
 80043a2:	487e      	ldr	r0, [pc, #504]	; (800459c <weoShowSmallImage+0x2fc>)
 80043a4:	2202      	movs	r2, #2
 80043a6:	f005 f841 	bl	800942c <HAL_SPI_Receive>
		GPIOC->ODR |= 1 << 15; // set cs
 80043aa:	4b7a      	ldr	r3, [pc, #488]	; (8004594 <weoShowSmallImage+0x2f4>)
 80043ac:	695a      	ldr	r2, [r3, #20]
 80043ae:	4b79      	ldr	r3, [pc, #484]	; (8004594 <weoShowSmallImage+0x2f4>)
 80043b0:	2180      	movs	r1, #128	; 0x80
 80043b2:	0209      	lsls	r1, r1, #8
 80043b4:	430a      	orrs	r2, r1
 80043b6:	615a      	str	r2, [r3, #20]

		width=imInfo[0];
 80043b8:	497a      	ldr	r1, [pc, #488]	; (80045a4 <weoShowSmallImage+0x304>)
 80043ba:	187b      	adds	r3, r7, r1
 80043bc:	4a7a      	ldr	r2, [pc, #488]	; (80045a8 <weoShowSmallImage+0x308>)
 80043be:	486f      	ldr	r0, [pc, #444]	; (800457c <weoShowSmallImage+0x2dc>)
 80043c0:	4684      	mov	ip, r0
 80043c2:	44bc      	add	ip, r7
 80043c4:	4462      	add	r2, ip
 80043c6:	7812      	ldrb	r2, [r2, #0]
 80043c8:	701a      	strb	r2, [r3, #0]
		height=imInfo[1];
 80043ca:	4878      	ldr	r0, [pc, #480]	; (80045ac <weoShowSmallImage+0x30c>)
 80043cc:	183b      	adds	r3, r7, r0
 80043ce:	4a76      	ldr	r2, [pc, #472]	; (80045a8 <weoShowSmallImage+0x308>)
 80043d0:	4c6a      	ldr	r4, [pc, #424]	; (800457c <weoShowSmallImage+0x2dc>)
 80043d2:	46a4      	mov	ip, r4
 80043d4:	44bc      	add	ip, r7
 80043d6:	4462      	add	r2, ip
 80043d8:	7852      	ldrb	r2, [r2, #1]
 80043da:	701a      	strb	r2, [r3, #0]

		len=width*height/2;
 80043dc:	187b      	adds	r3, r7, r1
 80043de:	781b      	ldrb	r3, [r3, #0]
 80043e0:	183a      	adds	r2, r7, r0
 80043e2:	7812      	ldrb	r2, [r2, #0]
 80043e4:	4353      	muls	r3, r2
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	da00      	bge.n	80043ec <weoShowSmallImage+0x14c>
 80043ea:	3301      	adds	r3, #1
 80043ec:	105b      	asrs	r3, r3, #1
 80043ee:	b29a      	uxth	r2, r3
 80043f0:	4b6f      	ldr	r3, [pc, #444]	; (80045b0 <weoShowSmallImage+0x310>)
 80043f2:	801a      	strh	r2, [r3, #0]

		addrData=addr+0x02;
 80043f4:	4b64      	ldr	r3, [pc, #400]	; (8004588 <weoShowSmallImage+0x2e8>)
 80043f6:	18fb      	adds	r3, r7, r3
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	3302      	adds	r3, #2
 80043fc:	496d      	ldr	r1, [pc, #436]	; (80045b4 <weoShowSmallImage+0x314>)
 80043fe:	187a      	adds	r2, r7, r1
 8004400:	6013      	str	r3, [r2, #0]
		addrArray[0]=addrData & 0xFF;
 8004402:	187b      	adds	r3, r7, r1
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	b2da      	uxtb	r2, r3
 8004408:	4b61      	ldr	r3, [pc, #388]	; (8004590 <weoShowSmallImage+0x2f0>)
 800440a:	485c      	ldr	r0, [pc, #368]	; (800457c <weoShowSmallImage+0x2dc>)
 800440c:	4684      	mov	ip, r0
 800440e:	44bc      	add	ip, r7
 8004410:	4463      	add	r3, ip
 8004412:	701a      	strb	r2, [r3, #0]
		addrArray[1]=(addrData >> 8) & 0xFF;
 8004414:	187b      	adds	r3, r7, r1
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	0a1b      	lsrs	r3, r3, #8
 800441a:	b2da      	uxtb	r2, r3
 800441c:	4b5c      	ldr	r3, [pc, #368]	; (8004590 <weoShowSmallImage+0x2f0>)
 800441e:	4857      	ldr	r0, [pc, #348]	; (800457c <weoShowSmallImage+0x2dc>)
 8004420:	4684      	mov	ip, r0
 8004422:	44bc      	add	ip, r7
 8004424:	4463      	add	r3, ip
 8004426:	705a      	strb	r2, [r3, #1]
		addrArray[2]=(addrData >> 16) & 0xFF;
 8004428:	187b      	adds	r3, r7, r1
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	0c1b      	lsrs	r3, r3, #16
 800442e:	b2da      	uxtb	r2, r3
 8004430:	4b57      	ldr	r3, [pc, #348]	; (8004590 <weoShowSmallImage+0x2f0>)
 8004432:	4852      	ldr	r0, [pc, #328]	; (800457c <weoShowSmallImage+0x2dc>)
 8004434:	4684      	mov	ip, r0
 8004436:	44bc      	add	ip, r7
 8004438:	4463      	add	r3, ip
 800443a:	709a      	strb	r2, [r3, #2]
		addrArray[3]=(addrData >> 24) & 0xFF;
 800443c:	187b      	adds	r3, r7, r1
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	0e1b      	lsrs	r3, r3, #24
 8004442:	b2da      	uxtb	r2, r3
 8004444:	4b52      	ldr	r3, [pc, #328]	; (8004590 <weoShowSmallImage+0x2f0>)
 8004446:	494d      	ldr	r1, [pc, #308]	; (800457c <weoShowSmallImage+0x2dc>)
 8004448:	468c      	mov	ip, r1
 800444a:	44bc      	add	ip, r7
 800444c:	4463      	add	r3, ip
 800444e:	70da      	strb	r2, [r3, #3]

		USART2->ICR|=USART_ICR_ORECF;
 8004450:	4b59      	ldr	r3, [pc, #356]	; (80045b8 <weoShowSmallImage+0x318>)
 8004452:	6a1a      	ldr	r2, [r3, #32]
 8004454:	4b58      	ldr	r3, [pc, #352]	; (80045b8 <weoShowSmallImage+0x318>)
 8004456:	2108      	movs	r1, #8
 8004458:	430a      	orrs	r2, r1
 800445a:	621a      	str	r2, [r3, #32]
		memCMD = 0x13; //read command with 4-byte address
 800445c:	484b      	ldr	r0, [pc, #300]	; (800458c <weoShowSmallImage+0x2ec>)
 800445e:	183b      	adds	r3, r7, r0
 8004460:	2213      	movs	r2, #19
 8004462:	701a      	strb	r2, [r3, #0]

		GPIOC->ODR &= ~(1 << 15);	//reset cs
 8004464:	4b4b      	ldr	r3, [pc, #300]	; (8004594 <weoShowSmallImage+0x2f4>)
 8004466:	695a      	ldr	r2, [r3, #20]
 8004468:	4b4a      	ldr	r3, [pc, #296]	; (8004594 <weoShowSmallImage+0x2f4>)
 800446a:	494b      	ldr	r1, [pc, #300]	; (8004598 <weoShowSmallImage+0x2f8>)
 800446c:	400a      	ands	r2, r1
 800446e:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 50);//read command with 4-byte address
 8004470:	1839      	adds	r1, r7, r0
 8004472:	484a      	ldr	r0, [pc, #296]	; (800459c <weoShowSmallImage+0x2fc>)
 8004474:	2332      	movs	r3, #50	; 0x32
 8004476:	2201      	movs	r2, #1
 8004478:	f004 fe80 	bl	800917c <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[3],1, 50);	//send address
 800447c:	240c      	movs	r4, #12
 800447e:	193b      	adds	r3, r7, r4
 8004480:	1cd9      	adds	r1, r3, #3
 8004482:	4846      	ldr	r0, [pc, #280]	; (800459c <weoShowSmallImage+0x2fc>)
 8004484:	2332      	movs	r3, #50	; 0x32
 8004486:	2201      	movs	r2, #1
 8004488:	f004 fe78 	bl	800917c <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[2],1, 50);	//send address
 800448c:	193b      	adds	r3, r7, r4
 800448e:	1c99      	adds	r1, r3, #2
 8004490:	4842      	ldr	r0, [pc, #264]	; (800459c <weoShowSmallImage+0x2fc>)
 8004492:	2332      	movs	r3, #50	; 0x32
 8004494:	2201      	movs	r2, #1
 8004496:	f004 fe71 	bl	800917c <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[1],1, 50);	//send address
 800449a:	193b      	adds	r3, r7, r4
 800449c:	1c59      	adds	r1, r3, #1
 800449e:	483f      	ldr	r0, [pc, #252]	; (800459c <weoShowSmallImage+0x2fc>)
 80044a0:	2332      	movs	r3, #50	; 0x32
 80044a2:	2201      	movs	r2, #1
 80044a4:	f004 fe6a 	bl	800917c <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[0],1, 50);	//send address
 80044a8:	1939      	adds	r1, r7, r4
 80044aa:	483c      	ldr	r0, [pc, #240]	; (800459c <weoShowSmallImage+0x2fc>)
 80044ac:	2332      	movs	r3, #50	; 0x32
 80044ae:	2201      	movs	r2, #1
 80044b0:	f004 fe64 	bl	800917c <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, (uint8_t*) &MEM_Buffer,len, 5000);// 7 information bits about the image
 80044b4:	4b3e      	ldr	r3, [pc, #248]	; (80045b0 <weoShowSmallImage+0x310>)
 80044b6:	881a      	ldrh	r2, [r3, #0]
 80044b8:	4b39      	ldr	r3, [pc, #228]	; (80045a0 <weoShowSmallImage+0x300>)
 80044ba:	2114      	movs	r1, #20
 80044bc:	1879      	adds	r1, r7, r1
 80044be:	4837      	ldr	r0, [pc, #220]	; (800459c <weoShowSmallImage+0x2fc>)
 80044c0:	f004 ffb4 	bl	800942c <HAL_SPI_Receive>
		GPIOC->ODR |= 1 << 15;	// set cs
 80044c4:	4b33      	ldr	r3, [pc, #204]	; (8004594 <weoShowSmallImage+0x2f4>)
 80044c6:	695a      	ldr	r2, [r3, #20]
 80044c8:	4b32      	ldr	r3, [pc, #200]	; (8004594 <weoShowSmallImage+0x2f4>)
 80044ca:	2180      	movs	r1, #128	; 0x80
 80044cc:	0209      	lsls	r1, r1, #8
 80044ce:	430a      	orrs	r2, r1
 80044d0:	615a      	str	r2, [r3, #20]

		decY=0x01;
 80044d2:	493a      	ldr	r1, [pc, #232]	; (80045bc <weoShowSmallImage+0x31c>)
 80044d4:	187b      	adds	r3, r7, r1
 80044d6:	2201      	movs	r2, #1
 80044d8:	701a      	strb	r2, [r3, #0]
		if(imY % 2 !=0){
 80044da:	4b2a      	ldr	r3, [pc, #168]	; (8004584 <weoShowSmallImage+0x2e4>)
 80044dc:	4a27      	ldr	r2, [pc, #156]	; (800457c <weoShowSmallImage+0x2dc>)
 80044de:	4694      	mov	ip, r2
 80044e0:	44bc      	add	ip, r7
 80044e2:	4463      	add	r3, ip
 80044e4:	781b      	ldrb	r3, [r3, #0]
 80044e6:	2201      	movs	r2, #1
 80044e8:	4013      	ands	r3, r2
 80044ea:	b2db      	uxtb	r3, r3
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d002      	beq.n	80044f6 <weoShowSmallImage+0x256>
			decY=0x02;
 80044f0:	187b      	adds	r3, r7, r1
 80044f2:	2202      	movs	r2, #2
 80044f4:	701a      	strb	r2, [r3, #0]
		}
		weoDrawRectangleFilled(imX, imY, imX+width-1, imY+height-decY, 0xFF,MEM_Buffer);	//    0xFF - 
 80044f6:	4b22      	ldr	r3, [pc, #136]	; (8004580 <weoShowSmallImage+0x2e0>)
 80044f8:	4920      	ldr	r1, [pc, #128]	; (800457c <weoShowSmallImage+0x2dc>)
 80044fa:	187a      	adds	r2, r7, r1
 80044fc:	18d2      	adds	r2, r2, r3
 80044fe:	4b29      	ldr	r3, [pc, #164]	; (80045a4 <weoShowSmallImage+0x304>)
 8004500:	18fb      	adds	r3, r7, r3
 8004502:	7812      	ldrb	r2, [r2, #0]
 8004504:	781b      	ldrb	r3, [r3, #0]
 8004506:	18d3      	adds	r3, r2, r3
 8004508:	b2db      	uxtb	r3, r3
 800450a:	3b01      	subs	r3, #1
 800450c:	b2dc      	uxtb	r4, r3
 800450e:	4b1d      	ldr	r3, [pc, #116]	; (8004584 <weoShowSmallImage+0x2e4>)
 8004510:	187a      	adds	r2, r7, r1
 8004512:	18d2      	adds	r2, r2, r3
 8004514:	4b25      	ldr	r3, [pc, #148]	; (80045ac <weoShowSmallImage+0x30c>)
 8004516:	18fb      	adds	r3, r7, r3
 8004518:	7812      	ldrb	r2, [r2, #0]
 800451a:	781b      	ldrb	r3, [r3, #0]
 800451c:	18d3      	adds	r3, r2, r3
 800451e:	b2da      	uxtb	r2, r3
 8004520:	4b26      	ldr	r3, [pc, #152]	; (80045bc <weoShowSmallImage+0x31c>)
 8004522:	18fb      	adds	r3, r7, r3
 8004524:	781b      	ldrb	r3, [r3, #0]
 8004526:	1ad3      	subs	r3, r2, r3
 8004528:	b2da      	uxtb	r2, r3
 800452a:	4b16      	ldr	r3, [pc, #88]	; (8004584 <weoShowSmallImage+0x2e4>)
 800452c:	4913      	ldr	r1, [pc, #76]	; (800457c <weoShowSmallImage+0x2dc>)
 800452e:	468c      	mov	ip, r1
 8004530:	44bc      	add	ip, r7
 8004532:	4463      	add	r3, ip
 8004534:	7819      	ldrb	r1, [r3, #0]
 8004536:	4b12      	ldr	r3, [pc, #72]	; (8004580 <weoShowSmallImage+0x2e0>)
 8004538:	4810      	ldr	r0, [pc, #64]	; (800457c <weoShowSmallImage+0x2dc>)
 800453a:	4684      	mov	ip, r0
 800453c:	44bc      	add	ip, r7
 800453e:	4463      	add	r3, ip
 8004540:	7818      	ldrb	r0, [r3, #0]
 8004542:	2314      	movs	r3, #20
 8004544:	18fb      	adds	r3, r7, r3
 8004546:	9301      	str	r3, [sp, #4]
 8004548:	23ff      	movs	r3, #255	; 0xff
 800454a:	9300      	str	r3, [sp, #0]
 800454c:	0013      	movs	r3, r2
 800454e:	0022      	movs	r2, r4
 8004550:	f7fe ff3c 	bl	80033cc <weoDrawRectangleFilled>
		GPIOC->ODR |= 1 << 6;	//set BF
 8004554:	4b0f      	ldr	r3, [pc, #60]	; (8004594 <weoShowSmallImage+0x2f4>)
 8004556:	695a      	ldr	r2, [r3, #20]
 8004558:	4b0e      	ldr	r3, [pc, #56]	; (8004594 <weoShowSmallImage+0x2f4>)
 800455a:	2140      	movs	r1, #64	; 0x40
 800455c:	430a      	orrs	r2, r1
 800455e:	615a      	str	r2, [r3, #20]
		cmd2Execute=0;
 8004560:	4b17      	ldr	r3, [pc, #92]	; (80045c0 <weoShowSmallImage+0x320>)
 8004562:	2200      	movs	r2, #0
 8004564:	701a      	strb	r2, [r3, #0]
	}
 8004566:	46c0      	nop			; (mov r8, r8)
 8004568:	0018      	movs	r0, r3
 800456a:	46bd      	mov	sp, r7
 800456c:	4b15      	ldr	r3, [pc, #84]	; (80045c4 <weoShowSmallImage+0x324>)
 800456e:	449d      	add	sp, r3
 8004570:	bd90      	pop	{r4, r7, pc}
 8004572:	46c0      	nop			; (mov r8, r8)
 8004574:	ffffdfcc 	.word	0xffffdfcc
 8004578:	ffffdfdf 	.word	0xffffdfdf
 800457c:	00002028 	.word	0x00002028
 8004580:	ffffdfde 	.word	0xffffdfde
 8004584:	ffffdfdd 	.word	0xffffdfdd
 8004588:	00002020 	.word	0x00002020
 800458c:	00002017 	.word	0x00002017
 8004590:	ffffdfe4 	.word	0xffffdfe4
 8004594:	50000800 	.word	0x50000800
 8004598:	ffff7fff 	.word	0xffff7fff
 800459c:	200031b0 	.word	0x200031b0
 80045a0:	00001388 	.word	0x00001388
 80045a4:	0000201f 	.word	0x0000201f
 80045a8:	ffffdfe8 	.word	0xffffdfe8
 80045ac:	0000201e 	.word	0x0000201e
 80045b0:	200035dc 	.word	0x200035dc
 80045b4:	00002018 	.word	0x00002018
 80045b8:	40004400 	.word	0x40004400
 80045bc:	00002027 	.word	0x00002027
 80045c0:	2000345e 	.word	0x2000345e
 80045c4:	0000202c 	.word	0x0000202c

080045c8 <MEM_GetID>:
		dat = 0x04;
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &dat, 1, 5);//write disable Is it neccessary, if WP pin is used????????????????????????????
		GPIOC->ODR |= 1 << 15;	// set cs
//    GPIOC->ODR &= ~(1 << 14);//Write Disable
	}
	uint32_t MEM_GetID(void) {
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b082      	sub	sp, #8
 80045cc:	af00      	add	r7, sp, #0
		uint8_t dat;
		uint8_t tmp[1] = { 0x00 };
 80045ce:	1d3b      	adds	r3, r7, #4
 80045d0:	4a29      	ldr	r2, [pc, #164]	; (8004678 <MEM_GetID+0xb0>)
 80045d2:	7812      	ldrb	r2, [r2, #0]
 80045d4:	701a      	strb	r2, [r3, #0]
		dat = 0x9E;
 80045d6:	1dfb      	adds	r3, r7, #7
 80045d8:	229e      	movs	r2, #158	; 0x9e
 80045da:	701a      	strb	r2, [r3, #0]
		GPIOC->ODR &= ~(1 << 15);	//reset cs
 80045dc:	4b27      	ldr	r3, [pc, #156]	; (800467c <MEM_GetID+0xb4>)
 80045de:	695a      	ldr	r2, [r3, #20]
 80045e0:	4b26      	ldr	r3, [pc, #152]	; (800467c <MEM_GetID+0xb4>)
 80045e2:	4927      	ldr	r1, [pc, #156]	; (8004680 <MEM_GetID+0xb8>)
 80045e4:	400a      	ands	r2, r1
 80045e6:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &dat, 1, 50);	//read ID command
 80045e8:	1df9      	adds	r1, r7, #7
 80045ea:	4826      	ldr	r0, [pc, #152]	; (8004684 <MEM_GetID+0xbc>)
 80045ec:	2332      	movs	r3, #50	; 0x32
 80045ee:	2201      	movs	r2, #1
 80045f0:	f004 fdc4 	bl	800917c <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, tmp, 1, 1000);
 80045f4:	23fa      	movs	r3, #250	; 0xfa
 80045f6:	009b      	lsls	r3, r3, #2
 80045f8:	1d39      	adds	r1, r7, #4
 80045fa:	4822      	ldr	r0, [pc, #136]	; (8004684 <MEM_GetID+0xbc>)
 80045fc:	2201      	movs	r2, #1
 80045fe:	f004 ff15 	bl	800942c <HAL_SPI_Receive>
		MEM_ID = (uint32_t) tmp[0];
 8004602:	1d3b      	adds	r3, r7, #4
 8004604:	781b      	ldrb	r3, [r3, #0]
 8004606:	001a      	movs	r2, r3
 8004608:	4b1f      	ldr	r3, [pc, #124]	; (8004688 <MEM_GetID+0xc0>)
 800460a:	601a      	str	r2, [r3, #0]
		MEM_ID <<= 8;                    			//MSB
 800460c:	4b1e      	ldr	r3, [pc, #120]	; (8004688 <MEM_GetID+0xc0>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	021a      	lsls	r2, r3, #8
 8004612:	4b1d      	ldr	r3, [pc, #116]	; (8004688 <MEM_GetID+0xc0>)
 8004614:	601a      	str	r2, [r3, #0]
		HAL_SPI_Receive(&hspi2, tmp, 1, 1000);
 8004616:	23fa      	movs	r3, #250	; 0xfa
 8004618:	009b      	lsls	r3, r3, #2
 800461a:	1d39      	adds	r1, r7, #4
 800461c:	4819      	ldr	r0, [pc, #100]	; (8004684 <MEM_GetID+0xbc>)
 800461e:	2201      	movs	r2, #1
 8004620:	f004 ff04 	bl	800942c <HAL_SPI_Receive>
		MEM_ID += (uint32_t) tmp[0];
 8004624:	1d3b      	adds	r3, r7, #4
 8004626:	781b      	ldrb	r3, [r3, #0]
 8004628:	001a      	movs	r2, r3
 800462a:	4b17      	ldr	r3, [pc, #92]	; (8004688 <MEM_GetID+0xc0>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	18d2      	adds	r2, r2, r3
 8004630:	4b15      	ldr	r3, [pc, #84]	; (8004688 <MEM_GetID+0xc0>)
 8004632:	601a      	str	r2, [r3, #0]
		MEM_ID <<= 8;
 8004634:	4b14      	ldr	r3, [pc, #80]	; (8004688 <MEM_GetID+0xc0>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	021a      	lsls	r2, r3, #8
 800463a:	4b13      	ldr	r3, [pc, #76]	; (8004688 <MEM_GetID+0xc0>)
 800463c:	601a      	str	r2, [r3, #0]
		HAL_SPI_Receive(&hspi2, tmp, 1, 1000);
 800463e:	23fa      	movs	r3, #250	; 0xfa
 8004640:	009b      	lsls	r3, r3, #2
 8004642:	1d39      	adds	r1, r7, #4
 8004644:	480f      	ldr	r0, [pc, #60]	; (8004684 <MEM_GetID+0xbc>)
 8004646:	2201      	movs	r2, #1
 8004648:	f004 fef0 	bl	800942c <HAL_SPI_Receive>
		MEM_ID += (uint32_t) tmp[0];
 800464c:	1d3b      	adds	r3, r7, #4
 800464e:	781b      	ldrb	r3, [r3, #0]
 8004650:	001a      	movs	r2, r3
 8004652:	4b0d      	ldr	r3, [pc, #52]	; (8004688 <MEM_GetID+0xc0>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	18d2      	adds	r2, r2, r3
 8004658:	4b0b      	ldr	r3, [pc, #44]	; (8004688 <MEM_GetID+0xc0>)
 800465a:	601a      	str	r2, [r3, #0]
		GPIOC->ODR |= 1 << 15;                    			// set cs
 800465c:	4b07      	ldr	r3, [pc, #28]	; (800467c <MEM_GetID+0xb4>)
 800465e:	695a      	ldr	r2, [r3, #20]
 8004660:	4b06      	ldr	r3, [pc, #24]	; (800467c <MEM_GetID+0xb4>)
 8004662:	2180      	movs	r1, #128	; 0x80
 8004664:	0209      	lsls	r1, r1, #8
 8004666:	430a      	orrs	r2, r1
 8004668:	615a      	str	r2, [r3, #20]
		return (MEM_ID);
 800466a:	4b07      	ldr	r3, [pc, #28]	; (8004688 <MEM_GetID+0xc0>)
 800466c:	681b      	ldr	r3, [r3, #0]
	}
 800466e:	0018      	movs	r0, r3
 8004670:	46bd      	mov	sp, r7
 8004672:	b002      	add	sp, #8
 8004674:	bd80      	pop	{r7, pc}
 8004676:	46c0      	nop			; (mov r8, r8)
 8004678:	0800e158 	.word	0x0800e158
 800467c:	50000800 	.word	0x50000800
 8004680:	ffff7fff 	.word	0xffff7fff
 8004684:	200031b0 	.word	0x200031b0
 8004688:	2000315c 	.word	0x2000315c

0800468c <cmdExecute>:

	uint16_t Scount(void){

	}
//====================================================================================================================
	uint8_t cmdExecute(uint8_t cmd2Execute){
 800468c:	b580      	push	{r7, lr}
 800468e:	b082      	sub	sp, #8
 8004690:	af00      	add	r7, sp, #0
 8004692:	0002      	movs	r2, r0
 8004694:	1dfb      	adds	r3, r7, #7
 8004696:	701a      	strb	r2, [r3, #0]
		if(cmd[0]==0x10){return;}	// protection against short peaks while cmd 10h
 8004698:	4b55      	ldr	r3, [pc, #340]	; (80047f0 <cmdExecute+0x164>)
 800469a:	781b      	ldrb	r3, [r3, #0]
 800469c:	2b10      	cmp	r3, #16
 800469e:	d100      	bne.n	80046a2 <cmdExecute+0x16>
 80046a0:	e09f      	b.n	80047e2 <cmdExecute+0x156>
			if (bf4me!=0x00){return;}	// protection against false BF resets
 80046a2:	4b54      	ldr	r3, [pc, #336]	; (80047f4 <cmdExecute+0x168>)
 80046a4:	781b      	ldrb	r3, [r3, #0]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d000      	beq.n	80046ac <cmdExecute+0x20>
 80046aa:	e09c      	b.n	80047e6 <cmdExecute+0x15a>
		USART2->ICR|=USART_ICR_ORECF;
 80046ac:	4b52      	ldr	r3, [pc, #328]	; (80047f8 <cmdExecute+0x16c>)
 80046ae:	6a1a      	ldr	r2, [r3, #32]
 80046b0:	4b51      	ldr	r3, [pc, #324]	; (80047f8 <cmdExecute+0x16c>)
 80046b2:	2108      	movs	r1, #8
 80046b4:	430a      	orrs	r2, r1
 80046b6:	621a      	str	r2, [r3, #32]

				}
		if(cmd2Execute==0x10){

				}
		if(cmd2Execute==0x11){
 80046b8:	1dfb      	adds	r3, r7, #7
 80046ba:	781b      	ldrb	r3, [r3, #0]
 80046bc:	2b11      	cmp	r3, #17
 80046be:	d107      	bne.n	80046d0 <cmdExecute+0x44>
			bf4me=0x11;	//set BF flag 4 me
 80046c0:	4b4c      	ldr	r3, [pc, #304]	; (80047f4 <cmdExecute+0x168>)
 80046c2:	2211      	movs	r2, #17
 80046c4:	701a      	strb	r2, [r3, #0]
//			if(cmd2Execute!=0){GPIOC->ODR &= ~(1 << 6);}	//reset BF
//			weoShowFullScreen(picNum);
			weoShowFullScreenDMA(picNum);
 80046c6:	4b4d      	ldr	r3, [pc, #308]	; (80047fc <cmdExecute+0x170>)
 80046c8:	781b      	ldrb	r3, [r3, #0]
 80046ca:	0018      	movs	r0, r3
 80046cc:	f7ff fd4a 	bl	8004164 <weoShowFullScreenDMA>
				}
		if(cmd2Execute==0x12){
 80046d0:	1dfb      	adds	r3, r7, #7
 80046d2:	781b      	ldrb	r3, [r3, #0]
 80046d4:	2b12      	cmp	r3, #18
 80046d6:	d10d      	bne.n	80046f4 <cmdExecute+0x68>
			bf4me=0x12;	//set BF flag 4 me
 80046d8:	4b46      	ldr	r3, [pc, #280]	; (80047f4 <cmdExecute+0x168>)
 80046da:	2212      	movs	r2, #18
 80046dc:	701a      	strb	r2, [r3, #0]
//			if(cmd2Execute!=0){GPIOC->ODR &= ~(1 << 6);}	//reset BF
//			weoShowSmallImageDMA(picNum,imX,imY);
			weoShowSmallImage(picNum,imX,imY);
 80046de:	4b47      	ldr	r3, [pc, #284]	; (80047fc <cmdExecute+0x170>)
 80046e0:	7818      	ldrb	r0, [r3, #0]
 80046e2:	4b47      	ldr	r3, [pc, #284]	; (8004800 <cmdExecute+0x174>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	b2d9      	uxtb	r1, r3
 80046e8:	4b46      	ldr	r3, [pc, #280]	; (8004804 <cmdExecute+0x178>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	001a      	movs	r2, r3
 80046f0:	f7ff fdd6 	bl	80042a0 <weoShowSmallImage>
				}
		if(cmd2Execute==0x13){
 80046f4:	1dfb      	adds	r3, r7, #7
 80046f6:	781b      	ldrb	r3, [r3, #0]
 80046f8:	2b13      	cmp	r3, #19
 80046fa:	d10d      	bne.n	8004718 <cmdExecute+0x8c>
			bf4me=0x13;	//set BF flag 4 me
 80046fc:	4b3d      	ldr	r3, [pc, #244]	; (80047f4 <cmdExecute+0x168>)
 80046fe:	2213      	movs	r2, #19
 8004700:	701a      	strb	r2, [r3, #0]
//			if(cmd2Execute!=0){GPIOC->ODR &= ~(1 << 6);}	//reset BF

//			printASCIIarray_old(imX,imY, strLen,dataASCII);
			printASCIIarray(imX,imY, strLen,dataASCII);
 8004702:	4b3f      	ldr	r3, [pc, #252]	; (8004800 <cmdExecute+0x174>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	b2d8      	uxtb	r0, r3
 8004708:	4b3e      	ldr	r3, [pc, #248]	; (8004804 <cmdExecute+0x178>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	b2d9      	uxtb	r1, r3
 800470e:	4b3e      	ldr	r3, [pc, #248]	; (8004808 <cmdExecute+0x17c>)
 8004710:	781a      	ldrb	r2, [r3, #0]
 8004712:	4b3e      	ldr	r3, [pc, #248]	; (800480c <cmdExecute+0x180>)
 8004714:	f000 f880 	bl	8004818 <printASCIIarray>
				}
		if(cmd2Execute==0x14){
 8004718:	1dfb      	adds	r3, r7, #7
 800471a:	781b      	ldrb	r3, [r3, #0]
 800471c:	2b14      	cmp	r3, #20
 800471e:	d102      	bne.n	8004726 <cmdExecute+0x9a>
			bf4me=0x14;	//set BF flag 4 me
 8004720:	4b34      	ldr	r3, [pc, #208]	; (80047f4 <cmdExecute+0x168>)
 8004722:	2214      	movs	r2, #20
 8004724:	701a      	strb	r2, [r3, #0]
//			if(cmd2Execute!=0){GPIOC->ODR &= ~(1 << 6);}	//reset BF


				}
		if(cmd2Execute==0x15){
 8004726:	1dfb      	adds	r3, r7, #7
 8004728:	781b      	ldrb	r3, [r3, #0]
 800472a:	2b15      	cmp	r3, #21
 800472c:	d148      	bne.n	80047c0 <cmdExecute+0x134>
			I2C_SOUND_ChangePage(0x01);
 800472e:	2001      	movs	r0, #1
 8004730:	f7fe ffb0 	bl	8003694 <I2C_SOUND_ChangePage>
			WriteReg_I2C_SOUND(0x10, 0x00);	//Headphone is muted// 1<<6 by SB
 8004734:	2100      	movs	r1, #0
 8004736:	2010      	movs	r0, #16
 8004738:	f7fe ffca 	bl	80036d0 <WriteReg_I2C_SOUND>
			if(volume==0x00){
 800473c:	4b34      	ldr	r3, [pc, #208]	; (8004810 <cmdExecute+0x184>)
 800473e:	781b      	ldrb	r3, [r3, #0]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d103      	bne.n	800474c <cmdExecute+0xc0>
				WriteReg_I2C_SOUND(0x2E,0xFF);//mute
 8004744:	21ff      	movs	r1, #255	; 0xff
 8004746:	202e      	movs	r0, #46	; 0x2e
 8004748:	f7fe ffc2 	bl	80036d0 <WriteReg_I2C_SOUND>
			}
			WriteReg_I2C_SOUND(0x2E, volume);	//SPK attn. Gain =0dB (P1, R46, D6-D0=000000) FF- speaker muted, 0x00 - 0x74 - available
 800474c:	4b30      	ldr	r3, [pc, #192]	; (8004810 <cmdExecute+0x184>)
 800474e:	781b      	ldrb	r3, [r3, #0]
 8004750:	0019      	movs	r1, r3
 8004752:	202e      	movs	r0, #46	; 0x2e
 8004754:	f7fe ffbc 	bl	80036d0 <WriteReg_I2C_SOUND>

			if(contrast==0x00){
 8004758:	4b2e      	ldr	r3, [pc, #184]	; (8004814 <cmdExecute+0x188>)
 800475a:	781b      	ldrb	r3, [r3, #0]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d102      	bne.n	8004766 <cmdExecute+0xda>
				weoClear();
 8004760:	f7fe fdd0 	bl	8003304 <weoClear>
 8004764:	e029      	b.n	80047ba <cmdExecute+0x12e>
			}
			else{
				GPIOA->ODR &= ~(1 << 6);	//reset cs
 8004766:	23a0      	movs	r3, #160	; 0xa0
 8004768:	05db      	lsls	r3, r3, #23
 800476a:	695a      	ldr	r2, [r3, #20]
 800476c:	23a0      	movs	r3, #160	; 0xa0
 800476e:	05db      	lsls	r3, r3, #23
 8004770:	2140      	movs	r1, #64	; 0x40
 8004772:	438a      	bics	r2, r1
 8004774:	615a      	str	r2, [r3, #20]
				GPIOA->ODR &= ~(1 << 7);	// reset dc
 8004776:	23a0      	movs	r3, #160	; 0xa0
 8004778:	05db      	lsls	r3, r3, #23
 800477a:	695a      	ldr	r2, [r3, #20]
 800477c:	23a0      	movs	r3, #160	; 0xa0
 800477e:	05db      	lsls	r3, r3, #23
 8004780:	2180      	movs	r1, #128	; 0x80
 8004782:	438a      	bics	r2, r1
 8004784:	615a      	str	r2, [r3, #20]
				USART_AS_SPI_sendCMD(0x81);	//Contrast Level
 8004786:	2081      	movs	r0, #129	; 0x81
 8004788:	f7fe fd3e 	bl	8003208 <USART_AS_SPI_sendCMD>
				USART_AS_SPI_sendCMD(contrast<<1);
 800478c:	4b21      	ldr	r3, [pc, #132]	; (8004814 <cmdExecute+0x188>)
 800478e:	781b      	ldrb	r3, [r3, #0]
 8004790:	18db      	adds	r3, r3, r3
 8004792:	b2db      	uxtb	r3, r3
 8004794:	0018      	movs	r0, r3
 8004796:	f7fe fd37 	bl	8003208 <USART_AS_SPI_sendCMD>
				GPIOA->ODR |= 1 << 7;	//set dc
 800479a:	23a0      	movs	r3, #160	; 0xa0
 800479c:	05db      	lsls	r3, r3, #23
 800479e:	695a      	ldr	r2, [r3, #20]
 80047a0:	23a0      	movs	r3, #160	; 0xa0
 80047a2:	05db      	lsls	r3, r3, #23
 80047a4:	2180      	movs	r1, #128	; 0x80
 80047a6:	430a      	orrs	r2, r1
 80047a8:	615a      	str	r2, [r3, #20]
				GPIOA->ODR |= 1 << 6;	//set cs
 80047aa:	23a0      	movs	r3, #160	; 0xa0
 80047ac:	05db      	lsls	r3, r3, #23
 80047ae:	695a      	ldr	r2, [r3, #20]
 80047b0:	23a0      	movs	r3, #160	; 0xa0
 80047b2:	05db      	lsls	r3, r3, #23
 80047b4:	2140      	movs	r1, #64	; 0x40
 80047b6:	430a      	orrs	r2, r1
 80047b8:	615a      	str	r2, [r3, #20]
			}
			bf4me=0x15;	//set BF flag 4 me
 80047ba:	4b0e      	ldr	r3, [pc, #56]	; (80047f4 <cmdExecute+0x168>)
 80047bc:	2215      	movs	r2, #21
 80047be:	701a      	strb	r2, [r3, #0]
		}
		if(cmd2Execute==0x16){
 80047c0:	1dfb      	adds	r3, r7, #7
 80047c2:	781b      	ldrb	r3, [r3, #0]
 80047c4:	2b16      	cmp	r3, #22
 80047c6:	d102      	bne.n	80047ce <cmdExecute+0x142>
			bf4me=0x16;	//set BF flag 4 me
 80047c8:	4b0a      	ldr	r3, [pc, #40]	; (80047f4 <cmdExecute+0x168>)
 80047ca:	2216      	movs	r2, #22
 80047cc:	701a      	strb	r2, [r3, #0]

				}
		if(cmd2Execute==0x00){

				}
		if(cmd2Execute=0x00){
 80047ce:	1dfb      	adds	r3, r7, #7
 80047d0:	2200      	movs	r2, #0
 80047d2:	701a      	strb	r2, [r3, #0]

				}
//			}
//		}
		USART2->ICR|=USART_ICR_ORECF;
 80047d4:	4b08      	ldr	r3, [pc, #32]	; (80047f8 <cmdExecute+0x16c>)
 80047d6:	6a1a      	ldr	r2, [r3, #32]
 80047d8:	4b07      	ldr	r3, [pc, #28]	; (80047f8 <cmdExecute+0x16c>)
 80047da:	2108      	movs	r1, #8
 80047dc:	430a      	orrs	r2, r1
 80047de:	621a      	str	r2, [r3, #32]
 80047e0:	e002      	b.n	80047e8 <cmdExecute+0x15c>
		if(cmd[0]==0x10){return;}	// protection against short peaks while cmd 10h
 80047e2:	46c0      	nop			; (mov r8, r8)
 80047e4:	e000      	b.n	80047e8 <cmdExecute+0x15c>
			if (bf4me!=0x00){return;}	// protection against false BF resets
 80047e6:	46c0      	nop			; (mov r8, r8)
	}
 80047e8:	0018      	movs	r0, r3
 80047ea:	46bd      	mov	sp, r7
 80047ec:	b002      	add	sp, #8
 80047ee:	bd80      	pop	{r7, pc}
 80047f0:	200055e4 	.word	0x200055e4
 80047f4:	200034b4 	.word	0x200034b4
 80047f8:	40004400 	.word	0x40004400
 80047fc:	2000345d 	.word	0x2000345d
 8004800:	200032f4 	.word	0x200032f4
 8004804:	20003388 	.word	0x20003388
 8004808:	2000349d 	.word	0x2000349d
 800480c:	200031a0 	.word	0x200031a0
 8004810:	200032f1 	.word	0x200032f1
 8004814:	200033f4 	.word	0x200033f4

08004818 <printASCIIarray>:
//========================================================================================================================
	uint8_t printASCIIarray(uint8_t imX,uint8_t imY,uint8_t strLen,uint8_t dataASCII[]){
 8004818:	b5b0      	push	{r4, r5, r7, lr}
 800481a:	b092      	sub	sp, #72	; 0x48
 800481c:	af02      	add	r7, sp, #8
 800481e:	0004      	movs	r4, r0
 8004820:	0008      	movs	r0, r1
 8004822:	0011      	movs	r1, r2
 8004824:	603b      	str	r3, [r7, #0]
 8004826:	1dfb      	adds	r3, r7, #7
 8004828:	1c22      	adds	r2, r4, #0
 800482a:	701a      	strb	r2, [r3, #0]
 800482c:	1dbb      	adds	r3, r7, #6
 800482e:	1c02      	adds	r2, r0, #0
 8004830:	701a      	strb	r2, [r3, #0]
 8004832:	1d7b      	adds	r3, r7, #5
 8004834:	1c0a      	adds	r2, r1, #0
 8004836:	701a      	strb	r2, [r3, #0]
			uint8_t j,Y_height,X_width,ASCII_X;
			uint8_t weoBuffer[49];
			uint16_t i;
			ASCII_X=imX;
 8004838:	233e      	movs	r3, #62	; 0x3e
 800483a:	18fb      	adds	r3, r7, r3
 800483c:	1dfa      	adds	r2, r7, #7
 800483e:	7812      	ldrb	r2, [r2, #0]
 8004840:	701a      	strb	r2, [r3, #0]

			len=49;
 8004842:	4b41      	ldr	r3, [pc, #260]	; (8004948 <printASCIIarray+0x130>)
 8004844:	2231      	movs	r2, #49	; 0x31
 8004846:	801a      	strh	r2, [r3, #0]

			for (i=0;i<strLen;i++){
 8004848:	233c      	movs	r3, #60	; 0x3c
 800484a:	18fb      	adds	r3, r7, r3
 800484c:	2200      	movs	r2, #0
 800484e:	801a      	strh	r2, [r3, #0]
 8004850:	e04f      	b.n	80048f2 <printASCIIarray+0xda>
				for(j=0;j<49;j++){
 8004852:	233f      	movs	r3, #63	; 0x3f
 8004854:	18fb      	adds	r3, r7, r3
 8004856:	2200      	movs	r2, #0
 8004858:	701a      	strb	r2, [r3, #0]
 800485a:	e01b      	b.n	8004894 <printASCIIarray+0x7c>
					weoBuffer[j]=FONT_X[dataASCII[i]][j];
 800485c:	233c      	movs	r3, #60	; 0x3c
 800485e:	18fb      	adds	r3, r7, r3
 8004860:	881b      	ldrh	r3, [r3, #0]
 8004862:	683a      	ldr	r2, [r7, #0]
 8004864:	18d3      	adds	r3, r2, r3
 8004866:	781b      	ldrb	r3, [r3, #0]
 8004868:	001a      	movs	r2, r3
 800486a:	253f      	movs	r5, #63	; 0x3f
 800486c:	197b      	adds	r3, r7, r5
 800486e:	7818      	ldrb	r0, [r3, #0]
 8004870:	197b      	adds	r3, r7, r5
 8004872:	7819      	ldrb	r1, [r3, #0]
 8004874:	4c35      	ldr	r4, [pc, #212]	; (800494c <printASCIIarray+0x134>)
 8004876:	0013      	movs	r3, r2
 8004878:	00db      	lsls	r3, r3, #3
 800487a:	1a9b      	subs	r3, r3, r2
 800487c:	00da      	lsls	r2, r3, #3
 800487e:	1ad2      	subs	r2, r2, r3
 8004880:	18a3      	adds	r3, r4, r2
 8004882:	5c1a      	ldrb	r2, [r3, r0]
 8004884:	2308      	movs	r3, #8
 8004886:	18fb      	adds	r3, r7, r3
 8004888:	545a      	strb	r2, [r3, r1]
				for(j=0;j<49;j++){
 800488a:	197b      	adds	r3, r7, r5
 800488c:	781a      	ldrb	r2, [r3, #0]
 800488e:	197b      	adds	r3, r7, r5
 8004890:	3201      	adds	r2, #1
 8004892:	701a      	strb	r2, [r3, #0]
 8004894:	233f      	movs	r3, #63	; 0x3f
 8004896:	18fb      	adds	r3, r7, r3
 8004898:	781b      	ldrb	r3, [r3, #0]
 800489a:	2b30      	cmp	r3, #48	; 0x30
 800489c:	d9de      	bls.n	800485c <printASCIIarray+0x44>
					}
				weoDrawRectangleFilled(ASCII_X,imY,ASCII_X+X_increment-0,imY+ASCII_height-0,0xFF,weoBuffer);
 800489e:	4b2c      	ldr	r3, [pc, #176]	; (8004950 <printASCIIarray+0x138>)
 80048a0:	781a      	ldrb	r2, [r3, #0]
 80048a2:	203e      	movs	r0, #62	; 0x3e
 80048a4:	183b      	adds	r3, r7, r0
 80048a6:	781b      	ldrb	r3, [r3, #0]
 80048a8:	18d3      	adds	r3, r2, r3
 80048aa:	b2dc      	uxtb	r4, r3
 80048ac:	4b29      	ldr	r3, [pc, #164]	; (8004954 <printASCIIarray+0x13c>)
 80048ae:	781a      	ldrb	r2, [r3, #0]
 80048b0:	1dbb      	adds	r3, r7, #6
 80048b2:	781b      	ldrb	r3, [r3, #0]
 80048b4:	18d3      	adds	r3, r2, r3
 80048b6:	b2da      	uxtb	r2, r3
 80048b8:	1dbb      	adds	r3, r7, #6
 80048ba:	7819      	ldrb	r1, [r3, #0]
 80048bc:	0005      	movs	r5, r0
 80048be:	183b      	adds	r3, r7, r0
 80048c0:	7818      	ldrb	r0, [r3, #0]
 80048c2:	2308      	movs	r3, #8
 80048c4:	18fb      	adds	r3, r7, r3
 80048c6:	9301      	str	r3, [sp, #4]
 80048c8:	23ff      	movs	r3, #255	; 0xff
 80048ca:	9300      	str	r3, [sp, #0]
 80048cc:	0013      	movs	r3, r2
 80048ce:	0022      	movs	r2, r4
 80048d0:	f7fe fd7c 	bl	80033cc <weoDrawRectangleFilled>
				ASCII_X += X_increment+1;
 80048d4:	4b1e      	ldr	r3, [pc, #120]	; (8004950 <printASCIIarray+0x138>)
 80048d6:	781a      	ldrb	r2, [r3, #0]
 80048d8:	197b      	adds	r3, r7, r5
 80048da:	781b      	ldrb	r3, [r3, #0]
 80048dc:	18d3      	adds	r3, r2, r3
 80048de:	b2da      	uxtb	r2, r3
 80048e0:	197b      	adds	r3, r7, r5
 80048e2:	3201      	adds	r2, #1
 80048e4:	701a      	strb	r2, [r3, #0]
			for (i=0;i<strLen;i++){
 80048e6:	213c      	movs	r1, #60	; 0x3c
 80048e8:	187b      	adds	r3, r7, r1
 80048ea:	881a      	ldrh	r2, [r3, #0]
 80048ec:	187b      	adds	r3, r7, r1
 80048ee:	3201      	adds	r2, #1
 80048f0:	801a      	strh	r2, [r3, #0]
 80048f2:	1d7b      	adds	r3, r7, #5
 80048f4:	781b      	ldrb	r3, [r3, #0]
 80048f6:	b29b      	uxth	r3, r3
 80048f8:	213c      	movs	r1, #60	; 0x3c
 80048fa:	187a      	adds	r2, r7, r1
 80048fc:	8812      	ldrh	r2, [r2, #0]
 80048fe:	429a      	cmp	r2, r3
 8004900:	d3a7      	bcc.n	8004852 <printASCIIarray+0x3a>
			}
			for(i=0;i<len;i++){
 8004902:	187b      	adds	r3, r7, r1
 8004904:	2200      	movs	r2, #0
 8004906:	801a      	strh	r2, [r3, #0]
 8004908:	e00b      	b.n	8004922 <printASCIIarray+0x10a>
			weoBuffer[i]=0x00;
 800490a:	203c      	movs	r0, #60	; 0x3c
 800490c:	183b      	adds	r3, r7, r0
 800490e:	881b      	ldrh	r3, [r3, #0]
 8004910:	2208      	movs	r2, #8
 8004912:	18ba      	adds	r2, r7, r2
 8004914:	2100      	movs	r1, #0
 8004916:	54d1      	strb	r1, [r2, r3]
			for(i=0;i<len;i++){
 8004918:	183b      	adds	r3, r7, r0
 800491a:	881a      	ldrh	r2, [r3, #0]
 800491c:	183b      	adds	r3, r7, r0
 800491e:	3201      	adds	r2, #1
 8004920:	801a      	strh	r2, [r3, #0]
 8004922:	4b09      	ldr	r3, [pc, #36]	; (8004948 <printASCIIarray+0x130>)
 8004924:	881b      	ldrh	r3, [r3, #0]
 8004926:	223c      	movs	r2, #60	; 0x3c
 8004928:	18ba      	adds	r2, r7, r2
 800492a:	8812      	ldrh	r2, [r2, #0]
 800492c:	429a      	cmp	r2, r3
 800492e:	d3ec      	bcc.n	800490a <printASCIIarray+0xf2>
			}
			GPIOC->ODR |= 1 << 6;	//set BF
 8004930:	4b09      	ldr	r3, [pc, #36]	; (8004958 <printASCIIarray+0x140>)
 8004932:	695a      	ldr	r2, [r3, #20]
 8004934:	4b08      	ldr	r3, [pc, #32]	; (8004958 <printASCIIarray+0x140>)
 8004936:	2140      	movs	r1, #64	; 0x40
 8004938:	430a      	orrs	r2, r1
 800493a:	615a      	str	r2, [r3, #20]

		}
 800493c:	46c0      	nop			; (mov r8, r8)
 800493e:	0018      	movs	r0, r3
 8004940:	46bd      	mov	sp, r7
 8004942:	b010      	add	sp, #64	; 0x40
 8004944:	bdb0      	pop	{r4, r5, r7, pc}
 8004946:	46c0      	nop			; (mov r8, r8)
 8004948:	200035dc 	.word	0x200035dc
 800494c:	20000000 	.word	0x20000000
 8004950:	20003130 	.word	0x20003130
 8004954:	20003131 	.word	0x20003131
 8004958:	50000800 	.word	0x50000800

0800495c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
		/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004960:	46c0      	nop			; (mov r8, r8)
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}
	...

08004968 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b082      	sub	sp, #8
 800496c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800496e:	4b11      	ldr	r3, [pc, #68]	; (80049b4 <HAL_MspInit+0x4c>)
 8004970:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004972:	4b10      	ldr	r3, [pc, #64]	; (80049b4 <HAL_MspInit+0x4c>)
 8004974:	2101      	movs	r1, #1
 8004976:	430a      	orrs	r2, r1
 8004978:	641a      	str	r2, [r3, #64]	; 0x40
 800497a:	4b0e      	ldr	r3, [pc, #56]	; (80049b4 <HAL_MspInit+0x4c>)
 800497c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800497e:	2201      	movs	r2, #1
 8004980:	4013      	ands	r3, r2
 8004982:	607b      	str	r3, [r7, #4]
 8004984:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004986:	4b0b      	ldr	r3, [pc, #44]	; (80049b4 <HAL_MspInit+0x4c>)
 8004988:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800498a:	4b0a      	ldr	r3, [pc, #40]	; (80049b4 <HAL_MspInit+0x4c>)
 800498c:	2180      	movs	r1, #128	; 0x80
 800498e:	0549      	lsls	r1, r1, #21
 8004990:	430a      	orrs	r2, r1
 8004992:	63da      	str	r2, [r3, #60]	; 0x3c
 8004994:	4b07      	ldr	r3, [pc, #28]	; (80049b4 <HAL_MspInit+0x4c>)
 8004996:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004998:	2380      	movs	r3, #128	; 0x80
 800499a:	055b      	lsls	r3, r3, #21
 800499c:	4013      	ands	r3, r2
 800499e:	603b      	str	r3, [r7, #0]
 80049a0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE);
 80049a2:	2380      	movs	r3, #128	; 0x80
 80049a4:	009b      	lsls	r3, r3, #2
 80049a6:	0018      	movs	r0, r3
 80049a8:	f000 fd04 	bl	80053b4 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80049ac:	46c0      	nop			; (mov r8, r8)
 80049ae:	46bd      	mov	sp, r7
 80049b0:	b002      	add	sp, #8
 80049b2:	bd80      	pop	{r7, pc}
 80049b4:	40021000 	.word	0x40021000

080049b8 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 80049b8:	b590      	push	{r4, r7, lr}
 80049ba:	b089      	sub	sp, #36	; 0x24
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049c0:	240c      	movs	r4, #12
 80049c2:	193b      	adds	r3, r7, r4
 80049c4:	0018      	movs	r0, r3
 80049c6:	2314      	movs	r3, #20
 80049c8:	001a      	movs	r2, r3
 80049ca:	2100      	movs	r1, #0
 80049cc:	f008 fb9a 	bl	800d104 <memset>
  if(hcomp->Instance==COMP1)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a10      	ldr	r2, [pc, #64]	; (8004a18 <HAL_COMP_MspInit+0x60>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d11a      	bne.n	8004a10 <HAL_COMP_MspInit+0x58>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049da:	4b10      	ldr	r3, [pc, #64]	; (8004a1c <HAL_COMP_MspInit+0x64>)
 80049dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80049de:	4b0f      	ldr	r3, [pc, #60]	; (8004a1c <HAL_COMP_MspInit+0x64>)
 80049e0:	2102      	movs	r1, #2
 80049e2:	430a      	orrs	r2, r1
 80049e4:	635a      	str	r2, [r3, #52]	; 0x34
 80049e6:	4b0d      	ldr	r3, [pc, #52]	; (8004a1c <HAL_COMP_MspInit+0x64>)
 80049e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049ea:	2202      	movs	r2, #2
 80049ec:	4013      	ands	r3, r2
 80049ee:	60bb      	str	r3, [r7, #8]
 80049f0:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration
    PB2     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80049f2:	193b      	adds	r3, r7, r4
 80049f4:	2204      	movs	r2, #4
 80049f6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80049f8:	193b      	adds	r3, r7, r4
 80049fa:	2203      	movs	r2, #3
 80049fc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049fe:	193b      	adds	r3, r7, r4
 8004a00:	2200      	movs	r2, #0
 8004a02:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a04:	193b      	adds	r3, r7, r4
 8004a06:	4a06      	ldr	r2, [pc, #24]	; (8004a20 <HAL_COMP_MspInit+0x68>)
 8004a08:	0019      	movs	r1, r3
 8004a0a:	0010      	movs	r0, r2
 8004a0c:	f001 faee 	bl	8005fec <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }

}
 8004a10:	46c0      	nop			; (mov r8, r8)
 8004a12:	46bd      	mov	sp, r7
 8004a14:	b009      	add	sp, #36	; 0x24
 8004a16:	bd90      	pop	{r4, r7, pc}
 8004a18:	40010200 	.word	0x40010200
 8004a1c:	40021000 	.word	0x40021000
 8004a20:	50000400 	.word	0x50000400

08004a24 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004a24:	b590      	push	{r4, r7, lr}
 8004a26:	b08b      	sub	sp, #44	; 0x2c
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a2c:	2414      	movs	r4, #20
 8004a2e:	193b      	adds	r3, r7, r4
 8004a30:	0018      	movs	r0, r3
 8004a32:	2314      	movs	r3, #20
 8004a34:	001a      	movs	r2, r3
 8004a36:	2100      	movs	r1, #0
 8004a38:	f008 fb64 	bl	800d104 <memset>
  if(hi2c->Instance==I2C1)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4a20      	ldr	r2, [pc, #128]	; (8004ac4 <HAL_I2C_MspInit+0xa0>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d139      	bne.n	8004aba <HAL_I2C_MspInit+0x96>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a46:	4b20      	ldr	r3, [pc, #128]	; (8004ac8 <HAL_I2C_MspInit+0xa4>)
 8004a48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a4a:	4b1f      	ldr	r3, [pc, #124]	; (8004ac8 <HAL_I2C_MspInit+0xa4>)
 8004a4c:	2101      	movs	r1, #1
 8004a4e:	430a      	orrs	r2, r1
 8004a50:	635a      	str	r2, [r3, #52]	; 0x34
 8004a52:	4b1d      	ldr	r3, [pc, #116]	; (8004ac8 <HAL_I2C_MspInit+0xa4>)
 8004a54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a56:	2201      	movs	r2, #1
 8004a58:	4013      	ands	r3, r2
 8004a5a:	613b      	str	r3, [r7, #16]
 8004a5c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004a5e:	193b      	adds	r3, r7, r4
 8004a60:	22c0      	movs	r2, #192	; 0xc0
 8004a62:	00d2      	lsls	r2, r2, #3
 8004a64:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004a66:	0021      	movs	r1, r4
 8004a68:	187b      	adds	r3, r7, r1
 8004a6a:	2212      	movs	r2, #18
 8004a6c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a6e:	187b      	adds	r3, r7, r1
 8004a70:	2201      	movs	r2, #1
 8004a72:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a74:	187b      	adds	r3, r7, r1
 8004a76:	2200      	movs	r2, #0
 8004a78:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8004a7a:	187b      	adds	r3, r7, r1
 8004a7c:	2206      	movs	r2, #6
 8004a7e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a80:	187a      	adds	r2, r7, r1
 8004a82:	23a0      	movs	r3, #160	; 0xa0
 8004a84:	05db      	lsls	r3, r3, #23
 8004a86:	0011      	movs	r1, r2
 8004a88:	0018      	movs	r0, r3
 8004a8a:	f001 faaf 	bl	8005fec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004a8e:	4b0e      	ldr	r3, [pc, #56]	; (8004ac8 <HAL_I2C_MspInit+0xa4>)
 8004a90:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004a92:	4b0d      	ldr	r3, [pc, #52]	; (8004ac8 <HAL_I2C_MspInit+0xa4>)
 8004a94:	2180      	movs	r1, #128	; 0x80
 8004a96:	0389      	lsls	r1, r1, #14
 8004a98:	430a      	orrs	r2, r1
 8004a9a:	63da      	str	r2, [r3, #60]	; 0x3c
 8004a9c:	4b0a      	ldr	r3, [pc, #40]	; (8004ac8 <HAL_I2C_MspInit+0xa4>)
 8004a9e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004aa0:	2380      	movs	r3, #128	; 0x80
 8004aa2:	039b      	lsls	r3, r3, #14
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	60fb      	str	r3, [r7, #12]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8004aaa:	2200      	movs	r2, #0
 8004aac:	2100      	movs	r1, #0
 8004aae:	2017      	movs	r0, #23
 8004ab0:	f000 ffa2 	bl	80059f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8004ab4:	2017      	movs	r0, #23
 8004ab6:	f000 ffb4 	bl	8005a22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004aba:	46c0      	nop			; (mov r8, r8)
 8004abc:	46bd      	mov	sp, r7
 8004abe:	b00b      	add	sp, #44	; 0x2c
 8004ac0:	bd90      	pop	{r4, r7, pc}
 8004ac2:	46c0      	nop			; (mov r8, r8)
 8004ac4:	40005400 	.word	0x40005400
 8004ac8:	40021000 	.word	0x40021000

08004acc <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8004acc:	b590      	push	{r4, r7, lr}
 8004ace:	b08b      	sub	sp, #44	; 0x2c
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ad4:	2414      	movs	r4, #20
 8004ad6:	193b      	adds	r3, r7, r4
 8004ad8:	0018      	movs	r0, r3
 8004ada:	2314      	movs	r3, #20
 8004adc:	001a      	movs	r2, r3
 8004ade:	2100      	movs	r1, #0
 8004ae0:	f008 fb10 	bl	800d104 <memset>
  if(hi2s->Instance==SPI1)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a47      	ldr	r2, [pc, #284]	; (8004c08 <HAL_I2S_MspInit+0x13c>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d000      	beq.n	8004af0 <HAL_I2S_MspInit+0x24>
 8004aee:	e086      	b.n	8004bfe <HAL_I2S_MspInit+0x132>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004af0:	4b46      	ldr	r3, [pc, #280]	; (8004c0c <HAL_I2S_MspInit+0x140>)
 8004af2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004af4:	4b45      	ldr	r3, [pc, #276]	; (8004c0c <HAL_I2S_MspInit+0x140>)
 8004af6:	2180      	movs	r1, #128	; 0x80
 8004af8:	0149      	lsls	r1, r1, #5
 8004afa:	430a      	orrs	r2, r1
 8004afc:	641a      	str	r2, [r3, #64]	; 0x40
 8004afe:	4b43      	ldr	r3, [pc, #268]	; (8004c0c <HAL_I2S_MspInit+0x140>)
 8004b00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b02:	2380      	movs	r3, #128	; 0x80
 8004b04:	015b      	lsls	r3, r3, #5
 8004b06:	4013      	ands	r3, r2
 8004b08:	613b      	str	r3, [r7, #16]
 8004b0a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b0c:	4b3f      	ldr	r3, [pc, #252]	; (8004c0c <HAL_I2S_MspInit+0x140>)
 8004b0e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b10:	4b3e      	ldr	r3, [pc, #248]	; (8004c0c <HAL_I2S_MspInit+0x140>)
 8004b12:	2101      	movs	r1, #1
 8004b14:	430a      	orrs	r2, r1
 8004b16:	635a      	str	r2, [r3, #52]	; 0x34
 8004b18:	4b3c      	ldr	r3, [pc, #240]	; (8004c0c <HAL_I2S_MspInit+0x140>)
 8004b1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b1c:	2201      	movs	r2, #1
 8004b1e:	4013      	ands	r3, r2
 8004b20:	60fb      	str	r3, [r7, #12]
 8004b22:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b24:	4b39      	ldr	r3, [pc, #228]	; (8004c0c <HAL_I2S_MspInit+0x140>)
 8004b26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b28:	4b38      	ldr	r3, [pc, #224]	; (8004c0c <HAL_I2S_MspInit+0x140>)
 8004b2a:	2102      	movs	r1, #2
 8004b2c:	430a      	orrs	r2, r1
 8004b2e:	635a      	str	r2, [r3, #52]	; 0x34
 8004b30:	4b36      	ldr	r3, [pc, #216]	; (8004c0c <HAL_I2S_MspInit+0x140>)
 8004b32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b34:	2202      	movs	r2, #2
 8004b36:	4013      	ands	r3, r2
 8004b38:	60bb      	str	r3, [r7, #8]
 8004b3a:	68bb      	ldr	r3, [r7, #8]
    PA15     ------> I2S1_WS
    PB3     ------> I2S1_CK
    PB4     ------> I2S1_MCK
    PB5     ------> I2S1_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004b3c:	193b      	adds	r3, r7, r4
 8004b3e:	2280      	movs	r2, #128	; 0x80
 8004b40:	0212      	lsls	r2, r2, #8
 8004b42:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b44:	193b      	adds	r3, r7, r4
 8004b46:	2202      	movs	r2, #2
 8004b48:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b4a:	193b      	adds	r3, r7, r4
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b50:	193b      	adds	r3, r7, r4
 8004b52:	2200      	movs	r2, #0
 8004b54:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8004b56:	193b      	adds	r3, r7, r4
 8004b58:	2200      	movs	r2, #0
 8004b5a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b5c:	193a      	adds	r2, r7, r4
 8004b5e:	23a0      	movs	r3, #160	; 0xa0
 8004b60:	05db      	lsls	r3, r3, #23
 8004b62:	0011      	movs	r1, r2
 8004b64:	0018      	movs	r0, r3
 8004b66:	f001 fa41 	bl	8005fec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8004b6a:	0021      	movs	r1, r4
 8004b6c:	187b      	adds	r3, r7, r1
 8004b6e:	2238      	movs	r2, #56	; 0x38
 8004b70:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b72:	187b      	adds	r3, r7, r1
 8004b74:	2202      	movs	r2, #2
 8004b76:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b78:	187b      	adds	r3, r7, r1
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b7e:	187b      	adds	r3, r7, r1
 8004b80:	2200      	movs	r2, #0
 8004b82:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8004b84:	187b      	adds	r3, r7, r1
 8004b86:	2200      	movs	r2, #0
 8004b88:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b8a:	187b      	adds	r3, r7, r1
 8004b8c:	4a20      	ldr	r2, [pc, #128]	; (8004c10 <HAL_I2S_MspInit+0x144>)
 8004b8e:	0019      	movs	r1, r3
 8004b90:	0010      	movs	r0, r2
 8004b92:	f001 fa2b 	bl	8005fec <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel1;
 8004b96:	4b1f      	ldr	r3, [pc, #124]	; (8004c14 <HAL_I2S_MspInit+0x148>)
 8004b98:	4a1f      	ldr	r2, [pc, #124]	; (8004c18 <HAL_I2S_MspInit+0x14c>)
 8004b9a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8004b9c:	4b1d      	ldr	r3, [pc, #116]	; (8004c14 <HAL_I2S_MspInit+0x148>)
 8004b9e:	2211      	movs	r2, #17
 8004ba0:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004ba2:	4b1c      	ldr	r3, [pc, #112]	; (8004c14 <HAL_I2S_MspInit+0x148>)
 8004ba4:	2210      	movs	r2, #16
 8004ba6:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004ba8:	4b1a      	ldr	r3, [pc, #104]	; (8004c14 <HAL_I2S_MspInit+0x148>)
 8004baa:	2200      	movs	r2, #0
 8004bac:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004bae:	4b19      	ldr	r3, [pc, #100]	; (8004c14 <HAL_I2S_MspInit+0x148>)
 8004bb0:	2280      	movs	r2, #128	; 0x80
 8004bb2:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004bb4:	4b17      	ldr	r3, [pc, #92]	; (8004c14 <HAL_I2S_MspInit+0x148>)
 8004bb6:	2280      	movs	r2, #128	; 0x80
 8004bb8:	0052      	lsls	r2, r2, #1
 8004bba:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004bbc:	4b15      	ldr	r3, [pc, #84]	; (8004c14 <HAL_I2S_MspInit+0x148>)
 8004bbe:	2280      	movs	r2, #128	; 0x80
 8004bc0:	00d2      	lsls	r2, r2, #3
 8004bc2:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8004bc4:	4b13      	ldr	r3, [pc, #76]	; (8004c14 <HAL_I2S_MspInit+0x148>)
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004bca:	4b12      	ldr	r3, [pc, #72]	; (8004c14 <HAL_I2S_MspInit+0x148>)
 8004bcc:	22c0      	movs	r2, #192	; 0xc0
 8004bce:	0192      	lsls	r2, r2, #6
 8004bd0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8004bd2:	4b10      	ldr	r3, [pc, #64]	; (8004c14 <HAL_I2S_MspInit+0x148>)
 8004bd4:	0018      	movs	r0, r3
 8004bd6:	f000 ff41 	bl	8005a5c <HAL_DMA_Init>
 8004bda:	1e03      	subs	r3, r0, #0
 8004bdc:	d001      	beq.n	8004be2 <HAL_I2S_MspInit+0x116>
    {
      Error_Handler();
 8004bde:	f7ff febd 	bl	800495c <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi1_tx);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	4a0b      	ldr	r2, [pc, #44]	; (8004c14 <HAL_I2S_MspInit+0x148>)
 8004be6:	62da      	str	r2, [r3, #44]	; 0x2c
 8004be8:	4b0a      	ldr	r3, [pc, #40]	; (8004c14 <HAL_I2S_MspInit+0x148>)
 8004bea:	687a      	ldr	r2, [r7, #4]
 8004bec:	629a      	str	r2, [r3, #40]	; 0x28

    /* I2S1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8004bee:	2200      	movs	r2, #0
 8004bf0:	2100      	movs	r1, #0
 8004bf2:	2019      	movs	r0, #25
 8004bf4:	f000 ff00 	bl	80059f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8004bf8:	2019      	movs	r0, #25
 8004bfa:	f000 ff12 	bl	8005a22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004bfe:	46c0      	nop			; (mov r8, r8)
 8004c00:	46bd      	mov	sp, r7
 8004c02:	b00b      	add	sp, #44	; 0x2c
 8004c04:	bd90      	pop	{r4, r7, pc}
 8004c06:	46c0      	nop			; (mov r8, r8)
 8004c08:	40013000 	.word	0x40013000
 8004c0c:	40021000 	.word	0x40021000
 8004c10:	50000400 	.word	0x50000400
 8004c14:	20003580 	.word	0x20003580
 8004c18:	40020008 	.word	0x40020008

08004c1c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004c1c:	b590      	push	{r4, r7, lr}
 8004c1e:	b08b      	sub	sp, #44	; 0x2c
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c24:	2414      	movs	r4, #20
 8004c26:	193b      	adds	r3, r7, r4
 8004c28:	0018      	movs	r0, r3
 8004c2a:	2314      	movs	r3, #20
 8004c2c:	001a      	movs	r2, r3
 8004c2e:	2100      	movs	r1, #0
 8004c30:	f008 fa68 	bl	800d104 <memset>
  if(hspi->Instance==SPI2)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a54      	ldr	r2, [pc, #336]	; (8004d8c <HAL_SPI_MspInit+0x170>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d000      	beq.n	8004c40 <HAL_SPI_MspInit+0x24>
 8004c3e:	e0a0      	b.n	8004d82 <HAL_SPI_MspInit+0x166>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004c40:	4b53      	ldr	r3, [pc, #332]	; (8004d90 <HAL_SPI_MspInit+0x174>)
 8004c42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c44:	4b52      	ldr	r3, [pc, #328]	; (8004d90 <HAL_SPI_MspInit+0x174>)
 8004c46:	2180      	movs	r1, #128	; 0x80
 8004c48:	01c9      	lsls	r1, r1, #7
 8004c4a:	430a      	orrs	r2, r1
 8004c4c:	63da      	str	r2, [r3, #60]	; 0x3c
 8004c4e:	4b50      	ldr	r3, [pc, #320]	; (8004d90 <HAL_SPI_MspInit+0x174>)
 8004c50:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c52:	2380      	movs	r3, #128	; 0x80
 8004c54:	01db      	lsls	r3, r3, #7
 8004c56:	4013      	ands	r3, r2
 8004c58:	613b      	str	r3, [r7, #16]
 8004c5a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c5c:	4b4c      	ldr	r3, [pc, #304]	; (8004d90 <HAL_SPI_MspInit+0x174>)
 8004c5e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c60:	4b4b      	ldr	r3, [pc, #300]	; (8004d90 <HAL_SPI_MspInit+0x174>)
 8004c62:	2102      	movs	r1, #2
 8004c64:	430a      	orrs	r2, r1
 8004c66:	635a      	str	r2, [r3, #52]	; 0x34
 8004c68:	4b49      	ldr	r3, [pc, #292]	; (8004d90 <HAL_SPI_MspInit+0x174>)
 8004c6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c6c:	2202      	movs	r2, #2
 8004c6e:	4013      	ands	r3, r2
 8004c70:	60fb      	str	r3, [r7, #12]
 8004c72:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB6     ------> SPI2_MISO
    PB7     ------> SPI2_MOSI
    PB8     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004c74:	193b      	adds	r3, r7, r4
 8004c76:	2240      	movs	r2, #64	; 0x40
 8004c78:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c7a:	193b      	adds	r3, r7, r4
 8004c7c:	2202      	movs	r2, #2
 8004c7e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c80:	193b      	adds	r3, r7, r4
 8004c82:	2200      	movs	r2, #0
 8004c84:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c86:	193b      	adds	r3, r7, r4
 8004c88:	2200      	movs	r2, #0
 8004c8a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_SPI2;
 8004c8c:	193b      	adds	r3, r7, r4
 8004c8e:	2204      	movs	r2, #4
 8004c90:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c92:	193b      	adds	r3, r7, r4
 8004c94:	4a3f      	ldr	r2, [pc, #252]	; (8004d94 <HAL_SPI_MspInit+0x178>)
 8004c96:	0019      	movs	r1, r3
 8004c98:	0010      	movs	r0, r2
 8004c9a:	f001 f9a7 	bl	8005fec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8004c9e:	0021      	movs	r1, r4
 8004ca0:	187b      	adds	r3, r7, r1
 8004ca2:	22c0      	movs	r2, #192	; 0xc0
 8004ca4:	0052      	lsls	r2, r2, #1
 8004ca6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ca8:	187b      	adds	r3, r7, r1
 8004caa:	2202      	movs	r2, #2
 8004cac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cae:	187b      	adds	r3, r7, r1
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004cb4:	187b      	adds	r3, r7, r1
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8004cba:	187b      	adds	r3, r7, r1
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004cc0:	187b      	adds	r3, r7, r1
 8004cc2:	4a34      	ldr	r2, [pc, #208]	; (8004d94 <HAL_SPI_MspInit+0x178>)
 8004cc4:	0019      	movs	r1, r3
 8004cc6:	0010      	movs	r0, r2
 8004cc8:	f001 f990 	bl	8005fec <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel2;
 8004ccc:	4b32      	ldr	r3, [pc, #200]	; (8004d98 <HAL_SPI_MspInit+0x17c>)
 8004cce:	4a33      	ldr	r2, [pc, #204]	; (8004d9c <HAL_SPI_MspInit+0x180>)
 8004cd0:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8004cd2:	4b31      	ldr	r3, [pc, #196]	; (8004d98 <HAL_SPI_MspInit+0x17c>)
 8004cd4:	2212      	movs	r2, #18
 8004cd6:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004cd8:	4b2f      	ldr	r3, [pc, #188]	; (8004d98 <HAL_SPI_MspInit+0x17c>)
 8004cda:	2200      	movs	r2, #0
 8004cdc:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004cde:	4b2e      	ldr	r3, [pc, #184]	; (8004d98 <HAL_SPI_MspInit+0x17c>)
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004ce4:	4b2c      	ldr	r3, [pc, #176]	; (8004d98 <HAL_SPI_MspInit+0x17c>)
 8004ce6:	2280      	movs	r2, #128	; 0x80
 8004ce8:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004cea:	4b2b      	ldr	r3, [pc, #172]	; (8004d98 <HAL_SPI_MspInit+0x17c>)
 8004cec:	2200      	movs	r2, #0
 8004cee:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004cf0:	4b29      	ldr	r3, [pc, #164]	; (8004d98 <HAL_SPI_MspInit+0x17c>)
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8004cf6:	4b28      	ldr	r3, [pc, #160]	; (8004d98 <HAL_SPI_MspInit+0x17c>)
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004cfc:	4b26      	ldr	r3, [pc, #152]	; (8004d98 <HAL_SPI_MspInit+0x17c>)
 8004cfe:	2280      	movs	r2, #128	; 0x80
 8004d00:	0192      	lsls	r2, r2, #6
 8004d02:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8004d04:	4b24      	ldr	r3, [pc, #144]	; (8004d98 <HAL_SPI_MspInit+0x17c>)
 8004d06:	0018      	movs	r0, r3
 8004d08:	f000 fea8 	bl	8005a5c <HAL_DMA_Init>
 8004d0c:	1e03      	subs	r3, r0, #0
 8004d0e:	d001      	beq.n	8004d14 <HAL_SPI_MspInit+0xf8>
    {
      Error_Handler();
 8004d10:	f7ff fe24 	bl	800495c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	4a20      	ldr	r2, [pc, #128]	; (8004d98 <HAL_SPI_MspInit+0x17c>)
 8004d18:	659a      	str	r2, [r3, #88]	; 0x58
 8004d1a:	4b1f      	ldr	r3, [pc, #124]	; (8004d98 <HAL_SPI_MspInit+0x17c>)
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel3;
 8004d20:	4b1f      	ldr	r3, [pc, #124]	; (8004da0 <HAL_SPI_MspInit+0x184>)
 8004d22:	4a20      	ldr	r2, [pc, #128]	; (8004da4 <HAL_SPI_MspInit+0x188>)
 8004d24:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8004d26:	4b1e      	ldr	r3, [pc, #120]	; (8004da0 <HAL_SPI_MspInit+0x184>)
 8004d28:	2213      	movs	r2, #19
 8004d2a:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004d2c:	4b1c      	ldr	r3, [pc, #112]	; (8004da0 <HAL_SPI_MspInit+0x184>)
 8004d2e:	2210      	movs	r2, #16
 8004d30:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d32:	4b1b      	ldr	r3, [pc, #108]	; (8004da0 <HAL_SPI_MspInit+0x184>)
 8004d34:	2200      	movs	r2, #0
 8004d36:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004d38:	4b19      	ldr	r3, [pc, #100]	; (8004da0 <HAL_SPI_MspInit+0x184>)
 8004d3a:	2280      	movs	r2, #128	; 0x80
 8004d3c:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004d3e:	4b18      	ldr	r3, [pc, #96]	; (8004da0 <HAL_SPI_MspInit+0x184>)
 8004d40:	2200      	movs	r2, #0
 8004d42:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004d44:	4b16      	ldr	r3, [pc, #88]	; (8004da0 <HAL_SPI_MspInit+0x184>)
 8004d46:	2200      	movs	r2, #0
 8004d48:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8004d4a:	4b15      	ldr	r3, [pc, #84]	; (8004da0 <HAL_SPI_MspInit+0x184>)
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004d50:	4b13      	ldr	r3, [pc, #76]	; (8004da0 <HAL_SPI_MspInit+0x184>)
 8004d52:	2200      	movs	r2, #0
 8004d54:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8004d56:	4b12      	ldr	r3, [pc, #72]	; (8004da0 <HAL_SPI_MspInit+0x184>)
 8004d58:	0018      	movs	r0, r3
 8004d5a:	f000 fe7f 	bl	8005a5c <HAL_DMA_Init>
 8004d5e:	1e03      	subs	r3, r0, #0
 8004d60:	d001      	beq.n	8004d66 <HAL_SPI_MspInit+0x14a>
    {
      Error_Handler();
 8004d62:	f7ff fdfb 	bl	800495c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	4a0d      	ldr	r2, [pc, #52]	; (8004da0 <HAL_SPI_MspInit+0x184>)
 8004d6a:	655a      	str	r2, [r3, #84]	; 0x54
 8004d6c:	4b0c      	ldr	r3, [pc, #48]	; (8004da0 <HAL_SPI_MspInit+0x184>)
 8004d6e:	687a      	ldr	r2, [r7, #4]
 8004d70:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8004d72:	2200      	movs	r2, #0
 8004d74:	2100      	movs	r1, #0
 8004d76:	201a      	movs	r0, #26
 8004d78:	f000 fe3e 	bl	80059f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8004d7c:	201a      	movs	r0, #26
 8004d7e:	f000 fe50 	bl	8005a22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004d82:	46c0      	nop			; (mov r8, r8)
 8004d84:	46bd      	mov	sp, r7
 8004d86:	b00b      	add	sp, #44	; 0x2c
 8004d88:	bd90      	pop	{r4, r7, pc}
 8004d8a:	46c0      	nop			; (mov r8, r8)
 8004d8c:	40003800 	.word	0x40003800
 8004d90:	40021000 	.word	0x40021000
 8004d94:	50000400 	.word	0x50000400
 8004d98:	20003294 	.word	0x20003294
 8004d9c:	4002001c 	.word	0x4002001c
 8004da0:	20003520 	.word	0x20003520
 8004da4:	40020030 	.word	0x40020030

08004da8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b084      	sub	sp, #16
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a0a      	ldr	r2, [pc, #40]	; (8004de0 <HAL_TIM_Base_MspInit+0x38>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d10d      	bne.n	8004dd6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004dba:	4b0a      	ldr	r3, [pc, #40]	; (8004de4 <HAL_TIM_Base_MspInit+0x3c>)
 8004dbc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004dbe:	4b09      	ldr	r3, [pc, #36]	; (8004de4 <HAL_TIM_Base_MspInit+0x3c>)
 8004dc0:	2180      	movs	r1, #128	; 0x80
 8004dc2:	0109      	lsls	r1, r1, #4
 8004dc4:	430a      	orrs	r2, r1
 8004dc6:	641a      	str	r2, [r3, #64]	; 0x40
 8004dc8:	4b06      	ldr	r3, [pc, #24]	; (8004de4 <HAL_TIM_Base_MspInit+0x3c>)
 8004dca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004dcc:	2380      	movs	r3, #128	; 0x80
 8004dce:	011b      	lsls	r3, r3, #4
 8004dd0:	4013      	ands	r3, r2
 8004dd2:	60fb      	str	r3, [r7, #12]
 8004dd4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8004dd6:	46c0      	nop			; (mov r8, r8)
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	b004      	add	sp, #16
 8004ddc:	bd80      	pop	{r7, pc}
 8004dde:	46c0      	nop			; (mov r8, r8)
 8004de0:	40012c00 	.word	0x40012c00
 8004de4:	40021000 	.word	0x40021000

08004de8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004de8:	b590      	push	{r4, r7, lr}
 8004dea:	b089      	sub	sp, #36	; 0x24
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004df0:	240c      	movs	r4, #12
 8004df2:	193b      	adds	r3, r7, r4
 8004df4:	0018      	movs	r0, r3
 8004df6:	2314      	movs	r3, #20
 8004df8:	001a      	movs	r2, r3
 8004dfa:	2100      	movs	r1, #0
 8004dfc:	f008 f982 	bl	800d104 <memset>
  if(htim->Instance==TIM1)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4a15      	ldr	r2, [pc, #84]	; (8004e5c <HAL_TIM_MspPostInit+0x74>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d123      	bne.n	8004e52 <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e0a:	4b15      	ldr	r3, [pc, #84]	; (8004e60 <HAL_TIM_MspPostInit+0x78>)
 8004e0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e0e:	4b14      	ldr	r3, [pc, #80]	; (8004e60 <HAL_TIM_MspPostInit+0x78>)
 8004e10:	2101      	movs	r1, #1
 8004e12:	430a      	orrs	r2, r1
 8004e14:	635a      	str	r2, [r3, #52]	; 0x34
 8004e16:	4b12      	ldr	r3, [pc, #72]	; (8004e60 <HAL_TIM_MspPostInit+0x78>)
 8004e18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	4013      	ands	r3, r2
 8004e1e:	60bb      	str	r3, [r7, #8]
 8004e20:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004e22:	193b      	adds	r3, r7, r4
 8004e24:	2280      	movs	r2, #128	; 0x80
 8004e26:	0052      	lsls	r2, r2, #1
 8004e28:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e2a:	0021      	movs	r1, r4
 8004e2c:	187b      	adds	r3, r7, r1
 8004e2e:	2202      	movs	r2, #2
 8004e30:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004e32:	187b      	adds	r3, r7, r1
 8004e34:	2202      	movs	r2, #2
 8004e36:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e38:	187b      	adds	r3, r7, r1
 8004e3a:	2203      	movs	r2, #3
 8004e3c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8004e3e:	187b      	adds	r3, r7, r1
 8004e40:	2202      	movs	r2, #2
 8004e42:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e44:	187a      	adds	r2, r7, r1
 8004e46:	23a0      	movs	r3, #160	; 0xa0
 8004e48:	05db      	lsls	r3, r3, #23
 8004e4a:	0011      	movs	r1, r2
 8004e4c:	0018      	movs	r0, r3
 8004e4e:	f001 f8cd 	bl	8005fec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004e52:	46c0      	nop			; (mov r8, r8)
 8004e54:	46bd      	mov	sp, r7
 8004e56:	b009      	add	sp, #36	; 0x24
 8004e58:	bd90      	pop	{r4, r7, pc}
 8004e5a:	46c0      	nop			; (mov r8, r8)
 8004e5c:	40012c00 	.word	0x40012c00
 8004e60:	40021000 	.word	0x40021000

08004e64 <HAL_USART_MspInit>:
* This function configures the hardware resources used in this example
* @param husart: USART handle pointer
* @retval None
*/
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 8004e64:	b590      	push	{r4, r7, lr}
 8004e66:	b08b      	sub	sp, #44	; 0x2c
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e6c:	2414      	movs	r4, #20
 8004e6e:	193b      	adds	r3, r7, r4
 8004e70:	0018      	movs	r0, r3
 8004e72:	2314      	movs	r3, #20
 8004e74:	001a      	movs	r2, r3
 8004e76:	2100      	movs	r1, #0
 8004e78:	f008 f944 	bl	800d104 <memset>
  if(husart->Instance==USART3)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a45      	ldr	r2, [pc, #276]	; (8004f98 <HAL_USART_MspInit+0x134>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d000      	beq.n	8004e88 <HAL_USART_MspInit+0x24>
 8004e86:	e083      	b.n	8004f90 <HAL_USART_MspInit+0x12c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8004e88:	4b44      	ldr	r3, [pc, #272]	; (8004f9c <HAL_USART_MspInit+0x138>)
 8004e8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004e8c:	4b43      	ldr	r3, [pc, #268]	; (8004f9c <HAL_USART_MspInit+0x138>)
 8004e8e:	2180      	movs	r1, #128	; 0x80
 8004e90:	02c9      	lsls	r1, r1, #11
 8004e92:	430a      	orrs	r2, r1
 8004e94:	63da      	str	r2, [r3, #60]	; 0x3c
 8004e96:	4b41      	ldr	r3, [pc, #260]	; (8004f9c <HAL_USART_MspInit+0x138>)
 8004e98:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004e9a:	2380      	movs	r3, #128	; 0x80
 8004e9c:	02db      	lsls	r3, r3, #11
 8004e9e:	4013      	ands	r3, r2
 8004ea0:	613b      	str	r3, [r7, #16]
 8004ea2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ea4:	4b3d      	ldr	r3, [pc, #244]	; (8004f9c <HAL_USART_MspInit+0x138>)
 8004ea6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ea8:	4b3c      	ldr	r3, [pc, #240]	; (8004f9c <HAL_USART_MspInit+0x138>)
 8004eaa:	2101      	movs	r1, #1
 8004eac:	430a      	orrs	r2, r1
 8004eae:	635a      	str	r2, [r3, #52]	; 0x34
 8004eb0:	4b3a      	ldr	r3, [pc, #232]	; (8004f9c <HAL_USART_MspInit+0x138>)
 8004eb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	4013      	ands	r3, r2
 8004eb8:	60fb      	str	r3, [r7, #12]
 8004eba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ebc:	4b37      	ldr	r3, [pc, #220]	; (8004f9c <HAL_USART_MspInit+0x138>)
 8004ebe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ec0:	4b36      	ldr	r3, [pc, #216]	; (8004f9c <HAL_USART_MspInit+0x138>)
 8004ec2:	2102      	movs	r1, #2
 8004ec4:	430a      	orrs	r2, r1
 8004ec6:	635a      	str	r2, [r3, #52]	; 0x34
 8004ec8:	4b34      	ldr	r3, [pc, #208]	; (8004f9c <HAL_USART_MspInit+0x138>)
 8004eca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ecc:	2202      	movs	r2, #2
 8004ece:	4013      	ands	r3, r2
 8004ed0:	60bb      	str	r3, [r7, #8]
 8004ed2:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PA5     ------> USART3_TX
    PB0     ------> USART3_RX
    PB1     ------> USART3_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004ed4:	193b      	adds	r3, r7, r4
 8004ed6:	2220      	movs	r2, #32
 8004ed8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004eda:	193b      	adds	r3, r7, r4
 8004edc:	2202      	movs	r2, #2
 8004ede:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ee0:	193b      	adds	r3, r7, r4
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ee6:	193b      	adds	r3, r7, r4
 8004ee8:	2203      	movs	r2, #3
 8004eea:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8004eec:	193b      	adds	r3, r7, r4
 8004eee:	2204      	movs	r2, #4
 8004ef0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ef2:	193a      	adds	r2, r7, r4
 8004ef4:	23a0      	movs	r3, #160	; 0xa0
 8004ef6:	05db      	lsls	r3, r3, #23
 8004ef8:	0011      	movs	r1, r2
 8004efa:	0018      	movs	r0, r3
 8004efc:	f001 f876 	bl	8005fec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004f00:	0021      	movs	r1, r4
 8004f02:	187b      	adds	r3, r7, r1
 8004f04:	2203      	movs	r2, #3
 8004f06:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f08:	187b      	adds	r3, r7, r1
 8004f0a:	2202      	movs	r2, #2
 8004f0c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f0e:	187b      	adds	r3, r7, r1
 8004f10:	2200      	movs	r2, #0
 8004f12:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f14:	187b      	adds	r3, r7, r1
 8004f16:	2203      	movs	r2, #3
 8004f18:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8004f1a:	187b      	adds	r3, r7, r1
 8004f1c:	2204      	movs	r2, #4
 8004f1e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f20:	187b      	adds	r3, r7, r1
 8004f22:	4a1f      	ldr	r2, [pc, #124]	; (8004fa0 <HAL_USART_MspInit+0x13c>)
 8004f24:	0019      	movs	r1, r3
 8004f26:	0010      	movs	r0, r2
 8004f28:	f001 f860 	bl	8005fec <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel4;
 8004f2c:	4b1d      	ldr	r3, [pc, #116]	; (8004fa4 <HAL_USART_MspInit+0x140>)
 8004f2e:	4a1e      	ldr	r2, [pc, #120]	; (8004fa8 <HAL_USART_MspInit+0x144>)
 8004f30:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8004f32:	4b1c      	ldr	r3, [pc, #112]	; (8004fa4 <HAL_USART_MspInit+0x140>)
 8004f34:	2237      	movs	r2, #55	; 0x37
 8004f36:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004f38:	4b1a      	ldr	r3, [pc, #104]	; (8004fa4 <HAL_USART_MspInit+0x140>)
 8004f3a:	2210      	movs	r2, #16
 8004f3c:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004f3e:	4b19      	ldr	r3, [pc, #100]	; (8004fa4 <HAL_USART_MspInit+0x140>)
 8004f40:	2200      	movs	r2, #0
 8004f42:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004f44:	4b17      	ldr	r3, [pc, #92]	; (8004fa4 <HAL_USART_MspInit+0x140>)
 8004f46:	2280      	movs	r2, #128	; 0x80
 8004f48:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004f4a:	4b16      	ldr	r3, [pc, #88]	; (8004fa4 <HAL_USART_MspInit+0x140>)
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004f50:	4b14      	ldr	r3, [pc, #80]	; (8004fa4 <HAL_USART_MspInit+0x140>)
 8004f52:	2200      	movs	r2, #0
 8004f54:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8004f56:	4b13      	ldr	r3, [pc, #76]	; (8004fa4 <HAL_USART_MspInit+0x140>)
 8004f58:	2200      	movs	r2, #0
 8004f5a:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004f5c:	4b11      	ldr	r3, [pc, #68]	; (8004fa4 <HAL_USART_MspInit+0x140>)
 8004f5e:	2280      	movs	r2, #128	; 0x80
 8004f60:	0192      	lsls	r2, r2, #6
 8004f62:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8004f64:	4b0f      	ldr	r3, [pc, #60]	; (8004fa4 <HAL_USART_MspInit+0x140>)
 8004f66:	0018      	movs	r0, r3
 8004f68:	f000 fd78 	bl	8005a5c <HAL_DMA_Init>
 8004f6c:	1e03      	subs	r3, r0, #0
 8004f6e:	d001      	beq.n	8004f74 <HAL_USART_MspInit+0x110>
    {
      Error_Handler();
 8004f70:	f7ff fcf4 	bl	800495c <Error_Handler>
    }

    __HAL_LINKDMA(husart,hdmatx,hdma_usart3_tx);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	4a0b      	ldr	r2, [pc, #44]	; (8004fa4 <HAL_USART_MspInit+0x140>)
 8004f78:	651a      	str	r2, [r3, #80]	; 0x50
 8004f7a:	4b0a      	ldr	r3, [pc, #40]	; (8004fa4 <HAL_USART_MspInit+0x140>)
 8004f7c:	687a      	ldr	r2, [r7, #4]
 8004f7e:	629a      	str	r2, [r3, #40]	; 0x28

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_4_LPUART1_IRQn, 0, 0);
 8004f80:	2200      	movs	r2, #0
 8004f82:	2100      	movs	r1, #0
 8004f84:	201d      	movs	r0, #29
 8004f86:	f000 fd37 	bl	80059f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_LPUART1_IRQn);
 8004f8a:	201d      	movs	r0, #29
 8004f8c:	f000 fd49 	bl	8005a22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004f90:	46c0      	nop			; (mov r8, r8)
 8004f92:	46bd      	mov	sp, r7
 8004f94:	b00b      	add	sp, #44	; 0x2c
 8004f96:	bd90      	pop	{r4, r7, pc}
 8004f98:	40004800 	.word	0x40004800
 8004f9c:	40021000 	.word	0x40021000
 8004fa0:	50000400 	.word	0x50000400
 8004fa4:	200032f8 	.word	0x200032f8
 8004fa8:	40020044 	.word	0x40020044

08004fac <LL_USART_IsActiveFlag_FE>:
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b082      	sub	sp, #8
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	69db      	ldr	r3, [r3, #28]
 8004fb8:	2202      	movs	r2, #2
 8004fba:	4013      	ands	r3, r2
 8004fbc:	2b02      	cmp	r3, #2
 8004fbe:	d101      	bne.n	8004fc4 <LL_USART_IsActiveFlag_FE+0x18>
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e000      	b.n	8004fc6 <LL_USART_IsActiveFlag_FE+0x1a>
 8004fc4:	2300      	movs	r3, #0
}
 8004fc6:	0018      	movs	r0, r3
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	b002      	add	sp, #8
 8004fcc:	bd80      	pop	{r7, pc}

08004fce <LL_USART_IsActiveFlag_NE>:
{
 8004fce:	b580      	push	{r7, lr}
 8004fd0:	b082      	sub	sp, #8
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	69db      	ldr	r3, [r3, #28]
 8004fda:	2204      	movs	r2, #4
 8004fdc:	4013      	ands	r3, r2
 8004fde:	2b04      	cmp	r3, #4
 8004fe0:	d101      	bne.n	8004fe6 <LL_USART_IsActiveFlag_NE+0x18>
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	e000      	b.n	8004fe8 <LL_USART_IsActiveFlag_NE+0x1a>
 8004fe6:	2300      	movs	r3, #0
}
 8004fe8:	0018      	movs	r0, r3
 8004fea:	46bd      	mov	sp, r7
 8004fec:	b002      	add	sp, #8
 8004fee:	bd80      	pop	{r7, pc}

08004ff0 <LL_USART_IsActiveFlag_ORE>:
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b082      	sub	sp, #8
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	69db      	ldr	r3, [r3, #28]
 8004ffc:	2208      	movs	r2, #8
 8004ffe:	4013      	ands	r3, r2
 8005000:	2b08      	cmp	r3, #8
 8005002:	d101      	bne.n	8005008 <LL_USART_IsActiveFlag_ORE+0x18>
 8005004:	2301      	movs	r3, #1
 8005006:	e000      	b.n	800500a <LL_USART_IsActiveFlag_ORE+0x1a>
 8005008:	2300      	movs	r3, #0
}
 800500a:	0018      	movs	r0, r3
 800500c:	46bd      	mov	sp, r7
 800500e:	b002      	add	sp, #8
 8005010:	bd80      	pop	{r7, pc}

08005012 <LL_USART_IsActiveFlag_RXNE_RXFNE>:
{
 8005012:	b580      	push	{r7, lr}
 8005014:	b082      	sub	sp, #8
 8005016:	af00      	add	r7, sp, #0
 8005018:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	69db      	ldr	r3, [r3, #28]
 800501e:	2220      	movs	r2, #32
 8005020:	4013      	ands	r3, r2
 8005022:	2b20      	cmp	r3, #32
 8005024:	d101      	bne.n	800502a <LL_USART_IsActiveFlag_RXNE_RXFNE+0x18>
 8005026:	2301      	movs	r3, #1
 8005028:	e000      	b.n	800502c <LL_USART_IsActiveFlag_RXNE_RXFNE+0x1a>
 800502a:	2300      	movs	r3, #0
}
 800502c:	0018      	movs	r0, r3
 800502e:	46bd      	mov	sp, r7
 8005030:	b002      	add	sp, #8
 8005032:	bd80      	pop	{r7, pc}

08005034 <LL_USART_IsEnabledIT_RXNE_RXFNE>:
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b082      	sub	sp, #8
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	2220      	movs	r2, #32
 8005042:	4013      	ands	r3, r2
 8005044:	2b20      	cmp	r3, #32
 8005046:	d101      	bne.n	800504c <LL_USART_IsEnabledIT_RXNE_RXFNE+0x18>
 8005048:	2301      	movs	r3, #1
 800504a:	e000      	b.n	800504e <LL_USART_IsEnabledIT_RXNE_RXFNE+0x1a>
 800504c:	2300      	movs	r3, #0
}
 800504e:	0018      	movs	r0, r3
 8005050:	46bd      	mov	sp, r7
 8005052:	b002      	add	sp, #8
 8005054:	bd80      	pop	{r7, pc}

08005056 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005056:	b580      	push	{r7, lr}
 8005058:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800505a:	46c0      	nop			; (mov r8, r8)
 800505c:	46bd      	mov	sp, r7
 800505e:	bd80      	pop	{r7, pc}

08005060 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005064:	e7fe      	b.n	8005064 <HardFault_Handler+0x4>

08005066 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005066:	b580      	push	{r7, lr}
 8005068:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800506a:	46c0      	nop			; (mov r8, r8)
 800506c:	46bd      	mov	sp, r7
 800506e:	bd80      	pop	{r7, pc}

08005070 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005074:	46c0      	nop			; (mov r8, r8)
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}

0800507a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800507a:	b580      	push	{r7, lr}
 800507c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800507e:	f000 f959 	bl	8005334 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005082:	46c0      	nop			; (mov r8, r8)
 8005084:	46bd      	mov	sp, r7
 8005086:	bd80      	pop	{r7, pc}

08005088 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800508c:	4b03      	ldr	r3, [pc, #12]	; (800509c <DMA1_Channel1_IRQHandler+0x14>)
 800508e:	0018      	movs	r0, r3
 8005090:	f000 fe5e 	bl	8005d50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005094:	46c0      	nop			; (mov r8, r8)
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}
 800509a:	46c0      	nop			; (mov r8, r8)
 800509c:	20003580 	.word	0x20003580

080050a0 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

//	HAL_SPI_RxCpltCallback(&hspi2);
  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80050a4:	4b05      	ldr	r3, [pc, #20]	; (80050bc <DMA1_Channel2_3_IRQHandler+0x1c>)
 80050a6:	0018      	movs	r0, r3
 80050a8:	f000 fe52 	bl	8005d50 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80050ac:	4b04      	ldr	r3, [pc, #16]	; (80050c0 <DMA1_Channel2_3_IRQHandler+0x20>)
 80050ae:	0018      	movs	r0, r3
 80050b0:	f000 fe4e 	bl	8005d50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80050b4:	46c0      	nop			; (mov r8, r8)
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}
 80050ba:	46c0      	nop			; (mov r8, r8)
 80050bc:	20003294 	.word	0x20003294
 80050c0:	20003520 	.word	0x20003520

080050c4 <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6, channel 7 and DMAMUX1 interrupts.
  */
void DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler(void)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Ch4_7_DMAMUX1_OVR_IRQn 0 */
//		GPIOA->ODR |= 1 << 11;	//set test 1
//		GPIOA->ODR &= ~(1 << 11);	//reset test 1
  /* USER CODE END DMA1_Ch4_7_DMAMUX1_OVR_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80050c8:	4b03      	ldr	r3, [pc, #12]	; (80050d8 <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler+0x14>)
 80050ca:	0018      	movs	r0, r3
 80050cc:	f000 fe40 	bl	8005d50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Ch4_7_DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMA1_Ch4_7_DMAMUX1_OVR_IRQn 1 */
}
 80050d0:	46c0      	nop			; (mov r8, r8)
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}
 80050d6:	46c0      	nop			; (mov r8, r8)
 80050d8:	200032f8 	.word	0x200032f8

080050dc <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 80050e0:	4b09      	ldr	r3, [pc, #36]	; (8005108 <I2C1_IRQHandler+0x2c>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	699a      	ldr	r2, [r3, #24]
 80050e6:	23e0      	movs	r3, #224	; 0xe0
 80050e8:	00db      	lsls	r3, r3, #3
 80050ea:	4013      	ands	r3, r2
 80050ec:	d004      	beq.n	80050f8 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 80050ee:	4b06      	ldr	r3, [pc, #24]	; (8005108 <I2C1_IRQHandler+0x2c>)
 80050f0:	0018      	movs	r0, r3
 80050f2:	f001 fa97 	bl	8006624 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 80050f6:	e003      	b.n	8005100 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 80050f8:	4b03      	ldr	r3, [pc, #12]	; (8005108 <I2C1_IRQHandler+0x2c>)
 80050fa:	0018      	movs	r0, r3
 80050fc:	f001 fa78 	bl	80065f0 <HAL_I2C_EV_IRQHandler>
}
 8005100:	46c0      	nop			; (mov r8, r8)
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}
 8005106:	46c0      	nop			; (mov r8, r8)
 8005108:	20003234 	.word	0x20003234

0800510c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s1);
 8005110:	4b03      	ldr	r3, [pc, #12]	; (8005120 <SPI1_IRQHandler+0x14>)
 8005112:	0018      	movs	r0, r3
 8005114:	f002 fc48 	bl	80079a8 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8005118:	46c0      	nop			; (mov r8, r8)
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}
 800511e:	46c0      	nop			; (mov r8, r8)
 8005120:	20003460 	.word	0x20003460

08005124 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8005128:	4b03      	ldr	r3, [pc, #12]	; (8005138 <SPI2_IRQHandler+0x14>)
 800512a:	0018      	movs	r0, r3
 800512c:	f004 ff8c 	bl	800a048 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8005130:	46c0      	nop			; (mov r8, r8)
 8005132:	46bd      	mov	sp, r7
 8005134:	bd80      	pop	{r7, pc}
 8005136:	46c0      	nop			; (mov r8, r8)
 8005138:	200031b0 	.word	0x200031b0

0800513c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	USART2->ICR|=USART_ICR_ORECF;
 8005140:	4b25      	ldr	r3, [pc, #148]	; (80051d8 <USART2_IRQHandler+0x9c>)
 8005142:	6a1a      	ldr	r2, [r3, #32]
 8005144:	4b24      	ldr	r3, [pc, #144]	; (80051d8 <USART2_IRQHandler+0x9c>)
 8005146:	2108      	movs	r1, #8
 8005148:	430a      	orrs	r2, r1
 800514a:	621a      	str	r2, [r3, #32]
	USART2->ICR|=USART_ICR_FECF;
 800514c:	4b22      	ldr	r3, [pc, #136]	; (80051d8 <USART2_IRQHandler+0x9c>)
 800514e:	6a1a      	ldr	r2, [r3, #32]
 8005150:	4b21      	ldr	r3, [pc, #132]	; (80051d8 <USART2_IRQHandler+0x9c>)
 8005152:	2102      	movs	r1, #2
 8005154:	430a      	orrs	r2, r1
 8005156:	621a      	str	r2, [r3, #32]
	USART2->ICR|=USART_ICR_NECF;
 8005158:	4b1f      	ldr	r3, [pc, #124]	; (80051d8 <USART2_IRQHandler+0x9c>)
 800515a:	6a1a      	ldr	r2, [r3, #32]
 800515c:	4b1e      	ldr	r3, [pc, #120]	; (80051d8 <USART2_IRQHandler+0x9c>)
 800515e:	2104      	movs	r1, #4
 8005160:	430a      	orrs	r2, r1
 8005162:	621a      	str	r2, [r3, #32]
	if(LL_USART_IsActiveFlag_RXNE(USART2) && LL_USART_IsEnabledIT_RXNE(USART2))
 8005164:	4b1c      	ldr	r3, [pc, #112]	; (80051d8 <USART2_IRQHandler+0x9c>)
 8005166:	0018      	movs	r0, r3
 8005168:	f7ff ff53 	bl	8005012 <LL_USART_IsActiveFlag_RXNE_RXFNE>
 800516c:	1e03      	subs	r3, r0, #0
 800516e:	d009      	beq.n	8005184 <USART2_IRQHandler+0x48>
 8005170:	4b19      	ldr	r3, [pc, #100]	; (80051d8 <USART2_IRQHandler+0x9c>)
 8005172:	0018      	movs	r0, r3
 8005174:	f7ff ff5e 	bl	8005034 <LL_USART_IsEnabledIT_RXNE_RXFNE>
 8005178:	1e03      	subs	r3, r0, #0
 800517a:	d003      	beq.n	8005184 <USART2_IRQHandler+0x48>
	  {
	    USART2_RX_Callback();// launching the receiving callback function //LL implentation
 800517c:	f7fd ff2c 	bl	8002fd8 <USART2_RX_Callback>
	  {
 8005180:	46c0      	nop			; (mov r8, r8)
	  }
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005182:	e025      	b.n	80051d0 <USART2_IRQHandler+0x94>
		  USART2->ICR|=USART_ICR_ORECF;
 8005184:	4b14      	ldr	r3, [pc, #80]	; (80051d8 <USART2_IRQHandler+0x9c>)
 8005186:	6a1a      	ldr	r2, [r3, #32]
 8005188:	4b13      	ldr	r3, [pc, #76]	; (80051d8 <USART2_IRQHandler+0x9c>)
 800518a:	2108      	movs	r1, #8
 800518c:	430a      	orrs	r2, r1
 800518e:	621a      	str	r2, [r3, #32]
	    if(LL_USART_IsActiveFlag_ORE(USART2))//clear the overrun flag by reading from RDR
 8005190:	4b11      	ldr	r3, [pc, #68]	; (80051d8 <USART2_IRQHandler+0x9c>)
 8005192:	0018      	movs	r0, r3
 8005194:	f7ff ff2c 	bl	8004ff0 <LL_USART_IsActiveFlag_ORE>
 8005198:	1e03      	subs	r3, r0, #0
 800519a:	d008      	beq.n	80051ae <USART2_IRQHandler+0x72>
	    	USART2->ICR|=USART_ICR_ORECF;
 800519c:	4b0e      	ldr	r3, [pc, #56]	; (80051d8 <USART2_IRQHandler+0x9c>)
 800519e:	6a1a      	ldr	r2, [r3, #32]
 80051a0:	4b0d      	ldr	r3, [pc, #52]	; (80051d8 <USART2_IRQHandler+0x9c>)
 80051a2:	2108      	movs	r1, #8
 80051a4:	430a      	orrs	r2, r1
 80051a6:	621a      	str	r2, [r3, #32]
	      (void) USART2->RDR;
 80051a8:	4b0b      	ldr	r3, [pc, #44]	; (80051d8 <USART2_IRQHandler+0x9c>)
 80051aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 80051ac:	e010      	b.n	80051d0 <USART2_IRQHandler+0x94>
	    else if(LL_USART_IsActiveFlag_FE(USART2))//clear another flag by reading from RDR
 80051ae:	4b0a      	ldr	r3, [pc, #40]	; (80051d8 <USART2_IRQHandler+0x9c>)
 80051b0:	0018      	movs	r0, r3
 80051b2:	f7ff fefb 	bl	8004fac <LL_USART_IsActiveFlag_FE>
 80051b6:	1e03      	subs	r3, r0, #0
 80051b8:	d002      	beq.n	80051c0 <USART2_IRQHandler+0x84>
	      (void) USART2->RDR;
 80051ba:	4b07      	ldr	r3, [pc, #28]	; (80051d8 <USART2_IRQHandler+0x9c>)
 80051bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 80051be:	e007      	b.n	80051d0 <USART2_IRQHandler+0x94>
	    else if(LL_USART_IsActiveFlag_NE(USART2))//clear another flag by reading from RDR
 80051c0:	4b05      	ldr	r3, [pc, #20]	; (80051d8 <USART2_IRQHandler+0x9c>)
 80051c2:	0018      	movs	r0, r3
 80051c4:	f7ff ff03 	bl	8004fce <LL_USART_IsActiveFlag_NE>
 80051c8:	1e03      	subs	r3, r0, #0
 80051ca:	d001      	beq.n	80051d0 <USART2_IRQHandler+0x94>
	      (void) USART2->RDR;
 80051cc:	4b02      	ldr	r3, [pc, #8]	; (80051d8 <USART2_IRQHandler+0x9c>)
 80051ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 80051d0:	46c0      	nop			; (mov r8, r8)
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}
 80051d6:	46c0      	nop			; (mov r8, r8)
 80051d8:	40004400 	.word	0x40004400

080051dc <USART3_4_LPUART1_IRQHandler>:

/**
  * @brief This function handles USART3, USART4 and LPUART1 interrupts / LPUART1 wake-up interrupt through EXTI line 28.
  */
void USART3_4_LPUART1_IRQHandler(void)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_LPUART1_IRQn 0 */

  /* USER CODE END USART3_4_LPUART1_IRQn 0 */
  HAL_USART_IRQHandler(&husart3);
 80051e0:	4b03      	ldr	r3, [pc, #12]	; (80051f0 <USART3_4_LPUART1_IRQHandler+0x14>)
 80051e2:	0018      	movs	r0, r3
 80051e4:	f006 fdcc 	bl	800bd80 <HAL_USART_IRQHandler>
  /* USER CODE BEGIN USART3_4_LPUART1_IRQn 1 */

  /* USER CODE END USART3_4_LPUART1_IRQn 1 */
}
 80051e8:	46c0      	nop			; (mov r8, r8)
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}
 80051ee:	46c0      	nop			; (mov r8, r8)
 80051f0:	20003394 	.word	0x20003394

080051f4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80051f8:	4b03      	ldr	r3, [pc, #12]	; (8005208 <SystemInit+0x14>)
 80051fa:	2280      	movs	r2, #128	; 0x80
 80051fc:	0512      	lsls	r2, r2, #20
 80051fe:	609a      	str	r2, [r3, #8]
#endif
}
 8005200:	46c0      	nop			; (mov r8, r8)
 8005202:	46bd      	mov	sp, r7
 8005204:	bd80      	pop	{r7, pc}
 8005206:	46c0      	nop			; (mov r8, r8)
 8005208:	e000ed00 	.word	0xe000ed00

0800520c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800520c:	480d      	ldr	r0, [pc, #52]	; (8005244 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800520e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8005210:	f7ff fff0 	bl	80051f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005214:	480c      	ldr	r0, [pc, #48]	; (8005248 <LoopForever+0x6>)
  ldr r1, =_edata
 8005216:	490d      	ldr	r1, [pc, #52]	; (800524c <LoopForever+0xa>)
  ldr r2, =_sidata
 8005218:	4a0d      	ldr	r2, [pc, #52]	; (8005250 <LoopForever+0xe>)
  movs r3, #0
 800521a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800521c:	e002      	b.n	8005224 <LoopCopyDataInit>

0800521e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800521e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005220:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005222:	3304      	adds	r3, #4

08005224 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005224:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005226:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005228:	d3f9      	bcc.n	800521e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800522a:	4a0a      	ldr	r2, [pc, #40]	; (8005254 <LoopForever+0x12>)
  ldr r4, =_ebss
 800522c:	4c0a      	ldr	r4, [pc, #40]	; (8005258 <LoopForever+0x16>)
  movs r3, #0
 800522e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005230:	e001      	b.n	8005236 <LoopFillZerobss>

08005232 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005232:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005234:	3204      	adds	r2, #4

08005236 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005236:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005238:	d3fb      	bcc.n	8005232 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800523a:	f007 ff3f 	bl	800d0bc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800523e:	f7fd f8b7 	bl	80023b0 <main>

08005242 <LoopForever>:

LoopForever:
  b LoopForever
 8005242:	e7fe      	b.n	8005242 <LoopForever>
  ldr   r0, =_estack
 8005244:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8005248:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800524c:	20003140 	.word	0x20003140
  ldr r2, =_sidata
 8005250:	0800e4a0 	.word	0x0800e4a0
  ldr r2, =_sbss
 8005254:	20003140 	.word	0x20003140
  ldr r4, =_ebss
 8005258:	20005604 	.word	0x20005604

0800525c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800525c:	e7fe      	b.n	800525c <ADC1_COMP_IRQHandler>
	...

08005260 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b082      	sub	sp, #8
 8005264:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005266:	1dfb      	adds	r3, r7, #7
 8005268:	2200      	movs	r2, #0
 800526a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800526c:	4b0b      	ldr	r3, [pc, #44]	; (800529c <HAL_Init+0x3c>)
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	4b0a      	ldr	r3, [pc, #40]	; (800529c <HAL_Init+0x3c>)
 8005272:	2180      	movs	r1, #128	; 0x80
 8005274:	0049      	lsls	r1, r1, #1
 8005276:	430a      	orrs	r2, r1
 8005278:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800527a:	2000      	movs	r0, #0
 800527c:	f000 f810 	bl	80052a0 <HAL_InitTick>
 8005280:	1e03      	subs	r3, r0, #0
 8005282:	d003      	beq.n	800528c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8005284:	1dfb      	adds	r3, r7, #7
 8005286:	2201      	movs	r2, #1
 8005288:	701a      	strb	r2, [r3, #0]
 800528a:	e001      	b.n	8005290 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800528c:	f7ff fb6c 	bl	8004968 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005290:	1dfb      	adds	r3, r7, #7
 8005292:	781b      	ldrb	r3, [r3, #0]
}
 8005294:	0018      	movs	r0, r3
 8005296:	46bd      	mov	sp, r7
 8005298:	b002      	add	sp, #8
 800529a:	bd80      	pop	{r7, pc}
 800529c:	40022000 	.word	0x40022000

080052a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80052a0:	b590      	push	{r4, r7, lr}
 80052a2:	b085      	sub	sp, #20
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80052a8:	230f      	movs	r3, #15
 80052aa:	18fb      	adds	r3, r7, r3
 80052ac:	2200      	movs	r2, #0
 80052ae:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80052b0:	4b1d      	ldr	r3, [pc, #116]	; (8005328 <HAL_InitTick+0x88>)
 80052b2:	781b      	ldrb	r3, [r3, #0]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d02b      	beq.n	8005310 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80052b8:	4b1c      	ldr	r3, [pc, #112]	; (800532c <HAL_InitTick+0x8c>)
 80052ba:	681c      	ldr	r4, [r3, #0]
 80052bc:	4b1a      	ldr	r3, [pc, #104]	; (8005328 <HAL_InitTick+0x88>)
 80052be:	781b      	ldrb	r3, [r3, #0]
 80052c0:	0019      	movs	r1, r3
 80052c2:	23fa      	movs	r3, #250	; 0xfa
 80052c4:	0098      	lsls	r0, r3, #2
 80052c6:	f7fa ff1d 	bl	8000104 <__udivsi3>
 80052ca:	0003      	movs	r3, r0
 80052cc:	0019      	movs	r1, r3
 80052ce:	0020      	movs	r0, r4
 80052d0:	f7fa ff18 	bl	8000104 <__udivsi3>
 80052d4:	0003      	movs	r3, r0
 80052d6:	0018      	movs	r0, r3
 80052d8:	f000 fbb3 	bl	8005a42 <HAL_SYSTICK_Config>
 80052dc:	1e03      	subs	r3, r0, #0
 80052de:	d112      	bne.n	8005306 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2b03      	cmp	r3, #3
 80052e4:	d80a      	bhi.n	80052fc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80052e6:	6879      	ldr	r1, [r7, #4]
 80052e8:	2301      	movs	r3, #1
 80052ea:	425b      	negs	r3, r3
 80052ec:	2200      	movs	r2, #0
 80052ee:	0018      	movs	r0, r3
 80052f0:	f000 fb82 	bl	80059f8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80052f4:	4b0e      	ldr	r3, [pc, #56]	; (8005330 <HAL_InitTick+0x90>)
 80052f6:	687a      	ldr	r2, [r7, #4]
 80052f8:	601a      	str	r2, [r3, #0]
 80052fa:	e00d      	b.n	8005318 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80052fc:	230f      	movs	r3, #15
 80052fe:	18fb      	adds	r3, r7, r3
 8005300:	2201      	movs	r2, #1
 8005302:	701a      	strb	r2, [r3, #0]
 8005304:	e008      	b.n	8005318 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005306:	230f      	movs	r3, #15
 8005308:	18fb      	adds	r3, r7, r3
 800530a:	2201      	movs	r2, #1
 800530c:	701a      	strb	r2, [r3, #0]
 800530e:	e003      	b.n	8005318 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005310:	230f      	movs	r3, #15
 8005312:	18fb      	adds	r3, r7, r3
 8005314:	2201      	movs	r2, #1
 8005316:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8005318:	230f      	movs	r3, #15
 800531a:	18fb      	adds	r3, r7, r3
 800531c:	781b      	ldrb	r3, [r3, #0]
}
 800531e:	0018      	movs	r0, r3
 8005320:	46bd      	mov	sp, r7
 8005322:	b005      	add	sp, #20
 8005324:	bd90      	pop	{r4, r7, pc}
 8005326:	46c0      	nop			; (mov r8, r8)
 8005328:	2000313c 	.word	0x2000313c
 800532c:	20003134 	.word	0x20003134
 8005330:	20003138 	.word	0x20003138

08005334 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005338:	4b05      	ldr	r3, [pc, #20]	; (8005350 <HAL_IncTick+0x1c>)
 800533a:	781b      	ldrb	r3, [r3, #0]
 800533c:	001a      	movs	r2, r3
 800533e:	4b05      	ldr	r3, [pc, #20]	; (8005354 <HAL_IncTick+0x20>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	18d2      	adds	r2, r2, r3
 8005344:	4b03      	ldr	r3, [pc, #12]	; (8005354 <HAL_IncTick+0x20>)
 8005346:	601a      	str	r2, [r3, #0]
}
 8005348:	46c0      	nop			; (mov r8, r8)
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}
 800534e:	46c0      	nop			; (mov r8, r8)
 8005350:	2000313c 	.word	0x2000313c
 8005354:	20005600 	.word	0x20005600

08005358 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	af00      	add	r7, sp, #0
  return uwTick;
 800535c:	4b02      	ldr	r3, [pc, #8]	; (8005368 <HAL_GetTick+0x10>)
 800535e:	681b      	ldr	r3, [r3, #0]
}
 8005360:	0018      	movs	r0, r3
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}
 8005366:	46c0      	nop			; (mov r8, r8)
 8005368:	20005600 	.word	0x20005600

0800536c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b084      	sub	sp, #16
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005374:	f7ff fff0 	bl	8005358 <HAL_GetTick>
 8005378:	0003      	movs	r3, r0
 800537a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	3301      	adds	r3, #1
 8005384:	d005      	beq.n	8005392 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005386:	4b0a      	ldr	r3, [pc, #40]	; (80053b0 <HAL_Delay+0x44>)
 8005388:	781b      	ldrb	r3, [r3, #0]
 800538a:	001a      	movs	r2, r3
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	189b      	adds	r3, r3, r2
 8005390:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005392:	46c0      	nop			; (mov r8, r8)
 8005394:	f7ff ffe0 	bl	8005358 <HAL_GetTick>
 8005398:	0002      	movs	r2, r0
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	1ad3      	subs	r3, r2, r3
 800539e:	68fa      	ldr	r2, [r7, #12]
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d8f7      	bhi.n	8005394 <HAL_Delay+0x28>
  {
  }
}
 80053a4:	46c0      	nop			; (mov r8, r8)
 80053a6:	46c0      	nop			; (mov r8, r8)
 80053a8:	46bd      	mov	sp, r7
 80053aa:	b004      	add	sp, #16
 80053ac:	bd80      	pop	{r7, pc}
 80053ae:	46c0      	nop			; (mov r8, r8)
 80053b0:	2000313c 	.word	0x2000313c

080053b4 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b082      	sub	sp, #8
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80053bc:	4b06      	ldr	r3, [pc, #24]	; (80053d8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a06      	ldr	r2, [pc, #24]	; (80053dc <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80053c2:	4013      	ands	r3, r2
 80053c4:	0019      	movs	r1, r3
 80053c6:	4b04      	ldr	r3, [pc, #16]	; (80053d8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80053c8:	687a      	ldr	r2, [r7, #4]
 80053ca:	430a      	orrs	r2, r1
 80053cc:	601a      	str	r2, [r3, #0]
}
 80053ce:	46c0      	nop			; (mov r8, r8)
 80053d0:	46bd      	mov	sp, r7
 80053d2:	b002      	add	sp, #8
 80053d4:	bd80      	pop	{r7, pc}
 80053d6:	46c0      	nop			; (mov r8, r8)
 80053d8:	40010000 	.word	0x40010000
 80053dc:	fffff9ff 	.word	0xfffff9ff

080053e0 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b082      	sub	sp, #8
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80053e8:	4a05      	ldr	r2, [pc, #20]	; (8005400 <LL_EXTI_EnableIT_0_31+0x20>)
 80053ea:	2380      	movs	r3, #128	; 0x80
 80053ec:	58d2      	ldr	r2, [r2, r3]
 80053ee:	4904      	ldr	r1, [pc, #16]	; (8005400 <LL_EXTI_EnableIT_0_31+0x20>)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	4313      	orrs	r3, r2
 80053f4:	2280      	movs	r2, #128	; 0x80
 80053f6:	508b      	str	r3, [r1, r2]
}
 80053f8:	46c0      	nop			; (mov r8, r8)
 80053fa:	46bd      	mov	sp, r7
 80053fc:	b002      	add	sp, #8
 80053fe:	bd80      	pop	{r7, pc}
 8005400:	40021800 	.word	0x40021800

08005404 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b082      	sub	sp, #8
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800540c:	4a06      	ldr	r2, [pc, #24]	; (8005428 <LL_EXTI_DisableIT_0_31+0x24>)
 800540e:	2380      	movs	r3, #128	; 0x80
 8005410:	58d3      	ldr	r3, [r2, r3]
 8005412:	687a      	ldr	r2, [r7, #4]
 8005414:	43d2      	mvns	r2, r2
 8005416:	4904      	ldr	r1, [pc, #16]	; (8005428 <LL_EXTI_DisableIT_0_31+0x24>)
 8005418:	4013      	ands	r3, r2
 800541a:	2280      	movs	r2, #128	; 0x80
 800541c:	508b      	str	r3, [r1, r2]
}
 800541e:	46c0      	nop			; (mov r8, r8)
 8005420:	46bd      	mov	sp, r7
 8005422:	b002      	add	sp, #8
 8005424:	bd80      	pop	{r7, pc}
 8005426:	46c0      	nop			; (mov r8, r8)
 8005428:	40021800 	.word	0x40021800

0800542c <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b082      	sub	sp, #8
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8005434:	4a05      	ldr	r2, [pc, #20]	; (800544c <LL_EXTI_EnableEvent_0_31+0x20>)
 8005436:	2384      	movs	r3, #132	; 0x84
 8005438:	58d2      	ldr	r2, [r2, r3]
 800543a:	4904      	ldr	r1, [pc, #16]	; (800544c <LL_EXTI_EnableEvent_0_31+0x20>)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	4313      	orrs	r3, r2
 8005440:	2284      	movs	r2, #132	; 0x84
 8005442:	508b      	str	r3, [r1, r2]

}
 8005444:	46c0      	nop			; (mov r8, r8)
 8005446:	46bd      	mov	sp, r7
 8005448:	b002      	add	sp, #8
 800544a:	bd80      	pop	{r7, pc}
 800544c:	40021800 	.word	0x40021800

08005450 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b082      	sub	sp, #8
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8005458:	4a06      	ldr	r2, [pc, #24]	; (8005474 <LL_EXTI_DisableEvent_0_31+0x24>)
 800545a:	2384      	movs	r3, #132	; 0x84
 800545c:	58d3      	ldr	r3, [r2, r3]
 800545e:	687a      	ldr	r2, [r7, #4]
 8005460:	43d2      	mvns	r2, r2
 8005462:	4904      	ldr	r1, [pc, #16]	; (8005474 <LL_EXTI_DisableEvent_0_31+0x24>)
 8005464:	4013      	ands	r3, r2
 8005466:	2284      	movs	r2, #132	; 0x84
 8005468:	508b      	str	r3, [r1, r2]
}
 800546a:	46c0      	nop			; (mov r8, r8)
 800546c:	46bd      	mov	sp, r7
 800546e:	b002      	add	sp, #8
 8005470:	bd80      	pop	{r7, pc}
 8005472:	46c0      	nop			; (mov r8, r8)
 8005474:	40021800 	.word	0x40021800

08005478 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b082      	sub	sp, #8
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8005480:	4b04      	ldr	r3, [pc, #16]	; (8005494 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 8005482:	6819      	ldr	r1, [r3, #0]
 8005484:	4b03      	ldr	r3, [pc, #12]	; (8005494 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 8005486:	687a      	ldr	r2, [r7, #4]
 8005488:	430a      	orrs	r2, r1
 800548a:	601a      	str	r2, [r3, #0]

}
 800548c:	46c0      	nop			; (mov r8, r8)
 800548e:	46bd      	mov	sp, r7
 8005490:	b002      	add	sp, #8
 8005492:	bd80      	pop	{r7, pc}
 8005494:	40021800 	.word	0x40021800

08005498 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b082      	sub	sp, #8
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80054a0:	4b05      	ldr	r3, [pc, #20]	; (80054b8 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	43d9      	mvns	r1, r3
 80054a8:	4b03      	ldr	r3, [pc, #12]	; (80054b8 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 80054aa:	400a      	ands	r2, r1
 80054ac:	601a      	str	r2, [r3, #0]

}
 80054ae:	46c0      	nop			; (mov r8, r8)
 80054b0:	46bd      	mov	sp, r7
 80054b2:	b002      	add	sp, #8
 80054b4:	bd80      	pop	{r7, pc}
 80054b6:	46c0      	nop			; (mov r8, r8)
 80054b8:	40021800 	.word	0x40021800

080054bc <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b082      	sub	sp, #8
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80054c4:	4b04      	ldr	r3, [pc, #16]	; (80054d8 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 80054c6:	6859      	ldr	r1, [r3, #4]
 80054c8:	4b03      	ldr	r3, [pc, #12]	; (80054d8 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 80054ca:	687a      	ldr	r2, [r7, #4]
 80054cc:	430a      	orrs	r2, r1
 80054ce:	605a      	str	r2, [r3, #4]
}
 80054d0:	46c0      	nop			; (mov r8, r8)
 80054d2:	46bd      	mov	sp, r7
 80054d4:	b002      	add	sp, #8
 80054d6:	bd80      	pop	{r7, pc}
 80054d8:	40021800 	.word	0x40021800

080054dc <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b082      	sub	sp, #8
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80054e4:	4b05      	ldr	r3, [pc, #20]	; (80054fc <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 80054e6:	685a      	ldr	r2, [r3, #4]
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	43d9      	mvns	r1, r3
 80054ec:	4b03      	ldr	r3, [pc, #12]	; (80054fc <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 80054ee:	400a      	ands	r2, r1
 80054f0:	605a      	str	r2, [r3, #4]
}
 80054f2:	46c0      	nop			; (mov r8, r8)
 80054f4:	46bd      	mov	sp, r7
 80054f6:	b002      	add	sp, #8
 80054f8:	bd80      	pop	{r7, pc}
 80054fa:	46c0      	nop			; (mov r8, r8)
 80054fc:	40021800 	.word	0x40021800

08005500 <LL_EXTI_ClearFallingFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFallingFlag_0_31(uint32_t ExtiLine)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b082      	sub	sp, #8
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->FPR1, ExtiLine);
 8005508:	4b03      	ldr	r3, [pc, #12]	; (8005518 <LL_EXTI_ClearFallingFlag_0_31+0x18>)
 800550a:	687a      	ldr	r2, [r7, #4]
 800550c:	611a      	str	r2, [r3, #16]
}
 800550e:	46c0      	nop			; (mov r8, r8)
 8005510:	46bd      	mov	sp, r7
 8005512:	b002      	add	sp, #8
 8005514:	bd80      	pop	{r7, pc}
 8005516:	46c0      	nop			; (mov r8, r8)
 8005518:	40021800 	.word	0x40021800

0800551c <LL_EXTI_ClearRisingFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearRisingFlag_0_31(uint32_t ExtiLine)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b082      	sub	sp, #8
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->RPR1, ExtiLine);
 8005524:	4b03      	ldr	r3, [pc, #12]	; (8005534 <LL_EXTI_ClearRisingFlag_0_31+0x18>)
 8005526:	687a      	ldr	r2, [r7, #4]
 8005528:	60da      	str	r2, [r3, #12]
}
 800552a:	46c0      	nop			; (mov r8, r8)
 800552c:	46bd      	mov	sp, r7
 800552e:	b002      	add	sp, #8
 8005530:	bd80      	pop	{r7, pc}
 8005532:	46c0      	nop			; (mov r8, r8)
 8005534:	40021800 	.word	0x40021800

08005538 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b088      	sub	sp, #32
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8005540:	2300      	movs	r3, #0
 8005542:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8005544:	211f      	movs	r1, #31
 8005546:	187b      	adds	r3, r7, r1
 8005548:	2200      	movs	r2, #0
 800554a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t * comp_common_odd;
  __IO uint32_t * comp_common_even;
#endif

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d103      	bne.n	800555a <HAL_COMP_Init+0x22>
  {
    status = HAL_ERROR;
 8005552:	187b      	adds	r3, r7, r1
 8005554:	2201      	movs	r2, #1
 8005556:	701a      	strb	r2, [r3, #0]
 8005558:	e13d      	b.n	80057d6 <HAL_COMP_Init+0x29e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	0fdb      	lsrs	r3, r3, #31
 8005562:	07da      	lsls	r2, r3, #31
 8005564:	2380      	movs	r3, #128	; 0x80
 8005566:	061b      	lsls	r3, r3, #24
 8005568:	429a      	cmp	r2, r3
 800556a:	d104      	bne.n	8005576 <HAL_COMP_Init+0x3e>
  {
    status = HAL_ERROR;
 800556c:	231f      	movs	r3, #31
 800556e:	18fb      	adds	r3, r7, r3
 8005570:	2201      	movs	r2, #1
 8005572:	701a      	strb	r2, [r3, #0]
 8005574:	e12f      	b.n	80057d6 <HAL_COMP_Init+0x29e>
    if(hcomp->Init.WindowMode != COMP_WINDOWMODE_DISABLE)
    {
      assert_param(IS_COMP_WINDOWOUTPUT(hcomp->Init.WindowOutput));
    }

    if(hcomp->State == HAL_COMP_STATE_RESET)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2229      	movs	r2, #41	; 0x29
 800557a:	5c9b      	ldrb	r3, [r3, r2]
 800557c:	b2db      	uxtb	r3, r3
 800557e:	2b00      	cmp	r3, #0
 8005580:	d10a      	bne.n	8005598 <HAL_COMP_Init+0x60>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2228      	movs	r2, #40	; 0x28
 8005586:	2100      	movs	r1, #0
 8005588:	5499      	strb	r1, [r3, r2]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2200      	movs	r2, #0
 800558e:	62da      	str	r2, [r3, #44]	; 0x2c
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	0018      	movs	r0, r3
 8005594:	f7ff fa10 	bl	80049b8 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0));
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	2230      	movs	r2, #48	; 0x30
 80055a0:	4013      	ands	r3, r2
 80055a2:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	695a      	ldr	r2, [r3, #20]
               | hcomp->Init.InputPlus
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	691b      	ldr	r3, [r3, #16]
 80055ac:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6a1b      	ldr	r3, [r3, #32]
 80055b2:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	699b      	ldr	r3, [r3, #24]
 80055b8:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	69db      	ldr	r3, [r3, #28]
 80055be:	431a      	orrs	r2, r3
               | hcomp->Init.Mode
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	68db      	ldr	r3, [r3, #12]
    tmp_csr = (  hcomp->Init.InputMinus
 80055c4:	4313      	orrs	r3, r2
 80055c6:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a85      	ldr	r2, [pc, #532]	; (80057e4 <HAL_COMP_Init+0x2ac>)
 80055d0:	4013      	ands	r3, r2
 80055d2:	0019      	movs	r1, r3
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	697a      	ldr	r2, [r7, #20]
 80055da:	430a      	orrs	r2, r1
 80055dc:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(*comp_common_odd, COMP_CSR_WINOUT);
        CLEAR_BIT(*comp_common_even, COMP_CSR_WINOUT);
        break;
    }
#else
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	685a      	ldr	r2, [r3, #4]
 80055e2:	2380      	movs	r3, #128	; 0x80
 80055e4:	011b      	lsls	r3, r3, #4
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d10d      	bne.n	8005606 <HAL_COMP_Init+0xce>
    {
      CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 80055ea:	4b7f      	ldr	r3, [pc, #508]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 80055ec:	681a      	ldr	r2, [r3, #0]
 80055ee:	4b7e      	ldr	r3, [pc, #504]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 80055f0:	497e      	ldr	r1, [pc, #504]	; (80057ec <HAL_COMP_Init+0x2b4>)
 80055f2:	400a      	ands	r2, r1
 80055f4:	601a      	str	r2, [r3, #0]
      SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 80055f6:	4b7c      	ldr	r3, [pc, #496]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 80055f8:	685a      	ldr	r2, [r3, #4]
 80055fa:	4b7b      	ldr	r3, [pc, #492]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 80055fc:	2180      	movs	r1, #128	; 0x80
 80055fe:	0109      	lsls	r1, r1, #4
 8005600:	430a      	orrs	r2, r1
 8005602:	605a      	str	r2, [r3, #4]
 8005604:	e01f      	b.n	8005646 <HAL_COMP_Init+0x10e>
    }
    else if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	685a      	ldr	r2, [r3, #4]
 800560a:	23c0      	movs	r3, #192	; 0xc0
 800560c:	015b      	lsls	r3, r3, #5
 800560e:	429a      	cmp	r2, r3
 8005610:	d10d      	bne.n	800562e <HAL_COMP_Init+0xf6>
    {
      SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 8005612:	4b75      	ldr	r3, [pc, #468]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 8005614:	681a      	ldr	r2, [r3, #0]
 8005616:	4b74      	ldr	r3, [pc, #464]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 8005618:	2180      	movs	r1, #128	; 0x80
 800561a:	0109      	lsls	r1, r1, #4
 800561c:	430a      	orrs	r2, r1
 800561e:	601a      	str	r2, [r3, #0]
      CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 8005620:	4b71      	ldr	r3, [pc, #452]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 8005622:	685a      	ldr	r2, [r3, #4]
 8005624:	4b70      	ldr	r3, [pc, #448]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 8005626:	4971      	ldr	r1, [pc, #452]	; (80057ec <HAL_COMP_Init+0x2b4>)
 8005628:	400a      	ands	r2, r1
 800562a:	605a      	str	r2, [r3, #4]
 800562c:	e00b      	b.n	8005646 <HAL_COMP_Init+0x10e>
    }
    else
    {
      CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 800562e:	4b6e      	ldr	r3, [pc, #440]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 8005630:	681a      	ldr	r2, [r3, #0]
 8005632:	4b6d      	ldr	r3, [pc, #436]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 8005634:	496d      	ldr	r1, [pc, #436]	; (80057ec <HAL_COMP_Init+0x2b4>)
 8005636:	400a      	ands	r2, r1
 8005638:	601a      	str	r2, [r3, #0]
      CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 800563a:	4b6b      	ldr	r3, [pc, #428]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 800563c:	685a      	ldr	r2, [r3, #4]
 800563e:	4b6a      	ldr	r3, [pc, #424]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 8005640:	496a      	ldr	r1, [pc, #424]	; (80057ec <HAL_COMP_Init+0x2b4>)
 8005642:	400a      	ands	r2, r1
 8005644:	605a      	str	r2, [r3, #4]

    /* Set window mode output */
    /* Note: Window mode mode output can also be used when window mode        */
    /*       is disabled, to use comparators in independent mode with their   */
    /*       output connected through exclusive-or circuitry.                 */
    switch (hcomp->Init.WindowOutput)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	689b      	ldr	r3, [r3, #8]
 800564a:	22a0      	movs	r2, #160	; 0xa0
 800564c:	01d2      	lsls	r2, r2, #7
 800564e:	4293      	cmp	r3, r2
 8005650:	d017      	beq.n	8005682 <HAL_COMP_Init+0x14a>
 8005652:	22a0      	movs	r2, #160	; 0xa0
 8005654:	01d2      	lsls	r2, r2, #7
 8005656:	4293      	cmp	r3, r2
 8005658:	d830      	bhi.n	80056bc <HAL_COMP_Init+0x184>
 800565a:	2b01      	cmp	r3, #1
 800565c:	d01f      	beq.n	800569e <HAL_COMP_Init+0x166>
 800565e:	2280      	movs	r2, #128	; 0x80
 8005660:	01d2      	lsls	r2, r2, #7
 8005662:	4293      	cmp	r3, r2
 8005664:	d12a      	bne.n	80056bc <HAL_COMP_Init+0x184>
    {
      case COMP_WINDOWOUTPUT_COMP1:
        SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 8005666:	4b60      	ldr	r3, [pc, #384]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 8005668:	681a      	ldr	r2, [r3, #0]
 800566a:	4b5f      	ldr	r3, [pc, #380]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 800566c:	2180      	movs	r1, #128	; 0x80
 800566e:	01c9      	lsls	r1, r1, #7
 8005670:	430a      	orrs	r2, r1
 8005672:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 8005674:	4b5c      	ldr	r3, [pc, #368]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 8005676:	685a      	ldr	r2, [r3, #4]
 8005678:	4b5b      	ldr	r3, [pc, #364]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 800567a:	495d      	ldr	r1, [pc, #372]	; (80057f0 <HAL_COMP_Init+0x2b8>)
 800567c:	400a      	ands	r2, r1
 800567e:	605a      	str	r2, [r3, #4]
        break;
 8005680:	e029      	b.n	80056d6 <HAL_COMP_Init+0x19e>

      case COMP_WINDOWOUTPUT_COMP2:
        CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 8005682:	4b59      	ldr	r3, [pc, #356]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	4b58      	ldr	r3, [pc, #352]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 8005688:	4959      	ldr	r1, [pc, #356]	; (80057f0 <HAL_COMP_Init+0x2b8>)
 800568a:	400a      	ands	r2, r1
 800568c:	601a      	str	r2, [r3, #0]
        SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 800568e:	4b56      	ldr	r3, [pc, #344]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 8005690:	685a      	ldr	r2, [r3, #4]
 8005692:	4b55      	ldr	r3, [pc, #340]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 8005694:	2180      	movs	r1, #128	; 0x80
 8005696:	01c9      	lsls	r1, r1, #7
 8005698:	430a      	orrs	r2, r1
 800569a:	605a      	str	r2, [r3, #4]
        break;
 800569c:	e01b      	b.n	80056d6 <HAL_COMP_Init+0x19e>

      case COMP_WINDOWOUTPUT_BOTH:
        SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 800569e:	4b52      	ldr	r3, [pc, #328]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 80056a0:	681a      	ldr	r2, [r3, #0]
 80056a2:	4b51      	ldr	r3, [pc, #324]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 80056a4:	2180      	movs	r1, #128	; 0x80
 80056a6:	01c9      	lsls	r1, r1, #7
 80056a8:	430a      	orrs	r2, r1
 80056aa:	601a      	str	r2, [r3, #0]
        SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 80056ac:	4b4e      	ldr	r3, [pc, #312]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 80056ae:	685a      	ldr	r2, [r3, #4]
 80056b0:	4b4d      	ldr	r3, [pc, #308]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 80056b2:	2180      	movs	r1, #128	; 0x80
 80056b4:	01c9      	lsls	r1, r1, #7
 80056b6:	430a      	orrs	r2, r1
 80056b8:	605a      	str	r2, [r3, #4]
        break;
 80056ba:	e00c      	b.n	80056d6 <HAL_COMP_Init+0x19e>

      default: /* COMP_WINDOWOUTPUT_EACH_COMP */
        CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 80056bc:	4b4a      	ldr	r3, [pc, #296]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 80056be:	681a      	ldr	r2, [r3, #0]
 80056c0:	4b49      	ldr	r3, [pc, #292]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 80056c2:	494b      	ldr	r1, [pc, #300]	; (80057f0 <HAL_COMP_Init+0x2b8>)
 80056c4:	400a      	ands	r2, r1
 80056c6:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 80056c8:	4b47      	ldr	r3, [pc, #284]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 80056ca:	685a      	ldr	r2, [r3, #4]
 80056cc:	4b46      	ldr	r3, [pc, #280]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 80056ce:	4948      	ldr	r1, [pc, #288]	; (80057f0 <HAL_COMP_Init+0x2b8>)
 80056d0:	400a      	ands	r2, r1
 80056d2:	605a      	str	r2, [r3, #4]
        break;
 80056d4:	46c0      	nop			; (mov r8, r8)
    }
#endif

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0)) != 0UL) &&
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	2230      	movs	r2, #48	; 0x30
 80056de:	4013      	ands	r3, r2
 80056e0:	d016      	beq.n	8005710 <HAL_COMP_Init+0x1d8>
 80056e2:	69bb      	ldr	r3, [r7, #24]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d113      	bne.n	8005710 <HAL_COMP_Init+0x1d8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80056e8:	4b42      	ldr	r3, [pc, #264]	; (80057f4 <HAL_COMP_Init+0x2bc>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4942      	ldr	r1, [pc, #264]	; (80057f8 <HAL_COMP_Init+0x2c0>)
 80056ee:	0018      	movs	r0, r3
 80056f0:	f7fa fd08 	bl	8000104 <__udivsi3>
 80056f4:	0003      	movs	r3, r0
 80056f6:	001a      	movs	r2, r3
 80056f8:	0013      	movs	r3, r2
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	189b      	adds	r3, r3, r2
 80056fe:	009b      	lsls	r3, r3, #2
 8005700:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8005702:	e002      	b.n	800570a <HAL_COMP_Init+0x1d2>
      {
        wait_loop_index--;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	3b01      	subs	r3, #1
 8005708:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d1f9      	bne.n	8005704 <HAL_COMP_Init+0x1cc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4a34      	ldr	r2, [pc, #208]	; (80057e8 <HAL_COMP_Init+0x2b0>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d102      	bne.n	8005720 <HAL_COMP_Init+0x1e8>
 800571a:	2380      	movs	r3, #128	; 0x80
 800571c:	029b      	lsls	r3, r3, #10
 800571e:	e001      	b.n	8005724 <HAL_COMP_Init+0x1ec>
 8005720:	2380      	movs	r3, #128	; 0x80
 8005722:	02db      	lsls	r3, r3, #11
 8005724:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800572a:	2203      	movs	r2, #3
 800572c:	4013      	ands	r3, r2
 800572e:	d040      	beq.n	80057b2 <HAL_COMP_Init+0x27a>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005734:	2210      	movs	r2, #16
 8005736:	4013      	ands	r3, r2
 8005738:	d004      	beq.n	8005744 <HAL_COMP_Init+0x20c>
      {
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	0018      	movs	r0, r3
 800573e:	f7ff fe9b 	bl	8005478 <LL_EXTI_EnableRisingTrig_0_31>
 8005742:	e003      	b.n	800574c <HAL_COMP_Init+0x214>
      }
      else
      {
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	0018      	movs	r0, r3
 8005748:	f7ff fea6 	bl	8005498 <LL_EXTI_DisableRisingTrig_0_31>
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005750:	2220      	movs	r2, #32
 8005752:	4013      	ands	r3, r2
 8005754:	d004      	beq.n	8005760 <HAL_COMP_Init+0x228>
      {
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8005756:	693b      	ldr	r3, [r7, #16]
 8005758:	0018      	movs	r0, r3
 800575a:	f7ff feaf 	bl	80054bc <LL_EXTI_EnableFallingTrig_0_31>
 800575e:	e003      	b.n	8005768 <HAL_COMP_Init+0x230>
      }
      else
      {
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8005760:	693b      	ldr	r3, [r7, #16]
 8005762:	0018      	movs	r0, r3
 8005764:	f7ff feba 	bl	80054dc <LL_EXTI_DisableFallingTrig_0_31>
      }

      /* Clear COMP EXTI pending bit (if any) */
      LL_EXTI_ClearRisingFlag_0_31(exti_line);
 8005768:	693b      	ldr	r3, [r7, #16]
 800576a:	0018      	movs	r0, r3
 800576c:	f7ff fed6 	bl	800551c <LL_EXTI_ClearRisingFlag_0_31>
      LL_EXTI_ClearFallingFlag_0_31(exti_line);
 8005770:	693b      	ldr	r3, [r7, #16]
 8005772:	0018      	movs	r0, r3
 8005774:	f7ff fec4 	bl	8005500 <LL_EXTI_ClearFallingFlag_0_31>

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800577c:	2202      	movs	r2, #2
 800577e:	4013      	ands	r3, r2
 8005780:	d004      	beq.n	800578c <HAL_COMP_Init+0x254>
      {
        LL_EXTI_EnableEvent_0_31(exti_line);
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	0018      	movs	r0, r3
 8005786:	f7ff fe51 	bl	800542c <LL_EXTI_EnableEvent_0_31>
 800578a:	e003      	b.n	8005794 <HAL_COMP_Init+0x25c>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	0018      	movs	r0, r3
 8005790:	f7ff fe5e 	bl	8005450 <LL_EXTI_DisableEvent_0_31>
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005798:	2201      	movs	r2, #1
 800579a:	4013      	ands	r3, r2
 800579c:	d004      	beq.n	80057a8 <HAL_COMP_Init+0x270>
      {
        LL_EXTI_EnableIT_0_31(exti_line);
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	0018      	movs	r0, r3
 80057a2:	f7ff fe1d 	bl	80053e0 <LL_EXTI_EnableIT_0_31>
 80057a6:	e00c      	b.n	80057c2 <HAL_COMP_Init+0x28a>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 80057a8:	693b      	ldr	r3, [r7, #16]
 80057aa:	0018      	movs	r0, r3
 80057ac:	f7ff fe2a 	bl	8005404 <LL_EXTI_DisableIT_0_31>
 80057b0:	e007      	b.n	80057c2 <HAL_COMP_Init+0x28a>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      LL_EXTI_DisableEvent_0_31(exti_line);
 80057b2:	693b      	ldr	r3, [r7, #16]
 80057b4:	0018      	movs	r0, r3
 80057b6:	f7ff fe4b 	bl	8005450 <LL_EXTI_DisableEvent_0_31>

      /* Disable EXTI interrupt mode */
      LL_EXTI_DisableIT_0_31(exti_line);
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	0018      	movs	r0, r3
 80057be:	f7ff fe21 	bl	8005404 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2229      	movs	r2, #41	; 0x29
 80057c6:	5c9b      	ldrb	r3, [r3, r2]
 80057c8:	b2db      	uxtb	r3, r3
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d103      	bne.n	80057d6 <HAL_COMP_Init+0x29e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2229      	movs	r2, #41	; 0x29
 80057d2:	2101      	movs	r1, #1
 80057d4:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80057d6:	231f      	movs	r3, #31
 80057d8:	18fb      	adds	r3, r7, r3
 80057da:	781b      	ldrb	r3, [r3, #0]
}
 80057dc:	0018      	movs	r0, r3
 80057de:	46bd      	mov	sp, r7
 80057e0:	b008      	add	sp, #32
 80057e2:	bd80      	pop	{r7, pc}
 80057e4:	fe00740f 	.word	0xfe00740f
 80057e8:	40010200 	.word	0x40010200
 80057ec:	fffff7ff 	.word	0xfffff7ff
 80057f0:	ffffbfff 	.word	0xffffbfff
 80057f4:	20003134 	.word	0x20003134
 80057f8:	00030d40 	.word	0x00030d40

080057fc <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b084      	sub	sp, #16
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  __IO uint32_t wait_loop_index = 0UL;
 8005804:	2300      	movs	r3, #0
 8005806:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005808:	210f      	movs	r1, #15
 800580a:	187b      	adds	r3, r7, r1
 800580c:	2200      	movs	r2, #0
 800580e:	701a      	strb	r2, [r3, #0]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d103      	bne.n	800581e <HAL_COMP_Start+0x22>
  {
    status = HAL_ERROR;
 8005816:	187b      	adds	r3, r7, r1
 8005818:	2201      	movs	r2, #1
 800581a:	701a      	strb	r2, [r3, #0]
 800581c:	e034      	b.n	8005888 <HAL_COMP_Start+0x8c>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	0fdb      	lsrs	r3, r3, #31
 8005826:	07da      	lsls	r2, r3, #31
 8005828:	2380      	movs	r3, #128	; 0x80
 800582a:	061b      	lsls	r3, r3, #24
 800582c:	429a      	cmp	r2, r3
 800582e:	d104      	bne.n	800583a <HAL_COMP_Start+0x3e>
  {
    status = HAL_ERROR;
 8005830:	230f      	movs	r3, #15
 8005832:	18fb      	adds	r3, r7, r3
 8005834:	2201      	movs	r2, #1
 8005836:	701a      	strb	r2, [r3, #0]
 8005838:	e026      	b.n	8005888 <HAL_COMP_Start+0x8c>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if(hcomp->State == HAL_COMP_STATE_READY)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2229      	movs	r2, #41	; 0x29
 800583e:	5c9b      	ldrb	r3, [r3, r2]
 8005840:	b2db      	uxtb	r3, r3
 8005842:	2b01      	cmp	r3, #1
 8005844:	d11c      	bne.n	8005880 <HAL_COMP_Start+0x84>
    {
      /* Enable the selected comparator */
      SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	2101      	movs	r1, #1
 8005852:	430a      	orrs	r2, r1
 8005854:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_BUSY;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2229      	movs	r2, #41	; 0x29
 800585a:	2102      	movs	r1, #2
 800585c:	5499      	strb	r1, [r3, r2]
      /* Delay for COMP startup time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_STARTUP_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800585e:	4b0e      	ldr	r3, [pc, #56]	; (8005898 <HAL_COMP_Start+0x9c>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	490e      	ldr	r1, [pc, #56]	; (800589c <HAL_COMP_Start+0xa0>)
 8005864:	0018      	movs	r0, r3
 8005866:	f7fa fc4d 	bl	8000104 <__udivsi3>
 800586a:	0003      	movs	r3, r0
 800586c:	00db      	lsls	r3, r3, #3
 800586e:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8005870:	e002      	b.n	8005878 <HAL_COMP_Start+0x7c>
      {
        wait_loop_index--;
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	3b01      	subs	r3, #1
 8005876:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d1f9      	bne.n	8005872 <HAL_COMP_Start+0x76>
 800587e:	e003      	b.n	8005888 <HAL_COMP_Start+0x8c>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005880:	230f      	movs	r3, #15
 8005882:	18fb      	adds	r3, r7, r3
 8005884:	2201      	movs	r2, #1
 8005886:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8005888:	230f      	movs	r3, #15
 800588a:	18fb      	adds	r3, r7, r3
 800588c:	781b      	ldrb	r3, [r3, #0]
}
 800588e:	0018      	movs	r0, r3
 8005890:	46bd      	mov	sp, r7
 8005892:	b004      	add	sp, #16
 8005894:	bd80      	pop	{r7, pc}
 8005896:	46c0      	nop			; (mov r8, r8)
 8005898:	20003134 	.word	0x20003134
 800589c:	00030d40 	.word	0x00030d40

080058a0 <__NVIC_EnableIRQ>:
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b082      	sub	sp, #8
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	0002      	movs	r2, r0
 80058a8:	1dfb      	adds	r3, r7, #7
 80058aa:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80058ac:	1dfb      	adds	r3, r7, #7
 80058ae:	781b      	ldrb	r3, [r3, #0]
 80058b0:	2b7f      	cmp	r3, #127	; 0x7f
 80058b2:	d809      	bhi.n	80058c8 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80058b4:	1dfb      	adds	r3, r7, #7
 80058b6:	781b      	ldrb	r3, [r3, #0]
 80058b8:	001a      	movs	r2, r3
 80058ba:	231f      	movs	r3, #31
 80058bc:	401a      	ands	r2, r3
 80058be:	4b04      	ldr	r3, [pc, #16]	; (80058d0 <__NVIC_EnableIRQ+0x30>)
 80058c0:	2101      	movs	r1, #1
 80058c2:	4091      	lsls	r1, r2
 80058c4:	000a      	movs	r2, r1
 80058c6:	601a      	str	r2, [r3, #0]
}
 80058c8:	46c0      	nop			; (mov r8, r8)
 80058ca:	46bd      	mov	sp, r7
 80058cc:	b002      	add	sp, #8
 80058ce:	bd80      	pop	{r7, pc}
 80058d0:	e000e100 	.word	0xe000e100

080058d4 <__NVIC_SetPriority>:
{
 80058d4:	b590      	push	{r4, r7, lr}
 80058d6:	b083      	sub	sp, #12
 80058d8:	af00      	add	r7, sp, #0
 80058da:	0002      	movs	r2, r0
 80058dc:	6039      	str	r1, [r7, #0]
 80058de:	1dfb      	adds	r3, r7, #7
 80058e0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80058e2:	1dfb      	adds	r3, r7, #7
 80058e4:	781b      	ldrb	r3, [r3, #0]
 80058e6:	2b7f      	cmp	r3, #127	; 0x7f
 80058e8:	d828      	bhi.n	800593c <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80058ea:	4a2f      	ldr	r2, [pc, #188]	; (80059a8 <__NVIC_SetPriority+0xd4>)
 80058ec:	1dfb      	adds	r3, r7, #7
 80058ee:	781b      	ldrb	r3, [r3, #0]
 80058f0:	b25b      	sxtb	r3, r3
 80058f2:	089b      	lsrs	r3, r3, #2
 80058f4:	33c0      	adds	r3, #192	; 0xc0
 80058f6:	009b      	lsls	r3, r3, #2
 80058f8:	589b      	ldr	r3, [r3, r2]
 80058fa:	1dfa      	adds	r2, r7, #7
 80058fc:	7812      	ldrb	r2, [r2, #0]
 80058fe:	0011      	movs	r1, r2
 8005900:	2203      	movs	r2, #3
 8005902:	400a      	ands	r2, r1
 8005904:	00d2      	lsls	r2, r2, #3
 8005906:	21ff      	movs	r1, #255	; 0xff
 8005908:	4091      	lsls	r1, r2
 800590a:	000a      	movs	r2, r1
 800590c:	43d2      	mvns	r2, r2
 800590e:	401a      	ands	r2, r3
 8005910:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	019b      	lsls	r3, r3, #6
 8005916:	22ff      	movs	r2, #255	; 0xff
 8005918:	401a      	ands	r2, r3
 800591a:	1dfb      	adds	r3, r7, #7
 800591c:	781b      	ldrb	r3, [r3, #0]
 800591e:	0018      	movs	r0, r3
 8005920:	2303      	movs	r3, #3
 8005922:	4003      	ands	r3, r0
 8005924:	00db      	lsls	r3, r3, #3
 8005926:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005928:	481f      	ldr	r0, [pc, #124]	; (80059a8 <__NVIC_SetPriority+0xd4>)
 800592a:	1dfb      	adds	r3, r7, #7
 800592c:	781b      	ldrb	r3, [r3, #0]
 800592e:	b25b      	sxtb	r3, r3
 8005930:	089b      	lsrs	r3, r3, #2
 8005932:	430a      	orrs	r2, r1
 8005934:	33c0      	adds	r3, #192	; 0xc0
 8005936:	009b      	lsls	r3, r3, #2
 8005938:	501a      	str	r2, [r3, r0]
}
 800593a:	e031      	b.n	80059a0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800593c:	4a1b      	ldr	r2, [pc, #108]	; (80059ac <__NVIC_SetPriority+0xd8>)
 800593e:	1dfb      	adds	r3, r7, #7
 8005940:	781b      	ldrb	r3, [r3, #0]
 8005942:	0019      	movs	r1, r3
 8005944:	230f      	movs	r3, #15
 8005946:	400b      	ands	r3, r1
 8005948:	3b08      	subs	r3, #8
 800594a:	089b      	lsrs	r3, r3, #2
 800594c:	3306      	adds	r3, #6
 800594e:	009b      	lsls	r3, r3, #2
 8005950:	18d3      	adds	r3, r2, r3
 8005952:	3304      	adds	r3, #4
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	1dfa      	adds	r2, r7, #7
 8005958:	7812      	ldrb	r2, [r2, #0]
 800595a:	0011      	movs	r1, r2
 800595c:	2203      	movs	r2, #3
 800595e:	400a      	ands	r2, r1
 8005960:	00d2      	lsls	r2, r2, #3
 8005962:	21ff      	movs	r1, #255	; 0xff
 8005964:	4091      	lsls	r1, r2
 8005966:	000a      	movs	r2, r1
 8005968:	43d2      	mvns	r2, r2
 800596a:	401a      	ands	r2, r3
 800596c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	019b      	lsls	r3, r3, #6
 8005972:	22ff      	movs	r2, #255	; 0xff
 8005974:	401a      	ands	r2, r3
 8005976:	1dfb      	adds	r3, r7, #7
 8005978:	781b      	ldrb	r3, [r3, #0]
 800597a:	0018      	movs	r0, r3
 800597c:	2303      	movs	r3, #3
 800597e:	4003      	ands	r3, r0
 8005980:	00db      	lsls	r3, r3, #3
 8005982:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005984:	4809      	ldr	r0, [pc, #36]	; (80059ac <__NVIC_SetPriority+0xd8>)
 8005986:	1dfb      	adds	r3, r7, #7
 8005988:	781b      	ldrb	r3, [r3, #0]
 800598a:	001c      	movs	r4, r3
 800598c:	230f      	movs	r3, #15
 800598e:	4023      	ands	r3, r4
 8005990:	3b08      	subs	r3, #8
 8005992:	089b      	lsrs	r3, r3, #2
 8005994:	430a      	orrs	r2, r1
 8005996:	3306      	adds	r3, #6
 8005998:	009b      	lsls	r3, r3, #2
 800599a:	18c3      	adds	r3, r0, r3
 800599c:	3304      	adds	r3, #4
 800599e:	601a      	str	r2, [r3, #0]
}
 80059a0:	46c0      	nop			; (mov r8, r8)
 80059a2:	46bd      	mov	sp, r7
 80059a4:	b003      	add	sp, #12
 80059a6:	bd90      	pop	{r4, r7, pc}
 80059a8:	e000e100 	.word	0xe000e100
 80059ac:	e000ed00 	.word	0xe000ed00

080059b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b082      	sub	sp, #8
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	1e5a      	subs	r2, r3, #1
 80059bc:	2380      	movs	r3, #128	; 0x80
 80059be:	045b      	lsls	r3, r3, #17
 80059c0:	429a      	cmp	r2, r3
 80059c2:	d301      	bcc.n	80059c8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80059c4:	2301      	movs	r3, #1
 80059c6:	e010      	b.n	80059ea <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80059c8:	4b0a      	ldr	r3, [pc, #40]	; (80059f4 <SysTick_Config+0x44>)
 80059ca:	687a      	ldr	r2, [r7, #4]
 80059cc:	3a01      	subs	r2, #1
 80059ce:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80059d0:	2301      	movs	r3, #1
 80059d2:	425b      	negs	r3, r3
 80059d4:	2103      	movs	r1, #3
 80059d6:	0018      	movs	r0, r3
 80059d8:	f7ff ff7c 	bl	80058d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80059dc:	4b05      	ldr	r3, [pc, #20]	; (80059f4 <SysTick_Config+0x44>)
 80059de:	2200      	movs	r2, #0
 80059e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80059e2:	4b04      	ldr	r3, [pc, #16]	; (80059f4 <SysTick_Config+0x44>)
 80059e4:	2207      	movs	r2, #7
 80059e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80059e8:	2300      	movs	r3, #0
}
 80059ea:	0018      	movs	r0, r3
 80059ec:	46bd      	mov	sp, r7
 80059ee:	b002      	add	sp, #8
 80059f0:	bd80      	pop	{r7, pc}
 80059f2:	46c0      	nop			; (mov r8, r8)
 80059f4:	e000e010 	.word	0xe000e010

080059f8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b084      	sub	sp, #16
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	60b9      	str	r1, [r7, #8]
 8005a00:	607a      	str	r2, [r7, #4]
 8005a02:	210f      	movs	r1, #15
 8005a04:	187b      	adds	r3, r7, r1
 8005a06:	1c02      	adds	r2, r0, #0
 8005a08:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8005a0a:	68ba      	ldr	r2, [r7, #8]
 8005a0c:	187b      	adds	r3, r7, r1
 8005a0e:	781b      	ldrb	r3, [r3, #0]
 8005a10:	b25b      	sxtb	r3, r3
 8005a12:	0011      	movs	r1, r2
 8005a14:	0018      	movs	r0, r3
 8005a16:	f7ff ff5d 	bl	80058d4 <__NVIC_SetPriority>
}
 8005a1a:	46c0      	nop			; (mov r8, r8)
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	b004      	add	sp, #16
 8005a20:	bd80      	pop	{r7, pc}

08005a22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a22:	b580      	push	{r7, lr}
 8005a24:	b082      	sub	sp, #8
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	0002      	movs	r2, r0
 8005a2a:	1dfb      	adds	r3, r7, #7
 8005a2c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005a2e:	1dfb      	adds	r3, r7, #7
 8005a30:	781b      	ldrb	r3, [r3, #0]
 8005a32:	b25b      	sxtb	r3, r3
 8005a34:	0018      	movs	r0, r3
 8005a36:	f7ff ff33 	bl	80058a0 <__NVIC_EnableIRQ>
}
 8005a3a:	46c0      	nop			; (mov r8, r8)
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	b002      	add	sp, #8
 8005a40:	bd80      	pop	{r7, pc}

08005a42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005a42:	b580      	push	{r7, lr}
 8005a44:	b082      	sub	sp, #8
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	0018      	movs	r0, r3
 8005a4e:	f7ff ffaf 	bl	80059b0 <SysTick_Config>
 8005a52:	0003      	movs	r3, r0
}
 8005a54:	0018      	movs	r0, r3
 8005a56:	46bd      	mov	sp, r7
 8005a58:	b002      	add	sp, #8
 8005a5a:	bd80      	pop	{r7, pc}

08005a5c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b082      	sub	sp, #8
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d101      	bne.n	8005a6e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e077      	b.n	8005b5e <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4a3d      	ldr	r2, [pc, #244]	; (8005b68 <HAL_DMA_Init+0x10c>)
 8005a74:	4694      	mov	ip, r2
 8005a76:	4463      	add	r3, ip
 8005a78:	2114      	movs	r1, #20
 8005a7a:	0018      	movs	r0, r3
 8005a7c:	f7fa fb42 	bl	8000104 <__udivsi3>
 8005a80:	0003      	movs	r3, r0
 8005a82:	009a      	lsls	r2, r3, #2
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	641a      	str	r2, [r3, #64]	; 0x40
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2225      	movs	r2, #37	; 0x25
 8005a8c:	2102      	movs	r1, #2
 8005a8e:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	681a      	ldr	r2, [r3, #0]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4934      	ldr	r1, [pc, #208]	; (8005b6c <HAL_DMA_Init+0x110>)
 8005a9c:	400a      	ands	r2, r1
 8005a9e:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	6819      	ldr	r1, [r3, #0]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	689a      	ldr	r2, [r3, #8]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	68db      	ldr	r3, [r3, #12]
 8005aae:	431a      	orrs	r2, r3
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	691b      	ldr	r3, [r3, #16]
 8005ab4:	431a      	orrs	r2, r3
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	695b      	ldr	r3, [r3, #20]
 8005aba:	431a      	orrs	r2, r3
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	699b      	ldr	r3, [r3, #24]
 8005ac0:	431a      	orrs	r2, r3
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	69db      	ldr	r3, [r3, #28]
 8005ac6:	431a      	orrs	r2, r3
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6a1b      	ldr	r3, [r3, #32]
 8005acc:	431a      	orrs	r2, r3
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	430a      	orrs	r2, r1
 8005ad4:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	0018      	movs	r0, r3
 8005ada:	f000 fa37 	bl	8005f4c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	689a      	ldr	r2, [r3, #8]
 8005ae2:	2380      	movs	r3, #128	; 0x80
 8005ae4:	01db      	lsls	r3, r3, #7
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	d102      	bne.n	8005af0 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2200      	movs	r2, #0
 8005aee:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	685a      	ldr	r2, [r3, #4]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005af8:	213f      	movs	r1, #63	; 0x3f
 8005afa:	400a      	ands	r2, r1
 8005afc:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b02:	687a      	ldr	r2, [r7, #4]
 8005b04:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005b06:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	685b      	ldr	r3, [r3, #4]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d011      	beq.n	8005b34 <HAL_DMA_Init+0xd8>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	2b04      	cmp	r3, #4
 8005b16:	d80d      	bhi.n	8005b34 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	0018      	movs	r0, r3
 8005b1c:	f000 fa42 	bl	8005fa4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b24:	2200      	movs	r2, #0
 8005b26:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b2c:	687a      	ldr	r2, [r7, #4]
 8005b2e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005b30:	605a      	str	r2, [r3, #4]
 8005b32:	e008      	b.n	8005b46 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2200      	movs	r2, #0
 8005b38:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2200      	movs	r2, #0
 8005b44:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2225      	movs	r2, #37	; 0x25
 8005b50:	2101      	movs	r1, #1
 8005b52:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2224      	movs	r2, #36	; 0x24
 8005b58:	2100      	movs	r1, #0
 8005b5a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005b5c:	2300      	movs	r3, #0
}
 8005b5e:	0018      	movs	r0, r3
 8005b60:	46bd      	mov	sp, r7
 8005b62:	b002      	add	sp, #8
 8005b64:	bd80      	pop	{r7, pc}
 8005b66:	46c0      	nop			; (mov r8, r8)
 8005b68:	bffdfff8 	.word	0xbffdfff8
 8005b6c:	ffff800f 	.word	0xffff800f

08005b70 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b086      	sub	sp, #24
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	60f8      	str	r0, [r7, #12]
 8005b78:	60b9      	str	r1, [r7, #8]
 8005b7a:	607a      	str	r2, [r7, #4]
 8005b7c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b7e:	2317      	movs	r3, #23
 8005b80:	18fb      	adds	r3, r7, r3
 8005b82:	2200      	movs	r2, #0
 8005b84:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2224      	movs	r2, #36	; 0x24
 8005b8a:	5c9b      	ldrb	r3, [r3, r2]
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d101      	bne.n	8005b94 <HAL_DMA_Start_IT+0x24>
 8005b90:	2302      	movs	r3, #2
 8005b92:	e06f      	b.n	8005c74 <HAL_DMA_Start_IT+0x104>
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2224      	movs	r2, #36	; 0x24
 8005b98:	2101      	movs	r1, #1
 8005b9a:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2225      	movs	r2, #37	; 0x25
 8005ba0:	5c9b      	ldrb	r3, [r3, r2]
 8005ba2:	b2db      	uxtb	r3, r3
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d157      	bne.n	8005c58 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	2225      	movs	r2, #37	; 0x25
 8005bac:	2102      	movs	r1, #2
 8005bae:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	681a      	ldr	r2, [r3, #0]
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	2101      	movs	r1, #1
 8005bc2:	438a      	bics	r2, r1
 8005bc4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	68b9      	ldr	r1, [r7, #8]
 8005bcc:	68f8      	ldr	r0, [r7, #12]
 8005bce:	f000 f97d 	bl	8005ecc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d008      	beq.n	8005bec <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	681a      	ldr	r2, [r3, #0]
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	210e      	movs	r1, #14
 8005be6:	430a      	orrs	r2, r1
 8005be8:	601a      	str	r2, [r3, #0]
 8005bea:	e00f      	b.n	8005c0c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	681a      	ldr	r2, [r3, #0]
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	2104      	movs	r1, #4
 8005bf8:	438a      	bics	r2, r1
 8005bfa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	210a      	movs	r1, #10
 8005c08:	430a      	orrs	r2, r1
 8005c0a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	2380      	movs	r3, #128	; 0x80
 8005c14:	025b      	lsls	r3, r3, #9
 8005c16:	4013      	ands	r3, r2
 8005c18:	d008      	beq.n	8005c2c <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c1e:	681a      	ldr	r2, [r3, #0]
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c24:	2180      	movs	r1, #128	; 0x80
 8005c26:	0049      	lsls	r1, r1, #1
 8005c28:	430a      	orrs	r2, r1
 8005c2a:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d008      	beq.n	8005c46 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c38:	681a      	ldr	r2, [r3, #0]
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c3e:	2180      	movs	r1, #128	; 0x80
 8005c40:	0049      	lsls	r1, r1, #1
 8005c42:	430a      	orrs	r2, r1
 8005c44:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	681a      	ldr	r2, [r3, #0]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	2101      	movs	r1, #1
 8005c52:	430a      	orrs	r2, r1
 8005c54:	601a      	str	r2, [r3, #0]
 8005c56:	e00a      	b.n	8005c6e <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2280      	movs	r2, #128	; 0x80
 8005c5c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	2224      	movs	r2, #36	; 0x24
 8005c62:	2100      	movs	r1, #0
 8005c64:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8005c66:	2317      	movs	r3, #23
 8005c68:	18fb      	adds	r3, r7, r3
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8005c6e:	2317      	movs	r3, #23
 8005c70:	18fb      	adds	r3, r7, r3
 8005c72:	781b      	ldrb	r3, [r3, #0]
}
 8005c74:	0018      	movs	r0, r3
 8005c76:	46bd      	mov	sp, r7
 8005c78:	b006      	add	sp, #24
 8005c7a:	bd80      	pop	{r7, pc}

08005c7c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b084      	sub	sp, #16
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c84:	210f      	movs	r1, #15
 8005c86:	187b      	adds	r3, r7, r1
 8005c88:	2200      	movs	r2, #0
 8005c8a:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2225      	movs	r2, #37	; 0x25
 8005c90:	5c9b      	ldrb	r3, [r3, r2]
 8005c92:	b2db      	uxtb	r3, r3
 8005c94:	2b02      	cmp	r3, #2
 8005c96:	d006      	beq.n	8005ca6 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2204      	movs	r2, #4
 8005c9c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8005c9e:	187b      	adds	r3, r7, r1
 8005ca0:	2201      	movs	r2, #1
 8005ca2:	701a      	strb	r2, [r3, #0]
 8005ca4:	e049      	b.n	8005d3a <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	681a      	ldr	r2, [r3, #0]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	210e      	movs	r1, #14
 8005cb2:	438a      	bics	r2, r1
 8005cb4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	2101      	movs	r1, #1
 8005cc2:	438a      	bics	r2, r1
 8005cc4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cca:	681a      	ldr	r2, [r3, #0]
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cd0:	491d      	ldr	r1, [pc, #116]	; (8005d48 <HAL_DMA_Abort_IT+0xcc>)
 8005cd2:	400a      	ands	r2, r1
 8005cd4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8005cd6:	4b1d      	ldr	r3, [pc, #116]	; (8005d4c <HAL_DMA_Abort_IT+0xd0>)
 8005cd8:	6859      	ldr	r1, [r3, #4]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cde:	221c      	movs	r2, #28
 8005ce0:	4013      	ands	r3, r2
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	409a      	lsls	r2, r3
 8005ce6:	4b19      	ldr	r3, [pc, #100]	; (8005d4c <HAL_DMA_Abort_IT+0xd0>)
 8005ce8:	430a      	orrs	r2, r1
 8005cea:	605a      	str	r2, [r3, #4]
#endif

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cf0:	687a      	ldr	r2, [r7, #4]
 8005cf2:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005cf4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d00c      	beq.n	8005d18 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d08:	490f      	ldr	r1, [pc, #60]	; (8005d48 <HAL_DMA_Abort_IT+0xcc>)
 8005d0a:	400a      	ands	r2, r1
 8005d0c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d12:	687a      	ldr	r2, [r7, #4]
 8005d14:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005d16:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2225      	movs	r2, #37	; 0x25
 8005d1c:	2101      	movs	r1, #1
 8005d1e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2224      	movs	r2, #36	; 0x24
 8005d24:	2100      	movs	r1, #0
 8005d26:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d004      	beq.n	8005d3a <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d34:	687a      	ldr	r2, [r7, #4]
 8005d36:	0010      	movs	r0, r2
 8005d38:	4798      	blx	r3
    }
  }
  return status;
 8005d3a:	230f      	movs	r3, #15
 8005d3c:	18fb      	adds	r3, r7, r3
 8005d3e:	781b      	ldrb	r3, [r3, #0]
}
 8005d40:	0018      	movs	r0, r3
 8005d42:	46bd      	mov	sp, r7
 8005d44:	b004      	add	sp, #16
 8005d46:	bd80      	pop	{r7, pc}
 8005d48:	fffffeff 	.word	0xfffffeff
 8005d4c:	40020000 	.word	0x40020000

08005d50 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b084      	sub	sp, #16
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8005d58:	4b55      	ldr	r3, [pc, #340]	; (8005eb0 <HAL_DMA_IRQHandler+0x160>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	60fb      	str	r3, [r7, #12]
#endif
  uint32_t source_it = hdma->Instance->CCR;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d6a:	221c      	movs	r2, #28
 8005d6c:	4013      	ands	r3, r2
 8005d6e:	2204      	movs	r2, #4
 8005d70:	409a      	lsls	r2, r3
 8005d72:	0013      	movs	r3, r2
 8005d74:	68fa      	ldr	r2, [r7, #12]
 8005d76:	4013      	ands	r3, r2
 8005d78:	d027      	beq.n	8005dca <HAL_DMA_IRQHandler+0x7a>
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	2204      	movs	r2, #4
 8005d7e:	4013      	ands	r3, r2
 8005d80:	d023      	beq.n	8005dca <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	2220      	movs	r2, #32
 8005d8a:	4013      	ands	r3, r2
 8005d8c:	d107      	bne.n	8005d9e <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	681a      	ldr	r2, [r3, #0]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	2104      	movs	r1, #4
 8005d9a:	438a      	bics	r2, r1
 8005d9c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8005d9e:	4b44      	ldr	r3, [pc, #272]	; (8005eb0 <HAL_DMA_IRQHandler+0x160>)
 8005da0:	6859      	ldr	r1, [r3, #4]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005da6:	221c      	movs	r2, #28
 8005da8:	4013      	ands	r3, r2
 8005daa:	2204      	movs	r2, #4
 8005dac:	409a      	lsls	r2, r3
 8005dae:	4b40      	ldr	r3, [pc, #256]	; (8005eb0 <HAL_DMA_IRQHandler+0x160>)
 8005db0:	430a      	orrs	r2, r1
 8005db2:	605a      	str	r2, [r3, #4]
#endif

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d100      	bne.n	8005dbe <HAL_DMA_IRQHandler+0x6e>
 8005dbc:	e073      	b.n	8005ea6 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dc2:	687a      	ldr	r2, [r7, #4]
 8005dc4:	0010      	movs	r0, r2
 8005dc6:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8005dc8:	e06d      	b.n	8005ea6 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dce:	221c      	movs	r2, #28
 8005dd0:	4013      	ands	r3, r2
 8005dd2:	2202      	movs	r2, #2
 8005dd4:	409a      	lsls	r2, r3
 8005dd6:	0013      	movs	r3, r2
 8005dd8:	68fa      	ldr	r2, [r7, #12]
 8005dda:	4013      	ands	r3, r2
 8005ddc:	d02e      	beq.n	8005e3c <HAL_DMA_IRQHandler+0xec>
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	2202      	movs	r2, #2
 8005de2:	4013      	ands	r3, r2
 8005de4:	d02a      	beq.n	8005e3c <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	2220      	movs	r2, #32
 8005dee:	4013      	ands	r3, r2
 8005df0:	d10b      	bne.n	8005e0a <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	681a      	ldr	r2, [r3, #0]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	210a      	movs	r1, #10
 8005dfe:	438a      	bics	r2, r1
 8005e00:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2225      	movs	r2, #37	; 0x25
 8005e06:	2101      	movs	r1, #1
 8005e08:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8005e0a:	4b29      	ldr	r3, [pc, #164]	; (8005eb0 <HAL_DMA_IRQHandler+0x160>)
 8005e0c:	6859      	ldr	r1, [r3, #4]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e12:	221c      	movs	r2, #28
 8005e14:	4013      	ands	r3, r2
 8005e16:	2202      	movs	r2, #2
 8005e18:	409a      	lsls	r2, r3
 8005e1a:	4b25      	ldr	r3, [pc, #148]	; (8005eb0 <HAL_DMA_IRQHandler+0x160>)
 8005e1c:	430a      	orrs	r2, r1
 8005e1e:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2224      	movs	r2, #36	; 0x24
 8005e24:	2100      	movs	r1, #0
 8005e26:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d03a      	beq.n	8005ea6 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e34:	687a      	ldr	r2, [r7, #4]
 8005e36:	0010      	movs	r0, r2
 8005e38:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8005e3a:	e034      	b.n	8005ea6 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e40:	221c      	movs	r2, #28
 8005e42:	4013      	ands	r3, r2
 8005e44:	2208      	movs	r2, #8
 8005e46:	409a      	lsls	r2, r3
 8005e48:	0013      	movs	r3, r2
 8005e4a:	68fa      	ldr	r2, [r7, #12]
 8005e4c:	4013      	ands	r3, r2
 8005e4e:	d02b      	beq.n	8005ea8 <HAL_DMA_IRQHandler+0x158>
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	2208      	movs	r2, #8
 8005e54:	4013      	ands	r3, r2
 8005e56:	d027      	beq.n	8005ea8 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	210e      	movs	r1, #14
 8005e64:	438a      	bics	r2, r1
 8005e66:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8005e68:	4b11      	ldr	r3, [pc, #68]	; (8005eb0 <HAL_DMA_IRQHandler+0x160>)
 8005e6a:	6859      	ldr	r1, [r3, #4]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e70:	221c      	movs	r2, #28
 8005e72:	4013      	ands	r3, r2
 8005e74:	2201      	movs	r2, #1
 8005e76:	409a      	lsls	r2, r3
 8005e78:	4b0d      	ldr	r3, [pc, #52]	; (8005eb0 <HAL_DMA_IRQHandler+0x160>)
 8005e7a:	430a      	orrs	r2, r1
 8005e7c:	605a      	str	r2, [r3, #4]
#endif

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2201      	movs	r2, #1
 8005e82:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2225      	movs	r2, #37	; 0x25
 8005e88:	2101      	movs	r1, #1
 8005e8a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2224      	movs	r2, #36	; 0x24
 8005e90:	2100      	movs	r1, #0
 8005e92:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d005      	beq.n	8005ea8 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ea0:	687a      	ldr	r2, [r7, #4]
 8005ea2:	0010      	movs	r0, r2
 8005ea4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005ea6:	46c0      	nop			; (mov r8, r8)
 8005ea8:	46c0      	nop			; (mov r8, r8)
}
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	b004      	add	sp, #16
 8005eae:	bd80      	pop	{r7, pc}
 8005eb0:	40020000 	.word	0x40020000

08005eb4 <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b082      	sub	sp, #8
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2225      	movs	r2, #37	; 0x25
 8005ec0:	5c9b      	ldrb	r3, [r3, r2]
 8005ec2:	b2db      	uxtb	r3, r3
}
 8005ec4:	0018      	movs	r0, r3
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	b002      	add	sp, #8
 8005eca:	bd80      	pop	{r7, pc}

08005ecc <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b084      	sub	sp, #16
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	60f8      	str	r0, [r7, #12]
 8005ed4:	60b9      	str	r1, [r7, #8]
 8005ed6:	607a      	str	r2, [r7, #4]
 8005ed8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ede:	68fa      	ldr	r2, [r7, #12]
 8005ee0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005ee2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d004      	beq.n	8005ef6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ef0:	68fa      	ldr	r2, [r7, #12]
 8005ef2:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005ef4:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8005ef6:	4b14      	ldr	r3, [pc, #80]	; (8005f48 <DMA_SetConfig+0x7c>)
 8005ef8:	6859      	ldr	r1, [r3, #4]
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005efe:	221c      	movs	r2, #28
 8005f00:	4013      	ands	r3, r2
 8005f02:	2201      	movs	r2, #1
 8005f04:	409a      	lsls	r2, r3
 8005f06:	4b10      	ldr	r3, [pc, #64]	; (8005f48 <DMA_SetConfig+0x7c>)
 8005f08:	430a      	orrs	r2, r1
 8005f0a:	605a      	str	r2, [r3, #4]
#endif

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	683a      	ldr	r2, [r7, #0]
 8005f12:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	2b10      	cmp	r3, #16
 8005f1a:	d108      	bne.n	8005f2e <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	687a      	ldr	r2, [r7, #4]
 8005f22:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	68ba      	ldr	r2, [r7, #8]
 8005f2a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005f2c:	e007      	b.n	8005f3e <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	68ba      	ldr	r2, [r7, #8]
 8005f34:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	687a      	ldr	r2, [r7, #4]
 8005f3c:	60da      	str	r2, [r3, #12]
}
 8005f3e:	46c0      	nop			; (mov r8, r8)
 8005f40:	46bd      	mov	sp, r7
 8005f42:	b004      	add	sp, #16
 8005f44:	bd80      	pop	{r7, pc}
 8005f46:	46c0      	nop			; (mov r8, r8)
 8005f48:	40020000 	.word	0x40020000

08005f4c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b084      	sub	sp, #16
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f58:	089b      	lsrs	r3, r3, #2
 8005f5a:	4a10      	ldr	r2, [pc, #64]	; (8005f9c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8005f5c:	4694      	mov	ip, r2
 8005f5e:	4463      	add	r3, ip
 8005f60:	009b      	lsls	r3, r3, #2
 8005f62:	001a      	movs	r2, r3
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	001a      	movs	r2, r3
 8005f6e:	23ff      	movs	r3, #255	; 0xff
 8005f70:	4013      	ands	r3, r2
 8005f72:	3b08      	subs	r3, #8
 8005f74:	2114      	movs	r1, #20
 8005f76:	0018      	movs	r0, r3
 8005f78:	f7fa f8c4 	bl	8000104 <__udivsi3>
 8005f7c:	0003      	movs	r3, r0
 8005f7e:	60fb      	str	r3, [r7, #12]
#endif

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	4a07      	ldr	r2, [pc, #28]	; (8005fa0 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8005f84:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	221f      	movs	r2, #31
 8005f8a:	4013      	ands	r3, r2
 8005f8c:	2201      	movs	r2, #1
 8005f8e:	409a      	lsls	r2, r3
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8005f94:	46c0      	nop			; (mov r8, r8)
 8005f96:	46bd      	mov	sp, r7
 8005f98:	b004      	add	sp, #16
 8005f9a:	bd80      	pop	{r7, pc}
 8005f9c:	10008200 	.word	0x10008200
 8005fa0:	40020880 	.word	0x40020880

08005fa4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b084      	sub	sp, #16
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	223f      	movs	r2, #63	; 0x3f
 8005fb2:	4013      	ands	r3, r2
 8005fb4:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	4a0a      	ldr	r2, [pc, #40]	; (8005fe4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005fba:	4694      	mov	ip, r2
 8005fbc:	4463      	add	r3, ip
 8005fbe:	009b      	lsls	r3, r3, #2
 8005fc0:	001a      	movs	r2, r3
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	4a07      	ldr	r2, [pc, #28]	; (8005fe8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005fca:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	3b01      	subs	r3, #1
 8005fd0:	2203      	movs	r2, #3
 8005fd2:	4013      	ands	r3, r2
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	409a      	lsls	r2, r3
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	659a      	str	r2, [r3, #88]	; 0x58
}
 8005fdc:	46c0      	nop			; (mov r8, r8)
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	b004      	add	sp, #16
 8005fe2:	bd80      	pop	{r7, pc}
 8005fe4:	1000823f 	.word	0x1000823f
 8005fe8:	40020940 	.word	0x40020940

08005fec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b086      	sub	sp, #24
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
 8005ff4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005ffa:	e147      	b.n	800628c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	2101      	movs	r1, #1
 8006002:	697a      	ldr	r2, [r7, #20]
 8006004:	4091      	lsls	r1, r2
 8006006:	000a      	movs	r2, r1
 8006008:	4013      	ands	r3, r2
 800600a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d100      	bne.n	8006014 <HAL_GPIO_Init+0x28>
 8006012:	e138      	b.n	8006286 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	2b01      	cmp	r3, #1
 800601a:	d00b      	beq.n	8006034 <HAL_GPIO_Init+0x48>
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	685b      	ldr	r3, [r3, #4]
 8006020:	2b02      	cmp	r3, #2
 8006022:	d007      	beq.n	8006034 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006028:	2b11      	cmp	r3, #17
 800602a:	d003      	beq.n	8006034 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	685b      	ldr	r3, [r3, #4]
 8006030:	2b12      	cmp	r3, #18
 8006032:	d130      	bne.n	8006096 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	689b      	ldr	r3, [r3, #8]
 8006038:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800603a:	697b      	ldr	r3, [r7, #20]
 800603c:	005b      	lsls	r3, r3, #1
 800603e:	2203      	movs	r2, #3
 8006040:	409a      	lsls	r2, r3
 8006042:	0013      	movs	r3, r2
 8006044:	43da      	mvns	r2, r3
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	4013      	ands	r3, r2
 800604a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	68da      	ldr	r2, [r3, #12]
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	005b      	lsls	r3, r3, #1
 8006054:	409a      	lsls	r2, r3
 8006056:	0013      	movs	r3, r2
 8006058:	693a      	ldr	r2, [r7, #16]
 800605a:	4313      	orrs	r3, r2
 800605c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	693a      	ldr	r2, [r7, #16]
 8006062:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800606a:	2201      	movs	r2, #1
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	409a      	lsls	r2, r3
 8006070:	0013      	movs	r3, r2
 8006072:	43da      	mvns	r2, r3
 8006074:	693b      	ldr	r3, [r7, #16]
 8006076:	4013      	ands	r3, r2
 8006078:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	091b      	lsrs	r3, r3, #4
 8006080:	2201      	movs	r2, #1
 8006082:	401a      	ands	r2, r3
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	409a      	lsls	r2, r3
 8006088:	0013      	movs	r3, r2
 800608a:	693a      	ldr	r2, [r7, #16]
 800608c:	4313      	orrs	r3, r2
 800608e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	693a      	ldr	r2, [r7, #16]
 8006094:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	68db      	ldr	r3, [r3, #12]
 800609a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800609c:	697b      	ldr	r3, [r7, #20]
 800609e:	005b      	lsls	r3, r3, #1
 80060a0:	2203      	movs	r2, #3
 80060a2:	409a      	lsls	r2, r3
 80060a4:	0013      	movs	r3, r2
 80060a6:	43da      	mvns	r2, r3
 80060a8:	693b      	ldr	r3, [r7, #16]
 80060aa:	4013      	ands	r3, r2
 80060ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	689a      	ldr	r2, [r3, #8]
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	005b      	lsls	r3, r3, #1
 80060b6:	409a      	lsls	r2, r3
 80060b8:	0013      	movs	r3, r2
 80060ba:	693a      	ldr	r2, [r7, #16]
 80060bc:	4313      	orrs	r3, r2
 80060be:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	693a      	ldr	r2, [r7, #16]
 80060c4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	685b      	ldr	r3, [r3, #4]
 80060ca:	2b02      	cmp	r3, #2
 80060cc:	d003      	beq.n	80060d6 <HAL_GPIO_Init+0xea>
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	685b      	ldr	r3, [r3, #4]
 80060d2:	2b12      	cmp	r3, #18
 80060d4:	d123      	bne.n	800611e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	08da      	lsrs	r2, r3, #3
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	3208      	adds	r2, #8
 80060de:	0092      	lsls	r2, r2, #2
 80060e0:	58d3      	ldr	r3, [r2, r3]
 80060e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	2207      	movs	r2, #7
 80060e8:	4013      	ands	r3, r2
 80060ea:	009b      	lsls	r3, r3, #2
 80060ec:	220f      	movs	r2, #15
 80060ee:	409a      	lsls	r2, r3
 80060f0:	0013      	movs	r3, r2
 80060f2:	43da      	mvns	r2, r3
 80060f4:	693b      	ldr	r3, [r7, #16]
 80060f6:	4013      	ands	r3, r2
 80060f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	691a      	ldr	r2, [r3, #16]
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	2107      	movs	r1, #7
 8006102:	400b      	ands	r3, r1
 8006104:	009b      	lsls	r3, r3, #2
 8006106:	409a      	lsls	r2, r3
 8006108:	0013      	movs	r3, r2
 800610a:	693a      	ldr	r2, [r7, #16]
 800610c:	4313      	orrs	r3, r2
 800610e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	08da      	lsrs	r2, r3, #3
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	3208      	adds	r2, #8
 8006118:	0092      	lsls	r2, r2, #2
 800611a:	6939      	ldr	r1, [r7, #16]
 800611c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006124:	697b      	ldr	r3, [r7, #20]
 8006126:	005b      	lsls	r3, r3, #1
 8006128:	2203      	movs	r2, #3
 800612a:	409a      	lsls	r2, r3
 800612c:	0013      	movs	r3, r2
 800612e:	43da      	mvns	r2, r3
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	4013      	ands	r3, r2
 8006134:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	685b      	ldr	r3, [r3, #4]
 800613a:	2203      	movs	r2, #3
 800613c:	401a      	ands	r2, r3
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	005b      	lsls	r3, r3, #1
 8006142:	409a      	lsls	r2, r3
 8006144:	0013      	movs	r3, r2
 8006146:	693a      	ldr	r2, [r7, #16]
 8006148:	4313      	orrs	r3, r2
 800614a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	693a      	ldr	r2, [r7, #16]
 8006150:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	685a      	ldr	r2, [r3, #4]
 8006156:	2380      	movs	r3, #128	; 0x80
 8006158:	055b      	lsls	r3, r3, #21
 800615a:	4013      	ands	r3, r2
 800615c:	d100      	bne.n	8006160 <HAL_GPIO_Init+0x174>
 800615e:	e092      	b.n	8006286 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8006160:	4a50      	ldr	r2, [pc, #320]	; (80062a4 <HAL_GPIO_Init+0x2b8>)
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	089b      	lsrs	r3, r3, #2
 8006166:	3318      	adds	r3, #24
 8006168:	009b      	lsls	r3, r3, #2
 800616a:	589b      	ldr	r3, [r3, r2]
 800616c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800616e:	697b      	ldr	r3, [r7, #20]
 8006170:	2203      	movs	r2, #3
 8006172:	4013      	ands	r3, r2
 8006174:	00db      	lsls	r3, r3, #3
 8006176:	220f      	movs	r2, #15
 8006178:	409a      	lsls	r2, r3
 800617a:	0013      	movs	r3, r2
 800617c:	43da      	mvns	r2, r3
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	4013      	ands	r3, r2
 8006182:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8006184:	687a      	ldr	r2, [r7, #4]
 8006186:	23a0      	movs	r3, #160	; 0xa0
 8006188:	05db      	lsls	r3, r3, #23
 800618a:	429a      	cmp	r2, r3
 800618c:	d013      	beq.n	80061b6 <HAL_GPIO_Init+0x1ca>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	4a45      	ldr	r2, [pc, #276]	; (80062a8 <HAL_GPIO_Init+0x2bc>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d00d      	beq.n	80061b2 <HAL_GPIO_Init+0x1c6>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	4a44      	ldr	r2, [pc, #272]	; (80062ac <HAL_GPIO_Init+0x2c0>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d007      	beq.n	80061ae <HAL_GPIO_Init+0x1c2>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	4a43      	ldr	r2, [pc, #268]	; (80062b0 <HAL_GPIO_Init+0x2c4>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d101      	bne.n	80061aa <HAL_GPIO_Init+0x1be>
 80061a6:	2303      	movs	r3, #3
 80061a8:	e006      	b.n	80061b8 <HAL_GPIO_Init+0x1cc>
 80061aa:	2305      	movs	r3, #5
 80061ac:	e004      	b.n	80061b8 <HAL_GPIO_Init+0x1cc>
 80061ae:	2302      	movs	r3, #2
 80061b0:	e002      	b.n	80061b8 <HAL_GPIO_Init+0x1cc>
 80061b2:	2301      	movs	r3, #1
 80061b4:	e000      	b.n	80061b8 <HAL_GPIO_Init+0x1cc>
 80061b6:	2300      	movs	r3, #0
 80061b8:	697a      	ldr	r2, [r7, #20]
 80061ba:	2103      	movs	r1, #3
 80061bc:	400a      	ands	r2, r1
 80061be:	00d2      	lsls	r2, r2, #3
 80061c0:	4093      	lsls	r3, r2
 80061c2:	693a      	ldr	r2, [r7, #16]
 80061c4:	4313      	orrs	r3, r2
 80061c6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80061c8:	4936      	ldr	r1, [pc, #216]	; (80062a4 <HAL_GPIO_Init+0x2b8>)
 80061ca:	697b      	ldr	r3, [r7, #20]
 80061cc:	089b      	lsrs	r3, r3, #2
 80061ce:	3318      	adds	r3, #24
 80061d0:	009b      	lsls	r3, r3, #2
 80061d2:	693a      	ldr	r2, [r7, #16]
 80061d4:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80061d6:	4a33      	ldr	r2, [pc, #204]	; (80062a4 <HAL_GPIO_Init+0x2b8>)
 80061d8:	2380      	movs	r3, #128	; 0x80
 80061da:	58d3      	ldr	r3, [r2, r3]
 80061dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	43da      	mvns	r2, r3
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	4013      	ands	r3, r2
 80061e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	685a      	ldr	r2, [r3, #4]
 80061ec:	2380      	movs	r3, #128	; 0x80
 80061ee:	025b      	lsls	r3, r3, #9
 80061f0:	4013      	ands	r3, r2
 80061f2:	d003      	beq.n	80061fc <HAL_GPIO_Init+0x210>
        {
          temp |= iocurrent;
 80061f4:	693a      	ldr	r2, [r7, #16]
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	4313      	orrs	r3, r2
 80061fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80061fc:	4929      	ldr	r1, [pc, #164]	; (80062a4 <HAL_GPIO_Init+0x2b8>)
 80061fe:	2280      	movs	r2, #128	; 0x80
 8006200:	693b      	ldr	r3, [r7, #16]
 8006202:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 8006204:	4a27      	ldr	r2, [pc, #156]	; (80062a4 <HAL_GPIO_Init+0x2b8>)
 8006206:	2384      	movs	r3, #132	; 0x84
 8006208:	58d3      	ldr	r3, [r2, r3]
 800620a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	43da      	mvns	r2, r3
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	4013      	ands	r3, r2
 8006214:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	685a      	ldr	r2, [r3, #4]
 800621a:	2380      	movs	r3, #128	; 0x80
 800621c:	029b      	lsls	r3, r3, #10
 800621e:	4013      	ands	r3, r2
 8006220:	d003      	beq.n	800622a <HAL_GPIO_Init+0x23e>
        {
          temp |= iocurrent;
 8006222:	693a      	ldr	r2, [r7, #16]
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	4313      	orrs	r3, r2
 8006228:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800622a:	491e      	ldr	r1, [pc, #120]	; (80062a4 <HAL_GPIO_Init+0x2b8>)
 800622c:	2284      	movs	r2, #132	; 0x84
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006232:	4b1c      	ldr	r3, [pc, #112]	; (80062a4 <HAL_GPIO_Init+0x2b8>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	43da      	mvns	r2, r3
 800623c:	693b      	ldr	r3, [r7, #16]
 800623e:	4013      	ands	r3, r2
 8006240:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	685a      	ldr	r2, [r3, #4]
 8006246:	2380      	movs	r3, #128	; 0x80
 8006248:	035b      	lsls	r3, r3, #13
 800624a:	4013      	ands	r3, r2
 800624c:	d003      	beq.n	8006256 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800624e:	693a      	ldr	r2, [r7, #16]
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	4313      	orrs	r3, r2
 8006254:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006256:	4b13      	ldr	r3, [pc, #76]	; (80062a4 <HAL_GPIO_Init+0x2b8>)
 8006258:	693a      	ldr	r2, [r7, #16]
 800625a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800625c:	4b11      	ldr	r3, [pc, #68]	; (80062a4 <HAL_GPIO_Init+0x2b8>)
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	43da      	mvns	r2, r3
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	4013      	ands	r3, r2
 800626a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	685a      	ldr	r2, [r3, #4]
 8006270:	2380      	movs	r3, #128	; 0x80
 8006272:	039b      	lsls	r3, r3, #14
 8006274:	4013      	ands	r3, r2
 8006276:	d003      	beq.n	8006280 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006278:	693a      	ldr	r2, [r7, #16]
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	4313      	orrs	r3, r2
 800627e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006280:	4b08      	ldr	r3, [pc, #32]	; (80062a4 <HAL_GPIO_Init+0x2b8>)
 8006282:	693a      	ldr	r2, [r7, #16]
 8006284:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8006286:	697b      	ldr	r3, [r7, #20]
 8006288:	3301      	adds	r3, #1
 800628a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	681a      	ldr	r2, [r3, #0]
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	40da      	lsrs	r2, r3
 8006294:	1e13      	subs	r3, r2, #0
 8006296:	d000      	beq.n	800629a <HAL_GPIO_Init+0x2ae>
 8006298:	e6b0      	b.n	8005ffc <HAL_GPIO_Init+0x10>
  }
}
 800629a:	46c0      	nop			; (mov r8, r8)
 800629c:	46c0      	nop			; (mov r8, r8)
 800629e:	46bd      	mov	sp, r7
 80062a0:	b006      	add	sp, #24
 80062a2:	bd80      	pop	{r7, pc}
 80062a4:	40021800 	.word	0x40021800
 80062a8:	50000400 	.word	0x50000400
 80062ac:	50000800 	.word	0x50000800
 80062b0:	50000c00 	.word	0x50000c00

080062b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b082      	sub	sp, #8
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d101      	bne.n	80062c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80062c2:	2301      	movs	r3, #1
 80062c4:	e082      	b.n	80063cc <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2241      	movs	r2, #65	; 0x41
 80062ca:	5c9b      	ldrb	r3, [r3, r2]
 80062cc:	b2db      	uxtb	r3, r3
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d107      	bne.n	80062e2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2240      	movs	r2, #64	; 0x40
 80062d6:	2100      	movs	r1, #0
 80062d8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	0018      	movs	r0, r3
 80062de:	f7fe fba1 	bl	8004a24 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2241      	movs	r2, #65	; 0x41
 80062e6:	2124      	movs	r1, #36	; 0x24
 80062e8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	681a      	ldr	r2, [r3, #0]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	2101      	movs	r1, #1
 80062f6:	438a      	bics	r2, r1
 80062f8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	685a      	ldr	r2, [r3, #4]
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4934      	ldr	r1, [pc, #208]	; (80063d4 <HAL_I2C_Init+0x120>)
 8006304:	400a      	ands	r2, r1
 8006306:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	689a      	ldr	r2, [r3, #8]
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4931      	ldr	r1, [pc, #196]	; (80063d8 <HAL_I2C_Init+0x124>)
 8006314:	400a      	ands	r2, r1
 8006316:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	68db      	ldr	r3, [r3, #12]
 800631c:	2b01      	cmp	r3, #1
 800631e:	d108      	bne.n	8006332 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	689a      	ldr	r2, [r3, #8]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	2180      	movs	r1, #128	; 0x80
 800632a:	0209      	lsls	r1, r1, #8
 800632c:	430a      	orrs	r2, r1
 800632e:	609a      	str	r2, [r3, #8]
 8006330:	e007      	b.n	8006342 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	689a      	ldr	r2, [r3, #8]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	2184      	movs	r1, #132	; 0x84
 800633c:	0209      	lsls	r1, r1, #8
 800633e:	430a      	orrs	r2, r1
 8006340:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	68db      	ldr	r3, [r3, #12]
 8006346:	2b02      	cmp	r3, #2
 8006348:	d104      	bne.n	8006354 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	2280      	movs	r2, #128	; 0x80
 8006350:	0112      	lsls	r2, r2, #4
 8006352:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	685a      	ldr	r2, [r3, #4]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	491f      	ldr	r1, [pc, #124]	; (80063dc <HAL_I2C_Init+0x128>)
 8006360:	430a      	orrs	r2, r1
 8006362:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	68da      	ldr	r2, [r3, #12]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	491a      	ldr	r1, [pc, #104]	; (80063d8 <HAL_I2C_Init+0x124>)
 8006370:	400a      	ands	r2, r1
 8006372:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	691a      	ldr	r2, [r3, #16]
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	695b      	ldr	r3, [r3, #20]
 800637c:	431a      	orrs	r2, r3
 800637e:	0011      	movs	r1, r2
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	699b      	ldr	r3, [r3, #24]
 8006384:	021a      	lsls	r2, r3, #8
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	430a      	orrs	r2, r1
 800638c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	69d9      	ldr	r1, [r3, #28]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6a1a      	ldr	r2, [r3, #32]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	430a      	orrs	r2, r1
 800639c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	681a      	ldr	r2, [r3, #0]
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	2101      	movs	r1, #1
 80063aa:	430a      	orrs	r2, r1
 80063ac:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2200      	movs	r2, #0
 80063b2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2241      	movs	r2, #65	; 0x41
 80063b8:	2120      	movs	r1, #32
 80063ba:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2200      	movs	r2, #0
 80063c0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2242      	movs	r2, #66	; 0x42
 80063c6:	2100      	movs	r1, #0
 80063c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80063ca:	2300      	movs	r3, #0
}
 80063cc:	0018      	movs	r0, r3
 80063ce:	46bd      	mov	sp, r7
 80063d0:	b002      	add	sp, #8
 80063d2:	bd80      	pop	{r7, pc}
 80063d4:	f0ffffff 	.word	0xf0ffffff
 80063d8:	ffff7fff 	.word	0xffff7fff
 80063dc:	02008000 	.word	0x02008000

080063e0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063e0:	b590      	push	{r4, r7, lr}
 80063e2:	b089      	sub	sp, #36	; 0x24
 80063e4:	af02      	add	r7, sp, #8
 80063e6:	60f8      	str	r0, [r7, #12]
 80063e8:	0008      	movs	r0, r1
 80063ea:	607a      	str	r2, [r7, #4]
 80063ec:	0019      	movs	r1, r3
 80063ee:	230a      	movs	r3, #10
 80063f0:	18fb      	adds	r3, r7, r3
 80063f2:	1c02      	adds	r2, r0, #0
 80063f4:	801a      	strh	r2, [r3, #0]
 80063f6:	2308      	movs	r3, #8
 80063f8:	18fb      	adds	r3, r7, r3
 80063fa:	1c0a      	adds	r2, r1, #0
 80063fc:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2241      	movs	r2, #65	; 0x41
 8006402:	5c9b      	ldrb	r3, [r3, r2]
 8006404:	b2db      	uxtb	r3, r3
 8006406:	2b20      	cmp	r3, #32
 8006408:	d000      	beq.n	800640c <HAL_I2C_Master_Transmit+0x2c>
 800640a:	e0e7      	b.n	80065dc <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2240      	movs	r2, #64	; 0x40
 8006410:	5c9b      	ldrb	r3, [r3, r2]
 8006412:	2b01      	cmp	r3, #1
 8006414:	d101      	bne.n	800641a <HAL_I2C_Master_Transmit+0x3a>
 8006416:	2302      	movs	r3, #2
 8006418:	e0e1      	b.n	80065de <HAL_I2C_Master_Transmit+0x1fe>
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2240      	movs	r2, #64	; 0x40
 800641e:	2101      	movs	r1, #1
 8006420:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006422:	f7fe ff99 	bl	8005358 <HAL_GetTick>
 8006426:	0003      	movs	r3, r0
 8006428:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800642a:	2380      	movs	r3, #128	; 0x80
 800642c:	0219      	lsls	r1, r3, #8
 800642e:	68f8      	ldr	r0, [r7, #12]
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	9300      	str	r3, [sp, #0]
 8006434:	2319      	movs	r3, #25
 8006436:	2201      	movs	r2, #1
 8006438:	f000 fe76 	bl	8007128 <I2C_WaitOnFlagUntilTimeout>
 800643c:	1e03      	subs	r3, r0, #0
 800643e:	d001      	beq.n	8006444 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8006440:	2301      	movs	r3, #1
 8006442:	e0cc      	b.n	80065de <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2241      	movs	r2, #65	; 0x41
 8006448:	2121      	movs	r1, #33	; 0x21
 800644a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	2242      	movs	r2, #66	; 0x42
 8006450:	2110      	movs	r1, #16
 8006452:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2200      	movs	r2, #0
 8006458:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	687a      	ldr	r2, [r7, #4]
 800645e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	2208      	movs	r2, #8
 8006464:	18ba      	adds	r2, r7, r2
 8006466:	8812      	ldrh	r2, [r2, #0]
 8006468:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	2200      	movs	r2, #0
 800646e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006474:	b29b      	uxth	r3, r3
 8006476:	2bff      	cmp	r3, #255	; 0xff
 8006478:	d911      	bls.n	800649e <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	22ff      	movs	r2, #255	; 0xff
 800647e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006484:	b2da      	uxtb	r2, r3
 8006486:	2380      	movs	r3, #128	; 0x80
 8006488:	045c      	lsls	r4, r3, #17
 800648a:	230a      	movs	r3, #10
 800648c:	18fb      	adds	r3, r7, r3
 800648e:	8819      	ldrh	r1, [r3, #0]
 8006490:	68f8      	ldr	r0, [r7, #12]
 8006492:	4b55      	ldr	r3, [pc, #340]	; (80065e8 <HAL_I2C_Master_Transmit+0x208>)
 8006494:	9300      	str	r3, [sp, #0]
 8006496:	0023      	movs	r3, r4
 8006498:	f000 ff66 	bl	8007368 <I2C_TransferConfig>
 800649c:	e075      	b.n	800658a <HAL_I2C_Master_Transmit+0x1aa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064a2:	b29a      	uxth	r2, r3
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064ac:	b2da      	uxtb	r2, r3
 80064ae:	2380      	movs	r3, #128	; 0x80
 80064b0:	049c      	lsls	r4, r3, #18
 80064b2:	230a      	movs	r3, #10
 80064b4:	18fb      	adds	r3, r7, r3
 80064b6:	8819      	ldrh	r1, [r3, #0]
 80064b8:	68f8      	ldr	r0, [r7, #12]
 80064ba:	4b4b      	ldr	r3, [pc, #300]	; (80065e8 <HAL_I2C_Master_Transmit+0x208>)
 80064bc:	9300      	str	r3, [sp, #0]
 80064be:	0023      	movs	r3, r4
 80064c0:	f000 ff52 	bl	8007368 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80064c4:	e061      	b.n	800658a <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80064c6:	697a      	ldr	r2, [r7, #20]
 80064c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	0018      	movs	r0, r3
 80064ce:	f000 fe6a 	bl	80071a6 <I2C_WaitOnTXISFlagUntilTimeout>
 80064d2:	1e03      	subs	r3, r0, #0
 80064d4:	d001      	beq.n	80064da <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	e081      	b.n	80065de <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064de:	781a      	ldrb	r2, [r3, #0]
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064ea:	1c5a      	adds	r2, r3, #1
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064f4:	b29b      	uxth	r3, r3
 80064f6:	3b01      	subs	r3, #1
 80064f8:	b29a      	uxth	r2, r3
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006502:	3b01      	subs	r3, #1
 8006504:	b29a      	uxth	r2, r3
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800650e:	b29b      	uxth	r3, r3
 8006510:	2b00      	cmp	r3, #0
 8006512:	d03a      	beq.n	800658a <HAL_I2C_Master_Transmit+0x1aa>
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006518:	2b00      	cmp	r3, #0
 800651a:	d136      	bne.n	800658a <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800651c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800651e:	68f8      	ldr	r0, [r7, #12]
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	9300      	str	r3, [sp, #0]
 8006524:	0013      	movs	r3, r2
 8006526:	2200      	movs	r2, #0
 8006528:	2180      	movs	r1, #128	; 0x80
 800652a:	f000 fdfd 	bl	8007128 <I2C_WaitOnFlagUntilTimeout>
 800652e:	1e03      	subs	r3, r0, #0
 8006530:	d001      	beq.n	8006536 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8006532:	2301      	movs	r3, #1
 8006534:	e053      	b.n	80065de <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800653a:	b29b      	uxth	r3, r3
 800653c:	2bff      	cmp	r3, #255	; 0xff
 800653e:	d911      	bls.n	8006564 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	22ff      	movs	r2, #255	; 0xff
 8006544:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800654a:	b2da      	uxtb	r2, r3
 800654c:	2380      	movs	r3, #128	; 0x80
 800654e:	045c      	lsls	r4, r3, #17
 8006550:	230a      	movs	r3, #10
 8006552:	18fb      	adds	r3, r7, r3
 8006554:	8819      	ldrh	r1, [r3, #0]
 8006556:	68f8      	ldr	r0, [r7, #12]
 8006558:	2300      	movs	r3, #0
 800655a:	9300      	str	r3, [sp, #0]
 800655c:	0023      	movs	r3, r4
 800655e:	f000 ff03 	bl	8007368 <I2C_TransferConfig>
 8006562:	e012      	b.n	800658a <HAL_I2C_Master_Transmit+0x1aa>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006568:	b29a      	uxth	r2, r3
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006572:	b2da      	uxtb	r2, r3
 8006574:	2380      	movs	r3, #128	; 0x80
 8006576:	049c      	lsls	r4, r3, #18
 8006578:	230a      	movs	r3, #10
 800657a:	18fb      	adds	r3, r7, r3
 800657c:	8819      	ldrh	r1, [r3, #0]
 800657e:	68f8      	ldr	r0, [r7, #12]
 8006580:	2300      	movs	r3, #0
 8006582:	9300      	str	r3, [sp, #0]
 8006584:	0023      	movs	r3, r4
 8006586:	f000 feef 	bl	8007368 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800658e:	b29b      	uxth	r3, r3
 8006590:	2b00      	cmp	r3, #0
 8006592:	d198      	bne.n	80064c6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006594:	697a      	ldr	r2, [r7, #20]
 8006596:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	0018      	movs	r0, r3
 800659c:	f000 fe42 	bl	8007224 <I2C_WaitOnSTOPFlagUntilTimeout>
 80065a0:	1e03      	subs	r3, r0, #0
 80065a2:	d001      	beq.n	80065a8 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 80065a4:	2301      	movs	r3, #1
 80065a6:	e01a      	b.n	80065de <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	2220      	movs	r2, #32
 80065ae:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	685a      	ldr	r2, [r3, #4]
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	490c      	ldr	r1, [pc, #48]	; (80065ec <HAL_I2C_Master_Transmit+0x20c>)
 80065bc:	400a      	ands	r2, r1
 80065be:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	2241      	movs	r2, #65	; 0x41
 80065c4:	2120      	movs	r1, #32
 80065c6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2242      	movs	r2, #66	; 0x42
 80065cc:	2100      	movs	r1, #0
 80065ce:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	2240      	movs	r2, #64	; 0x40
 80065d4:	2100      	movs	r1, #0
 80065d6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80065d8:	2300      	movs	r3, #0
 80065da:	e000      	b.n	80065de <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 80065dc:	2302      	movs	r3, #2
  }
}
 80065de:	0018      	movs	r0, r3
 80065e0:	46bd      	mov	sp, r7
 80065e2:	b007      	add	sp, #28
 80065e4:	bd90      	pop	{r4, r7, pc}
 80065e6:	46c0      	nop			; (mov r8, r8)
 80065e8:	80002000 	.word	0x80002000
 80065ec:	fe00e800 	.word	0xfe00e800

080065f0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b084      	sub	sp, #16
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	699b      	ldr	r3, [r3, #24]
 80065fe:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800660c:	2b00      	cmp	r3, #0
 800660e:	d005      	beq.n	800661c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006614:	68ba      	ldr	r2, [r7, #8]
 8006616:	68f9      	ldr	r1, [r7, #12]
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	4798      	blx	r3
  }
}
 800661c:	46c0      	nop			; (mov r8, r8)
 800661e:	46bd      	mov	sp, r7
 8006620:	b004      	add	sp, #16
 8006622:	bd80      	pop	{r7, pc}

08006624 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b086      	sub	sp, #24
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	699b      	ldr	r3, [r3, #24]
 8006632:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800663c:	697b      	ldr	r3, [r7, #20]
 800663e:	0a1b      	lsrs	r3, r3, #8
 8006640:	001a      	movs	r2, r3
 8006642:	2301      	movs	r3, #1
 8006644:	4013      	ands	r3, r2
 8006646:	d010      	beq.n	800666a <HAL_I2C_ER_IRQHandler+0x46>
 8006648:	693b      	ldr	r3, [r7, #16]
 800664a:	09db      	lsrs	r3, r3, #7
 800664c:	001a      	movs	r2, r3
 800664e:	2301      	movs	r3, #1
 8006650:	4013      	ands	r3, r2
 8006652:	d00a      	beq.n	800666a <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006658:	2201      	movs	r2, #1
 800665a:	431a      	orrs	r2, r3
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	2280      	movs	r2, #128	; 0x80
 8006666:	0052      	lsls	r2, r2, #1
 8006668:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800666a:	697b      	ldr	r3, [r7, #20]
 800666c:	0a9b      	lsrs	r3, r3, #10
 800666e:	001a      	movs	r2, r3
 8006670:	2301      	movs	r3, #1
 8006672:	4013      	ands	r3, r2
 8006674:	d010      	beq.n	8006698 <HAL_I2C_ER_IRQHandler+0x74>
 8006676:	693b      	ldr	r3, [r7, #16]
 8006678:	09db      	lsrs	r3, r3, #7
 800667a:	001a      	movs	r2, r3
 800667c:	2301      	movs	r3, #1
 800667e:	4013      	ands	r3, r2
 8006680:	d00a      	beq.n	8006698 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006686:	2208      	movs	r2, #8
 8006688:	431a      	orrs	r2, r3
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	2280      	movs	r2, #128	; 0x80
 8006694:	00d2      	lsls	r2, r2, #3
 8006696:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	0a5b      	lsrs	r3, r3, #9
 800669c:	001a      	movs	r2, r3
 800669e:	2301      	movs	r3, #1
 80066a0:	4013      	ands	r3, r2
 80066a2:	d010      	beq.n	80066c6 <HAL_I2C_ER_IRQHandler+0xa2>
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	09db      	lsrs	r3, r3, #7
 80066a8:	001a      	movs	r2, r3
 80066aa:	2301      	movs	r3, #1
 80066ac:	4013      	ands	r3, r2
 80066ae:	d00a      	beq.n	80066c6 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066b4:	2202      	movs	r2, #2
 80066b6:	431a      	orrs	r2, r3
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	2280      	movs	r2, #128	; 0x80
 80066c2:	0092      	lsls	r2, r2, #2
 80066c4:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066ca:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	220b      	movs	r2, #11
 80066d0:	4013      	ands	r3, r2
 80066d2:	d005      	beq.n	80066e0 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 80066d4:	68fa      	ldr	r2, [r7, #12]
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	0011      	movs	r1, r2
 80066da:	0018      	movs	r0, r3
 80066dc:	f000 fbd8 	bl	8006e90 <I2C_ITError>
  }
}
 80066e0:	46c0      	nop			; (mov r8, r8)
 80066e2:	46bd      	mov	sp, r7
 80066e4:	b006      	add	sp, #24
 80066e6:	bd80      	pop	{r7, pc}

080066e8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b082      	sub	sp, #8
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80066f0:	46c0      	nop			; (mov r8, r8)
 80066f2:	46bd      	mov	sp, r7
 80066f4:	b002      	add	sp, #8
 80066f6:	bd80      	pop	{r7, pc}

080066f8 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b082      	sub	sp, #8
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006700:	46c0      	nop			; (mov r8, r8)
 8006702:	46bd      	mov	sp, r7
 8006704:	b002      	add	sp, #8
 8006706:	bd80      	pop	{r7, pc}

08006708 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b082      	sub	sp, #8
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
 8006710:	0008      	movs	r0, r1
 8006712:	0011      	movs	r1, r2
 8006714:	1cfb      	adds	r3, r7, #3
 8006716:	1c02      	adds	r2, r0, #0
 8006718:	701a      	strb	r2, [r3, #0]
 800671a:	003b      	movs	r3, r7
 800671c:	1c0a      	adds	r2, r1, #0
 800671e:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006720:	46c0      	nop			; (mov r8, r8)
 8006722:	46bd      	mov	sp, r7
 8006724:	b002      	add	sp, #8
 8006726:	bd80      	pop	{r7, pc}

08006728 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b082      	sub	sp, #8
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8006730:	46c0      	nop			; (mov r8, r8)
 8006732:	46bd      	mov	sp, r7
 8006734:	b002      	add	sp, #8
 8006736:	bd80      	pop	{r7, pc}

08006738 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b082      	sub	sp, #8
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006740:	46c0      	nop			; (mov r8, r8)
 8006742:	46bd      	mov	sp, r7
 8006744:	b002      	add	sp, #8
 8006746:	bd80      	pop	{r7, pc}

08006748 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b082      	sub	sp, #8
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006750:	46c0      	nop			; (mov r8, r8)
 8006752:	46bd      	mov	sp, r7
 8006754:	b002      	add	sp, #8
 8006756:	bd80      	pop	{r7, pc}

08006758 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b086      	sub	sp, #24
 800675c:	af00      	add	r7, sp, #0
 800675e:	60f8      	str	r0, [r7, #12]
 8006760:	60b9      	str	r1, [r7, #8]
 8006762:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006768:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2240      	movs	r2, #64	; 0x40
 8006772:	5c9b      	ldrb	r3, [r3, r2]
 8006774:	2b01      	cmp	r3, #1
 8006776:	d101      	bne.n	800677c <I2C_Slave_ISR_IT+0x24>
 8006778:	2302      	movs	r3, #2
 800677a:	e0fa      	b.n	8006972 <I2C_Slave_ISR_IT+0x21a>
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	2240      	movs	r2, #64	; 0x40
 8006780:	2101      	movs	r1, #1
 8006782:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006784:	693b      	ldr	r3, [r7, #16]
 8006786:	095b      	lsrs	r3, r3, #5
 8006788:	001a      	movs	r2, r3
 800678a:	2301      	movs	r3, #1
 800678c:	4013      	ands	r3, r2
 800678e:	d00b      	beq.n	80067a8 <I2C_Slave_ISR_IT+0x50>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	095b      	lsrs	r3, r3, #5
 8006794:	001a      	movs	r2, r3
 8006796:	2301      	movs	r3, #1
 8006798:	4013      	ands	r3, r2
 800679a:	d005      	beq.n	80067a8 <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800679c:	693a      	ldr	r2, [r7, #16]
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	0011      	movs	r1, r2
 80067a2:	0018      	movs	r0, r3
 80067a4:	f000 f9f6 	bl	8006b94 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80067a8:	693b      	ldr	r3, [r7, #16]
 80067aa:	091b      	lsrs	r3, r3, #4
 80067ac:	001a      	movs	r2, r3
 80067ae:	2301      	movs	r3, #1
 80067b0:	4013      	ands	r3, r2
 80067b2:	d054      	beq.n	800685e <I2C_Slave_ISR_IT+0x106>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	091b      	lsrs	r3, r3, #4
 80067b8:	001a      	movs	r2, r3
 80067ba:	2301      	movs	r3, #1
 80067bc:	4013      	ands	r3, r2
 80067be:	d04e      	beq.n	800685e <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067c4:	b29b      	uxth	r3, r3
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d12d      	bne.n	8006826 <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	2241      	movs	r2, #65	; 0x41
 80067ce:	5c9b      	ldrb	r3, [r3, r2]
 80067d0:	b2db      	uxtb	r3, r3
 80067d2:	2b28      	cmp	r3, #40	; 0x28
 80067d4:	d10b      	bne.n	80067ee <I2C_Slave_ISR_IT+0x96>
 80067d6:	697a      	ldr	r2, [r7, #20]
 80067d8:	2380      	movs	r3, #128	; 0x80
 80067da:	049b      	lsls	r3, r3, #18
 80067dc:	429a      	cmp	r2, r3
 80067de:	d106      	bne.n	80067ee <I2C_Slave_ISR_IT+0x96>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80067e0:	693a      	ldr	r2, [r7, #16]
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	0011      	movs	r1, r2
 80067e6:	0018      	movs	r0, r3
 80067e8:	f000 faf8 	bl	8006ddc <I2C_ITListenCplt>
 80067ec:	e036      	b.n	800685c <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2241      	movs	r2, #65	; 0x41
 80067f2:	5c9b      	ldrb	r3, [r3, r2]
 80067f4:	b2db      	uxtb	r3, r3
 80067f6:	2b29      	cmp	r3, #41	; 0x29
 80067f8:	d110      	bne.n	800681c <I2C_Slave_ISR_IT+0xc4>
 80067fa:	697b      	ldr	r3, [r7, #20]
 80067fc:	4a5f      	ldr	r2, [pc, #380]	; (800697c <I2C_Slave_ISR_IT+0x224>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d00c      	beq.n	800681c <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	2210      	movs	r2, #16
 8006808:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	0018      	movs	r0, r3
 800680e:	f000 fc4a 	bl	80070a6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	0018      	movs	r0, r3
 8006816:	f000 f957 	bl	8006ac8 <I2C_ITSlaveSeqCplt>
 800681a:	e01f      	b.n	800685c <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	2210      	movs	r2, #16
 8006822:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8006824:	e09d      	b.n	8006962 <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	2210      	movs	r2, #16
 800682c:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006832:	2204      	movs	r2, #4
 8006834:	431a      	orrs	r2, r3
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800683a:	697b      	ldr	r3, [r7, #20]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d005      	beq.n	800684c <I2C_Slave_ISR_IT+0xf4>
 8006840:	697a      	ldr	r2, [r7, #20]
 8006842:	2380      	movs	r3, #128	; 0x80
 8006844:	045b      	lsls	r3, r3, #17
 8006846:	429a      	cmp	r2, r3
 8006848:	d000      	beq.n	800684c <I2C_Slave_ISR_IT+0xf4>
 800684a:	e08a      	b.n	8006962 <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	0011      	movs	r1, r2
 8006854:	0018      	movs	r0, r3
 8006856:	f000 fb1b 	bl	8006e90 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800685a:	e082      	b.n	8006962 <I2C_Slave_ISR_IT+0x20a>
 800685c:	e081      	b.n	8006962 <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800685e:	693b      	ldr	r3, [r7, #16]
 8006860:	089b      	lsrs	r3, r3, #2
 8006862:	001a      	movs	r2, r3
 8006864:	2301      	movs	r3, #1
 8006866:	4013      	ands	r3, r2
 8006868:	d031      	beq.n	80068ce <I2C_Slave_ISR_IT+0x176>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	089b      	lsrs	r3, r3, #2
 800686e:	001a      	movs	r2, r3
 8006870:	2301      	movs	r3, #1
 8006872:	4013      	ands	r3, r2
 8006874:	d02b      	beq.n	80068ce <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800687a:	b29b      	uxth	r3, r3
 800687c:	2b00      	cmp	r3, #0
 800687e:	d018      	beq.n	80068b2 <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800688a:	b2d2      	uxtb	r2, r2
 800688c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006892:	1c5a      	adds	r2, r3, #1
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800689c:	3b01      	subs	r3, #1
 800689e:	b29a      	uxth	r2, r3
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068a8:	b29b      	uxth	r3, r3
 80068aa:	3b01      	subs	r3, #1
 80068ac:	b29a      	uxth	r2, r3
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068b6:	b29b      	uxth	r3, r3
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d154      	bne.n	8006966 <I2C_Slave_ISR_IT+0x20e>
 80068bc:	697b      	ldr	r3, [r7, #20]
 80068be:	4a2f      	ldr	r2, [pc, #188]	; (800697c <I2C_Slave_ISR_IT+0x224>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d050      	beq.n	8006966 <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	0018      	movs	r0, r3
 80068c8:	f000 f8fe 	bl	8006ac8 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80068cc:	e04b      	b.n	8006966 <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80068ce:	693b      	ldr	r3, [r7, #16]
 80068d0:	08db      	lsrs	r3, r3, #3
 80068d2:	001a      	movs	r2, r3
 80068d4:	2301      	movs	r3, #1
 80068d6:	4013      	ands	r3, r2
 80068d8:	d00c      	beq.n	80068f4 <I2C_Slave_ISR_IT+0x19c>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	08db      	lsrs	r3, r3, #3
 80068de:	001a      	movs	r2, r3
 80068e0:	2301      	movs	r3, #1
 80068e2:	4013      	ands	r3, r2
 80068e4:	d006      	beq.n	80068f4 <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80068e6:	693a      	ldr	r2, [r7, #16]
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	0011      	movs	r1, r2
 80068ec:	0018      	movs	r0, r3
 80068ee:	f000 f847 	bl	8006980 <I2C_ITAddrCplt>
 80068f2:	e039      	b.n	8006968 <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80068f4:	693b      	ldr	r3, [r7, #16]
 80068f6:	085b      	lsrs	r3, r3, #1
 80068f8:	001a      	movs	r2, r3
 80068fa:	2301      	movs	r3, #1
 80068fc:	4013      	ands	r3, r2
 80068fe:	d033      	beq.n	8006968 <I2C_Slave_ISR_IT+0x210>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	085b      	lsrs	r3, r3, #1
 8006904:	001a      	movs	r2, r3
 8006906:	2301      	movs	r3, #1
 8006908:	4013      	ands	r3, r2
 800690a:	d02d      	beq.n	8006968 <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006910:	b29b      	uxth	r3, r3
 8006912:	2b00      	cmp	r3, #0
 8006914:	d018      	beq.n	8006948 <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800691a:	781a      	ldrb	r2, [r3, #0]
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006926:	1c5a      	adds	r2, r3, #1
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006930:	b29b      	uxth	r3, r3
 8006932:	3b01      	subs	r3, #1
 8006934:	b29a      	uxth	r2, r3
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800693e:	3b01      	subs	r3, #1
 8006940:	b29a      	uxth	r2, r3
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	851a      	strh	r2, [r3, #40]	; 0x28
 8006946:	e00f      	b.n	8006968 <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8006948:	697a      	ldr	r2, [r7, #20]
 800694a:	2380      	movs	r3, #128	; 0x80
 800694c:	045b      	lsls	r3, r3, #17
 800694e:	429a      	cmp	r2, r3
 8006950:	d002      	beq.n	8006958 <I2C_Slave_ISR_IT+0x200>
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d107      	bne.n	8006968 <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	0018      	movs	r0, r3
 800695c:	f000 f8b4 	bl	8006ac8 <I2C_ITSlaveSeqCplt>
 8006960:	e002      	b.n	8006968 <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 8006962:	46c0      	nop			; (mov r8, r8)
 8006964:	e000      	b.n	8006968 <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 8006966:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	2240      	movs	r2, #64	; 0x40
 800696c:	2100      	movs	r1, #0
 800696e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006970:	2300      	movs	r3, #0
}
 8006972:	0018      	movs	r0, r3
 8006974:	46bd      	mov	sp, r7
 8006976:	b006      	add	sp, #24
 8006978:	bd80      	pop	{r7, pc}
 800697a:	46c0      	nop			; (mov r8, r8)
 800697c:	ffff0000 	.word	0xffff0000

08006980 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006980:	b5b0      	push	{r4, r5, r7, lr}
 8006982:	b084      	sub	sp, #16
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
 8006988:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2241      	movs	r2, #65	; 0x41
 800698e:	5c9b      	ldrb	r3, [r3, r2]
 8006990:	b2db      	uxtb	r3, r3
 8006992:	001a      	movs	r2, r3
 8006994:	2328      	movs	r3, #40	; 0x28
 8006996:	4013      	ands	r3, r2
 8006998:	2b28      	cmp	r3, #40	; 0x28
 800699a:	d000      	beq.n	800699e <I2C_ITAddrCplt+0x1e>
 800699c:	e088      	b.n	8006ab0 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	699b      	ldr	r3, [r3, #24]
 80069a4:	0c1b      	lsrs	r3, r3, #16
 80069a6:	b2da      	uxtb	r2, r3
 80069a8:	250f      	movs	r5, #15
 80069aa:	197b      	adds	r3, r7, r5
 80069ac:	2101      	movs	r1, #1
 80069ae:	400a      	ands	r2, r1
 80069b0:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	699b      	ldr	r3, [r3, #24]
 80069b8:	0c1b      	lsrs	r3, r3, #16
 80069ba:	b29a      	uxth	r2, r3
 80069bc:	200c      	movs	r0, #12
 80069be:	183b      	adds	r3, r7, r0
 80069c0:	21fe      	movs	r1, #254	; 0xfe
 80069c2:	400a      	ands	r2, r1
 80069c4:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	689b      	ldr	r3, [r3, #8]
 80069cc:	b29a      	uxth	r2, r3
 80069ce:	240a      	movs	r4, #10
 80069d0:	193b      	adds	r3, r7, r4
 80069d2:	0592      	lsls	r2, r2, #22
 80069d4:	0d92      	lsrs	r2, r2, #22
 80069d6:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	68db      	ldr	r3, [r3, #12]
 80069de:	b29a      	uxth	r2, r3
 80069e0:	2308      	movs	r3, #8
 80069e2:	18fb      	adds	r3, r7, r3
 80069e4:	21fe      	movs	r1, #254	; 0xfe
 80069e6:	400a      	ands	r2, r1
 80069e8:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	68db      	ldr	r3, [r3, #12]
 80069ee:	2b02      	cmp	r3, #2
 80069f0:	d148      	bne.n	8006a84 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 80069f2:	0021      	movs	r1, r4
 80069f4:	187b      	adds	r3, r7, r1
 80069f6:	881b      	ldrh	r3, [r3, #0]
 80069f8:	09db      	lsrs	r3, r3, #7
 80069fa:	b29a      	uxth	r2, r3
 80069fc:	183b      	adds	r3, r7, r0
 80069fe:	881b      	ldrh	r3, [r3, #0]
 8006a00:	4053      	eors	r3, r2
 8006a02:	b29b      	uxth	r3, r3
 8006a04:	001a      	movs	r2, r3
 8006a06:	2306      	movs	r3, #6
 8006a08:	4013      	ands	r3, r2
 8006a0a:	d120      	bne.n	8006a4e <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8006a0c:	183b      	adds	r3, r7, r0
 8006a0e:	187a      	adds	r2, r7, r1
 8006a10:	8812      	ldrh	r2, [r2, #0]
 8006a12:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a18:	1c5a      	adds	r2, r3, #1
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a22:	2b02      	cmp	r3, #2
 8006a24:	d14c      	bne.n	8006ac0 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	2208      	movs	r2, #8
 8006a32:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2240      	movs	r2, #64	; 0x40
 8006a38:	2100      	movs	r1, #0
 8006a3a:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006a3c:	183b      	adds	r3, r7, r0
 8006a3e:	881a      	ldrh	r2, [r3, #0]
 8006a40:	197b      	adds	r3, r7, r5
 8006a42:	7819      	ldrb	r1, [r3, #0]
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	0018      	movs	r0, r3
 8006a48:	f7ff fe5e 	bl	8006708 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006a4c:	e038      	b.n	8006ac0 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8006a4e:	240c      	movs	r4, #12
 8006a50:	193b      	adds	r3, r7, r4
 8006a52:	2208      	movs	r2, #8
 8006a54:	18ba      	adds	r2, r7, r2
 8006a56:	8812      	ldrh	r2, [r2, #0]
 8006a58:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006a5a:	2380      	movs	r3, #128	; 0x80
 8006a5c:	021a      	lsls	r2, r3, #8
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	0011      	movs	r1, r2
 8006a62:	0018      	movs	r0, r3
 8006a64:	f000 fcb6 	bl	80073d4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2240      	movs	r2, #64	; 0x40
 8006a6c:	2100      	movs	r1, #0
 8006a6e:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006a70:	193b      	adds	r3, r7, r4
 8006a72:	881a      	ldrh	r2, [r3, #0]
 8006a74:	230f      	movs	r3, #15
 8006a76:	18fb      	adds	r3, r7, r3
 8006a78:	7819      	ldrb	r1, [r3, #0]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	0018      	movs	r0, r3
 8006a7e:	f7ff fe43 	bl	8006708 <HAL_I2C_AddrCallback>
}
 8006a82:	e01d      	b.n	8006ac0 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006a84:	2380      	movs	r3, #128	; 0x80
 8006a86:	021a      	lsls	r2, r3, #8
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	0011      	movs	r1, r2
 8006a8c:	0018      	movs	r0, r3
 8006a8e:	f000 fca1 	bl	80073d4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2240      	movs	r2, #64	; 0x40
 8006a96:	2100      	movs	r1, #0
 8006a98:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006a9a:	230c      	movs	r3, #12
 8006a9c:	18fb      	adds	r3, r7, r3
 8006a9e:	881a      	ldrh	r2, [r3, #0]
 8006aa0:	230f      	movs	r3, #15
 8006aa2:	18fb      	adds	r3, r7, r3
 8006aa4:	7819      	ldrb	r1, [r3, #0]
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	0018      	movs	r0, r3
 8006aaa:	f7ff fe2d 	bl	8006708 <HAL_I2C_AddrCallback>
}
 8006aae:	e007      	b.n	8006ac0 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	2208      	movs	r2, #8
 8006ab6:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2240      	movs	r2, #64	; 0x40
 8006abc:	2100      	movs	r1, #0
 8006abe:	5499      	strb	r1, [r3, r2]
}
 8006ac0:	46c0      	nop			; (mov r8, r8)
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	b004      	add	sp, #16
 8006ac6:	bdb0      	pop	{r4, r5, r7, pc}

08006ac8 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b084      	sub	sp, #16
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2242      	movs	r2, #66	; 0x42
 8006adc:	2100      	movs	r1, #0
 8006ade:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	0b9b      	lsrs	r3, r3, #14
 8006ae4:	001a      	movs	r2, r3
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	4013      	ands	r3, r2
 8006aea:	d008      	beq.n	8006afe <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	681a      	ldr	r2, [r3, #0]
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4925      	ldr	r1, [pc, #148]	; (8006b8c <I2C_ITSlaveSeqCplt+0xc4>)
 8006af8:	400a      	ands	r2, r1
 8006afa:	601a      	str	r2, [r3, #0]
 8006afc:	e00d      	b.n	8006b1a <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	0bdb      	lsrs	r3, r3, #15
 8006b02:	001a      	movs	r2, r3
 8006b04:	2301      	movs	r3, #1
 8006b06:	4013      	ands	r3, r2
 8006b08:	d007      	beq.n	8006b1a <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	681a      	ldr	r2, [r3, #0]
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	491e      	ldr	r1, [pc, #120]	; (8006b90 <I2C_ITSlaveSeqCplt+0xc8>)
 8006b16:	400a      	ands	r2, r1
 8006b18:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2241      	movs	r2, #65	; 0x41
 8006b1e:	5c9b      	ldrb	r3, [r3, r2]
 8006b20:	b2db      	uxtb	r3, r3
 8006b22:	2b29      	cmp	r3, #41	; 0x29
 8006b24:	d114      	bne.n	8006b50 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2241      	movs	r2, #65	; 0x41
 8006b2a:	2128      	movs	r1, #40	; 0x28
 8006b2c:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2221      	movs	r2, #33	; 0x21
 8006b32:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2101      	movs	r1, #1
 8006b38:	0018      	movs	r0, r3
 8006b3a:	f000 fc4b 	bl	80073d4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2240      	movs	r2, #64	; 0x40
 8006b42:	2100      	movs	r1, #0
 8006b44:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	0018      	movs	r0, r3
 8006b4a:	f7ff fdcd 	bl	80066e8 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006b4e:	e019      	b.n	8006b84 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2241      	movs	r2, #65	; 0x41
 8006b54:	5c9b      	ldrb	r3, [r3, r2]
 8006b56:	b2db      	uxtb	r3, r3
 8006b58:	2b2a      	cmp	r3, #42	; 0x2a
 8006b5a:	d113      	bne.n	8006b84 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2241      	movs	r2, #65	; 0x41
 8006b60:	2128      	movs	r1, #40	; 0x28
 8006b62:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2222      	movs	r2, #34	; 0x22
 8006b68:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2102      	movs	r1, #2
 8006b6e:	0018      	movs	r0, r3
 8006b70:	f000 fc30 	bl	80073d4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2240      	movs	r2, #64	; 0x40
 8006b78:	2100      	movs	r1, #0
 8006b7a:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	0018      	movs	r0, r3
 8006b80:	f7ff fdba 	bl	80066f8 <HAL_I2C_SlaveRxCpltCallback>
}
 8006b84:	46c0      	nop			; (mov r8, r8)
 8006b86:	46bd      	mov	sp, r7
 8006b88:	b004      	add	sp, #16
 8006b8a:	bd80      	pop	{r7, pc}
 8006b8c:	ffffbfff 	.word	0xffffbfff
 8006b90:	ffff7fff 	.word	0xffff7fff

08006b94 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b086      	sub	sp, #24
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
 8006b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006baa:	200f      	movs	r0, #15
 8006bac:	183b      	adds	r3, r7, r0
 8006bae:	687a      	ldr	r2, [r7, #4]
 8006bb0:	2141      	movs	r1, #65	; 0x41
 8006bb2:	5c52      	ldrb	r2, [r2, r1]
 8006bb4:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	2220      	movs	r2, #32
 8006bbc:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006bbe:	183b      	adds	r3, r7, r0
 8006bc0:	781b      	ldrb	r3, [r3, #0]
 8006bc2:	2b21      	cmp	r3, #33	; 0x21
 8006bc4:	d003      	beq.n	8006bce <I2C_ITSlaveCplt+0x3a>
 8006bc6:	183b      	adds	r3, r7, r0
 8006bc8:	781b      	ldrb	r3, [r3, #0]
 8006bca:	2b29      	cmp	r3, #41	; 0x29
 8006bcc:	d109      	bne.n	8006be2 <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8006bce:	4a7d      	ldr	r2, [pc, #500]	; (8006dc4 <I2C_ITSlaveCplt+0x230>)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	0011      	movs	r1, r2
 8006bd4:	0018      	movs	r0, r3
 8006bd6:	f000 fbfd 	bl	80073d4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2221      	movs	r2, #33	; 0x21
 8006bde:	631a      	str	r2, [r3, #48]	; 0x30
 8006be0:	e011      	b.n	8006c06 <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006be2:	220f      	movs	r2, #15
 8006be4:	18bb      	adds	r3, r7, r2
 8006be6:	781b      	ldrb	r3, [r3, #0]
 8006be8:	2b22      	cmp	r3, #34	; 0x22
 8006bea:	d003      	beq.n	8006bf4 <I2C_ITSlaveCplt+0x60>
 8006bec:	18bb      	adds	r3, r7, r2
 8006bee:	781b      	ldrb	r3, [r3, #0]
 8006bf0:	2b2a      	cmp	r3, #42	; 0x2a
 8006bf2:	d108      	bne.n	8006c06 <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8006bf4:	4a74      	ldr	r2, [pc, #464]	; (8006dc8 <I2C_ITSlaveCplt+0x234>)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	0011      	movs	r1, r2
 8006bfa:	0018      	movs	r0, r3
 8006bfc:	f000 fbea 	bl	80073d4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2222      	movs	r2, #34	; 0x22
 8006c04:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	685a      	ldr	r2, [r3, #4]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	2180      	movs	r1, #128	; 0x80
 8006c12:	0209      	lsls	r1, r1, #8
 8006c14:	430a      	orrs	r2, r1
 8006c16:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	685a      	ldr	r2, [r3, #4]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	496a      	ldr	r1, [pc, #424]	; (8006dcc <I2C_ITSlaveCplt+0x238>)
 8006c24:	400a      	ands	r2, r1
 8006c26:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	0018      	movs	r0, r3
 8006c2c:	f000 fa3b 	bl	80070a6 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006c30:	693b      	ldr	r3, [r7, #16]
 8006c32:	0b9b      	lsrs	r3, r3, #14
 8006c34:	001a      	movs	r2, r3
 8006c36:	2301      	movs	r3, #1
 8006c38:	4013      	ands	r3, r2
 8006c3a:	d013      	beq.n	8006c64 <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	681a      	ldr	r2, [r3, #0]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4962      	ldr	r1, [pc, #392]	; (8006dd0 <I2C_ITSlaveCplt+0x23c>)
 8006c48:	400a      	ands	r2, r1
 8006c4a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d020      	beq.n	8006c96 <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	685b      	ldr	r3, [r3, #4]
 8006c5c:	b29a      	uxth	r2, r3
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006c62:	e018      	b.n	8006c96 <I2C_ITSlaveCplt+0x102>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006c64:	693b      	ldr	r3, [r7, #16]
 8006c66:	0bdb      	lsrs	r3, r3, #15
 8006c68:	001a      	movs	r2, r3
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	4013      	ands	r3, r2
 8006c6e:	d012      	beq.n	8006c96 <I2C_ITSlaveCplt+0x102>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	681a      	ldr	r2, [r3, #0]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	4956      	ldr	r1, [pc, #344]	; (8006dd4 <I2C_ITSlaveCplt+0x240>)
 8006c7c:	400a      	ands	r2, r1
 8006c7e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d006      	beq.n	8006c96 <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	b29a      	uxth	r2, r3
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	089b      	lsrs	r3, r3, #2
 8006c9a:	001a      	movs	r2, r3
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	4013      	ands	r3, r2
 8006ca0:	d020      	beq.n	8006ce4 <I2C_ITSlaveCplt+0x150>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8006ca2:	697b      	ldr	r3, [r7, #20]
 8006ca4:	2204      	movs	r2, #4
 8006ca6:	4393      	bics	r3, r2
 8006ca8:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cb4:	b2d2      	uxtb	r2, r2
 8006cb6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cbc:	1c5a      	adds	r2, r3, #1
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d00c      	beq.n	8006ce4 <I2C_ITSlaveCplt+0x150>
    {
      hi2c->XferSize--;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cce:	3b01      	subs	r3, #1
 8006cd0:	b29a      	uxth	r2, r3
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cda:	b29b      	uxth	r3, r3
 8006cdc:	3b01      	subs	r3, #1
 8006cde:	b29a      	uxth	r2, r3
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ce8:	b29b      	uxth	r3, r3
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d005      	beq.n	8006cfa <I2C_ITSlaveCplt+0x166>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cf2:	2204      	movs	r2, #4
 8006cf4:	431a      	orrs	r2, r3
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2242      	movs	r2, #66	; 0x42
 8006cfe:	2100      	movs	r1, #0
 8006d00:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2200      	movs	r2, #0
 8006d06:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d013      	beq.n	8006d38 <I2C_ITSlaveCplt+0x1a4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	0011      	movs	r1, r2
 8006d18:	0018      	movs	r0, r3
 8006d1a:	f000 f8b9 	bl	8006e90 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2241      	movs	r2, #65	; 0x41
 8006d22:	5c9b      	ldrb	r3, [r3, r2]
 8006d24:	b2db      	uxtb	r3, r3
 8006d26:	2b28      	cmp	r3, #40	; 0x28
 8006d28:	d147      	bne.n	8006dba <I2C_ITSlaveCplt+0x226>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8006d2a:	697a      	ldr	r2, [r7, #20]
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	0011      	movs	r1, r2
 8006d30:	0018      	movs	r0, r3
 8006d32:	f000 f853 	bl	8006ddc <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006d36:	e040      	b.n	8006dba <I2C_ITSlaveCplt+0x226>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d3c:	4a26      	ldr	r2, [pc, #152]	; (8006dd8 <I2C_ITSlaveCplt+0x244>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d016      	beq.n	8006d70 <I2C_ITSlaveCplt+0x1dc>
    I2C_ITSlaveSeqCplt(hi2c);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	0018      	movs	r0, r3
 8006d46:	f7ff febf 	bl	8006ac8 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	4a22      	ldr	r2, [pc, #136]	; (8006dd8 <I2C_ITSlaveCplt+0x244>)
 8006d4e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2241      	movs	r2, #65	; 0x41
 8006d54:	2120      	movs	r1, #32
 8006d56:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2240      	movs	r2, #64	; 0x40
 8006d62:	2100      	movs	r1, #0
 8006d64:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	0018      	movs	r0, r3
 8006d6a:	f7ff fcdd 	bl	8006728 <HAL_I2C_ListenCpltCallback>
}
 8006d6e:	e024      	b.n	8006dba <I2C_ITSlaveCplt+0x226>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2241      	movs	r2, #65	; 0x41
 8006d74:	5c9b      	ldrb	r3, [r3, r2]
 8006d76:	b2db      	uxtb	r3, r3
 8006d78:	2b22      	cmp	r3, #34	; 0x22
 8006d7a:	d10f      	bne.n	8006d9c <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2241      	movs	r2, #65	; 0x41
 8006d80:	2120      	movs	r1, #32
 8006d82:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2200      	movs	r2, #0
 8006d88:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2240      	movs	r2, #64	; 0x40
 8006d8e:	2100      	movs	r1, #0
 8006d90:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	0018      	movs	r0, r3
 8006d96:	f7ff fcaf 	bl	80066f8 <HAL_I2C_SlaveRxCpltCallback>
}
 8006d9a:	e00e      	b.n	8006dba <I2C_ITSlaveCplt+0x226>
    hi2c->State = HAL_I2C_STATE_READY;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2241      	movs	r2, #65	; 0x41
 8006da0:	2120      	movs	r1, #32
 8006da2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2200      	movs	r2, #0
 8006da8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2240      	movs	r2, #64	; 0x40
 8006dae:	2100      	movs	r1, #0
 8006db0:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	0018      	movs	r0, r3
 8006db6:	f7ff fc97 	bl	80066e8 <HAL_I2C_SlaveTxCpltCallback>
}
 8006dba:	46c0      	nop			; (mov r8, r8)
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	b006      	add	sp, #24
 8006dc0:	bd80      	pop	{r7, pc}
 8006dc2:	46c0      	nop			; (mov r8, r8)
 8006dc4:	00008001 	.word	0x00008001
 8006dc8:	00008002 	.word	0x00008002
 8006dcc:	fe00e800 	.word	0xfe00e800
 8006dd0:	ffffbfff 	.word	0xffffbfff
 8006dd4:	ffff7fff 	.word	0xffff7fff
 8006dd8:	ffff0000 	.word	0xffff0000

08006ddc <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b082      	sub	sp, #8
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
 8006de4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	4a27      	ldr	r2, [pc, #156]	; (8006e88 <I2C_ITListenCplt+0xac>)
 8006dea:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2200      	movs	r2, #0
 8006df0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2241      	movs	r2, #65	; 0x41
 8006df6:	2120      	movs	r1, #32
 8006df8:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2242      	movs	r2, #66	; 0x42
 8006dfe:	2100      	movs	r1, #0
 8006e00:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2200      	movs	r2, #0
 8006e06:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	089b      	lsrs	r3, r3, #2
 8006e0c:	001a      	movs	r2, r3
 8006e0e:	2301      	movs	r3, #1
 8006e10:	4013      	ands	r3, r2
 8006e12:	d022      	beq.n	8006e5a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e1e:	b2d2      	uxtb	r2, r2
 8006e20:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e26:	1c5a      	adds	r2, r3, #1
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d012      	beq.n	8006e5a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e38:	3b01      	subs	r3, #1
 8006e3a:	b29a      	uxth	r2, r3
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e44:	b29b      	uxth	r3, r3
 8006e46:	3b01      	subs	r3, #1
 8006e48:	b29a      	uxth	r2, r3
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e52:	2204      	movs	r2, #4
 8006e54:	431a      	orrs	r2, r3
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006e5a:	4a0c      	ldr	r2, [pc, #48]	; (8006e8c <I2C_ITListenCplt+0xb0>)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	0011      	movs	r1, r2
 8006e60:	0018      	movs	r0, r3
 8006e62:	f000 fab7 	bl	80073d4 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	2210      	movs	r2, #16
 8006e6c:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2240      	movs	r2, #64	; 0x40
 8006e72:	2100      	movs	r1, #0
 8006e74:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	0018      	movs	r0, r3
 8006e7a:	f7ff fc55 	bl	8006728 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8006e7e:	46c0      	nop			; (mov r8, r8)
 8006e80:	46bd      	mov	sp, r7
 8006e82:	b002      	add	sp, #8
 8006e84:	bd80      	pop	{r7, pc}
 8006e86:	46c0      	nop			; (mov r8, r8)
 8006e88:	ffff0000 	.word	0xffff0000
 8006e8c:	00008003 	.word	0x00008003

08006e90 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b084      	sub	sp, #16
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
 8006e98:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006e9a:	200f      	movs	r0, #15
 8006e9c:	183b      	adds	r3, r7, r0
 8006e9e:	687a      	ldr	r2, [r7, #4]
 8006ea0:	2141      	movs	r1, #65	; 0x41
 8006ea2:	5c52      	ldrb	r2, [r2, r1]
 8006ea4:	701a      	strb	r2, [r3, #0]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2242      	movs	r2, #66	; 0x42
 8006eaa:	2100      	movs	r1, #0
 8006eac:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	4a62      	ldr	r2, [pc, #392]	; (800703c <I2C_ITError+0x1ac>)
 8006eb2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	431a      	orrs	r2, r3
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8006ec6:	183b      	adds	r3, r7, r0
 8006ec8:	781b      	ldrb	r3, [r3, #0]
 8006eca:	2b28      	cmp	r3, #40	; 0x28
 8006ecc:	d007      	beq.n	8006ede <I2C_ITError+0x4e>
 8006ece:	183b      	adds	r3, r7, r0
 8006ed0:	781b      	ldrb	r3, [r3, #0]
 8006ed2:	2b29      	cmp	r3, #41	; 0x29
 8006ed4:	d003      	beq.n	8006ede <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8006ed6:	183b      	adds	r3, r7, r0
 8006ed8:	781b      	ldrb	r3, [r3, #0]
 8006eda:	2b2a      	cmp	r3, #42	; 0x2a
 8006edc:	d10c      	bne.n	8006ef8 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2103      	movs	r1, #3
 8006ee2:	0018      	movs	r0, r3
 8006ee4:	f000 fa76 	bl	80073d4 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2241      	movs	r2, #65	; 0x41
 8006eec:	2128      	movs	r1, #40	; 0x28
 8006eee:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	4a53      	ldr	r2, [pc, #332]	; (8007040 <I2C_ITError+0x1b0>)
 8006ef4:	635a      	str	r2, [r3, #52]	; 0x34
 8006ef6:	e012      	b.n	8006f1e <I2C_ITError+0x8e>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006ef8:	4a52      	ldr	r2, [pc, #328]	; (8007044 <I2C_ITError+0x1b4>)
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	0011      	movs	r1, r2
 8006efe:	0018      	movs	r0, r3
 8006f00:	f000 fa68 	bl	80073d4 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2241      	movs	r2, #65	; 0x41
 8006f08:	5c9b      	ldrb	r3, [r3, r2]
 8006f0a:	b2db      	uxtb	r3, r3
 8006f0c:	2b60      	cmp	r3, #96	; 0x60
 8006f0e:	d003      	beq.n	8006f18 <I2C_ITError+0x88>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2241      	movs	r2, #65	; 0x41
 8006f14:	2120      	movs	r1, #32
 8006f16:	5499      	strb	r1, [r3, r2]
    }
    hi2c->XferISR       = NULL;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f22:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d03b      	beq.n	8006fa4 <I2C_ITError+0x114>
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	2b11      	cmp	r3, #17
 8006f30:	d002      	beq.n	8006f38 <I2C_ITError+0xa8>
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	2b21      	cmp	r3, #33	; 0x21
 8006f36:	d135      	bne.n	8006fa4 <I2C_ITError+0x114>
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	681a      	ldr	r2, [r3, #0]
 8006f3e:	2380      	movs	r3, #128	; 0x80
 8006f40:	01db      	lsls	r3, r3, #7
 8006f42:	401a      	ands	r2, r3
 8006f44:	2380      	movs	r3, #128	; 0x80
 8006f46:	01db      	lsls	r3, r3, #7
 8006f48:	429a      	cmp	r2, r3
 8006f4a:	d107      	bne.n	8006f5c <I2C_ITError+0xcc>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	681a      	ldr	r2, [r3, #0]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	493c      	ldr	r1, [pc, #240]	; (8007048 <I2C_ITError+0x1b8>)
 8006f58:	400a      	ands	r2, r1
 8006f5a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f60:	0018      	movs	r0, r3
 8006f62:	f7fe ffa7 	bl	8005eb4 <HAL_DMA_GetState>
 8006f66:	0003      	movs	r3, r0
 8006f68:	2b01      	cmp	r3, #1
 8006f6a:	d016      	beq.n	8006f9a <I2C_ITError+0x10a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f70:	4a36      	ldr	r2, [pc, #216]	; (800704c <I2C_ITError+0x1bc>)
 8006f72:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2240      	movs	r2, #64	; 0x40
 8006f78:	2100      	movs	r1, #0
 8006f7a:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f80:	0018      	movs	r0, r3
 8006f82:	f7fe fe7b 	bl	8005c7c <HAL_DMA_Abort_IT>
 8006f86:	1e03      	subs	r3, r0, #0
 8006f88:	d051      	beq.n	800702e <I2C_ITError+0x19e>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f94:	0018      	movs	r0, r3
 8006f96:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006f98:	e049      	b.n	800702e <I2C_ITError+0x19e>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	0018      	movs	r0, r3
 8006f9e:	f000 f859 	bl	8007054 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006fa2:	e044      	b.n	800702e <I2C_ITError+0x19e>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d03b      	beq.n	8007024 <I2C_ITError+0x194>
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	2b12      	cmp	r3, #18
 8006fb0:	d002      	beq.n	8006fb8 <I2C_ITError+0x128>
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	2b22      	cmp	r3, #34	; 0x22
 8006fb6:	d135      	bne.n	8007024 <I2C_ITError+0x194>
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	681a      	ldr	r2, [r3, #0]
 8006fbe:	2380      	movs	r3, #128	; 0x80
 8006fc0:	021b      	lsls	r3, r3, #8
 8006fc2:	401a      	ands	r2, r3
 8006fc4:	2380      	movs	r3, #128	; 0x80
 8006fc6:	021b      	lsls	r3, r3, #8
 8006fc8:	429a      	cmp	r2, r3
 8006fca:	d107      	bne.n	8006fdc <I2C_ITError+0x14c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	681a      	ldr	r2, [r3, #0]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	491e      	ldr	r1, [pc, #120]	; (8007050 <I2C_ITError+0x1c0>)
 8006fd8:	400a      	ands	r2, r1
 8006fda:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fe0:	0018      	movs	r0, r3
 8006fe2:	f7fe ff67 	bl	8005eb4 <HAL_DMA_GetState>
 8006fe6:	0003      	movs	r3, r0
 8006fe8:	2b01      	cmp	r3, #1
 8006fea:	d016      	beq.n	800701a <I2C_ITError+0x18a>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ff0:	4a16      	ldr	r2, [pc, #88]	; (800704c <I2C_ITError+0x1bc>)
 8006ff2:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2240      	movs	r2, #64	; 0x40
 8006ff8:	2100      	movs	r1, #0
 8006ffa:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007000:	0018      	movs	r0, r3
 8007002:	f7fe fe3b 	bl	8005c7c <HAL_DMA_Abort_IT>
 8007006:	1e03      	subs	r3, r0, #0
 8007008:	d013      	beq.n	8007032 <I2C_ITError+0x1a2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800700e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007014:	0018      	movs	r0, r3
 8007016:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007018:	e00b      	b.n	8007032 <I2C_ITError+0x1a2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	0018      	movs	r0, r3
 800701e:	f000 f819 	bl	8007054 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007022:	e006      	b.n	8007032 <I2C_ITError+0x1a2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	0018      	movs	r0, r3
 8007028:	f000 f814 	bl	8007054 <I2C_TreatErrorCallback>
  }
}
 800702c:	e002      	b.n	8007034 <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800702e:	46c0      	nop			; (mov r8, r8)
 8007030:	e000      	b.n	8007034 <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007032:	46c0      	nop			; (mov r8, r8)
}
 8007034:	46c0      	nop			; (mov r8, r8)
 8007036:	46bd      	mov	sp, r7
 8007038:	b004      	add	sp, #16
 800703a:	bd80      	pop	{r7, pc}
 800703c:	ffff0000 	.word	0xffff0000
 8007040:	08006759 	.word	0x08006759
 8007044:	00008003 	.word	0x00008003
 8007048:	ffffbfff 	.word	0xffffbfff
 800704c:	080070eb 	.word	0x080070eb
 8007050:	ffff7fff 	.word	0xffff7fff

08007054 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b082      	sub	sp, #8
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2241      	movs	r2, #65	; 0x41
 8007060:	5c9b      	ldrb	r3, [r3, r2]
 8007062:	b2db      	uxtb	r3, r3
 8007064:	2b60      	cmp	r3, #96	; 0x60
 8007066:	d10f      	bne.n	8007088 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2241      	movs	r2, #65	; 0x41
 800706c:	2120      	movs	r1, #32
 800706e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2200      	movs	r2, #0
 8007074:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2240      	movs	r2, #64	; 0x40
 800707a:	2100      	movs	r1, #0
 800707c:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	0018      	movs	r0, r3
 8007082:	f7ff fb61 	bl	8006748 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007086:	e00a      	b.n	800709e <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2200      	movs	r2, #0
 800708c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2240      	movs	r2, #64	; 0x40
 8007092:	2100      	movs	r1, #0
 8007094:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	0018      	movs	r0, r3
 800709a:	f7ff fb4d 	bl	8006738 <HAL_I2C_ErrorCallback>
}
 800709e:	46c0      	nop			; (mov r8, r8)
 80070a0:	46bd      	mov	sp, r7
 80070a2:	b002      	add	sp, #8
 80070a4:	bd80      	pop	{r7, pc}

080070a6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80070a6:	b580      	push	{r7, lr}
 80070a8:	b082      	sub	sp, #8
 80070aa:	af00      	add	r7, sp, #0
 80070ac:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	699b      	ldr	r3, [r3, #24]
 80070b4:	2202      	movs	r2, #2
 80070b6:	4013      	ands	r3, r2
 80070b8:	2b02      	cmp	r3, #2
 80070ba:	d103      	bne.n	80070c4 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	2200      	movs	r2, #0
 80070c2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	699b      	ldr	r3, [r3, #24]
 80070ca:	2201      	movs	r2, #1
 80070cc:	4013      	ands	r3, r2
 80070ce:	2b01      	cmp	r3, #1
 80070d0:	d007      	beq.n	80070e2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	699a      	ldr	r2, [r3, #24]
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	2101      	movs	r1, #1
 80070de:	430a      	orrs	r2, r1
 80070e0:	619a      	str	r2, [r3, #24]
  }
}
 80070e2:	46c0      	nop			; (mov r8, r8)
 80070e4:	46bd      	mov	sp, r7
 80070e6:	b002      	add	sp, #8
 80070e8:	bd80      	pop	{r7, pc}

080070ea <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80070ea:	b580      	push	{r7, lr}
 80070ec:	b084      	sub	sp, #16
 80070ee:	af00      	add	r7, sp, #0
 80070f0:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070f6:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d003      	beq.n	8007108 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007104:	2200      	movs	r2, #0
 8007106:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800710c:	2b00      	cmp	r3, #0
 800710e:	d003      	beq.n	8007118 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007114:	2200      	movs	r2, #0
 8007116:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	0018      	movs	r0, r3
 800711c:	f7ff ff9a 	bl	8007054 <I2C_TreatErrorCallback>
}
 8007120:	46c0      	nop			; (mov r8, r8)
 8007122:	46bd      	mov	sp, r7
 8007124:	b004      	add	sp, #16
 8007126:	bd80      	pop	{r7, pc}

08007128 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b084      	sub	sp, #16
 800712c:	af00      	add	r7, sp, #0
 800712e:	60f8      	str	r0, [r7, #12]
 8007130:	60b9      	str	r1, [r7, #8]
 8007132:	603b      	str	r3, [r7, #0]
 8007134:	1dfb      	adds	r3, r7, #7
 8007136:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007138:	e021      	b.n	800717e <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	3301      	adds	r3, #1
 800713e:	d01e      	beq.n	800717e <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007140:	f7fe f90a 	bl	8005358 <HAL_GetTick>
 8007144:	0002      	movs	r2, r0
 8007146:	69bb      	ldr	r3, [r7, #24]
 8007148:	1ad3      	subs	r3, r2, r3
 800714a:	683a      	ldr	r2, [r7, #0]
 800714c:	429a      	cmp	r2, r3
 800714e:	d302      	bcc.n	8007156 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d113      	bne.n	800717e <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800715a:	2220      	movs	r2, #32
 800715c:	431a      	orrs	r2, r3
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	2241      	movs	r2, #65	; 0x41
 8007166:	2120      	movs	r1, #32
 8007168:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	2242      	movs	r2, #66	; 0x42
 800716e:	2100      	movs	r1, #0
 8007170:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	2240      	movs	r2, #64	; 0x40
 8007176:	2100      	movs	r1, #0
 8007178:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 800717a:	2301      	movs	r3, #1
 800717c:	e00f      	b.n	800719e <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	699b      	ldr	r3, [r3, #24]
 8007184:	68ba      	ldr	r2, [r7, #8]
 8007186:	4013      	ands	r3, r2
 8007188:	68ba      	ldr	r2, [r7, #8]
 800718a:	1ad3      	subs	r3, r2, r3
 800718c:	425a      	negs	r2, r3
 800718e:	4153      	adcs	r3, r2
 8007190:	b2db      	uxtb	r3, r3
 8007192:	001a      	movs	r2, r3
 8007194:	1dfb      	adds	r3, r7, #7
 8007196:	781b      	ldrb	r3, [r3, #0]
 8007198:	429a      	cmp	r2, r3
 800719a:	d0ce      	beq.n	800713a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800719c:	2300      	movs	r3, #0
}
 800719e:	0018      	movs	r0, r3
 80071a0:	46bd      	mov	sp, r7
 80071a2:	b004      	add	sp, #16
 80071a4:	bd80      	pop	{r7, pc}

080071a6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80071a6:	b580      	push	{r7, lr}
 80071a8:	b084      	sub	sp, #16
 80071aa:	af00      	add	r7, sp, #0
 80071ac:	60f8      	str	r0, [r7, #12]
 80071ae:	60b9      	str	r1, [r7, #8]
 80071b0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80071b2:	e02b      	b.n	800720c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80071b4:	687a      	ldr	r2, [r7, #4]
 80071b6:	68b9      	ldr	r1, [r7, #8]
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	0018      	movs	r0, r3
 80071bc:	f000 f86e 	bl	800729c <I2C_IsAcknowledgeFailed>
 80071c0:	1e03      	subs	r3, r0, #0
 80071c2:	d001      	beq.n	80071c8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80071c4:	2301      	movs	r3, #1
 80071c6:	e029      	b.n	800721c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	3301      	adds	r3, #1
 80071cc:	d01e      	beq.n	800720c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071ce:	f7fe f8c3 	bl	8005358 <HAL_GetTick>
 80071d2:	0002      	movs	r2, r0
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	1ad3      	subs	r3, r2, r3
 80071d8:	68ba      	ldr	r2, [r7, #8]
 80071da:	429a      	cmp	r2, r3
 80071dc:	d302      	bcc.n	80071e4 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80071de:	68bb      	ldr	r3, [r7, #8]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d113      	bne.n	800720c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071e8:	2220      	movs	r2, #32
 80071ea:	431a      	orrs	r2, r3
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	2241      	movs	r2, #65	; 0x41
 80071f4:	2120      	movs	r1, #32
 80071f6:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	2242      	movs	r2, #66	; 0x42
 80071fc:	2100      	movs	r1, #0
 80071fe:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	2240      	movs	r2, #64	; 0x40
 8007204:	2100      	movs	r1, #0
 8007206:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8007208:	2301      	movs	r3, #1
 800720a:	e007      	b.n	800721c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	699b      	ldr	r3, [r3, #24]
 8007212:	2202      	movs	r2, #2
 8007214:	4013      	ands	r3, r2
 8007216:	2b02      	cmp	r3, #2
 8007218:	d1cc      	bne.n	80071b4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800721a:	2300      	movs	r3, #0
}
 800721c:	0018      	movs	r0, r3
 800721e:	46bd      	mov	sp, r7
 8007220:	b004      	add	sp, #16
 8007222:	bd80      	pop	{r7, pc}

08007224 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b084      	sub	sp, #16
 8007228:	af00      	add	r7, sp, #0
 800722a:	60f8      	str	r0, [r7, #12]
 800722c:	60b9      	str	r1, [r7, #8]
 800722e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007230:	e028      	b.n	8007284 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8007232:	687a      	ldr	r2, [r7, #4]
 8007234:	68b9      	ldr	r1, [r7, #8]
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	0018      	movs	r0, r3
 800723a:	f000 f82f 	bl	800729c <I2C_IsAcknowledgeFailed>
 800723e:	1e03      	subs	r3, r0, #0
 8007240:	d001      	beq.n	8007246 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007242:	2301      	movs	r3, #1
 8007244:	e026      	b.n	8007294 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007246:	f7fe f887 	bl	8005358 <HAL_GetTick>
 800724a:	0002      	movs	r2, r0
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	1ad3      	subs	r3, r2, r3
 8007250:	68ba      	ldr	r2, [r7, #8]
 8007252:	429a      	cmp	r2, r3
 8007254:	d302      	bcc.n	800725c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d113      	bne.n	8007284 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007260:	2220      	movs	r2, #32
 8007262:	431a      	orrs	r2, r3
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	2241      	movs	r2, #65	; 0x41
 800726c:	2120      	movs	r1, #32
 800726e:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	2242      	movs	r2, #66	; 0x42
 8007274:	2100      	movs	r1, #0
 8007276:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	2240      	movs	r2, #64	; 0x40
 800727c:	2100      	movs	r1, #0
 800727e:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8007280:	2301      	movs	r3, #1
 8007282:	e007      	b.n	8007294 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	699b      	ldr	r3, [r3, #24]
 800728a:	2220      	movs	r2, #32
 800728c:	4013      	ands	r3, r2
 800728e:	2b20      	cmp	r3, #32
 8007290:	d1cf      	bne.n	8007232 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007292:	2300      	movs	r3, #0
}
 8007294:	0018      	movs	r0, r3
 8007296:	46bd      	mov	sp, r7
 8007298:	b004      	add	sp, #16
 800729a:	bd80      	pop	{r7, pc}

0800729c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b084      	sub	sp, #16
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	60f8      	str	r0, [r7, #12]
 80072a4:	60b9      	str	r1, [r7, #8]
 80072a6:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	699b      	ldr	r3, [r3, #24]
 80072ae:	2210      	movs	r2, #16
 80072b0:	4013      	ands	r3, r2
 80072b2:	2b10      	cmp	r3, #16
 80072b4:	d151      	bne.n	800735a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80072b6:	e021      	b.n	80072fc <I2C_IsAcknowledgeFailed+0x60>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	3301      	adds	r3, #1
 80072bc:	d01e      	beq.n	80072fc <I2C_IsAcknowledgeFailed+0x60>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072be:	f7fe f84b 	bl	8005358 <HAL_GetTick>
 80072c2:	0002      	movs	r2, r0
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	1ad3      	subs	r3, r2, r3
 80072c8:	68ba      	ldr	r2, [r7, #8]
 80072ca:	429a      	cmp	r2, r3
 80072cc:	d302      	bcc.n	80072d4 <I2C_IsAcknowledgeFailed+0x38>
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d113      	bne.n	80072fc <I2C_IsAcknowledgeFailed+0x60>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072d8:	2220      	movs	r2, #32
 80072da:	431a      	orrs	r2, r3
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	2241      	movs	r2, #65	; 0x41
 80072e4:	2120      	movs	r1, #32
 80072e6:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	2242      	movs	r2, #66	; 0x42
 80072ec:	2100      	movs	r1, #0
 80072ee:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	2240      	movs	r2, #64	; 0x40
 80072f4:	2100      	movs	r1, #0
 80072f6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80072f8:	2301      	movs	r3, #1
 80072fa:	e02f      	b.n	800735c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	699b      	ldr	r3, [r3, #24]
 8007302:	2220      	movs	r2, #32
 8007304:	4013      	ands	r3, r2
 8007306:	2b20      	cmp	r3, #32
 8007308:	d1d6      	bne.n	80072b8 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	2210      	movs	r2, #16
 8007310:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	2220      	movs	r2, #32
 8007318:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	0018      	movs	r0, r3
 800731e:	f7ff fec2 	bl	80070a6 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	685a      	ldr	r2, [r3, #4]
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	490d      	ldr	r1, [pc, #52]	; (8007364 <I2C_IsAcknowledgeFailed+0xc8>)
 800732e:	400a      	ands	r2, r1
 8007330:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007336:	2204      	movs	r2, #4
 8007338:	431a      	orrs	r2, r3
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	2241      	movs	r2, #65	; 0x41
 8007342:	2120      	movs	r1, #32
 8007344:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	2242      	movs	r2, #66	; 0x42
 800734a:	2100      	movs	r1, #0
 800734c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	2240      	movs	r2, #64	; 0x40
 8007352:	2100      	movs	r1, #0
 8007354:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8007356:	2301      	movs	r3, #1
 8007358:	e000      	b.n	800735c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800735a:	2300      	movs	r3, #0
}
 800735c:	0018      	movs	r0, r3
 800735e:	46bd      	mov	sp, r7
 8007360:	b004      	add	sp, #16
 8007362:	bd80      	pop	{r7, pc}
 8007364:	fe00e800 	.word	0xfe00e800

08007368 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8007368:	b590      	push	{r4, r7, lr}
 800736a:	b085      	sub	sp, #20
 800736c:	af00      	add	r7, sp, #0
 800736e:	60f8      	str	r0, [r7, #12]
 8007370:	0008      	movs	r0, r1
 8007372:	0011      	movs	r1, r2
 8007374:	607b      	str	r3, [r7, #4]
 8007376:	240a      	movs	r4, #10
 8007378:	193b      	adds	r3, r7, r4
 800737a:	1c02      	adds	r2, r0, #0
 800737c:	801a      	strh	r2, [r3, #0]
 800737e:	2009      	movs	r0, #9
 8007380:	183b      	adds	r3, r7, r0
 8007382:	1c0a      	adds	r2, r1, #0
 8007384:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	685b      	ldr	r3, [r3, #4]
 800738c:	6a3a      	ldr	r2, [r7, #32]
 800738e:	0d51      	lsrs	r1, r2, #21
 8007390:	2280      	movs	r2, #128	; 0x80
 8007392:	00d2      	lsls	r2, r2, #3
 8007394:	400a      	ands	r2, r1
 8007396:	490e      	ldr	r1, [pc, #56]	; (80073d0 <I2C_TransferConfig+0x68>)
 8007398:	430a      	orrs	r2, r1
 800739a:	43d2      	mvns	r2, r2
 800739c:	401a      	ands	r2, r3
 800739e:	0011      	movs	r1, r2
 80073a0:	193b      	adds	r3, r7, r4
 80073a2:	881b      	ldrh	r3, [r3, #0]
 80073a4:	059b      	lsls	r3, r3, #22
 80073a6:	0d9a      	lsrs	r2, r3, #22
 80073a8:	183b      	adds	r3, r7, r0
 80073aa:	781b      	ldrb	r3, [r3, #0]
 80073ac:	0418      	lsls	r0, r3, #16
 80073ae:	23ff      	movs	r3, #255	; 0xff
 80073b0:	041b      	lsls	r3, r3, #16
 80073b2:	4003      	ands	r3, r0
 80073b4:	431a      	orrs	r2, r3
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	431a      	orrs	r2, r3
 80073ba:	6a3b      	ldr	r3, [r7, #32]
 80073bc:	431a      	orrs	r2, r3
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	430a      	orrs	r2, r1
 80073c4:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80073c6:	46c0      	nop			; (mov r8, r8)
 80073c8:	46bd      	mov	sp, r7
 80073ca:	b005      	add	sp, #20
 80073cc:	bd90      	pop	{r4, r7, pc}
 80073ce:	46c0      	nop			; (mov r8, r8)
 80073d0:	03ff63ff 	.word	0x03ff63ff

080073d4 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b084      	sub	sp, #16
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
 80073dc:	000a      	movs	r2, r1
 80073de:	1cbb      	adds	r3, r7, #2
 80073e0:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80073e2:	2300      	movs	r3, #0
 80073e4:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80073e6:	1cbb      	adds	r3, r7, #2
 80073e8:	881b      	ldrh	r3, [r3, #0]
 80073ea:	2201      	movs	r2, #1
 80073ec:	4013      	ands	r3, r2
 80073ee:	d010      	beq.n	8007412 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	2242      	movs	r2, #66	; 0x42
 80073f4:	4313      	orrs	r3, r2
 80073f6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2241      	movs	r2, #65	; 0x41
 80073fc:	5c9b      	ldrb	r3, [r3, r2]
 80073fe:	b2db      	uxtb	r3, r3
 8007400:	001a      	movs	r2, r3
 8007402:	2328      	movs	r3, #40	; 0x28
 8007404:	4013      	ands	r3, r2
 8007406:	2b28      	cmp	r3, #40	; 0x28
 8007408:	d003      	beq.n	8007412 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	22b0      	movs	r2, #176	; 0xb0
 800740e:	4313      	orrs	r3, r2
 8007410:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007412:	1cbb      	adds	r3, r7, #2
 8007414:	881b      	ldrh	r3, [r3, #0]
 8007416:	2202      	movs	r2, #2
 8007418:	4013      	ands	r3, r2
 800741a:	d010      	beq.n	800743e <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	2244      	movs	r2, #68	; 0x44
 8007420:	4313      	orrs	r3, r2
 8007422:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2241      	movs	r2, #65	; 0x41
 8007428:	5c9b      	ldrb	r3, [r3, r2]
 800742a:	b2db      	uxtb	r3, r3
 800742c:	001a      	movs	r2, r3
 800742e:	2328      	movs	r3, #40	; 0x28
 8007430:	4013      	ands	r3, r2
 8007432:	2b28      	cmp	r3, #40	; 0x28
 8007434:	d003      	beq.n	800743e <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	22b0      	movs	r2, #176	; 0xb0
 800743a:	4313      	orrs	r3, r2
 800743c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800743e:	1cbb      	adds	r3, r7, #2
 8007440:	2200      	movs	r2, #0
 8007442:	5e9b      	ldrsh	r3, [r3, r2]
 8007444:	2b00      	cmp	r3, #0
 8007446:	da03      	bge.n	8007450 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	22b8      	movs	r2, #184	; 0xb8
 800744c:	4313      	orrs	r3, r2
 800744e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007450:	1cbb      	adds	r3, r7, #2
 8007452:	881b      	ldrh	r3, [r3, #0]
 8007454:	2b10      	cmp	r3, #16
 8007456:	d103      	bne.n	8007460 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	2290      	movs	r2, #144	; 0x90
 800745c:	4313      	orrs	r3, r2
 800745e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007460:	1cbb      	adds	r3, r7, #2
 8007462:	881b      	ldrh	r3, [r3, #0]
 8007464:	2b20      	cmp	r3, #32
 8007466:	d103      	bne.n	8007470 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	2220      	movs	r2, #32
 800746c:	4313      	orrs	r3, r2
 800746e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007470:	1cbb      	adds	r3, r7, #2
 8007472:	881b      	ldrh	r3, [r3, #0]
 8007474:	2b40      	cmp	r3, #64	; 0x40
 8007476:	d103      	bne.n	8007480 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	2240      	movs	r2, #64	; 0x40
 800747c:	4313      	orrs	r3, r2
 800747e:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	681a      	ldr	r2, [r3, #0]
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	43d9      	mvns	r1, r3
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	400a      	ands	r2, r1
 8007490:	601a      	str	r2, [r3, #0]
}
 8007492:	46c0      	nop			; (mov r8, r8)
 8007494:	46bd      	mov	sp, r7
 8007496:	b004      	add	sp, #16
 8007498:	bd80      	pop	{r7, pc}
	...

0800749c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800749c:	b580      	push	{r7, lr}
 800749e:	b082      	sub	sp, #8
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
 80074a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2241      	movs	r2, #65	; 0x41
 80074aa:	5c9b      	ldrb	r3, [r3, r2]
 80074ac:	b2db      	uxtb	r3, r3
 80074ae:	2b20      	cmp	r3, #32
 80074b0:	d138      	bne.n	8007524 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2240      	movs	r2, #64	; 0x40
 80074b6:	5c9b      	ldrb	r3, [r3, r2]
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	d101      	bne.n	80074c0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80074bc:	2302      	movs	r3, #2
 80074be:	e032      	b.n	8007526 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2240      	movs	r2, #64	; 0x40
 80074c4:	2101      	movs	r1, #1
 80074c6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2241      	movs	r2, #65	; 0x41
 80074cc:	2124      	movs	r1, #36	; 0x24
 80074ce:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	681a      	ldr	r2, [r3, #0]
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	2101      	movs	r1, #1
 80074dc:	438a      	bics	r2, r1
 80074de:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	681a      	ldr	r2, [r3, #0]
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	4911      	ldr	r1, [pc, #68]	; (8007530 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80074ec:	400a      	ands	r2, r1
 80074ee:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	6819      	ldr	r1, [r3, #0]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	683a      	ldr	r2, [r7, #0]
 80074fc:	430a      	orrs	r2, r1
 80074fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	681a      	ldr	r2, [r3, #0]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	2101      	movs	r1, #1
 800750c:	430a      	orrs	r2, r1
 800750e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2241      	movs	r2, #65	; 0x41
 8007514:	2120      	movs	r1, #32
 8007516:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2240      	movs	r2, #64	; 0x40
 800751c:	2100      	movs	r1, #0
 800751e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007520:	2300      	movs	r3, #0
 8007522:	e000      	b.n	8007526 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007524:	2302      	movs	r3, #2
  }
}
 8007526:	0018      	movs	r0, r3
 8007528:	46bd      	mov	sp, r7
 800752a:	b002      	add	sp, #8
 800752c:	bd80      	pop	{r7, pc}
 800752e:	46c0      	nop			; (mov r8, r8)
 8007530:	ffffefff 	.word	0xffffefff

08007534 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b084      	sub	sp, #16
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
 800753c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2241      	movs	r2, #65	; 0x41
 8007542:	5c9b      	ldrb	r3, [r3, r2]
 8007544:	b2db      	uxtb	r3, r3
 8007546:	2b20      	cmp	r3, #32
 8007548:	d139      	bne.n	80075be <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2240      	movs	r2, #64	; 0x40
 800754e:	5c9b      	ldrb	r3, [r3, r2]
 8007550:	2b01      	cmp	r3, #1
 8007552:	d101      	bne.n	8007558 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007554:	2302      	movs	r3, #2
 8007556:	e033      	b.n	80075c0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2240      	movs	r2, #64	; 0x40
 800755c:	2101      	movs	r1, #1
 800755e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2241      	movs	r2, #65	; 0x41
 8007564:	2124      	movs	r1, #36	; 0x24
 8007566:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	681a      	ldr	r2, [r3, #0]
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	2101      	movs	r1, #1
 8007574:	438a      	bics	r2, r1
 8007576:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	4a11      	ldr	r2, [pc, #68]	; (80075c8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8007584:	4013      	ands	r3, r2
 8007586:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	021b      	lsls	r3, r3, #8
 800758c:	68fa      	ldr	r2, [r7, #12]
 800758e:	4313      	orrs	r3, r2
 8007590:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	68fa      	ldr	r2, [r7, #12]
 8007598:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	681a      	ldr	r2, [r3, #0]
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	2101      	movs	r1, #1
 80075a6:	430a      	orrs	r2, r1
 80075a8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2241      	movs	r2, #65	; 0x41
 80075ae:	2120      	movs	r1, #32
 80075b0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2240      	movs	r2, #64	; 0x40
 80075b6:	2100      	movs	r1, #0
 80075b8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80075ba:	2300      	movs	r3, #0
 80075bc:	e000      	b.n	80075c0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80075be:	2302      	movs	r3, #2
  }
}
 80075c0:	0018      	movs	r0, r3
 80075c2:	46bd      	mov	sp, r7
 80075c4:	b004      	add	sp, #16
 80075c6:	bd80      	pop	{r7, pc}
 80075c8:	fffff0ff 	.word	0xfffff0ff

080075cc <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b088      	sub	sp, #32
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d101      	bne.n	80075de <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80075da:	2301      	movs	r3, #1
 80075dc:	e0e5      	b.n	80077aa <HAL_I2S_Init+0x1de>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2235      	movs	r2, #53	; 0x35
 80075e2:	5c9b      	ldrb	r3, [r3, r2]
 80075e4:	b2db      	uxtb	r3, r3
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d107      	bne.n	80075fa <HAL_I2S_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2234      	movs	r2, #52	; 0x34
 80075ee:	2100      	movs	r1, #0
 80075f0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	0018      	movs	r0, r3
 80075f6:	f7fd fa69 	bl	8004acc <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2235      	movs	r2, #53	; 0x35
 80075fe:	2102      	movs	r1, #2
 8007600:	5499      	strb	r1, [r3, r2]

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	69da      	ldr	r2, [r3, #28]
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	4969      	ldr	r1, [pc, #420]	; (80077b4 <HAL_I2S_Init+0x1e8>)
 800760e:	400a      	ands	r2, r1
 8007610:	61da      	str	r2, [r3, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	2202      	movs	r2, #2
 8007618:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	695b      	ldr	r3, [r3, #20]
 800761e:	2b02      	cmp	r3, #2
 8007620:	d100      	bne.n	8007624 <HAL_I2S_Init+0x58>
 8007622:	e076      	b.n	8007712 <HAL_I2S_Init+0x146>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	68db      	ldr	r3, [r3, #12]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d102      	bne.n	8007632 <HAL_I2S_Init+0x66>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800762c:	2310      	movs	r3, #16
 800762e:	617b      	str	r3, [r7, #20]
 8007630:	e001      	b.n	8007636 <HAL_I2S_Init+0x6a>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8007632:	2320      	movs	r3, #32
 8007634:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	689b      	ldr	r3, [r3, #8]
 800763a:	2b20      	cmp	r3, #32
 800763c:	d802      	bhi.n	8007644 <HAL_I2S_Init+0x78>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	005b      	lsls	r3, r3, #1
 8007642:	617b      	str	r3, [r7, #20]
      /* Get the source clock value: based on System Clock value */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S2);
    }
#else
    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S1);
 8007644:	2380      	movs	r3, #128	; 0x80
 8007646:	011b      	lsls	r3, r3, #4
 8007648:	0018      	movs	r0, r3
 800764a:	f001 f997 	bl	800897c <HAL_RCCEx_GetPeriphCLKFreq>
 800764e:	0003      	movs	r3, r0
 8007650:	60fb      	str	r3, [r7, #12]
#endif
    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	691a      	ldr	r2, [r3, #16]
 8007656:	2380      	movs	r3, #128	; 0x80
 8007658:	009b      	lsls	r3, r3, #2
 800765a:	429a      	cmp	r2, r3
 800765c:	d131      	bne.n	80076c2 <HAL_I2S_Init+0xf6>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	68db      	ldr	r3, [r3, #12]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d016      	beq.n	8007694 <HAL_I2S_Init+0xc8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8007666:	697b      	ldr	r3, [r7, #20]
 8007668:	009b      	lsls	r3, r3, #2
 800766a:	0019      	movs	r1, r3
 800766c:	68f8      	ldr	r0, [r7, #12]
 800766e:	f7f8 fd49 	bl	8000104 <__udivsi3>
 8007672:	0003      	movs	r3, r0
 8007674:	001a      	movs	r2, r3
 8007676:	0013      	movs	r3, r2
 8007678:	009b      	lsls	r3, r3, #2
 800767a:	189b      	adds	r3, r3, r2
 800767c:	005b      	lsls	r3, r3, #1
 800767e:	001a      	movs	r2, r3
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	695b      	ldr	r3, [r3, #20]
 8007684:	0019      	movs	r1, r3
 8007686:	0010      	movs	r0, r2
 8007688:	f7f8 fd3c 	bl	8000104 <__udivsi3>
 800768c:	0003      	movs	r3, r0
 800768e:	3305      	adds	r3, #5
 8007690:	613b      	str	r3, [r7, #16]
 8007692:	e02a      	b.n	80076ea <HAL_I2S_Init+0x11e>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8007694:	697b      	ldr	r3, [r7, #20]
 8007696:	00db      	lsls	r3, r3, #3
 8007698:	0019      	movs	r1, r3
 800769a:	68f8      	ldr	r0, [r7, #12]
 800769c:	f7f8 fd32 	bl	8000104 <__udivsi3>
 80076a0:	0003      	movs	r3, r0
 80076a2:	001a      	movs	r2, r3
 80076a4:	0013      	movs	r3, r2
 80076a6:	009b      	lsls	r3, r3, #2
 80076a8:	189b      	adds	r3, r3, r2
 80076aa:	005b      	lsls	r3, r3, #1
 80076ac:	001a      	movs	r2, r3
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	695b      	ldr	r3, [r3, #20]
 80076b2:	0019      	movs	r1, r3
 80076b4:	0010      	movs	r0, r2
 80076b6:	f7f8 fd25 	bl	8000104 <__udivsi3>
 80076ba:	0003      	movs	r3, r0
 80076bc:	3305      	adds	r3, #5
 80076be:	613b      	str	r3, [r7, #16]
 80076c0:	e013      	b.n	80076ea <HAL_I2S_Init+0x11e>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80076c2:	6979      	ldr	r1, [r7, #20]
 80076c4:	68f8      	ldr	r0, [r7, #12]
 80076c6:	f7f8 fd1d 	bl	8000104 <__udivsi3>
 80076ca:	0003      	movs	r3, r0
 80076cc:	001a      	movs	r2, r3
 80076ce:	0013      	movs	r3, r2
 80076d0:	009b      	lsls	r3, r3, #2
 80076d2:	189b      	adds	r3, r3, r2
 80076d4:	005b      	lsls	r3, r3, #1
 80076d6:	001a      	movs	r2, r3
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	695b      	ldr	r3, [r3, #20]
 80076dc:	0019      	movs	r1, r3
 80076de:	0010      	movs	r0, r2
 80076e0:	f7f8 fd10 	bl	8000104 <__udivsi3>
 80076e4:	0003      	movs	r3, r0
 80076e6:	3305      	adds	r3, #5
 80076e8:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80076ea:	693b      	ldr	r3, [r7, #16]
 80076ec:	210a      	movs	r1, #10
 80076ee:	0018      	movs	r0, r3
 80076f0:	f7f8 fd08 	bl	8000104 <__udivsi3>
 80076f4:	0003      	movs	r3, r0
 80076f6:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80076f8:	693b      	ldr	r3, [r7, #16]
 80076fa:	2201      	movs	r2, #1
 80076fc:	4013      	ands	r3, r2
 80076fe:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8007700:	693a      	ldr	r2, [r7, #16]
 8007702:	69bb      	ldr	r3, [r7, #24]
 8007704:	1ad3      	subs	r3, r2, r3
 8007706:	085b      	lsrs	r3, r3, #1
 8007708:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800770a:	69bb      	ldr	r3, [r7, #24]
 800770c:	021b      	lsls	r3, r3, #8
 800770e:	61bb      	str	r3, [r7, #24]
 8007710:	e003      	b.n	800771a <HAL_I2S_Init+0x14e>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8007712:	2302      	movs	r3, #2
 8007714:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8007716:	2300      	movs	r3, #0
 8007718:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800771a:	69fb      	ldr	r3, [r7, #28]
 800771c:	2b01      	cmp	r3, #1
 800771e:	d902      	bls.n	8007726 <HAL_I2S_Init+0x15a>
 8007720:	69fb      	ldr	r3, [r7, #28]
 8007722:	2bff      	cmp	r3, #255	; 0xff
 8007724:	d907      	bls.n	8007736 <HAL_I2S_Init+0x16a>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800772a:	2210      	movs	r2, #16
 800772c:	431a      	orrs	r2, r3
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	639a      	str	r2, [r3, #56]	; 0x38
    return  HAL_ERROR;
 8007732:	2301      	movs	r3, #1
 8007734:	e039      	b.n	80077aa <HAL_I2S_Init+0x1de>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	691a      	ldr	r2, [r3, #16]
 800773a:	69bb      	ldr	r3, [r7, #24]
 800773c:	431a      	orrs	r2, r3
 800773e:	0011      	movs	r1, r2
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	69fa      	ldr	r2, [r7, #28]
 8007746:	430a      	orrs	r2, r1
 8007748:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	69db      	ldr	r3, [r3, #28]
 8007750:	4a18      	ldr	r2, [pc, #96]	; (80077b4 <HAL_I2S_Init+0x1e8>)
 8007752:	401a      	ands	r2, r3
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6859      	ldr	r1, [r3, #4]
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	689b      	ldr	r3, [r3, #8]
 800775c:	4319      	orrs	r1, r3
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	68db      	ldr	r3, [r3, #12]
 8007762:	4319      	orrs	r1, r3
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	699b      	ldr	r3, [r3, #24]
 8007768:	430b      	orrs	r3, r1
 800776a:	431a      	orrs	r2, r3
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	2180      	movs	r1, #128	; 0x80
 8007772:	0109      	lsls	r1, r1, #4
 8007774:	430a      	orrs	r2, r1
 8007776:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	689b      	ldr	r3, [r3, #8]
 800777c:	2b30      	cmp	r3, #48	; 0x30
 800777e:	d003      	beq.n	8007788 <HAL_I2S_Init+0x1bc>
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	689b      	ldr	r3, [r3, #8]
 8007784:	2bb0      	cmp	r3, #176	; 0xb0
 8007786:	d108      	bne.n	800779a <HAL_I2S_Init+0x1ce>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	69da      	ldr	r2, [r3, #28]
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	2180      	movs	r1, #128	; 0x80
 8007794:	0149      	lsls	r1, r1, #5
 8007796:	430a      	orrs	r2, r1
 8007798:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2200      	movs	r2, #0
 800779e:	639a      	str	r2, [r3, #56]	; 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2235      	movs	r2, #53	; 0x35
 80077a4:	2101      	movs	r1, #1
 80077a6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80077a8:	2300      	movs	r3, #0
}
 80077aa:	0018      	movs	r0, r3
 80077ac:	46bd      	mov	sp, r7
 80077ae:	b008      	add	sp, #32
 80077b0:	bd80      	pop	{r7, pc}
 80077b2:	46c0      	nop			; (mov r8, r8)
 80077b4:	fffff040 	.word	0xfffff040

080077b8 <HAL_I2S_Transmit>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b086      	sub	sp, #24
 80077bc:	af00      	add	r7, sp, #0
 80077be:	60f8      	str	r0, [r7, #12]
 80077c0:	60b9      	str	r1, [r7, #8]
 80077c2:	603b      	str	r3, [r7, #0]
 80077c4:	1dbb      	adds	r3, r7, #6
 80077c6:	801a      	strh	r2, [r3, #0]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d003      	beq.n	80077d6 <HAL_I2S_Transmit+0x1e>
 80077ce:	1dbb      	adds	r3, r7, #6
 80077d0:	881b      	ldrh	r3, [r3, #0]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d101      	bne.n	80077da <HAL_I2S_Transmit+0x22>
  {
    return  HAL_ERROR;
 80077d6:	2301      	movs	r3, #1
 80077d8:	e0e2      	b.n	80079a0 <HAL_I2S_Transmit+0x1e8>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	2234      	movs	r2, #52	; 0x34
 80077de:	5c9b      	ldrb	r3, [r3, r2]
 80077e0:	b2db      	uxtb	r3, r3
 80077e2:	2b01      	cmp	r3, #1
 80077e4:	d101      	bne.n	80077ea <HAL_I2S_Transmit+0x32>
 80077e6:	2302      	movs	r3, #2
 80077e8:	e0da      	b.n	80079a0 <HAL_I2S_Transmit+0x1e8>
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	2234      	movs	r2, #52	; 0x34
 80077ee:	2101      	movs	r1, #1
 80077f0:	5499      	strb	r1, [r3, r2]

  if (hi2s->State != HAL_I2S_STATE_READY)
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	2235      	movs	r2, #53	; 0x35
 80077f6:	5c9b      	ldrb	r3, [r3, r2]
 80077f8:	b2db      	uxtb	r3, r3
 80077fa:	2b01      	cmp	r3, #1
 80077fc:	d005      	beq.n	800780a <HAL_I2S_Transmit+0x52>
  {
    __HAL_UNLOCK(hi2s);
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	2234      	movs	r2, #52	; 0x34
 8007802:	2100      	movs	r1, #0
 8007804:	5499      	strb	r1, [r3, r2]
    return HAL_BUSY;
 8007806:	2302      	movs	r3, #2
 8007808:	e0ca      	b.n	80079a0 <HAL_I2S_Transmit+0x1e8>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	2235      	movs	r2, #53	; 0x35
 800780e:	2103      	movs	r1, #3
 8007810:	5499      	strb	r1, [r3, r2]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	2200      	movs	r2, #0
 8007816:	639a      	str	r2, [r3, #56]	; 0x38
  hi2s->pTxBuffPtr = pData;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	68ba      	ldr	r2, [r7, #8]
 800781c:	61da      	str	r2, [r3, #28]

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	69db      	ldr	r3, [r3, #28]
 8007824:	2207      	movs	r2, #7
 8007826:	4013      	ands	r3, r2
 8007828:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800782a:	697b      	ldr	r3, [r7, #20]
 800782c:	2b03      	cmp	r3, #3
 800782e:	d002      	beq.n	8007836 <HAL_I2S_Transmit+0x7e>
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	2b05      	cmp	r3, #5
 8007834:	d10c      	bne.n	8007850 <HAL_I2S_Transmit+0x98>
  {
    hi2s->TxXferSize = (Size << 1U);
 8007836:	1dbb      	adds	r3, r7, #6
 8007838:	881b      	ldrh	r3, [r3, #0]
 800783a:	18db      	adds	r3, r3, r3
 800783c:	b29a      	uxth	r2, r3
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = (Size << 1U);
 8007842:	1dbb      	adds	r3, r7, #6
 8007844:	881b      	ldrh	r3, [r3, #0]
 8007846:	18db      	adds	r3, r3, r3
 8007848:	b29a      	uxth	r2, r3
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	845a      	strh	r2, [r3, #34]	; 0x22
 800784e:	e007      	b.n	8007860 <HAL_I2S_Transmit+0xa8>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	1dba      	adds	r2, r7, #6
 8007854:	8812      	ldrh	r2, [r2, #0]
 8007856:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = Size;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	1dba      	adds	r2, r7, #6
 800785c:	8812      	ldrh	r2, [r2, #0]
 800785e:	845a      	strh	r2, [r3, #34]	; 0x22
  }

  tmpreg_cfgr = hi2s->Instance->I2SCFGR;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	69db      	ldr	r3, [r3, #28]
 8007866:	617b      	str	r3, [r7, #20]

  /* Check if the I2S is already enabled */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	69da      	ldr	r2, [r3, #28]
 800786e:	2380      	movs	r3, #128	; 0x80
 8007870:	00db      	lsls	r3, r3, #3
 8007872:	401a      	ands	r2, r3
 8007874:	2380      	movs	r3, #128	; 0x80
 8007876:	00db      	lsls	r3, r3, #3
 8007878:	429a      	cmp	r2, r3
 800787a:	d008      	beq.n	800788e <HAL_I2S_Transmit+0xd6>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	69da      	ldr	r2, [r3, #28]
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	2180      	movs	r1, #128	; 0x80
 8007888:	00c9      	lsls	r1, r1, #3
 800788a:	430a      	orrs	r2, r1
 800788c:	61da      	str	r2, [r3, #28]
  }

  /* Wait until TXE flag is set */
  if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout) != HAL_OK)
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	68f8      	ldr	r0, [r7, #12]
 8007892:	2201      	movs	r2, #1
 8007894:	2102      	movs	r1, #2
 8007896:	f000 f969 	bl	8007b6c <I2S_WaitFlagStateUntilTimeout>
 800789a:	1e03      	subs	r3, r0, #0
 800789c:	d04d      	beq.n	800793a <HAL_I2S_Transmit+0x182>
  {
    /* Set the error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078a2:	2201      	movs	r2, #1
 80078a4:	431a      	orrs	r2, r3
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	639a      	str	r2, [r3, #56]	; 0x38
    hi2s->State = HAL_I2S_STATE_READY;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	2235      	movs	r2, #53	; 0x35
 80078ae:	2101      	movs	r1, #1
 80078b0:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(hi2s);
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	2234      	movs	r2, #52	; 0x34
 80078b6:	2100      	movs	r1, #0
 80078b8:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80078ba:	2301      	movs	r3, #1
 80078bc:	e070      	b.n	80079a0 <HAL_I2S_Transmit+0x1e8>
  }

  while (hi2s->TxXferCount > 0U)
  {
    hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	69db      	ldr	r3, [r3, #28]
 80078c2:	881a      	ldrh	r2, [r3, #0]
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	60da      	str	r2, [r3, #12]
    hi2s->pTxBuffPtr++;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	69db      	ldr	r3, [r3, #28]
 80078ce:	1c9a      	adds	r2, r3, #2
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	61da      	str	r2, [r3, #28]
    hi2s->TxXferCount--;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80078d8:	b29b      	uxth	r3, r3
 80078da:	3b01      	subs	r3, #1
 80078dc:	b29a      	uxth	r2, r3
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	845a      	strh	r2, [r3, #34]	; 0x22

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout) != HAL_OK)
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	68f8      	ldr	r0, [r7, #12]
 80078e6:	2201      	movs	r2, #1
 80078e8:	2102      	movs	r1, #2
 80078ea:	f000 f93f 	bl	8007b6c <I2S_WaitFlagStateUntilTimeout>
 80078ee:	1e03      	subs	r3, r0, #0
 80078f0:	d00f      	beq.n	8007912 <HAL_I2S_Transmit+0x15a>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078f6:	2201      	movs	r2, #1
 80078f8:	431a      	orrs	r2, r3
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	639a      	str	r2, [r3, #56]	; 0x38
      hi2s->State = HAL_I2S_STATE_READY;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	2235      	movs	r2, #53	; 0x35
 8007902:	2101      	movs	r1, #1
 8007904:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2s);
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	2234      	movs	r2, #52	; 0x34
 800790a:	2100      	movs	r1, #0
 800790c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800790e:	2301      	movs	r3, #1
 8007910:	e046      	b.n	80079a0 <HAL_I2S_Transmit+0x1e8>
    }

    /* Check if an underrun occurs */
    if (__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_UDR) == SET)
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	689b      	ldr	r3, [r3, #8]
 8007918:	2208      	movs	r2, #8
 800791a:	4013      	ands	r3, r2
 800791c:	2b08      	cmp	r3, #8
 800791e:	d10c      	bne.n	800793a <HAL_I2S_Transmit+0x182>
    {
      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8007920:	2300      	movs	r3, #0
 8007922:	613b      	str	r3, [r7, #16]
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	689b      	ldr	r3, [r3, #8]
 800792a:	613b      	str	r3, [r7, #16]
 800792c:	693b      	ldr	r3, [r7, #16]

      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007932:	2204      	movs	r2, #4
 8007934:	431a      	orrs	r2, r3
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	639a      	str	r2, [r3, #56]	; 0x38
  while (hi2s->TxXferCount > 0U)
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800793e:	b29b      	uxth	r3, r3
 8007940:	2b00      	cmp	r3, #0
 8007942:	d1bc      	bne.n	80078be <HAL_I2S_Transmit+0x106>
    }
  }

  /* Check if Slave mode is selected */
  if (((tmpreg_cfgr & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX)
 8007944:	697a      	ldr	r2, [r7, #20]
 8007946:	23c0      	movs	r3, #192	; 0xc0
 8007948:	009b      	lsls	r3, r3, #2
 800794a:	4013      	ands	r3, r2
 800794c:	d007      	beq.n	800795e <HAL_I2S_Transmit+0x1a6>
      || ((tmpreg_cfgr & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_RX))
 800794e:	697a      	ldr	r2, [r7, #20]
 8007950:	23c0      	movs	r3, #192	; 0xc0
 8007952:	009b      	lsls	r3, r3, #2
 8007954:	401a      	ands	r2, r3
 8007956:	2380      	movs	r3, #128	; 0x80
 8007958:	005b      	lsls	r3, r3, #1
 800795a:	429a      	cmp	r2, r3
 800795c:	d117      	bne.n	800798e <HAL_I2S_Transmit+0x1d6>
  {
    /* Wait until Busy flag is reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, Timeout) != HAL_OK)
 800795e:	683b      	ldr	r3, [r7, #0]
 8007960:	68f8      	ldr	r0, [r7, #12]
 8007962:	2200      	movs	r2, #0
 8007964:	2180      	movs	r1, #128	; 0x80
 8007966:	f000 f901 	bl	8007b6c <I2S_WaitFlagStateUntilTimeout>
 800796a:	1e03      	subs	r3, r0, #0
 800796c:	d00f      	beq.n	800798e <HAL_I2S_Transmit+0x1d6>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007972:	2201      	movs	r2, #1
 8007974:	431a      	orrs	r2, r3
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	639a      	str	r2, [r3, #56]	; 0x38
      hi2s->State = HAL_I2S_STATE_READY;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	2235      	movs	r2, #53	; 0x35
 800797e:	2101      	movs	r1, #1
 8007980:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2s);
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	2234      	movs	r2, #52	; 0x34
 8007986:	2100      	movs	r1, #0
 8007988:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800798a:	2301      	movs	r3, #1
 800798c:	e008      	b.n	80079a0 <HAL_I2S_Transmit+0x1e8>
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	2235      	movs	r2, #53	; 0x35
 8007992:	2101      	movs	r1, #1
 8007994:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hi2s);
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	2234      	movs	r2, #52	; 0x34
 800799a:	2100      	movs	r1, #0
 800799c:	5499      	strb	r1, [r3, r2]
  return HAL_OK;
 800799e:	2300      	movs	r3, #0
}
 80079a0:	0018      	movs	r0, r3
 80079a2:	46bd      	mov	sp, r7
 80079a4:	b006      	add	sp, #24
 80079a6:	bd80      	pop	{r7, pc}

080079a8 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b084      	sub	sp, #16
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hi2s->Instance->CR2;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	685b      	ldr	r3, [r3, #4]
 80079b6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hi2s->Instance->SR;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	689b      	ldr	r3, [r3, #8]
 80079be:	60bb      	str	r3, [r7, #8]

  /* I2S in mode Receiver ------------------------------------------------*/
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) == RESET) &&
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	099b      	lsrs	r3, r3, #6
 80079c4:	001a      	movs	r2, r3
 80079c6:	2301      	movs	r3, #1
 80079c8:	4013      	ands	r3, r2
 80079ca:	d10e      	bne.n	80079ea <HAL_I2S_IRQHandler+0x42>
      (I2S_CHECK_FLAG(itflag, I2S_FLAG_RXNE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_RXNE) != RESET))
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	2201      	movs	r2, #1
 80079d0:	4013      	ands	r3, r2
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) == RESET) &&
 80079d2:	d00a      	beq.n	80079ea <HAL_I2S_IRQHandler+0x42>
      (I2S_CHECK_FLAG(itflag, I2S_FLAG_RXNE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_RXNE) != RESET))
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	099b      	lsrs	r3, r3, #6
 80079d8:	001a      	movs	r2, r3
 80079da:	2301      	movs	r3, #1
 80079dc:	4013      	ands	r3, r2
 80079de:	d004      	beq.n	80079ea <HAL_I2S_IRQHandler+0x42>
  {
    I2S_Receive_IT(hi2s);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	0018      	movs	r0, r3
 80079e4:	f000 f892 	bl	8007b0c <I2S_Receive_IT>
    return;
 80079e8:	e046      	b.n	8007a78 <HAL_I2S_IRQHandler+0xd0>
  }

  /* I2S in mode Tramitter -----------------------------------------------*/
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_TXE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_TXE) != RESET))
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	085b      	lsrs	r3, r3, #1
 80079ee:	001a      	movs	r2, r3
 80079f0:	2301      	movs	r3, #1
 80079f2:	4013      	ands	r3, r2
 80079f4:	d00a      	beq.n	8007a0c <HAL_I2S_IRQHandler+0x64>
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	09db      	lsrs	r3, r3, #7
 80079fa:	001a      	movs	r2, r3
 80079fc:	2301      	movs	r3, #1
 80079fe:	4013      	ands	r3, r2
 8007a00:	d004      	beq.n	8007a0c <HAL_I2S_IRQHandler+0x64>
  {
    I2S_Transmit_IT(hi2s);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	0018      	movs	r0, r3
 8007a06:	f000 f852 	bl	8007aae <I2S_Transmit_IT>
    return;
 8007a0a:	e035      	b.n	8007a78 <HAL_I2S_IRQHandler+0xd0>
  }

  /* I2S interrupt error -------------------------------------------------*/
  if (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_ERR) != RESET)
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	095b      	lsrs	r3, r3, #5
 8007a10:	001a      	movs	r2, r3
 8007a12:	2301      	movs	r3, #1
 8007a14:	4013      	ands	r3, r2
 8007a16:	d02f      	beq.n	8007a78 <HAL_I2S_IRQHandler+0xd0>
  {
    /* I2S Overrun error interrupt occurred ---------------------------------*/
    if (I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) != RESET)
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	099b      	lsrs	r3, r3, #6
 8007a1c:	001a      	movs	r2, r3
 8007a1e:	2301      	movs	r3, #1
 8007a20:	4013      	ands	r3, r2
 8007a22:	d00d      	beq.n	8007a40 <HAL_I2S_IRQHandler+0x98>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	685a      	ldr	r2, [r3, #4]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	2160      	movs	r1, #96	; 0x60
 8007a30:	438a      	bics	r2, r1
 8007a32:	605a      	str	r2, [r3, #4]

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a38:	2202      	movs	r2, #2
 8007a3a:	431a      	orrs	r2, r3
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	639a      	str	r2, [r3, #56]	; 0x38
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (I2S_CHECK_FLAG(itflag, I2S_FLAG_UDR) != RESET)
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	08db      	lsrs	r3, r3, #3
 8007a44:	001a      	movs	r2, r3
 8007a46:	2301      	movs	r3, #1
 8007a48:	4013      	ands	r3, r2
 8007a4a:	d00d      	beq.n	8007a68 <HAL_I2S_IRQHandler+0xc0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	685a      	ldr	r2, [r3, #4]
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	21a0      	movs	r1, #160	; 0xa0
 8007a58:	438a      	bics	r2, r1
 8007a5a:	605a      	str	r2, [r3, #4]

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a60:	2204      	movs	r2, #4
 8007a62:	431a      	orrs	r2, r3
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	639a      	str	r2, [r3, #56]	; 0x38
    }

    /* Set the I2S State ready */
    hi2s->State = HAL_I2S_STATE_READY;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2235      	movs	r2, #53	; 0x35
 8007a6c:	2101      	movs	r1, #1
 8007a6e:	5499      	strb	r1, [r3, r2]

    /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->ErrorCallback(hi2s);
#else
    HAL_I2S_ErrorCallback(hi2s);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	0018      	movs	r0, r3
 8007a74:	f000 f813 	bl	8007a9e <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	b004      	add	sp, #16
 8007a7c:	bd80      	pop	{r7, pc}

08007a7e <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8007a7e:	b580      	push	{r7, lr}
 8007a80:	b082      	sub	sp, #8
 8007a82:	af00      	add	r7, sp, #0
 8007a84:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8007a86:	46c0      	nop			; (mov r8, r8)
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	b002      	add	sp, #8
 8007a8c:	bd80      	pop	{r7, pc}

08007a8e <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8007a8e:	b580      	push	{r7, lr}
 8007a90:	b082      	sub	sp, #8
 8007a92:	af00      	add	r7, sp, #0
 8007a94:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8007a96:	46c0      	nop			; (mov r8, r8)
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	b002      	add	sp, #8
 8007a9c:	bd80      	pop	{r7, pc}

08007a9e <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8007a9e:	b580      	push	{r7, lr}
 8007aa0:	b082      	sub	sp, #8
 8007aa2:	af00      	add	r7, sp, #0
 8007aa4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8007aa6:	46c0      	nop			; (mov r8, r8)
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	b002      	add	sp, #8
 8007aac:	bd80      	pop	{r7, pc}

08007aae <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8007aae:	b580      	push	{r7, lr}
 8007ab0:	b082      	sub	sp, #8
 8007ab2:	af00      	add	r7, sp, #0
 8007ab4:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	69db      	ldr	r3, [r3, #28]
 8007aba:	881a      	ldrh	r2, [r3, #0]
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	69db      	ldr	r3, [r3, #28]
 8007ac6:	1c9a      	adds	r2, r3, #2
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	61da      	str	r2, [r3, #28]
  hi2s->TxXferCount--;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8007ad0:	b29b      	uxth	r3, r3
 8007ad2:	3b01      	subs	r3, #1
 8007ad4:	b29a      	uxth	r2, r3
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	845a      	strh	r2, [r3, #34]	; 0x22

  if (hi2s->TxXferCount == 0U)
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8007ade:	b29b      	uxth	r3, r3
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d10f      	bne.n	8007b04 <I2S_Transmit_IT+0x56>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	685a      	ldr	r2, [r3, #4]
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	21a0      	movs	r1, #160	; 0xa0
 8007af0:	438a      	bics	r2, r1
 8007af2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2235      	movs	r2, #53	; 0x35
 8007af8:	2101      	movs	r1, #1
 8007afa:	5499      	strb	r1, [r3, r2]
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	0018      	movs	r0, r3
 8007b00:	f7ff ffbd 	bl	8007a7e <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007b04:	46c0      	nop			; (mov r8, r8)
 8007b06:	46bd      	mov	sp, r7
 8007b08:	b002      	add	sp, #8
 8007b0a:	bd80      	pop	{r7, pc}

08007b0c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b082      	sub	sp, #8
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	68da      	ldr	r2, [r3, #12]
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b1e:	b292      	uxth	r2, r2
 8007b20:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b26:	1c9a      	adds	r2, r3, #2
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->RxXferCount--;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b30:	b29b      	uxth	r3, r3
 8007b32:	3b01      	subs	r3, #1
 8007b34:	b29a      	uxth	r2, r3
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->RxXferCount == 0U)
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b3e:	b29b      	uxth	r3, r3
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d10f      	bne.n	8007b64 <I2S_Receive_IT+0x58>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	685a      	ldr	r2, [r3, #4]
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	2160      	movs	r1, #96	; 0x60
 8007b50:	438a      	bics	r2, r1
 8007b52:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2235      	movs	r2, #53	; 0x35
 8007b58:	2101      	movs	r1, #1
 8007b5a:	5499      	strb	r1, [r3, r2]
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	0018      	movs	r0, r3
 8007b60:	f7ff ff95 	bl	8007a8e <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007b64:	46c0      	nop			; (mov r8, r8)
 8007b66:	46bd      	mov	sp, r7
 8007b68:	b002      	add	sp, #8
 8007b6a:	bd80      	pop	{r7, pc}

08007b6c <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b086      	sub	sp, #24
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	60f8      	str	r0, [r7, #12]
 8007b74:	60b9      	str	r1, [r7, #8]
 8007b76:	603b      	str	r3, [r7, #0]
 8007b78:	1dfb      	adds	r3, r7, #7
 8007b7a:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8007b7c:	f7fd fbec 	bl	8005358 <HAL_GetTick>
 8007b80:	0003      	movs	r3, r0
 8007b82:	617b      	str	r3, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8007b84:	e017      	b.n	8007bb6 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	3301      	adds	r3, #1
 8007b8a:	d014      	beq.n	8007bb6 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8007b8c:	f7fd fbe4 	bl	8005358 <HAL_GetTick>
 8007b90:	0002      	movs	r2, r0
 8007b92:	697b      	ldr	r3, [r7, #20]
 8007b94:	1ad3      	subs	r3, r2, r3
 8007b96:	683a      	ldr	r2, [r7, #0]
 8007b98:	429a      	cmp	r2, r3
 8007b9a:	d902      	bls.n	8007ba2 <I2S_WaitFlagStateUntilTimeout+0x36>
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d109      	bne.n	8007bb6 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	2235      	movs	r2, #53	; 0x35
 8007ba6:	2101      	movs	r1, #1
 8007ba8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	2234      	movs	r2, #52	; 0x34
 8007bae:	2100      	movs	r1, #0
 8007bb0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007bb2:	2303      	movs	r3, #3
 8007bb4:	e00f      	b.n	8007bd6 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	689b      	ldr	r3, [r3, #8]
 8007bbc:	68ba      	ldr	r2, [r7, #8]
 8007bbe:	4013      	ands	r3, r2
 8007bc0:	68ba      	ldr	r2, [r7, #8]
 8007bc2:	1ad3      	subs	r3, r2, r3
 8007bc4:	425a      	negs	r2, r3
 8007bc6:	4153      	adcs	r3, r2
 8007bc8:	b2db      	uxtb	r3, r3
 8007bca:	001a      	movs	r2, r3
 8007bcc:	1dfb      	adds	r3, r7, #7
 8007bce:	781b      	ldrb	r3, [r3, #0]
 8007bd0:	429a      	cmp	r2, r3
 8007bd2:	d1d8      	bne.n	8007b86 <I2S_WaitFlagStateUntilTimeout+0x1a>
      }
    }
  }
  return HAL_OK;
 8007bd4:	2300      	movs	r3, #0
}
 8007bd6:	0018      	movs	r0, r3
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	b006      	add	sp, #24
 8007bdc:	bd80      	pop	{r7, pc}
	...

08007be0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b084      	sub	sp, #16
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8007be8:	4b19      	ldr	r3, [pc, #100]	; (8007c50 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	4a19      	ldr	r2, [pc, #100]	; (8007c54 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8007bee:	4013      	ands	r3, r2
 8007bf0:	0019      	movs	r1, r3
 8007bf2:	4b17      	ldr	r3, [pc, #92]	; (8007c50 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007bf4:	687a      	ldr	r2, [r7, #4]
 8007bf6:	430a      	orrs	r2, r1
 8007bf8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if(VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007bfa:	687a      	ldr	r2, [r7, #4]
 8007bfc:	2380      	movs	r3, #128	; 0x80
 8007bfe:	009b      	lsls	r3, r3, #2
 8007c00:	429a      	cmp	r2, r3
 8007c02:	d11f      	bne.n	8007c44 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock ) / 1000000U) + 1U;
 8007c04:	4b14      	ldr	r3, [pc, #80]	; (8007c58 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8007c06:	681a      	ldr	r2, [r3, #0]
 8007c08:	0013      	movs	r3, r2
 8007c0a:	005b      	lsls	r3, r3, #1
 8007c0c:	189b      	adds	r3, r3, r2
 8007c0e:	005b      	lsls	r3, r3, #1
 8007c10:	4912      	ldr	r1, [pc, #72]	; (8007c5c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8007c12:	0018      	movs	r0, r3
 8007c14:	f7f8 fa76 	bl	8000104 <__udivsi3>
 8007c18:	0003      	movs	r3, r0
 8007c1a:	3301      	adds	r3, #1
 8007c1c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007c1e:	e008      	b.n	8007c32 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if(wait_loop_index != 0U)
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d003      	beq.n	8007c2e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	3b01      	subs	r3, #1
 8007c2a:	60fb      	str	r3, [r7, #12]
 8007c2c:	e001      	b.n	8007c32 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8007c2e:	2303      	movs	r3, #3
 8007c30:	e009      	b.n	8007c46 <HAL_PWREx_ControlVoltageScaling+0x66>
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007c32:	4b07      	ldr	r3, [pc, #28]	; (8007c50 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007c34:	695a      	ldr	r2, [r3, #20]
 8007c36:	2380      	movs	r3, #128	; 0x80
 8007c38:	00db      	lsls	r3, r3, #3
 8007c3a:	401a      	ands	r2, r3
 8007c3c:	2380      	movs	r3, #128	; 0x80
 8007c3e:	00db      	lsls	r3, r3, #3
 8007c40:	429a      	cmp	r2, r3
 8007c42:	d0ed      	beq.n	8007c20 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8007c44:	2300      	movs	r3, #0
}
 8007c46:	0018      	movs	r0, r3
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	b004      	add	sp, #16
 8007c4c:	bd80      	pop	{r7, pc}
 8007c4e:	46c0      	nop			; (mov r8, r8)
 8007c50:	40007000 	.word	0x40007000
 8007c54:	fffff9ff 	.word	0xfffff9ff
 8007c58:	20003134 	.word	0x20003134
 8007c5c:	000f4240 	.word	0x000f4240

08007c60 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8007c64:	4b03      	ldr	r3, [pc, #12]	; (8007c74 <LL_RCC_GetAPB1Prescaler+0x14>)
 8007c66:	689a      	ldr	r2, [r3, #8]
 8007c68:	23e0      	movs	r3, #224	; 0xe0
 8007c6a:	01db      	lsls	r3, r3, #7
 8007c6c:	4013      	ands	r3, r2
}
 8007c6e:	0018      	movs	r0, r3
 8007c70:	46bd      	mov	sp, r7
 8007c72:	bd80      	pop	{r7, pc}
 8007c74:	40021000 	.word	0x40021000

08007c78 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b088      	sub	sp, #32
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d101      	bne.n	8007c8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007c86:	2301      	movs	r3, #1
 8007c88:	e304      	b.n	8008294 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	2201      	movs	r2, #1
 8007c90:	4013      	ands	r3, r2
 8007c92:	d100      	bne.n	8007c96 <HAL_RCC_OscConfig+0x1e>
 8007c94:	e07c      	b.n	8007d90 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007c96:	4bc3      	ldr	r3, [pc, #780]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007c98:	689b      	ldr	r3, [r3, #8]
 8007c9a:	2238      	movs	r2, #56	; 0x38
 8007c9c:	4013      	ands	r3, r2
 8007c9e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007ca0:	4bc0      	ldr	r3, [pc, #768]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007ca2:	68db      	ldr	r3, [r3, #12]
 8007ca4:	2203      	movs	r2, #3
 8007ca6:	4013      	ands	r3, r2
 8007ca8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8007caa:	69bb      	ldr	r3, [r7, #24]
 8007cac:	2b10      	cmp	r3, #16
 8007cae:	d102      	bne.n	8007cb6 <HAL_RCC_OscConfig+0x3e>
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	2b03      	cmp	r3, #3
 8007cb4:	d002      	beq.n	8007cbc <HAL_RCC_OscConfig+0x44>
 8007cb6:	69bb      	ldr	r3, [r7, #24]
 8007cb8:	2b08      	cmp	r3, #8
 8007cba:	d10b      	bne.n	8007cd4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007cbc:	4bb9      	ldr	r3, [pc, #740]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007cbe:	681a      	ldr	r2, [r3, #0]
 8007cc0:	2380      	movs	r3, #128	; 0x80
 8007cc2:	029b      	lsls	r3, r3, #10
 8007cc4:	4013      	ands	r3, r2
 8007cc6:	d062      	beq.n	8007d8e <HAL_RCC_OscConfig+0x116>
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	685b      	ldr	r3, [r3, #4]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d15e      	bne.n	8007d8e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8007cd0:	2301      	movs	r3, #1
 8007cd2:	e2df      	b.n	8008294 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	685a      	ldr	r2, [r3, #4]
 8007cd8:	2380      	movs	r3, #128	; 0x80
 8007cda:	025b      	lsls	r3, r3, #9
 8007cdc:	429a      	cmp	r2, r3
 8007cde:	d107      	bne.n	8007cf0 <HAL_RCC_OscConfig+0x78>
 8007ce0:	4bb0      	ldr	r3, [pc, #704]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007ce2:	681a      	ldr	r2, [r3, #0]
 8007ce4:	4baf      	ldr	r3, [pc, #700]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007ce6:	2180      	movs	r1, #128	; 0x80
 8007ce8:	0249      	lsls	r1, r1, #9
 8007cea:	430a      	orrs	r2, r1
 8007cec:	601a      	str	r2, [r3, #0]
 8007cee:	e020      	b.n	8007d32 <HAL_RCC_OscConfig+0xba>
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	685a      	ldr	r2, [r3, #4]
 8007cf4:	23a0      	movs	r3, #160	; 0xa0
 8007cf6:	02db      	lsls	r3, r3, #11
 8007cf8:	429a      	cmp	r2, r3
 8007cfa:	d10e      	bne.n	8007d1a <HAL_RCC_OscConfig+0xa2>
 8007cfc:	4ba9      	ldr	r3, [pc, #676]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007cfe:	681a      	ldr	r2, [r3, #0]
 8007d00:	4ba8      	ldr	r3, [pc, #672]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007d02:	2180      	movs	r1, #128	; 0x80
 8007d04:	02c9      	lsls	r1, r1, #11
 8007d06:	430a      	orrs	r2, r1
 8007d08:	601a      	str	r2, [r3, #0]
 8007d0a:	4ba6      	ldr	r3, [pc, #664]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007d0c:	681a      	ldr	r2, [r3, #0]
 8007d0e:	4ba5      	ldr	r3, [pc, #660]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007d10:	2180      	movs	r1, #128	; 0x80
 8007d12:	0249      	lsls	r1, r1, #9
 8007d14:	430a      	orrs	r2, r1
 8007d16:	601a      	str	r2, [r3, #0]
 8007d18:	e00b      	b.n	8007d32 <HAL_RCC_OscConfig+0xba>
 8007d1a:	4ba2      	ldr	r3, [pc, #648]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007d1c:	681a      	ldr	r2, [r3, #0]
 8007d1e:	4ba1      	ldr	r3, [pc, #644]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007d20:	49a1      	ldr	r1, [pc, #644]	; (8007fa8 <HAL_RCC_OscConfig+0x330>)
 8007d22:	400a      	ands	r2, r1
 8007d24:	601a      	str	r2, [r3, #0]
 8007d26:	4b9f      	ldr	r3, [pc, #636]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007d28:	681a      	ldr	r2, [r3, #0]
 8007d2a:	4b9e      	ldr	r3, [pc, #632]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007d2c:	499f      	ldr	r1, [pc, #636]	; (8007fac <HAL_RCC_OscConfig+0x334>)
 8007d2e:	400a      	ands	r2, r1
 8007d30:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	685b      	ldr	r3, [r3, #4]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d014      	beq.n	8007d64 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d3a:	f7fd fb0d 	bl	8005358 <HAL_GetTick>
 8007d3e:	0003      	movs	r3, r0
 8007d40:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007d42:	e008      	b.n	8007d56 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007d44:	f7fd fb08 	bl	8005358 <HAL_GetTick>
 8007d48:	0002      	movs	r2, r0
 8007d4a:	693b      	ldr	r3, [r7, #16]
 8007d4c:	1ad3      	subs	r3, r2, r3
 8007d4e:	2b64      	cmp	r3, #100	; 0x64
 8007d50:	d901      	bls.n	8007d56 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8007d52:	2303      	movs	r3, #3
 8007d54:	e29e      	b.n	8008294 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007d56:	4b93      	ldr	r3, [pc, #588]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007d58:	681a      	ldr	r2, [r3, #0]
 8007d5a:	2380      	movs	r3, #128	; 0x80
 8007d5c:	029b      	lsls	r3, r3, #10
 8007d5e:	4013      	ands	r3, r2
 8007d60:	d0f0      	beq.n	8007d44 <HAL_RCC_OscConfig+0xcc>
 8007d62:	e015      	b.n	8007d90 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d64:	f7fd faf8 	bl	8005358 <HAL_GetTick>
 8007d68:	0003      	movs	r3, r0
 8007d6a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007d6c:	e008      	b.n	8007d80 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007d6e:	f7fd faf3 	bl	8005358 <HAL_GetTick>
 8007d72:	0002      	movs	r2, r0
 8007d74:	693b      	ldr	r3, [r7, #16]
 8007d76:	1ad3      	subs	r3, r2, r3
 8007d78:	2b64      	cmp	r3, #100	; 0x64
 8007d7a:	d901      	bls.n	8007d80 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8007d7c:	2303      	movs	r3, #3
 8007d7e:	e289      	b.n	8008294 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007d80:	4b88      	ldr	r3, [pc, #544]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007d82:	681a      	ldr	r2, [r3, #0]
 8007d84:	2380      	movs	r3, #128	; 0x80
 8007d86:	029b      	lsls	r3, r3, #10
 8007d88:	4013      	ands	r3, r2
 8007d8a:	d1f0      	bne.n	8007d6e <HAL_RCC_OscConfig+0xf6>
 8007d8c:	e000      	b.n	8007d90 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d8e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	2202      	movs	r2, #2
 8007d96:	4013      	ands	r3, r2
 8007d98:	d100      	bne.n	8007d9c <HAL_RCC_OscConfig+0x124>
 8007d9a:	e099      	b.n	8007ed0 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007d9c:	4b81      	ldr	r3, [pc, #516]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007d9e:	689b      	ldr	r3, [r3, #8]
 8007da0:	2238      	movs	r2, #56	; 0x38
 8007da2:	4013      	ands	r3, r2
 8007da4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007da6:	4b7f      	ldr	r3, [pc, #508]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007da8:	68db      	ldr	r3, [r3, #12]
 8007daa:	2203      	movs	r2, #3
 8007dac:	4013      	ands	r3, r2
 8007dae:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8007db0:	69bb      	ldr	r3, [r7, #24]
 8007db2:	2b10      	cmp	r3, #16
 8007db4:	d102      	bne.n	8007dbc <HAL_RCC_OscConfig+0x144>
 8007db6:	697b      	ldr	r3, [r7, #20]
 8007db8:	2b02      	cmp	r3, #2
 8007dba:	d002      	beq.n	8007dc2 <HAL_RCC_OscConfig+0x14a>
 8007dbc:	69bb      	ldr	r3, [r7, #24]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d135      	bne.n	8007e2e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007dc2:	4b78      	ldr	r3, [pc, #480]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007dc4:	681a      	ldr	r2, [r3, #0]
 8007dc6:	2380      	movs	r3, #128	; 0x80
 8007dc8:	00db      	lsls	r3, r3, #3
 8007dca:	4013      	ands	r3, r2
 8007dcc:	d005      	beq.n	8007dda <HAL_RCC_OscConfig+0x162>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	68db      	ldr	r3, [r3, #12]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d101      	bne.n	8007dda <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	e25c      	b.n	8008294 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007dda:	4b72      	ldr	r3, [pc, #456]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007ddc:	685b      	ldr	r3, [r3, #4]
 8007dde:	4a74      	ldr	r2, [pc, #464]	; (8007fb0 <HAL_RCC_OscConfig+0x338>)
 8007de0:	4013      	ands	r3, r2
 8007de2:	0019      	movs	r1, r3
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	695b      	ldr	r3, [r3, #20]
 8007de8:	021a      	lsls	r2, r3, #8
 8007dea:	4b6e      	ldr	r3, [pc, #440]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007dec:	430a      	orrs	r2, r1
 8007dee:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007df0:	69bb      	ldr	r3, [r7, #24]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d112      	bne.n	8007e1c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8007df6:	4b6b      	ldr	r3, [pc, #428]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	4a6e      	ldr	r2, [pc, #440]	; (8007fb4 <HAL_RCC_OscConfig+0x33c>)
 8007dfc:	4013      	ands	r3, r2
 8007dfe:	0019      	movs	r1, r3
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	691a      	ldr	r2, [r3, #16]
 8007e04:	4b67      	ldr	r3, [pc, #412]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007e06:	430a      	orrs	r2, r1
 8007e08:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8007e0a:	4b66      	ldr	r3, [pc, #408]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	0adb      	lsrs	r3, r3, #11
 8007e10:	2207      	movs	r2, #7
 8007e12:	4013      	ands	r3, r2
 8007e14:	4a68      	ldr	r2, [pc, #416]	; (8007fb8 <HAL_RCC_OscConfig+0x340>)
 8007e16:	40da      	lsrs	r2, r3
 8007e18:	4b68      	ldr	r3, [pc, #416]	; (8007fbc <HAL_RCC_OscConfig+0x344>)
 8007e1a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007e1c:	4b68      	ldr	r3, [pc, #416]	; (8007fc0 <HAL_RCC_OscConfig+0x348>)
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	0018      	movs	r0, r3
 8007e22:	f7fd fa3d 	bl	80052a0 <HAL_InitTick>
 8007e26:	1e03      	subs	r3, r0, #0
 8007e28:	d051      	beq.n	8007ece <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	e232      	b.n	8008294 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	68db      	ldr	r3, [r3, #12]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d030      	beq.n	8007e98 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8007e36:	4b5b      	ldr	r3, [pc, #364]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	4a5e      	ldr	r2, [pc, #376]	; (8007fb4 <HAL_RCC_OscConfig+0x33c>)
 8007e3c:	4013      	ands	r3, r2
 8007e3e:	0019      	movs	r1, r3
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	691a      	ldr	r2, [r3, #16]
 8007e44:	4b57      	ldr	r3, [pc, #348]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007e46:	430a      	orrs	r2, r1
 8007e48:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8007e4a:	4b56      	ldr	r3, [pc, #344]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007e4c:	681a      	ldr	r2, [r3, #0]
 8007e4e:	4b55      	ldr	r3, [pc, #340]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007e50:	2180      	movs	r1, #128	; 0x80
 8007e52:	0049      	lsls	r1, r1, #1
 8007e54:	430a      	orrs	r2, r1
 8007e56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e58:	f7fd fa7e 	bl	8005358 <HAL_GetTick>
 8007e5c:	0003      	movs	r3, r0
 8007e5e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007e60:	e008      	b.n	8007e74 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007e62:	f7fd fa79 	bl	8005358 <HAL_GetTick>
 8007e66:	0002      	movs	r2, r0
 8007e68:	693b      	ldr	r3, [r7, #16]
 8007e6a:	1ad3      	subs	r3, r2, r3
 8007e6c:	2b02      	cmp	r3, #2
 8007e6e:	d901      	bls.n	8007e74 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8007e70:	2303      	movs	r3, #3
 8007e72:	e20f      	b.n	8008294 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007e74:	4b4b      	ldr	r3, [pc, #300]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007e76:	681a      	ldr	r2, [r3, #0]
 8007e78:	2380      	movs	r3, #128	; 0x80
 8007e7a:	00db      	lsls	r3, r3, #3
 8007e7c:	4013      	ands	r3, r2
 8007e7e:	d0f0      	beq.n	8007e62 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e80:	4b48      	ldr	r3, [pc, #288]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007e82:	685b      	ldr	r3, [r3, #4]
 8007e84:	4a4a      	ldr	r2, [pc, #296]	; (8007fb0 <HAL_RCC_OscConfig+0x338>)
 8007e86:	4013      	ands	r3, r2
 8007e88:	0019      	movs	r1, r3
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	695b      	ldr	r3, [r3, #20]
 8007e8e:	021a      	lsls	r2, r3, #8
 8007e90:	4b44      	ldr	r3, [pc, #272]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007e92:	430a      	orrs	r2, r1
 8007e94:	605a      	str	r2, [r3, #4]
 8007e96:	e01b      	b.n	8007ed0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8007e98:	4b42      	ldr	r3, [pc, #264]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007e9a:	681a      	ldr	r2, [r3, #0]
 8007e9c:	4b41      	ldr	r3, [pc, #260]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007e9e:	4949      	ldr	r1, [pc, #292]	; (8007fc4 <HAL_RCC_OscConfig+0x34c>)
 8007ea0:	400a      	ands	r2, r1
 8007ea2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ea4:	f7fd fa58 	bl	8005358 <HAL_GetTick>
 8007ea8:	0003      	movs	r3, r0
 8007eaa:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007eac:	e008      	b.n	8007ec0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007eae:	f7fd fa53 	bl	8005358 <HAL_GetTick>
 8007eb2:	0002      	movs	r2, r0
 8007eb4:	693b      	ldr	r3, [r7, #16]
 8007eb6:	1ad3      	subs	r3, r2, r3
 8007eb8:	2b02      	cmp	r3, #2
 8007eba:	d901      	bls.n	8007ec0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8007ebc:	2303      	movs	r3, #3
 8007ebe:	e1e9      	b.n	8008294 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007ec0:	4b38      	ldr	r3, [pc, #224]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007ec2:	681a      	ldr	r2, [r3, #0]
 8007ec4:	2380      	movs	r3, #128	; 0x80
 8007ec6:	00db      	lsls	r3, r3, #3
 8007ec8:	4013      	ands	r3, r2
 8007eca:	d1f0      	bne.n	8007eae <HAL_RCC_OscConfig+0x236>
 8007ecc:	e000      	b.n	8007ed0 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007ece:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	2208      	movs	r2, #8
 8007ed6:	4013      	ands	r3, r2
 8007ed8:	d047      	beq.n	8007f6a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8007eda:	4b32      	ldr	r3, [pc, #200]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007edc:	689b      	ldr	r3, [r3, #8]
 8007ede:	2238      	movs	r2, #56	; 0x38
 8007ee0:	4013      	ands	r3, r2
 8007ee2:	2b18      	cmp	r3, #24
 8007ee4:	d10a      	bne.n	8007efc <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8007ee6:	4b2f      	ldr	r3, [pc, #188]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007ee8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007eea:	2202      	movs	r2, #2
 8007eec:	4013      	ands	r3, r2
 8007eee:	d03c      	beq.n	8007f6a <HAL_RCC_OscConfig+0x2f2>
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	699b      	ldr	r3, [r3, #24]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d138      	bne.n	8007f6a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8007ef8:	2301      	movs	r3, #1
 8007efa:	e1cb      	b.n	8008294 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	699b      	ldr	r3, [r3, #24]
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d019      	beq.n	8007f38 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8007f04:	4b27      	ldr	r3, [pc, #156]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007f06:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007f08:	4b26      	ldr	r3, [pc, #152]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007f0a:	2101      	movs	r1, #1
 8007f0c:	430a      	orrs	r2, r1
 8007f0e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f10:	f7fd fa22 	bl	8005358 <HAL_GetTick>
 8007f14:	0003      	movs	r3, r0
 8007f16:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007f18:	e008      	b.n	8007f2c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007f1a:	f7fd fa1d 	bl	8005358 <HAL_GetTick>
 8007f1e:	0002      	movs	r2, r0
 8007f20:	693b      	ldr	r3, [r7, #16]
 8007f22:	1ad3      	subs	r3, r2, r3
 8007f24:	2b02      	cmp	r3, #2
 8007f26:	d901      	bls.n	8007f2c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8007f28:	2303      	movs	r3, #3
 8007f2a:	e1b3      	b.n	8008294 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007f2c:	4b1d      	ldr	r3, [pc, #116]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007f2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f30:	2202      	movs	r2, #2
 8007f32:	4013      	ands	r3, r2
 8007f34:	d0f1      	beq.n	8007f1a <HAL_RCC_OscConfig+0x2a2>
 8007f36:	e018      	b.n	8007f6a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8007f38:	4b1a      	ldr	r3, [pc, #104]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007f3a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007f3c:	4b19      	ldr	r3, [pc, #100]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007f3e:	2101      	movs	r1, #1
 8007f40:	438a      	bics	r2, r1
 8007f42:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f44:	f7fd fa08 	bl	8005358 <HAL_GetTick>
 8007f48:	0003      	movs	r3, r0
 8007f4a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007f4c:	e008      	b.n	8007f60 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007f4e:	f7fd fa03 	bl	8005358 <HAL_GetTick>
 8007f52:	0002      	movs	r2, r0
 8007f54:	693b      	ldr	r3, [r7, #16]
 8007f56:	1ad3      	subs	r3, r2, r3
 8007f58:	2b02      	cmp	r3, #2
 8007f5a:	d901      	bls.n	8007f60 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8007f5c:	2303      	movs	r3, #3
 8007f5e:	e199      	b.n	8008294 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007f60:	4b10      	ldr	r3, [pc, #64]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007f62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f64:	2202      	movs	r2, #2
 8007f66:	4013      	ands	r3, r2
 8007f68:	d1f1      	bne.n	8007f4e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	2204      	movs	r2, #4
 8007f70:	4013      	ands	r3, r2
 8007f72:	d100      	bne.n	8007f76 <HAL_RCC_OscConfig+0x2fe>
 8007f74:	e0c6      	b.n	8008104 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007f76:	231f      	movs	r3, #31
 8007f78:	18fb      	adds	r3, r7, r3
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8007f7e:	4b09      	ldr	r3, [pc, #36]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007f80:	689b      	ldr	r3, [r3, #8]
 8007f82:	2238      	movs	r2, #56	; 0x38
 8007f84:	4013      	ands	r3, r2
 8007f86:	2b20      	cmp	r3, #32
 8007f88:	d11e      	bne.n	8007fc8 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8007f8a:	4b06      	ldr	r3, [pc, #24]	; (8007fa4 <HAL_RCC_OscConfig+0x32c>)
 8007f8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f8e:	2202      	movs	r2, #2
 8007f90:	4013      	ands	r3, r2
 8007f92:	d100      	bne.n	8007f96 <HAL_RCC_OscConfig+0x31e>
 8007f94:	e0b6      	b.n	8008104 <HAL_RCC_OscConfig+0x48c>
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	689b      	ldr	r3, [r3, #8]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d000      	beq.n	8007fa0 <HAL_RCC_OscConfig+0x328>
 8007f9e:	e0b1      	b.n	8008104 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	e177      	b.n	8008294 <HAL_RCC_OscConfig+0x61c>
 8007fa4:	40021000 	.word	0x40021000
 8007fa8:	fffeffff 	.word	0xfffeffff
 8007fac:	fffbffff 	.word	0xfffbffff
 8007fb0:	ffff80ff 	.word	0xffff80ff
 8007fb4:	ffffc7ff 	.word	0xffffc7ff
 8007fb8:	00f42400 	.word	0x00f42400
 8007fbc:	20003134 	.word	0x20003134
 8007fc0:	20003138 	.word	0x20003138
 8007fc4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007fc8:	4bb4      	ldr	r3, [pc, #720]	; (800829c <HAL_RCC_OscConfig+0x624>)
 8007fca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007fcc:	2380      	movs	r3, #128	; 0x80
 8007fce:	055b      	lsls	r3, r3, #21
 8007fd0:	4013      	ands	r3, r2
 8007fd2:	d101      	bne.n	8007fd8 <HAL_RCC_OscConfig+0x360>
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	e000      	b.n	8007fda <HAL_RCC_OscConfig+0x362>
 8007fd8:	2300      	movs	r3, #0
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d011      	beq.n	8008002 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8007fde:	4baf      	ldr	r3, [pc, #700]	; (800829c <HAL_RCC_OscConfig+0x624>)
 8007fe0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007fe2:	4bae      	ldr	r3, [pc, #696]	; (800829c <HAL_RCC_OscConfig+0x624>)
 8007fe4:	2180      	movs	r1, #128	; 0x80
 8007fe6:	0549      	lsls	r1, r1, #21
 8007fe8:	430a      	orrs	r2, r1
 8007fea:	63da      	str	r2, [r3, #60]	; 0x3c
 8007fec:	4bab      	ldr	r3, [pc, #684]	; (800829c <HAL_RCC_OscConfig+0x624>)
 8007fee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007ff0:	2380      	movs	r3, #128	; 0x80
 8007ff2:	055b      	lsls	r3, r3, #21
 8007ff4:	4013      	ands	r3, r2
 8007ff6:	60fb      	str	r3, [r7, #12]
 8007ff8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8007ffa:	231f      	movs	r3, #31
 8007ffc:	18fb      	adds	r3, r7, r3
 8007ffe:	2201      	movs	r2, #1
 8008000:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008002:	4ba7      	ldr	r3, [pc, #668]	; (80082a0 <HAL_RCC_OscConfig+0x628>)
 8008004:	681a      	ldr	r2, [r3, #0]
 8008006:	2380      	movs	r3, #128	; 0x80
 8008008:	005b      	lsls	r3, r3, #1
 800800a:	4013      	ands	r3, r2
 800800c:	d11a      	bne.n	8008044 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800800e:	4ba4      	ldr	r3, [pc, #656]	; (80082a0 <HAL_RCC_OscConfig+0x628>)
 8008010:	681a      	ldr	r2, [r3, #0]
 8008012:	4ba3      	ldr	r3, [pc, #652]	; (80082a0 <HAL_RCC_OscConfig+0x628>)
 8008014:	2180      	movs	r1, #128	; 0x80
 8008016:	0049      	lsls	r1, r1, #1
 8008018:	430a      	orrs	r2, r1
 800801a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800801c:	f7fd f99c 	bl	8005358 <HAL_GetTick>
 8008020:	0003      	movs	r3, r0
 8008022:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008024:	e008      	b.n	8008038 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008026:	f7fd f997 	bl	8005358 <HAL_GetTick>
 800802a:	0002      	movs	r2, r0
 800802c:	693b      	ldr	r3, [r7, #16]
 800802e:	1ad3      	subs	r3, r2, r3
 8008030:	2b02      	cmp	r3, #2
 8008032:	d901      	bls.n	8008038 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8008034:	2303      	movs	r3, #3
 8008036:	e12d      	b.n	8008294 <HAL_RCC_OscConfig+0x61c>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008038:	4b99      	ldr	r3, [pc, #612]	; (80082a0 <HAL_RCC_OscConfig+0x628>)
 800803a:	681a      	ldr	r2, [r3, #0]
 800803c:	2380      	movs	r3, #128	; 0x80
 800803e:	005b      	lsls	r3, r3, #1
 8008040:	4013      	ands	r3, r2
 8008042:	d0f0      	beq.n	8008026 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	689b      	ldr	r3, [r3, #8]
 8008048:	2b01      	cmp	r3, #1
 800804a:	d106      	bne.n	800805a <HAL_RCC_OscConfig+0x3e2>
 800804c:	4b93      	ldr	r3, [pc, #588]	; (800829c <HAL_RCC_OscConfig+0x624>)
 800804e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008050:	4b92      	ldr	r3, [pc, #584]	; (800829c <HAL_RCC_OscConfig+0x624>)
 8008052:	2101      	movs	r1, #1
 8008054:	430a      	orrs	r2, r1
 8008056:	65da      	str	r2, [r3, #92]	; 0x5c
 8008058:	e01c      	b.n	8008094 <HAL_RCC_OscConfig+0x41c>
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	689b      	ldr	r3, [r3, #8]
 800805e:	2b05      	cmp	r3, #5
 8008060:	d10c      	bne.n	800807c <HAL_RCC_OscConfig+0x404>
 8008062:	4b8e      	ldr	r3, [pc, #568]	; (800829c <HAL_RCC_OscConfig+0x624>)
 8008064:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008066:	4b8d      	ldr	r3, [pc, #564]	; (800829c <HAL_RCC_OscConfig+0x624>)
 8008068:	2104      	movs	r1, #4
 800806a:	430a      	orrs	r2, r1
 800806c:	65da      	str	r2, [r3, #92]	; 0x5c
 800806e:	4b8b      	ldr	r3, [pc, #556]	; (800829c <HAL_RCC_OscConfig+0x624>)
 8008070:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008072:	4b8a      	ldr	r3, [pc, #552]	; (800829c <HAL_RCC_OscConfig+0x624>)
 8008074:	2101      	movs	r1, #1
 8008076:	430a      	orrs	r2, r1
 8008078:	65da      	str	r2, [r3, #92]	; 0x5c
 800807a:	e00b      	b.n	8008094 <HAL_RCC_OscConfig+0x41c>
 800807c:	4b87      	ldr	r3, [pc, #540]	; (800829c <HAL_RCC_OscConfig+0x624>)
 800807e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008080:	4b86      	ldr	r3, [pc, #536]	; (800829c <HAL_RCC_OscConfig+0x624>)
 8008082:	2101      	movs	r1, #1
 8008084:	438a      	bics	r2, r1
 8008086:	65da      	str	r2, [r3, #92]	; 0x5c
 8008088:	4b84      	ldr	r3, [pc, #528]	; (800829c <HAL_RCC_OscConfig+0x624>)
 800808a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800808c:	4b83      	ldr	r3, [pc, #524]	; (800829c <HAL_RCC_OscConfig+0x624>)
 800808e:	2104      	movs	r1, #4
 8008090:	438a      	bics	r2, r1
 8008092:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	689b      	ldr	r3, [r3, #8]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d014      	beq.n	80080c6 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800809c:	f7fd f95c 	bl	8005358 <HAL_GetTick>
 80080a0:	0003      	movs	r3, r0
 80080a2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80080a4:	e009      	b.n	80080ba <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80080a6:	f7fd f957 	bl	8005358 <HAL_GetTick>
 80080aa:	0002      	movs	r2, r0
 80080ac:	693b      	ldr	r3, [r7, #16]
 80080ae:	1ad3      	subs	r3, r2, r3
 80080b0:	4a7c      	ldr	r2, [pc, #496]	; (80082a4 <HAL_RCC_OscConfig+0x62c>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d901      	bls.n	80080ba <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80080b6:	2303      	movs	r3, #3
 80080b8:	e0ec      	b.n	8008294 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80080ba:	4b78      	ldr	r3, [pc, #480]	; (800829c <HAL_RCC_OscConfig+0x624>)
 80080bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80080be:	2202      	movs	r2, #2
 80080c0:	4013      	ands	r3, r2
 80080c2:	d0f0      	beq.n	80080a6 <HAL_RCC_OscConfig+0x42e>
 80080c4:	e013      	b.n	80080ee <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080c6:	f7fd f947 	bl	8005358 <HAL_GetTick>
 80080ca:	0003      	movs	r3, r0
 80080cc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80080ce:	e009      	b.n	80080e4 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80080d0:	f7fd f942 	bl	8005358 <HAL_GetTick>
 80080d4:	0002      	movs	r2, r0
 80080d6:	693b      	ldr	r3, [r7, #16]
 80080d8:	1ad3      	subs	r3, r2, r3
 80080da:	4a72      	ldr	r2, [pc, #456]	; (80082a4 <HAL_RCC_OscConfig+0x62c>)
 80080dc:	4293      	cmp	r3, r2
 80080de:	d901      	bls.n	80080e4 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80080e0:	2303      	movs	r3, #3
 80080e2:	e0d7      	b.n	8008294 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80080e4:	4b6d      	ldr	r3, [pc, #436]	; (800829c <HAL_RCC_OscConfig+0x624>)
 80080e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80080e8:	2202      	movs	r2, #2
 80080ea:	4013      	ands	r3, r2
 80080ec:	d1f0      	bne.n	80080d0 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80080ee:	231f      	movs	r3, #31
 80080f0:	18fb      	adds	r3, r7, r3
 80080f2:	781b      	ldrb	r3, [r3, #0]
 80080f4:	2b01      	cmp	r3, #1
 80080f6:	d105      	bne.n	8008104 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80080f8:	4b68      	ldr	r3, [pc, #416]	; (800829c <HAL_RCC_OscConfig+0x624>)
 80080fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80080fc:	4b67      	ldr	r3, [pc, #412]	; (800829c <HAL_RCC_OscConfig+0x624>)
 80080fe:	496a      	ldr	r1, [pc, #424]	; (80082a8 <HAL_RCC_OscConfig+0x630>)
 8008100:	400a      	ands	r2, r1
 8008102:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	69db      	ldr	r3, [r3, #28]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d100      	bne.n	800810e <HAL_RCC_OscConfig+0x496>
 800810c:	e0c1      	b.n	8008292 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800810e:	4b63      	ldr	r3, [pc, #396]	; (800829c <HAL_RCC_OscConfig+0x624>)
 8008110:	689b      	ldr	r3, [r3, #8]
 8008112:	2238      	movs	r2, #56	; 0x38
 8008114:	4013      	ands	r3, r2
 8008116:	2b10      	cmp	r3, #16
 8008118:	d100      	bne.n	800811c <HAL_RCC_OscConfig+0x4a4>
 800811a:	e081      	b.n	8008220 <HAL_RCC_OscConfig+0x5a8>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	69db      	ldr	r3, [r3, #28]
 8008120:	2b02      	cmp	r3, #2
 8008122:	d156      	bne.n	80081d2 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008124:	4b5d      	ldr	r3, [pc, #372]	; (800829c <HAL_RCC_OscConfig+0x624>)
 8008126:	681a      	ldr	r2, [r3, #0]
 8008128:	4b5c      	ldr	r3, [pc, #368]	; (800829c <HAL_RCC_OscConfig+0x624>)
 800812a:	4960      	ldr	r1, [pc, #384]	; (80082ac <HAL_RCC_OscConfig+0x634>)
 800812c:	400a      	ands	r2, r1
 800812e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008130:	f7fd f912 	bl	8005358 <HAL_GetTick>
 8008134:	0003      	movs	r3, r0
 8008136:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008138:	e008      	b.n	800814c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800813a:	f7fd f90d 	bl	8005358 <HAL_GetTick>
 800813e:	0002      	movs	r2, r0
 8008140:	693b      	ldr	r3, [r7, #16]
 8008142:	1ad3      	subs	r3, r2, r3
 8008144:	2b02      	cmp	r3, #2
 8008146:	d901      	bls.n	800814c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8008148:	2303      	movs	r3, #3
 800814a:	e0a3      	b.n	8008294 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800814c:	4b53      	ldr	r3, [pc, #332]	; (800829c <HAL_RCC_OscConfig+0x624>)
 800814e:	681a      	ldr	r2, [r3, #0]
 8008150:	2380      	movs	r3, #128	; 0x80
 8008152:	049b      	lsls	r3, r3, #18
 8008154:	4013      	ands	r3, r2
 8008156:	d1f0      	bne.n	800813a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008158:	4b50      	ldr	r3, [pc, #320]	; (800829c <HAL_RCC_OscConfig+0x624>)
 800815a:	68db      	ldr	r3, [r3, #12]
 800815c:	4a54      	ldr	r2, [pc, #336]	; (80082b0 <HAL_RCC_OscConfig+0x638>)
 800815e:	4013      	ands	r3, r2
 8008160:	0019      	movs	r1, r3
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6a1a      	ldr	r2, [r3, #32]
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800816a:	431a      	orrs	r2, r3
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008170:	021b      	lsls	r3, r3, #8
 8008172:	431a      	orrs	r2, r3
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008178:	431a      	orrs	r2, r3
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800817e:	431a      	orrs	r2, r3
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008184:	431a      	orrs	r2, r3
 8008186:	4b45      	ldr	r3, [pc, #276]	; (800829c <HAL_RCC_OscConfig+0x624>)
 8008188:	430a      	orrs	r2, r1
 800818a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800818c:	4b43      	ldr	r3, [pc, #268]	; (800829c <HAL_RCC_OscConfig+0x624>)
 800818e:	681a      	ldr	r2, [r3, #0]
 8008190:	4b42      	ldr	r3, [pc, #264]	; (800829c <HAL_RCC_OscConfig+0x624>)
 8008192:	2180      	movs	r1, #128	; 0x80
 8008194:	0449      	lsls	r1, r1, #17
 8008196:	430a      	orrs	r2, r1
 8008198:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800819a:	4b40      	ldr	r3, [pc, #256]	; (800829c <HAL_RCC_OscConfig+0x624>)
 800819c:	68da      	ldr	r2, [r3, #12]
 800819e:	4b3f      	ldr	r3, [pc, #252]	; (800829c <HAL_RCC_OscConfig+0x624>)
 80081a0:	2180      	movs	r1, #128	; 0x80
 80081a2:	0549      	lsls	r1, r1, #21
 80081a4:	430a      	orrs	r2, r1
 80081a6:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081a8:	f7fd f8d6 	bl	8005358 <HAL_GetTick>
 80081ac:	0003      	movs	r3, r0
 80081ae:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80081b0:	e008      	b.n	80081c4 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80081b2:	f7fd f8d1 	bl	8005358 <HAL_GetTick>
 80081b6:	0002      	movs	r2, r0
 80081b8:	693b      	ldr	r3, [r7, #16]
 80081ba:	1ad3      	subs	r3, r2, r3
 80081bc:	2b02      	cmp	r3, #2
 80081be:	d901      	bls.n	80081c4 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80081c0:	2303      	movs	r3, #3
 80081c2:	e067      	b.n	8008294 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80081c4:	4b35      	ldr	r3, [pc, #212]	; (800829c <HAL_RCC_OscConfig+0x624>)
 80081c6:	681a      	ldr	r2, [r3, #0]
 80081c8:	2380      	movs	r3, #128	; 0x80
 80081ca:	049b      	lsls	r3, r3, #18
 80081cc:	4013      	ands	r3, r2
 80081ce:	d0f0      	beq.n	80081b2 <HAL_RCC_OscConfig+0x53a>
 80081d0:	e05f      	b.n	8008292 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80081d2:	4b32      	ldr	r3, [pc, #200]	; (800829c <HAL_RCC_OscConfig+0x624>)
 80081d4:	681a      	ldr	r2, [r3, #0]
 80081d6:	4b31      	ldr	r3, [pc, #196]	; (800829c <HAL_RCC_OscConfig+0x624>)
 80081d8:	4934      	ldr	r1, [pc, #208]	; (80082ac <HAL_RCC_OscConfig+0x634>)
 80081da:	400a      	ands	r2, r1
 80081dc:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 80081de:	4b2f      	ldr	r3, [pc, #188]	; (800829c <HAL_RCC_OscConfig+0x624>)
 80081e0:	68da      	ldr	r2, [r3, #12]
 80081e2:	4b2e      	ldr	r3, [pc, #184]	; (800829c <HAL_RCC_OscConfig+0x624>)
 80081e4:	2103      	movs	r1, #3
 80081e6:	438a      	bics	r2, r1
 80081e8:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80081ea:	4b2c      	ldr	r3, [pc, #176]	; (800829c <HAL_RCC_OscConfig+0x624>)
 80081ec:	68da      	ldr	r2, [r3, #12]
 80081ee:	4b2b      	ldr	r3, [pc, #172]	; (800829c <HAL_RCC_OscConfig+0x624>)
 80081f0:	4930      	ldr	r1, [pc, #192]	; (80082b4 <HAL_RCC_OscConfig+0x63c>)
 80081f2:	400a      	ands	r2, r1
 80081f4:	60da      	str	r2, [r3, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
#endif /* RCC_PLLQ_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081f6:	f7fd f8af 	bl	8005358 <HAL_GetTick>
 80081fa:	0003      	movs	r3, r0
 80081fc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80081fe:	e008      	b.n	8008212 <HAL_RCC_OscConfig+0x59a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008200:	f7fd f8aa 	bl	8005358 <HAL_GetTick>
 8008204:	0002      	movs	r2, r0
 8008206:	693b      	ldr	r3, [r7, #16]
 8008208:	1ad3      	subs	r3, r2, r3
 800820a:	2b02      	cmp	r3, #2
 800820c:	d901      	bls.n	8008212 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800820e:	2303      	movs	r3, #3
 8008210:	e040      	b.n	8008294 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008212:	4b22      	ldr	r3, [pc, #136]	; (800829c <HAL_RCC_OscConfig+0x624>)
 8008214:	681a      	ldr	r2, [r3, #0]
 8008216:	2380      	movs	r3, #128	; 0x80
 8008218:	049b      	lsls	r3, r3, #18
 800821a:	4013      	ands	r3, r2
 800821c:	d1f0      	bne.n	8008200 <HAL_RCC_OscConfig+0x588>
 800821e:	e038      	b.n	8008292 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	69db      	ldr	r3, [r3, #28]
 8008224:	2b01      	cmp	r3, #1
 8008226:	d101      	bne.n	800822c <HAL_RCC_OscConfig+0x5b4>
      {
        return HAL_ERROR;
 8008228:	2301      	movs	r3, #1
 800822a:	e033      	b.n	8008294 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800822c:	4b1b      	ldr	r3, [pc, #108]	; (800829c <HAL_RCC_OscConfig+0x624>)
 800822e:	68db      	ldr	r3, [r3, #12]
 8008230:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008232:	697b      	ldr	r3, [r7, #20]
 8008234:	2203      	movs	r2, #3
 8008236:	401a      	ands	r2, r3
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	6a1b      	ldr	r3, [r3, #32]
 800823c:	429a      	cmp	r2, r3
 800823e:	d126      	bne.n	800828e <HAL_RCC_OscConfig+0x616>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008240:	697b      	ldr	r3, [r7, #20]
 8008242:	2270      	movs	r2, #112	; 0x70
 8008244:	401a      	ands	r2, r3
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800824a:	429a      	cmp	r2, r3
 800824c:	d11f      	bne.n	800828e <HAL_RCC_OscConfig+0x616>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800824e:	697a      	ldr	r2, [r7, #20]
 8008250:	23fe      	movs	r3, #254	; 0xfe
 8008252:	01db      	lsls	r3, r3, #7
 8008254:	401a      	ands	r2, r3
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800825a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800825c:	429a      	cmp	r2, r3
 800825e:	d116      	bne.n	800828e <HAL_RCC_OscConfig+0x616>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008260:	697a      	ldr	r2, [r7, #20]
 8008262:	23f8      	movs	r3, #248	; 0xf8
 8008264:	039b      	lsls	r3, r3, #14
 8008266:	401a      	ands	r2, r3
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800826c:	429a      	cmp	r2, r3
 800826e:	d10e      	bne.n	800828e <HAL_RCC_OscConfig+0x616>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8008270:	697a      	ldr	r2, [r7, #20]
 8008272:	23e0      	movs	r3, #224	; 0xe0
 8008274:	051b      	lsls	r3, r3, #20
 8008276:	401a      	ands	r2, r3
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800827c:	429a      	cmp	r2, r3
 800827e:	d106      	bne.n	800828e <HAL_RCC_OscConfig+0x616>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8008280:	697b      	ldr	r3, [r7, #20]
 8008282:	0f5b      	lsrs	r3, r3, #29
 8008284:	075a      	lsls	r2, r3, #29
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800828a:	429a      	cmp	r2, r3
 800828c:	d001      	beq.n	8008292 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 800828e:	2301      	movs	r3, #1
 8008290:	e000      	b.n	8008294 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }
  return HAL_OK;
 8008292:	2300      	movs	r3, #0
}
 8008294:	0018      	movs	r0, r3
 8008296:	46bd      	mov	sp, r7
 8008298:	b008      	add	sp, #32
 800829a:	bd80      	pop	{r7, pc}
 800829c:	40021000 	.word	0x40021000
 80082a0:	40007000 	.word	0x40007000
 80082a4:	00001388 	.word	0x00001388
 80082a8:	efffffff 	.word	0xefffffff
 80082ac:	feffffff 	.word	0xfeffffff
 80082b0:	11c1808c 	.word	0x11c1808c
 80082b4:	eefeffff 	.word	0xeefeffff

080082b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b084      	sub	sp, #16
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
 80082c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d101      	bne.n	80082cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80082c8:	2301      	movs	r3, #1
 80082ca:	e0e9      	b.n	80084a0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80082cc:	4b76      	ldr	r3, [pc, #472]	; (80084a8 <HAL_RCC_ClockConfig+0x1f0>)
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	2207      	movs	r2, #7
 80082d2:	4013      	ands	r3, r2
 80082d4:	683a      	ldr	r2, [r7, #0]
 80082d6:	429a      	cmp	r2, r3
 80082d8:	d91e      	bls.n	8008318 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80082da:	4b73      	ldr	r3, [pc, #460]	; (80084a8 <HAL_RCC_ClockConfig+0x1f0>)
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	2207      	movs	r2, #7
 80082e0:	4393      	bics	r3, r2
 80082e2:	0019      	movs	r1, r3
 80082e4:	4b70      	ldr	r3, [pc, #448]	; (80084a8 <HAL_RCC_ClockConfig+0x1f0>)
 80082e6:	683a      	ldr	r2, [r7, #0]
 80082e8:	430a      	orrs	r2, r1
 80082ea:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80082ec:	f7fd f834 	bl	8005358 <HAL_GetTick>
 80082f0:	0003      	movs	r3, r0
 80082f2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80082f4:	e009      	b.n	800830a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80082f6:	f7fd f82f 	bl	8005358 <HAL_GetTick>
 80082fa:	0002      	movs	r2, r0
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	1ad3      	subs	r3, r2, r3
 8008300:	4a6a      	ldr	r2, [pc, #424]	; (80084ac <HAL_RCC_ClockConfig+0x1f4>)
 8008302:	4293      	cmp	r3, r2
 8008304:	d901      	bls.n	800830a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8008306:	2303      	movs	r3, #3
 8008308:	e0ca      	b.n	80084a0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800830a:	4b67      	ldr	r3, [pc, #412]	; (80084a8 <HAL_RCC_ClockConfig+0x1f0>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	2207      	movs	r2, #7
 8008310:	4013      	ands	r3, r2
 8008312:	683a      	ldr	r2, [r7, #0]
 8008314:	429a      	cmp	r2, r3
 8008316:	d1ee      	bne.n	80082f6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	2202      	movs	r2, #2
 800831e:	4013      	ands	r3, r2
 8008320:	d015      	beq.n	800834e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	2204      	movs	r2, #4
 8008328:	4013      	ands	r3, r2
 800832a:	d006      	beq.n	800833a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800832c:	4b60      	ldr	r3, [pc, #384]	; (80084b0 <HAL_RCC_ClockConfig+0x1f8>)
 800832e:	689a      	ldr	r2, [r3, #8]
 8008330:	4b5f      	ldr	r3, [pc, #380]	; (80084b0 <HAL_RCC_ClockConfig+0x1f8>)
 8008332:	21e0      	movs	r1, #224	; 0xe0
 8008334:	01c9      	lsls	r1, r1, #7
 8008336:	430a      	orrs	r2, r1
 8008338:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800833a:	4b5d      	ldr	r3, [pc, #372]	; (80084b0 <HAL_RCC_ClockConfig+0x1f8>)
 800833c:	689b      	ldr	r3, [r3, #8]
 800833e:	4a5d      	ldr	r2, [pc, #372]	; (80084b4 <HAL_RCC_ClockConfig+0x1fc>)
 8008340:	4013      	ands	r3, r2
 8008342:	0019      	movs	r1, r3
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	689a      	ldr	r2, [r3, #8]
 8008348:	4b59      	ldr	r3, [pc, #356]	; (80084b0 <HAL_RCC_ClockConfig+0x1f8>)
 800834a:	430a      	orrs	r2, r1
 800834c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	2201      	movs	r2, #1
 8008354:	4013      	ands	r3, r2
 8008356:	d057      	beq.n	8008408 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	685b      	ldr	r3, [r3, #4]
 800835c:	2b01      	cmp	r3, #1
 800835e:	d107      	bne.n	8008370 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008360:	4b53      	ldr	r3, [pc, #332]	; (80084b0 <HAL_RCC_ClockConfig+0x1f8>)
 8008362:	681a      	ldr	r2, [r3, #0]
 8008364:	2380      	movs	r3, #128	; 0x80
 8008366:	029b      	lsls	r3, r3, #10
 8008368:	4013      	ands	r3, r2
 800836a:	d12b      	bne.n	80083c4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800836c:	2301      	movs	r3, #1
 800836e:	e097      	b.n	80084a0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	685b      	ldr	r3, [r3, #4]
 8008374:	2b02      	cmp	r3, #2
 8008376:	d107      	bne.n	8008388 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008378:	4b4d      	ldr	r3, [pc, #308]	; (80084b0 <HAL_RCC_ClockConfig+0x1f8>)
 800837a:	681a      	ldr	r2, [r3, #0]
 800837c:	2380      	movs	r3, #128	; 0x80
 800837e:	049b      	lsls	r3, r3, #18
 8008380:	4013      	ands	r3, r2
 8008382:	d11f      	bne.n	80083c4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008384:	2301      	movs	r3, #1
 8008386:	e08b      	b.n	80084a0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	685b      	ldr	r3, [r3, #4]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d107      	bne.n	80083a0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008390:	4b47      	ldr	r3, [pc, #284]	; (80084b0 <HAL_RCC_ClockConfig+0x1f8>)
 8008392:	681a      	ldr	r2, [r3, #0]
 8008394:	2380      	movs	r3, #128	; 0x80
 8008396:	00db      	lsls	r3, r3, #3
 8008398:	4013      	ands	r3, r2
 800839a:	d113      	bne.n	80083c4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800839c:	2301      	movs	r3, #1
 800839e:	e07f      	b.n	80084a0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	685b      	ldr	r3, [r3, #4]
 80083a4:	2b03      	cmp	r3, #3
 80083a6:	d106      	bne.n	80083b6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80083a8:	4b41      	ldr	r3, [pc, #260]	; (80084b0 <HAL_RCC_ClockConfig+0x1f8>)
 80083aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80083ac:	2202      	movs	r2, #2
 80083ae:	4013      	ands	r3, r2
 80083b0:	d108      	bne.n	80083c4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80083b2:	2301      	movs	r3, #1
 80083b4:	e074      	b.n	80084a0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80083b6:	4b3e      	ldr	r3, [pc, #248]	; (80084b0 <HAL_RCC_ClockConfig+0x1f8>)
 80083b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083ba:	2202      	movs	r2, #2
 80083bc:	4013      	ands	r3, r2
 80083be:	d101      	bne.n	80083c4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80083c0:	2301      	movs	r3, #1
 80083c2:	e06d      	b.n	80084a0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80083c4:	4b3a      	ldr	r3, [pc, #232]	; (80084b0 <HAL_RCC_ClockConfig+0x1f8>)
 80083c6:	689b      	ldr	r3, [r3, #8]
 80083c8:	2207      	movs	r2, #7
 80083ca:	4393      	bics	r3, r2
 80083cc:	0019      	movs	r1, r3
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	685a      	ldr	r2, [r3, #4]
 80083d2:	4b37      	ldr	r3, [pc, #220]	; (80084b0 <HAL_RCC_ClockConfig+0x1f8>)
 80083d4:	430a      	orrs	r2, r1
 80083d6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80083d8:	f7fc ffbe 	bl	8005358 <HAL_GetTick>
 80083dc:	0003      	movs	r3, r0
 80083de:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80083e0:	e009      	b.n	80083f6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80083e2:	f7fc ffb9 	bl	8005358 <HAL_GetTick>
 80083e6:	0002      	movs	r2, r0
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	1ad3      	subs	r3, r2, r3
 80083ec:	4a2f      	ldr	r2, [pc, #188]	; (80084ac <HAL_RCC_ClockConfig+0x1f4>)
 80083ee:	4293      	cmp	r3, r2
 80083f0:	d901      	bls.n	80083f6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80083f2:	2303      	movs	r3, #3
 80083f4:	e054      	b.n	80084a0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80083f6:	4b2e      	ldr	r3, [pc, #184]	; (80084b0 <HAL_RCC_ClockConfig+0x1f8>)
 80083f8:	689b      	ldr	r3, [r3, #8]
 80083fa:	2238      	movs	r2, #56	; 0x38
 80083fc:	401a      	ands	r2, r3
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	685b      	ldr	r3, [r3, #4]
 8008402:	00db      	lsls	r3, r3, #3
 8008404:	429a      	cmp	r2, r3
 8008406:	d1ec      	bne.n	80083e2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008408:	4b27      	ldr	r3, [pc, #156]	; (80084a8 <HAL_RCC_ClockConfig+0x1f0>)
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	2207      	movs	r2, #7
 800840e:	4013      	ands	r3, r2
 8008410:	683a      	ldr	r2, [r7, #0]
 8008412:	429a      	cmp	r2, r3
 8008414:	d21e      	bcs.n	8008454 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008416:	4b24      	ldr	r3, [pc, #144]	; (80084a8 <HAL_RCC_ClockConfig+0x1f0>)
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	2207      	movs	r2, #7
 800841c:	4393      	bics	r3, r2
 800841e:	0019      	movs	r1, r3
 8008420:	4b21      	ldr	r3, [pc, #132]	; (80084a8 <HAL_RCC_ClockConfig+0x1f0>)
 8008422:	683a      	ldr	r2, [r7, #0]
 8008424:	430a      	orrs	r2, r1
 8008426:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008428:	f7fc ff96 	bl	8005358 <HAL_GetTick>
 800842c:	0003      	movs	r3, r0
 800842e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008430:	e009      	b.n	8008446 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008432:	f7fc ff91 	bl	8005358 <HAL_GetTick>
 8008436:	0002      	movs	r2, r0
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	1ad3      	subs	r3, r2, r3
 800843c:	4a1b      	ldr	r2, [pc, #108]	; (80084ac <HAL_RCC_ClockConfig+0x1f4>)
 800843e:	4293      	cmp	r3, r2
 8008440:	d901      	bls.n	8008446 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8008442:	2303      	movs	r3, #3
 8008444:	e02c      	b.n	80084a0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008446:	4b18      	ldr	r3, [pc, #96]	; (80084a8 <HAL_RCC_ClockConfig+0x1f0>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	2207      	movs	r2, #7
 800844c:	4013      	ands	r3, r2
 800844e:	683a      	ldr	r2, [r7, #0]
 8008450:	429a      	cmp	r2, r3
 8008452:	d1ee      	bne.n	8008432 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	2204      	movs	r2, #4
 800845a:	4013      	ands	r3, r2
 800845c:	d009      	beq.n	8008472 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800845e:	4b14      	ldr	r3, [pc, #80]	; (80084b0 <HAL_RCC_ClockConfig+0x1f8>)
 8008460:	689b      	ldr	r3, [r3, #8]
 8008462:	4a15      	ldr	r2, [pc, #84]	; (80084b8 <HAL_RCC_ClockConfig+0x200>)
 8008464:	4013      	ands	r3, r2
 8008466:	0019      	movs	r1, r3
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	68da      	ldr	r2, [r3, #12]
 800846c:	4b10      	ldr	r3, [pc, #64]	; (80084b0 <HAL_RCC_ClockConfig+0x1f8>)
 800846e:	430a      	orrs	r2, r1
 8008470:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8008472:	f000 f829 	bl	80084c8 <HAL_RCC_GetSysClockFreq>
 8008476:	0001      	movs	r1, r0
 8008478:	4b0d      	ldr	r3, [pc, #52]	; (80084b0 <HAL_RCC_ClockConfig+0x1f8>)
 800847a:	689b      	ldr	r3, [r3, #8]
 800847c:	0a1b      	lsrs	r3, r3, #8
 800847e:	220f      	movs	r2, #15
 8008480:	401a      	ands	r2, r3
 8008482:	4b0e      	ldr	r3, [pc, #56]	; (80084bc <HAL_RCC_ClockConfig+0x204>)
 8008484:	0092      	lsls	r2, r2, #2
 8008486:	58d3      	ldr	r3, [r2, r3]
 8008488:	221f      	movs	r2, #31
 800848a:	4013      	ands	r3, r2
 800848c:	000a      	movs	r2, r1
 800848e:	40da      	lsrs	r2, r3
 8008490:	4b0b      	ldr	r3, [pc, #44]	; (80084c0 <HAL_RCC_ClockConfig+0x208>)
 8008492:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008494:	4b0b      	ldr	r3, [pc, #44]	; (80084c4 <HAL_RCC_ClockConfig+0x20c>)
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	0018      	movs	r0, r3
 800849a:	f7fc ff01 	bl	80052a0 <HAL_InitTick>
 800849e:	0003      	movs	r3, r0
}
 80084a0:	0018      	movs	r0, r3
 80084a2:	46bd      	mov	sp, r7
 80084a4:	b004      	add	sp, #16
 80084a6:	bd80      	pop	{r7, pc}
 80084a8:	40022000 	.word	0x40022000
 80084ac:	00001388 	.word	0x00001388
 80084b0:	40021000 	.word	0x40021000
 80084b4:	fffff0ff 	.word	0xfffff0ff
 80084b8:	ffff8fff 	.word	0xffff8fff
 80084bc:	0800e1dc 	.word	0x0800e1dc
 80084c0:	20003134 	.word	0x20003134
 80084c4:	20003138 	.word	0x20003138

080084c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b086      	sub	sp, #24
 80084cc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80084ce:	4b3c      	ldr	r3, [pc, #240]	; (80085c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80084d0:	689b      	ldr	r3, [r3, #8]
 80084d2:	2238      	movs	r2, #56	; 0x38
 80084d4:	4013      	ands	r3, r2
 80084d6:	d10f      	bne.n	80084f8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80084d8:	4b39      	ldr	r3, [pc, #228]	; (80085c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	0adb      	lsrs	r3, r3, #11
 80084de:	2207      	movs	r2, #7
 80084e0:	4013      	ands	r3, r2
 80084e2:	2201      	movs	r2, #1
 80084e4:	409a      	lsls	r2, r3
 80084e6:	0013      	movs	r3, r2
 80084e8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80084ea:	6839      	ldr	r1, [r7, #0]
 80084ec:	4835      	ldr	r0, [pc, #212]	; (80085c4 <HAL_RCC_GetSysClockFreq+0xfc>)
 80084ee:	f7f7 fe09 	bl	8000104 <__udivsi3>
 80084f2:	0003      	movs	r3, r0
 80084f4:	613b      	str	r3, [r7, #16]
 80084f6:	e05d      	b.n	80085b4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80084f8:	4b31      	ldr	r3, [pc, #196]	; (80085c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80084fa:	689b      	ldr	r3, [r3, #8]
 80084fc:	2238      	movs	r2, #56	; 0x38
 80084fe:	4013      	ands	r3, r2
 8008500:	2b08      	cmp	r3, #8
 8008502:	d102      	bne.n	800850a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008504:	4b30      	ldr	r3, [pc, #192]	; (80085c8 <HAL_RCC_GetSysClockFreq+0x100>)
 8008506:	613b      	str	r3, [r7, #16]
 8008508:	e054      	b.n	80085b4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800850a:	4b2d      	ldr	r3, [pc, #180]	; (80085c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800850c:	689b      	ldr	r3, [r3, #8]
 800850e:	2238      	movs	r2, #56	; 0x38
 8008510:	4013      	ands	r3, r2
 8008512:	2b10      	cmp	r3, #16
 8008514:	d138      	bne.n	8008588 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8008516:	4b2a      	ldr	r3, [pc, #168]	; (80085c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8008518:	68db      	ldr	r3, [r3, #12]
 800851a:	2203      	movs	r2, #3
 800851c:	4013      	ands	r3, r2
 800851e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008520:	4b27      	ldr	r3, [pc, #156]	; (80085c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8008522:	68db      	ldr	r3, [r3, #12]
 8008524:	091b      	lsrs	r3, r3, #4
 8008526:	2207      	movs	r2, #7
 8008528:	4013      	ands	r3, r2
 800852a:	3301      	adds	r3, #1
 800852c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	2b03      	cmp	r3, #3
 8008532:	d10d      	bne.n	8008550 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008534:	68b9      	ldr	r1, [r7, #8]
 8008536:	4824      	ldr	r0, [pc, #144]	; (80085c8 <HAL_RCC_GetSysClockFreq+0x100>)
 8008538:	f7f7 fde4 	bl	8000104 <__udivsi3>
 800853c:	0003      	movs	r3, r0
 800853e:	0019      	movs	r1, r3
 8008540:	4b1f      	ldr	r3, [pc, #124]	; (80085c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8008542:	68db      	ldr	r3, [r3, #12]
 8008544:	0a1b      	lsrs	r3, r3, #8
 8008546:	227f      	movs	r2, #127	; 0x7f
 8008548:	4013      	ands	r3, r2
 800854a:	434b      	muls	r3, r1
 800854c:	617b      	str	r3, [r7, #20]
        break;
 800854e:	e00d      	b.n	800856c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8008550:	68b9      	ldr	r1, [r7, #8]
 8008552:	481c      	ldr	r0, [pc, #112]	; (80085c4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8008554:	f7f7 fdd6 	bl	8000104 <__udivsi3>
 8008558:	0003      	movs	r3, r0
 800855a:	0019      	movs	r1, r3
 800855c:	4b18      	ldr	r3, [pc, #96]	; (80085c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800855e:	68db      	ldr	r3, [r3, #12]
 8008560:	0a1b      	lsrs	r3, r3, #8
 8008562:	227f      	movs	r2, #127	; 0x7f
 8008564:	4013      	ands	r3, r2
 8008566:	434b      	muls	r3, r1
 8008568:	617b      	str	r3, [r7, #20]
        break;
 800856a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800856c:	4b14      	ldr	r3, [pc, #80]	; (80085c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800856e:	68db      	ldr	r3, [r3, #12]
 8008570:	0f5b      	lsrs	r3, r3, #29
 8008572:	2207      	movs	r2, #7
 8008574:	4013      	ands	r3, r2
 8008576:	3301      	adds	r3, #1
 8008578:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800857a:	6879      	ldr	r1, [r7, #4]
 800857c:	6978      	ldr	r0, [r7, #20]
 800857e:	f7f7 fdc1 	bl	8000104 <__udivsi3>
 8008582:	0003      	movs	r3, r0
 8008584:	613b      	str	r3, [r7, #16]
 8008586:	e015      	b.n	80085b4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8008588:	4b0d      	ldr	r3, [pc, #52]	; (80085c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800858a:	689b      	ldr	r3, [r3, #8]
 800858c:	2238      	movs	r2, #56	; 0x38
 800858e:	4013      	ands	r3, r2
 8008590:	2b20      	cmp	r3, #32
 8008592:	d103      	bne.n	800859c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8008594:	2380      	movs	r3, #128	; 0x80
 8008596:	021b      	lsls	r3, r3, #8
 8008598:	613b      	str	r3, [r7, #16]
 800859a:	e00b      	b.n	80085b4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800859c:	4b08      	ldr	r3, [pc, #32]	; (80085c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800859e:	689b      	ldr	r3, [r3, #8]
 80085a0:	2238      	movs	r2, #56	; 0x38
 80085a2:	4013      	ands	r3, r2
 80085a4:	2b18      	cmp	r3, #24
 80085a6:	d103      	bne.n	80085b0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80085a8:	23fa      	movs	r3, #250	; 0xfa
 80085aa:	01db      	lsls	r3, r3, #7
 80085ac:	613b      	str	r3, [r7, #16]
 80085ae:	e001      	b.n	80085b4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80085b0:	2300      	movs	r3, #0
 80085b2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80085b4:	693b      	ldr	r3, [r7, #16]
}
 80085b6:	0018      	movs	r0, r3
 80085b8:	46bd      	mov	sp, r7
 80085ba:	b006      	add	sp, #24
 80085bc:	bd80      	pop	{r7, pc}
 80085be:	46c0      	nop			; (mov r8, r8)
 80085c0:	40021000 	.word	0x40021000
 80085c4:	00f42400 	.word	0x00f42400
 80085c8:	007a1200 	.word	0x007a1200

080085cc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80085d0:	4b02      	ldr	r3, [pc, #8]	; (80085dc <HAL_RCC_GetHCLKFreq+0x10>)
 80085d2:	681b      	ldr	r3, [r3, #0]
}
 80085d4:	0018      	movs	r0, r3
 80085d6:	46bd      	mov	sp, r7
 80085d8:	bd80      	pop	{r7, pc}
 80085da:	46c0      	nop			; (mov r8, r8)
 80085dc:	20003134 	.word	0x20003134

080085e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80085e0:	b5b0      	push	{r4, r5, r7, lr}
 80085e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80085e4:	f7ff fff2 	bl	80085cc <HAL_RCC_GetHCLKFreq>
 80085e8:	0004      	movs	r4, r0
 80085ea:	f7ff fb39 	bl	8007c60 <LL_RCC_GetAPB1Prescaler>
 80085ee:	0003      	movs	r3, r0
 80085f0:	0b1a      	lsrs	r2, r3, #12
 80085f2:	4b05      	ldr	r3, [pc, #20]	; (8008608 <HAL_RCC_GetPCLK1Freq+0x28>)
 80085f4:	0092      	lsls	r2, r2, #2
 80085f6:	58d3      	ldr	r3, [r2, r3]
 80085f8:	221f      	movs	r2, #31
 80085fa:	4013      	ands	r3, r2
 80085fc:	40dc      	lsrs	r4, r3
 80085fe:	0023      	movs	r3, r4
}
 8008600:	0018      	movs	r0, r3
 8008602:	46bd      	mov	sp, r7
 8008604:	bdb0      	pop	{r4, r5, r7, pc}
 8008606:	46c0      	nop			; (mov r8, r8)
 8008608:	0800e21c 	.word	0x0800e21c

0800860c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b086      	sub	sp, #24
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8008614:	2313      	movs	r3, #19
 8008616:	18fb      	adds	r3, r7, r3
 8008618:	2200      	movs	r2, #0
 800861a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800861c:	2312      	movs	r3, #18
 800861e:	18fb      	adds	r3, r7, r3
 8008620:	2200      	movs	r2, #0
 8008622:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681a      	ldr	r2, [r3, #0]
 8008628:	2380      	movs	r3, #128	; 0x80
 800862a:	029b      	lsls	r3, r3, #10
 800862c:	4013      	ands	r3, r2
 800862e:	d100      	bne.n	8008632 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8008630:	e0a3      	b.n	800877a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008632:	2011      	movs	r0, #17
 8008634:	183b      	adds	r3, r7, r0
 8008636:	2200      	movs	r2, #0
 8008638:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800863a:	4bc3      	ldr	r3, [pc, #780]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800863c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800863e:	2380      	movs	r3, #128	; 0x80
 8008640:	055b      	lsls	r3, r3, #21
 8008642:	4013      	ands	r3, r2
 8008644:	d110      	bne.n	8008668 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008646:	4bc0      	ldr	r3, [pc, #768]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008648:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800864a:	4bbf      	ldr	r3, [pc, #764]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800864c:	2180      	movs	r1, #128	; 0x80
 800864e:	0549      	lsls	r1, r1, #21
 8008650:	430a      	orrs	r2, r1
 8008652:	63da      	str	r2, [r3, #60]	; 0x3c
 8008654:	4bbc      	ldr	r3, [pc, #752]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008656:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008658:	2380      	movs	r3, #128	; 0x80
 800865a:	055b      	lsls	r3, r3, #21
 800865c:	4013      	ands	r3, r2
 800865e:	60bb      	str	r3, [r7, #8]
 8008660:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008662:	183b      	adds	r3, r7, r0
 8008664:	2201      	movs	r2, #1
 8008666:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008668:	4bb8      	ldr	r3, [pc, #736]	; (800894c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800866a:	681a      	ldr	r2, [r3, #0]
 800866c:	4bb7      	ldr	r3, [pc, #732]	; (800894c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800866e:	2180      	movs	r1, #128	; 0x80
 8008670:	0049      	lsls	r1, r1, #1
 8008672:	430a      	orrs	r2, r1
 8008674:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008676:	f7fc fe6f 	bl	8005358 <HAL_GetTick>
 800867a:	0003      	movs	r3, r0
 800867c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800867e:	e00b      	b.n	8008698 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008680:	f7fc fe6a 	bl	8005358 <HAL_GetTick>
 8008684:	0002      	movs	r2, r0
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	1ad3      	subs	r3, r2, r3
 800868a:	2b02      	cmp	r3, #2
 800868c:	d904      	bls.n	8008698 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800868e:	2313      	movs	r3, #19
 8008690:	18fb      	adds	r3, r7, r3
 8008692:	2203      	movs	r2, #3
 8008694:	701a      	strb	r2, [r3, #0]
        break;
 8008696:	e005      	b.n	80086a4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008698:	4bac      	ldr	r3, [pc, #688]	; (800894c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800869a:	681a      	ldr	r2, [r3, #0]
 800869c:	2380      	movs	r3, #128	; 0x80
 800869e:	005b      	lsls	r3, r3, #1
 80086a0:	4013      	ands	r3, r2
 80086a2:	d0ed      	beq.n	8008680 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80086a4:	2313      	movs	r3, #19
 80086a6:	18fb      	adds	r3, r7, r3
 80086a8:	781b      	ldrb	r3, [r3, #0]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d154      	bne.n	8008758 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80086ae:	4ba6      	ldr	r3, [pc, #664]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80086b0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80086b2:	23c0      	movs	r3, #192	; 0xc0
 80086b4:	009b      	lsls	r3, r3, #2
 80086b6:	4013      	ands	r3, r2
 80086b8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80086ba:	697b      	ldr	r3, [r7, #20]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d019      	beq.n	80086f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086c4:	697a      	ldr	r2, [r7, #20]
 80086c6:	429a      	cmp	r2, r3
 80086c8:	d014      	beq.n	80086f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80086ca:	4b9f      	ldr	r3, [pc, #636]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80086cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086ce:	4aa0      	ldr	r2, [pc, #640]	; (8008950 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80086d0:	4013      	ands	r3, r2
 80086d2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80086d4:	4b9c      	ldr	r3, [pc, #624]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80086d6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80086d8:	4b9b      	ldr	r3, [pc, #620]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80086da:	2180      	movs	r1, #128	; 0x80
 80086dc:	0249      	lsls	r1, r1, #9
 80086de:	430a      	orrs	r2, r1
 80086e0:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80086e2:	4b99      	ldr	r3, [pc, #612]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80086e4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80086e6:	4b98      	ldr	r3, [pc, #608]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80086e8:	499a      	ldr	r1, [pc, #616]	; (8008954 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80086ea:	400a      	ands	r2, r1
 80086ec:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80086ee:	4b96      	ldr	r3, [pc, #600]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80086f0:	697a      	ldr	r2, [r7, #20]
 80086f2:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80086f4:	697b      	ldr	r3, [r7, #20]
 80086f6:	2201      	movs	r2, #1
 80086f8:	4013      	ands	r3, r2
 80086fa:	d016      	beq.n	800872a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086fc:	f7fc fe2c 	bl	8005358 <HAL_GetTick>
 8008700:	0003      	movs	r3, r0
 8008702:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008704:	e00c      	b.n	8008720 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008706:	f7fc fe27 	bl	8005358 <HAL_GetTick>
 800870a:	0002      	movs	r2, r0
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	1ad3      	subs	r3, r2, r3
 8008710:	4a91      	ldr	r2, [pc, #580]	; (8008958 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8008712:	4293      	cmp	r3, r2
 8008714:	d904      	bls.n	8008720 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8008716:	2313      	movs	r3, #19
 8008718:	18fb      	adds	r3, r7, r3
 800871a:	2203      	movs	r2, #3
 800871c:	701a      	strb	r2, [r3, #0]
            break;
 800871e:	e004      	b.n	800872a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008720:	4b89      	ldr	r3, [pc, #548]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008722:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008724:	2202      	movs	r2, #2
 8008726:	4013      	ands	r3, r2
 8008728:	d0ed      	beq.n	8008706 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800872a:	2313      	movs	r3, #19
 800872c:	18fb      	adds	r3, r7, r3
 800872e:	781b      	ldrb	r3, [r3, #0]
 8008730:	2b00      	cmp	r3, #0
 8008732:	d10a      	bne.n	800874a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008734:	4b84      	ldr	r3, [pc, #528]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008736:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008738:	4a85      	ldr	r2, [pc, #532]	; (8008950 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800873a:	4013      	ands	r3, r2
 800873c:	0019      	movs	r1, r3
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008742:	4b81      	ldr	r3, [pc, #516]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008744:	430a      	orrs	r2, r1
 8008746:	65da      	str	r2, [r3, #92]	; 0x5c
 8008748:	e00c      	b.n	8008764 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800874a:	2312      	movs	r3, #18
 800874c:	18fb      	adds	r3, r7, r3
 800874e:	2213      	movs	r2, #19
 8008750:	18ba      	adds	r2, r7, r2
 8008752:	7812      	ldrb	r2, [r2, #0]
 8008754:	701a      	strb	r2, [r3, #0]
 8008756:	e005      	b.n	8008764 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008758:	2312      	movs	r3, #18
 800875a:	18fb      	adds	r3, r7, r3
 800875c:	2213      	movs	r2, #19
 800875e:	18ba      	adds	r2, r7, r2
 8008760:	7812      	ldrb	r2, [r2, #0]
 8008762:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008764:	2311      	movs	r3, #17
 8008766:	18fb      	adds	r3, r7, r3
 8008768:	781b      	ldrb	r3, [r3, #0]
 800876a:	2b01      	cmp	r3, #1
 800876c:	d105      	bne.n	800877a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800876e:	4b76      	ldr	r3, [pc, #472]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008770:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008772:	4b75      	ldr	r3, [pc, #468]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008774:	4979      	ldr	r1, [pc, #484]	; (800895c <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8008776:	400a      	ands	r2, r1
 8008778:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	2201      	movs	r2, #1
 8008780:	4013      	ands	r3, r2
 8008782:	d009      	beq.n	8008798 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008784:	4b70      	ldr	r3, [pc, #448]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008786:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008788:	2203      	movs	r2, #3
 800878a:	4393      	bics	r3, r2
 800878c:	0019      	movs	r1, r3
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	685a      	ldr	r2, [r3, #4]
 8008792:	4b6d      	ldr	r3, [pc, #436]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008794:	430a      	orrs	r2, r1
 8008796:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	2202      	movs	r2, #2
 800879e:	4013      	ands	r3, r2
 80087a0:	d009      	beq.n	80087b6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80087a2:	4b69      	ldr	r3, [pc, #420]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80087a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087a6:	220c      	movs	r2, #12
 80087a8:	4393      	bics	r3, r2
 80087aa:	0019      	movs	r1, r3
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	689a      	ldr	r2, [r3, #8]
 80087b0:	4b65      	ldr	r3, [pc, #404]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80087b2:	430a      	orrs	r2, r1
 80087b4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	2210      	movs	r2, #16
 80087bc:	4013      	ands	r3, r2
 80087be:	d009      	beq.n	80087d4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80087c0:	4b61      	ldr	r3, [pc, #388]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80087c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087c4:	4a66      	ldr	r2, [pc, #408]	; (8008960 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 80087c6:	4013      	ands	r3, r2
 80087c8:	0019      	movs	r1, r3
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	68da      	ldr	r2, [r3, #12]
 80087ce:	4b5e      	ldr	r3, [pc, #376]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80087d0:	430a      	orrs	r2, r1
 80087d2:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681a      	ldr	r2, [r3, #0]
 80087d8:	2380      	movs	r3, #128	; 0x80
 80087da:	009b      	lsls	r3, r3, #2
 80087dc:	4013      	ands	r3, r2
 80087de:	d009      	beq.n	80087f4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80087e0:	4b59      	ldr	r3, [pc, #356]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80087e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087e4:	4a5f      	ldr	r2, [pc, #380]	; (8008964 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80087e6:	4013      	ands	r3, r2
 80087e8:	0019      	movs	r1, r3
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	699a      	ldr	r2, [r3, #24]
 80087ee:	4b56      	ldr	r3, [pc, #344]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80087f0:	430a      	orrs	r2, r1
 80087f2:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	2380      	movs	r3, #128	; 0x80
 80087fa:	00db      	lsls	r3, r3, #3
 80087fc:	4013      	ands	r3, r2
 80087fe:	d009      	beq.n	8008814 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008800:	4b51      	ldr	r3, [pc, #324]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008802:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008804:	4a58      	ldr	r2, [pc, #352]	; (8008968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008806:	4013      	ands	r3, r2
 8008808:	0019      	movs	r1, r3
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	69da      	ldr	r2, [r3, #28]
 800880e:	4b4e      	ldr	r3, [pc, #312]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008810:	430a      	orrs	r2, r1
 8008812:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	2220      	movs	r2, #32
 800881a:	4013      	ands	r3, r2
 800881c:	d009      	beq.n	8008832 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800881e:	4b4a      	ldr	r3, [pc, #296]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008820:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008822:	4a52      	ldr	r2, [pc, #328]	; (800896c <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8008824:	4013      	ands	r3, r2
 8008826:	0019      	movs	r1, r3
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	691a      	ldr	r2, [r3, #16]
 800882c:	4b46      	ldr	r3, [pc, #280]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800882e:	430a      	orrs	r2, r1
 8008830:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681a      	ldr	r2, [r3, #0]
 8008836:	2380      	movs	r3, #128	; 0x80
 8008838:	01db      	lsls	r3, r3, #7
 800883a:	4013      	ands	r3, r2
 800883c:	d015      	beq.n	800886a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800883e:	4b42      	ldr	r3, [pc, #264]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008840:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008842:	009b      	lsls	r3, r3, #2
 8008844:	0899      	lsrs	r1, r3, #2
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6a1a      	ldr	r2, [r3, #32]
 800884a:	4b3f      	ldr	r3, [pc, #252]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800884c:	430a      	orrs	r2, r1
 800884e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6a1a      	ldr	r2, [r3, #32]
 8008854:	2380      	movs	r3, #128	; 0x80
 8008856:	05db      	lsls	r3, r3, #23
 8008858:	429a      	cmp	r2, r3
 800885a:	d106      	bne.n	800886a <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800885c:	4b3a      	ldr	r3, [pc, #232]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800885e:	68da      	ldr	r2, [r3, #12]
 8008860:	4b39      	ldr	r3, [pc, #228]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008862:	2180      	movs	r1, #128	; 0x80
 8008864:	0249      	lsls	r1, r1, #9
 8008866:	430a      	orrs	r2, r1
 8008868:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681a      	ldr	r2, [r3, #0]
 800886e:	2380      	movs	r3, #128	; 0x80
 8008870:	031b      	lsls	r3, r3, #12
 8008872:	4013      	ands	r3, r2
 8008874:	d009      	beq.n	800888a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008876:	4b34      	ldr	r3, [pc, #208]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008878:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800887a:	2240      	movs	r2, #64	; 0x40
 800887c:	4393      	bics	r3, r2
 800887e:	0019      	movs	r1, r3
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008884:	4b30      	ldr	r3, [pc, #192]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008886:	430a      	orrs	r2, r1
 8008888:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681a      	ldr	r2, [r3, #0]
 800888e:	2380      	movs	r3, #128	; 0x80
 8008890:	039b      	lsls	r3, r3, #14
 8008892:	4013      	ands	r3, r2
 8008894:	d016      	beq.n	80088c4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8008896:	4b2c      	ldr	r3, [pc, #176]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008898:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800889a:	4a35      	ldr	r2, [pc, #212]	; (8008970 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800889c:	4013      	ands	r3, r2
 800889e:	0019      	movs	r1, r3
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80088a4:	4b28      	ldr	r3, [pc, #160]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088a6:	430a      	orrs	r2, r1
 80088a8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80088ae:	2380      	movs	r3, #128	; 0x80
 80088b0:	03db      	lsls	r3, r3, #15
 80088b2:	429a      	cmp	r2, r3
 80088b4:	d106      	bne.n	80088c4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80088b6:	4b24      	ldr	r3, [pc, #144]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088b8:	68da      	ldr	r2, [r3, #12]
 80088ba:	4b23      	ldr	r3, [pc, #140]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088bc:	2180      	movs	r1, #128	; 0x80
 80088be:	0449      	lsls	r1, r1, #17
 80088c0:	430a      	orrs	r2, r1
 80088c2:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681a      	ldr	r2, [r3, #0]
 80088c8:	2380      	movs	r3, #128	; 0x80
 80088ca:	03db      	lsls	r3, r3, #15
 80088cc:	4013      	ands	r3, r2
 80088ce:	d016      	beq.n	80088fe <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80088d0:	4b1d      	ldr	r3, [pc, #116]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088d4:	4a27      	ldr	r2, [pc, #156]	; (8008974 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 80088d6:	4013      	ands	r3, r2
 80088d8:	0019      	movs	r1, r3
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088de:	4b1a      	ldr	r3, [pc, #104]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088e0:	430a      	orrs	r2, r1
 80088e2:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088e8:	2380      	movs	r3, #128	; 0x80
 80088ea:	045b      	lsls	r3, r3, #17
 80088ec:	429a      	cmp	r2, r3
 80088ee:	d106      	bne.n	80088fe <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80088f0:	4b15      	ldr	r3, [pc, #84]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088f2:	68da      	ldr	r2, [r3, #12]
 80088f4:	4b14      	ldr	r3, [pc, #80]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088f6:	2180      	movs	r1, #128	; 0x80
 80088f8:	0449      	lsls	r1, r1, #17
 80088fa:	430a      	orrs	r2, r1
 80088fc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681a      	ldr	r2, [r3, #0]
 8008902:	2380      	movs	r3, #128	; 0x80
 8008904:	011b      	lsls	r3, r3, #4
 8008906:	4013      	ands	r3, r2
 8008908:	d016      	beq.n	8008938 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800890a:	4b0f      	ldr	r3, [pc, #60]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800890c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800890e:	4a1a      	ldr	r2, [pc, #104]	; (8008978 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8008910:	4013      	ands	r3, r2
 8008912:	0019      	movs	r1, r3
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	695a      	ldr	r2, [r3, #20]
 8008918:	4b0b      	ldr	r3, [pc, #44]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800891a:	430a      	orrs	r2, r1
 800891c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	695a      	ldr	r2, [r3, #20]
 8008922:	2380      	movs	r3, #128	; 0x80
 8008924:	01db      	lsls	r3, r3, #7
 8008926:	429a      	cmp	r2, r3
 8008928:	d106      	bne.n	8008938 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800892a:	4b07      	ldr	r3, [pc, #28]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800892c:	68da      	ldr	r2, [r3, #12]
 800892e:	4b06      	ldr	r3, [pc, #24]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008930:	2180      	movs	r1, #128	; 0x80
 8008932:	0249      	lsls	r1, r1, #9
 8008934:	430a      	orrs	r2, r1
 8008936:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8008938:	2312      	movs	r3, #18
 800893a:	18fb      	adds	r3, r7, r3
 800893c:	781b      	ldrb	r3, [r3, #0]
}
 800893e:	0018      	movs	r0, r3
 8008940:	46bd      	mov	sp, r7
 8008942:	b006      	add	sp, #24
 8008944:	bd80      	pop	{r7, pc}
 8008946:	46c0      	nop			; (mov r8, r8)
 8008948:	40021000 	.word	0x40021000
 800894c:	40007000 	.word	0x40007000
 8008950:	fffffcff 	.word	0xfffffcff
 8008954:	fffeffff 	.word	0xfffeffff
 8008958:	00001388 	.word	0x00001388
 800895c:	efffffff 	.word	0xefffffff
 8008960:	fffff3ff 	.word	0xfffff3ff
 8008964:	fff3ffff 	.word	0xfff3ffff
 8008968:	ffcfffff 	.word	0xffcfffff
 800896c:	ffffcfff 	.word	0xffffcfff
 8008970:	ffbfffff 	.word	0xffbfffff
 8008974:	feffffff 	.word	0xfeffffff
 8008978:	ffff3fff 	.word	0xffff3fff

0800897c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @note   (1) Peripheral not available on all devices
  * @note   (2) Peripheral Clock configuration not available on all devices
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800897c:	b580      	push	{r7, lr}
 800897e:	b086      	sub	sp, #24
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8008984:	2300      	movs	r3, #0
 8008986:	617b      	str	r3, [r7, #20]
  uint32_t rngdiv;
#endif /* RCC_CCIPR_RNGSEL */
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8008988:	687a      	ldr	r2, [r7, #4]
 800898a:	2380      	movs	r3, #128	; 0x80
 800898c:	029b      	lsls	r3, r3, #10
 800898e:	429a      	cmp	r2, r3
 8008990:	d136      	bne.n	8008a00 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8008992:	4bcd      	ldr	r3, [pc, #820]	; (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008994:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008996:	23c0      	movs	r3, #192	; 0xc0
 8008998:	009b      	lsls	r3, r3, #2
 800899a:	4013      	ands	r3, r2
 800899c:	60fb      	str	r3, [r7, #12]

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800899e:	4bca      	ldr	r3, [pc, #808]	; (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80089a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80089a2:	2202      	movs	r2, #2
 80089a4:	4013      	ands	r3, r2
 80089a6:	2b02      	cmp	r3, #2
 80089a8:	d108      	bne.n	80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x40>
 80089aa:	68fa      	ldr	r2, [r7, #12]
 80089ac:	2380      	movs	r3, #128	; 0x80
 80089ae:	005b      	lsls	r3, r3, #1
 80089b0:	429a      	cmp	r2, r3
 80089b2:	d103      	bne.n	80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x40>
    {
      frequency = LSE_VALUE;
 80089b4:	2380      	movs	r3, #128	; 0x80
 80089b6:	021b      	lsls	r3, r3, #8
 80089b8:	617b      	str	r3, [r7, #20]
 80089ba:	e31c      	b.n	8008ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 80089bc:	4bc2      	ldr	r3, [pc, #776]	; (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80089be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089c0:	2202      	movs	r2, #2
 80089c2:	4013      	ands	r3, r2
 80089c4:	2b02      	cmp	r3, #2
 80089c6:	d108      	bne.n	80089da <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 80089c8:	68fa      	ldr	r2, [r7, #12]
 80089ca:	2380      	movs	r3, #128	; 0x80
 80089cc:	009b      	lsls	r3, r3, #2
 80089ce:	429a      	cmp	r2, r3
 80089d0:	d103      	bne.n	80089da <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
    {
      frequency = LSI_VALUE;
 80089d2:	23fa      	movs	r3, #250	; 0xfa
 80089d4:	01db      	lsls	r3, r3, #7
 80089d6:	617b      	str	r3, [r7, #20]
 80089d8:	e30d      	b.n	8008ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 80089da:	4bbb      	ldr	r3, [pc, #748]	; (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80089dc:	681a      	ldr	r2, [r3, #0]
 80089de:	2380      	movs	r3, #128	; 0x80
 80089e0:	029b      	lsls	r3, r3, #10
 80089e2:	401a      	ands	r2, r3
 80089e4:	2380      	movs	r3, #128	; 0x80
 80089e6:	029b      	lsls	r3, r3, #10
 80089e8:	429a      	cmp	r2, r3
 80089ea:	d000      	beq.n	80089ee <HAL_RCCEx_GetPeriphCLKFreq+0x72>
 80089ec:	e303      	b.n	8008ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
 80089ee:	68fa      	ldr	r2, [r7, #12]
 80089f0:	23c0      	movs	r3, #192	; 0xc0
 80089f2:	009b      	lsls	r3, r3, #2
 80089f4:	429a      	cmp	r2, r3
 80089f6:	d000      	beq.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
 80089f8:	e2fd      	b.n	8008ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
    {
      frequency = HSE_VALUE / 32U;
 80089fa:	4bb4      	ldr	r3, [pc, #720]	; (8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 80089fc:	617b      	str	r3, [r7, #20]
 80089fe:	e2fa      	b.n	8008ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
  else
  {
    /* Other external peripheral clock source than RTC */

    /* Compute PLL clock input */
    if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)  /* HSI ? */
 8008a00:	4bb1      	ldr	r3, [pc, #708]	; (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008a02:	68db      	ldr	r3, [r3, #12]
 8008a04:	2203      	movs	r2, #3
 8008a06:	4013      	ands	r3, r2
 8008a08:	2b02      	cmp	r3, #2
 8008a0a:	d102      	bne.n	8008a12 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
    {
      pllvco = HSI_VALUE;
 8008a0c:	4bb0      	ldr	r3, [pc, #704]	; (8008cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8008a0e:	613b      	str	r3, [r7, #16]
 8008a10:	e00a      	b.n	8008a28 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
    }
    else if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)  /* HSE ? */
 8008a12:	4bad      	ldr	r3, [pc, #692]	; (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008a14:	68db      	ldr	r3, [r3, #12]
 8008a16:	2203      	movs	r2, #3
 8008a18:	4013      	ands	r3, r2
 8008a1a:	2b03      	cmp	r3, #3
 8008a1c:	d102      	bne.n	8008a24 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
    {
      pllvco = HSE_VALUE;
 8008a1e:	4bad      	ldr	r3, [pc, #692]	; (8008cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 8008a20:	613b      	str	r3, [r7, #16]
 8008a22:	e001      	b.n	8008a28 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
    }
    else /* No source */
    {
      pllvco = 0U;
 8008a24:	2300      	movs	r3, #0
 8008a26:	613b      	str	r3, [r7, #16]
    }

    /* f(PLL Source) / PLLM */
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8008a28:	4ba7      	ldr	r3, [pc, #668]	; (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008a2a:	68db      	ldr	r3, [r3, #12]
 8008a2c:	091b      	lsrs	r3, r3, #4
 8008a2e:	2207      	movs	r2, #7
 8008a30:	4013      	ands	r3, r2
 8008a32:	3301      	adds	r3, #1
 8008a34:	0019      	movs	r1, r3
 8008a36:	6938      	ldr	r0, [r7, #16]
 8008a38:	f7f7 fb64 	bl	8000104 <__udivsi3>
 8008a3c:	0003      	movs	r3, r0
 8008a3e:	613b      	str	r3, [r7, #16]

    switch (PeriphClk)
 8008a40:	687a      	ldr	r2, [r7, #4]
 8008a42:	2380      	movs	r3, #128	; 0x80
 8008a44:	03db      	lsls	r3, r3, #15
 8008a46:	429a      	cmp	r2, r3
 8008a48:	d100      	bne.n	8008a4c <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
 8008a4a:	e28e      	b.n	8008f6a <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
 8008a4c:	687a      	ldr	r2, [r7, #4]
 8008a4e:	2380      	movs	r3, #128	; 0x80
 8008a50:	03db      	lsls	r3, r3, #15
 8008a52:	429a      	cmp	r2, r3
 8008a54:	d900      	bls.n	8008a58 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8008a56:	e2b7      	b.n	8008fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008a58:	687a      	ldr	r2, [r7, #4]
 8008a5a:	2380      	movs	r3, #128	; 0x80
 8008a5c:	039b      	lsls	r3, r3, #14
 8008a5e:	429a      	cmp	r2, r3
 8008a60:	d100      	bne.n	8008a64 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 8008a62:	e253      	b.n	8008f0c <HAL_RCCEx_GetPeriphCLKFreq+0x590>
 8008a64:	687a      	ldr	r2, [r7, #4]
 8008a66:	2380      	movs	r3, #128	; 0x80
 8008a68:	039b      	lsls	r3, r3, #14
 8008a6a:	429a      	cmp	r2, r3
 8008a6c:	d900      	bls.n	8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8008a6e:	e2ab      	b.n	8008fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008a70:	687a      	ldr	r2, [r7, #4]
 8008a72:	2380      	movs	r3, #128	; 0x80
 8008a74:	031b      	lsls	r3, r3, #12
 8008a76:	429a      	cmp	r2, r3
 8008a78:	d100      	bne.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8008a7a:	e0b2      	b.n	8008be2 <HAL_RCCEx_GetPeriphCLKFreq+0x266>
 8008a7c:	687a      	ldr	r2, [r7, #4]
 8008a7e:	2380      	movs	r3, #128	; 0x80
 8008a80:	031b      	lsls	r3, r3, #12
 8008a82:	429a      	cmp	r2, r3
 8008a84:	d900      	bls.n	8008a88 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 8008a86:	e29f      	b.n	8008fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008a88:	687a      	ldr	r2, [r7, #4]
 8008a8a:	2380      	movs	r3, #128	; 0x80
 8008a8c:	01db      	lsls	r3, r3, #7
 8008a8e:	429a      	cmp	r2, r3
 8008a90:	d100      	bne.n	8008a94 <HAL_RCCEx_GetPeriphCLKFreq+0x118>
 8008a92:	e103      	b.n	8008c9c <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 8008a94:	687a      	ldr	r2, [r7, #4]
 8008a96:	2380      	movs	r3, #128	; 0x80
 8008a98:	01db      	lsls	r3, r3, #7
 8008a9a:	429a      	cmp	r2, r3
 8008a9c:	d900      	bls.n	8008aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8008a9e:	e293      	b.n	8008fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008aa0:	687a      	ldr	r2, [r7, #4]
 8008aa2:	2380      	movs	r3, #128	; 0x80
 8008aa4:	011b      	lsls	r3, r3, #4
 8008aa6:	429a      	cmp	r2, r3
 8008aa8:	d100      	bne.n	8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 8008aaa:	e165      	b.n	8008d78 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8008aac:	687a      	ldr	r2, [r7, #4]
 8008aae:	2380      	movs	r3, #128	; 0x80
 8008ab0:	011b      	lsls	r3, r3, #4
 8008ab2:	429a      	cmp	r2, r3
 8008ab4:	d900      	bls.n	8008ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 8008ab6:	e287      	b.n	8008fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008ab8:	687a      	ldr	r2, [r7, #4]
 8008aba:	2380      	movs	r3, #128	; 0x80
 8008abc:	00db      	lsls	r3, r3, #3
 8008abe:	429a      	cmp	r2, r3
 8008ac0:	d100      	bne.n	8008ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 8008ac2:	e1e3      	b.n	8008e8c <HAL_RCCEx_GetPeriphCLKFreq+0x510>
 8008ac4:	687a      	ldr	r2, [r7, #4]
 8008ac6:	2380      	movs	r3, #128	; 0x80
 8008ac8:	00db      	lsls	r3, r3, #3
 8008aca:	429a      	cmp	r2, r3
 8008acc:	d900      	bls.n	8008ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8008ace:	e27b      	b.n	8008fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008ad0:	687a      	ldr	r2, [r7, #4]
 8008ad2:	2380      	movs	r3, #128	; 0x80
 8008ad4:	009b      	lsls	r3, r3, #2
 8008ad6:	429a      	cmp	r2, r3
 8008ad8:	d100      	bne.n	8008adc <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8008ada:	e197      	b.n	8008e0c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
 8008adc:	687a      	ldr	r2, [r7, #4]
 8008ade:	2380      	movs	r3, #128	; 0x80
 8008ae0:	009b      	lsls	r3, r3, #2
 8008ae2:	429a      	cmp	r2, r3
 8008ae4:	d900      	bls.n	8008ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>
 8008ae6:	e26f      	b.n	8008fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2b20      	cmp	r3, #32
 8008aec:	d100      	bne.n	8008af0 <HAL_RCCEx_GetPeriphCLKFreq+0x174>
 8008aee:	e118      	b.n	8008d22 <HAL_RCCEx_GetPeriphCLKFreq+0x3a6>
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2b20      	cmp	r3, #32
 8008af4:	d900      	bls.n	8008af8 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>
 8008af6:	e267      	b.n	8008fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2b10      	cmp	r3, #16
 8008afc:	d100      	bne.n	8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 8008afe:	e093      	b.n	8008c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2ac>
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2b10      	cmp	r3, #16
 8008b04:	d900      	bls.n	8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8008b06:	e25f      	b.n	8008fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2b01      	cmp	r3, #1
 8008b0c:	d003      	beq.n	8008b16 <HAL_RCCEx_GetPeriphCLKFreq+0x19a>
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2b02      	cmp	r3, #2
 8008b12:	d033      	beq.n	8008b7c <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        }
        break;
#endif /* RCC_CCIPR2_FDCANSEL */

      default:
        break;
 8008b14:	e258      	b.n	8008fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8008b16:	4b6c      	ldr	r3, [pc, #432]	; (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008b18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b1a:	2203      	movs	r2, #3
 8008b1c:	4013      	ands	r3, r2
 8008b1e:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_USART1CLKSOURCE_PCLK1)            /* PCLK1 ? */
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d104      	bne.n	8008b30 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008b26:	f7ff fd5b 	bl	80085e0 <HAL_RCC_GetPCLK1Freq>
 8008b2a:	0003      	movs	r3, r0
 8008b2c:	617b      	str	r3, [r7, #20]
        break;
 8008b2e:	e24d      	b.n	8008fcc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)     /* SYSCLK ? */
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	2b01      	cmp	r3, #1
 8008b34:	d104      	bne.n	8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
          frequency = HAL_RCC_GetSysClockFreq();
 8008b36:	f7ff fcc7 	bl	80084c8 <HAL_RCC_GetSysClockFreq>
 8008b3a:	0003      	movs	r3, r0
 8008b3c:	617b      	str	r3, [r7, #20]
        break;
 8008b3e:	e245      	b.n	8008fcc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8008b40:	4b61      	ldr	r3, [pc, #388]	; (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008b42:	681a      	ldr	r2, [r3, #0]
 8008b44:	2380      	movs	r3, #128	; 0x80
 8008b46:	00db      	lsls	r3, r3, #3
 8008b48:	401a      	ands	r2, r3
 8008b4a:	2380      	movs	r3, #128	; 0x80
 8008b4c:	00db      	lsls	r3, r3, #3
 8008b4e:	429a      	cmp	r2, r3
 8008b50:	d105      	bne.n	8008b5e <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	2b02      	cmp	r3, #2
 8008b56:	d102      	bne.n	8008b5e <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
          frequency = HSI_VALUE;
 8008b58:	4b5d      	ldr	r3, [pc, #372]	; (8008cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8008b5a:	617b      	str	r3, [r7, #20]
        break;
 8008b5c:	e236      	b.n	8008fcc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8008b5e:	4b5a      	ldr	r3, [pc, #360]	; (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008b60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008b62:	2202      	movs	r2, #2
 8008b64:	4013      	ands	r3, r2
 8008b66:	2b02      	cmp	r3, #2
 8008b68:	d000      	beq.n	8008b6c <HAL_RCCEx_GetPeriphCLKFreq+0x1f0>
 8008b6a:	e22f      	b.n	8008fcc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	2b03      	cmp	r3, #3
 8008b70:	d000      	beq.n	8008b74 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>
 8008b72:	e22b      	b.n	8008fcc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
          frequency = LSE_VALUE;
 8008b74:	2380      	movs	r3, #128	; 0x80
 8008b76:	021b      	lsls	r3, r3, #8
 8008b78:	617b      	str	r3, [r7, #20]
        break;
 8008b7a:	e227      	b.n	8008fcc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8008b7c:	4b52      	ldr	r3, [pc, #328]	; (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008b7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b80:	220c      	movs	r2, #12
 8008b82:	4013      	ands	r3, r2
 8008b84:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d104      	bne.n	8008b96 <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008b8c:	f7ff fd28 	bl	80085e0 <HAL_RCC_GetPCLK1Freq>
 8008b90:	0003      	movs	r3, r0
 8008b92:	617b      	str	r3, [r7, #20]
        break;
 8008b94:	e21c      	b.n	8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	2b04      	cmp	r3, #4
 8008b9a:	d104      	bne.n	8008ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
          frequency = HAL_RCC_GetSysClockFreq();
 8008b9c:	f7ff fc94 	bl	80084c8 <HAL_RCC_GetSysClockFreq>
 8008ba0:	0003      	movs	r3, r0
 8008ba2:	617b      	str	r3, [r7, #20]
        break;
 8008ba4:	e214      	b.n	8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8008ba6:	4b48      	ldr	r3, [pc, #288]	; (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008ba8:	681a      	ldr	r2, [r3, #0]
 8008baa:	2380      	movs	r3, #128	; 0x80
 8008bac:	00db      	lsls	r3, r3, #3
 8008bae:	401a      	ands	r2, r3
 8008bb0:	2380      	movs	r3, #128	; 0x80
 8008bb2:	00db      	lsls	r3, r3, #3
 8008bb4:	429a      	cmp	r2, r3
 8008bb6:	d105      	bne.n	8008bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	2b08      	cmp	r3, #8
 8008bbc:	d102      	bne.n	8008bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
          frequency = HSI_VALUE;
 8008bbe:	4b44      	ldr	r3, [pc, #272]	; (8008cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8008bc0:	617b      	str	r3, [r7, #20]
        break;
 8008bc2:	e205      	b.n	8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8008bc4:	4b40      	ldr	r3, [pc, #256]	; (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008bc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008bc8:	2202      	movs	r2, #2
 8008bca:	4013      	ands	r3, r2
 8008bcc:	2b02      	cmp	r3, #2
 8008bce:	d000      	beq.n	8008bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8008bd0:	e1fe      	b.n	8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	2b0c      	cmp	r3, #12
 8008bd6:	d000      	beq.n	8008bda <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 8008bd8:	e1fa      	b.n	8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
          frequency = LSE_VALUE;
 8008bda:	2380      	movs	r3, #128	; 0x80
 8008bdc:	021b      	lsls	r3, r3, #8
 8008bde:	617b      	str	r3, [r7, #20]
        break;
 8008be0:	e1f6      	b.n	8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 8008be2:	4b39      	ldr	r3, [pc, #228]	; (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008be4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008be6:	2240      	movs	r2, #64	; 0x40
 8008be8:	4013      	ands	r3, r2
 8008bea:	60fb      	str	r3, [r7, #12]
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_CECCLKSOURCE_HSI_DIV488))
 8008bec:	4b36      	ldr	r3, [pc, #216]	; (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008bee:	681a      	ldr	r2, [r3, #0]
 8008bf0:	2380      	movs	r3, #128	; 0x80
 8008bf2:	00db      	lsls	r3, r3, #3
 8008bf4:	401a      	ands	r2, r3
 8008bf6:	2380      	movs	r3, #128	; 0x80
 8008bf8:	00db      	lsls	r3, r3, #3
 8008bfa:	429a      	cmp	r2, r3
 8008bfc:	d105      	bne.n	8008c0a <HAL_RCCEx_GetPeriphCLKFreq+0x28e>
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d102      	bne.n	8008c0a <HAL_RCCEx_GetPeriphCLKFreq+0x28e>
          frequency = (HSI_VALUE / 488U);
 8008c04:	4b34      	ldr	r3, [pc, #208]	; (8008cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>)
 8008c06:	617b      	str	r3, [r7, #20]
        break;
 8008c08:	e1e4      	b.n	8008fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 8008c0a:	4b2f      	ldr	r3, [pc, #188]	; (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008c0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008c0e:	2202      	movs	r2, #2
 8008c10:	4013      	ands	r3, r2
 8008c12:	2b02      	cmp	r3, #2
 8008c14:	d000      	beq.n	8008c18 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
 8008c16:	e1dd      	b.n	8008fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	2b40      	cmp	r3, #64	; 0x40
 8008c1c:	d000      	beq.n	8008c20 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
 8008c1e:	e1d9      	b.n	8008fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
          frequency = LSE_VALUE;
 8008c20:	2380      	movs	r3, #128	; 0x80
 8008c22:	021b      	lsls	r3, r3, #8
 8008c24:	617b      	str	r3, [r7, #20]
        break;
 8008c26:	e1d5      	b.n	8008fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8008c28:	4b27      	ldr	r3, [pc, #156]	; (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008c2a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008c2c:	23c0      	movs	r3, #192	; 0xc0
 8008c2e:	011b      	lsls	r3, r3, #4
 8008c30:	4013      	ands	r3, r2
 8008c32:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d104      	bne.n	8008c44 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008c3a:	f7ff fcd1 	bl	80085e0 <HAL_RCC_GetPCLK1Freq>
 8008c3e:	0003      	movs	r3, r0
 8008c40:	617b      	str	r3, [r7, #20]
        break;
 8008c42:	e1c9      	b.n	8008fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8008c44:	68fa      	ldr	r2, [r7, #12]
 8008c46:	2380      	movs	r3, #128	; 0x80
 8008c48:	00db      	lsls	r3, r3, #3
 8008c4a:	429a      	cmp	r2, r3
 8008c4c:	d104      	bne.n	8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>
          frequency = HAL_RCC_GetSysClockFreq();
 8008c4e:	f7ff fc3b 	bl	80084c8 <HAL_RCC_GetSysClockFreq>
 8008c52:	0003      	movs	r3, r0
 8008c54:	617b      	str	r3, [r7, #20]
        break;
 8008c56:	e1bf      	b.n	8008fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8008c58:	4b1b      	ldr	r3, [pc, #108]	; (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008c5a:	681a      	ldr	r2, [r3, #0]
 8008c5c:	2380      	movs	r3, #128	; 0x80
 8008c5e:	00db      	lsls	r3, r3, #3
 8008c60:	401a      	ands	r2, r3
 8008c62:	2380      	movs	r3, #128	; 0x80
 8008c64:	00db      	lsls	r3, r3, #3
 8008c66:	429a      	cmp	r2, r3
 8008c68:	d107      	bne.n	8008c7a <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
 8008c6a:	68fa      	ldr	r2, [r7, #12]
 8008c6c:	2380      	movs	r3, #128	; 0x80
 8008c6e:	011b      	lsls	r3, r3, #4
 8008c70:	429a      	cmp	r2, r3
 8008c72:	d102      	bne.n	8008c7a <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
          frequency = HSI_VALUE;
 8008c74:	4b16      	ldr	r3, [pc, #88]	; (8008cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8008c76:	617b      	str	r3, [r7, #20]
        break;
 8008c78:	e1ae      	b.n	8008fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8008c7a:	4b13      	ldr	r3, [pc, #76]	; (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008c7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008c7e:	2202      	movs	r2, #2
 8008c80:	4013      	ands	r3, r2
 8008c82:	2b02      	cmp	r3, #2
 8008c84:	d000      	beq.n	8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8008c86:	e1a7      	b.n	8008fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8008c88:	68fa      	ldr	r2, [r7, #12]
 8008c8a:	23c0      	movs	r3, #192	; 0xc0
 8008c8c:	011b      	lsls	r3, r3, #4
 8008c8e:	429a      	cmp	r2, r3
 8008c90:	d000      	beq.n	8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 8008c92:	e1a1      	b.n	8008fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
          frequency = LSE_VALUE;
 8008c94:	2380      	movs	r3, #128	; 0x80
 8008c96:	021b      	lsls	r3, r3, #8
 8008c98:	617b      	str	r3, [r7, #20]
        break;
 8008c9a:	e19d      	b.n	8008fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008c9c:	4b0a      	ldr	r3, [pc, #40]	; (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008c9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ca0:	0f9b      	lsrs	r3, r3, #30
 8008ca2:	079b      	lsls	r3, r3, #30
 8008ca4:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_ADCCLKSOURCE_SYSCLK)
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d104      	bne.n	8008cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
          frequency = HAL_RCC_GetSysClockFreq();
 8008cac:	f7ff fc0c 	bl	80084c8 <HAL_RCC_GetSysClockFreq>
 8008cb0:	0003      	movs	r3, r0
 8008cb2:	617b      	str	r3, [r7, #20]
        break;
 8008cb4:	e192      	b.n	8008fdc <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        else if (srcclk == RCC_ADCCLKSOURCE_HSI)
 8008cb6:	68fa      	ldr	r2, [r7, #12]
 8008cb8:	2380      	movs	r3, #128	; 0x80
 8008cba:	061b      	lsls	r3, r3, #24
 8008cbc:	429a      	cmp	r2, r3
 8008cbe:	d10d      	bne.n	8008cdc <HAL_RCCEx_GetPeriphCLKFreq+0x360>
          frequency = HSI_VALUE;
 8008cc0:	4b03      	ldr	r3, [pc, #12]	; (8008cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8008cc2:	617b      	str	r3, [r7, #20]
        break;
 8008cc4:	e18a      	b.n	8008fdc <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8008cc6:	46c0      	nop			; (mov r8, r8)
 8008cc8:	40021000 	.word	0x40021000
 8008ccc:	0003d090 	.word	0x0003d090
 8008cd0:	00f42400 	.word	0x00f42400
 8008cd4:	007a1200 	.word	0x007a1200
 8008cd8:	00008012 	.word	0x00008012
        else if (srcclk == RCC_ADCCLKSOURCE_PLLADC)
 8008cdc:	68fa      	ldr	r2, [r7, #12]
 8008cde:	2380      	movs	r3, #128	; 0x80
 8008ce0:	05db      	lsls	r3, r3, #23
 8008ce2:	429a      	cmp	r2, r3
 8008ce4:	d000      	beq.n	8008ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
 8008ce6:	e179      	b.n	8008fdc <HAL_RCCEx_GetPeriphCLKFreq+0x660>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 8008ce8:	4bc5      	ldr	r3, [pc, #788]	; (8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008cea:	68da      	ldr	r2, [r3, #12]
 8008cec:	2380      	movs	r3, #128	; 0x80
 8008cee:	025b      	lsls	r3, r3, #9
 8008cf0:	4013      	ands	r3, r2
 8008cf2:	d100      	bne.n	8008cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 8008cf4:	e172      	b.n	8008fdc <HAL_RCCEx_GetPeriphCLKFreq+0x660>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8008cf6:	4bc2      	ldr	r3, [pc, #776]	; (8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008cf8:	68db      	ldr	r3, [r3, #12]
 8008cfa:	0a1b      	lsrs	r3, r3, #8
 8008cfc:	227f      	movs	r2, #127	; 0x7f
 8008cfe:	4013      	ands	r3, r2
 8008d00:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 8008d02:	693b      	ldr	r3, [r7, #16]
 8008d04:	68ba      	ldr	r2, [r7, #8]
 8008d06:	435a      	muls	r2, r3
 8008d08:	4bbd      	ldr	r3, [pc, #756]	; (8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008d0a:	68db      	ldr	r3, [r3, #12]
 8008d0c:	0c5b      	lsrs	r3, r3, #17
 8008d0e:	211f      	movs	r1, #31
 8008d10:	400b      	ands	r3, r1
 8008d12:	3301      	adds	r3, #1
 8008d14:	0019      	movs	r1, r3
 8008d16:	0010      	movs	r0, r2
 8008d18:	f7f7 f9f4 	bl	8000104 <__udivsi3>
 8008d1c:	0003      	movs	r3, r0
 8008d1e:	617b      	str	r3, [r7, #20]
        break;
 8008d20:	e15c      	b.n	8008fdc <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8008d22:	4bb7      	ldr	r3, [pc, #732]	; (8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008d24:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008d26:	23c0      	movs	r3, #192	; 0xc0
 8008d28:	019b      	lsls	r3, r3, #6
 8008d2a:	4013      	ands	r3, r2
 8008d2c:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d104      	bne.n	8008d3e <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008d34:	f7ff fc54 	bl	80085e0 <HAL_RCC_GetPCLK1Freq>
 8008d38:	0003      	movs	r3, r0
 8008d3a:	617b      	str	r3, [r7, #20]
        break;
 8008d3c:	e150      	b.n	8008fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8008d3e:	68fa      	ldr	r2, [r7, #12]
 8008d40:	2380      	movs	r3, #128	; 0x80
 8008d42:	015b      	lsls	r3, r3, #5
 8008d44:	429a      	cmp	r2, r3
 8008d46:	d104      	bne.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
          frequency = HAL_RCC_GetSysClockFreq();
 8008d48:	f7ff fbbe 	bl	80084c8 <HAL_RCC_GetSysClockFreq>
 8008d4c:	0003      	movs	r3, r0
 8008d4e:	617b      	str	r3, [r7, #20]
        break;
 8008d50:	e146      	b.n	8008fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8008d52:	4bab      	ldr	r3, [pc, #684]	; (8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008d54:	681a      	ldr	r2, [r3, #0]
 8008d56:	2380      	movs	r3, #128	; 0x80
 8008d58:	00db      	lsls	r3, r3, #3
 8008d5a:	401a      	ands	r2, r3
 8008d5c:	2380      	movs	r3, #128	; 0x80
 8008d5e:	00db      	lsls	r3, r3, #3
 8008d60:	429a      	cmp	r2, r3
 8008d62:	d000      	beq.n	8008d66 <HAL_RCCEx_GetPeriphCLKFreq+0x3ea>
 8008d64:	e13c      	b.n	8008fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 8008d66:	68fa      	ldr	r2, [r7, #12]
 8008d68:	2380      	movs	r3, #128	; 0x80
 8008d6a:	019b      	lsls	r3, r3, #6
 8008d6c:	429a      	cmp	r2, r3
 8008d6e:	d000      	beq.n	8008d72 <HAL_RCCEx_GetPeriphCLKFreq+0x3f6>
 8008d70:	e136      	b.n	8008fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          frequency = HSI_VALUE;
 8008d72:	4ba4      	ldr	r3, [pc, #656]	; (8009004 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 8008d74:	617b      	str	r3, [r7, #20]
        break;
 8008d76:	e133      	b.n	8008fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        srcclk = __HAL_RCC_GET_I2S1_SOURCE();
 8008d78:	4ba1      	ldr	r3, [pc, #644]	; (8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008d7a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008d7c:	23c0      	movs	r3, #192	; 0xc0
 8008d7e:	021b      	lsls	r3, r3, #8
 8008d80:	4013      	ands	r3, r2
 8008d82:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2S1CLKSOURCE_PLL)
 8008d84:	68fa      	ldr	r2, [r7, #12]
 8008d86:	2380      	movs	r3, #128	; 0x80
 8008d88:	01db      	lsls	r3, r3, #7
 8008d8a:	429a      	cmp	r2, r3
 8008d8c:	d11c      	bne.n	8008dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 8008d8e:	4b9c      	ldr	r3, [pc, #624]	; (8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008d90:	68da      	ldr	r2, [r3, #12]
 8008d92:	2380      	movs	r3, #128	; 0x80
 8008d94:	025b      	lsls	r3, r3, #9
 8008d96:	4013      	ands	r3, r2
 8008d98:	d100      	bne.n	8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0x420>
 8008d9a:	e123      	b.n	8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8008d9c:	4b98      	ldr	r3, [pc, #608]	; (8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008d9e:	68db      	ldr	r3, [r3, #12]
 8008da0:	0a1b      	lsrs	r3, r3, #8
 8008da2:	227f      	movs	r2, #127	; 0x7f
 8008da4:	4013      	ands	r3, r2
 8008da6:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 8008da8:	693b      	ldr	r3, [r7, #16]
 8008daa:	68ba      	ldr	r2, [r7, #8]
 8008dac:	435a      	muls	r2, r3
 8008dae:	4b94      	ldr	r3, [pc, #592]	; (8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008db0:	68db      	ldr	r3, [r3, #12]
 8008db2:	0c5b      	lsrs	r3, r3, #17
 8008db4:	211f      	movs	r1, #31
 8008db6:	400b      	ands	r3, r1
 8008db8:	3301      	adds	r3, #1
 8008dba:	0019      	movs	r1, r3
 8008dbc:	0010      	movs	r0, r2
 8008dbe:	f7f7 f9a1 	bl	8000104 <__udivsi3>
 8008dc2:	0003      	movs	r3, r0
 8008dc4:	617b      	str	r3, [r7, #20]
        break;
 8008dc6:	e10d      	b.n	8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if (srcclk == RCC_I2S1CLKSOURCE_SYSCLK)
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d104      	bne.n	8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
          frequency = HAL_RCC_GetSysClockFreq();
 8008dce:	f7ff fb7b 	bl	80084c8 <HAL_RCC_GetSysClockFreq>
 8008dd2:	0003      	movs	r3, r0
 8008dd4:	617b      	str	r3, [r7, #20]
        break;
 8008dd6:	e105      	b.n	8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2S1CLKSOURCE_HSI))
 8008dd8:	4b89      	ldr	r3, [pc, #548]	; (8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008dda:	681a      	ldr	r2, [r3, #0]
 8008ddc:	2380      	movs	r3, #128	; 0x80
 8008dde:	00db      	lsls	r3, r3, #3
 8008de0:	401a      	ands	r2, r3
 8008de2:	2380      	movs	r3, #128	; 0x80
 8008de4:	00db      	lsls	r3, r3, #3
 8008de6:	429a      	cmp	r2, r3
 8008de8:	d107      	bne.n	8008dfa <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
 8008dea:	68fa      	ldr	r2, [r7, #12]
 8008dec:	2380      	movs	r3, #128	; 0x80
 8008dee:	021b      	lsls	r3, r3, #8
 8008df0:	429a      	cmp	r2, r3
 8008df2:	d102      	bne.n	8008dfa <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          frequency = HSI_VALUE;
 8008df4:	4b83      	ldr	r3, [pc, #524]	; (8009004 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 8008df6:	617b      	str	r3, [r7, #20]
        break;
 8008df8:	e0f4      	b.n	8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if (srcclk == RCC_I2S1CLKSOURCE_EXT)
 8008dfa:	68fa      	ldr	r2, [r7, #12]
 8008dfc:	23c0      	movs	r3, #192	; 0xc0
 8008dfe:	021b      	lsls	r3, r3, #8
 8008e00:	429a      	cmp	r2, r3
 8008e02:	d000      	beq.n	8008e06 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8008e04:	e0ee      	b.n	8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
          frequency = EXTERNAL_I2S1_CLOCK_VALUE;
 8008e06:	4b80      	ldr	r3, [pc, #512]	; (8009008 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>)
 8008e08:	617b      	str	r3, [r7, #20]
        break;
 8008e0a:	e0eb      	b.n	8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8008e0c:	4b7c      	ldr	r3, [pc, #496]	; (8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008e0e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008e10:	23c0      	movs	r3, #192	; 0xc0
 8008e12:	031b      	lsls	r3, r3, #12
 8008e14:	4013      	ands	r3, r2
 8008e16:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d104      	bne.n	8008e28 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008e1e:	f7ff fbdf 	bl	80085e0 <HAL_RCC_GetPCLK1Freq>
 8008e22:	0003      	movs	r3, r0
 8008e24:	617b      	str	r3, [r7, #20]
        break;
 8008e26:	e0df      	b.n	8008fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8008e28:	4b75      	ldr	r3, [pc, #468]	; (8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008e2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008e2c:	2202      	movs	r2, #2
 8008e2e:	4013      	ands	r3, r2
 8008e30:	2b02      	cmp	r3, #2
 8008e32:	d108      	bne.n	8008e46 <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
 8008e34:	68fa      	ldr	r2, [r7, #12]
 8008e36:	2380      	movs	r3, #128	; 0x80
 8008e38:	02db      	lsls	r3, r3, #11
 8008e3a:	429a      	cmp	r2, r3
 8008e3c:	d103      	bne.n	8008e46 <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
          frequency = LSI_VALUE;
 8008e3e:	23fa      	movs	r3, #250	; 0xfa
 8008e40:	01db      	lsls	r3, r3, #7
 8008e42:	617b      	str	r3, [r7, #20]
 8008e44:	e021      	b.n	8008e8a <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8008e46:	4b6e      	ldr	r3, [pc, #440]	; (8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008e48:	681a      	ldr	r2, [r3, #0]
 8008e4a:	2380      	movs	r3, #128	; 0x80
 8008e4c:	00db      	lsls	r3, r3, #3
 8008e4e:	401a      	ands	r2, r3
 8008e50:	2380      	movs	r3, #128	; 0x80
 8008e52:	00db      	lsls	r3, r3, #3
 8008e54:	429a      	cmp	r2, r3
 8008e56:	d107      	bne.n	8008e68 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 8008e58:	68fa      	ldr	r2, [r7, #12]
 8008e5a:	2380      	movs	r3, #128	; 0x80
 8008e5c:	031b      	lsls	r3, r3, #12
 8008e5e:	429a      	cmp	r2, r3
 8008e60:	d102      	bne.n	8008e68 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
          frequency = HSI_VALUE;
 8008e62:	4b68      	ldr	r3, [pc, #416]	; (8009004 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 8008e64:	617b      	str	r3, [r7, #20]
 8008e66:	e010      	b.n	8008e8a <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8008e68:	4b65      	ldr	r3, [pc, #404]	; (8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008e6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008e6c:	2202      	movs	r2, #2
 8008e6e:	4013      	ands	r3, r2
 8008e70:	2b02      	cmp	r3, #2
 8008e72:	d000      	beq.n	8008e76 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8008e74:	e0b8      	b.n	8008fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8008e76:	68fa      	ldr	r2, [r7, #12]
 8008e78:	23c0      	movs	r3, #192	; 0xc0
 8008e7a:	031b      	lsls	r3, r3, #12
 8008e7c:	429a      	cmp	r2, r3
 8008e7e:	d000      	beq.n	8008e82 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8008e80:	e0b2      	b.n	8008fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          frequency = LSE_VALUE;
 8008e82:	2380      	movs	r3, #128	; 0x80
 8008e84:	021b      	lsls	r3, r3, #8
 8008e86:	617b      	str	r3, [r7, #20]
        break;
 8008e88:	e0ae      	b.n	8008fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8008e8a:	e0ad      	b.n	8008fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008e8c:	4b5c      	ldr	r3, [pc, #368]	; (8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008e8e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008e90:	23c0      	movs	r3, #192	; 0xc0
 8008e92:	039b      	lsls	r3, r3, #14
 8008e94:	4013      	ands	r3, r2
 8008e96:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d104      	bne.n	8008ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008e9e:	f7ff fb9f 	bl	80085e0 <HAL_RCC_GetPCLK1Freq>
 8008ea2:	0003      	movs	r3, r0
 8008ea4:	617b      	str	r3, [r7, #20]
        break;
 8008ea6:	e0a1      	b.n	8008fec <HAL_RCCEx_GetPeriphCLKFreq+0x670>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8008ea8:	4b55      	ldr	r3, [pc, #340]	; (8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008eaa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008eac:	2202      	movs	r2, #2
 8008eae:	4013      	ands	r3, r2
 8008eb0:	2b02      	cmp	r3, #2
 8008eb2:	d108      	bne.n	8008ec6 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 8008eb4:	68fa      	ldr	r2, [r7, #12]
 8008eb6:	2380      	movs	r3, #128	; 0x80
 8008eb8:	035b      	lsls	r3, r3, #13
 8008eba:	429a      	cmp	r2, r3
 8008ebc:	d103      	bne.n	8008ec6 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = LSI_VALUE;
 8008ebe:	23fa      	movs	r3, #250	; 0xfa
 8008ec0:	01db      	lsls	r3, r3, #7
 8008ec2:	617b      	str	r3, [r7, #20]
 8008ec4:	e021      	b.n	8008f0a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8008ec6:	4b4e      	ldr	r3, [pc, #312]	; (8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008ec8:	681a      	ldr	r2, [r3, #0]
 8008eca:	2380      	movs	r3, #128	; 0x80
 8008ecc:	00db      	lsls	r3, r3, #3
 8008ece:	401a      	ands	r2, r3
 8008ed0:	2380      	movs	r3, #128	; 0x80
 8008ed2:	00db      	lsls	r3, r3, #3
 8008ed4:	429a      	cmp	r2, r3
 8008ed6:	d107      	bne.n	8008ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>
 8008ed8:	68fa      	ldr	r2, [r7, #12]
 8008eda:	2380      	movs	r3, #128	; 0x80
 8008edc:	039b      	lsls	r3, r3, #14
 8008ede:	429a      	cmp	r2, r3
 8008ee0:	d102      	bne.n	8008ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>
          frequency = HSI_VALUE;
 8008ee2:	4b48      	ldr	r3, [pc, #288]	; (8009004 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 8008ee4:	617b      	str	r3, [r7, #20]
 8008ee6:	e010      	b.n	8008f0a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8008ee8:	4b45      	ldr	r3, [pc, #276]	; (8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008eea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008eec:	2202      	movs	r2, #2
 8008eee:	4013      	ands	r3, r2
 8008ef0:	2b02      	cmp	r3, #2
 8008ef2:	d000      	beq.n	8008ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 8008ef4:	e07a      	b.n	8008fec <HAL_RCCEx_GetPeriphCLKFreq+0x670>
 8008ef6:	68fa      	ldr	r2, [r7, #12]
 8008ef8:	23c0      	movs	r3, #192	; 0xc0
 8008efa:	039b      	lsls	r3, r3, #14
 8008efc:	429a      	cmp	r2, r3
 8008efe:	d000      	beq.n	8008f02 <HAL_RCCEx_GetPeriphCLKFreq+0x586>
 8008f00:	e074      	b.n	8008fec <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          frequency = LSE_VALUE;
 8008f02:	2380      	movs	r3, #128	; 0x80
 8008f04:	021b      	lsls	r3, r3, #8
 8008f06:	617b      	str	r3, [r7, #20]
        break;
 8008f08:	e070      	b.n	8008fec <HAL_RCCEx_GetPeriphCLKFreq+0x670>
 8008f0a:	e06f      	b.n	8008fec <HAL_RCCEx_GetPeriphCLKFreq+0x670>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM1SEL);
 8008f0c:	4b3c      	ldr	r3, [pc, #240]	; (8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008f0e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008f10:	2380      	movs	r3, #128	; 0x80
 8008f12:	03db      	lsls	r3, r3, #15
 8008f14:	4013      	ands	r3, r2
 8008f16:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_TIM1CLKSOURCE_PLL) /* PLL ? */
 8008f18:	68fa      	ldr	r2, [r7, #12]
 8008f1a:	2380      	movs	r3, #128	; 0x80
 8008f1c:	03db      	lsls	r3, r3, #15
 8008f1e:	429a      	cmp	r2, r3
 8008f20:	d11b      	bne.n	8008f5a <HAL_RCCEx_GetPeriphCLKFreq+0x5de>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 8008f22:	4b37      	ldr	r3, [pc, #220]	; (8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008f24:	68da      	ldr	r2, [r3, #12]
 8008f26:	2380      	movs	r3, #128	; 0x80
 8008f28:	045b      	lsls	r3, r3, #17
 8008f2a:	4013      	ands	r3, r2
 8008f2c:	d060      	beq.n	8008ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8008f2e:	4b34      	ldr	r3, [pc, #208]	; (8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008f30:	68db      	ldr	r3, [r3, #12]
 8008f32:	0a1b      	lsrs	r3, r3, #8
 8008f34:	227f      	movs	r2, #127	; 0x7f
 8008f36:	4013      	ands	r3, r2
 8008f38:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
 8008f3a:	693b      	ldr	r3, [r7, #16]
 8008f3c:	68ba      	ldr	r2, [r7, #8]
 8008f3e:	435a      	muls	r2, r3
 8008f40:	4b2f      	ldr	r3, [pc, #188]	; (8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008f42:	68db      	ldr	r3, [r3, #12]
 8008f44:	0e5b      	lsrs	r3, r3, #25
 8008f46:	2107      	movs	r1, #7
 8008f48:	400b      	ands	r3, r1
 8008f4a:	3301      	adds	r3, #1
 8008f4c:	0019      	movs	r1, r3
 8008f4e:	0010      	movs	r0, r2
 8008f50:	f7f7 f8d8 	bl	8000104 <__udivsi3>
 8008f54:	0003      	movs	r3, r0
 8008f56:	617b      	str	r3, [r7, #20]
        break;
 8008f58:	e04a      	b.n	8008ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
        else if (srcclk == RCC_TIM1CLKSOURCE_PCLK1) /* PCLK1 ? */
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d147      	bne.n	8008ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008f60:	f7ff fb3e 	bl	80085e0 <HAL_RCC_GetPCLK1Freq>
 8008f64:	0003      	movs	r3, r0
 8008f66:	617b      	str	r3, [r7, #20]
        break;
 8008f68:	e042      	b.n	8008ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM15SEL);
 8008f6a:	4b25      	ldr	r3, [pc, #148]	; (8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008f6c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008f6e:	2380      	movs	r3, #128	; 0x80
 8008f70:	045b      	lsls	r3, r3, #17
 8008f72:	4013      	ands	r3, r2
 8008f74:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_TIM15CLKSOURCE_PLL) /* PLL ? */
 8008f76:	68fa      	ldr	r2, [r7, #12]
 8008f78:	2380      	movs	r3, #128	; 0x80
 8008f7a:	045b      	lsls	r3, r3, #17
 8008f7c:	429a      	cmp	r2, r3
 8008f7e:	d11b      	bne.n	8008fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 8008f80:	4b1f      	ldr	r3, [pc, #124]	; (8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008f82:	68da      	ldr	r2, [r3, #12]
 8008f84:	2380      	movs	r3, #128	; 0x80
 8008f86:	045b      	lsls	r3, r3, #17
 8008f88:	4013      	ands	r3, r2
 8008f8a:	d033      	beq.n	8008ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8008f8c:	4b1c      	ldr	r3, [pc, #112]	; (8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008f8e:	68db      	ldr	r3, [r3, #12]
 8008f90:	0a1b      	lsrs	r3, r3, #8
 8008f92:	227f      	movs	r2, #127	; 0x7f
 8008f94:	4013      	ands	r3, r2
 8008f96:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
 8008f98:	693b      	ldr	r3, [r7, #16]
 8008f9a:	68ba      	ldr	r2, [r7, #8]
 8008f9c:	435a      	muls	r2, r3
 8008f9e:	4b18      	ldr	r3, [pc, #96]	; (8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008fa0:	68db      	ldr	r3, [r3, #12]
 8008fa2:	0e5b      	lsrs	r3, r3, #25
 8008fa4:	2107      	movs	r1, #7
 8008fa6:	400b      	ands	r3, r1
 8008fa8:	3301      	adds	r3, #1
 8008faa:	0019      	movs	r1, r3
 8008fac:	0010      	movs	r0, r2
 8008fae:	f7f7 f8a9 	bl	8000104 <__udivsi3>
 8008fb2:	0003      	movs	r3, r0
 8008fb4:	617b      	str	r3, [r7, #20]
        break;
 8008fb6:	e01d      	b.n	8008ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
        else if (srcclk == RCC_TIM15CLKSOURCE_PCLK1) /* PCLK1 ? */
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d11a      	bne.n	8008ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008fbe:	f7ff fb0f 	bl	80085e0 <HAL_RCC_GetPCLK1Freq>
 8008fc2:	0003      	movs	r3, r0
 8008fc4:	617b      	str	r3, [r7, #20]
        break;
 8008fc6:	e015      	b.n	8008ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
        break;
 8008fc8:	46c0      	nop			; (mov r8, r8)
 8008fca:	e014      	b.n	8008ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8008fcc:	46c0      	nop			; (mov r8, r8)
 8008fce:	e012      	b.n	8008ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8008fd0:	46c0      	nop			; (mov r8, r8)
 8008fd2:	e010      	b.n	8008ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8008fd4:	46c0      	nop			; (mov r8, r8)
 8008fd6:	e00e      	b.n	8008ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8008fd8:	46c0      	nop			; (mov r8, r8)
 8008fda:	e00c      	b.n	8008ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8008fdc:	46c0      	nop			; (mov r8, r8)
 8008fde:	e00a      	b.n	8008ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8008fe0:	46c0      	nop			; (mov r8, r8)
 8008fe2:	e008      	b.n	8008ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8008fe4:	46c0      	nop			; (mov r8, r8)
 8008fe6:	e006      	b.n	8008ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8008fe8:	46c0      	nop			; (mov r8, r8)
 8008fea:	e004      	b.n	8008ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8008fec:	46c0      	nop			; (mov r8, r8)
 8008fee:	e002      	b.n	8008ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8008ff0:	46c0      	nop			; (mov r8, r8)
 8008ff2:	e000      	b.n	8008ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8008ff4:	46c0      	nop			; (mov r8, r8)
    }
  }

  return (frequency);
 8008ff6:	697b      	ldr	r3, [r7, #20]
}
 8008ff8:	0018      	movs	r0, r3
 8008ffa:	46bd      	mov	sp, r7
 8008ffc:	b006      	add	sp, #24
 8008ffe:	bd80      	pop	{r7, pc}
 8009000:	40021000 	.word	0x40021000
 8009004:	00f42400 	.word	0x00f42400
 8009008:	0000bb80 	.word	0x0000bb80

0800900c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800900c:	b580      	push	{r7, lr}
 800900e:	b084      	sub	sp, #16
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d101      	bne.n	800901e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800901a:	2301      	movs	r3, #1
 800901c:	e0a8      	b.n	8009170 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009022:	2b00      	cmp	r3, #0
 8009024:	d109      	bne.n	800903a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	685a      	ldr	r2, [r3, #4]
 800902a:	2382      	movs	r3, #130	; 0x82
 800902c:	005b      	lsls	r3, r3, #1
 800902e:	429a      	cmp	r2, r3
 8009030:	d009      	beq.n	8009046 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	2200      	movs	r2, #0
 8009036:	61da      	str	r2, [r3, #28]
 8009038:	e005      	b.n	8009046 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	2200      	movs	r2, #0
 800903e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	2200      	movs	r2, #0
 8009044:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2200      	movs	r2, #0
 800904a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	225d      	movs	r2, #93	; 0x5d
 8009050:	5c9b      	ldrb	r3, [r3, r2]
 8009052:	b2db      	uxtb	r3, r3
 8009054:	2b00      	cmp	r3, #0
 8009056:	d107      	bne.n	8009068 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	225c      	movs	r2, #92	; 0x5c
 800905c:	2100      	movs	r1, #0
 800905e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	0018      	movs	r0, r3
 8009064:	f7fb fdda 	bl	8004c1c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	225d      	movs	r2, #93	; 0x5d
 800906c:	2102      	movs	r1, #2
 800906e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	681a      	ldr	r2, [r3, #0]
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	2140      	movs	r1, #64	; 0x40
 800907c:	438a      	bics	r2, r1
 800907e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	68da      	ldr	r2, [r3, #12]
 8009084:	23e0      	movs	r3, #224	; 0xe0
 8009086:	00db      	lsls	r3, r3, #3
 8009088:	429a      	cmp	r2, r3
 800908a:	d902      	bls.n	8009092 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800908c:	2300      	movs	r3, #0
 800908e:	60fb      	str	r3, [r7, #12]
 8009090:	e002      	b.n	8009098 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009092:	2380      	movs	r3, #128	; 0x80
 8009094:	015b      	lsls	r3, r3, #5
 8009096:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	68da      	ldr	r2, [r3, #12]
 800909c:	23f0      	movs	r3, #240	; 0xf0
 800909e:	011b      	lsls	r3, r3, #4
 80090a0:	429a      	cmp	r2, r3
 80090a2:	d008      	beq.n	80090b6 <HAL_SPI_Init+0xaa>
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	68da      	ldr	r2, [r3, #12]
 80090a8:	23e0      	movs	r3, #224	; 0xe0
 80090aa:	00db      	lsls	r3, r3, #3
 80090ac:	429a      	cmp	r2, r3
 80090ae:	d002      	beq.n	80090b6 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2200      	movs	r2, #0
 80090b4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	685a      	ldr	r2, [r3, #4]
 80090ba:	2382      	movs	r3, #130	; 0x82
 80090bc:	005b      	lsls	r3, r3, #1
 80090be:	401a      	ands	r2, r3
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	6899      	ldr	r1, [r3, #8]
 80090c4:	2384      	movs	r3, #132	; 0x84
 80090c6:	021b      	lsls	r3, r3, #8
 80090c8:	400b      	ands	r3, r1
 80090ca:	431a      	orrs	r2, r3
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	691b      	ldr	r3, [r3, #16]
 80090d0:	2102      	movs	r1, #2
 80090d2:	400b      	ands	r3, r1
 80090d4:	431a      	orrs	r2, r3
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	695b      	ldr	r3, [r3, #20]
 80090da:	2101      	movs	r1, #1
 80090dc:	400b      	ands	r3, r1
 80090de:	431a      	orrs	r2, r3
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	6999      	ldr	r1, [r3, #24]
 80090e4:	2380      	movs	r3, #128	; 0x80
 80090e6:	009b      	lsls	r3, r3, #2
 80090e8:	400b      	ands	r3, r1
 80090ea:	431a      	orrs	r2, r3
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	69db      	ldr	r3, [r3, #28]
 80090f0:	2138      	movs	r1, #56	; 0x38
 80090f2:	400b      	ands	r3, r1
 80090f4:	431a      	orrs	r2, r3
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	6a1b      	ldr	r3, [r3, #32]
 80090fa:	2180      	movs	r1, #128	; 0x80
 80090fc:	400b      	ands	r3, r1
 80090fe:	431a      	orrs	r2, r3
 8009100:	0011      	movs	r1, r2
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009106:	2380      	movs	r3, #128	; 0x80
 8009108:	019b      	lsls	r3, r3, #6
 800910a:	401a      	ands	r2, r3
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	430a      	orrs	r2, r1
 8009112:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	699b      	ldr	r3, [r3, #24]
 8009118:	0c1b      	lsrs	r3, r3, #16
 800911a:	2204      	movs	r2, #4
 800911c:	401a      	ands	r2, r3
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009122:	2110      	movs	r1, #16
 8009124:	400b      	ands	r3, r1
 8009126:	431a      	orrs	r2, r3
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800912c:	2108      	movs	r1, #8
 800912e:	400b      	ands	r3, r1
 8009130:	431a      	orrs	r2, r3
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	68d9      	ldr	r1, [r3, #12]
 8009136:	23f0      	movs	r3, #240	; 0xf0
 8009138:	011b      	lsls	r3, r3, #4
 800913a:	400b      	ands	r3, r1
 800913c:	431a      	orrs	r2, r3
 800913e:	0011      	movs	r1, r2
 8009140:	68fa      	ldr	r2, [r7, #12]
 8009142:	2380      	movs	r3, #128	; 0x80
 8009144:	015b      	lsls	r3, r3, #5
 8009146:	401a      	ands	r2, r3
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	430a      	orrs	r2, r1
 800914e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	69da      	ldr	r2, [r3, #28]
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	4907      	ldr	r1, [pc, #28]	; (8009178 <HAL_SPI_Init+0x16c>)
 800915c:	400a      	ands	r2, r1
 800915e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2200      	movs	r2, #0
 8009164:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	225d      	movs	r2, #93	; 0x5d
 800916a:	2101      	movs	r1, #1
 800916c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800916e:	2300      	movs	r3, #0
}
 8009170:	0018      	movs	r0, r3
 8009172:	46bd      	mov	sp, r7
 8009174:	b004      	add	sp, #16
 8009176:	bd80      	pop	{r7, pc}
 8009178:	fffff7ff 	.word	0xfffff7ff

0800917c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800917c:	b580      	push	{r7, lr}
 800917e:	b088      	sub	sp, #32
 8009180:	af00      	add	r7, sp, #0
 8009182:	60f8      	str	r0, [r7, #12]
 8009184:	60b9      	str	r1, [r7, #8]
 8009186:	603b      	str	r3, [r7, #0]
 8009188:	1dbb      	adds	r3, r7, #6
 800918a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800918c:	231f      	movs	r3, #31
 800918e:	18fb      	adds	r3, r7, r3
 8009190:	2200      	movs	r2, #0
 8009192:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	225c      	movs	r2, #92	; 0x5c
 8009198:	5c9b      	ldrb	r3, [r3, r2]
 800919a:	2b01      	cmp	r3, #1
 800919c:	d101      	bne.n	80091a2 <HAL_SPI_Transmit+0x26>
 800919e:	2302      	movs	r3, #2
 80091a0:	e140      	b.n	8009424 <HAL_SPI_Transmit+0x2a8>
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	225c      	movs	r2, #92	; 0x5c
 80091a6:	2101      	movs	r1, #1
 80091a8:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80091aa:	f7fc f8d5 	bl	8005358 <HAL_GetTick>
 80091ae:	0003      	movs	r3, r0
 80091b0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80091b2:	2316      	movs	r3, #22
 80091b4:	18fb      	adds	r3, r7, r3
 80091b6:	1dba      	adds	r2, r7, #6
 80091b8:	8812      	ldrh	r2, [r2, #0]
 80091ba:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	225d      	movs	r2, #93	; 0x5d
 80091c0:	5c9b      	ldrb	r3, [r3, r2]
 80091c2:	b2db      	uxtb	r3, r3
 80091c4:	2b01      	cmp	r3, #1
 80091c6:	d004      	beq.n	80091d2 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80091c8:	231f      	movs	r3, #31
 80091ca:	18fb      	adds	r3, r7, r3
 80091cc:	2202      	movs	r2, #2
 80091ce:	701a      	strb	r2, [r3, #0]
    goto error;
 80091d0:	e11d      	b.n	800940e <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 80091d2:	68bb      	ldr	r3, [r7, #8]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d003      	beq.n	80091e0 <HAL_SPI_Transmit+0x64>
 80091d8:	1dbb      	adds	r3, r7, #6
 80091da:	881b      	ldrh	r3, [r3, #0]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d104      	bne.n	80091ea <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80091e0:	231f      	movs	r3, #31
 80091e2:	18fb      	adds	r3, r7, r3
 80091e4:	2201      	movs	r2, #1
 80091e6:	701a      	strb	r2, [r3, #0]
    goto error;
 80091e8:	e111      	b.n	800940e <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	225d      	movs	r2, #93	; 0x5d
 80091ee:	2103      	movs	r1, #3
 80091f0:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	2200      	movs	r2, #0
 80091f6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	68ba      	ldr	r2, [r7, #8]
 80091fc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	1dba      	adds	r2, r7, #6
 8009202:	8812      	ldrh	r2, [r2, #0]
 8009204:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	1dba      	adds	r2, r7, #6
 800920a:	8812      	ldrh	r2, [r2, #0]
 800920c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	2200      	movs	r2, #0
 8009212:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	2244      	movs	r2, #68	; 0x44
 8009218:	2100      	movs	r1, #0
 800921a:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	2246      	movs	r2, #70	; 0x46
 8009220:	2100      	movs	r1, #0
 8009222:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	2200      	movs	r2, #0
 8009228:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	2200      	movs	r2, #0
 800922e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	689a      	ldr	r2, [r3, #8]
 8009234:	2380      	movs	r3, #128	; 0x80
 8009236:	021b      	lsls	r3, r3, #8
 8009238:	429a      	cmp	r2, r3
 800923a:	d110      	bne.n	800925e <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	681a      	ldr	r2, [r3, #0]
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	2140      	movs	r1, #64	; 0x40
 8009248:	438a      	bics	r2, r1
 800924a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	681a      	ldr	r2, [r3, #0]
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	2180      	movs	r1, #128	; 0x80
 8009258:	01c9      	lsls	r1, r1, #7
 800925a:	430a      	orrs	r2, r1
 800925c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	2240      	movs	r2, #64	; 0x40
 8009266:	4013      	ands	r3, r2
 8009268:	2b40      	cmp	r3, #64	; 0x40
 800926a:	d007      	beq.n	800927c <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	681a      	ldr	r2, [r3, #0]
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	2140      	movs	r1, #64	; 0x40
 8009278:	430a      	orrs	r2, r1
 800927a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	68da      	ldr	r2, [r3, #12]
 8009280:	23e0      	movs	r3, #224	; 0xe0
 8009282:	00db      	lsls	r3, r3, #3
 8009284:	429a      	cmp	r2, r3
 8009286:	d94e      	bls.n	8009326 <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	685b      	ldr	r3, [r3, #4]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d004      	beq.n	800929a <HAL_SPI_Transmit+0x11e>
 8009290:	2316      	movs	r3, #22
 8009292:	18fb      	adds	r3, r7, r3
 8009294:	881b      	ldrh	r3, [r3, #0]
 8009296:	2b01      	cmp	r3, #1
 8009298:	d13f      	bne.n	800931a <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800929e:	881a      	ldrh	r2, [r3, #0]
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092aa:	1c9a      	adds	r2, r3, #2
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80092b4:	b29b      	uxth	r3, r3
 80092b6:	3b01      	subs	r3, #1
 80092b8:	b29a      	uxth	r2, r3
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80092be:	e02c      	b.n	800931a <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	689b      	ldr	r3, [r3, #8]
 80092c6:	2202      	movs	r2, #2
 80092c8:	4013      	ands	r3, r2
 80092ca:	2b02      	cmp	r3, #2
 80092cc:	d112      	bne.n	80092f4 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092d2:	881a      	ldrh	r2, [r3, #0]
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092de:	1c9a      	adds	r2, r3, #2
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80092e8:	b29b      	uxth	r3, r3
 80092ea:	3b01      	subs	r3, #1
 80092ec:	b29a      	uxth	r2, r3
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80092f2:	e012      	b.n	800931a <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80092f4:	f7fc f830 	bl	8005358 <HAL_GetTick>
 80092f8:	0002      	movs	r2, r0
 80092fa:	69bb      	ldr	r3, [r7, #24]
 80092fc:	1ad3      	subs	r3, r2, r3
 80092fe:	683a      	ldr	r2, [r7, #0]
 8009300:	429a      	cmp	r2, r3
 8009302:	d802      	bhi.n	800930a <HAL_SPI_Transmit+0x18e>
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	3301      	adds	r3, #1
 8009308:	d102      	bne.n	8009310 <HAL_SPI_Transmit+0x194>
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	2b00      	cmp	r3, #0
 800930e:	d104      	bne.n	800931a <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 8009310:	231f      	movs	r3, #31
 8009312:	18fb      	adds	r3, r7, r3
 8009314:	2203      	movs	r2, #3
 8009316:	701a      	strb	r2, [r3, #0]
          goto error;
 8009318:	e079      	b.n	800940e <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800931e:	b29b      	uxth	r3, r3
 8009320:	2b00      	cmp	r3, #0
 8009322:	d1cd      	bne.n	80092c0 <HAL_SPI_Transmit+0x144>
 8009324:	e04f      	b.n	80093c6 <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	685b      	ldr	r3, [r3, #4]
 800932a:	2b00      	cmp	r3, #0
 800932c:	d004      	beq.n	8009338 <HAL_SPI_Transmit+0x1bc>
 800932e:	2316      	movs	r3, #22
 8009330:	18fb      	adds	r3, r7, r3
 8009332:	881b      	ldrh	r3, [r3, #0]
 8009334:	2b01      	cmp	r3, #1
 8009336:	d141      	bne.n	80093bc <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	330c      	adds	r3, #12
 8009342:	7812      	ldrb	r2, [r2, #0]
 8009344:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800934a:	1c5a      	adds	r2, r3, #1
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009354:	b29b      	uxth	r3, r3
 8009356:	3b01      	subs	r3, #1
 8009358:	b29a      	uxth	r2, r3
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800935e:	e02d      	b.n	80093bc <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	689b      	ldr	r3, [r3, #8]
 8009366:	2202      	movs	r2, #2
 8009368:	4013      	ands	r3, r2
 800936a:	2b02      	cmp	r3, #2
 800936c:	d113      	bne.n	8009396 <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	330c      	adds	r3, #12
 8009378:	7812      	ldrb	r2, [r2, #0]
 800937a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009380:	1c5a      	adds	r2, r3, #1
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800938a:	b29b      	uxth	r3, r3
 800938c:	3b01      	subs	r3, #1
 800938e:	b29a      	uxth	r2, r3
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009394:	e012      	b.n	80093bc <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009396:	f7fb ffdf 	bl	8005358 <HAL_GetTick>
 800939a:	0002      	movs	r2, r0
 800939c:	69bb      	ldr	r3, [r7, #24]
 800939e:	1ad3      	subs	r3, r2, r3
 80093a0:	683a      	ldr	r2, [r7, #0]
 80093a2:	429a      	cmp	r2, r3
 80093a4:	d802      	bhi.n	80093ac <HAL_SPI_Transmit+0x230>
 80093a6:	683b      	ldr	r3, [r7, #0]
 80093a8:	3301      	adds	r3, #1
 80093aa:	d102      	bne.n	80093b2 <HAL_SPI_Transmit+0x236>
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d104      	bne.n	80093bc <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 80093b2:	231f      	movs	r3, #31
 80093b4:	18fb      	adds	r3, r7, r3
 80093b6:	2203      	movs	r2, #3
 80093b8:	701a      	strb	r2, [r3, #0]
          goto error;
 80093ba:	e028      	b.n	800940e <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80093c0:	b29b      	uxth	r3, r3
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d1cc      	bne.n	8009360 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80093c6:	69ba      	ldr	r2, [r7, #24]
 80093c8:	6839      	ldr	r1, [r7, #0]
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	0018      	movs	r0, r3
 80093ce:	f001 f9cb 	bl	800a768 <SPI_EndRxTxTransaction>
 80093d2:	1e03      	subs	r3, r0, #0
 80093d4:	d002      	beq.n	80093dc <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	2220      	movs	r2, #32
 80093da:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	689b      	ldr	r3, [r3, #8]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d10a      	bne.n	80093fa <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80093e4:	2300      	movs	r3, #0
 80093e6:	613b      	str	r3, [r7, #16]
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	68db      	ldr	r3, [r3, #12]
 80093ee:	613b      	str	r3, [r7, #16]
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	689b      	ldr	r3, [r3, #8]
 80093f6:	613b      	str	r3, [r7, #16]
 80093f8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d004      	beq.n	800940c <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 8009402:	231f      	movs	r3, #31
 8009404:	18fb      	adds	r3, r7, r3
 8009406:	2201      	movs	r2, #1
 8009408:	701a      	strb	r2, [r3, #0]
 800940a:	e000      	b.n	800940e <HAL_SPI_Transmit+0x292>
  }

error:
 800940c:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	225d      	movs	r2, #93	; 0x5d
 8009412:	2101      	movs	r1, #1
 8009414:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	225c      	movs	r2, #92	; 0x5c
 800941a:	2100      	movs	r1, #0
 800941c:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800941e:	231f      	movs	r3, #31
 8009420:	18fb      	adds	r3, r7, r3
 8009422:	781b      	ldrb	r3, [r3, #0]
}
 8009424:	0018      	movs	r0, r3
 8009426:	46bd      	mov	sp, r7
 8009428:	b008      	add	sp, #32
 800942a:	bd80      	pop	{r7, pc}

0800942c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800942c:	b590      	push	{r4, r7, lr}
 800942e:	b089      	sub	sp, #36	; 0x24
 8009430:	af02      	add	r7, sp, #8
 8009432:	60f8      	str	r0, [r7, #12]
 8009434:	60b9      	str	r1, [r7, #8]
 8009436:	603b      	str	r3, [r7, #0]
 8009438:	1dbb      	adds	r3, r7, #6
 800943a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800943c:	2317      	movs	r3, #23
 800943e:	18fb      	adds	r3, r7, r3
 8009440:	2200      	movs	r2, #0
 8009442:	701a      	strb	r2, [r3, #0]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	685a      	ldr	r2, [r3, #4]
 8009448:	2382      	movs	r3, #130	; 0x82
 800944a:	005b      	lsls	r3, r3, #1
 800944c:	429a      	cmp	r2, r3
 800944e:	d113      	bne.n	8009478 <HAL_SPI_Receive+0x4c>
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	689b      	ldr	r3, [r3, #8]
 8009454:	2b00      	cmp	r3, #0
 8009456:	d10f      	bne.n	8009478 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	225d      	movs	r2, #93	; 0x5d
 800945c:	2104      	movs	r1, #4
 800945e:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009460:	1dbb      	adds	r3, r7, #6
 8009462:	881c      	ldrh	r4, [r3, #0]
 8009464:	68ba      	ldr	r2, [r7, #8]
 8009466:	68b9      	ldr	r1, [r7, #8]
 8009468:	68f8      	ldr	r0, [r7, #12]
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	9300      	str	r3, [sp, #0]
 800946e:	0023      	movs	r3, r4
 8009470:	f000 f928 	bl	80096c4 <HAL_SPI_TransmitReceive>
 8009474:	0003      	movs	r3, r0
 8009476:	e11c      	b.n	80096b2 <HAL_SPI_Receive+0x286>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	225c      	movs	r2, #92	; 0x5c
 800947c:	5c9b      	ldrb	r3, [r3, r2]
 800947e:	2b01      	cmp	r3, #1
 8009480:	d101      	bne.n	8009486 <HAL_SPI_Receive+0x5a>
 8009482:	2302      	movs	r3, #2
 8009484:	e115      	b.n	80096b2 <HAL_SPI_Receive+0x286>
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	225c      	movs	r2, #92	; 0x5c
 800948a:	2101      	movs	r1, #1
 800948c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800948e:	f7fb ff63 	bl	8005358 <HAL_GetTick>
 8009492:	0003      	movs	r3, r0
 8009494:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	225d      	movs	r2, #93	; 0x5d
 800949a:	5c9b      	ldrb	r3, [r3, r2]
 800949c:	b2db      	uxtb	r3, r3
 800949e:	2b01      	cmp	r3, #1
 80094a0:	d004      	beq.n	80094ac <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 80094a2:	2317      	movs	r3, #23
 80094a4:	18fb      	adds	r3, r7, r3
 80094a6:	2202      	movs	r2, #2
 80094a8:	701a      	strb	r2, [r3, #0]
    goto error;
 80094aa:	e0f7      	b.n	800969c <HAL_SPI_Receive+0x270>
  }

  if ((pData == NULL) || (Size == 0U))
 80094ac:	68bb      	ldr	r3, [r7, #8]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d003      	beq.n	80094ba <HAL_SPI_Receive+0x8e>
 80094b2:	1dbb      	adds	r3, r7, #6
 80094b4:	881b      	ldrh	r3, [r3, #0]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d104      	bne.n	80094c4 <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 80094ba:	2317      	movs	r3, #23
 80094bc:	18fb      	adds	r3, r7, r3
 80094be:	2201      	movs	r2, #1
 80094c0:	701a      	strb	r2, [r3, #0]
    goto error;
 80094c2:	e0eb      	b.n	800969c <HAL_SPI_Receive+0x270>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	225d      	movs	r2, #93	; 0x5d
 80094c8:	2104      	movs	r1, #4
 80094ca:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	2200      	movs	r2, #0
 80094d0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	68ba      	ldr	r2, [r7, #8]
 80094d6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	1dba      	adds	r2, r7, #6
 80094dc:	2144      	movs	r1, #68	; 0x44
 80094de:	8812      	ldrh	r2, [r2, #0]
 80094e0:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	1dba      	adds	r2, r7, #6
 80094e6:	2146      	movs	r1, #70	; 0x46
 80094e8:	8812      	ldrh	r2, [r2, #0]
 80094ea:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	2200      	movs	r2, #0
 80094f0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	2200      	movs	r2, #0
 80094f6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	2200      	movs	r2, #0
 80094fc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	2200      	movs	r2, #0
 8009502:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	2200      	movs	r2, #0
 8009508:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	68da      	ldr	r2, [r3, #12]
 800950e:	23e0      	movs	r3, #224	; 0xe0
 8009510:	00db      	lsls	r3, r3, #3
 8009512:	429a      	cmp	r2, r3
 8009514:	d908      	bls.n	8009528 <HAL_SPI_Receive+0xfc>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	685a      	ldr	r2, [r3, #4]
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	4966      	ldr	r1, [pc, #408]	; (80096bc <HAL_SPI_Receive+0x290>)
 8009522:	400a      	ands	r2, r1
 8009524:	605a      	str	r2, [r3, #4]
 8009526:	e008      	b.n	800953a <HAL_SPI_Receive+0x10e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	685a      	ldr	r2, [r3, #4]
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	2180      	movs	r1, #128	; 0x80
 8009534:	0149      	lsls	r1, r1, #5
 8009536:	430a      	orrs	r2, r1
 8009538:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	689a      	ldr	r2, [r3, #8]
 800953e:	2380      	movs	r3, #128	; 0x80
 8009540:	021b      	lsls	r3, r3, #8
 8009542:	429a      	cmp	r2, r3
 8009544:	d10f      	bne.n	8009566 <HAL_SPI_Receive+0x13a>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	681a      	ldr	r2, [r3, #0]
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	2140      	movs	r1, #64	; 0x40
 8009552:	438a      	bics	r2, r1
 8009554:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	681a      	ldr	r2, [r3, #0]
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	4957      	ldr	r1, [pc, #348]	; (80096c0 <HAL_SPI_Receive+0x294>)
 8009562:	400a      	ands	r2, r1
 8009564:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	2240      	movs	r2, #64	; 0x40
 800956e:	4013      	ands	r3, r2
 8009570:	2b40      	cmp	r3, #64	; 0x40
 8009572:	d007      	beq.n	8009584 <HAL_SPI_Receive+0x158>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	681a      	ldr	r2, [r3, #0]
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	2140      	movs	r1, #64	; 0x40
 8009580:	430a      	orrs	r2, r1
 8009582:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	68da      	ldr	r2, [r3, #12]
 8009588:	23e0      	movs	r3, #224	; 0xe0
 800958a:	00db      	lsls	r3, r3, #3
 800958c:	429a      	cmp	r2, r3
 800958e:	d900      	bls.n	8009592 <HAL_SPI_Receive+0x166>
 8009590:	e069      	b.n	8009666 <HAL_SPI_Receive+0x23a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8009592:	e031      	b.n	80095f8 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	689b      	ldr	r3, [r3, #8]
 800959a:	2201      	movs	r2, #1
 800959c:	4013      	ands	r3, r2
 800959e:	2b01      	cmp	r3, #1
 80095a0:	d117      	bne.n	80095d2 <HAL_SPI_Receive+0x1a6>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	330c      	adds	r3, #12
 80095a8:	001a      	movs	r2, r3
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095ae:	7812      	ldrb	r2, [r2, #0]
 80095b0:	b2d2      	uxtb	r2, r2
 80095b2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095b8:	1c5a      	adds	r2, r3, #1
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	2246      	movs	r2, #70	; 0x46
 80095c2:	5a9b      	ldrh	r3, [r3, r2]
 80095c4:	b29b      	uxth	r3, r3
 80095c6:	3b01      	subs	r3, #1
 80095c8:	b299      	uxth	r1, r3
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	2246      	movs	r2, #70	; 0x46
 80095ce:	5299      	strh	r1, [r3, r2]
 80095d0:	e012      	b.n	80095f8 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80095d2:	f7fb fec1 	bl	8005358 <HAL_GetTick>
 80095d6:	0002      	movs	r2, r0
 80095d8:	693b      	ldr	r3, [r7, #16]
 80095da:	1ad3      	subs	r3, r2, r3
 80095dc:	683a      	ldr	r2, [r7, #0]
 80095de:	429a      	cmp	r2, r3
 80095e0:	d802      	bhi.n	80095e8 <HAL_SPI_Receive+0x1bc>
 80095e2:	683b      	ldr	r3, [r7, #0]
 80095e4:	3301      	adds	r3, #1
 80095e6:	d102      	bne.n	80095ee <HAL_SPI_Receive+0x1c2>
 80095e8:	683b      	ldr	r3, [r7, #0]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d104      	bne.n	80095f8 <HAL_SPI_Receive+0x1cc>
        {
          errorcode = HAL_TIMEOUT;
 80095ee:	2317      	movs	r3, #23
 80095f0:	18fb      	adds	r3, r7, r3
 80095f2:	2203      	movs	r2, #3
 80095f4:	701a      	strb	r2, [r3, #0]
          goto error;
 80095f6:	e051      	b.n	800969c <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	2246      	movs	r2, #70	; 0x46
 80095fc:	5a9b      	ldrh	r3, [r3, r2]
 80095fe:	b29b      	uxth	r3, r3
 8009600:	2b00      	cmp	r3, #0
 8009602:	d1c7      	bne.n	8009594 <HAL_SPI_Receive+0x168>
 8009604:	e035      	b.n	8009672 <HAL_SPI_Receive+0x246>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	689b      	ldr	r3, [r3, #8]
 800960c:	2201      	movs	r2, #1
 800960e:	4013      	ands	r3, r2
 8009610:	2b01      	cmp	r3, #1
 8009612:	d115      	bne.n	8009640 <HAL_SPI_Receive+0x214>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	68da      	ldr	r2, [r3, #12]
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800961e:	b292      	uxth	r2, r2
 8009620:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009626:	1c9a      	adds	r2, r3, #2
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	2246      	movs	r2, #70	; 0x46
 8009630:	5a9b      	ldrh	r3, [r3, r2]
 8009632:	b29b      	uxth	r3, r3
 8009634:	3b01      	subs	r3, #1
 8009636:	b299      	uxth	r1, r3
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	2246      	movs	r2, #70	; 0x46
 800963c:	5299      	strh	r1, [r3, r2]
 800963e:	e012      	b.n	8009666 <HAL_SPI_Receive+0x23a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009640:	f7fb fe8a 	bl	8005358 <HAL_GetTick>
 8009644:	0002      	movs	r2, r0
 8009646:	693b      	ldr	r3, [r7, #16]
 8009648:	1ad3      	subs	r3, r2, r3
 800964a:	683a      	ldr	r2, [r7, #0]
 800964c:	429a      	cmp	r2, r3
 800964e:	d802      	bhi.n	8009656 <HAL_SPI_Receive+0x22a>
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	3301      	adds	r3, #1
 8009654:	d102      	bne.n	800965c <HAL_SPI_Receive+0x230>
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d104      	bne.n	8009666 <HAL_SPI_Receive+0x23a>
        {
          errorcode = HAL_TIMEOUT;
 800965c:	2317      	movs	r3, #23
 800965e:	18fb      	adds	r3, r7, r3
 8009660:	2203      	movs	r2, #3
 8009662:	701a      	strb	r2, [r3, #0]
          goto error;
 8009664:	e01a      	b.n	800969c <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	2246      	movs	r2, #70	; 0x46
 800966a:	5a9b      	ldrh	r3, [r3, r2]
 800966c:	b29b      	uxth	r3, r3
 800966e:	2b00      	cmp	r3, #0
 8009670:	d1c9      	bne.n	8009606 <HAL_SPI_Receive+0x1da>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009672:	693a      	ldr	r2, [r7, #16]
 8009674:	6839      	ldr	r1, [r7, #0]
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	0018      	movs	r0, r3
 800967a:	f001 f817 	bl	800a6ac <SPI_EndRxTransaction>
 800967e:	1e03      	subs	r3, r0, #0
 8009680:	d002      	beq.n	8009688 <HAL_SPI_Receive+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	2220      	movs	r2, #32
 8009686:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800968c:	2b00      	cmp	r3, #0
 800968e:	d004      	beq.n	800969a <HAL_SPI_Receive+0x26e>
  {
    errorcode = HAL_ERROR;
 8009690:	2317      	movs	r3, #23
 8009692:	18fb      	adds	r3, r7, r3
 8009694:	2201      	movs	r2, #1
 8009696:	701a      	strb	r2, [r3, #0]
 8009698:	e000      	b.n	800969c <HAL_SPI_Receive+0x270>
  }

error :
 800969a:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	225d      	movs	r2, #93	; 0x5d
 80096a0:	2101      	movs	r1, #1
 80096a2:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	225c      	movs	r2, #92	; 0x5c
 80096a8:	2100      	movs	r1, #0
 80096aa:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80096ac:	2317      	movs	r3, #23
 80096ae:	18fb      	adds	r3, r7, r3
 80096b0:	781b      	ldrb	r3, [r3, #0]
}
 80096b2:	0018      	movs	r0, r3
 80096b4:	46bd      	mov	sp, r7
 80096b6:	b007      	add	sp, #28
 80096b8:	bd90      	pop	{r4, r7, pc}
 80096ba:	46c0      	nop			; (mov r8, r8)
 80096bc:	ffffefff 	.word	0xffffefff
 80096c0:	ffffbfff 	.word	0xffffbfff

080096c4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b08a      	sub	sp, #40	; 0x28
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	60f8      	str	r0, [r7, #12]
 80096cc:	60b9      	str	r1, [r7, #8]
 80096ce:	607a      	str	r2, [r7, #4]
 80096d0:	001a      	movs	r2, r3
 80096d2:	1cbb      	adds	r3, r7, #2
 80096d4:	801a      	strh	r2, [r3, #0]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80096d6:	2301      	movs	r3, #1
 80096d8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80096da:	2323      	movs	r3, #35	; 0x23
 80096dc:	18fb      	adds	r3, r7, r3
 80096de:	2200      	movs	r2, #0
 80096e0:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	225c      	movs	r2, #92	; 0x5c
 80096e6:	5c9b      	ldrb	r3, [r3, r2]
 80096e8:	2b01      	cmp	r3, #1
 80096ea:	d101      	bne.n	80096f0 <HAL_SPI_TransmitReceive+0x2c>
 80096ec:	2302      	movs	r3, #2
 80096ee:	e1b5      	b.n	8009a5c <HAL_SPI_TransmitReceive+0x398>
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	225c      	movs	r2, #92	; 0x5c
 80096f4:	2101      	movs	r1, #1
 80096f6:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80096f8:	f7fb fe2e 	bl	8005358 <HAL_GetTick>
 80096fc:	0003      	movs	r3, r0
 80096fe:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009700:	201b      	movs	r0, #27
 8009702:	183b      	adds	r3, r7, r0
 8009704:	68fa      	ldr	r2, [r7, #12]
 8009706:	215d      	movs	r1, #93	; 0x5d
 8009708:	5c52      	ldrb	r2, [r2, r1]
 800970a:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	685b      	ldr	r3, [r3, #4]
 8009710:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8009712:	2312      	movs	r3, #18
 8009714:	18fb      	adds	r3, r7, r3
 8009716:	1cba      	adds	r2, r7, #2
 8009718:	8812      	ldrh	r2, [r2, #0]
 800971a:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800971c:	183b      	adds	r3, r7, r0
 800971e:	781b      	ldrb	r3, [r3, #0]
 8009720:	2b01      	cmp	r3, #1
 8009722:	d011      	beq.n	8009748 <HAL_SPI_TransmitReceive+0x84>
 8009724:	697a      	ldr	r2, [r7, #20]
 8009726:	2382      	movs	r3, #130	; 0x82
 8009728:	005b      	lsls	r3, r3, #1
 800972a:	429a      	cmp	r2, r3
 800972c:	d107      	bne.n	800973e <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	689b      	ldr	r3, [r3, #8]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d103      	bne.n	800973e <HAL_SPI_TransmitReceive+0x7a>
 8009736:	183b      	adds	r3, r7, r0
 8009738:	781b      	ldrb	r3, [r3, #0]
 800973a:	2b04      	cmp	r3, #4
 800973c:	d004      	beq.n	8009748 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 800973e:	2323      	movs	r3, #35	; 0x23
 8009740:	18fb      	adds	r3, r7, r3
 8009742:	2202      	movs	r2, #2
 8009744:	701a      	strb	r2, [r3, #0]
    goto error;
 8009746:	e17e      	b.n	8009a46 <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009748:	68bb      	ldr	r3, [r7, #8]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d006      	beq.n	800975c <HAL_SPI_TransmitReceive+0x98>
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	2b00      	cmp	r3, #0
 8009752:	d003      	beq.n	800975c <HAL_SPI_TransmitReceive+0x98>
 8009754:	1cbb      	adds	r3, r7, #2
 8009756:	881b      	ldrh	r3, [r3, #0]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d104      	bne.n	8009766 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 800975c:	2323      	movs	r3, #35	; 0x23
 800975e:	18fb      	adds	r3, r7, r3
 8009760:	2201      	movs	r2, #1
 8009762:	701a      	strb	r2, [r3, #0]
    goto error;
 8009764:	e16f      	b.n	8009a46 <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	225d      	movs	r2, #93	; 0x5d
 800976a:	5c9b      	ldrb	r3, [r3, r2]
 800976c:	b2db      	uxtb	r3, r3
 800976e:	2b04      	cmp	r3, #4
 8009770:	d003      	beq.n	800977a <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	225d      	movs	r2, #93	; 0x5d
 8009776:	2105      	movs	r1, #5
 8009778:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	2200      	movs	r2, #0
 800977e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	687a      	ldr	r2, [r7, #4]
 8009784:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	1cba      	adds	r2, r7, #2
 800978a:	2146      	movs	r1, #70	; 0x46
 800978c:	8812      	ldrh	r2, [r2, #0]
 800978e:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	1cba      	adds	r2, r7, #2
 8009794:	2144      	movs	r1, #68	; 0x44
 8009796:	8812      	ldrh	r2, [r2, #0]
 8009798:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	68ba      	ldr	r2, [r7, #8]
 800979e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	1cba      	adds	r2, r7, #2
 80097a4:	8812      	ldrh	r2, [r2, #0]
 80097a6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	1cba      	adds	r2, r7, #2
 80097ac:	8812      	ldrh	r2, [r2, #0]
 80097ae:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	2200      	movs	r2, #0
 80097b4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	2200      	movs	r2, #0
 80097ba:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	68da      	ldr	r2, [r3, #12]
 80097c0:	23e0      	movs	r3, #224	; 0xe0
 80097c2:	00db      	lsls	r3, r3, #3
 80097c4:	429a      	cmp	r2, r3
 80097c6:	d908      	bls.n	80097da <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	685a      	ldr	r2, [r3, #4]
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	49a4      	ldr	r1, [pc, #656]	; (8009a64 <HAL_SPI_TransmitReceive+0x3a0>)
 80097d4:	400a      	ands	r2, r1
 80097d6:	605a      	str	r2, [r3, #4]
 80097d8:	e008      	b.n	80097ec <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	685a      	ldr	r2, [r3, #4]
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	2180      	movs	r1, #128	; 0x80
 80097e6:	0149      	lsls	r1, r1, #5
 80097e8:	430a      	orrs	r2, r1
 80097ea:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	2240      	movs	r2, #64	; 0x40
 80097f4:	4013      	ands	r3, r2
 80097f6:	2b40      	cmp	r3, #64	; 0x40
 80097f8:	d007      	beq.n	800980a <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	681a      	ldr	r2, [r3, #0]
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	2140      	movs	r1, #64	; 0x40
 8009806:	430a      	orrs	r2, r1
 8009808:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	68da      	ldr	r2, [r3, #12]
 800980e:	23e0      	movs	r3, #224	; 0xe0
 8009810:	00db      	lsls	r3, r3, #3
 8009812:	429a      	cmp	r2, r3
 8009814:	d800      	bhi.n	8009818 <HAL_SPI_TransmitReceive+0x154>
 8009816:	e07f      	b.n	8009918 <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	685b      	ldr	r3, [r3, #4]
 800981c:	2b00      	cmp	r3, #0
 800981e:	d005      	beq.n	800982c <HAL_SPI_TransmitReceive+0x168>
 8009820:	2312      	movs	r3, #18
 8009822:	18fb      	adds	r3, r7, r3
 8009824:	881b      	ldrh	r3, [r3, #0]
 8009826:	2b01      	cmp	r3, #1
 8009828:	d000      	beq.n	800982c <HAL_SPI_TransmitReceive+0x168>
 800982a:	e069      	b.n	8009900 <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009830:	881a      	ldrh	r2, [r3, #0]
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800983c:	1c9a      	adds	r2, r3, #2
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009846:	b29b      	uxth	r3, r3
 8009848:	3b01      	subs	r3, #1
 800984a:	b29a      	uxth	r2, r3
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009850:	e056      	b.n	8009900 <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	689b      	ldr	r3, [r3, #8]
 8009858:	2202      	movs	r2, #2
 800985a:	4013      	ands	r3, r2
 800985c:	2b02      	cmp	r3, #2
 800985e:	d11b      	bne.n	8009898 <HAL_SPI_TransmitReceive+0x1d4>
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009864:	b29b      	uxth	r3, r3
 8009866:	2b00      	cmp	r3, #0
 8009868:	d016      	beq.n	8009898 <HAL_SPI_TransmitReceive+0x1d4>
 800986a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800986c:	2b01      	cmp	r3, #1
 800986e:	d113      	bne.n	8009898 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009874:	881a      	ldrh	r2, [r3, #0]
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009880:	1c9a      	adds	r2, r3, #2
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800988a:	b29b      	uxth	r3, r3
 800988c:	3b01      	subs	r3, #1
 800988e:	b29a      	uxth	r2, r3
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009894:	2300      	movs	r3, #0
 8009896:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	689b      	ldr	r3, [r3, #8]
 800989e:	2201      	movs	r2, #1
 80098a0:	4013      	ands	r3, r2
 80098a2:	2b01      	cmp	r3, #1
 80098a4:	d11c      	bne.n	80098e0 <HAL_SPI_TransmitReceive+0x21c>
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	2246      	movs	r2, #70	; 0x46
 80098aa:	5a9b      	ldrh	r3, [r3, r2]
 80098ac:	b29b      	uxth	r3, r3
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d016      	beq.n	80098e0 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	68da      	ldr	r2, [r3, #12]
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098bc:	b292      	uxth	r2, r2
 80098be:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098c4:	1c9a      	adds	r2, r3, #2
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	2246      	movs	r2, #70	; 0x46
 80098ce:	5a9b      	ldrh	r3, [r3, r2]
 80098d0:	b29b      	uxth	r3, r3
 80098d2:	3b01      	subs	r3, #1
 80098d4:	b299      	uxth	r1, r3
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	2246      	movs	r2, #70	; 0x46
 80098da:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80098dc:	2301      	movs	r3, #1
 80098de:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80098e0:	f7fb fd3a 	bl	8005358 <HAL_GetTick>
 80098e4:	0002      	movs	r2, r0
 80098e6:	69fb      	ldr	r3, [r7, #28]
 80098e8:	1ad3      	subs	r3, r2, r3
 80098ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80098ec:	429a      	cmp	r2, r3
 80098ee:	d807      	bhi.n	8009900 <HAL_SPI_TransmitReceive+0x23c>
 80098f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098f2:	3301      	adds	r3, #1
 80098f4:	d004      	beq.n	8009900 <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 80098f6:	2323      	movs	r3, #35	; 0x23
 80098f8:	18fb      	adds	r3, r7, r3
 80098fa:	2203      	movs	r2, #3
 80098fc:	701a      	strb	r2, [r3, #0]
        goto error;
 80098fe:	e0a2      	b.n	8009a46 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009904:	b29b      	uxth	r3, r3
 8009906:	2b00      	cmp	r3, #0
 8009908:	d1a3      	bne.n	8009852 <HAL_SPI_TransmitReceive+0x18e>
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	2246      	movs	r2, #70	; 0x46
 800990e:	5a9b      	ldrh	r3, [r3, r2]
 8009910:	b29b      	uxth	r3, r3
 8009912:	2b00      	cmp	r3, #0
 8009914:	d19d      	bne.n	8009852 <HAL_SPI_TransmitReceive+0x18e>
 8009916:	e085      	b.n	8009a24 <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	685b      	ldr	r3, [r3, #4]
 800991c:	2b00      	cmp	r3, #0
 800991e:	d005      	beq.n	800992c <HAL_SPI_TransmitReceive+0x268>
 8009920:	2312      	movs	r3, #18
 8009922:	18fb      	adds	r3, r7, r3
 8009924:	881b      	ldrh	r3, [r3, #0]
 8009926:	2b01      	cmp	r3, #1
 8009928:	d000      	beq.n	800992c <HAL_SPI_TransmitReceive+0x268>
 800992a:	e070      	b.n	8009a0e <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	330c      	adds	r3, #12
 8009936:	7812      	ldrb	r2, [r2, #0]
 8009938:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800993e:	1c5a      	adds	r2, r3, #1
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009948:	b29b      	uxth	r3, r3
 800994a:	3b01      	subs	r3, #1
 800994c:	b29a      	uxth	r2, r3
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009952:	e05c      	b.n	8009a0e <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	689b      	ldr	r3, [r3, #8]
 800995a:	2202      	movs	r2, #2
 800995c:	4013      	ands	r3, r2
 800995e:	2b02      	cmp	r3, #2
 8009960:	d11c      	bne.n	800999c <HAL_SPI_TransmitReceive+0x2d8>
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009966:	b29b      	uxth	r3, r3
 8009968:	2b00      	cmp	r3, #0
 800996a:	d017      	beq.n	800999c <HAL_SPI_TransmitReceive+0x2d8>
 800996c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800996e:	2b01      	cmp	r3, #1
 8009970:	d114      	bne.n	800999c <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	330c      	adds	r3, #12
 800997c:	7812      	ldrb	r2, [r2, #0]
 800997e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009984:	1c5a      	adds	r2, r3, #1
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800998e:	b29b      	uxth	r3, r3
 8009990:	3b01      	subs	r3, #1
 8009992:	b29a      	uxth	r2, r3
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009998:	2300      	movs	r3, #0
 800999a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	689b      	ldr	r3, [r3, #8]
 80099a2:	2201      	movs	r2, #1
 80099a4:	4013      	ands	r3, r2
 80099a6:	2b01      	cmp	r3, #1
 80099a8:	d11e      	bne.n	80099e8 <HAL_SPI_TransmitReceive+0x324>
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	2246      	movs	r2, #70	; 0x46
 80099ae:	5a9b      	ldrh	r3, [r3, r2]
 80099b0:	b29b      	uxth	r3, r3
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d018      	beq.n	80099e8 <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	330c      	adds	r3, #12
 80099bc:	001a      	movs	r2, r3
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099c2:	7812      	ldrb	r2, [r2, #0]
 80099c4:	b2d2      	uxtb	r2, r2
 80099c6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099cc:	1c5a      	adds	r2, r3, #1
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	2246      	movs	r2, #70	; 0x46
 80099d6:	5a9b      	ldrh	r3, [r3, r2]
 80099d8:	b29b      	uxth	r3, r3
 80099da:	3b01      	subs	r3, #1
 80099dc:	b299      	uxth	r1, r3
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	2246      	movs	r2, #70	; 0x46
 80099e2:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80099e4:	2301      	movs	r3, #1
 80099e6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80099e8:	f7fb fcb6 	bl	8005358 <HAL_GetTick>
 80099ec:	0002      	movs	r2, r0
 80099ee:	69fb      	ldr	r3, [r7, #28]
 80099f0:	1ad3      	subs	r3, r2, r3
 80099f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80099f4:	429a      	cmp	r2, r3
 80099f6:	d802      	bhi.n	80099fe <HAL_SPI_TransmitReceive+0x33a>
 80099f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099fa:	3301      	adds	r3, #1
 80099fc:	d102      	bne.n	8009a04 <HAL_SPI_TransmitReceive+0x340>
 80099fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d104      	bne.n	8009a0e <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 8009a04:	2323      	movs	r3, #35	; 0x23
 8009a06:	18fb      	adds	r3, r7, r3
 8009a08:	2203      	movs	r2, #3
 8009a0a:	701a      	strb	r2, [r3, #0]
        goto error;
 8009a0c:	e01b      	b.n	8009a46 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009a12:	b29b      	uxth	r3, r3
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d19d      	bne.n	8009954 <HAL_SPI_TransmitReceive+0x290>
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	2246      	movs	r2, #70	; 0x46
 8009a1c:	5a9b      	ldrh	r3, [r3, r2]
 8009a1e:	b29b      	uxth	r3, r3
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d197      	bne.n	8009954 <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009a24:	69fa      	ldr	r2, [r7, #28]
 8009a26:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	0018      	movs	r0, r3
 8009a2c:	f000 fe9c 	bl	800a768 <SPI_EndRxTxTransaction>
 8009a30:	1e03      	subs	r3, r0, #0
 8009a32:	d007      	beq.n	8009a44 <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 8009a34:	2323      	movs	r3, #35	; 0x23
 8009a36:	18fb      	adds	r3, r7, r3
 8009a38:	2201      	movs	r2, #1
 8009a3a:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	2220      	movs	r2, #32
 8009a40:	661a      	str	r2, [r3, #96]	; 0x60
 8009a42:	e000      	b.n	8009a46 <HAL_SPI_TransmitReceive+0x382>
  }

error :
 8009a44:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	225d      	movs	r2, #93	; 0x5d
 8009a4a:	2101      	movs	r1, #1
 8009a4c:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	225c      	movs	r2, #92	; 0x5c
 8009a52:	2100      	movs	r1, #0
 8009a54:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8009a56:	2323      	movs	r3, #35	; 0x23
 8009a58:	18fb      	adds	r3, r7, r3
 8009a5a:	781b      	ldrb	r3, [r3, #0]
}
 8009a5c:	0018      	movs	r0, r3
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	b00a      	add	sp, #40	; 0x28
 8009a62:	bd80      	pop	{r7, pc}
 8009a64:	ffffefff 	.word	0xffffefff

08009a68 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8009a68:	b590      	push	{r4, r7, lr}
 8009a6a:	b087      	sub	sp, #28
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	60f8      	str	r0, [r7, #12]
 8009a70:	60b9      	str	r1, [r7, #8]
 8009a72:	1dbb      	adds	r3, r7, #6
 8009a74:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009a76:	2317      	movs	r3, #23
 8009a78:	18fb      	adds	r3, r7, r3
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	701a      	strb	r2, [r3, #0]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	689b      	ldr	r3, [r3, #8]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d112      	bne.n	8009aac <HAL_SPI_Receive_DMA+0x44>
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	685a      	ldr	r2, [r3, #4]
 8009a8a:	2382      	movs	r3, #130	; 0x82
 8009a8c:	005b      	lsls	r3, r3, #1
 8009a8e:	429a      	cmp	r2, r3
 8009a90:	d10c      	bne.n	8009aac <HAL_SPI_Receive_DMA+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	225d      	movs	r2, #93	; 0x5d
 8009a96:	2104      	movs	r1, #4
 8009a98:	5499      	strb	r1, [r3, r2]

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8009a9a:	1dbb      	adds	r3, r7, #6
 8009a9c:	881b      	ldrh	r3, [r3, #0]
 8009a9e:	68ba      	ldr	r2, [r7, #8]
 8009aa0:	68b9      	ldr	r1, [r7, #8]
 8009aa2:	68f8      	ldr	r0, [r7, #12]
 8009aa4:	f000 f91e 	bl	8009ce4 <HAL_SPI_TransmitReceive_DMA>
 8009aa8:	0003      	movs	r3, r0
 8009aaa:	e10b      	b.n	8009cc4 <HAL_SPI_Receive_DMA+0x25c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	225c      	movs	r2, #92	; 0x5c
 8009ab0:	5c9b      	ldrb	r3, [r3, r2]
 8009ab2:	2b01      	cmp	r3, #1
 8009ab4:	d101      	bne.n	8009aba <HAL_SPI_Receive_DMA+0x52>
 8009ab6:	2302      	movs	r3, #2
 8009ab8:	e104      	b.n	8009cc4 <HAL_SPI_Receive_DMA+0x25c>
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	225c      	movs	r2, #92	; 0x5c
 8009abe:	2101      	movs	r1, #1
 8009ac0:	5499      	strb	r1, [r3, r2]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	225d      	movs	r2, #93	; 0x5d
 8009ac6:	5c9b      	ldrb	r3, [r3, r2]
 8009ac8:	b2db      	uxtb	r3, r3
 8009aca:	2b01      	cmp	r3, #1
 8009acc:	d004      	beq.n	8009ad8 <HAL_SPI_Receive_DMA+0x70>
  {
    errorcode = HAL_BUSY;
 8009ace:	2317      	movs	r3, #23
 8009ad0:	18fb      	adds	r3, r7, r3
 8009ad2:	2202      	movs	r2, #2
 8009ad4:	701a      	strb	r2, [r3, #0]
    goto error;
 8009ad6:	e0ee      	b.n	8009cb6 <HAL_SPI_Receive_DMA+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8009ad8:	68bb      	ldr	r3, [r7, #8]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d003      	beq.n	8009ae6 <HAL_SPI_Receive_DMA+0x7e>
 8009ade:	1dbb      	adds	r3, r7, #6
 8009ae0:	881b      	ldrh	r3, [r3, #0]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d104      	bne.n	8009af0 <HAL_SPI_Receive_DMA+0x88>
  {
    errorcode = HAL_ERROR;
 8009ae6:	2317      	movs	r3, #23
 8009ae8:	18fb      	adds	r3, r7, r3
 8009aea:	2201      	movs	r2, #1
 8009aec:	701a      	strb	r2, [r3, #0]
    goto error;
 8009aee:	e0e2      	b.n	8009cb6 <HAL_SPI_Receive_DMA+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	225d      	movs	r2, #93	; 0x5d
 8009af4:	2104      	movs	r1, #4
 8009af6:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	2200      	movs	r2, #0
 8009afc:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	68ba      	ldr	r2, [r7, #8]
 8009b02:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	1dba      	adds	r2, r7, #6
 8009b08:	2144      	movs	r1, #68	; 0x44
 8009b0a:	8812      	ldrh	r2, [r2, #0]
 8009b0c:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	1dba      	adds	r2, r7, #6
 8009b12:	2146      	movs	r1, #70	; 0x46
 8009b14:	8812      	ldrh	r2, [r2, #0]
 8009b16:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	2200      	movs	r2, #0
 8009b22:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->TxXferSize  = 0U;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	2200      	movs	r2, #0
 8009b28:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	689a      	ldr	r2, [r3, #8]
 8009b34:	2380      	movs	r3, #128	; 0x80
 8009b36:	021b      	lsls	r3, r3, #8
 8009b38:	429a      	cmp	r2, r3
 8009b3a:	d10f      	bne.n	8009b5c <HAL_SPI_Receive_DMA+0xf4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	681a      	ldr	r2, [r3, #0]
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	2140      	movs	r1, #64	; 0x40
 8009b48:	438a      	bics	r2, r1
 8009b4a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	681a      	ldr	r2, [r3, #0]
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	495d      	ldr	r1, [pc, #372]	; (8009ccc <HAL_SPI_Receive_DMA+0x264>)
 8009b58:	400a      	ands	r2, r1
 8009b5a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	685a      	ldr	r2, [r3, #4]
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	495a      	ldr	r1, [pc, #360]	; (8009cd0 <HAL_SPI_Receive_DMA+0x268>)
 8009b68:	400a      	ands	r2, r1
 8009b6a:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	68da      	ldr	r2, [r3, #12]
 8009b70:	23e0      	movs	r3, #224	; 0xe0
 8009b72:	00db      	lsls	r3, r3, #3
 8009b74:	429a      	cmp	r2, r3
 8009b76:	d908      	bls.n	8009b8a <HAL_SPI_Receive_DMA+0x122>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	685a      	ldr	r2, [r3, #4]
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	4954      	ldr	r1, [pc, #336]	; (8009cd4 <HAL_SPI_Receive_DMA+0x26c>)
 8009b84:	400a      	ands	r2, r1
 8009b86:	605a      	str	r2, [r3, #4]
 8009b88:	e045      	b.n	8009c16 <HAL_SPI_Receive_DMA+0x1ae>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	685a      	ldr	r2, [r3, #4]
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	2180      	movs	r1, #128	; 0x80
 8009b96:	0149      	lsls	r1, r1, #5
 8009b98:	430a      	orrs	r2, r1
 8009b9a:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ba0:	699a      	ldr	r2, [r3, #24]
 8009ba2:	2380      	movs	r3, #128	; 0x80
 8009ba4:	00db      	lsls	r3, r3, #3
 8009ba6:	429a      	cmp	r2, r3
 8009ba8:	d135      	bne.n	8009c16 <HAL_SPI_Receive_DMA+0x1ae>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	685a      	ldr	r2, [r3, #4]
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	4947      	ldr	r1, [pc, #284]	; (8009cd4 <HAL_SPI_Receive_DMA+0x26c>)
 8009bb6:	400a      	ands	r2, r1
 8009bb8:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	2246      	movs	r2, #70	; 0x46
 8009bbe:	5a9b      	ldrh	r3, [r3, r2]
 8009bc0:	b29b      	uxth	r3, r3
 8009bc2:	001a      	movs	r2, r3
 8009bc4:	2301      	movs	r3, #1
 8009bc6:	4013      	ands	r3, r2
 8009bc8:	d111      	bne.n	8009bee <HAL_SPI_Receive_DMA+0x186>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	685a      	ldr	r2, [r3, #4]
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	493e      	ldr	r1, [pc, #248]	; (8009cd0 <HAL_SPI_Receive_DMA+0x268>)
 8009bd6:	400a      	ands	r2, r1
 8009bd8:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	2246      	movs	r2, #70	; 0x46
 8009bde:	5a9b      	ldrh	r3, [r3, r2]
 8009be0:	b29b      	uxth	r3, r3
 8009be2:	085b      	lsrs	r3, r3, #1
 8009be4:	b299      	uxth	r1, r3
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	2246      	movs	r2, #70	; 0x46
 8009bea:	5299      	strh	r1, [r3, r2]
 8009bec:	e013      	b.n	8009c16 <HAL_SPI_Receive_DMA+0x1ae>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	685a      	ldr	r2, [r3, #4]
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	2180      	movs	r1, #128	; 0x80
 8009bfa:	0189      	lsls	r1, r1, #6
 8009bfc:	430a      	orrs	r2, r1
 8009bfe:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	2246      	movs	r2, #70	; 0x46
 8009c04:	5a9b      	ldrh	r3, [r3, r2]
 8009c06:	b29b      	uxth	r3, r3
 8009c08:	085b      	lsrs	r3, r3, #1
 8009c0a:	b29b      	uxth	r3, r3
 8009c0c:	3301      	adds	r3, #1
 8009c0e:	b299      	uxth	r1, r3
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	2246      	movs	r2, #70	; 0x46
 8009c14:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c1a:	4a2f      	ldr	r2, [pc, #188]	; (8009cd8 <HAL_SPI_Receive_DMA+0x270>)
 8009c1c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c22:	4a2e      	ldr	r2, [pc, #184]	; (8009cdc <HAL_SPI_Receive_DMA+0x274>)
 8009c24:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c2a:	4a2d      	ldr	r2, [pc, #180]	; (8009ce0 <HAL_SPI_Receive_DMA+0x278>)
 8009c2c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c32:	2200      	movs	r2, #0
 8009c34:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	330c      	adds	r3, #12
 8009c40:	0019      	movs	r1, r3
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c46:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	2246      	movs	r2, #70	; 0x46
 8009c4c:	5a9b      	ldrh	r3, [r3, r2]
 8009c4e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8009c50:	0022      	movs	r2, r4
 8009c52:	f7fb ff8d 	bl	8005b70 <HAL_DMA_Start_IT>
 8009c56:	1e03      	subs	r3, r0, #0
 8009c58:	d00e      	beq.n	8009c78 <HAL_SPI_Receive_DMA+0x210>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009c5e:	2210      	movs	r2, #16
 8009c60:	431a      	orrs	r2, r3
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8009c66:	2317      	movs	r3, #23
 8009c68:	18fb      	adds	r3, r7, r3
 8009c6a:	2201      	movs	r2, #1
 8009c6c:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	225d      	movs	r2, #93	; 0x5d
 8009c72:	2101      	movs	r1, #1
 8009c74:	5499      	strb	r1, [r3, r2]
    goto error;
 8009c76:	e01e      	b.n	8009cb6 <HAL_SPI_Receive_DMA+0x24e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	2240      	movs	r2, #64	; 0x40
 8009c80:	4013      	ands	r3, r2
 8009c82:	2b40      	cmp	r3, #64	; 0x40
 8009c84:	d007      	beq.n	8009c96 <HAL_SPI_Receive_DMA+0x22e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	681a      	ldr	r2, [r3, #0]
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	2140      	movs	r1, #64	; 0x40
 8009c92:	430a      	orrs	r2, r1
 8009c94:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	685a      	ldr	r2, [r3, #4]
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	2120      	movs	r1, #32
 8009ca2:	430a      	orrs	r2, r1
 8009ca4:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	685a      	ldr	r2, [r3, #4]
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	2101      	movs	r1, #1
 8009cb2:	430a      	orrs	r2, r1
 8009cb4:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	225c      	movs	r2, #92	; 0x5c
 8009cba:	2100      	movs	r1, #0
 8009cbc:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8009cbe:	2317      	movs	r3, #23
 8009cc0:	18fb      	adds	r3, r7, r3
 8009cc2:	781b      	ldrb	r3, [r3, #0]
}
 8009cc4:	0018      	movs	r0, r3
 8009cc6:	46bd      	mov	sp, r7
 8009cc8:	b007      	add	sp, #28
 8009cca:	bd90      	pop	{r4, r7, pc}
 8009ccc:	ffffbfff 	.word	0xffffbfff
 8009cd0:	ffffdfff 	.word	0xffffdfff
 8009cd4:	ffffefff 	.word	0xffffefff
 8009cd8:	0800a3bb 	.word	0x0800a3bb
 8009cdc:	0800a275 	.word	0x0800a275
 8009ce0:	0800a3f7 	.word	0x0800a3f7

08009ce4 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8009ce4:	b590      	push	{r4, r7, lr}
 8009ce6:	b087      	sub	sp, #28
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	60f8      	str	r0, [r7, #12]
 8009cec:	60b9      	str	r1, [r7, #8]
 8009cee:	607a      	str	r2, [r7, #4]
 8009cf0:	001a      	movs	r2, r3
 8009cf2:	1cbb      	adds	r3, r7, #2
 8009cf4:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009cf6:	2317      	movs	r3, #23
 8009cf8:	18fb      	adds	r3, r7, r3
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	225c      	movs	r2, #92	; 0x5c
 8009d02:	5c9b      	ldrb	r3, [r3, r2]
 8009d04:	2b01      	cmp	r3, #1
 8009d06:	d101      	bne.n	8009d0c <HAL_SPI_TransmitReceive_DMA+0x28>
 8009d08:	2302      	movs	r3, #2
 8009d0a:	e186      	b.n	800a01a <HAL_SPI_TransmitReceive_DMA+0x336>
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	225c      	movs	r2, #92	; 0x5c
 8009d10:	2101      	movs	r1, #1
 8009d12:	5499      	strb	r1, [r3, r2]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009d14:	2016      	movs	r0, #22
 8009d16:	183b      	adds	r3, r7, r0
 8009d18:	68fa      	ldr	r2, [r7, #12]
 8009d1a:	215d      	movs	r1, #93	; 0x5d
 8009d1c:	5c52      	ldrb	r2, [r2, r1]
 8009d1e:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	685b      	ldr	r3, [r3, #4]
 8009d24:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8009d26:	0001      	movs	r1, r0
 8009d28:	187b      	adds	r3, r7, r1
 8009d2a:	781b      	ldrb	r3, [r3, #0]
 8009d2c:	2b01      	cmp	r3, #1
 8009d2e:	d011      	beq.n	8009d54 <HAL_SPI_TransmitReceive_DMA+0x70>
 8009d30:	693a      	ldr	r2, [r7, #16]
 8009d32:	2382      	movs	r3, #130	; 0x82
 8009d34:	005b      	lsls	r3, r3, #1
 8009d36:	429a      	cmp	r2, r3
 8009d38:	d107      	bne.n	8009d4a <HAL_SPI_TransmitReceive_DMA+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	689b      	ldr	r3, [r3, #8]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d103      	bne.n	8009d4a <HAL_SPI_TransmitReceive_DMA+0x66>
 8009d42:	187b      	adds	r3, r7, r1
 8009d44:	781b      	ldrb	r3, [r3, #0]
 8009d46:	2b04      	cmp	r3, #4
 8009d48:	d004      	beq.n	8009d54 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_BUSY;
 8009d4a:	2317      	movs	r3, #23
 8009d4c:	18fb      	adds	r3, r7, r3
 8009d4e:	2202      	movs	r2, #2
 8009d50:	701a      	strb	r2, [r3, #0]
    goto error;
 8009d52:	e15b      	b.n	800a00c <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009d54:	68bb      	ldr	r3, [r7, #8]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d006      	beq.n	8009d68 <HAL_SPI_TransmitReceive_DMA+0x84>
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d003      	beq.n	8009d68 <HAL_SPI_TransmitReceive_DMA+0x84>
 8009d60:	1cbb      	adds	r3, r7, #2
 8009d62:	881b      	ldrh	r3, [r3, #0]
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d104      	bne.n	8009d72 <HAL_SPI_TransmitReceive_DMA+0x8e>
  {
    errorcode = HAL_ERROR;
 8009d68:	2317      	movs	r3, #23
 8009d6a:	18fb      	adds	r3, r7, r3
 8009d6c:	2201      	movs	r2, #1
 8009d6e:	701a      	strb	r2, [r3, #0]
    goto error;
 8009d70:	e14c      	b.n	800a00c <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	225d      	movs	r2, #93	; 0x5d
 8009d76:	5c9b      	ldrb	r3, [r3, r2]
 8009d78:	b2db      	uxtb	r3, r3
 8009d7a:	2b04      	cmp	r3, #4
 8009d7c:	d003      	beq.n	8009d86 <HAL_SPI_TransmitReceive_DMA+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	225d      	movs	r2, #93	; 0x5d
 8009d82:	2105      	movs	r1, #5
 8009d84:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	2200      	movs	r2, #0
 8009d8a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	68ba      	ldr	r2, [r7, #8]
 8009d90:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	1cba      	adds	r2, r7, #2
 8009d96:	8812      	ldrh	r2, [r2, #0]
 8009d98:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	1cba      	adds	r2, r7, #2
 8009d9e:	8812      	ldrh	r2, [r2, #0]
 8009da0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	687a      	ldr	r2, [r7, #4]
 8009da6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	1cba      	adds	r2, r7, #2
 8009dac:	2144      	movs	r1, #68	; 0x44
 8009dae:	8812      	ldrh	r2, [r2, #0]
 8009db0:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	1cba      	adds	r2, r7, #2
 8009db6:	2146      	movs	r1, #70	; 0x46
 8009db8:	8812      	ldrh	r2, [r2, #0]
 8009dba:	525a      	strh	r2, [r3, r1]

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	2200      	movs	r2, #0
 8009dc6:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	685a      	ldr	r2, [r3, #4]
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	4994      	ldr	r1, [pc, #592]	; (800a024 <HAL_SPI_TransmitReceive_DMA+0x340>)
 8009dd4:	400a      	ands	r2, r1
 8009dd6:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	68da      	ldr	r2, [r3, #12]
 8009ddc:	23e0      	movs	r3, #224	; 0xe0
 8009dde:	00db      	lsls	r3, r3, #3
 8009de0:	429a      	cmp	r2, r3
 8009de2:	d908      	bls.n	8009df6 <HAL_SPI_TransmitReceive_DMA+0x112>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	685a      	ldr	r2, [r3, #4]
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	498e      	ldr	r1, [pc, #568]	; (800a028 <HAL_SPI_TransmitReceive_DMA+0x344>)
 8009df0:	400a      	ands	r2, r1
 8009df2:	605a      	str	r2, [r3, #4]
 8009df4:	e074      	b.n	8009ee0 <HAL_SPI_TransmitReceive_DMA+0x1fc>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	685a      	ldr	r2, [r3, #4]
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	2180      	movs	r1, #128	; 0x80
 8009e02:	0149      	lsls	r1, r1, #5
 8009e04:	430a      	orrs	r2, r1
 8009e06:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e0c:	699a      	ldr	r2, [r3, #24]
 8009e0e:	2380      	movs	r3, #128	; 0x80
 8009e10:	00db      	lsls	r3, r3, #3
 8009e12:	429a      	cmp	r2, r3
 8009e14:	d127      	bne.n	8009e66 <HAL_SPI_TransmitReceive_DMA+0x182>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8009e1a:	001a      	movs	r2, r3
 8009e1c:	2301      	movs	r3, #1
 8009e1e:	4013      	ands	r3, r2
 8009e20:	d10f      	bne.n	8009e42 <HAL_SPI_TransmitReceive_DMA+0x15e>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	685a      	ldr	r2, [r3, #4]
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	497f      	ldr	r1, [pc, #508]	; (800a02c <HAL_SPI_TransmitReceive_DMA+0x348>)
 8009e2e:	400a      	ands	r2, r1
 8009e30:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e36:	b29b      	uxth	r3, r3
 8009e38:	085b      	lsrs	r3, r3, #1
 8009e3a:	b29a      	uxth	r2, r3
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009e40:	e011      	b.n	8009e66 <HAL_SPI_TransmitReceive_DMA+0x182>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	685a      	ldr	r2, [r3, #4]
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	2180      	movs	r1, #128	; 0x80
 8009e4e:	01c9      	lsls	r1, r1, #7
 8009e50:	430a      	orrs	r2, r1
 8009e52:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e58:	b29b      	uxth	r3, r3
 8009e5a:	085b      	lsrs	r3, r3, #1
 8009e5c:	b29b      	uxth	r3, r3
 8009e5e:	3301      	adds	r3, #1
 8009e60:	b29a      	uxth	r2, r3
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009e6a:	699a      	ldr	r2, [r3, #24]
 8009e6c:	2380      	movs	r3, #128	; 0x80
 8009e6e:	00db      	lsls	r3, r3, #3
 8009e70:	429a      	cmp	r2, r3
 8009e72:	d135      	bne.n	8009ee0 <HAL_SPI_TransmitReceive_DMA+0x1fc>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	685a      	ldr	r2, [r3, #4]
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	496a      	ldr	r1, [pc, #424]	; (800a028 <HAL_SPI_TransmitReceive_DMA+0x344>)
 8009e80:	400a      	ands	r2, r1
 8009e82:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	2246      	movs	r2, #70	; 0x46
 8009e88:	5a9b      	ldrh	r3, [r3, r2]
 8009e8a:	b29b      	uxth	r3, r3
 8009e8c:	001a      	movs	r2, r3
 8009e8e:	2301      	movs	r3, #1
 8009e90:	4013      	ands	r3, r2
 8009e92:	d111      	bne.n	8009eb8 <HAL_SPI_TransmitReceive_DMA+0x1d4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	685a      	ldr	r2, [r3, #4]
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	4964      	ldr	r1, [pc, #400]	; (800a030 <HAL_SPI_TransmitReceive_DMA+0x34c>)
 8009ea0:	400a      	ands	r2, r1
 8009ea2:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	2246      	movs	r2, #70	; 0x46
 8009ea8:	5a9b      	ldrh	r3, [r3, r2]
 8009eaa:	b29b      	uxth	r3, r3
 8009eac:	085b      	lsrs	r3, r3, #1
 8009eae:	b299      	uxth	r1, r3
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	2246      	movs	r2, #70	; 0x46
 8009eb4:	5299      	strh	r1, [r3, r2]
 8009eb6:	e013      	b.n	8009ee0 <HAL_SPI_TransmitReceive_DMA+0x1fc>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	685a      	ldr	r2, [r3, #4]
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	2180      	movs	r1, #128	; 0x80
 8009ec4:	0189      	lsls	r1, r1, #6
 8009ec6:	430a      	orrs	r2, r1
 8009ec8:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	2246      	movs	r2, #70	; 0x46
 8009ece:	5a9b      	ldrh	r3, [r3, r2]
 8009ed0:	b29b      	uxth	r3, r3
 8009ed2:	085b      	lsrs	r3, r3, #1
 8009ed4:	b29b      	uxth	r3, r3
 8009ed6:	3301      	adds	r3, #1
 8009ed8:	b299      	uxth	r1, r3
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	2246      	movs	r2, #70	; 0x46
 8009ede:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	225d      	movs	r2, #93	; 0x5d
 8009ee4:	5c9b      	ldrb	r3, [r3, r2]
 8009ee6:	b2db      	uxtb	r3, r3
 8009ee8:	2b04      	cmp	r3, #4
 8009eea:	d108      	bne.n	8009efe <HAL_SPI_TransmitReceive_DMA+0x21a>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ef0:	4a50      	ldr	r2, [pc, #320]	; (800a034 <HAL_SPI_TransmitReceive_DMA+0x350>)
 8009ef2:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ef8:	4a4f      	ldr	r2, [pc, #316]	; (800a038 <HAL_SPI_TransmitReceive_DMA+0x354>)
 8009efa:	62da      	str	r2, [r3, #44]	; 0x2c
 8009efc:	e007      	b.n	8009f0e <HAL_SPI_TransmitReceive_DMA+0x22a>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f02:	4a4e      	ldr	r2, [pc, #312]	; (800a03c <HAL_SPI_TransmitReceive_DMA+0x358>)
 8009f04:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f0a:	4a4d      	ldr	r2, [pc, #308]	; (800a040 <HAL_SPI_TransmitReceive_DMA+0x35c>)
 8009f0c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f12:	4a4c      	ldr	r2, [pc, #304]	; (800a044 <HAL_SPI_TransmitReceive_DMA+0x360>)
 8009f14:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	330c      	adds	r3, #12
 8009f28:	0019      	movs	r1, r3
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f2e:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	2246      	movs	r2, #70	; 0x46
 8009f34:	5a9b      	ldrh	r3, [r3, r2]
 8009f36:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8009f38:	0022      	movs	r2, r4
 8009f3a:	f7fb fe19 	bl	8005b70 <HAL_DMA_Start_IT>
 8009f3e:	1e03      	subs	r3, r0, #0
 8009f40:	d00e      	beq.n	8009f60 <HAL_SPI_TransmitReceive_DMA+0x27c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009f46:	2210      	movs	r2, #16
 8009f48:	431a      	orrs	r2, r3
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8009f4e:	2317      	movs	r3, #23
 8009f50:	18fb      	adds	r3, r7, r3
 8009f52:	2201      	movs	r2, #1
 8009f54:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	225d      	movs	r2, #93	; 0x5d
 8009f5a:	2101      	movs	r1, #1
 8009f5c:	5499      	strb	r1, [r3, r2]
    goto error;
 8009f5e:	e055      	b.n	800a00c <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	685a      	ldr	r2, [r3, #4]
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	2101      	movs	r1, #1
 8009f6c:	430a      	orrs	r2, r1
 8009f6e:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f74:	2200      	movs	r2, #0
 8009f76:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f84:	2200      	movs	r2, #0
 8009f86:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f8c:	2200      	movs	r2, #0
 8009f8e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f98:	0019      	movs	r1, r3
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	330c      	adds	r3, #12
 8009fa0:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009fa6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8009fa8:	f7fb fde2 	bl	8005b70 <HAL_DMA_Start_IT>
 8009fac:	1e03      	subs	r3, r0, #0
 8009fae:	d00e      	beq.n	8009fce <HAL_SPI_TransmitReceive_DMA+0x2ea>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009fb4:	2210      	movs	r2, #16
 8009fb6:	431a      	orrs	r2, r3
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8009fbc:	2317      	movs	r3, #23
 8009fbe:	18fb      	adds	r3, r7, r3
 8009fc0:	2201      	movs	r2, #1
 8009fc2:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	225d      	movs	r2, #93	; 0x5d
 8009fc8:	2101      	movs	r1, #1
 8009fca:	5499      	strb	r1, [r3, r2]
    goto error;
 8009fcc:	e01e      	b.n	800a00c <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	2240      	movs	r2, #64	; 0x40
 8009fd6:	4013      	ands	r3, r2
 8009fd8:	2b40      	cmp	r3, #64	; 0x40
 8009fda:	d007      	beq.n	8009fec <HAL_SPI_TransmitReceive_DMA+0x308>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	681a      	ldr	r2, [r3, #0]
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	2140      	movs	r1, #64	; 0x40
 8009fe8:	430a      	orrs	r2, r1
 8009fea:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	685a      	ldr	r2, [r3, #4]
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	2120      	movs	r1, #32
 8009ff8:	430a      	orrs	r2, r1
 8009ffa:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	685a      	ldr	r2, [r3, #4]
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	2102      	movs	r1, #2
 800a008:	430a      	orrs	r2, r1
 800a00a:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	225c      	movs	r2, #92	; 0x5c
 800a010:	2100      	movs	r1, #0
 800a012:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800a014:	2317      	movs	r3, #23
 800a016:	18fb      	adds	r3, r7, r3
 800a018:	781b      	ldrb	r3, [r3, #0]
}
 800a01a:	0018      	movs	r0, r3
 800a01c:	46bd      	mov	sp, r7
 800a01e:	b007      	add	sp, #28
 800a020:	bd90      	pop	{r4, r7, pc}
 800a022:	46c0      	nop			; (mov r8, r8)
 800a024:	ffff9fff 	.word	0xffff9fff
 800a028:	ffffefff 	.word	0xffffefff
 800a02c:	ffffbfff 	.word	0xffffbfff
 800a030:	ffffdfff 	.word	0xffffdfff
 800a034:	0800a3bb 	.word	0x0800a3bb
 800a038:	0800a275 	.word	0x0800a275
 800a03c:	0800a3d9 	.word	0x0800a3d9
 800a040:	0800a325 	.word	0x0800a325
 800a044:	0800a3f7 	.word	0x0800a3f7

0800a048 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a048:	b580      	push	{r7, lr}
 800a04a:	b088      	sub	sp, #32
 800a04c:	af00      	add	r7, sp, #0
 800a04e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	685b      	ldr	r3, [r3, #4]
 800a056:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	689b      	ldr	r3, [r3, #8]
 800a05e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a060:	69bb      	ldr	r3, [r7, #24]
 800a062:	099b      	lsrs	r3, r3, #6
 800a064:	001a      	movs	r2, r3
 800a066:	2301      	movs	r3, #1
 800a068:	4013      	ands	r3, r2
 800a06a:	d10f      	bne.n	800a08c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a06c:	69bb      	ldr	r3, [r7, #24]
 800a06e:	2201      	movs	r2, #1
 800a070:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a072:	d00b      	beq.n	800a08c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a074:	69fb      	ldr	r3, [r7, #28]
 800a076:	099b      	lsrs	r3, r3, #6
 800a078:	001a      	movs	r2, r3
 800a07a:	2301      	movs	r3, #1
 800a07c:	4013      	ands	r3, r2
 800a07e:	d005      	beq.n	800a08c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a084:	687a      	ldr	r2, [r7, #4]
 800a086:	0010      	movs	r0, r2
 800a088:	4798      	blx	r3
    return;
 800a08a:	e0d5      	b.n	800a238 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a08c:	69bb      	ldr	r3, [r7, #24]
 800a08e:	085b      	lsrs	r3, r3, #1
 800a090:	001a      	movs	r2, r3
 800a092:	2301      	movs	r3, #1
 800a094:	4013      	ands	r3, r2
 800a096:	d00b      	beq.n	800a0b0 <HAL_SPI_IRQHandler+0x68>
 800a098:	69fb      	ldr	r3, [r7, #28]
 800a09a:	09db      	lsrs	r3, r3, #7
 800a09c:	001a      	movs	r2, r3
 800a09e:	2301      	movs	r3, #1
 800a0a0:	4013      	ands	r3, r2
 800a0a2:	d005      	beq.n	800a0b0 <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a0a8:	687a      	ldr	r2, [r7, #4]
 800a0aa:	0010      	movs	r0, r2
 800a0ac:	4798      	blx	r3
    return;
 800a0ae:	e0c3      	b.n	800a238 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a0b0:	69bb      	ldr	r3, [r7, #24]
 800a0b2:	095b      	lsrs	r3, r3, #5
 800a0b4:	001a      	movs	r2, r3
 800a0b6:	2301      	movs	r3, #1
 800a0b8:	4013      	ands	r3, r2
 800a0ba:	d10c      	bne.n	800a0d6 <HAL_SPI_IRQHandler+0x8e>
 800a0bc:	69bb      	ldr	r3, [r7, #24]
 800a0be:	099b      	lsrs	r3, r3, #6
 800a0c0:	001a      	movs	r2, r3
 800a0c2:	2301      	movs	r3, #1
 800a0c4:	4013      	ands	r3, r2
 800a0c6:	d106      	bne.n	800a0d6 <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800a0c8:	69bb      	ldr	r3, [r7, #24]
 800a0ca:	0a1b      	lsrs	r3, r3, #8
 800a0cc:	001a      	movs	r2, r3
 800a0ce:	2301      	movs	r3, #1
 800a0d0:	4013      	ands	r3, r2
 800a0d2:	d100      	bne.n	800a0d6 <HAL_SPI_IRQHandler+0x8e>
 800a0d4:	e0b0      	b.n	800a238 <HAL_SPI_IRQHandler+0x1f0>
 800a0d6:	69fb      	ldr	r3, [r7, #28]
 800a0d8:	095b      	lsrs	r3, r3, #5
 800a0da:	001a      	movs	r2, r3
 800a0dc:	2301      	movs	r3, #1
 800a0de:	4013      	ands	r3, r2
 800a0e0:	d100      	bne.n	800a0e4 <HAL_SPI_IRQHandler+0x9c>
 800a0e2:	e0a9      	b.n	800a238 <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a0e4:	69bb      	ldr	r3, [r7, #24]
 800a0e6:	099b      	lsrs	r3, r3, #6
 800a0e8:	001a      	movs	r2, r3
 800a0ea:	2301      	movs	r3, #1
 800a0ec:	4013      	ands	r3, r2
 800a0ee:	d023      	beq.n	800a138 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	225d      	movs	r2, #93	; 0x5d
 800a0f4:	5c9b      	ldrb	r3, [r3, r2]
 800a0f6:	b2db      	uxtb	r3, r3
 800a0f8:	2b03      	cmp	r3, #3
 800a0fa:	d011      	beq.n	800a120 <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a100:	2204      	movs	r2, #4
 800a102:	431a      	orrs	r2, r3
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a108:	2300      	movs	r3, #0
 800a10a:	617b      	str	r3, [r7, #20]
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	68db      	ldr	r3, [r3, #12]
 800a112:	617b      	str	r3, [r7, #20]
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	689b      	ldr	r3, [r3, #8]
 800a11a:	617b      	str	r3, [r7, #20]
 800a11c:	697b      	ldr	r3, [r7, #20]
 800a11e:	e00b      	b.n	800a138 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a120:	2300      	movs	r3, #0
 800a122:	613b      	str	r3, [r7, #16]
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	68db      	ldr	r3, [r3, #12]
 800a12a:	613b      	str	r3, [r7, #16]
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	689b      	ldr	r3, [r3, #8]
 800a132:	613b      	str	r3, [r7, #16]
 800a134:	693b      	ldr	r3, [r7, #16]
        return;
 800a136:	e07f      	b.n	800a238 <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800a138:	69bb      	ldr	r3, [r7, #24]
 800a13a:	095b      	lsrs	r3, r3, #5
 800a13c:	001a      	movs	r2, r3
 800a13e:	2301      	movs	r3, #1
 800a140:	4013      	ands	r3, r2
 800a142:	d014      	beq.n	800a16e <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a148:	2201      	movs	r2, #1
 800a14a:	431a      	orrs	r2, r3
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a150:	2300      	movs	r3, #0
 800a152:	60fb      	str	r3, [r7, #12]
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	689b      	ldr	r3, [r3, #8]
 800a15a:	60fb      	str	r3, [r7, #12]
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	681a      	ldr	r2, [r3, #0]
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	2140      	movs	r1, #64	; 0x40
 800a168:	438a      	bics	r2, r1
 800a16a:	601a      	str	r2, [r3, #0]
 800a16c:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800a16e:	69bb      	ldr	r3, [r7, #24]
 800a170:	0a1b      	lsrs	r3, r3, #8
 800a172:	001a      	movs	r2, r3
 800a174:	2301      	movs	r3, #1
 800a176:	4013      	ands	r3, r2
 800a178:	d00c      	beq.n	800a194 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a17e:	2208      	movs	r2, #8
 800a180:	431a      	orrs	r2, r3
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a186:	2300      	movs	r3, #0
 800a188:	60bb      	str	r3, [r7, #8]
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	689b      	ldr	r3, [r3, #8]
 800a190:	60bb      	str	r3, [r7, #8]
 800a192:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d04c      	beq.n	800a236 <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	685a      	ldr	r2, [r3, #4]
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	21e0      	movs	r1, #224	; 0xe0
 800a1a8:	438a      	bics	r2, r1
 800a1aa:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	225d      	movs	r2, #93	; 0x5d
 800a1b0:	2101      	movs	r1, #1
 800a1b2:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a1b4:	69fb      	ldr	r3, [r7, #28]
 800a1b6:	2202      	movs	r2, #2
 800a1b8:	4013      	ands	r3, r2
 800a1ba:	d103      	bne.n	800a1c4 <HAL_SPI_IRQHandler+0x17c>
 800a1bc:	69fb      	ldr	r3, [r7, #28]
 800a1be:	2201      	movs	r2, #1
 800a1c0:	4013      	ands	r3, r2
 800a1c2:	d032      	beq.n	800a22a <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	685a      	ldr	r2, [r3, #4]
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	2103      	movs	r1, #3
 800a1d0:	438a      	bics	r2, r1
 800a1d2:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d010      	beq.n	800a1fe <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a1e0:	4a17      	ldr	r2, [pc, #92]	; (800a240 <HAL_SPI_IRQHandler+0x1f8>)
 800a1e2:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a1e8:	0018      	movs	r0, r3
 800a1ea:	f7fb fd47 	bl	8005c7c <HAL_DMA_Abort_IT>
 800a1ee:	1e03      	subs	r3, r0, #0
 800a1f0:	d005      	beq.n	800a1fe <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a1f6:	2240      	movs	r2, #64	; 0x40
 800a1f8:	431a      	orrs	r2, r3
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a202:	2b00      	cmp	r3, #0
 800a204:	d016      	beq.n	800a234 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a20a:	4a0d      	ldr	r2, [pc, #52]	; (800a240 <HAL_SPI_IRQHandler+0x1f8>)
 800a20c:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a212:	0018      	movs	r0, r3
 800a214:	f7fb fd32 	bl	8005c7c <HAL_DMA_Abort_IT>
 800a218:	1e03      	subs	r3, r0, #0
 800a21a:	d00b      	beq.n	800a234 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a220:	2240      	movs	r2, #64	; 0x40
 800a222:	431a      	orrs	r2, r3
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800a228:	e004      	b.n	800a234 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	0018      	movs	r0, r3
 800a22e:	f000 f819 	bl	800a264 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a232:	e000      	b.n	800a236 <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 800a234:	46c0      	nop			; (mov r8, r8)
    return;
 800a236:	46c0      	nop			; (mov r8, r8)
  }
}
 800a238:	46bd      	mov	sp, r7
 800a23a:	b008      	add	sp, #32
 800a23c:	bd80      	pop	{r7, pc}
 800a23e:	46c0      	nop			; (mov r8, r8)
 800a240:	0800a439 	.word	0x0800a439

0800a244 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b082      	sub	sp, #8
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800a24c:	46c0      	nop			; (mov r8, r8)
 800a24e:	46bd      	mov	sp, r7
 800a250:	b002      	add	sp, #8
 800a252:	bd80      	pop	{r7, pc}

0800a254 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a254:	b580      	push	{r7, lr}
 800a256:	b082      	sub	sp, #8
 800a258:	af00      	add	r7, sp, #0
 800a25a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800a25c:	46c0      	nop			; (mov r8, r8)
 800a25e:	46bd      	mov	sp, r7
 800a260:	b002      	add	sp, #8
 800a262:	bd80      	pop	{r7, pc}

0800a264 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800a264:	b580      	push	{r7, lr}
 800a266:	b082      	sub	sp, #8
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a26c:	46c0      	nop			; (mov r8, r8)
 800a26e:	46bd      	mov	sp, r7
 800a270:	b002      	add	sp, #8
 800a272:	bd80      	pop	{r7, pc}

0800a274 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a274:	b580      	push	{r7, lr}
 800a276:	b084      	sub	sp, #16
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a280:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a282:	f7fb f869 	bl	8005358 <HAL_GetTick>
 800a286:	0003      	movs	r3, r0
 800a288:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	2220      	movs	r2, #32
 800a292:	4013      	ands	r3, r2
 800a294:	2b20      	cmp	r3, #32
 800a296:	d03e      	beq.n	800a316 <SPI_DMAReceiveCplt+0xa2>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	685a      	ldr	r2, [r3, #4]
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	2120      	movs	r1, #32
 800a2a4:	438a      	bics	r2, r1
 800a2a6:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	689b      	ldr	r3, [r3, #8]
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d10e      	bne.n	800a2ce <SPI_DMAReceiveCplt+0x5a>
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	685a      	ldr	r2, [r3, #4]
 800a2b4:	2382      	movs	r3, #130	; 0x82
 800a2b6:	005b      	lsls	r3, r3, #1
 800a2b8:	429a      	cmp	r2, r3
 800a2ba:	d108      	bne.n	800a2ce <SPI_DMAReceiveCplt+0x5a>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	685a      	ldr	r2, [r3, #4]
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	2103      	movs	r1, #3
 800a2c8:	438a      	bics	r2, r1
 800a2ca:	605a      	str	r2, [r3, #4]
 800a2cc:	e007      	b.n	800a2de <SPI_DMAReceiveCplt+0x6a>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	685a      	ldr	r2, [r3, #4]
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	2101      	movs	r1, #1
 800a2da:	438a      	bics	r2, r1
 800a2dc:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800a2de:	68ba      	ldr	r2, [r7, #8]
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	2164      	movs	r1, #100	; 0x64
 800a2e4:	0018      	movs	r0, r3
 800a2e6:	f000 f9e1 	bl	800a6ac <SPI_EndRxTransaction>
 800a2ea:	1e03      	subs	r3, r0, #0
 800a2ec:	d002      	beq.n	800a2f4 <SPI_DMAReceiveCplt+0x80>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	2220      	movs	r2, #32
 800a2f2:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	2246      	movs	r2, #70	; 0x46
 800a2f8:	2100      	movs	r1, #0
 800a2fa:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	225d      	movs	r2, #93	; 0x5d
 800a300:	2101      	movs	r1, #1
 800a302:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d004      	beq.n	800a316 <SPI_DMAReceiveCplt+0xa2>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	0018      	movs	r0, r3
 800a310:	f7ff ffa8 	bl	800a264 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800a314:	e003      	b.n	800a31e <SPI_DMAReceiveCplt+0xaa>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	0018      	movs	r0, r3
 800a31a:	f7f8 fed1 	bl	80030c0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a31e:	46bd      	mov	sp, r7
 800a320:	b004      	add	sp, #16
 800a322:	bd80      	pop	{r7, pc}

0800a324 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a324:	b580      	push	{r7, lr}
 800a326:	b084      	sub	sp, #16
 800a328:	af00      	add	r7, sp, #0
 800a32a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a330:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a332:	f7fb f811 	bl	8005358 <HAL_GetTick>
 800a336:	0003      	movs	r3, r0
 800a338:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	2220      	movs	r2, #32
 800a342:	4013      	ands	r3, r2
 800a344:	2b20      	cmp	r3, #32
 800a346:	d031      	beq.n	800a3ac <SPI_DMATransmitReceiveCplt+0x88>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	685a      	ldr	r2, [r3, #4]
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	2120      	movs	r1, #32
 800a354:	438a      	bics	r2, r1
 800a356:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800a358:	68ba      	ldr	r2, [r7, #8]
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	2164      	movs	r1, #100	; 0x64
 800a35e:	0018      	movs	r0, r3
 800a360:	f000 fa02 	bl	800a768 <SPI_EndRxTxTransaction>
 800a364:	1e03      	subs	r3, r0, #0
 800a366:	d005      	beq.n	800a374 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a36c:	2220      	movs	r2, #32
 800a36e:	431a      	orrs	r2, r3
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	685a      	ldr	r2, [r3, #4]
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	2103      	movs	r1, #3
 800a380:	438a      	bics	r2, r1
 800a382:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	2200      	movs	r2, #0
 800a388:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	2246      	movs	r2, #70	; 0x46
 800a38e:	2100      	movs	r1, #0
 800a390:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	225d      	movs	r2, #93	; 0x5d
 800a396:	2101      	movs	r1, #1
 800a398:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d004      	beq.n	800a3ac <SPI_DMATransmitReceiveCplt+0x88>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	0018      	movs	r0, r3
 800a3a6:	f7ff ff5d 	bl	800a264 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800a3aa:	e003      	b.n	800a3b4 <SPI_DMATransmitReceiveCplt+0x90>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	0018      	movs	r0, r3
 800a3b0:	f7ff ff48 	bl	800a244 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	b004      	add	sp, #16
 800a3b8:	bd80      	pop	{r7, pc}

0800a3ba <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a3ba:	b580      	push	{r7, lr}
 800a3bc:	b084      	sub	sp, #16
 800a3be:	af00      	add	r7, sp, #0
 800a3c0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3c6:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	0018      	movs	r0, r3
 800a3cc:	f7f8 fe40 	bl	8003050 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a3d0:	46c0      	nop			; (mov r8, r8)
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	b004      	add	sp, #16
 800a3d6:	bd80      	pop	{r7, pc}

0800a3d8 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	b084      	sub	sp, #16
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3e4:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	0018      	movs	r0, r3
 800a3ea:	f7ff ff33 	bl	800a254 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a3ee:	46c0      	nop			; (mov r8, r8)
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	b004      	add	sp, #16
 800a3f4:	bd80      	pop	{r7, pc}

0800a3f6 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800a3f6:	b580      	push	{r7, lr}
 800a3f8:	b084      	sub	sp, #16
 800a3fa:	af00      	add	r7, sp, #0
 800a3fc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a402:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	685a      	ldr	r2, [r3, #4]
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	2103      	movs	r1, #3
 800a410:	438a      	bics	r2, r1
 800a412:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a418:	2210      	movs	r2, #16
 800a41a:	431a      	orrs	r2, r3
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	225d      	movs	r2, #93	; 0x5d
 800a424:	2101      	movs	r1, #1
 800a426:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	0018      	movs	r0, r3
 800a42c:	f7ff ff1a 	bl	800a264 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a430:	46c0      	nop			; (mov r8, r8)
 800a432:	46bd      	mov	sp, r7
 800a434:	b004      	add	sp, #16
 800a436:	bd80      	pop	{r7, pc}

0800a438 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a438:	b580      	push	{r7, lr}
 800a43a:	b084      	sub	sp, #16
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a444:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	2246      	movs	r2, #70	; 0x46
 800a44a:	2100      	movs	r1, #0
 800a44c:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	2200      	movs	r2, #0
 800a452:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	0018      	movs	r0, r3
 800a458:	f7ff ff04 	bl	800a264 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a45c:	46c0      	nop			; (mov r8, r8)
 800a45e:	46bd      	mov	sp, r7
 800a460:	b004      	add	sp, #16
 800a462:	bd80      	pop	{r7, pc}

0800a464 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a464:	b580      	push	{r7, lr}
 800a466:	b088      	sub	sp, #32
 800a468:	af00      	add	r7, sp, #0
 800a46a:	60f8      	str	r0, [r7, #12]
 800a46c:	60b9      	str	r1, [r7, #8]
 800a46e:	603b      	str	r3, [r7, #0]
 800a470:	1dfb      	adds	r3, r7, #7
 800a472:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a474:	f7fa ff70 	bl	8005358 <HAL_GetTick>
 800a478:	0002      	movs	r2, r0
 800a47a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a47c:	1a9b      	subs	r3, r3, r2
 800a47e:	683a      	ldr	r2, [r7, #0]
 800a480:	18d3      	adds	r3, r2, r3
 800a482:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a484:	f7fa ff68 	bl	8005358 <HAL_GetTick>
 800a488:	0003      	movs	r3, r0
 800a48a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a48c:	4b3a      	ldr	r3, [pc, #232]	; (800a578 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	015b      	lsls	r3, r3, #5
 800a492:	0d1b      	lsrs	r3, r3, #20
 800a494:	69fa      	ldr	r2, [r7, #28]
 800a496:	4353      	muls	r3, r2
 800a498:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a49a:	e058      	b.n	800a54e <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a49c:	683b      	ldr	r3, [r7, #0]
 800a49e:	3301      	adds	r3, #1
 800a4a0:	d055      	beq.n	800a54e <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a4a2:	f7fa ff59 	bl	8005358 <HAL_GetTick>
 800a4a6:	0002      	movs	r2, r0
 800a4a8:	69bb      	ldr	r3, [r7, #24]
 800a4aa:	1ad3      	subs	r3, r2, r3
 800a4ac:	69fa      	ldr	r2, [r7, #28]
 800a4ae:	429a      	cmp	r2, r3
 800a4b0:	d902      	bls.n	800a4b8 <SPI_WaitFlagStateUntilTimeout+0x54>
 800a4b2:	69fb      	ldr	r3, [r7, #28]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d142      	bne.n	800a53e <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	685a      	ldr	r2, [r3, #4]
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	21e0      	movs	r1, #224	; 0xe0
 800a4c4:	438a      	bics	r2, r1
 800a4c6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	685a      	ldr	r2, [r3, #4]
 800a4cc:	2382      	movs	r3, #130	; 0x82
 800a4ce:	005b      	lsls	r3, r3, #1
 800a4d0:	429a      	cmp	r2, r3
 800a4d2:	d113      	bne.n	800a4fc <SPI_WaitFlagStateUntilTimeout+0x98>
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	689a      	ldr	r2, [r3, #8]
 800a4d8:	2380      	movs	r3, #128	; 0x80
 800a4da:	021b      	lsls	r3, r3, #8
 800a4dc:	429a      	cmp	r2, r3
 800a4de:	d005      	beq.n	800a4ec <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	689a      	ldr	r2, [r3, #8]
 800a4e4:	2380      	movs	r3, #128	; 0x80
 800a4e6:	00db      	lsls	r3, r3, #3
 800a4e8:	429a      	cmp	r2, r3
 800a4ea:	d107      	bne.n	800a4fc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	681a      	ldr	r2, [r3, #0]
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	2140      	movs	r1, #64	; 0x40
 800a4f8:	438a      	bics	r2, r1
 800a4fa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a500:	2380      	movs	r3, #128	; 0x80
 800a502:	019b      	lsls	r3, r3, #6
 800a504:	429a      	cmp	r2, r3
 800a506:	d110      	bne.n	800a52a <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	681a      	ldr	r2, [r3, #0]
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	491a      	ldr	r1, [pc, #104]	; (800a57c <SPI_WaitFlagStateUntilTimeout+0x118>)
 800a514:	400a      	ands	r2, r1
 800a516:	601a      	str	r2, [r3, #0]
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	681a      	ldr	r2, [r3, #0]
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	2180      	movs	r1, #128	; 0x80
 800a524:	0189      	lsls	r1, r1, #6
 800a526:	430a      	orrs	r2, r1
 800a528:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	225d      	movs	r2, #93	; 0x5d
 800a52e:	2101      	movs	r1, #1
 800a530:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	225c      	movs	r2, #92	; 0x5c
 800a536:	2100      	movs	r1, #0
 800a538:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800a53a:	2303      	movs	r3, #3
 800a53c:	e017      	b.n	800a56e <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800a53e:	697b      	ldr	r3, [r7, #20]
 800a540:	2b00      	cmp	r3, #0
 800a542:	d101      	bne.n	800a548 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800a544:	2300      	movs	r3, #0
 800a546:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a548:	697b      	ldr	r3, [r7, #20]
 800a54a:	3b01      	subs	r3, #1
 800a54c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	689b      	ldr	r3, [r3, #8]
 800a554:	68ba      	ldr	r2, [r7, #8]
 800a556:	4013      	ands	r3, r2
 800a558:	68ba      	ldr	r2, [r7, #8]
 800a55a:	1ad3      	subs	r3, r2, r3
 800a55c:	425a      	negs	r2, r3
 800a55e:	4153      	adcs	r3, r2
 800a560:	b2db      	uxtb	r3, r3
 800a562:	001a      	movs	r2, r3
 800a564:	1dfb      	adds	r3, r7, #7
 800a566:	781b      	ldrb	r3, [r3, #0]
 800a568:	429a      	cmp	r2, r3
 800a56a:	d197      	bne.n	800a49c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a56c:	2300      	movs	r3, #0
}
 800a56e:	0018      	movs	r0, r3
 800a570:	46bd      	mov	sp, r7
 800a572:	b008      	add	sp, #32
 800a574:	bd80      	pop	{r7, pc}
 800a576:	46c0      	nop			; (mov r8, r8)
 800a578:	20003134 	.word	0x20003134
 800a57c:	ffffdfff 	.word	0xffffdfff

0800a580 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a580:	b580      	push	{r7, lr}
 800a582:	b088      	sub	sp, #32
 800a584:	af00      	add	r7, sp, #0
 800a586:	60f8      	str	r0, [r7, #12]
 800a588:	60b9      	str	r1, [r7, #8]
 800a58a:	607a      	str	r2, [r7, #4]
 800a58c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800a58e:	f7fa fee3 	bl	8005358 <HAL_GetTick>
 800a592:	0002      	movs	r2, r0
 800a594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a596:	1a9b      	subs	r3, r3, r2
 800a598:	683a      	ldr	r2, [r7, #0]
 800a59a:	18d3      	adds	r3, r2, r3
 800a59c:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a59e:	f7fa fedb 	bl	8005358 <HAL_GetTick>
 800a5a2:	0003      	movs	r3, r0
 800a5a4:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800a5a6:	4b3f      	ldr	r3, [pc, #252]	; (800a6a4 <SPI_WaitFifoStateUntilTimeout+0x124>)
 800a5a8:	681a      	ldr	r2, [r3, #0]
 800a5aa:	0013      	movs	r3, r2
 800a5ac:	009b      	lsls	r3, r3, #2
 800a5ae:	189b      	adds	r3, r3, r2
 800a5b0:	00da      	lsls	r2, r3, #3
 800a5b2:	1ad3      	subs	r3, r2, r3
 800a5b4:	0d1b      	lsrs	r3, r3, #20
 800a5b6:	69fa      	ldr	r2, [r7, #28]
 800a5b8:	4353      	muls	r3, r2
 800a5ba:	617b      	str	r3, [r7, #20]

  while ((hspi->Instance->SR & Fifo) != State)
 800a5bc:	e064      	b.n	800a688 <SPI_WaitFifoStateUntilTimeout+0x108>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800a5be:	68ba      	ldr	r2, [r7, #8]
 800a5c0:	23c0      	movs	r3, #192	; 0xc0
 800a5c2:	00db      	lsls	r3, r3, #3
 800a5c4:	429a      	cmp	r2, r3
 800a5c6:	d106      	bne.n	800a5d6 <SPI_WaitFifoStateUntilTimeout+0x56>
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d103      	bne.n	800a5d6 <SPI_WaitFifoStateUntilTimeout+0x56>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	330c      	adds	r3, #12
 800a5d4:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800a5d6:	683b      	ldr	r3, [r7, #0]
 800a5d8:	3301      	adds	r3, #1
 800a5da:	d055      	beq.n	800a688 <SPI_WaitFifoStateUntilTimeout+0x108>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a5dc:	f7fa febc 	bl	8005358 <HAL_GetTick>
 800a5e0:	0002      	movs	r2, r0
 800a5e2:	69bb      	ldr	r3, [r7, #24]
 800a5e4:	1ad3      	subs	r3, r2, r3
 800a5e6:	69fa      	ldr	r2, [r7, #28]
 800a5e8:	429a      	cmp	r2, r3
 800a5ea:	d902      	bls.n	800a5f2 <SPI_WaitFifoStateUntilTimeout+0x72>
 800a5ec:	69fb      	ldr	r3, [r7, #28]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d142      	bne.n	800a678 <SPI_WaitFifoStateUntilTimeout+0xf8>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	685a      	ldr	r2, [r3, #4]
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	21e0      	movs	r1, #224	; 0xe0
 800a5fe:	438a      	bics	r2, r1
 800a600:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	685a      	ldr	r2, [r3, #4]
 800a606:	2382      	movs	r3, #130	; 0x82
 800a608:	005b      	lsls	r3, r3, #1
 800a60a:	429a      	cmp	r2, r3
 800a60c:	d113      	bne.n	800a636 <SPI_WaitFifoStateUntilTimeout+0xb6>
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	689a      	ldr	r2, [r3, #8]
 800a612:	2380      	movs	r3, #128	; 0x80
 800a614:	021b      	lsls	r3, r3, #8
 800a616:	429a      	cmp	r2, r3
 800a618:	d005      	beq.n	800a626 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	689a      	ldr	r2, [r3, #8]
 800a61e:	2380      	movs	r3, #128	; 0x80
 800a620:	00db      	lsls	r3, r3, #3
 800a622:	429a      	cmp	r2, r3
 800a624:	d107      	bne.n	800a636 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	681a      	ldr	r2, [r3, #0]
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	2140      	movs	r1, #64	; 0x40
 800a632:	438a      	bics	r2, r1
 800a634:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a63a:	2380      	movs	r3, #128	; 0x80
 800a63c:	019b      	lsls	r3, r3, #6
 800a63e:	429a      	cmp	r2, r3
 800a640:	d110      	bne.n	800a664 <SPI_WaitFifoStateUntilTimeout+0xe4>
        {
          SPI_RESET_CRC(hspi);
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	681a      	ldr	r2, [r3, #0]
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	4916      	ldr	r1, [pc, #88]	; (800a6a8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800a64e:	400a      	ands	r2, r1
 800a650:	601a      	str	r2, [r3, #0]
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	681a      	ldr	r2, [r3, #0]
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	2180      	movs	r1, #128	; 0x80
 800a65e:	0189      	lsls	r1, r1, #6
 800a660:	430a      	orrs	r2, r1
 800a662:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	225d      	movs	r2, #93	; 0x5d
 800a668:	2101      	movs	r1, #1
 800a66a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	225c      	movs	r2, #92	; 0x5c
 800a670:	2100      	movs	r1, #0
 800a672:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800a674:	2303      	movs	r3, #3
 800a676:	e010      	b.n	800a69a <SPI_WaitFifoStateUntilTimeout+0x11a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800a678:	697b      	ldr	r3, [r7, #20]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d101      	bne.n	800a682 <SPI_WaitFifoStateUntilTimeout+0x102>
      {
        tmp_timeout = 0U;
 800a67e:	2300      	movs	r3, #0
 800a680:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800a682:	697b      	ldr	r3, [r7, #20]
 800a684:	3b01      	subs	r3, #1
 800a686:	617b      	str	r3, [r7, #20]
  while ((hspi->Instance->SR & Fifo) != State)
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	689b      	ldr	r3, [r3, #8]
 800a68e:	68ba      	ldr	r2, [r7, #8]
 800a690:	4013      	ands	r3, r2
 800a692:	687a      	ldr	r2, [r7, #4]
 800a694:	429a      	cmp	r2, r3
 800a696:	d192      	bne.n	800a5be <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 800a698:	2300      	movs	r3, #0
}
 800a69a:	0018      	movs	r0, r3
 800a69c:	46bd      	mov	sp, r7
 800a69e:	b008      	add	sp, #32
 800a6a0:	bd80      	pop	{r7, pc}
 800a6a2:	46c0      	nop			; (mov r8, r8)
 800a6a4:	20003134 	.word	0x20003134
 800a6a8:	ffffdfff 	.word	0xffffdfff

0800a6ac <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800a6ac:	b580      	push	{r7, lr}
 800a6ae:	b086      	sub	sp, #24
 800a6b0:	af02      	add	r7, sp, #8
 800a6b2:	60f8      	str	r0, [r7, #12]
 800a6b4:	60b9      	str	r1, [r7, #8]
 800a6b6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	685a      	ldr	r2, [r3, #4]
 800a6bc:	2382      	movs	r3, #130	; 0x82
 800a6be:	005b      	lsls	r3, r3, #1
 800a6c0:	429a      	cmp	r2, r3
 800a6c2:	d113      	bne.n	800a6ec <SPI_EndRxTransaction+0x40>
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	689a      	ldr	r2, [r3, #8]
 800a6c8:	2380      	movs	r3, #128	; 0x80
 800a6ca:	021b      	lsls	r3, r3, #8
 800a6cc:	429a      	cmp	r2, r3
 800a6ce:	d005      	beq.n	800a6dc <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	689a      	ldr	r2, [r3, #8]
 800a6d4:	2380      	movs	r3, #128	; 0x80
 800a6d6:	00db      	lsls	r3, r3, #3
 800a6d8:	429a      	cmp	r2, r3
 800a6da:	d107      	bne.n	800a6ec <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	681a      	ldr	r2, [r3, #0]
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	2140      	movs	r1, #64	; 0x40
 800a6e8:	438a      	bics	r2, r1
 800a6ea:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a6ec:	68ba      	ldr	r2, [r7, #8]
 800a6ee:	68f8      	ldr	r0, [r7, #12]
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	9300      	str	r3, [sp, #0]
 800a6f4:	0013      	movs	r3, r2
 800a6f6:	2200      	movs	r2, #0
 800a6f8:	2180      	movs	r1, #128	; 0x80
 800a6fa:	f7ff feb3 	bl	800a464 <SPI_WaitFlagStateUntilTimeout>
 800a6fe:	1e03      	subs	r3, r0, #0
 800a700:	d007      	beq.n	800a712 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a706:	2220      	movs	r2, #32
 800a708:	431a      	orrs	r2, r3
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a70e:	2303      	movs	r3, #3
 800a710:	e026      	b.n	800a760 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	685a      	ldr	r2, [r3, #4]
 800a716:	2382      	movs	r3, #130	; 0x82
 800a718:	005b      	lsls	r3, r3, #1
 800a71a:	429a      	cmp	r2, r3
 800a71c:	d11f      	bne.n	800a75e <SPI_EndRxTransaction+0xb2>
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	689a      	ldr	r2, [r3, #8]
 800a722:	2380      	movs	r3, #128	; 0x80
 800a724:	021b      	lsls	r3, r3, #8
 800a726:	429a      	cmp	r2, r3
 800a728:	d005      	beq.n	800a736 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	689a      	ldr	r2, [r3, #8]
 800a72e:	2380      	movs	r3, #128	; 0x80
 800a730:	00db      	lsls	r3, r3, #3
 800a732:	429a      	cmp	r2, r3
 800a734:	d113      	bne.n	800a75e <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a736:	68ba      	ldr	r2, [r7, #8]
 800a738:	23c0      	movs	r3, #192	; 0xc0
 800a73a:	00d9      	lsls	r1, r3, #3
 800a73c:	68f8      	ldr	r0, [r7, #12]
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	9300      	str	r3, [sp, #0]
 800a742:	0013      	movs	r3, r2
 800a744:	2200      	movs	r2, #0
 800a746:	f7ff ff1b 	bl	800a580 <SPI_WaitFifoStateUntilTimeout>
 800a74a:	1e03      	subs	r3, r0, #0
 800a74c:	d007      	beq.n	800a75e <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a752:	2220      	movs	r2, #32
 800a754:	431a      	orrs	r2, r3
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800a75a:	2303      	movs	r3, #3
 800a75c:	e000      	b.n	800a760 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 800a75e:	2300      	movs	r3, #0
}
 800a760:	0018      	movs	r0, r3
 800a762:	46bd      	mov	sp, r7
 800a764:	b004      	add	sp, #16
 800a766:	bd80      	pop	{r7, pc}

0800a768 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a768:	b580      	push	{r7, lr}
 800a76a:	b086      	sub	sp, #24
 800a76c:	af02      	add	r7, sp, #8
 800a76e:	60f8      	str	r0, [r7, #12]
 800a770:	60b9      	str	r1, [r7, #8]
 800a772:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a774:	68ba      	ldr	r2, [r7, #8]
 800a776:	23c0      	movs	r3, #192	; 0xc0
 800a778:	0159      	lsls	r1, r3, #5
 800a77a:	68f8      	ldr	r0, [r7, #12]
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	9300      	str	r3, [sp, #0]
 800a780:	0013      	movs	r3, r2
 800a782:	2200      	movs	r2, #0
 800a784:	f7ff fefc 	bl	800a580 <SPI_WaitFifoStateUntilTimeout>
 800a788:	1e03      	subs	r3, r0, #0
 800a78a:	d007      	beq.n	800a79c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a790:	2220      	movs	r2, #32
 800a792:	431a      	orrs	r2, r3
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a798:	2303      	movs	r3, #3
 800a79a:	e027      	b.n	800a7ec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a79c:	68ba      	ldr	r2, [r7, #8]
 800a79e:	68f8      	ldr	r0, [r7, #12]
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	9300      	str	r3, [sp, #0]
 800a7a4:	0013      	movs	r3, r2
 800a7a6:	2200      	movs	r2, #0
 800a7a8:	2180      	movs	r1, #128	; 0x80
 800a7aa:	f7ff fe5b 	bl	800a464 <SPI_WaitFlagStateUntilTimeout>
 800a7ae:	1e03      	subs	r3, r0, #0
 800a7b0:	d007      	beq.n	800a7c2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a7b6:	2220      	movs	r2, #32
 800a7b8:	431a      	orrs	r2, r3
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a7be:	2303      	movs	r3, #3
 800a7c0:	e014      	b.n	800a7ec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a7c2:	68ba      	ldr	r2, [r7, #8]
 800a7c4:	23c0      	movs	r3, #192	; 0xc0
 800a7c6:	00d9      	lsls	r1, r3, #3
 800a7c8:	68f8      	ldr	r0, [r7, #12]
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	9300      	str	r3, [sp, #0]
 800a7ce:	0013      	movs	r3, r2
 800a7d0:	2200      	movs	r2, #0
 800a7d2:	f7ff fed5 	bl	800a580 <SPI_WaitFifoStateUntilTimeout>
 800a7d6:	1e03      	subs	r3, r0, #0
 800a7d8:	d007      	beq.n	800a7ea <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a7de:	2220      	movs	r2, #32
 800a7e0:	431a      	orrs	r2, r3
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a7e6:	2303      	movs	r3, #3
 800a7e8:	e000      	b.n	800a7ec <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800a7ea:	2300      	movs	r3, #0
}
 800a7ec:	0018      	movs	r0, r3
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	b004      	add	sp, #16
 800a7f2:	bd80      	pop	{r7, pc}

0800a7f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a7f4:	b580      	push	{r7, lr}
 800a7f6:	b082      	sub	sp, #8
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d101      	bne.n	800a806 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a802:	2301      	movs	r3, #1
 800a804:	e04a      	b.n	800a89c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	223d      	movs	r2, #61	; 0x3d
 800a80a:	5c9b      	ldrb	r3, [r3, r2]
 800a80c:	b2db      	uxtb	r3, r3
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d107      	bne.n	800a822 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	223c      	movs	r2, #60	; 0x3c
 800a816:	2100      	movs	r1, #0
 800a818:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	0018      	movs	r0, r3
 800a81e:	f7fa fac3 	bl	8004da8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	223d      	movs	r2, #61	; 0x3d
 800a826:	2102      	movs	r1, #2
 800a828:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681a      	ldr	r2, [r3, #0]
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	3304      	adds	r3, #4
 800a832:	0019      	movs	r1, r3
 800a834:	0010      	movs	r0, r2
 800a836:	f000 fb41 	bl	800aebc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	2248      	movs	r2, #72	; 0x48
 800a83e:	2101      	movs	r1, #1
 800a840:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	223e      	movs	r2, #62	; 0x3e
 800a846:	2101      	movs	r1, #1
 800a848:	5499      	strb	r1, [r3, r2]
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	223f      	movs	r2, #63	; 0x3f
 800a84e:	2101      	movs	r1, #1
 800a850:	5499      	strb	r1, [r3, r2]
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	2240      	movs	r2, #64	; 0x40
 800a856:	2101      	movs	r1, #1
 800a858:	5499      	strb	r1, [r3, r2]
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	2241      	movs	r2, #65	; 0x41
 800a85e:	2101      	movs	r1, #1
 800a860:	5499      	strb	r1, [r3, r2]
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	2242      	movs	r2, #66	; 0x42
 800a866:	2101      	movs	r1, #1
 800a868:	5499      	strb	r1, [r3, r2]
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	2243      	movs	r2, #67	; 0x43
 800a86e:	2101      	movs	r1, #1
 800a870:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	2244      	movs	r2, #68	; 0x44
 800a876:	2101      	movs	r1, #1
 800a878:	5499      	strb	r1, [r3, r2]
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	2245      	movs	r2, #69	; 0x45
 800a87e:	2101      	movs	r1, #1
 800a880:	5499      	strb	r1, [r3, r2]
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	2246      	movs	r2, #70	; 0x46
 800a886:	2101      	movs	r1, #1
 800a888:	5499      	strb	r1, [r3, r2]
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	2247      	movs	r2, #71	; 0x47
 800a88e:	2101      	movs	r1, #1
 800a890:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	223d      	movs	r2, #61	; 0x3d
 800a896:	2101      	movs	r1, #1
 800a898:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a89a:	2300      	movs	r3, #0
}
 800a89c:	0018      	movs	r0, r3
 800a89e:	46bd      	mov	sp, r7
 800a8a0:	b002      	add	sp, #8
 800a8a2:	bd80      	pop	{r7, pc}

0800a8a4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a8a4:	b580      	push	{r7, lr}
 800a8a6:	b082      	sub	sp, #8
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d101      	bne.n	800a8b6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a8b2:	2301      	movs	r3, #1
 800a8b4:	e04a      	b.n	800a94c <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	223d      	movs	r2, #61	; 0x3d
 800a8ba:	5c9b      	ldrb	r3, [r3, r2]
 800a8bc:	b2db      	uxtb	r3, r3
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d107      	bne.n	800a8d2 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	223c      	movs	r2, #60	; 0x3c
 800a8c6:	2100      	movs	r1, #0
 800a8c8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	0018      	movs	r0, r3
 800a8ce:	f000 f841 	bl	800a954 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	223d      	movs	r2, #61	; 0x3d
 800a8d6:	2102      	movs	r1, #2
 800a8d8:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	681a      	ldr	r2, [r3, #0]
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	3304      	adds	r3, #4
 800a8e2:	0019      	movs	r1, r3
 800a8e4:	0010      	movs	r0, r2
 800a8e6:	f000 fae9 	bl	800aebc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	2248      	movs	r2, #72	; 0x48
 800a8ee:	2101      	movs	r1, #1
 800a8f0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	223e      	movs	r2, #62	; 0x3e
 800a8f6:	2101      	movs	r1, #1
 800a8f8:	5499      	strb	r1, [r3, r2]
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	223f      	movs	r2, #63	; 0x3f
 800a8fe:	2101      	movs	r1, #1
 800a900:	5499      	strb	r1, [r3, r2]
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	2240      	movs	r2, #64	; 0x40
 800a906:	2101      	movs	r1, #1
 800a908:	5499      	strb	r1, [r3, r2]
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2241      	movs	r2, #65	; 0x41
 800a90e:	2101      	movs	r1, #1
 800a910:	5499      	strb	r1, [r3, r2]
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	2242      	movs	r2, #66	; 0x42
 800a916:	2101      	movs	r1, #1
 800a918:	5499      	strb	r1, [r3, r2]
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	2243      	movs	r2, #67	; 0x43
 800a91e:	2101      	movs	r1, #1
 800a920:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	2244      	movs	r2, #68	; 0x44
 800a926:	2101      	movs	r1, #1
 800a928:	5499      	strb	r1, [r3, r2]
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	2245      	movs	r2, #69	; 0x45
 800a92e:	2101      	movs	r1, #1
 800a930:	5499      	strb	r1, [r3, r2]
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	2246      	movs	r2, #70	; 0x46
 800a936:	2101      	movs	r1, #1
 800a938:	5499      	strb	r1, [r3, r2]
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	2247      	movs	r2, #71	; 0x47
 800a93e:	2101      	movs	r1, #1
 800a940:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	223d      	movs	r2, #61	; 0x3d
 800a946:	2101      	movs	r1, #1
 800a948:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a94a:	2300      	movs	r3, #0
}
 800a94c:	0018      	movs	r0, r3
 800a94e:	46bd      	mov	sp, r7
 800a950:	b002      	add	sp, #8
 800a952:	bd80      	pop	{r7, pc}

0800a954 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b082      	sub	sp, #8
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a95c:	46c0      	nop			; (mov r8, r8)
 800a95e:	46bd      	mov	sp, r7
 800a960:	b002      	add	sp, #8
 800a962:	bd80      	pop	{r7, pc}

0800a964 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a964:	b580      	push	{r7, lr}
 800a966:	b084      	sub	sp, #16
 800a968:	af00      	add	r7, sp, #0
 800a96a:	6078      	str	r0, [r7, #4]
 800a96c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a96e:	683b      	ldr	r3, [r7, #0]
 800a970:	2b00      	cmp	r3, #0
 800a972:	d108      	bne.n	800a986 <HAL_TIM_PWM_Start+0x22>
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	223e      	movs	r2, #62	; 0x3e
 800a978:	5c9b      	ldrb	r3, [r3, r2]
 800a97a:	b2db      	uxtb	r3, r3
 800a97c:	3b01      	subs	r3, #1
 800a97e:	1e5a      	subs	r2, r3, #1
 800a980:	4193      	sbcs	r3, r2
 800a982:	b2db      	uxtb	r3, r3
 800a984:	e037      	b.n	800a9f6 <HAL_TIM_PWM_Start+0x92>
 800a986:	683b      	ldr	r3, [r7, #0]
 800a988:	2b04      	cmp	r3, #4
 800a98a:	d108      	bne.n	800a99e <HAL_TIM_PWM_Start+0x3a>
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	223f      	movs	r2, #63	; 0x3f
 800a990:	5c9b      	ldrb	r3, [r3, r2]
 800a992:	b2db      	uxtb	r3, r3
 800a994:	3b01      	subs	r3, #1
 800a996:	1e5a      	subs	r2, r3, #1
 800a998:	4193      	sbcs	r3, r2
 800a99a:	b2db      	uxtb	r3, r3
 800a99c:	e02b      	b.n	800a9f6 <HAL_TIM_PWM_Start+0x92>
 800a99e:	683b      	ldr	r3, [r7, #0]
 800a9a0:	2b08      	cmp	r3, #8
 800a9a2:	d108      	bne.n	800a9b6 <HAL_TIM_PWM_Start+0x52>
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	2240      	movs	r2, #64	; 0x40
 800a9a8:	5c9b      	ldrb	r3, [r3, r2]
 800a9aa:	b2db      	uxtb	r3, r3
 800a9ac:	3b01      	subs	r3, #1
 800a9ae:	1e5a      	subs	r2, r3, #1
 800a9b0:	4193      	sbcs	r3, r2
 800a9b2:	b2db      	uxtb	r3, r3
 800a9b4:	e01f      	b.n	800a9f6 <HAL_TIM_PWM_Start+0x92>
 800a9b6:	683b      	ldr	r3, [r7, #0]
 800a9b8:	2b0c      	cmp	r3, #12
 800a9ba:	d108      	bne.n	800a9ce <HAL_TIM_PWM_Start+0x6a>
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	2241      	movs	r2, #65	; 0x41
 800a9c0:	5c9b      	ldrb	r3, [r3, r2]
 800a9c2:	b2db      	uxtb	r3, r3
 800a9c4:	3b01      	subs	r3, #1
 800a9c6:	1e5a      	subs	r2, r3, #1
 800a9c8:	4193      	sbcs	r3, r2
 800a9ca:	b2db      	uxtb	r3, r3
 800a9cc:	e013      	b.n	800a9f6 <HAL_TIM_PWM_Start+0x92>
 800a9ce:	683b      	ldr	r3, [r7, #0]
 800a9d0:	2b10      	cmp	r3, #16
 800a9d2:	d108      	bne.n	800a9e6 <HAL_TIM_PWM_Start+0x82>
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	2242      	movs	r2, #66	; 0x42
 800a9d8:	5c9b      	ldrb	r3, [r3, r2]
 800a9da:	b2db      	uxtb	r3, r3
 800a9dc:	3b01      	subs	r3, #1
 800a9de:	1e5a      	subs	r2, r3, #1
 800a9e0:	4193      	sbcs	r3, r2
 800a9e2:	b2db      	uxtb	r3, r3
 800a9e4:	e007      	b.n	800a9f6 <HAL_TIM_PWM_Start+0x92>
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	2243      	movs	r2, #67	; 0x43
 800a9ea:	5c9b      	ldrb	r3, [r3, r2]
 800a9ec:	b2db      	uxtb	r3, r3
 800a9ee:	3b01      	subs	r3, #1
 800a9f0:	1e5a      	subs	r2, r3, #1
 800a9f2:	4193      	sbcs	r3, r2
 800a9f4:	b2db      	uxtb	r3, r3
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d001      	beq.n	800a9fe <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800a9fa:	2301      	movs	r3, #1
 800a9fc:	e08b      	b.n	800ab16 <HAL_TIM_PWM_Start+0x1b2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a9fe:	683b      	ldr	r3, [r7, #0]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d104      	bne.n	800aa0e <HAL_TIM_PWM_Start+0xaa>
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	223e      	movs	r2, #62	; 0x3e
 800aa08:	2102      	movs	r1, #2
 800aa0a:	5499      	strb	r1, [r3, r2]
 800aa0c:	e023      	b.n	800aa56 <HAL_TIM_PWM_Start+0xf2>
 800aa0e:	683b      	ldr	r3, [r7, #0]
 800aa10:	2b04      	cmp	r3, #4
 800aa12:	d104      	bne.n	800aa1e <HAL_TIM_PWM_Start+0xba>
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	223f      	movs	r2, #63	; 0x3f
 800aa18:	2102      	movs	r1, #2
 800aa1a:	5499      	strb	r1, [r3, r2]
 800aa1c:	e01b      	b.n	800aa56 <HAL_TIM_PWM_Start+0xf2>
 800aa1e:	683b      	ldr	r3, [r7, #0]
 800aa20:	2b08      	cmp	r3, #8
 800aa22:	d104      	bne.n	800aa2e <HAL_TIM_PWM_Start+0xca>
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	2240      	movs	r2, #64	; 0x40
 800aa28:	2102      	movs	r1, #2
 800aa2a:	5499      	strb	r1, [r3, r2]
 800aa2c:	e013      	b.n	800aa56 <HAL_TIM_PWM_Start+0xf2>
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	2b0c      	cmp	r3, #12
 800aa32:	d104      	bne.n	800aa3e <HAL_TIM_PWM_Start+0xda>
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	2241      	movs	r2, #65	; 0x41
 800aa38:	2102      	movs	r1, #2
 800aa3a:	5499      	strb	r1, [r3, r2]
 800aa3c:	e00b      	b.n	800aa56 <HAL_TIM_PWM_Start+0xf2>
 800aa3e:	683b      	ldr	r3, [r7, #0]
 800aa40:	2b10      	cmp	r3, #16
 800aa42:	d104      	bne.n	800aa4e <HAL_TIM_PWM_Start+0xea>
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	2242      	movs	r2, #66	; 0x42
 800aa48:	2102      	movs	r1, #2
 800aa4a:	5499      	strb	r1, [r3, r2]
 800aa4c:	e003      	b.n	800aa56 <HAL_TIM_PWM_Start+0xf2>
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	2243      	movs	r2, #67	; 0x43
 800aa52:	2102      	movs	r1, #2
 800aa54:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	6839      	ldr	r1, [r7, #0]
 800aa5c:	2201      	movs	r2, #1
 800aa5e:	0018      	movs	r0, r3
 800aa60:	f000 fe0c 	bl	800b67c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	4a2d      	ldr	r2, [pc, #180]	; (800ab20 <HAL_TIM_PWM_Start+0x1bc>)
 800aa6a:	4293      	cmp	r3, r2
 800aa6c:	d00e      	beq.n	800aa8c <HAL_TIM_PWM_Start+0x128>
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	4a2c      	ldr	r2, [pc, #176]	; (800ab24 <HAL_TIM_PWM_Start+0x1c0>)
 800aa74:	4293      	cmp	r3, r2
 800aa76:	d009      	beq.n	800aa8c <HAL_TIM_PWM_Start+0x128>
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	4a2a      	ldr	r2, [pc, #168]	; (800ab28 <HAL_TIM_PWM_Start+0x1c4>)
 800aa7e:	4293      	cmp	r3, r2
 800aa80:	d004      	beq.n	800aa8c <HAL_TIM_PWM_Start+0x128>
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	4a29      	ldr	r2, [pc, #164]	; (800ab2c <HAL_TIM_PWM_Start+0x1c8>)
 800aa88:	4293      	cmp	r3, r2
 800aa8a:	d101      	bne.n	800aa90 <HAL_TIM_PWM_Start+0x12c>
 800aa8c:	2301      	movs	r3, #1
 800aa8e:	e000      	b.n	800aa92 <HAL_TIM_PWM_Start+0x12e>
 800aa90:	2300      	movs	r3, #0
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d008      	beq.n	800aaa8 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	2180      	movs	r1, #128	; 0x80
 800aaa2:	0209      	lsls	r1, r1, #8
 800aaa4:	430a      	orrs	r2, r1
 800aaa6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	4a1c      	ldr	r2, [pc, #112]	; (800ab20 <HAL_TIM_PWM_Start+0x1bc>)
 800aaae:	4293      	cmp	r3, r2
 800aab0:	d00f      	beq.n	800aad2 <HAL_TIM_PWM_Start+0x16e>
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681a      	ldr	r2, [r3, #0]
 800aab6:	2380      	movs	r3, #128	; 0x80
 800aab8:	05db      	lsls	r3, r3, #23
 800aaba:	429a      	cmp	r2, r3
 800aabc:	d009      	beq.n	800aad2 <HAL_TIM_PWM_Start+0x16e>
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	4a1b      	ldr	r2, [pc, #108]	; (800ab30 <HAL_TIM_PWM_Start+0x1cc>)
 800aac4:	4293      	cmp	r3, r2
 800aac6:	d004      	beq.n	800aad2 <HAL_TIM_PWM_Start+0x16e>
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	4a15      	ldr	r2, [pc, #84]	; (800ab24 <HAL_TIM_PWM_Start+0x1c0>)
 800aace:	4293      	cmp	r3, r2
 800aad0:	d116      	bne.n	800ab00 <HAL_TIM_PWM_Start+0x19c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	689b      	ldr	r3, [r3, #8]
 800aad8:	4a16      	ldr	r2, [pc, #88]	; (800ab34 <HAL_TIM_PWM_Start+0x1d0>)
 800aada:	4013      	ands	r3, r2
 800aadc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	2b06      	cmp	r3, #6
 800aae2:	d016      	beq.n	800ab12 <HAL_TIM_PWM_Start+0x1ae>
 800aae4:	68fa      	ldr	r2, [r7, #12]
 800aae6:	2380      	movs	r3, #128	; 0x80
 800aae8:	025b      	lsls	r3, r3, #9
 800aaea:	429a      	cmp	r2, r3
 800aaec:	d011      	beq.n	800ab12 <HAL_TIM_PWM_Start+0x1ae>
    {
      __HAL_TIM_ENABLE(htim);
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	681a      	ldr	r2, [r3, #0]
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	2101      	movs	r1, #1
 800aafa:	430a      	orrs	r2, r1
 800aafc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aafe:	e008      	b.n	800ab12 <HAL_TIM_PWM_Start+0x1ae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	681a      	ldr	r2, [r3, #0]
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	2101      	movs	r1, #1
 800ab0c:	430a      	orrs	r2, r1
 800ab0e:	601a      	str	r2, [r3, #0]
 800ab10:	e000      	b.n	800ab14 <HAL_TIM_PWM_Start+0x1b0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab12:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800ab14:	2300      	movs	r3, #0
}
 800ab16:	0018      	movs	r0, r3
 800ab18:	46bd      	mov	sp, r7
 800ab1a:	b004      	add	sp, #16
 800ab1c:	bd80      	pop	{r7, pc}
 800ab1e:	46c0      	nop			; (mov r8, r8)
 800ab20:	40012c00 	.word	0x40012c00
 800ab24:	40014000 	.word	0x40014000
 800ab28:	40014400 	.word	0x40014400
 800ab2c:	40014800 	.word	0x40014800
 800ab30:	40000400 	.word	0x40000400
 800ab34:	00010007 	.word	0x00010007

0800ab38 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ab38:	b580      	push	{r7, lr}
 800ab3a:	b084      	sub	sp, #16
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	60f8      	str	r0, [r7, #12]
 800ab40:	60b9      	str	r1, [r7, #8]
 800ab42:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	223c      	movs	r2, #60	; 0x3c
 800ab48:	5c9b      	ldrb	r3, [r3, r2]
 800ab4a:	2b01      	cmp	r3, #1
 800ab4c:	d101      	bne.n	800ab52 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800ab4e:	2302      	movs	r3, #2
 800ab50:	e0df      	b.n	800ad12 <HAL_TIM_PWM_ConfigChannel+0x1da>
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	223c      	movs	r2, #60	; 0x3c
 800ab56:	2101      	movs	r1, #1
 800ab58:	5499      	strb	r1, [r3, r2]
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	2b14      	cmp	r3, #20
 800ab5e:	d900      	bls.n	800ab62 <HAL_TIM_PWM_ConfigChannel+0x2a>
 800ab60:	e0d1      	b.n	800ad06 <HAL_TIM_PWM_ConfigChannel+0x1ce>
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	009a      	lsls	r2, r3, #2
 800ab66:	4b6d      	ldr	r3, [pc, #436]	; (800ad1c <HAL_TIM_PWM_ConfigChannel+0x1e4>)
 800ab68:	18d3      	adds	r3, r2, r3
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	68ba      	ldr	r2, [r7, #8]
 800ab74:	0011      	movs	r1, r2
 800ab76:	0018      	movs	r0, r3
 800ab78:	f000 fa20 	bl	800afbc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	699a      	ldr	r2, [r3, #24]
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	2108      	movs	r1, #8
 800ab88:	430a      	orrs	r2, r1
 800ab8a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	699a      	ldr	r2, [r3, #24]
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	2104      	movs	r1, #4
 800ab98:	438a      	bics	r2, r1
 800ab9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	6999      	ldr	r1, [r3, #24]
 800aba2:	68bb      	ldr	r3, [r7, #8]
 800aba4:	691a      	ldr	r2, [r3, #16]
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	430a      	orrs	r2, r1
 800abac:	619a      	str	r2, [r3, #24]
      break;
 800abae:	e0ab      	b.n	800ad08 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	68ba      	ldr	r2, [r7, #8]
 800abb6:	0011      	movs	r1, r2
 800abb8:	0018      	movs	r0, r3
 800abba:	f000 fa89 	bl	800b0d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	699a      	ldr	r2, [r3, #24]
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	2180      	movs	r1, #128	; 0x80
 800abca:	0109      	lsls	r1, r1, #4
 800abcc:	430a      	orrs	r2, r1
 800abce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	699a      	ldr	r2, [r3, #24]
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	4951      	ldr	r1, [pc, #324]	; (800ad20 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 800abdc:	400a      	ands	r2, r1
 800abde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	6999      	ldr	r1, [r3, #24]
 800abe6:	68bb      	ldr	r3, [r7, #8]
 800abe8:	691b      	ldr	r3, [r3, #16]
 800abea:	021a      	lsls	r2, r3, #8
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	430a      	orrs	r2, r1
 800abf2:	619a      	str	r2, [r3, #24]
      break;
 800abf4:	e088      	b.n	800ad08 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	68ba      	ldr	r2, [r7, #8]
 800abfc:	0011      	movs	r1, r2
 800abfe:	0018      	movs	r0, r3
 800ac00:	f000 faea 	bl	800b1d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	69da      	ldr	r2, [r3, #28]
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	2108      	movs	r1, #8
 800ac10:	430a      	orrs	r2, r1
 800ac12:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	69da      	ldr	r2, [r3, #28]
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	2104      	movs	r1, #4
 800ac20:	438a      	bics	r2, r1
 800ac22:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	69d9      	ldr	r1, [r3, #28]
 800ac2a:	68bb      	ldr	r3, [r7, #8]
 800ac2c:	691a      	ldr	r2, [r3, #16]
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	430a      	orrs	r2, r1
 800ac34:	61da      	str	r2, [r3, #28]
      break;
 800ac36:	e067      	b.n	800ad08 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	68ba      	ldr	r2, [r7, #8]
 800ac3e:	0011      	movs	r1, r2
 800ac40:	0018      	movs	r0, r3
 800ac42:	f000 fb51 	bl	800b2e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	69da      	ldr	r2, [r3, #28]
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	2180      	movs	r1, #128	; 0x80
 800ac52:	0109      	lsls	r1, r1, #4
 800ac54:	430a      	orrs	r2, r1
 800ac56:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	69da      	ldr	r2, [r3, #28]
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	492f      	ldr	r1, [pc, #188]	; (800ad20 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 800ac64:	400a      	ands	r2, r1
 800ac66:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	69d9      	ldr	r1, [r3, #28]
 800ac6e:	68bb      	ldr	r3, [r7, #8]
 800ac70:	691b      	ldr	r3, [r3, #16]
 800ac72:	021a      	lsls	r2, r3, #8
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	430a      	orrs	r2, r1
 800ac7a:	61da      	str	r2, [r3, #28]
      break;
 800ac7c:	e044      	b.n	800ad08 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	68ba      	ldr	r2, [r7, #8]
 800ac84:	0011      	movs	r1, r2
 800ac86:	0018      	movs	r0, r3
 800ac88:	f000 fb98 	bl	800b3bc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	2108      	movs	r1, #8
 800ac98:	430a      	orrs	r2, r1
 800ac9a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	2104      	movs	r1, #4
 800aca8:	438a      	bics	r2, r1
 800acaa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800acb2:	68bb      	ldr	r3, [r7, #8]
 800acb4:	691a      	ldr	r2, [r3, #16]
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	430a      	orrs	r2, r1
 800acbc:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800acbe:	e023      	b.n	800ad08 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	68ba      	ldr	r2, [r7, #8]
 800acc6:	0011      	movs	r1, r2
 800acc8:	0018      	movs	r0, r3
 800acca:	f000 fbd7 	bl	800b47c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	2180      	movs	r1, #128	; 0x80
 800acda:	0109      	lsls	r1, r1, #4
 800acdc:	430a      	orrs	r2, r1
 800acde:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	490d      	ldr	r1, [pc, #52]	; (800ad20 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 800acec:	400a      	ands	r2, r1
 800acee:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800acf6:	68bb      	ldr	r3, [r7, #8]
 800acf8:	691b      	ldr	r3, [r3, #16]
 800acfa:	021a      	lsls	r2, r3, #8
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	430a      	orrs	r2, r1
 800ad02:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800ad04:	e000      	b.n	800ad08 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    }

    default:
      break;
 800ad06:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	223c      	movs	r2, #60	; 0x3c
 800ad0c:	2100      	movs	r1, #0
 800ad0e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ad10:	2300      	movs	r3, #0
}
 800ad12:	0018      	movs	r0, r3
 800ad14:	46bd      	mov	sp, r7
 800ad16:	b004      	add	sp, #16
 800ad18:	bd80      	pop	{r7, pc}
 800ad1a:	46c0      	nop			; (mov r8, r8)
 800ad1c:	0800e23c 	.word	0x0800e23c
 800ad20:	fffffbff 	.word	0xfffffbff

0800ad24 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ad24:	b580      	push	{r7, lr}
 800ad26:	b084      	sub	sp, #16
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	6078      	str	r0, [r7, #4]
 800ad2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	223c      	movs	r2, #60	; 0x3c
 800ad32:	5c9b      	ldrb	r3, [r3, r2]
 800ad34:	2b01      	cmp	r3, #1
 800ad36:	d101      	bne.n	800ad3c <HAL_TIM_ConfigClockSource+0x18>
 800ad38:	2302      	movs	r3, #2
 800ad3a:	e0b7      	b.n	800aeac <HAL_TIM_ConfigClockSource+0x188>
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	223c      	movs	r2, #60	; 0x3c
 800ad40:	2101      	movs	r1, #1
 800ad42:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	223d      	movs	r2, #61	; 0x3d
 800ad48:	2102      	movs	r1, #2
 800ad4a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	689b      	ldr	r3, [r3, #8]
 800ad52:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	4a57      	ldr	r2, [pc, #348]	; (800aeb4 <HAL_TIM_ConfigClockSource+0x190>)
 800ad58:	4013      	ands	r3, r2
 800ad5a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	4a56      	ldr	r2, [pc, #344]	; (800aeb8 <HAL_TIM_ConfigClockSource+0x194>)
 800ad60:	4013      	ands	r3, r2
 800ad62:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	68fa      	ldr	r2, [r7, #12]
 800ad6a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ad6c:	683b      	ldr	r3, [r7, #0]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	2280      	movs	r2, #128	; 0x80
 800ad72:	0192      	lsls	r2, r2, #6
 800ad74:	4293      	cmp	r3, r2
 800ad76:	d040      	beq.n	800adfa <HAL_TIM_ConfigClockSource+0xd6>
 800ad78:	2280      	movs	r2, #128	; 0x80
 800ad7a:	0192      	lsls	r2, r2, #6
 800ad7c:	4293      	cmp	r3, r2
 800ad7e:	d900      	bls.n	800ad82 <HAL_TIM_ConfigClockSource+0x5e>
 800ad80:	e088      	b.n	800ae94 <HAL_TIM_ConfigClockSource+0x170>
 800ad82:	2280      	movs	r2, #128	; 0x80
 800ad84:	0152      	lsls	r2, r2, #5
 800ad86:	4293      	cmp	r3, r2
 800ad88:	d100      	bne.n	800ad8c <HAL_TIM_ConfigClockSource+0x68>
 800ad8a:	e085      	b.n	800ae98 <HAL_TIM_ConfigClockSource+0x174>
 800ad8c:	2280      	movs	r2, #128	; 0x80
 800ad8e:	0152      	lsls	r2, r2, #5
 800ad90:	4293      	cmp	r3, r2
 800ad92:	d900      	bls.n	800ad96 <HAL_TIM_ConfigClockSource+0x72>
 800ad94:	e07e      	b.n	800ae94 <HAL_TIM_ConfigClockSource+0x170>
 800ad96:	2b70      	cmp	r3, #112	; 0x70
 800ad98:	d018      	beq.n	800adcc <HAL_TIM_ConfigClockSource+0xa8>
 800ad9a:	d900      	bls.n	800ad9e <HAL_TIM_ConfigClockSource+0x7a>
 800ad9c:	e07a      	b.n	800ae94 <HAL_TIM_ConfigClockSource+0x170>
 800ad9e:	2b60      	cmp	r3, #96	; 0x60
 800ada0:	d04f      	beq.n	800ae42 <HAL_TIM_ConfigClockSource+0x11e>
 800ada2:	d900      	bls.n	800ada6 <HAL_TIM_ConfigClockSource+0x82>
 800ada4:	e076      	b.n	800ae94 <HAL_TIM_ConfigClockSource+0x170>
 800ada6:	2b50      	cmp	r3, #80	; 0x50
 800ada8:	d03b      	beq.n	800ae22 <HAL_TIM_ConfigClockSource+0xfe>
 800adaa:	d900      	bls.n	800adae <HAL_TIM_ConfigClockSource+0x8a>
 800adac:	e072      	b.n	800ae94 <HAL_TIM_ConfigClockSource+0x170>
 800adae:	2b40      	cmp	r3, #64	; 0x40
 800adb0:	d057      	beq.n	800ae62 <HAL_TIM_ConfigClockSource+0x13e>
 800adb2:	d900      	bls.n	800adb6 <HAL_TIM_ConfigClockSource+0x92>
 800adb4:	e06e      	b.n	800ae94 <HAL_TIM_ConfigClockSource+0x170>
 800adb6:	2b30      	cmp	r3, #48	; 0x30
 800adb8:	d063      	beq.n	800ae82 <HAL_TIM_ConfigClockSource+0x15e>
 800adba:	d86b      	bhi.n	800ae94 <HAL_TIM_ConfigClockSource+0x170>
 800adbc:	2b20      	cmp	r3, #32
 800adbe:	d060      	beq.n	800ae82 <HAL_TIM_ConfigClockSource+0x15e>
 800adc0:	d868      	bhi.n	800ae94 <HAL_TIM_ConfigClockSource+0x170>
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d05d      	beq.n	800ae82 <HAL_TIM_ConfigClockSource+0x15e>
 800adc6:	2b10      	cmp	r3, #16
 800adc8:	d05b      	beq.n	800ae82 <HAL_TIM_ConfigClockSource+0x15e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800adca:	e063      	b.n	800ae94 <HAL_TIM_ConfigClockSource+0x170>
      TIM_ETR_SetConfig(htim->Instance,
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	6818      	ldr	r0, [r3, #0]
 800add0:	683b      	ldr	r3, [r7, #0]
 800add2:	6899      	ldr	r1, [r3, #8]
 800add4:	683b      	ldr	r3, [r7, #0]
 800add6:	685a      	ldr	r2, [r3, #4]
 800add8:	683b      	ldr	r3, [r7, #0]
 800adda:	68db      	ldr	r3, [r3, #12]
 800addc:	f000 fc2e 	bl	800b63c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	689b      	ldr	r3, [r3, #8]
 800ade6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	2277      	movs	r2, #119	; 0x77
 800adec:	4313      	orrs	r3, r2
 800adee:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	68fa      	ldr	r2, [r7, #12]
 800adf6:	609a      	str	r2, [r3, #8]
      break;
 800adf8:	e04f      	b.n	800ae9a <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	6818      	ldr	r0, [r3, #0]
 800adfe:	683b      	ldr	r3, [r7, #0]
 800ae00:	6899      	ldr	r1, [r3, #8]
 800ae02:	683b      	ldr	r3, [r7, #0]
 800ae04:	685a      	ldr	r2, [r3, #4]
 800ae06:	683b      	ldr	r3, [r7, #0]
 800ae08:	68db      	ldr	r3, [r3, #12]
 800ae0a:	f000 fc17 	bl	800b63c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	689a      	ldr	r2, [r3, #8]
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	2180      	movs	r1, #128	; 0x80
 800ae1a:	01c9      	lsls	r1, r1, #7
 800ae1c:	430a      	orrs	r2, r1
 800ae1e:	609a      	str	r2, [r3, #8]
      break;
 800ae20:	e03b      	b.n	800ae9a <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	6818      	ldr	r0, [r3, #0]
 800ae26:	683b      	ldr	r3, [r7, #0]
 800ae28:	6859      	ldr	r1, [r3, #4]
 800ae2a:	683b      	ldr	r3, [r7, #0]
 800ae2c:	68db      	ldr	r3, [r3, #12]
 800ae2e:	001a      	movs	r2, r3
 800ae30:	f000 fb88 	bl	800b544 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	2150      	movs	r1, #80	; 0x50
 800ae3a:	0018      	movs	r0, r3
 800ae3c:	f000 fbe2 	bl	800b604 <TIM_ITRx_SetConfig>
      break;
 800ae40:	e02b      	b.n	800ae9a <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	6818      	ldr	r0, [r3, #0]
 800ae46:	683b      	ldr	r3, [r7, #0]
 800ae48:	6859      	ldr	r1, [r3, #4]
 800ae4a:	683b      	ldr	r3, [r7, #0]
 800ae4c:	68db      	ldr	r3, [r3, #12]
 800ae4e:	001a      	movs	r2, r3
 800ae50:	f000 fba6 	bl	800b5a0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	2160      	movs	r1, #96	; 0x60
 800ae5a:	0018      	movs	r0, r3
 800ae5c:	f000 fbd2 	bl	800b604 <TIM_ITRx_SetConfig>
      break;
 800ae60:	e01b      	b.n	800ae9a <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	6818      	ldr	r0, [r3, #0]
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	6859      	ldr	r1, [r3, #4]
 800ae6a:	683b      	ldr	r3, [r7, #0]
 800ae6c:	68db      	ldr	r3, [r3, #12]
 800ae6e:	001a      	movs	r2, r3
 800ae70:	f000 fb68 	bl	800b544 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	2140      	movs	r1, #64	; 0x40
 800ae7a:	0018      	movs	r0, r3
 800ae7c:	f000 fbc2 	bl	800b604 <TIM_ITRx_SetConfig>
      break;
 800ae80:	e00b      	b.n	800ae9a <HAL_TIM_ConfigClockSource+0x176>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	681a      	ldr	r2, [r3, #0]
 800ae86:	683b      	ldr	r3, [r7, #0]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	0019      	movs	r1, r3
 800ae8c:	0010      	movs	r0, r2
 800ae8e:	f000 fbb9 	bl	800b604 <TIM_ITRx_SetConfig>
        break;
 800ae92:	e002      	b.n	800ae9a <HAL_TIM_ConfigClockSource+0x176>
      break;
 800ae94:	46c0      	nop			; (mov r8, r8)
 800ae96:	e000      	b.n	800ae9a <HAL_TIM_ConfigClockSource+0x176>
      break;
 800ae98:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	223d      	movs	r2, #61	; 0x3d
 800ae9e:	2101      	movs	r1, #1
 800aea0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	223c      	movs	r2, #60	; 0x3c
 800aea6:	2100      	movs	r1, #0
 800aea8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800aeaa:	2300      	movs	r3, #0
}
 800aeac:	0018      	movs	r0, r3
 800aeae:	46bd      	mov	sp, r7
 800aeb0:	b004      	add	sp, #16
 800aeb2:	bd80      	pop	{r7, pc}
 800aeb4:	ffceff88 	.word	0xffceff88
 800aeb8:	ffff00ff 	.word	0xffff00ff

0800aebc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800aebc:	b580      	push	{r7, lr}
 800aebe:	b084      	sub	sp, #16
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	6078      	str	r0, [r7, #4]
 800aec4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	4a34      	ldr	r2, [pc, #208]	; (800afa0 <TIM_Base_SetConfig+0xe4>)
 800aed0:	4293      	cmp	r3, r2
 800aed2:	d008      	beq.n	800aee6 <TIM_Base_SetConfig+0x2a>
 800aed4:	687a      	ldr	r2, [r7, #4]
 800aed6:	2380      	movs	r3, #128	; 0x80
 800aed8:	05db      	lsls	r3, r3, #23
 800aeda:	429a      	cmp	r2, r3
 800aedc:	d003      	beq.n	800aee6 <TIM_Base_SetConfig+0x2a>
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	4a30      	ldr	r2, [pc, #192]	; (800afa4 <TIM_Base_SetConfig+0xe8>)
 800aee2:	4293      	cmp	r3, r2
 800aee4:	d108      	bne.n	800aef8 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	2270      	movs	r2, #112	; 0x70
 800aeea:	4393      	bics	r3, r2
 800aeec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800aeee:	683b      	ldr	r3, [r7, #0]
 800aef0:	685b      	ldr	r3, [r3, #4]
 800aef2:	68fa      	ldr	r2, [r7, #12]
 800aef4:	4313      	orrs	r3, r2
 800aef6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	4a29      	ldr	r2, [pc, #164]	; (800afa0 <TIM_Base_SetConfig+0xe4>)
 800aefc:	4293      	cmp	r3, r2
 800aefe:	d018      	beq.n	800af32 <TIM_Base_SetConfig+0x76>
 800af00:	687a      	ldr	r2, [r7, #4]
 800af02:	2380      	movs	r3, #128	; 0x80
 800af04:	05db      	lsls	r3, r3, #23
 800af06:	429a      	cmp	r2, r3
 800af08:	d013      	beq.n	800af32 <TIM_Base_SetConfig+0x76>
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	4a25      	ldr	r2, [pc, #148]	; (800afa4 <TIM_Base_SetConfig+0xe8>)
 800af0e:	4293      	cmp	r3, r2
 800af10:	d00f      	beq.n	800af32 <TIM_Base_SetConfig+0x76>
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	4a24      	ldr	r2, [pc, #144]	; (800afa8 <TIM_Base_SetConfig+0xec>)
 800af16:	4293      	cmp	r3, r2
 800af18:	d00b      	beq.n	800af32 <TIM_Base_SetConfig+0x76>
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	4a23      	ldr	r2, [pc, #140]	; (800afac <TIM_Base_SetConfig+0xf0>)
 800af1e:	4293      	cmp	r3, r2
 800af20:	d007      	beq.n	800af32 <TIM_Base_SetConfig+0x76>
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	4a22      	ldr	r2, [pc, #136]	; (800afb0 <TIM_Base_SetConfig+0xf4>)
 800af26:	4293      	cmp	r3, r2
 800af28:	d003      	beq.n	800af32 <TIM_Base_SetConfig+0x76>
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	4a21      	ldr	r2, [pc, #132]	; (800afb4 <TIM_Base_SetConfig+0xf8>)
 800af2e:	4293      	cmp	r3, r2
 800af30:	d108      	bne.n	800af44 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	4a20      	ldr	r2, [pc, #128]	; (800afb8 <TIM_Base_SetConfig+0xfc>)
 800af36:	4013      	ands	r3, r2
 800af38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800af3a:	683b      	ldr	r3, [r7, #0]
 800af3c:	68db      	ldr	r3, [r3, #12]
 800af3e:	68fa      	ldr	r2, [r7, #12]
 800af40:	4313      	orrs	r3, r2
 800af42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	2280      	movs	r2, #128	; 0x80
 800af48:	4393      	bics	r3, r2
 800af4a:	001a      	movs	r2, r3
 800af4c:	683b      	ldr	r3, [r7, #0]
 800af4e:	695b      	ldr	r3, [r3, #20]
 800af50:	4313      	orrs	r3, r2
 800af52:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	68fa      	ldr	r2, [r7, #12]
 800af58:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800af5a:	683b      	ldr	r3, [r7, #0]
 800af5c:	689a      	ldr	r2, [r3, #8]
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800af62:	683b      	ldr	r3, [r7, #0]
 800af64:	681a      	ldr	r2, [r3, #0]
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	4a0c      	ldr	r2, [pc, #48]	; (800afa0 <TIM_Base_SetConfig+0xe4>)
 800af6e:	4293      	cmp	r3, r2
 800af70:	d00b      	beq.n	800af8a <TIM_Base_SetConfig+0xce>
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	4a0d      	ldr	r2, [pc, #52]	; (800afac <TIM_Base_SetConfig+0xf0>)
 800af76:	4293      	cmp	r3, r2
 800af78:	d007      	beq.n	800af8a <TIM_Base_SetConfig+0xce>
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	4a0c      	ldr	r2, [pc, #48]	; (800afb0 <TIM_Base_SetConfig+0xf4>)
 800af7e:	4293      	cmp	r3, r2
 800af80:	d003      	beq.n	800af8a <TIM_Base_SetConfig+0xce>
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	4a0b      	ldr	r2, [pc, #44]	; (800afb4 <TIM_Base_SetConfig+0xf8>)
 800af86:	4293      	cmp	r3, r2
 800af88:	d103      	bne.n	800af92 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800af8a:	683b      	ldr	r3, [r7, #0]
 800af8c:	691a      	ldr	r2, [r3, #16]
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	2201      	movs	r2, #1
 800af96:	615a      	str	r2, [r3, #20]
}
 800af98:	46c0      	nop			; (mov r8, r8)
 800af9a:	46bd      	mov	sp, r7
 800af9c:	b004      	add	sp, #16
 800af9e:	bd80      	pop	{r7, pc}
 800afa0:	40012c00 	.word	0x40012c00
 800afa4:	40000400 	.word	0x40000400
 800afa8:	40002000 	.word	0x40002000
 800afac:	40014000 	.word	0x40014000
 800afb0:	40014400 	.word	0x40014400
 800afb4:	40014800 	.word	0x40014800
 800afb8:	fffffcff 	.word	0xfffffcff

0800afbc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800afbc:	b580      	push	{r7, lr}
 800afbe:	b086      	sub	sp, #24
 800afc0:	af00      	add	r7, sp, #0
 800afc2:	6078      	str	r0, [r7, #4]
 800afc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	6a1b      	ldr	r3, [r3, #32]
 800afca:	2201      	movs	r2, #1
 800afcc:	4393      	bics	r3, r2
 800afce:	001a      	movs	r2, r3
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	6a1b      	ldr	r3, [r3, #32]
 800afd8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	685b      	ldr	r3, [r3, #4]
 800afde:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	699b      	ldr	r3, [r3, #24]
 800afe4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	4a32      	ldr	r2, [pc, #200]	; (800b0b4 <TIM_OC1_SetConfig+0xf8>)
 800afea:	4013      	ands	r3, r2
 800afec:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	2203      	movs	r2, #3
 800aff2:	4393      	bics	r3, r2
 800aff4:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800aff6:	683b      	ldr	r3, [r7, #0]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	68fa      	ldr	r2, [r7, #12]
 800affc:	4313      	orrs	r3, r2
 800affe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b000:	697b      	ldr	r3, [r7, #20]
 800b002:	2202      	movs	r2, #2
 800b004:	4393      	bics	r3, r2
 800b006:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b008:	683b      	ldr	r3, [r7, #0]
 800b00a:	689b      	ldr	r3, [r3, #8]
 800b00c:	697a      	ldr	r2, [r7, #20]
 800b00e:	4313      	orrs	r3, r2
 800b010:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	4a28      	ldr	r2, [pc, #160]	; (800b0b8 <TIM_OC1_SetConfig+0xfc>)
 800b016:	4293      	cmp	r3, r2
 800b018:	d00b      	beq.n	800b032 <TIM_OC1_SetConfig+0x76>
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	4a27      	ldr	r2, [pc, #156]	; (800b0bc <TIM_OC1_SetConfig+0x100>)
 800b01e:	4293      	cmp	r3, r2
 800b020:	d007      	beq.n	800b032 <TIM_OC1_SetConfig+0x76>
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	4a26      	ldr	r2, [pc, #152]	; (800b0c0 <TIM_OC1_SetConfig+0x104>)
 800b026:	4293      	cmp	r3, r2
 800b028:	d003      	beq.n	800b032 <TIM_OC1_SetConfig+0x76>
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	4a25      	ldr	r2, [pc, #148]	; (800b0c4 <TIM_OC1_SetConfig+0x108>)
 800b02e:	4293      	cmp	r3, r2
 800b030:	d10c      	bne.n	800b04c <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b032:	697b      	ldr	r3, [r7, #20]
 800b034:	2208      	movs	r2, #8
 800b036:	4393      	bics	r3, r2
 800b038:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b03a:	683b      	ldr	r3, [r7, #0]
 800b03c:	68db      	ldr	r3, [r3, #12]
 800b03e:	697a      	ldr	r2, [r7, #20]
 800b040:	4313      	orrs	r3, r2
 800b042:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b044:	697b      	ldr	r3, [r7, #20]
 800b046:	2204      	movs	r2, #4
 800b048:	4393      	bics	r3, r2
 800b04a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	4a1a      	ldr	r2, [pc, #104]	; (800b0b8 <TIM_OC1_SetConfig+0xfc>)
 800b050:	4293      	cmp	r3, r2
 800b052:	d00b      	beq.n	800b06c <TIM_OC1_SetConfig+0xb0>
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	4a19      	ldr	r2, [pc, #100]	; (800b0bc <TIM_OC1_SetConfig+0x100>)
 800b058:	4293      	cmp	r3, r2
 800b05a:	d007      	beq.n	800b06c <TIM_OC1_SetConfig+0xb0>
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	4a18      	ldr	r2, [pc, #96]	; (800b0c0 <TIM_OC1_SetConfig+0x104>)
 800b060:	4293      	cmp	r3, r2
 800b062:	d003      	beq.n	800b06c <TIM_OC1_SetConfig+0xb0>
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	4a17      	ldr	r2, [pc, #92]	; (800b0c4 <TIM_OC1_SetConfig+0x108>)
 800b068:	4293      	cmp	r3, r2
 800b06a:	d111      	bne.n	800b090 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b06c:	693b      	ldr	r3, [r7, #16]
 800b06e:	4a16      	ldr	r2, [pc, #88]	; (800b0c8 <TIM_OC1_SetConfig+0x10c>)
 800b070:	4013      	ands	r3, r2
 800b072:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b074:	693b      	ldr	r3, [r7, #16]
 800b076:	4a15      	ldr	r2, [pc, #84]	; (800b0cc <TIM_OC1_SetConfig+0x110>)
 800b078:	4013      	ands	r3, r2
 800b07a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b07c:	683b      	ldr	r3, [r7, #0]
 800b07e:	695b      	ldr	r3, [r3, #20]
 800b080:	693a      	ldr	r2, [r7, #16]
 800b082:	4313      	orrs	r3, r2
 800b084:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b086:	683b      	ldr	r3, [r7, #0]
 800b088:	699b      	ldr	r3, [r3, #24]
 800b08a:	693a      	ldr	r2, [r7, #16]
 800b08c:	4313      	orrs	r3, r2
 800b08e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	693a      	ldr	r2, [r7, #16]
 800b094:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	68fa      	ldr	r2, [r7, #12]
 800b09a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b09c:	683b      	ldr	r3, [r7, #0]
 800b09e:	685a      	ldr	r2, [r3, #4]
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	697a      	ldr	r2, [r7, #20]
 800b0a8:	621a      	str	r2, [r3, #32]
}
 800b0aa:	46c0      	nop			; (mov r8, r8)
 800b0ac:	46bd      	mov	sp, r7
 800b0ae:	b006      	add	sp, #24
 800b0b0:	bd80      	pop	{r7, pc}
 800b0b2:	46c0      	nop			; (mov r8, r8)
 800b0b4:	fffeff8f 	.word	0xfffeff8f
 800b0b8:	40012c00 	.word	0x40012c00
 800b0bc:	40014000 	.word	0x40014000
 800b0c0:	40014400 	.word	0x40014400
 800b0c4:	40014800 	.word	0x40014800
 800b0c8:	fffffeff 	.word	0xfffffeff
 800b0cc:	fffffdff 	.word	0xfffffdff

0800b0d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b086      	sub	sp, #24
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]
 800b0d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	6a1b      	ldr	r3, [r3, #32]
 800b0de:	2210      	movs	r2, #16
 800b0e0:	4393      	bics	r3, r2
 800b0e2:	001a      	movs	r2, r3
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	6a1b      	ldr	r3, [r3, #32]
 800b0ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	685b      	ldr	r3, [r3, #4]
 800b0f2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	699b      	ldr	r3, [r3, #24]
 800b0f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	4a2e      	ldr	r2, [pc, #184]	; (800b1b8 <TIM_OC2_SetConfig+0xe8>)
 800b0fe:	4013      	ands	r3, r2
 800b100:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	4a2d      	ldr	r2, [pc, #180]	; (800b1bc <TIM_OC2_SetConfig+0xec>)
 800b106:	4013      	ands	r3, r2
 800b108:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b10a:	683b      	ldr	r3, [r7, #0]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	021b      	lsls	r3, r3, #8
 800b110:	68fa      	ldr	r2, [r7, #12]
 800b112:	4313      	orrs	r3, r2
 800b114:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b116:	697b      	ldr	r3, [r7, #20]
 800b118:	2220      	movs	r2, #32
 800b11a:	4393      	bics	r3, r2
 800b11c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b11e:	683b      	ldr	r3, [r7, #0]
 800b120:	689b      	ldr	r3, [r3, #8]
 800b122:	011b      	lsls	r3, r3, #4
 800b124:	697a      	ldr	r2, [r7, #20]
 800b126:	4313      	orrs	r3, r2
 800b128:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	4a24      	ldr	r2, [pc, #144]	; (800b1c0 <TIM_OC2_SetConfig+0xf0>)
 800b12e:	4293      	cmp	r3, r2
 800b130:	d10d      	bne.n	800b14e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b132:	697b      	ldr	r3, [r7, #20]
 800b134:	2280      	movs	r2, #128	; 0x80
 800b136:	4393      	bics	r3, r2
 800b138:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b13a:	683b      	ldr	r3, [r7, #0]
 800b13c:	68db      	ldr	r3, [r3, #12]
 800b13e:	011b      	lsls	r3, r3, #4
 800b140:	697a      	ldr	r2, [r7, #20]
 800b142:	4313      	orrs	r3, r2
 800b144:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b146:	697b      	ldr	r3, [r7, #20]
 800b148:	2240      	movs	r2, #64	; 0x40
 800b14a:	4393      	bics	r3, r2
 800b14c:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	4a1b      	ldr	r2, [pc, #108]	; (800b1c0 <TIM_OC2_SetConfig+0xf0>)
 800b152:	4293      	cmp	r3, r2
 800b154:	d00b      	beq.n	800b16e <TIM_OC2_SetConfig+0x9e>
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	4a1a      	ldr	r2, [pc, #104]	; (800b1c4 <TIM_OC2_SetConfig+0xf4>)
 800b15a:	4293      	cmp	r3, r2
 800b15c:	d007      	beq.n	800b16e <TIM_OC2_SetConfig+0x9e>
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	4a19      	ldr	r2, [pc, #100]	; (800b1c8 <TIM_OC2_SetConfig+0xf8>)
 800b162:	4293      	cmp	r3, r2
 800b164:	d003      	beq.n	800b16e <TIM_OC2_SetConfig+0x9e>
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	4a18      	ldr	r2, [pc, #96]	; (800b1cc <TIM_OC2_SetConfig+0xfc>)
 800b16a:	4293      	cmp	r3, r2
 800b16c:	d113      	bne.n	800b196 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b16e:	693b      	ldr	r3, [r7, #16]
 800b170:	4a17      	ldr	r2, [pc, #92]	; (800b1d0 <TIM_OC2_SetConfig+0x100>)
 800b172:	4013      	ands	r3, r2
 800b174:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b176:	693b      	ldr	r3, [r7, #16]
 800b178:	4a16      	ldr	r2, [pc, #88]	; (800b1d4 <TIM_OC2_SetConfig+0x104>)
 800b17a:	4013      	ands	r3, r2
 800b17c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b17e:	683b      	ldr	r3, [r7, #0]
 800b180:	695b      	ldr	r3, [r3, #20]
 800b182:	009b      	lsls	r3, r3, #2
 800b184:	693a      	ldr	r2, [r7, #16]
 800b186:	4313      	orrs	r3, r2
 800b188:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b18a:	683b      	ldr	r3, [r7, #0]
 800b18c:	699b      	ldr	r3, [r3, #24]
 800b18e:	009b      	lsls	r3, r3, #2
 800b190:	693a      	ldr	r2, [r7, #16]
 800b192:	4313      	orrs	r3, r2
 800b194:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	693a      	ldr	r2, [r7, #16]
 800b19a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	68fa      	ldr	r2, [r7, #12]
 800b1a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b1a2:	683b      	ldr	r3, [r7, #0]
 800b1a4:	685a      	ldr	r2, [r3, #4]
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	697a      	ldr	r2, [r7, #20]
 800b1ae:	621a      	str	r2, [r3, #32]
}
 800b1b0:	46c0      	nop			; (mov r8, r8)
 800b1b2:	46bd      	mov	sp, r7
 800b1b4:	b006      	add	sp, #24
 800b1b6:	bd80      	pop	{r7, pc}
 800b1b8:	feff8fff 	.word	0xfeff8fff
 800b1bc:	fffffcff 	.word	0xfffffcff
 800b1c0:	40012c00 	.word	0x40012c00
 800b1c4:	40014000 	.word	0x40014000
 800b1c8:	40014400 	.word	0x40014400
 800b1cc:	40014800 	.word	0x40014800
 800b1d0:	fffffbff 	.word	0xfffffbff
 800b1d4:	fffff7ff 	.word	0xfffff7ff

0800b1d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b1d8:	b580      	push	{r7, lr}
 800b1da:	b086      	sub	sp, #24
 800b1dc:	af00      	add	r7, sp, #0
 800b1de:	6078      	str	r0, [r7, #4]
 800b1e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	6a1b      	ldr	r3, [r3, #32]
 800b1e6:	4a35      	ldr	r2, [pc, #212]	; (800b2bc <TIM_OC3_SetConfig+0xe4>)
 800b1e8:	401a      	ands	r2, r3
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	6a1b      	ldr	r3, [r3, #32]
 800b1f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	685b      	ldr	r3, [r3, #4]
 800b1f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	69db      	ldr	r3, [r3, #28]
 800b1fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	4a2f      	ldr	r2, [pc, #188]	; (800b2c0 <TIM_OC3_SetConfig+0xe8>)
 800b204:	4013      	ands	r3, r2
 800b206:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	2203      	movs	r2, #3
 800b20c:	4393      	bics	r3, r2
 800b20e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b210:	683b      	ldr	r3, [r7, #0]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	68fa      	ldr	r2, [r7, #12]
 800b216:	4313      	orrs	r3, r2
 800b218:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b21a:	697b      	ldr	r3, [r7, #20]
 800b21c:	4a29      	ldr	r2, [pc, #164]	; (800b2c4 <TIM_OC3_SetConfig+0xec>)
 800b21e:	4013      	ands	r3, r2
 800b220:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b222:	683b      	ldr	r3, [r7, #0]
 800b224:	689b      	ldr	r3, [r3, #8]
 800b226:	021b      	lsls	r3, r3, #8
 800b228:	697a      	ldr	r2, [r7, #20]
 800b22a:	4313      	orrs	r3, r2
 800b22c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	4a25      	ldr	r2, [pc, #148]	; (800b2c8 <TIM_OC3_SetConfig+0xf0>)
 800b232:	4293      	cmp	r3, r2
 800b234:	d10d      	bne.n	800b252 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b236:	697b      	ldr	r3, [r7, #20]
 800b238:	4a24      	ldr	r2, [pc, #144]	; (800b2cc <TIM_OC3_SetConfig+0xf4>)
 800b23a:	4013      	ands	r3, r2
 800b23c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b23e:	683b      	ldr	r3, [r7, #0]
 800b240:	68db      	ldr	r3, [r3, #12]
 800b242:	021b      	lsls	r3, r3, #8
 800b244:	697a      	ldr	r2, [r7, #20]
 800b246:	4313      	orrs	r3, r2
 800b248:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b24a:	697b      	ldr	r3, [r7, #20]
 800b24c:	4a20      	ldr	r2, [pc, #128]	; (800b2d0 <TIM_OC3_SetConfig+0xf8>)
 800b24e:	4013      	ands	r3, r2
 800b250:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	4a1c      	ldr	r2, [pc, #112]	; (800b2c8 <TIM_OC3_SetConfig+0xf0>)
 800b256:	4293      	cmp	r3, r2
 800b258:	d00b      	beq.n	800b272 <TIM_OC3_SetConfig+0x9a>
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	4a1d      	ldr	r2, [pc, #116]	; (800b2d4 <TIM_OC3_SetConfig+0xfc>)
 800b25e:	4293      	cmp	r3, r2
 800b260:	d007      	beq.n	800b272 <TIM_OC3_SetConfig+0x9a>
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	4a1c      	ldr	r2, [pc, #112]	; (800b2d8 <TIM_OC3_SetConfig+0x100>)
 800b266:	4293      	cmp	r3, r2
 800b268:	d003      	beq.n	800b272 <TIM_OC3_SetConfig+0x9a>
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	4a1b      	ldr	r2, [pc, #108]	; (800b2dc <TIM_OC3_SetConfig+0x104>)
 800b26e:	4293      	cmp	r3, r2
 800b270:	d113      	bne.n	800b29a <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b272:	693b      	ldr	r3, [r7, #16]
 800b274:	4a1a      	ldr	r2, [pc, #104]	; (800b2e0 <TIM_OC3_SetConfig+0x108>)
 800b276:	4013      	ands	r3, r2
 800b278:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b27a:	693b      	ldr	r3, [r7, #16]
 800b27c:	4a19      	ldr	r2, [pc, #100]	; (800b2e4 <TIM_OC3_SetConfig+0x10c>)
 800b27e:	4013      	ands	r3, r2
 800b280:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b282:	683b      	ldr	r3, [r7, #0]
 800b284:	695b      	ldr	r3, [r3, #20]
 800b286:	011b      	lsls	r3, r3, #4
 800b288:	693a      	ldr	r2, [r7, #16]
 800b28a:	4313      	orrs	r3, r2
 800b28c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b28e:	683b      	ldr	r3, [r7, #0]
 800b290:	699b      	ldr	r3, [r3, #24]
 800b292:	011b      	lsls	r3, r3, #4
 800b294:	693a      	ldr	r2, [r7, #16]
 800b296:	4313      	orrs	r3, r2
 800b298:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	693a      	ldr	r2, [r7, #16]
 800b29e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	68fa      	ldr	r2, [r7, #12]
 800b2a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b2a6:	683b      	ldr	r3, [r7, #0]
 800b2a8:	685a      	ldr	r2, [r3, #4]
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	697a      	ldr	r2, [r7, #20]
 800b2b2:	621a      	str	r2, [r3, #32]
}
 800b2b4:	46c0      	nop			; (mov r8, r8)
 800b2b6:	46bd      	mov	sp, r7
 800b2b8:	b006      	add	sp, #24
 800b2ba:	bd80      	pop	{r7, pc}
 800b2bc:	fffffeff 	.word	0xfffffeff
 800b2c0:	fffeff8f 	.word	0xfffeff8f
 800b2c4:	fffffdff 	.word	0xfffffdff
 800b2c8:	40012c00 	.word	0x40012c00
 800b2cc:	fffff7ff 	.word	0xfffff7ff
 800b2d0:	fffffbff 	.word	0xfffffbff
 800b2d4:	40014000 	.word	0x40014000
 800b2d8:	40014400 	.word	0x40014400
 800b2dc:	40014800 	.word	0x40014800
 800b2e0:	ffffefff 	.word	0xffffefff
 800b2e4:	ffffdfff 	.word	0xffffdfff

0800b2e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b086      	sub	sp, #24
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
 800b2f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	6a1b      	ldr	r3, [r3, #32]
 800b2f6:	4a28      	ldr	r2, [pc, #160]	; (800b398 <TIM_OC4_SetConfig+0xb0>)
 800b2f8:	401a      	ands	r2, r3
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	6a1b      	ldr	r3, [r3, #32]
 800b302:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	685b      	ldr	r3, [r3, #4]
 800b308:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	69db      	ldr	r3, [r3, #28]
 800b30e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	4a22      	ldr	r2, [pc, #136]	; (800b39c <TIM_OC4_SetConfig+0xb4>)
 800b314:	4013      	ands	r3, r2
 800b316:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	4a21      	ldr	r2, [pc, #132]	; (800b3a0 <TIM_OC4_SetConfig+0xb8>)
 800b31c:	4013      	ands	r3, r2
 800b31e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b320:	683b      	ldr	r3, [r7, #0]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	021b      	lsls	r3, r3, #8
 800b326:	68fa      	ldr	r2, [r7, #12]
 800b328:	4313      	orrs	r3, r2
 800b32a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b32c:	693b      	ldr	r3, [r7, #16]
 800b32e:	4a1d      	ldr	r2, [pc, #116]	; (800b3a4 <TIM_OC4_SetConfig+0xbc>)
 800b330:	4013      	ands	r3, r2
 800b332:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b334:	683b      	ldr	r3, [r7, #0]
 800b336:	689b      	ldr	r3, [r3, #8]
 800b338:	031b      	lsls	r3, r3, #12
 800b33a:	693a      	ldr	r2, [r7, #16]
 800b33c:	4313      	orrs	r3, r2
 800b33e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	4a19      	ldr	r2, [pc, #100]	; (800b3a8 <TIM_OC4_SetConfig+0xc0>)
 800b344:	4293      	cmp	r3, r2
 800b346:	d00b      	beq.n	800b360 <TIM_OC4_SetConfig+0x78>
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	4a18      	ldr	r2, [pc, #96]	; (800b3ac <TIM_OC4_SetConfig+0xc4>)
 800b34c:	4293      	cmp	r3, r2
 800b34e:	d007      	beq.n	800b360 <TIM_OC4_SetConfig+0x78>
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	4a17      	ldr	r2, [pc, #92]	; (800b3b0 <TIM_OC4_SetConfig+0xc8>)
 800b354:	4293      	cmp	r3, r2
 800b356:	d003      	beq.n	800b360 <TIM_OC4_SetConfig+0x78>
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	4a16      	ldr	r2, [pc, #88]	; (800b3b4 <TIM_OC4_SetConfig+0xcc>)
 800b35c:	4293      	cmp	r3, r2
 800b35e:	d109      	bne.n	800b374 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b360:	697b      	ldr	r3, [r7, #20]
 800b362:	4a15      	ldr	r2, [pc, #84]	; (800b3b8 <TIM_OC4_SetConfig+0xd0>)
 800b364:	4013      	ands	r3, r2
 800b366:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b368:	683b      	ldr	r3, [r7, #0]
 800b36a:	695b      	ldr	r3, [r3, #20]
 800b36c:	019b      	lsls	r3, r3, #6
 800b36e:	697a      	ldr	r2, [r7, #20]
 800b370:	4313      	orrs	r3, r2
 800b372:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	697a      	ldr	r2, [r7, #20]
 800b378:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	68fa      	ldr	r2, [r7, #12]
 800b37e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b380:	683b      	ldr	r3, [r7, #0]
 800b382:	685a      	ldr	r2, [r3, #4]
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	693a      	ldr	r2, [r7, #16]
 800b38c:	621a      	str	r2, [r3, #32]
}
 800b38e:	46c0      	nop			; (mov r8, r8)
 800b390:	46bd      	mov	sp, r7
 800b392:	b006      	add	sp, #24
 800b394:	bd80      	pop	{r7, pc}
 800b396:	46c0      	nop			; (mov r8, r8)
 800b398:	ffffefff 	.word	0xffffefff
 800b39c:	feff8fff 	.word	0xfeff8fff
 800b3a0:	fffffcff 	.word	0xfffffcff
 800b3a4:	ffffdfff 	.word	0xffffdfff
 800b3a8:	40012c00 	.word	0x40012c00
 800b3ac:	40014000 	.word	0x40014000
 800b3b0:	40014400 	.word	0x40014400
 800b3b4:	40014800 	.word	0x40014800
 800b3b8:	ffffbfff 	.word	0xffffbfff

0800b3bc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800b3bc:	b580      	push	{r7, lr}
 800b3be:	b086      	sub	sp, #24
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	6078      	str	r0, [r7, #4]
 800b3c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	6a1b      	ldr	r3, [r3, #32]
 800b3ca:	4a25      	ldr	r2, [pc, #148]	; (800b460 <TIM_OC5_SetConfig+0xa4>)
 800b3cc:	401a      	ands	r2, r3
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	6a1b      	ldr	r3, [r3, #32]
 800b3d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	685b      	ldr	r3, [r3, #4]
 800b3dc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b3e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	4a1f      	ldr	r2, [pc, #124]	; (800b464 <TIM_OC5_SetConfig+0xa8>)
 800b3e8:	4013      	ands	r3, r2
 800b3ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b3ec:	683b      	ldr	r3, [r7, #0]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	68fa      	ldr	r2, [r7, #12]
 800b3f2:	4313      	orrs	r3, r2
 800b3f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b3f6:	693b      	ldr	r3, [r7, #16]
 800b3f8:	4a1b      	ldr	r2, [pc, #108]	; (800b468 <TIM_OC5_SetConfig+0xac>)
 800b3fa:	4013      	ands	r3, r2
 800b3fc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b3fe:	683b      	ldr	r3, [r7, #0]
 800b400:	689b      	ldr	r3, [r3, #8]
 800b402:	041b      	lsls	r3, r3, #16
 800b404:	693a      	ldr	r2, [r7, #16]
 800b406:	4313      	orrs	r3, r2
 800b408:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	4a17      	ldr	r2, [pc, #92]	; (800b46c <TIM_OC5_SetConfig+0xb0>)
 800b40e:	4293      	cmp	r3, r2
 800b410:	d00b      	beq.n	800b42a <TIM_OC5_SetConfig+0x6e>
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	4a16      	ldr	r2, [pc, #88]	; (800b470 <TIM_OC5_SetConfig+0xb4>)
 800b416:	4293      	cmp	r3, r2
 800b418:	d007      	beq.n	800b42a <TIM_OC5_SetConfig+0x6e>
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	4a15      	ldr	r2, [pc, #84]	; (800b474 <TIM_OC5_SetConfig+0xb8>)
 800b41e:	4293      	cmp	r3, r2
 800b420:	d003      	beq.n	800b42a <TIM_OC5_SetConfig+0x6e>
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	4a14      	ldr	r2, [pc, #80]	; (800b478 <TIM_OC5_SetConfig+0xbc>)
 800b426:	4293      	cmp	r3, r2
 800b428:	d109      	bne.n	800b43e <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b42a:	697b      	ldr	r3, [r7, #20]
 800b42c:	4a0c      	ldr	r2, [pc, #48]	; (800b460 <TIM_OC5_SetConfig+0xa4>)
 800b42e:	4013      	ands	r3, r2
 800b430:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b432:	683b      	ldr	r3, [r7, #0]
 800b434:	695b      	ldr	r3, [r3, #20]
 800b436:	021b      	lsls	r3, r3, #8
 800b438:	697a      	ldr	r2, [r7, #20]
 800b43a:	4313      	orrs	r3, r2
 800b43c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	697a      	ldr	r2, [r7, #20]
 800b442:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	68fa      	ldr	r2, [r7, #12]
 800b448:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b44a:	683b      	ldr	r3, [r7, #0]
 800b44c:	685a      	ldr	r2, [r3, #4]
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	693a      	ldr	r2, [r7, #16]
 800b456:	621a      	str	r2, [r3, #32]
}
 800b458:	46c0      	nop			; (mov r8, r8)
 800b45a:	46bd      	mov	sp, r7
 800b45c:	b006      	add	sp, #24
 800b45e:	bd80      	pop	{r7, pc}
 800b460:	fffeffff 	.word	0xfffeffff
 800b464:	fffeff8f 	.word	0xfffeff8f
 800b468:	fffdffff 	.word	0xfffdffff
 800b46c:	40012c00 	.word	0x40012c00
 800b470:	40014000 	.word	0x40014000
 800b474:	40014400 	.word	0x40014400
 800b478:	40014800 	.word	0x40014800

0800b47c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800b47c:	b580      	push	{r7, lr}
 800b47e:	b086      	sub	sp, #24
 800b480:	af00      	add	r7, sp, #0
 800b482:	6078      	str	r0, [r7, #4]
 800b484:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	6a1b      	ldr	r3, [r3, #32]
 800b48a:	4a26      	ldr	r2, [pc, #152]	; (800b524 <TIM_OC6_SetConfig+0xa8>)
 800b48c:	401a      	ands	r2, r3
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	6a1b      	ldr	r3, [r3, #32]
 800b496:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	685b      	ldr	r3, [r3, #4]
 800b49c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b4a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	4a20      	ldr	r2, [pc, #128]	; (800b528 <TIM_OC6_SetConfig+0xac>)
 800b4a8:	4013      	ands	r3, r2
 800b4aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b4ac:	683b      	ldr	r3, [r7, #0]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	021b      	lsls	r3, r3, #8
 800b4b2:	68fa      	ldr	r2, [r7, #12]
 800b4b4:	4313      	orrs	r3, r2
 800b4b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b4b8:	693b      	ldr	r3, [r7, #16]
 800b4ba:	4a1c      	ldr	r2, [pc, #112]	; (800b52c <TIM_OC6_SetConfig+0xb0>)
 800b4bc:	4013      	ands	r3, r2
 800b4be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b4c0:	683b      	ldr	r3, [r7, #0]
 800b4c2:	689b      	ldr	r3, [r3, #8]
 800b4c4:	051b      	lsls	r3, r3, #20
 800b4c6:	693a      	ldr	r2, [r7, #16]
 800b4c8:	4313      	orrs	r3, r2
 800b4ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	4a18      	ldr	r2, [pc, #96]	; (800b530 <TIM_OC6_SetConfig+0xb4>)
 800b4d0:	4293      	cmp	r3, r2
 800b4d2:	d00b      	beq.n	800b4ec <TIM_OC6_SetConfig+0x70>
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	4a17      	ldr	r2, [pc, #92]	; (800b534 <TIM_OC6_SetConfig+0xb8>)
 800b4d8:	4293      	cmp	r3, r2
 800b4da:	d007      	beq.n	800b4ec <TIM_OC6_SetConfig+0x70>
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	4a16      	ldr	r2, [pc, #88]	; (800b538 <TIM_OC6_SetConfig+0xbc>)
 800b4e0:	4293      	cmp	r3, r2
 800b4e2:	d003      	beq.n	800b4ec <TIM_OC6_SetConfig+0x70>
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	4a15      	ldr	r2, [pc, #84]	; (800b53c <TIM_OC6_SetConfig+0xc0>)
 800b4e8:	4293      	cmp	r3, r2
 800b4ea:	d109      	bne.n	800b500 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b4ec:	697b      	ldr	r3, [r7, #20]
 800b4ee:	4a14      	ldr	r2, [pc, #80]	; (800b540 <TIM_OC6_SetConfig+0xc4>)
 800b4f0:	4013      	ands	r3, r2
 800b4f2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b4f4:	683b      	ldr	r3, [r7, #0]
 800b4f6:	695b      	ldr	r3, [r3, #20]
 800b4f8:	029b      	lsls	r3, r3, #10
 800b4fa:	697a      	ldr	r2, [r7, #20]
 800b4fc:	4313      	orrs	r3, r2
 800b4fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	697a      	ldr	r2, [r7, #20]
 800b504:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	68fa      	ldr	r2, [r7, #12]
 800b50a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b50c:	683b      	ldr	r3, [r7, #0]
 800b50e:	685a      	ldr	r2, [r3, #4]
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	693a      	ldr	r2, [r7, #16]
 800b518:	621a      	str	r2, [r3, #32]
}
 800b51a:	46c0      	nop			; (mov r8, r8)
 800b51c:	46bd      	mov	sp, r7
 800b51e:	b006      	add	sp, #24
 800b520:	bd80      	pop	{r7, pc}
 800b522:	46c0      	nop			; (mov r8, r8)
 800b524:	ffefffff 	.word	0xffefffff
 800b528:	feff8fff 	.word	0xfeff8fff
 800b52c:	ffdfffff 	.word	0xffdfffff
 800b530:	40012c00 	.word	0x40012c00
 800b534:	40014000 	.word	0x40014000
 800b538:	40014400 	.word	0x40014400
 800b53c:	40014800 	.word	0x40014800
 800b540:	fffbffff 	.word	0xfffbffff

0800b544 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b544:	b580      	push	{r7, lr}
 800b546:	b086      	sub	sp, #24
 800b548:	af00      	add	r7, sp, #0
 800b54a:	60f8      	str	r0, [r7, #12]
 800b54c:	60b9      	str	r1, [r7, #8]
 800b54e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	6a1b      	ldr	r3, [r3, #32]
 800b554:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	6a1b      	ldr	r3, [r3, #32]
 800b55a:	2201      	movs	r2, #1
 800b55c:	4393      	bics	r3, r2
 800b55e:	001a      	movs	r2, r3
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	699b      	ldr	r3, [r3, #24]
 800b568:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b56a:	693b      	ldr	r3, [r7, #16]
 800b56c:	22f0      	movs	r2, #240	; 0xf0
 800b56e:	4393      	bics	r3, r2
 800b570:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	011b      	lsls	r3, r3, #4
 800b576:	693a      	ldr	r2, [r7, #16]
 800b578:	4313      	orrs	r3, r2
 800b57a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b57c:	697b      	ldr	r3, [r7, #20]
 800b57e:	220a      	movs	r2, #10
 800b580:	4393      	bics	r3, r2
 800b582:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b584:	697a      	ldr	r2, [r7, #20]
 800b586:	68bb      	ldr	r3, [r7, #8]
 800b588:	4313      	orrs	r3, r2
 800b58a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	693a      	ldr	r2, [r7, #16]
 800b590:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	697a      	ldr	r2, [r7, #20]
 800b596:	621a      	str	r2, [r3, #32]
}
 800b598:	46c0      	nop			; (mov r8, r8)
 800b59a:	46bd      	mov	sp, r7
 800b59c:	b006      	add	sp, #24
 800b59e:	bd80      	pop	{r7, pc}

0800b5a0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b5a0:	b580      	push	{r7, lr}
 800b5a2:	b086      	sub	sp, #24
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	60f8      	str	r0, [r7, #12]
 800b5a8:	60b9      	str	r1, [r7, #8]
 800b5aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	6a1b      	ldr	r3, [r3, #32]
 800b5b0:	2210      	movs	r2, #16
 800b5b2:	4393      	bics	r3, r2
 800b5b4:	001a      	movs	r2, r3
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	699b      	ldr	r3, [r3, #24]
 800b5be:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	6a1b      	ldr	r3, [r3, #32]
 800b5c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b5c6:	697b      	ldr	r3, [r7, #20]
 800b5c8:	4a0d      	ldr	r2, [pc, #52]	; (800b600 <TIM_TI2_ConfigInputStage+0x60>)
 800b5ca:	4013      	ands	r3, r2
 800b5cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	031b      	lsls	r3, r3, #12
 800b5d2:	697a      	ldr	r2, [r7, #20]
 800b5d4:	4313      	orrs	r3, r2
 800b5d6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b5d8:	693b      	ldr	r3, [r7, #16]
 800b5da:	22a0      	movs	r2, #160	; 0xa0
 800b5dc:	4393      	bics	r3, r2
 800b5de:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b5e0:	68bb      	ldr	r3, [r7, #8]
 800b5e2:	011b      	lsls	r3, r3, #4
 800b5e4:	693a      	ldr	r2, [r7, #16]
 800b5e6:	4313      	orrs	r3, r2
 800b5e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	697a      	ldr	r2, [r7, #20]
 800b5ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	693a      	ldr	r2, [r7, #16]
 800b5f4:	621a      	str	r2, [r3, #32]
}
 800b5f6:	46c0      	nop			; (mov r8, r8)
 800b5f8:	46bd      	mov	sp, r7
 800b5fa:	b006      	add	sp, #24
 800b5fc:	bd80      	pop	{r7, pc}
 800b5fe:	46c0      	nop			; (mov r8, r8)
 800b600:	ffff0fff 	.word	0xffff0fff

0800b604 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b604:	b580      	push	{r7, lr}
 800b606:	b084      	sub	sp, #16
 800b608:	af00      	add	r7, sp, #0
 800b60a:	6078      	str	r0, [r7, #4]
 800b60c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	689b      	ldr	r3, [r3, #8]
 800b612:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	4a08      	ldr	r2, [pc, #32]	; (800b638 <TIM_ITRx_SetConfig+0x34>)
 800b618:	4013      	ands	r3, r2
 800b61a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b61c:	683a      	ldr	r2, [r7, #0]
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	4313      	orrs	r3, r2
 800b622:	2207      	movs	r2, #7
 800b624:	4313      	orrs	r3, r2
 800b626:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	68fa      	ldr	r2, [r7, #12]
 800b62c:	609a      	str	r2, [r3, #8]
}
 800b62e:	46c0      	nop			; (mov r8, r8)
 800b630:	46bd      	mov	sp, r7
 800b632:	b004      	add	sp, #16
 800b634:	bd80      	pop	{r7, pc}
 800b636:	46c0      	nop			; (mov r8, r8)
 800b638:	ffcfff8f 	.word	0xffcfff8f

0800b63c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b63c:	b580      	push	{r7, lr}
 800b63e:	b086      	sub	sp, #24
 800b640:	af00      	add	r7, sp, #0
 800b642:	60f8      	str	r0, [r7, #12]
 800b644:	60b9      	str	r1, [r7, #8]
 800b646:	607a      	str	r2, [r7, #4]
 800b648:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	689b      	ldr	r3, [r3, #8]
 800b64e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b650:	697b      	ldr	r3, [r7, #20]
 800b652:	4a09      	ldr	r2, [pc, #36]	; (800b678 <TIM_ETR_SetConfig+0x3c>)
 800b654:	4013      	ands	r3, r2
 800b656:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b658:	683b      	ldr	r3, [r7, #0]
 800b65a:	021a      	lsls	r2, r3, #8
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	431a      	orrs	r2, r3
 800b660:	68bb      	ldr	r3, [r7, #8]
 800b662:	4313      	orrs	r3, r2
 800b664:	697a      	ldr	r2, [r7, #20]
 800b666:	4313      	orrs	r3, r2
 800b668:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	697a      	ldr	r2, [r7, #20]
 800b66e:	609a      	str	r2, [r3, #8]
}
 800b670:	46c0      	nop			; (mov r8, r8)
 800b672:	46bd      	mov	sp, r7
 800b674:	b006      	add	sp, #24
 800b676:	bd80      	pop	{r7, pc}
 800b678:	ffff00ff 	.word	0xffff00ff

0800b67c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b67c:	b580      	push	{r7, lr}
 800b67e:	b086      	sub	sp, #24
 800b680:	af00      	add	r7, sp, #0
 800b682:	60f8      	str	r0, [r7, #12]
 800b684:	60b9      	str	r1, [r7, #8]
 800b686:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b688:	68bb      	ldr	r3, [r7, #8]
 800b68a:	221f      	movs	r2, #31
 800b68c:	4013      	ands	r3, r2
 800b68e:	2201      	movs	r2, #1
 800b690:	409a      	lsls	r2, r3
 800b692:	0013      	movs	r3, r2
 800b694:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	6a1b      	ldr	r3, [r3, #32]
 800b69a:	697a      	ldr	r2, [r7, #20]
 800b69c:	43d2      	mvns	r2, r2
 800b69e:	401a      	ands	r2, r3
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	6a1a      	ldr	r2, [r3, #32]
 800b6a8:	68bb      	ldr	r3, [r7, #8]
 800b6aa:	211f      	movs	r1, #31
 800b6ac:	400b      	ands	r3, r1
 800b6ae:	6879      	ldr	r1, [r7, #4]
 800b6b0:	4099      	lsls	r1, r3
 800b6b2:	000b      	movs	r3, r1
 800b6b4:	431a      	orrs	r2, r3
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	621a      	str	r2, [r3, #32]
}
 800b6ba:	46c0      	nop			; (mov r8, r8)
 800b6bc:	46bd      	mov	sp, r7
 800b6be:	b006      	add	sp, #24
 800b6c0:	bd80      	pop	{r7, pc}
	...

0800b6c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b6c4:	b580      	push	{r7, lr}
 800b6c6:	b084      	sub	sp, #16
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	6078      	str	r0, [r7, #4]
 800b6cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	223c      	movs	r2, #60	; 0x3c
 800b6d2:	5c9b      	ldrb	r3, [r3, r2]
 800b6d4:	2b01      	cmp	r3, #1
 800b6d6:	d101      	bne.n	800b6dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b6d8:	2302      	movs	r3, #2
 800b6da:	e055      	b.n	800b788 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	223c      	movs	r2, #60	; 0x3c
 800b6e0:	2101      	movs	r1, #1
 800b6e2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	223d      	movs	r2, #61	; 0x3d
 800b6e8:	2102      	movs	r1, #2
 800b6ea:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	685b      	ldr	r3, [r3, #4]
 800b6f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	689b      	ldr	r3, [r3, #8]
 800b6fa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	4a23      	ldr	r2, [pc, #140]	; (800b790 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800b702:	4293      	cmp	r3, r2
 800b704:	d108      	bne.n	800b718 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	4a22      	ldr	r2, [pc, #136]	; (800b794 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800b70a:	4013      	ands	r3, r2
 800b70c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b70e:	683b      	ldr	r3, [r7, #0]
 800b710:	685b      	ldr	r3, [r3, #4]
 800b712:	68fa      	ldr	r2, [r7, #12]
 800b714:	4313      	orrs	r3, r2
 800b716:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	2270      	movs	r2, #112	; 0x70
 800b71c:	4393      	bics	r3, r2
 800b71e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b720:	683b      	ldr	r3, [r7, #0]
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	68fa      	ldr	r2, [r7, #12]
 800b726:	4313      	orrs	r3, r2
 800b728:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	68fa      	ldr	r2, [r7, #12]
 800b730:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	4a16      	ldr	r2, [pc, #88]	; (800b790 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800b738:	4293      	cmp	r3, r2
 800b73a:	d00f      	beq.n	800b75c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	681a      	ldr	r2, [r3, #0]
 800b740:	2380      	movs	r3, #128	; 0x80
 800b742:	05db      	lsls	r3, r3, #23
 800b744:	429a      	cmp	r2, r3
 800b746:	d009      	beq.n	800b75c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	4a12      	ldr	r2, [pc, #72]	; (800b798 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800b74e:	4293      	cmp	r3, r2
 800b750:	d004      	beq.n	800b75c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	4a11      	ldr	r2, [pc, #68]	; (800b79c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800b758:	4293      	cmp	r3, r2
 800b75a:	d10c      	bne.n	800b776 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b75c:	68bb      	ldr	r3, [r7, #8]
 800b75e:	2280      	movs	r2, #128	; 0x80
 800b760:	4393      	bics	r3, r2
 800b762:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b764:	683b      	ldr	r3, [r7, #0]
 800b766:	689b      	ldr	r3, [r3, #8]
 800b768:	68ba      	ldr	r2, [r7, #8]
 800b76a:	4313      	orrs	r3, r2
 800b76c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	68ba      	ldr	r2, [r7, #8]
 800b774:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	223d      	movs	r2, #61	; 0x3d
 800b77a:	2101      	movs	r1, #1
 800b77c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	223c      	movs	r2, #60	; 0x3c
 800b782:	2100      	movs	r1, #0
 800b784:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b786:	2300      	movs	r3, #0
}
 800b788:	0018      	movs	r0, r3
 800b78a:	46bd      	mov	sp, r7
 800b78c:	b004      	add	sp, #16
 800b78e:	bd80      	pop	{r7, pc}
 800b790:	40012c00 	.word	0x40012c00
 800b794:	ff0fffff 	.word	0xff0fffff
 800b798:	40000400 	.word	0x40000400
 800b79c:	40014000 	.word	0x40014000

0800b7a0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b7a0:	b580      	push	{r7, lr}
 800b7a2:	b084      	sub	sp, #16
 800b7a4:	af00      	add	r7, sp, #0
 800b7a6:	6078      	str	r0, [r7, #4]
 800b7a8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b7aa:	2300      	movs	r3, #0
 800b7ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	223c      	movs	r2, #60	; 0x3c
 800b7b2:	5c9b      	ldrb	r3, [r3, r2]
 800b7b4:	2b01      	cmp	r3, #1
 800b7b6:	d101      	bne.n	800b7bc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b7b8:	2302      	movs	r3, #2
 800b7ba:	e079      	b.n	800b8b0 <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	223c      	movs	r2, #60	; 0x3c
 800b7c0:	2101      	movs	r1, #1
 800b7c2:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	22ff      	movs	r2, #255	; 0xff
 800b7c8:	4393      	bics	r3, r2
 800b7ca:	001a      	movs	r2, r3
 800b7cc:	683b      	ldr	r3, [r7, #0]
 800b7ce:	68db      	ldr	r3, [r3, #12]
 800b7d0:	4313      	orrs	r3, r2
 800b7d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	4a38      	ldr	r2, [pc, #224]	; (800b8b8 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 800b7d8:	401a      	ands	r2, r3
 800b7da:	683b      	ldr	r3, [r7, #0]
 800b7dc:	689b      	ldr	r3, [r3, #8]
 800b7de:	4313      	orrs	r3, r2
 800b7e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	4a35      	ldr	r2, [pc, #212]	; (800b8bc <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800b7e6:	401a      	ands	r2, r3
 800b7e8:	683b      	ldr	r3, [r7, #0]
 800b7ea:	685b      	ldr	r3, [r3, #4]
 800b7ec:	4313      	orrs	r3, r2
 800b7ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	4a33      	ldr	r2, [pc, #204]	; (800b8c0 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800b7f4:	401a      	ands	r2, r3
 800b7f6:	683b      	ldr	r3, [r7, #0]
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	4313      	orrs	r3, r2
 800b7fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	4a30      	ldr	r2, [pc, #192]	; (800b8c4 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800b802:	401a      	ands	r2, r3
 800b804:	683b      	ldr	r3, [r7, #0]
 800b806:	691b      	ldr	r3, [r3, #16]
 800b808:	4313      	orrs	r3, r2
 800b80a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	4a2e      	ldr	r2, [pc, #184]	; (800b8c8 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800b810:	401a      	ands	r2, r3
 800b812:	683b      	ldr	r3, [r7, #0]
 800b814:	695b      	ldr	r3, [r3, #20]
 800b816:	4313      	orrs	r3, r2
 800b818:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	4a2b      	ldr	r2, [pc, #172]	; (800b8cc <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800b81e:	401a      	ands	r2, r3
 800b820:	683b      	ldr	r3, [r7, #0]
 800b822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b824:	4313      	orrs	r3, r2
 800b826:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	4a29      	ldr	r2, [pc, #164]	; (800b8d0 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800b82c:	401a      	ands	r2, r3
 800b82e:	683b      	ldr	r3, [r7, #0]
 800b830:	699b      	ldr	r3, [r3, #24]
 800b832:	041b      	lsls	r3, r3, #16
 800b834:	4313      	orrs	r3, r2
 800b836:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	4a25      	ldr	r2, [pc, #148]	; (800b8d4 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800b83e:	4293      	cmp	r3, r2
 800b840:	d106      	bne.n	800b850 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	4a24      	ldr	r2, [pc, #144]	; (800b8d8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800b846:	401a      	ands	r2, r3
 800b848:	683b      	ldr	r3, [r7, #0]
 800b84a:	69db      	ldr	r3, [r3, #28]
 800b84c:	4313      	orrs	r3, r2
 800b84e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	4a1f      	ldr	r2, [pc, #124]	; (800b8d4 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800b856:	4293      	cmp	r3, r2
 800b858:	d121      	bne.n	800b89e <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	4a1f      	ldr	r2, [pc, #124]	; (800b8dc <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800b85e:	401a      	ands	r2, r3
 800b860:	683b      	ldr	r3, [r7, #0]
 800b862:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b864:	051b      	lsls	r3, r3, #20
 800b866:	4313      	orrs	r3, r2
 800b868:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	4a1c      	ldr	r2, [pc, #112]	; (800b8e0 <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 800b86e:	401a      	ands	r2, r3
 800b870:	683b      	ldr	r3, [r7, #0]
 800b872:	6a1b      	ldr	r3, [r3, #32]
 800b874:	4313      	orrs	r3, r2
 800b876:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	4a1a      	ldr	r2, [pc, #104]	; (800b8e4 <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 800b87c:	401a      	ands	r2, r3
 800b87e:	683b      	ldr	r3, [r7, #0]
 800b880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b882:	4313      	orrs	r3, r2
 800b884:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	4a12      	ldr	r2, [pc, #72]	; (800b8d4 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800b88c:	4293      	cmp	r3, r2
 800b88e:	d106      	bne.n	800b89e <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	4a15      	ldr	r2, [pc, #84]	; (800b8e8 <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 800b894:	401a      	ands	r2, r3
 800b896:	683b      	ldr	r3, [r7, #0]
 800b898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b89a:	4313      	orrs	r3, r2
 800b89c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	68fa      	ldr	r2, [r7, #12]
 800b8a4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	223c      	movs	r2, #60	; 0x3c
 800b8aa:	2100      	movs	r1, #0
 800b8ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b8ae:	2300      	movs	r3, #0
}
 800b8b0:	0018      	movs	r0, r3
 800b8b2:	46bd      	mov	sp, r7
 800b8b4:	b004      	add	sp, #16
 800b8b6:	bd80      	pop	{r7, pc}
 800b8b8:	fffffcff 	.word	0xfffffcff
 800b8bc:	fffffbff 	.word	0xfffffbff
 800b8c0:	fffff7ff 	.word	0xfffff7ff
 800b8c4:	ffffefff 	.word	0xffffefff
 800b8c8:	ffffdfff 	.word	0xffffdfff
 800b8cc:	ffffbfff 	.word	0xffffbfff
 800b8d0:	fff0ffff 	.word	0xfff0ffff
 800b8d4:	40012c00 	.word	0x40012c00
 800b8d8:	efffffff 	.word	0xefffffff
 800b8dc:	ff0fffff 	.word	0xff0fffff
 800b8e0:	feffffff 	.word	0xfeffffff
 800b8e4:	fdffffff 	.word	0xfdffffff
 800b8e8:	dfffffff 	.word	0xdfffffff

0800b8ec <HAL_TIMEx_ConfigBreakInput>:
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)

{
 800b8ec:	b580      	push	{r7, lr}
 800b8ee:	b08a      	sub	sp, #40	; 0x28
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	60f8      	str	r0, [r7, #12]
 800b8f4:	60b9      	str	r1, [r7, #8]
 800b8f6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	223c      	movs	r2, #60	; 0x3c
 800b8fc:	5c9b      	ldrb	r3, [r3, r2]
 800b8fe:	2b01      	cmp	r3, #1
 800b900:	d101      	bne.n	800b906 <HAL_TIMEx_ConfigBreakInput+0x1a>
 800b902:	2302      	movs	r3, #2
 800b904:	e08e      	b.n	800ba24 <HAL_TIMEx_ConfigBreakInput+0x138>
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	223c      	movs	r2, #60	; 0x3c
 800b90a:	2101      	movs	r1, #1
 800b90c:	5499      	strb	r1, [r3, r2]

  switch (sBreakInputConfig->Source)
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	2b04      	cmp	r3, #4
 800b914:	d019      	beq.n	800b94a <HAL_TIMEx_ConfigBreakInput+0x5e>
 800b916:	d822      	bhi.n	800b95e <HAL_TIMEx_ConfigBreakInput+0x72>
 800b918:	2b01      	cmp	r3, #1
 800b91a:	d002      	beq.n	800b922 <HAL_TIMEx_ConfigBreakInput+0x36>
 800b91c:	2b02      	cmp	r3, #2
 800b91e:	d00a      	beq.n	800b936 <HAL_TIMEx_ConfigBreakInput+0x4a>
 800b920:	e01d      	b.n	800b95e <HAL_TIMEx_ConfigBreakInput+0x72>
  {
    case TIM_BREAKINPUTSOURCE_BKIN:
    {
      bkin_enable_mask = TIM1_AF1_BKINE;
 800b922:	2301      	movs	r3, #1
 800b924:	627b      	str	r3, [r7, #36]	; 0x24
      bkin_enable_bitpos = TIM1_AF1_BKINE_Pos;
 800b926:	2300      	movs	r3, #0
 800b928:	61fb      	str	r3, [r7, #28]
      bkin_polarity_mask = TIM1_AF1_BKINP;
 800b92a:	2380      	movs	r3, #128	; 0x80
 800b92c:	009b      	lsls	r3, r3, #2
 800b92e:	623b      	str	r3, [r7, #32]
      bkin_polarity_bitpos = TIM1_AF1_BKINP_Pos;
 800b930:	2309      	movs	r3, #9
 800b932:	61bb      	str	r3, [r7, #24]
      break;
 800b934:	e01c      	b.n	800b970 <HAL_TIMEx_ConfigBreakInput+0x84>
    }
#if defined(COMP1) && defined(COMP2)
    case TIM_BREAKINPUTSOURCE_COMP1:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP1E;
 800b936:	2302      	movs	r3, #2
 800b938:	627b      	str	r3, [r7, #36]	; 0x24
      bkin_enable_bitpos = TIM1_AF1_BKCMP1E_Pos;
 800b93a:	2301      	movs	r3, #1
 800b93c:	61fb      	str	r3, [r7, #28]
      bkin_polarity_mask = TIM1_AF1_BKCMP1P;
 800b93e:	2380      	movs	r3, #128	; 0x80
 800b940:	00db      	lsls	r3, r3, #3
 800b942:	623b      	str	r3, [r7, #32]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP1P_Pos;
 800b944:	230a      	movs	r3, #10
 800b946:	61bb      	str	r3, [r7, #24]
      break;
 800b948:	e012      	b.n	800b970 <HAL_TIMEx_ConfigBreakInput+0x84>
    }
    case TIM_BREAKINPUTSOURCE_COMP2:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP2E;
 800b94a:	2304      	movs	r3, #4
 800b94c:	627b      	str	r3, [r7, #36]	; 0x24
      bkin_enable_bitpos = TIM1_AF1_BKCMP2E_Pos;
 800b94e:	2302      	movs	r3, #2
 800b950:	61fb      	str	r3, [r7, #28]
      bkin_polarity_mask = TIM1_AF1_BKCMP2P;
 800b952:	2380      	movs	r3, #128	; 0x80
 800b954:	011b      	lsls	r3, r3, #4
 800b956:	623b      	str	r3, [r7, #32]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP2P_Pos;
 800b958:	230b      	movs	r3, #11
 800b95a:	61bb      	str	r3, [r7, #24]
      break;
 800b95c:	e008      	b.n	800b970 <HAL_TIMEx_ConfigBreakInput+0x84>
    }
#endif /* COMP3 */

    default:
    {
      bkin_enable_mask = 0U;
 800b95e:	2300      	movs	r3, #0
 800b960:	627b      	str	r3, [r7, #36]	; 0x24
      bkin_polarity_mask = 0U;
 800b962:	2300      	movs	r3, #0
 800b964:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = 0U;
 800b966:	2300      	movs	r3, #0
 800b968:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = 0U;
 800b96a:	2300      	movs	r3, #0
 800b96c:	61bb      	str	r3, [r7, #24]
      break;
 800b96e:	46c0      	nop			; (mov r8, r8)
    }
  }

  switch (BreakInput)
 800b970:	68bb      	ldr	r3, [r7, #8]
 800b972:	2b01      	cmp	r3, #1
 800b974:	d003      	beq.n	800b97e <HAL_TIMEx_ConfigBreakInput+0x92>
 800b976:	68bb      	ldr	r3, [r7, #8]
 800b978:	2b02      	cmp	r3, #2
 800b97a:	d027      	beq.n	800b9cc <HAL_TIMEx_ConfigBreakInput+0xe0>
      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
      break;
    }
    default:
      break;
 800b97c:	e04d      	b.n	800ba1a <HAL_TIMEx_ConfigBreakInput+0x12e>
      tmporx = htim->Instance->AF1;
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b984:	617b      	str	r3, [r7, #20]
      tmporx &= ~bkin_enable_mask;
 800b986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b988:	43da      	mvns	r2, r3
 800b98a:	697b      	ldr	r3, [r7, #20]
 800b98c:	4013      	ands	r3, r2
 800b98e:	617b      	str	r3, [r7, #20]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	685a      	ldr	r2, [r3, #4]
 800b994:	69fb      	ldr	r3, [r7, #28]
 800b996:	409a      	lsls	r2, r3
 800b998:	0013      	movs	r3, r2
 800b99a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b99c:	4013      	ands	r3, r2
 800b99e:	697a      	ldr	r2, [r7, #20]
 800b9a0:	4313      	orrs	r3, r2
 800b9a2:	617b      	str	r3, [r7, #20]
      tmporx &= ~bkin_polarity_mask;
 800b9a4:	6a3b      	ldr	r3, [r7, #32]
 800b9a6:	43da      	mvns	r2, r3
 800b9a8:	697b      	ldr	r3, [r7, #20]
 800b9aa:	4013      	ands	r3, r2
 800b9ac:	617b      	str	r3, [r7, #20]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	689a      	ldr	r2, [r3, #8]
 800b9b2:	69bb      	ldr	r3, [r7, #24]
 800b9b4:	409a      	lsls	r2, r3
 800b9b6:	0013      	movs	r3, r2
 800b9b8:	6a3a      	ldr	r2, [r7, #32]
 800b9ba:	4013      	ands	r3, r2
 800b9bc:	697a      	ldr	r2, [r7, #20]
 800b9be:	4313      	orrs	r3, r2
 800b9c0:	617b      	str	r3, [r7, #20]
      htim->Instance->AF1 = tmporx;
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	697a      	ldr	r2, [r7, #20]
 800b9c8:	661a      	str	r2, [r3, #96]	; 0x60
      break;
 800b9ca:	e026      	b.n	800ba1a <HAL_TIMEx_ConfigBreakInput+0x12e>
      tmporx = htim->Instance->AF2;
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b9d2:	617b      	str	r3, [r7, #20]
      tmporx &= ~bkin_enable_mask;
 800b9d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9d6:	43da      	mvns	r2, r3
 800b9d8:	697b      	ldr	r3, [r7, #20]
 800b9da:	4013      	ands	r3, r2
 800b9dc:	617b      	str	r3, [r7, #20]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	685a      	ldr	r2, [r3, #4]
 800b9e2:	69fb      	ldr	r3, [r7, #28]
 800b9e4:	409a      	lsls	r2, r3
 800b9e6:	0013      	movs	r3, r2
 800b9e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b9ea:	4013      	ands	r3, r2
 800b9ec:	697a      	ldr	r2, [r7, #20]
 800b9ee:	4313      	orrs	r3, r2
 800b9f0:	617b      	str	r3, [r7, #20]
      tmporx &= ~bkin_polarity_mask;
 800b9f2:	6a3b      	ldr	r3, [r7, #32]
 800b9f4:	43da      	mvns	r2, r3
 800b9f6:	697b      	ldr	r3, [r7, #20]
 800b9f8:	4013      	ands	r3, r2
 800b9fa:	617b      	str	r3, [r7, #20]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	689a      	ldr	r2, [r3, #8]
 800ba00:	69bb      	ldr	r3, [r7, #24]
 800ba02:	409a      	lsls	r2, r3
 800ba04:	0013      	movs	r3, r2
 800ba06:	6a3a      	ldr	r2, [r7, #32]
 800ba08:	4013      	ands	r3, r2
 800ba0a:	697a      	ldr	r2, [r7, #20]
 800ba0c:	4313      	orrs	r3, r2
 800ba0e:	617b      	str	r3, [r7, #20]
      htim->Instance->AF2 = tmporx;
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	697a      	ldr	r2, [r7, #20]
 800ba16:	665a      	str	r2, [r3, #100]	; 0x64
      break;
 800ba18:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	223c      	movs	r2, #60	; 0x3c
 800ba1e:	2100      	movs	r1, #0
 800ba20:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ba22:	2300      	movs	r3, #0
}
 800ba24:	0018      	movs	r0, r3
 800ba26:	46bd      	mov	sp, r7
 800ba28:	b00a      	add	sp, #40	; 0x28
 800ba2a:	bd80      	pop	{r7, pc}

0800ba2c <HAL_USART_Init>:
  *         parameters in the USART_InitTypeDef and initialize the associated handle.
  * @param  husart USART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 800ba2c:	b580      	push	{r7, lr}
 800ba2e:	b082      	sub	sp, #8
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d101      	bne.n	800ba3e <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 800ba3a:	2301      	movs	r3, #1
 800ba3c:	e03f      	b.n	800babe <HAL_USART_Init+0x92>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	2259      	movs	r2, #89	; 0x59
 800ba42:	5c9b      	ldrb	r3, [r3, r2]
 800ba44:	b2db      	uxtb	r3, r3
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d107      	bne.n	800ba5a <HAL_USART_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	2258      	movs	r2, #88	; 0x58
 800ba4e:	2100      	movs	r1, #0
 800ba50:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	0018      	movs	r0, r3
 800ba56:	f7f9 fa05 	bl	8004e64 <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	2259      	movs	r2, #89	; 0x59
 800ba5e:	2102      	movs	r1, #2
 800ba60:	5499      	strb	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_USART_DISABLE(husart);
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	681a      	ldr	r2, [r3, #0]
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	2101      	movs	r1, #1
 800ba6e:	438a      	bics	r2, r1
 800ba70:	601a      	str	r2, [r3, #0]

  /* Set the Usart Communication parameters */
  if (USART_SetConfig(husart) == HAL_ERROR)
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	0018      	movs	r0, r3
 800ba76:	f000 fbdb 	bl	800c230 <USART_SetConfig>
 800ba7a:	0003      	movs	r3, r0
 800ba7c:	2b01      	cmp	r3, #1
 800ba7e:	d101      	bne.n	800ba84 <HAL_USART_Init+0x58>
  {
    return HAL_ERROR;
 800ba80:	2301      	movs	r3, #1
 800ba82:	e01c      	b.n	800babe <HAL_USART_Init+0x92>
  }

  /* In Synchronous mode, the following bits must be kept cleared:
  - LINEN bit in the USART_CR2 register
  - HDSEL, SCEN and IREN bits in the USART_CR3 register.*/
  husart->Instance->CR2 &= ~USART_CR2_LINEN;
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	685a      	ldr	r2, [r3, #4]
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	490e      	ldr	r1, [pc, #56]	; (800bac8 <HAL_USART_Init+0x9c>)
 800ba90:	400a      	ands	r2, r1
 800ba92:	605a      	str	r2, [r3, #4]
  husart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	689a      	ldr	r2, [r3, #8]
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	212a      	movs	r1, #42	; 0x2a
 800baa0:	438a      	bics	r2, r1
 800baa2:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	681a      	ldr	r2, [r3, #0]
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	2101      	movs	r1, #1
 800bab0:	430a      	orrs	r2, r1
 800bab2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving husart->State to Ready */
  return (USART_CheckIdleState(husart));
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	0018      	movs	r0, r3
 800bab8:	f000 fe56 	bl	800c768 <USART_CheckIdleState>
 800babc:	0003      	movs	r3, r0
}
 800babe:	0018      	movs	r0, r3
 800bac0:	46bd      	mov	sp, r7
 800bac2:	b002      	add	sp, #8
 800bac4:	bd80      	pop	{r7, pc}
 800bac6:	46c0      	nop			; (mov r8, r8)
 800bac8:	ffffbfff 	.word	0xffffbfff

0800bacc <HAL_USART_Transmit>:
  * @param  Size Amount of data elements (u8 or u16) to be sent.
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size, uint32_t Timeout)
{
 800bacc:	b580      	push	{r7, lr}
 800bace:	b08a      	sub	sp, #40	; 0x28
 800bad0:	af02      	add	r7, sp, #8
 800bad2:	60f8      	str	r0, [r7, #12]
 800bad4:	60b9      	str	r1, [r7, #8]
 800bad6:	603b      	str	r3, [r7, #0]
 800bad8:	1dbb      	adds	r3, r7, #6
 800bada:	801a      	strh	r2, [r3, #0]
  uint8_t  *ptxdata8bits;
  uint16_t *ptxdata16bits;
  uint32_t tickstart;

  if (husart->State == HAL_USART_STATE_READY)
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	2259      	movs	r2, #89	; 0x59
 800bae0:	5c9b      	ldrb	r3, [r3, r2]
 800bae2:	b2db      	uxtb	r3, r3
 800bae4:	2b01      	cmp	r3, #1
 800bae6:	d000      	beq.n	800baea <HAL_USART_Transmit+0x1e>
 800bae8:	e0a9      	b.n	800bc3e <HAL_USART_Transmit+0x172>
  {
    if ((pTxData == NULL) || (Size == 0U))
 800baea:	68bb      	ldr	r3, [r7, #8]
 800baec:	2b00      	cmp	r3, #0
 800baee:	d003      	beq.n	800baf8 <HAL_USART_Transmit+0x2c>
 800baf0:	1dbb      	adds	r3, r7, #6
 800baf2:	881b      	ldrh	r3, [r3, #0]
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d101      	bne.n	800bafc <HAL_USART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800baf8:	2301      	movs	r3, #1
 800bafa:	e0a1      	b.n	800bc40 <HAL_USART_Transmit+0x174>
    }

    /* In case of 9bits/No Parity transfer, pTxData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	689a      	ldr	r2, [r3, #8]
 800bb00:	2380      	movs	r3, #128	; 0x80
 800bb02:	015b      	lsls	r3, r3, #5
 800bb04:	429a      	cmp	r2, r3
 800bb06:	d109      	bne.n	800bb1c <HAL_USART_Transmit+0x50>
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	691b      	ldr	r3, [r3, #16]
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d105      	bne.n	800bb1c <HAL_USART_Transmit+0x50>
    {
      if ((((uint32_t)pTxData) & 1U) != 0U)
 800bb10:	68bb      	ldr	r3, [r7, #8]
 800bb12:	2201      	movs	r2, #1
 800bb14:	4013      	ands	r3, r2
 800bb16:	d001      	beq.n	800bb1c <HAL_USART_Transmit+0x50>
      {
        return  HAL_ERROR;
 800bb18:	2301      	movs	r3, #1
 800bb1a:	e091      	b.n	800bc40 <HAL_USART_Transmit+0x174>
      }
    }

    /* Process Locked */
    __HAL_LOCK(husart);
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	2258      	movs	r2, #88	; 0x58
 800bb20:	5c9b      	ldrb	r3, [r3, r2]
 800bb22:	2b01      	cmp	r3, #1
 800bb24:	d101      	bne.n	800bb2a <HAL_USART_Transmit+0x5e>
 800bb26:	2302      	movs	r3, #2
 800bb28:	e08a      	b.n	800bc40 <HAL_USART_Transmit+0x174>
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	2258      	movs	r2, #88	; 0x58
 800bb2e:	2101      	movs	r1, #1
 800bb30:	5499      	strb	r1, [r3, r2]

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	2200      	movs	r2, #0
 800bb36:	65da      	str	r2, [r3, #92]	; 0x5c
    husart->State = HAL_USART_STATE_BUSY_TX;
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	2259      	movs	r2, #89	; 0x59
 800bb3c:	2112      	movs	r1, #18
 800bb3e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800bb40:	f7f9 fc0a 	bl	8005358 <HAL_GetTick>
 800bb44:	0003      	movs	r3, r0
 800bb46:	617b      	str	r3, [r7, #20]

    husart->TxXferSize = Size;
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	1dba      	adds	r2, r7, #6
 800bb4c:	8812      	ldrh	r2, [r2, #0]
 800bb4e:	859a      	strh	r2, [r3, #44]	; 0x2c
    husart->TxXferCount = Size;
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	1dba      	adds	r2, r7, #6
 800bb54:	8812      	ldrh	r2, [r2, #0]
 800bb56:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pTxData needs to be handled as a uint16_t pointer */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	689a      	ldr	r2, [r3, #8]
 800bb5c:	2380      	movs	r3, #128	; 0x80
 800bb5e:	015b      	lsls	r3, r3, #5
 800bb60:	429a      	cmp	r2, r3
 800bb62:	d108      	bne.n	800bb76 <HAL_USART_Transmit+0xaa>
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	691b      	ldr	r3, [r3, #16]
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d104      	bne.n	800bb76 <HAL_USART_Transmit+0xaa>
    {
      ptxdata8bits  = NULL;
 800bb6c:	2300      	movs	r3, #0
 800bb6e:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = (uint16_t *) pTxData;
 800bb70:	68bb      	ldr	r3, [r7, #8]
 800bb72:	61bb      	str	r3, [r7, #24]
 800bb74:	e003      	b.n	800bb7e <HAL_USART_Transmit+0xb2>
    }
    else
    {
      ptxdata8bits  = pTxData;
 800bb76:	68bb      	ldr	r3, [r7, #8]
 800bb78:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = NULL;
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remaining data to be sent */
    while (husart->TxXferCount > 0U)
 800bb7e:	e02a      	b.n	800bbd6 <HAL_USART_Transmit+0x10a>
    {
      if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800bb80:	697a      	ldr	r2, [r7, #20]
 800bb82:	68f8      	ldr	r0, [r7, #12]
 800bb84:	683b      	ldr	r3, [r7, #0]
 800bb86:	9300      	str	r3, [sp, #0]
 800bb88:	0013      	movs	r3, r2
 800bb8a:	2200      	movs	r2, #0
 800bb8c:	2180      	movs	r1, #128	; 0x80
 800bb8e:	f000 fb19 	bl	800c1c4 <USART_WaitOnFlagUntilTimeout>
 800bb92:	1e03      	subs	r3, r0, #0
 800bb94:	d001      	beq.n	800bb9a <HAL_USART_Transmit+0xce>
      {
        return HAL_TIMEOUT;
 800bb96:	2303      	movs	r3, #3
 800bb98:	e052      	b.n	800bc40 <HAL_USART_Transmit+0x174>
      }
      if (ptxdata8bits == NULL)
 800bb9a:	69fb      	ldr	r3, [r7, #28]
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d10b      	bne.n	800bbb8 <HAL_USART_Transmit+0xec>
      {
        husart->Instance->TDR = (uint16_t)(*ptxdata16bits & 0x01FFU);
 800bba0:	69bb      	ldr	r3, [r7, #24]
 800bba2:	881b      	ldrh	r3, [r3, #0]
 800bba4:	001a      	movs	r2, r3
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	05d2      	lsls	r2, r2, #23
 800bbac:	0dd2      	lsrs	r2, r2, #23
 800bbae:	629a      	str	r2, [r3, #40]	; 0x28
        ptxdata16bits++;
 800bbb0:	69bb      	ldr	r3, [r7, #24]
 800bbb2:	3302      	adds	r3, #2
 800bbb4:	61bb      	str	r3, [r7, #24]
 800bbb6:	e007      	b.n	800bbc8 <HAL_USART_Transmit+0xfc>
      }
      else
      {
        husart->Instance->TDR = (uint8_t)(*ptxdata8bits & 0xFFU);
 800bbb8:	69fb      	ldr	r3, [r7, #28]
 800bbba:	781a      	ldrb	r2, [r3, #0]
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	629a      	str	r2, [r3, #40]	; 0x28
        ptxdata8bits++;
 800bbc2:	69fb      	ldr	r3, [r7, #28]
 800bbc4:	3301      	adds	r3, #1
 800bbc6:	61fb      	str	r3, [r7, #28]
      }

      husart->TxXferCount--;
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800bbcc:	b29b      	uxth	r3, r3
 800bbce:	3b01      	subs	r3, #1
 800bbd0:	b29a      	uxth	r2, r3
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (husart->TxXferCount > 0U)
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800bbda:	b29b      	uxth	r3, r3
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d1cf      	bne.n	800bb80 <HAL_USART_Transmit+0xb4>
    }

    if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800bbe0:	697a      	ldr	r2, [r7, #20]
 800bbe2:	68f8      	ldr	r0, [r7, #12]
 800bbe4:	683b      	ldr	r3, [r7, #0]
 800bbe6:	9300      	str	r3, [sp, #0]
 800bbe8:	0013      	movs	r3, r2
 800bbea:	2200      	movs	r2, #0
 800bbec:	2140      	movs	r1, #64	; 0x40
 800bbee:	f000 fae9 	bl	800c1c4 <USART_WaitOnFlagUntilTimeout>
 800bbf2:	1e03      	subs	r3, r0, #0
 800bbf4:	d001      	beq.n	800bbfa <HAL_USART_Transmit+0x12e>
    {
      return HAL_TIMEOUT;
 800bbf6:	2303      	movs	r3, #3
 800bbf8:	e022      	b.n	800bc40 <HAL_USART_Transmit+0x174>
    }

    /* Clear Transmission Complete Flag */
    __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_TCF);
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	2240      	movs	r2, #64	; 0x40
 800bc00:	621a      	str	r2, [r3, #32]

    /* Clear overrun flag and discard the received data */
    __HAL_USART_CLEAR_OREFLAG(husart);
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	2208      	movs	r2, #8
 800bc08:	621a      	str	r2, [r3, #32]
    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	699a      	ldr	r2, [r3, #24]
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	2108      	movs	r1, #8
 800bc16:	430a      	orrs	r2, r1
 800bc18:	619a      	str	r2, [r3, #24]
    __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST);
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	699a      	ldr	r2, [r3, #24]
 800bc20:	68fb      	ldr	r3, [r7, #12]
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	2110      	movs	r1, #16
 800bc26:	430a      	orrs	r2, r1
 800bc28:	619a      	str	r2, [r3, #24]

    /* At end of Tx process, restore husart->State to Ready */
    husart->State = HAL_USART_STATE_READY;
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	2259      	movs	r2, #89	; 0x59
 800bc2e:	2101      	movs	r1, #1
 800bc30:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(husart);
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	2258      	movs	r2, #88	; 0x58
 800bc36:	2100      	movs	r1, #0
 800bc38:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800bc3a:	2300      	movs	r3, #0
 800bc3c:	e000      	b.n	800bc40 <HAL_USART_Transmit+0x174>
  }
  else
  {
    return HAL_BUSY;
 800bc3e:	2302      	movs	r3, #2
  }
}
 800bc40:	0018      	movs	r0, r3
 800bc42:	46bd      	mov	sp, r7
 800bc44:	b008      	add	sp, #32
 800bc46:	bd80      	pop	{r7, pc}

0800bc48 <HAL_USART_Transmit_DMA>:
  * @param  pTxData pointer to data buffer (u8 or u16 data elements).
  * @param  Size amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit_DMA(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size)
{
 800bc48:	b590      	push	{r4, r7, lr}
 800bc4a:	b087      	sub	sp, #28
 800bc4c:	af00      	add	r7, sp, #0
 800bc4e:	60f8      	str	r0, [r7, #12]
 800bc50:	60b9      	str	r1, [r7, #8]
 800bc52:	1dbb      	adds	r3, r7, #6
 800bc54:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bc56:	2317      	movs	r3, #23
 800bc58:	18fb      	adds	r3, r7, r3
 800bc5a:	2200      	movs	r2, #0
 800bc5c:	701a      	strb	r2, [r3, #0]
  uint32_t *tmp;

  if (husart->State == HAL_USART_STATE_READY)
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	2259      	movs	r2, #89	; 0x59
 800bc62:	5c9b      	ldrb	r3, [r3, r2]
 800bc64:	b2db      	uxtb	r3, r3
 800bc66:	2b01      	cmp	r3, #1
 800bc68:	d000      	beq.n	800bc6c <HAL_USART_Transmit_DMA+0x24>
 800bc6a:	e07d      	b.n	800bd68 <HAL_USART_Transmit_DMA+0x120>
  {
    if ((pTxData == NULL) || (Size == 0U))
 800bc6c:	68bb      	ldr	r3, [r7, #8]
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d003      	beq.n	800bc7a <HAL_USART_Transmit_DMA+0x32>
 800bc72:	1dbb      	adds	r3, r7, #6
 800bc74:	881b      	ldrh	r3, [r3, #0]
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d101      	bne.n	800bc7e <HAL_USART_Transmit_DMA+0x36>
    {
      return HAL_ERROR;
 800bc7a:	2301      	movs	r3, #1
 800bc7c:	e075      	b.n	800bd6a <HAL_USART_Transmit_DMA+0x122>
    }

    /* In case of 9bits/No Parity transfer, pTxData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	689a      	ldr	r2, [r3, #8]
 800bc82:	2380      	movs	r3, #128	; 0x80
 800bc84:	015b      	lsls	r3, r3, #5
 800bc86:	429a      	cmp	r2, r3
 800bc88:	d10a      	bne.n	800bca0 <HAL_USART_Transmit_DMA+0x58>
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	691b      	ldr	r3, [r3, #16]
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d106      	bne.n	800bca0 <HAL_USART_Transmit_DMA+0x58>
    {
      if ((((uint32_t)pTxData) & 1U) != 0U)
 800bc92:	68bb      	ldr	r3, [r7, #8]
 800bc94:	001a      	movs	r2, r3
 800bc96:	2301      	movs	r3, #1
 800bc98:	4013      	ands	r3, r2
 800bc9a:	d001      	beq.n	800bca0 <HAL_USART_Transmit_DMA+0x58>
      {
        return  HAL_ERROR;
 800bc9c:	2301      	movs	r3, #1
 800bc9e:	e064      	b.n	800bd6a <HAL_USART_Transmit_DMA+0x122>
      }
    }

    /* Process Locked */
    __HAL_LOCK(husart);
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	2258      	movs	r2, #88	; 0x58
 800bca4:	5c9b      	ldrb	r3, [r3, r2]
 800bca6:	2b01      	cmp	r3, #1
 800bca8:	d101      	bne.n	800bcae <HAL_USART_Transmit_DMA+0x66>
 800bcaa:	2302      	movs	r3, #2
 800bcac:	e05d      	b.n	800bd6a <HAL_USART_Transmit_DMA+0x122>
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	2258      	movs	r2, #88	; 0x58
 800bcb2:	2101      	movs	r1, #1
 800bcb4:	5499      	strb	r1, [r3, r2]

    husart->pTxBuffPtr = pTxData;
 800bcb6:	68ba      	ldr	r2, [r7, #8]
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	629a      	str	r2, [r3, #40]	; 0x28
    husart->TxXferSize = Size;
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	1dba      	adds	r2, r7, #6
 800bcc0:	8812      	ldrh	r2, [r2, #0]
 800bcc2:	859a      	strh	r2, [r3, #44]	; 0x2c
    husart->TxXferCount = Size;
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	1dba      	adds	r2, r7, #6
 800bcc8:	8812      	ldrh	r2, [r2, #0]
 800bcca:	85da      	strh	r2, [r3, #46]	; 0x2e

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	2200      	movs	r2, #0
 800bcd0:	65da      	str	r2, [r3, #92]	; 0x5c
    husart->State = HAL_USART_STATE_BUSY_TX;
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	2259      	movs	r2, #89	; 0x59
 800bcd6:	2112      	movs	r1, #18
 800bcd8:	5499      	strb	r1, [r3, r2]

    if (husart->hdmatx != NULL)
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d01e      	beq.n	800bd20 <HAL_USART_Transmit_DMA+0xd8>
    {
      /* Set the USART DMA transfer complete callback */
      husart->hdmatx->XferCpltCallback = USART_DMATransmitCplt;
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bce6:	4a23      	ldr	r2, [pc, #140]	; (800bd74 <HAL_USART_Transmit_DMA+0x12c>)
 800bce8:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the USART DMA Half transfer complete callback */
      husart->hdmatx->XferHalfCpltCallback = USART_DMATxHalfCplt;
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bcee:	4a22      	ldr	r2, [pc, #136]	; (800bd78 <HAL_USART_Transmit_DMA+0x130>)
 800bcf0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      husart->hdmatx->XferErrorCallback = USART_DMAError;
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bcf6:	4a21      	ldr	r2, [pc, #132]	; (800bd7c <HAL_USART_Transmit_DMA+0x134>)
 800bcf8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the USART transmit DMA channel */
      tmp = (uint32_t *)&pTxData;
 800bcfa:	2308      	movs	r3, #8
 800bcfc:	18fb      	adds	r3, r7, r3
 800bcfe:	613b      	str	r3, [r7, #16]
      status = HAL_DMA_Start_IT(husart->hdmatx, *(uint32_t *)tmp, (uint32_t)&husart->Instance->TDR, Size);
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800bd04:	693b      	ldr	r3, [r7, #16]
 800bd06:	6819      	ldr	r1, [r3, #0]
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	3328      	adds	r3, #40	; 0x28
 800bd0e:	001a      	movs	r2, r3
 800bd10:	1dbb      	adds	r3, r7, #6
 800bd12:	881b      	ldrh	r3, [r3, #0]
 800bd14:	2417      	movs	r4, #23
 800bd16:	193c      	adds	r4, r7, r4
 800bd18:	f7f9 ff2a 	bl	8005b70 <HAL_DMA_Start_IT>
 800bd1c:	0003      	movs	r3, r0
 800bd1e:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 800bd20:	2317      	movs	r3, #23
 800bd22:	18fb      	adds	r3, r7, r3
 800bd24:	781b      	ldrb	r3, [r3, #0]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d111      	bne.n	800bd4e <HAL_USART_Transmit_DMA+0x106>
    {
      /* Clear the TC flag in the ICR register */
      __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_TCF);
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	2240      	movs	r2, #64	; 0x40
 800bd30:	621a      	str	r2, [r3, #32]

      /* Process Unlocked */
      __HAL_UNLOCK(husart);
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	2258      	movs	r2, #88	; 0x58
 800bd36:	2100      	movs	r1, #0
 800bd38:	5499      	strb	r1, [r3, r2]

      /* Enable the DMA transfer for transmit request by setting the DMAT bit
         in the USART CR3 register */
      SET_BIT(husart->Instance->CR3, USART_CR3_DMAT);
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	689a      	ldr	r2, [r3, #8]
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	2180      	movs	r1, #128	; 0x80
 800bd46:	430a      	orrs	r2, r1
 800bd48:	609a      	str	r2, [r3, #8]

      return HAL_OK;
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	e00d      	b.n	800bd6a <HAL_USART_Transmit_DMA+0x122>
    }
    else
    {
      /* Set error code to DMA */
      husart->ErrorCode = HAL_USART_ERROR_DMA;
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	2210      	movs	r2, #16
 800bd52:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Process Unlocked */
      __HAL_UNLOCK(husart);
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	2258      	movs	r2, #88	; 0x58
 800bd58:	2100      	movs	r1, #0
 800bd5a:	5499      	strb	r1, [r3, r2]

      /* Restore husart->State to ready */
      husart->State = HAL_USART_STATE_READY;
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	2259      	movs	r2, #89	; 0x59
 800bd60:	2101      	movs	r1, #1
 800bd62:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800bd64:	2301      	movs	r3, #1
 800bd66:	e000      	b.n	800bd6a <HAL_USART_Transmit_DMA+0x122>
    }
  }
  else
  {
    return HAL_BUSY;
 800bd68:	2302      	movs	r3, #2
  }
}
 800bd6a:	0018      	movs	r0, r3
 800bd6c:	46bd      	mov	sp, r7
 800bd6e:	b007      	add	sp, #28
 800bd70:	bd90      	pop	{r4, r7, pc}
 800bd72:	46c0      	nop			; (mov r8, r8)
 800bd74:	0800c0cd 	.word	0x0800c0cd
 800bd78:	0800c137 	.word	0x0800c137
 800bd7c:	0800c155 	.word	0x0800c155

0800bd80 <HAL_USART_IRQHandler>:
  * @brief  Handle USART interrupt request.
  * @param  husart USART handle.
  * @retval None
  */
void HAL_USART_IRQHandler(USART_HandleTypeDef *husart)
{
 800bd80:	b580      	push	{r7, lr}
 800bd82:	b088      	sub	sp, #32
 800bd84:	af00      	add	r7, sp, #0
 800bd86:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(husart->Instance->ISR);
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	69db      	ldr	r3, [r3, #28]
 800bd8e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(husart->Instance->CR1);
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(husart->Instance->CR3);
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	689b      	ldr	r3, [r3, #8]
 800bd9e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_UDR));
 800bda0:	69fb      	ldr	r3, [r7, #28]
 800bda2:	4aab      	ldr	r2, [pc, #684]	; (800c050 <HAL_USART_IRQHandler+0x2d0>)
 800bda4:	4013      	ands	r3, r2
 800bda6:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800bda8:	693b      	ldr	r3, [r7, #16]
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d117      	bne.n	800bdde <HAL_USART_IRQHandler+0x5e>
  {
    /* USART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800bdae:	69fb      	ldr	r3, [r7, #28]
 800bdb0:	2220      	movs	r2, #32
 800bdb2:	4013      	ands	r3, r2
 800bdb4:	d013      	beq.n	800bdde <HAL_USART_IRQHandler+0x5e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800bdb6:	69bb      	ldr	r3, [r7, #24]
 800bdb8:	2220      	movs	r2, #32
 800bdba:	4013      	ands	r3, r2
 800bdbc:	d104      	bne.n	800bdc8 <HAL_USART_IRQHandler+0x48>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800bdbe:	697a      	ldr	r2, [r7, #20]
 800bdc0:	2380      	movs	r3, #128	; 0x80
 800bdc2:	055b      	lsls	r3, r3, #21
 800bdc4:	4013      	ands	r3, r2
 800bdc6:	d00a      	beq.n	800bdde <HAL_USART_IRQHandler+0x5e>
    {
      if (husart->RxISR != NULL)
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d100      	bne.n	800bdd2 <HAL_USART_IRQHandler+0x52>
 800bdd0:	e135      	b.n	800c03e <HAL_USART_IRQHandler+0x2be>
      {
        husart->RxISR(husart);
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bdd6:	687a      	ldr	r2, [r7, #4]
 800bdd8:	0010      	movs	r0, r2
 800bdda:	4798      	blx	r3
      }
      return;
 800bddc:	e12f      	b.n	800c03e <HAL_USART_IRQHandler+0x2be>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800bdde:	693b      	ldr	r3, [r7, #16]
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d100      	bne.n	800bde6 <HAL_USART_IRQHandler+0x66>
 800bde4:	e0eb      	b.n	800bfbe <HAL_USART_IRQHandler+0x23e>
      && (((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800bde6:	697b      	ldr	r3, [r7, #20]
 800bde8:	4a9a      	ldr	r2, [pc, #616]	; (800c054 <HAL_USART_IRQHandler+0x2d4>)
 800bdea:	4013      	ands	r3, r2
 800bdec:	d105      	bne.n	800bdfa <HAL_USART_IRQHandler+0x7a>
          || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U)))
 800bdee:	69ba      	ldr	r2, [r7, #24]
 800bdf0:	2390      	movs	r3, #144	; 0x90
 800bdf2:	005b      	lsls	r3, r3, #1
 800bdf4:	4013      	ands	r3, r2
 800bdf6:	d100      	bne.n	800bdfa <HAL_USART_IRQHandler+0x7a>
 800bdf8:	e0e1      	b.n	800bfbe <HAL_USART_IRQHandler+0x23e>
  {
    /* USART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800bdfa:	69fb      	ldr	r3, [r7, #28]
 800bdfc:	2201      	movs	r2, #1
 800bdfe:	4013      	ands	r3, r2
 800be00:	d00e      	beq.n	800be20 <HAL_USART_IRQHandler+0xa0>
 800be02:	69ba      	ldr	r2, [r7, #24]
 800be04:	2380      	movs	r3, #128	; 0x80
 800be06:	005b      	lsls	r3, r3, #1
 800be08:	4013      	ands	r3, r2
 800be0a:	d009      	beq.n	800be20 <HAL_USART_IRQHandler+0xa0>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_PEF);
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	2201      	movs	r2, #1
 800be12:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_PE;
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800be18:	2201      	movs	r2, #1
 800be1a:	431a      	orrs	r2, r3
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800be20:	69fb      	ldr	r3, [r7, #28]
 800be22:	2202      	movs	r2, #2
 800be24:	4013      	ands	r3, r2
 800be26:	d00d      	beq.n	800be44 <HAL_USART_IRQHandler+0xc4>
 800be28:	697b      	ldr	r3, [r7, #20]
 800be2a:	2201      	movs	r2, #1
 800be2c:	4013      	ands	r3, r2
 800be2e:	d009      	beq.n	800be44 <HAL_USART_IRQHandler+0xc4>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_FEF);
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	2202      	movs	r2, #2
 800be36:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_FE;
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800be3c:	2204      	movs	r2, #4
 800be3e:	431a      	orrs	r2, r3
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800be44:	69fb      	ldr	r3, [r7, #28]
 800be46:	2204      	movs	r2, #4
 800be48:	4013      	ands	r3, r2
 800be4a:	d00d      	beq.n	800be68 <HAL_USART_IRQHandler+0xe8>
 800be4c:	697b      	ldr	r3, [r7, #20]
 800be4e:	2201      	movs	r2, #1
 800be50:	4013      	ands	r3, r2
 800be52:	d009      	beq.n	800be68 <HAL_USART_IRQHandler+0xe8>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_NEF);
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	2204      	movs	r2, #4
 800be5a:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_NE;
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800be60:	2202      	movs	r2, #2
 800be62:	431a      	orrs	r2, r3
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800be68:	69fb      	ldr	r3, [r7, #28]
 800be6a:	2208      	movs	r2, #8
 800be6c:	4013      	ands	r3, r2
 800be6e:	d011      	beq.n	800be94 <HAL_USART_IRQHandler+0x114>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800be70:	69bb      	ldr	r3, [r7, #24]
 800be72:	2220      	movs	r2, #32
 800be74:	4013      	ands	r3, r2
 800be76:	d103      	bne.n	800be80 <HAL_USART_IRQHandler+0x100>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800be78:	697b      	ldr	r3, [r7, #20]
 800be7a:	4a76      	ldr	r2, [pc, #472]	; (800c054 <HAL_USART_IRQHandler+0x2d4>)
 800be7c:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800be7e:	d009      	beq.n	800be94 <HAL_USART_IRQHandler+0x114>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_OREF);
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	2208      	movs	r2, #8
 800be86:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_ORE;
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800be8c:	2208      	movs	r2, #8
 800be8e:	431a      	orrs	r2, r3
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART SPI slave underrun error interrupt occurred -------------------------*/
    if (((isrflags & USART_ISR_UDR) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800be94:	69fa      	ldr	r2, [r7, #28]
 800be96:	2380      	movs	r3, #128	; 0x80
 800be98:	019b      	lsls	r3, r3, #6
 800be9a:	4013      	ands	r3, r2
 800be9c:	d01a      	beq.n	800bed4 <HAL_USART_IRQHandler+0x154>
 800be9e:	697b      	ldr	r3, [r7, #20]
 800bea0:	2201      	movs	r2, #1
 800bea2:	4013      	ands	r3, r2
 800bea4:	d016      	beq.n	800bed4 <HAL_USART_IRQHandler+0x154>
    {
      /* Ignore SPI slave underrun errors when reception is going on */
      if (husart->State == HAL_USART_STATE_BUSY_RX)
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	2259      	movs	r2, #89	; 0x59
 800beaa:	5c9b      	ldrb	r3, [r3, r2]
 800beac:	b2db      	uxtb	r3, r3
 800beae:	2b22      	cmp	r3, #34	; 0x22
 800beb0:	d105      	bne.n	800bebe <HAL_USART_IRQHandler+0x13e>
      {
        __HAL_USART_CLEAR_UDRFLAG(husart);
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	2280      	movs	r2, #128	; 0x80
 800beb8:	0192      	lsls	r2, r2, #6
 800beba:	621a      	str	r2, [r3, #32]
        return;
 800bebc:	e0c4      	b.n	800c048 <HAL_USART_IRQHandler+0x2c8>
      }
      else
      {
        __HAL_USART_CLEAR_UDRFLAG(husart);
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	2280      	movs	r2, #128	; 0x80
 800bec4:	0192      	lsls	r2, r2, #6
 800bec6:	621a      	str	r2, [r3, #32]
        husart->ErrorCode |= HAL_USART_ERROR_UDR;
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800becc:	2220      	movs	r2, #32
 800bece:	431a      	orrs	r2, r3
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }

    /* Call USART Error Call back function if need be --------------------------*/
    if (husart->ErrorCode != HAL_USART_ERROR_NONE)
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d100      	bne.n	800bede <HAL_USART_IRQHandler+0x15e>
 800bedc:	e0b1      	b.n	800c042 <HAL_USART_IRQHandler+0x2c2>
    {
      /* USART in mode Receiver ---------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800bede:	69fb      	ldr	r3, [r7, #28]
 800bee0:	2220      	movs	r2, #32
 800bee2:	4013      	ands	r3, r2
 800bee4:	d011      	beq.n	800bf0a <HAL_USART_IRQHandler+0x18a>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800bee6:	69bb      	ldr	r3, [r7, #24]
 800bee8:	2220      	movs	r2, #32
 800beea:	4013      	ands	r3, r2
 800beec:	d104      	bne.n	800bef8 <HAL_USART_IRQHandler+0x178>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800beee:	697a      	ldr	r2, [r7, #20]
 800bef0:	2380      	movs	r3, #128	; 0x80
 800bef2:	055b      	lsls	r3, r3, #21
 800bef4:	4013      	ands	r3, r2
 800bef6:	d008      	beq.n	800bf0a <HAL_USART_IRQHandler+0x18a>
      {
        if (husart->RxISR != NULL)
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800befc:	2b00      	cmp	r3, #0
 800befe:	d004      	beq.n	800bf0a <HAL_USART_IRQHandler+0x18a>
        {
          husart->RxISR(husart);
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bf04:	687a      	ldr	r2, [r7, #4]
 800bf06:	0010      	movs	r0, r2
 800bf08:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = husart->ErrorCode & HAL_USART_ERROR_ORE;
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bf0e:	2208      	movs	r2, #8
 800bf10:	4013      	ands	r3, r2
 800bf12:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR)) ||
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	689b      	ldr	r3, [r3, #8]
 800bf1a:	2240      	movs	r2, #64	; 0x40
 800bf1c:	4013      	ands	r3, r2
 800bf1e:	2b40      	cmp	r3, #64	; 0x40
 800bf20:	d002      	beq.n	800bf28 <HAL_USART_IRQHandler+0x1a8>
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d040      	beq.n	800bfaa <HAL_USART_IRQHandler+0x22a>
          (errorcode != 0U))
      {
        /* Blocking error : transfer is aborted
           Set the USART state ready to be able to start again the process,
           Disable Interrupts, and disable DMA requests, if ongoing */
        USART_EndTransfer(husart);
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	0018      	movs	r0, r3
 800bf2c:	f000 f8ae 	bl	800c08c <USART_EndTransfer>

        /* Disable the USART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	689b      	ldr	r3, [r3, #8]
 800bf36:	2240      	movs	r2, #64	; 0x40
 800bf38:	4013      	ands	r3, r2
 800bf3a:	2b40      	cmp	r3, #64	; 0x40
 800bf3c:	d130      	bne.n	800bfa0 <HAL_USART_IRQHandler+0x220>
        {
          CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR | USART_CR3_DMAR);
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	689a      	ldr	r2, [r3, #8]
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	2140      	movs	r1, #64	; 0x40
 800bf4a:	438a      	bics	r2, r1
 800bf4c:	609a      	str	r2, [r3, #8]

          /* Abort the USART DMA Tx channel */
          if (husart->hdmatx != NULL)
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d008      	beq.n	800bf68 <HAL_USART_IRQHandler+0x1e8>
          {
            /* Set the USART Tx DMA Abort callback to NULL : no callback
               executed at end of DMA abort procedure */
            husart->hdmatx->XferAbortCallback = NULL;
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA TX */
            (void)HAL_DMA_Abort_IT(husart->hdmatx);
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bf62:	0018      	movs	r0, r3
 800bf64:	f7f9 fe8a 	bl	8005c7c <HAL_DMA_Abort_IT>
          }

          /* Abort the USART DMA Rx channel */
          if (husart->hdmarx != NULL)
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d012      	beq.n	800bf96 <HAL_USART_IRQHandler+0x216>
          {
            /* Set the USART Rx DMA Abort callback :
               will lead to call HAL_USART_ErrorCallback() at end of DMA abort procedure */
            husart->hdmarx->XferAbortCallback = USART_DMAAbortOnError;
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf74:	4a38      	ldr	r2, [pc, #224]	; (800c058 <HAL_USART_IRQHandler+0x2d8>)
 800bf76:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(husart->hdmarx) != HAL_OK)
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf7c:	0018      	movs	r0, r3
 800bf7e:	f7f9 fe7d 	bl	8005c7c <HAL_DMA_Abort_IT>
 800bf82:	1e03      	subs	r3, r0, #0
 800bf84:	d019      	beq.n	800bfba <HAL_USART_IRQHandler+0x23a>
            {
              /* Call Directly husart->hdmarx->XferAbortCallback function in case of error */
              husart->hdmarx->XferAbortCallback(husart->hdmarx);
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf90:	0018      	movs	r0, r3
 800bf92:	4790      	blx	r2
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800bf94:	e011      	b.n	800bfba <HAL_USART_IRQHandler+0x23a>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
            /* Call registered Error Callback */
            husart->ErrorCallback(husart);
#else
            /* Call legacy weak Error Callback */
            HAL_USART_ErrorCallback(husart);
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	0018      	movs	r0, r3
 800bf9a:	f000 f86f 	bl	800c07c <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800bf9e:	e00c      	b.n	800bfba <HAL_USART_IRQHandler+0x23a>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
          /* Call registered Error Callback */
          husart->ErrorCallback(husart);
#else
          /* Call legacy weak Error Callback */
          HAL_USART_ErrorCallback(husart);
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	0018      	movs	r0, r3
 800bfa4:	f000 f86a 	bl	800c07c <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800bfa8:	e007      	b.n	800bfba <HAL_USART_IRQHandler+0x23a>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
        /* Call registered Error Callback */
        husart->ErrorCallback(husart);
#else
        /* Call legacy weak Error Callback */
        HAL_USART_ErrorCallback(husart);
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	0018      	movs	r0, r3
 800bfae:	f000 f865 	bl	800c07c <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
        husart->ErrorCode = HAL_USART_ERROR_NONE;
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	2200      	movs	r2, #0
 800bfb6:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }
    return;
 800bfb8:	e043      	b.n	800c042 <HAL_USART_IRQHandler+0x2c2>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800bfba:	46c0      	nop			; (mov r8, r8)
    return;
 800bfbc:	e041      	b.n	800c042 <HAL_USART_IRQHandler+0x2c2>

  } /* End if some error occurs */


  /* USART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800bfbe:	69fb      	ldr	r3, [r7, #28]
 800bfc0:	2280      	movs	r2, #128	; 0x80
 800bfc2:	4013      	ands	r3, r2
 800bfc4:	d012      	beq.n	800bfec <HAL_USART_IRQHandler+0x26c>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800bfc6:	69bb      	ldr	r3, [r7, #24]
 800bfc8:	2280      	movs	r2, #128	; 0x80
 800bfca:	4013      	ands	r3, r2
 800bfcc:	d104      	bne.n	800bfd8 <HAL_USART_IRQHandler+0x258>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800bfce:	697a      	ldr	r2, [r7, #20]
 800bfd0:	2380      	movs	r3, #128	; 0x80
 800bfd2:	041b      	lsls	r3, r3, #16
 800bfd4:	4013      	ands	r3, r2
 800bfd6:	d009      	beq.n	800bfec <HAL_USART_IRQHandler+0x26c>
  {
    if (husart->TxISR != NULL)
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d032      	beq.n	800c046 <HAL_USART_IRQHandler+0x2c6>
    {
      husart->TxISR(husart);
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bfe4:	687a      	ldr	r2, [r7, #4]
 800bfe6:	0010      	movs	r0, r2
 800bfe8:	4798      	blx	r3
    }
    return;
 800bfea:	e02c      	b.n	800c046 <HAL_USART_IRQHandler+0x2c6>
  }

  /* USART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800bfec:	69fb      	ldr	r3, [r7, #28]
 800bfee:	2240      	movs	r2, #64	; 0x40
 800bff0:	4013      	ands	r3, r2
 800bff2:	d008      	beq.n	800c006 <HAL_USART_IRQHandler+0x286>
 800bff4:	69bb      	ldr	r3, [r7, #24]
 800bff6:	2240      	movs	r2, #64	; 0x40
 800bff8:	4013      	ands	r3, r2
 800bffa:	d004      	beq.n	800c006 <HAL_USART_IRQHandler+0x286>
  {
    USART_EndTransmit_IT(husart);
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	0018      	movs	r0, r3
 800c000:	f000 fbf6 	bl	800c7f0 <USART_EndTransmit_IT>
    return;
 800c004:	e020      	b.n	800c048 <HAL_USART_IRQHandler+0x2c8>
  }

  /* USART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800c006:	69fa      	ldr	r2, [r7, #28]
 800c008:	2380      	movs	r3, #128	; 0x80
 800c00a:	041b      	lsls	r3, r3, #16
 800c00c:	4013      	ands	r3, r2
 800c00e:	d009      	beq.n	800c024 <HAL_USART_IRQHandler+0x2a4>
 800c010:	69ba      	ldr	r2, [r7, #24]
 800c012:	2380      	movs	r3, #128	; 0x80
 800c014:	05db      	lsls	r3, r3, #23
 800c016:	4013      	ands	r3, r2
 800c018:	d004      	beq.n	800c024 <HAL_USART_IRQHandler+0x2a4>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    husart->TxFifoEmptyCallback(husart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_USARTEx_TxFifoEmptyCallback(husart);
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	0018      	movs	r0, r3
 800c01e:	f000 fc32 	bl	800c886 <HAL_USARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    return;
 800c022:	e011      	b.n	800c048 <HAL_USART_IRQHandler+0x2c8>
  }

  /* USART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800c024:	69fa      	ldr	r2, [r7, #28]
 800c026:	2380      	movs	r3, #128	; 0x80
 800c028:	045b      	lsls	r3, r3, #17
 800c02a:	4013      	ands	r3, r2
 800c02c:	d00c      	beq.n	800c048 <HAL_USART_IRQHandler+0x2c8>
 800c02e:	69bb      	ldr	r3, [r7, #24]
 800c030:	2b00      	cmp	r3, #0
 800c032:	da09      	bge.n	800c048 <HAL_USART_IRQHandler+0x2c8>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    husart->RxFifoFullCallback(husart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_USARTEx_RxFifoFullCallback(husart);
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	0018      	movs	r0, r3
 800c038:	f000 fc1d 	bl	800c876 <HAL_USARTEx_RxFifoFullCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    return;
 800c03c:	e004      	b.n	800c048 <HAL_USART_IRQHandler+0x2c8>
      return;
 800c03e:	46c0      	nop			; (mov r8, r8)
 800c040:	e002      	b.n	800c048 <HAL_USART_IRQHandler+0x2c8>
    return;
 800c042:	46c0      	nop			; (mov r8, r8)
 800c044:	e000      	b.n	800c048 <HAL_USART_IRQHandler+0x2c8>
    return;
 800c046:	46c0      	nop			; (mov r8, r8)
  }
}
 800c048:	46bd      	mov	sp, r7
 800c04a:	b008      	add	sp, #32
 800c04c:	bd80      	pop	{r7, pc}
 800c04e:	46c0      	nop			; (mov r8, r8)
 800c050:	0000200f 	.word	0x0000200f
 800c054:	10000001 	.word	0x10000001
 800c058:	0800c19b 	.word	0x0800c19b

0800c05c <HAL_USART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_TxHalfCpltCallback(USART_HandleTypeDef *husart)
{
 800c05c:	b580      	push	{r7, lr}
 800c05e:	b082      	sub	sp, #8
 800c060:	af00      	add	r7, sp, #0
 800c062:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800c064:	46c0      	nop			; (mov r8, r8)
 800c066:	46bd      	mov	sp, r7
 800c068:	b002      	add	sp, #8
 800c06a:	bd80      	pop	{r7, pc}

0800c06c <HAL_USART_TxRxCpltCallback>:
  * @brief Tx/Rx Transfers completed callback for the non-blocking process.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_TxRxCpltCallback(USART_HandleTypeDef *husart)
{
 800c06c:	b580      	push	{r7, lr}
 800c06e:	b082      	sub	sp, #8
 800c070:	af00      	add	r7, sp, #0
 800c072:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USART_TxRxCpltCallback can be implemented in the user file
   */
}
 800c074:	46c0      	nop			; (mov r8, r8)
 800c076:	46bd      	mov	sp, r7
 800c078:	b002      	add	sp, #8
 800c07a:	bd80      	pop	{r7, pc}

0800c07c <HAL_USART_ErrorCallback>:
  * @brief USART error callback.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_ErrorCallback(USART_HandleTypeDef *husart)
{
 800c07c:	b580      	push	{r7, lr}
 800c07e:	b082      	sub	sp, #8
 800c080:	af00      	add	r7, sp, #0
 800c082:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USART_ErrorCallback can be implemented in the user file.
   */
}
 800c084:	46c0      	nop			; (mov r8, r8)
 800c086:	46bd      	mov	sp, r7
 800c088:	b002      	add	sp, #8
 800c08a:	bd80      	pop	{r7, pc}

0800c08c <USART_EndTransfer>:
  * @brief  End ongoing transfer on USART peripheral (following error detection or Transfer completion).
  * @param  husart USART handle.
  * @retval None
  */
static void USART_EndTransfer(USART_HandleTypeDef *husart)
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	b082      	sub	sp, #8
 800c090:	af00      	add	r7, sp, #0
 800c092:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, RXFT, TXFT, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE |
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	681a      	ldr	r2, [r3, #0]
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	4909      	ldr	r1, [pc, #36]	; (800c0c4 <USART_EndTransfer+0x38>)
 800c0a0:	400a      	ands	r2, r1
 800c0a2:	601a      	str	r2, [r3, #0]
                                    USART_CR1_TCIE));
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE));
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	689a      	ldr	r2, [r3, #8]
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	4906      	ldr	r1, [pc, #24]	; (800c0c8 <USART_EndTransfer+0x3c>)
 800c0b0:	400a      	ands	r2, r1
 800c0b2:	609a      	str	r2, [r3, #8]

  /* At end of process, restore husart->State to Ready */
  husart->State = HAL_USART_STATE_READY;
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	2259      	movs	r2, #89	; 0x59
 800c0b8:	2101      	movs	r1, #1
 800c0ba:	5499      	strb	r1, [r3, r2]
}
 800c0bc:	46c0      	nop			; (mov r8, r8)
 800c0be:	46bd      	mov	sp, r7
 800c0c0:	b002      	add	sp, #8
 800c0c2:	bd80      	pop	{r7, pc}
 800c0c4:	fffffe1f 	.word	0xfffffe1f
 800c0c8:	ef7ffffe 	.word	0xef7ffffe

0800c0cc <USART_DMATransmitCplt>:
  * @brief DMA USART transmit process complete callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800c0cc:	b580      	push	{r7, lr}
 800c0ce:	b084      	sub	sp, #16
 800c0d0:	af00      	add	r7, sp, #0
 800c0d2:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c0d8:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	2220      	movs	r2, #32
 800c0e2:	4013      	ands	r3, r2
 800c0e4:	d119      	bne.n	800c11a <USART_DMATransmitCplt+0x4e>
  {
    husart->TxXferCount = 0U;
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	2200      	movs	r2, #0
 800c0ea:	85da      	strh	r2, [r3, #46]	; 0x2e

    if (husart->State == HAL_USART_STATE_BUSY_TX)
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	2259      	movs	r2, #89	; 0x59
 800c0f0:	5c9b      	ldrb	r3, [r3, r2]
 800c0f2:	b2db      	uxtb	r3, r3
 800c0f4:	2b12      	cmp	r3, #18
 800c0f6:	d11a      	bne.n	800c12e <USART_DMATransmitCplt+0x62>
    {
      /* Disable the DMA transfer for transmit request by resetting the DMAT bit
         in the USART CR3 register */
      CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAT);
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	689a      	ldr	r2, [r3, #8]
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	2180      	movs	r1, #128	; 0x80
 800c104:	438a      	bics	r2, r1
 800c106:	609a      	str	r2, [r3, #8]

      /* Enable the USART Transmit Complete Interrupt */
      __HAL_USART_ENABLE_IT(husart, USART_IT_TC);
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	681a      	ldr	r2, [r3, #0]
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	2140      	movs	r1, #64	; 0x40
 800c114:	430a      	orrs	r2, r1
 800c116:	601a      	str	r2, [r3, #0]
      /* Call legacy weak Tx Complete Callback */
      HAL_USART_TxCpltCallback(husart);
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    }
  }
}
 800c118:	e009      	b.n	800c12e <USART_DMATransmitCplt+0x62>
    if (husart->State == HAL_USART_STATE_BUSY_TX)
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	2259      	movs	r2, #89	; 0x59
 800c11e:	5c9b      	ldrb	r3, [r3, r2]
 800c120:	b2db      	uxtb	r3, r3
 800c122:	2b12      	cmp	r3, #18
 800c124:	d103      	bne.n	800c12e <USART_DMATransmitCplt+0x62>
      HAL_USART_TxCpltCallback(husart);
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	0018      	movs	r0, r3
 800c12a:	f7f6 ffdb 	bl	80030e4 <HAL_USART_TxCpltCallback>
}
 800c12e:	46c0      	nop			; (mov r8, r8)
 800c130:	46bd      	mov	sp, r7
 800c132:	b004      	add	sp, #16
 800c134:	bd80      	pop	{r7, pc}

0800c136 <USART_DMATxHalfCplt>:
  * @brief DMA USART transmit process half complete callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c136:	b580      	push	{r7, lr}
 800c138:	b084      	sub	sp, #16
 800c13a:	af00      	add	r7, sp, #0
 800c13c:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c142:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Tx Half Complete Callback */
  husart->TxHalfCpltCallback(husart);
#else
  /* Call legacy weak Tx Half Complete Callback */
  HAL_USART_TxHalfCpltCallback(husart);
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	0018      	movs	r0, r3
 800c148:	f7ff ff88 	bl	800c05c <HAL_USART_TxHalfCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 800c14c:	46c0      	nop			; (mov r8, r8)
 800c14e:	46bd      	mov	sp, r7
 800c150:	b004      	add	sp, #16
 800c152:	bd80      	pop	{r7, pc}

0800c154 <USART_DMAError>:
  * @brief DMA USART communication error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMAError(DMA_HandleTypeDef *hdma)
{
 800c154:	b580      	push	{r7, lr}
 800c156:	b084      	sub	sp, #16
 800c158:	af00      	add	r7, sp, #0
 800c15a:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c160:	60fb      	str	r3, [r7, #12]

  husart->RxXferCount = 0U;
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	2200      	movs	r2, #0
 800c166:	86da      	strh	r2, [r3, #54]	; 0x36
  husart->TxXferCount = 0U;
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	2200      	movs	r2, #0
 800c16c:	85da      	strh	r2, [r3, #46]	; 0x2e
  USART_EndTransfer(husart);
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	0018      	movs	r0, r3
 800c172:	f7ff ff8b 	bl	800c08c <USART_EndTransfer>

  husart->ErrorCode |= HAL_USART_ERROR_DMA;
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c17a:	2210      	movs	r2, #16
 800c17c:	431a      	orrs	r2, r3
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	65da      	str	r2, [r3, #92]	; 0x5c
  husart->State = HAL_USART_STATE_READY;
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	2259      	movs	r2, #89	; 0x59
 800c186:	2101      	movs	r1, #1
 800c188:	5499      	strb	r1, [r3, r2]
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	0018      	movs	r0, r3
 800c18e:	f7ff ff75 	bl	800c07c <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 800c192:	46c0      	nop			; (mov r8, r8)
 800c194:	46bd      	mov	sp, r7
 800c196:	b004      	add	sp, #16
 800c198:	bd80      	pop	{r7, pc}

0800c19a <USART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c19a:	b580      	push	{r7, lr}
 800c19c:	b084      	sub	sp, #16
 800c19e:	af00      	add	r7, sp, #0
 800c1a0:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1a6:	60fb      	str	r3, [r7, #12]
  husart->RxXferCount = 0U;
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	2200      	movs	r2, #0
 800c1ac:	86da      	strh	r2, [r3, #54]	; 0x36
  husart->TxXferCount = 0U;
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	2200      	movs	r2, #0
 800c1b2:	85da      	strh	r2, [r3, #46]	; 0x2e
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	0018      	movs	r0, r3
 800c1b8:	f7ff ff60 	bl	800c07c <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 800c1bc:	46c0      	nop			; (mov r8, r8)
 800c1be:	46bd      	mov	sp, r7
 800c1c0:	b004      	add	sp, #16
 800c1c2:	bd80      	pop	{r7, pc}

0800c1c4 <USART_WaitOnFlagUntilTimeout>:
  * @param  Timeout timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status,
                                                      uint32_t Tickstart, uint32_t Timeout)
{
 800c1c4:	b580      	push	{r7, lr}
 800c1c6:	b084      	sub	sp, #16
 800c1c8:	af00      	add	r7, sp, #0
 800c1ca:	60f8      	str	r0, [r7, #12]
 800c1cc:	60b9      	str	r1, [r7, #8]
 800c1ce:	603b      	str	r3, [r7, #0]
 800c1d0:	1dfb      	adds	r3, r7, #7
 800c1d2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 800c1d4:	e017      	b.n	800c206 <USART_WaitOnFlagUntilTimeout+0x42>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c1d6:	69bb      	ldr	r3, [r7, #24]
 800c1d8:	3301      	adds	r3, #1
 800c1da:	d014      	beq.n	800c206 <USART_WaitOnFlagUntilTimeout+0x42>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c1dc:	f7f9 f8bc 	bl	8005358 <HAL_GetTick>
 800c1e0:	0002      	movs	r2, r0
 800c1e2:	683b      	ldr	r3, [r7, #0]
 800c1e4:	1ad3      	subs	r3, r2, r3
 800c1e6:	69ba      	ldr	r2, [r7, #24]
 800c1e8:	429a      	cmp	r2, r3
 800c1ea:	d302      	bcc.n	800c1f2 <USART_WaitOnFlagUntilTimeout+0x2e>
 800c1ec:	69bb      	ldr	r3, [r7, #24]
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d109      	bne.n	800c206 <USART_WaitOnFlagUntilTimeout+0x42>
      {
        husart->State = HAL_USART_STATE_READY;
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	2259      	movs	r2, #89	; 0x59
 800c1f6:	2101      	movs	r1, #1
 800c1f8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(husart);
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	2258      	movs	r2, #88	; 0x58
 800c1fe:	2100      	movs	r1, #0
 800c200:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800c202:	2303      	movs	r3, #3
 800c204:	e00f      	b.n	800c226 <USART_WaitOnFlagUntilTimeout+0x62>
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	69db      	ldr	r3, [r3, #28]
 800c20c:	68ba      	ldr	r2, [r7, #8]
 800c20e:	4013      	ands	r3, r2
 800c210:	68ba      	ldr	r2, [r7, #8]
 800c212:	1ad3      	subs	r3, r2, r3
 800c214:	425a      	negs	r2, r3
 800c216:	4153      	adcs	r3, r2
 800c218:	b2db      	uxtb	r3, r3
 800c21a:	001a      	movs	r2, r3
 800c21c:	1dfb      	adds	r3, r7, #7
 800c21e:	781b      	ldrb	r3, [r3, #0]
 800c220:	429a      	cmp	r2, r3
 800c222:	d0d8      	beq.n	800c1d6 <USART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800c224:	2300      	movs	r3, #0
}
 800c226:	0018      	movs	r0, r3
 800c228:	46bd      	mov	sp, r7
 800c22a:	b004      	add	sp, #16
 800c22c:	bd80      	pop	{r7, pc}
	...

0800c230 <USART_SetConfig>:
  * @brief Configure the USART peripheral.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_SetConfig(USART_HandleTypeDef *husart)
{
 800c230:	b580      	push	{r7, lr}
 800c232:	b088      	sub	sp, #32
 800c234:	af00      	add	r7, sp, #0
 800c236:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  USART_ClockSourceTypeDef clocksource;
  HAL_StatusTypeDef ret                = HAL_OK;
 800c238:	231e      	movs	r3, #30
 800c23a:	18fb      	adds	r3, r7, r3
 800c23c:	2200      	movs	r2, #0
 800c23e:	701a      	strb	r2, [r3, #0]
  uint16_t brrtemp;
  uint32_t usartdiv                    = 0x00000000;
 800c240:	2300      	movs	r3, #0
 800c242:	61bb      	str	r3, [r7, #24]
  *  the USART Word Length, Parity and Mode:
  *  set the M bits according to husart->Init.WordLength value
  *  set PCE and PS bits according to husart->Init.Parity value
  *  set TE and RE bits according to husart->Init.Mode value
  *  force OVER8 to 1 to allow to reach the maximum speed (Fclock/8) */
  tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	689a      	ldr	r2, [r3, #8]
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	691b      	ldr	r3, [r3, #16]
 800c24c:	431a      	orrs	r2, r3
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	695b      	ldr	r3, [r3, #20]
 800c252:	4313      	orrs	r3, r2
 800c254:	2280      	movs	r2, #128	; 0x80
 800c256:	0212      	lsls	r2, r2, #8
 800c258:	4313      	orrs	r3, r2
 800c25a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	4ab1      	ldr	r2, [pc, #708]	; (800c528 <USART_SetConfig+0x2f8>)
 800c264:	4013      	ands	r3, r2
 800c266:	0019      	movs	r1, r3
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	697a      	ldr	r2, [r7, #20]
 800c26e:	430a      	orrs	r2, r1
 800c270:	601a      	str	r2, [r3, #0]
  /* Clear and configure the USART Clock, CPOL, CPHA, LBCL STOP and SLVEN bits:
   * set CPOL bit according to husart->Init.CLKPolarity value
   * set CPHA bit according to husart->Init.CLKPhase value
   * set LBCL bit according to husart->Init.CLKLastBit value (used in SPI master mode only)
   * set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg = (uint32_t)(USART_CLOCK_ENABLE);
 800c272:	2380      	movs	r3, #128	; 0x80
 800c274:	011b      	lsls	r3, r3, #4
 800c276:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.CLKLastBit;
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	6a1b      	ldr	r3, [r3, #32]
 800c27c:	697a      	ldr	r2, [r7, #20]
 800c27e:	4313      	orrs	r3, r2
 800c280:	617b      	str	r3, [r7, #20]
  tmpreg |= ((uint32_t)husart->Init.CLKPolarity | (uint32_t)husart->Init.CLKPhase);
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	699a      	ldr	r2, [r3, #24]
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	69db      	ldr	r3, [r3, #28]
 800c28a:	4313      	orrs	r3, r2
 800c28c:	697a      	ldr	r2, [r7, #20]
 800c28e:	4313      	orrs	r3, r2
 800c290:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.StopBits;
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	68db      	ldr	r3, [r3, #12]
 800c296:	697a      	ldr	r2, [r7, #20]
 800c298:	4313      	orrs	r3, r2
 800c29a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR2, USART_CR2_FIELDS, tmpreg);
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	685b      	ldr	r3, [r3, #4]
 800c2a2:	4aa2      	ldr	r2, [pc, #648]	; (800c52c <USART_SetConfig+0x2fc>)
 800c2a4:	4013      	ands	r3, r2
 800c2a6:	0019      	movs	r1, r3
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	697a      	ldr	r2, [r7, #20]
 800c2ae:	430a      	orrs	r2, r1
 800c2b0:	605a      	str	r2, [r3, #4]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
   * - USART Clock Prescaler : set PRESCALER according to husart->Init.ClockPrescaler value */
  MODIFY_REG(husart->Instance->PRESC, USART_PRESC_PRESCALER, husart->Init.ClockPrescaler);
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2b8:	220f      	movs	r2, #15
 800c2ba:	4393      	bics	r3, r2
 800c2bc:	0019      	movs	r1, r3
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	430a      	orrs	r2, r1
 800c2c8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  /* BRR is filled-up according to OVER8 bit setting which is forced to 1     */
  USART_GETCLOCKSOURCE(husart, clocksource);
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	4a98      	ldr	r2, [pc, #608]	; (800c530 <USART_SetConfig+0x300>)
 800c2d0:	4293      	cmp	r3, r2
 800c2d2:	d127      	bne.n	800c324 <USART_SetConfig+0xf4>
 800c2d4:	4b97      	ldr	r3, [pc, #604]	; (800c534 <USART_SetConfig+0x304>)
 800c2d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c2d8:	2203      	movs	r2, #3
 800c2da:	4013      	ands	r3, r2
 800c2dc:	2b03      	cmp	r3, #3
 800c2de:	d017      	beq.n	800c310 <USART_SetConfig+0xe0>
 800c2e0:	d81b      	bhi.n	800c31a <USART_SetConfig+0xea>
 800c2e2:	2b02      	cmp	r3, #2
 800c2e4:	d00a      	beq.n	800c2fc <USART_SetConfig+0xcc>
 800c2e6:	d818      	bhi.n	800c31a <USART_SetConfig+0xea>
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d002      	beq.n	800c2f2 <USART_SetConfig+0xc2>
 800c2ec:	2b01      	cmp	r3, #1
 800c2ee:	d00a      	beq.n	800c306 <USART_SetConfig+0xd6>
 800c2f0:	e013      	b.n	800c31a <USART_SetConfig+0xea>
 800c2f2:	231f      	movs	r3, #31
 800c2f4:	18fb      	adds	r3, r7, r3
 800c2f6:	2200      	movs	r2, #0
 800c2f8:	701a      	strb	r2, [r3, #0]
 800c2fa:	e058      	b.n	800c3ae <USART_SetConfig+0x17e>
 800c2fc:	231f      	movs	r3, #31
 800c2fe:	18fb      	adds	r3, r7, r3
 800c300:	2202      	movs	r2, #2
 800c302:	701a      	strb	r2, [r3, #0]
 800c304:	e053      	b.n	800c3ae <USART_SetConfig+0x17e>
 800c306:	231f      	movs	r3, #31
 800c308:	18fb      	adds	r3, r7, r3
 800c30a:	2204      	movs	r2, #4
 800c30c:	701a      	strb	r2, [r3, #0]
 800c30e:	e04e      	b.n	800c3ae <USART_SetConfig+0x17e>
 800c310:	231f      	movs	r3, #31
 800c312:	18fb      	adds	r3, r7, r3
 800c314:	2208      	movs	r2, #8
 800c316:	701a      	strb	r2, [r3, #0]
 800c318:	e049      	b.n	800c3ae <USART_SetConfig+0x17e>
 800c31a:	231f      	movs	r3, #31
 800c31c:	18fb      	adds	r3, r7, r3
 800c31e:	2210      	movs	r2, #16
 800c320:	701a      	strb	r2, [r3, #0]
 800c322:	e044      	b.n	800c3ae <USART_SetConfig+0x17e>
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	4a83      	ldr	r2, [pc, #524]	; (800c538 <USART_SetConfig+0x308>)
 800c32a:	4293      	cmp	r3, r2
 800c32c:	d127      	bne.n	800c37e <USART_SetConfig+0x14e>
 800c32e:	4b81      	ldr	r3, [pc, #516]	; (800c534 <USART_SetConfig+0x304>)
 800c330:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c332:	220c      	movs	r2, #12
 800c334:	4013      	ands	r3, r2
 800c336:	2b0c      	cmp	r3, #12
 800c338:	d017      	beq.n	800c36a <USART_SetConfig+0x13a>
 800c33a:	d81b      	bhi.n	800c374 <USART_SetConfig+0x144>
 800c33c:	2b08      	cmp	r3, #8
 800c33e:	d00a      	beq.n	800c356 <USART_SetConfig+0x126>
 800c340:	d818      	bhi.n	800c374 <USART_SetConfig+0x144>
 800c342:	2b00      	cmp	r3, #0
 800c344:	d002      	beq.n	800c34c <USART_SetConfig+0x11c>
 800c346:	2b04      	cmp	r3, #4
 800c348:	d00a      	beq.n	800c360 <USART_SetConfig+0x130>
 800c34a:	e013      	b.n	800c374 <USART_SetConfig+0x144>
 800c34c:	231f      	movs	r3, #31
 800c34e:	18fb      	adds	r3, r7, r3
 800c350:	2200      	movs	r2, #0
 800c352:	701a      	strb	r2, [r3, #0]
 800c354:	e02b      	b.n	800c3ae <USART_SetConfig+0x17e>
 800c356:	231f      	movs	r3, #31
 800c358:	18fb      	adds	r3, r7, r3
 800c35a:	2202      	movs	r2, #2
 800c35c:	701a      	strb	r2, [r3, #0]
 800c35e:	e026      	b.n	800c3ae <USART_SetConfig+0x17e>
 800c360:	231f      	movs	r3, #31
 800c362:	18fb      	adds	r3, r7, r3
 800c364:	2204      	movs	r2, #4
 800c366:	701a      	strb	r2, [r3, #0]
 800c368:	e021      	b.n	800c3ae <USART_SetConfig+0x17e>
 800c36a:	231f      	movs	r3, #31
 800c36c:	18fb      	adds	r3, r7, r3
 800c36e:	2208      	movs	r2, #8
 800c370:	701a      	strb	r2, [r3, #0]
 800c372:	e01c      	b.n	800c3ae <USART_SetConfig+0x17e>
 800c374:	231f      	movs	r3, #31
 800c376:	18fb      	adds	r3, r7, r3
 800c378:	2210      	movs	r2, #16
 800c37a:	701a      	strb	r2, [r3, #0]
 800c37c:	e017      	b.n	800c3ae <USART_SetConfig+0x17e>
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	4a6e      	ldr	r2, [pc, #440]	; (800c53c <USART_SetConfig+0x30c>)
 800c384:	4293      	cmp	r3, r2
 800c386:	d104      	bne.n	800c392 <USART_SetConfig+0x162>
 800c388:	231f      	movs	r3, #31
 800c38a:	18fb      	adds	r3, r7, r3
 800c38c:	2200      	movs	r2, #0
 800c38e:	701a      	strb	r2, [r3, #0]
 800c390:	e00d      	b.n	800c3ae <USART_SetConfig+0x17e>
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	4a6a      	ldr	r2, [pc, #424]	; (800c540 <USART_SetConfig+0x310>)
 800c398:	4293      	cmp	r3, r2
 800c39a:	d104      	bne.n	800c3a6 <USART_SetConfig+0x176>
 800c39c:	231f      	movs	r3, #31
 800c39e:	18fb      	adds	r3, r7, r3
 800c3a0:	2200      	movs	r2, #0
 800c3a2:	701a      	strb	r2, [r3, #0]
 800c3a4:	e003      	b.n	800c3ae <USART_SetConfig+0x17e>
 800c3a6:	231f      	movs	r3, #31
 800c3a8:	18fb      	adds	r3, r7, r3
 800c3aa:	2210      	movs	r2, #16
 800c3ac:	701a      	strb	r2, [r3, #0]

  switch (clocksource)
 800c3ae:	231f      	movs	r3, #31
 800c3b0:	18fb      	adds	r3, r7, r3
 800c3b2:	781b      	ldrb	r3, [r3, #0]
 800c3b4:	2b08      	cmp	r3, #8
 800c3b6:	d100      	bne.n	800c3ba <USART_SetConfig+0x18a>
 800c3b8:	e139      	b.n	800c62e <USART_SetConfig+0x3fe>
 800c3ba:	dd00      	ble.n	800c3be <USART_SetConfig+0x18e>
 800c3bc:	e195      	b.n	800c6ea <USART_SetConfig+0x4ba>
 800c3be:	2b04      	cmp	r3, #4
 800c3c0:	d100      	bne.n	800c3c4 <USART_SetConfig+0x194>
 800c3c2:	e0d3      	b.n	800c56c <USART_SetConfig+0x33c>
 800c3c4:	dd00      	ble.n	800c3c8 <USART_SetConfig+0x198>
 800c3c6:	e190      	b.n	800c6ea <USART_SetConfig+0x4ba>
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d003      	beq.n	800c3d4 <USART_SetConfig+0x1a4>
 800c3cc:	2b02      	cmp	r3, #2
 800c3ce:	d100      	bne.n	800c3d2 <USART_SetConfig+0x1a2>
 800c3d0:	e061      	b.n	800c496 <USART_SetConfig+0x266>
 800c3d2:	e18a      	b.n	800c6ea <USART_SetConfig+0x4ba>
  {
    case USART_CLOCKSOURCE_PCLK1:
      pclk = HAL_RCC_GetPCLK1Freq();
 800c3d4:	f7fc f904 	bl	80085e0 <HAL_RCC_GetPCLK1Freq>
 800c3d8:	0003      	movs	r3, r0
 800c3da:	613b      	str	r3, [r7, #16]
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d044      	beq.n	800c46e <USART_SetConfig+0x23e>
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3e8:	2b01      	cmp	r3, #1
 800c3ea:	d03e      	beq.n	800c46a <USART_SetConfig+0x23a>
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3f0:	2b02      	cmp	r3, #2
 800c3f2:	d038      	beq.n	800c466 <USART_SetConfig+0x236>
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3f8:	2b03      	cmp	r3, #3
 800c3fa:	d032      	beq.n	800c462 <USART_SetConfig+0x232>
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c400:	2b04      	cmp	r3, #4
 800c402:	d02c      	beq.n	800c45e <USART_SetConfig+0x22e>
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c408:	2b05      	cmp	r3, #5
 800c40a:	d026      	beq.n	800c45a <USART_SetConfig+0x22a>
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c410:	2b06      	cmp	r3, #6
 800c412:	d020      	beq.n	800c456 <USART_SetConfig+0x226>
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c418:	2b07      	cmp	r3, #7
 800c41a:	d01a      	beq.n	800c452 <USART_SetConfig+0x222>
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c420:	2b08      	cmp	r3, #8
 800c422:	d014      	beq.n	800c44e <USART_SetConfig+0x21e>
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c428:	2b09      	cmp	r3, #9
 800c42a:	d00e      	beq.n	800c44a <USART_SetConfig+0x21a>
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c430:	2b0a      	cmp	r3, #10
 800c432:	d008      	beq.n	800c446 <USART_SetConfig+0x216>
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c438:	2b0b      	cmp	r3, #11
 800c43a:	d102      	bne.n	800c442 <USART_SetConfig+0x212>
 800c43c:	2380      	movs	r3, #128	; 0x80
 800c43e:	005b      	lsls	r3, r3, #1
 800c440:	e016      	b.n	800c470 <USART_SetConfig+0x240>
 800c442:	2301      	movs	r3, #1
 800c444:	e014      	b.n	800c470 <USART_SetConfig+0x240>
 800c446:	2380      	movs	r3, #128	; 0x80
 800c448:	e012      	b.n	800c470 <USART_SetConfig+0x240>
 800c44a:	2340      	movs	r3, #64	; 0x40
 800c44c:	e010      	b.n	800c470 <USART_SetConfig+0x240>
 800c44e:	2320      	movs	r3, #32
 800c450:	e00e      	b.n	800c470 <USART_SetConfig+0x240>
 800c452:	2310      	movs	r3, #16
 800c454:	e00c      	b.n	800c470 <USART_SetConfig+0x240>
 800c456:	230c      	movs	r3, #12
 800c458:	e00a      	b.n	800c470 <USART_SetConfig+0x240>
 800c45a:	230a      	movs	r3, #10
 800c45c:	e008      	b.n	800c470 <USART_SetConfig+0x240>
 800c45e:	2308      	movs	r3, #8
 800c460:	e006      	b.n	800c470 <USART_SetConfig+0x240>
 800c462:	2306      	movs	r3, #6
 800c464:	e004      	b.n	800c470 <USART_SetConfig+0x240>
 800c466:	2304      	movs	r3, #4
 800c468:	e002      	b.n	800c470 <USART_SetConfig+0x240>
 800c46a:	2302      	movs	r3, #2
 800c46c:	e000      	b.n	800c470 <USART_SetConfig+0x240>
 800c46e:	2301      	movs	r3, #1
 800c470:	0019      	movs	r1, r3
 800c472:	6938      	ldr	r0, [r7, #16]
 800c474:	f7f3 fe46 	bl	8000104 <__udivsi3>
 800c478:	0003      	movs	r3, r0
 800c47a:	005a      	lsls	r2, r3, #1
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	685b      	ldr	r3, [r3, #4]
 800c480:	085b      	lsrs	r3, r3, #1
 800c482:	18d2      	adds	r2, r2, r3
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	685b      	ldr	r3, [r3, #4]
 800c488:	0019      	movs	r1, r3
 800c48a:	0010      	movs	r0, r2
 800c48c:	f7f3 fe3a 	bl	8000104 <__udivsi3>
 800c490:	0003      	movs	r3, r0
 800c492:	61bb      	str	r3, [r7, #24]
      break;
 800c494:	e12e      	b.n	800c6f4 <USART_SetConfig+0x4c4>
    case USART_CLOCKSOURCE_HSI:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d052      	beq.n	800c544 <USART_SetConfig+0x314>
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4a2:	2b01      	cmp	r3, #1
 800c4a4:	d03e      	beq.n	800c524 <USART_SetConfig+0x2f4>
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4aa:	2b02      	cmp	r3, #2
 800c4ac:	d038      	beq.n	800c520 <USART_SetConfig+0x2f0>
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4b2:	2b03      	cmp	r3, #3
 800c4b4:	d032      	beq.n	800c51c <USART_SetConfig+0x2ec>
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4ba:	2b04      	cmp	r3, #4
 800c4bc:	d02c      	beq.n	800c518 <USART_SetConfig+0x2e8>
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4c2:	2b05      	cmp	r3, #5
 800c4c4:	d026      	beq.n	800c514 <USART_SetConfig+0x2e4>
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4ca:	2b06      	cmp	r3, #6
 800c4cc:	d020      	beq.n	800c510 <USART_SetConfig+0x2e0>
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4d2:	2b07      	cmp	r3, #7
 800c4d4:	d01a      	beq.n	800c50c <USART_SetConfig+0x2dc>
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4da:	2b08      	cmp	r3, #8
 800c4dc:	d014      	beq.n	800c508 <USART_SetConfig+0x2d8>
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4e2:	2b09      	cmp	r3, #9
 800c4e4:	d00e      	beq.n	800c504 <USART_SetConfig+0x2d4>
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4ea:	2b0a      	cmp	r3, #10
 800c4ec:	d008      	beq.n	800c500 <USART_SetConfig+0x2d0>
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4f2:	2b0b      	cmp	r3, #11
 800c4f4:	d102      	bne.n	800c4fc <USART_SetConfig+0x2cc>
 800c4f6:	2380      	movs	r3, #128	; 0x80
 800c4f8:	005b      	lsls	r3, r3, #1
 800c4fa:	e024      	b.n	800c546 <USART_SetConfig+0x316>
 800c4fc:	2301      	movs	r3, #1
 800c4fe:	e022      	b.n	800c546 <USART_SetConfig+0x316>
 800c500:	2380      	movs	r3, #128	; 0x80
 800c502:	e020      	b.n	800c546 <USART_SetConfig+0x316>
 800c504:	2340      	movs	r3, #64	; 0x40
 800c506:	e01e      	b.n	800c546 <USART_SetConfig+0x316>
 800c508:	2320      	movs	r3, #32
 800c50a:	e01c      	b.n	800c546 <USART_SetConfig+0x316>
 800c50c:	2310      	movs	r3, #16
 800c50e:	e01a      	b.n	800c546 <USART_SetConfig+0x316>
 800c510:	230c      	movs	r3, #12
 800c512:	e018      	b.n	800c546 <USART_SetConfig+0x316>
 800c514:	230a      	movs	r3, #10
 800c516:	e016      	b.n	800c546 <USART_SetConfig+0x316>
 800c518:	2308      	movs	r3, #8
 800c51a:	e014      	b.n	800c546 <USART_SetConfig+0x316>
 800c51c:	2306      	movs	r3, #6
 800c51e:	e012      	b.n	800c546 <USART_SetConfig+0x316>
 800c520:	2304      	movs	r3, #4
 800c522:	e010      	b.n	800c546 <USART_SetConfig+0x316>
 800c524:	2302      	movs	r3, #2
 800c526:	e00e      	b.n	800c546 <USART_SetConfig+0x316>
 800c528:	cfff69f3 	.word	0xcfff69f3
 800c52c:	ffffc0f6 	.word	0xffffc0f6
 800c530:	40013800 	.word	0x40013800
 800c534:	40021000 	.word	0x40021000
 800c538:	40004400 	.word	0x40004400
 800c53c:	40004800 	.word	0x40004800
 800c540:	40004c00 	.word	0x40004c00
 800c544:	2301      	movs	r3, #1
 800c546:	0019      	movs	r1, r3
 800c548:	4886      	ldr	r0, [pc, #536]	; (800c764 <USART_SetConfig+0x534>)
 800c54a:	f7f3 fddb 	bl	8000104 <__udivsi3>
 800c54e:	0003      	movs	r3, r0
 800c550:	005a      	lsls	r2, r3, #1
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	685b      	ldr	r3, [r3, #4]
 800c556:	085b      	lsrs	r3, r3, #1
 800c558:	18d2      	adds	r2, r2, r3
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	685b      	ldr	r3, [r3, #4]
 800c55e:	0019      	movs	r1, r3
 800c560:	0010      	movs	r0, r2
 800c562:	f7f3 fdcf 	bl	8000104 <__udivsi3>
 800c566:	0003      	movs	r3, r0
 800c568:	61bb      	str	r3, [r7, #24]
      break;
 800c56a:	e0c3      	b.n	800c6f4 <USART_SetConfig+0x4c4>
    case USART_CLOCKSOURCE_SYSCLK:
      pclk = HAL_RCC_GetSysClockFreq();
 800c56c:	f7fb ffac 	bl	80084c8 <HAL_RCC_GetSysClockFreq>
 800c570:	0003      	movs	r3, r0
 800c572:	613b      	str	r3, [r7, #16]
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d044      	beq.n	800c606 <USART_SetConfig+0x3d6>
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c580:	2b01      	cmp	r3, #1
 800c582:	d03e      	beq.n	800c602 <USART_SetConfig+0x3d2>
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c588:	2b02      	cmp	r3, #2
 800c58a:	d038      	beq.n	800c5fe <USART_SetConfig+0x3ce>
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c590:	2b03      	cmp	r3, #3
 800c592:	d032      	beq.n	800c5fa <USART_SetConfig+0x3ca>
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c598:	2b04      	cmp	r3, #4
 800c59a:	d02c      	beq.n	800c5f6 <USART_SetConfig+0x3c6>
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5a0:	2b05      	cmp	r3, #5
 800c5a2:	d026      	beq.n	800c5f2 <USART_SetConfig+0x3c2>
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5a8:	2b06      	cmp	r3, #6
 800c5aa:	d020      	beq.n	800c5ee <USART_SetConfig+0x3be>
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5b0:	2b07      	cmp	r3, #7
 800c5b2:	d01a      	beq.n	800c5ea <USART_SetConfig+0x3ba>
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5b8:	2b08      	cmp	r3, #8
 800c5ba:	d014      	beq.n	800c5e6 <USART_SetConfig+0x3b6>
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5c0:	2b09      	cmp	r3, #9
 800c5c2:	d00e      	beq.n	800c5e2 <USART_SetConfig+0x3b2>
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5c8:	2b0a      	cmp	r3, #10
 800c5ca:	d008      	beq.n	800c5de <USART_SetConfig+0x3ae>
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5d0:	2b0b      	cmp	r3, #11
 800c5d2:	d102      	bne.n	800c5da <USART_SetConfig+0x3aa>
 800c5d4:	2380      	movs	r3, #128	; 0x80
 800c5d6:	005b      	lsls	r3, r3, #1
 800c5d8:	e016      	b.n	800c608 <USART_SetConfig+0x3d8>
 800c5da:	2301      	movs	r3, #1
 800c5dc:	e014      	b.n	800c608 <USART_SetConfig+0x3d8>
 800c5de:	2380      	movs	r3, #128	; 0x80
 800c5e0:	e012      	b.n	800c608 <USART_SetConfig+0x3d8>
 800c5e2:	2340      	movs	r3, #64	; 0x40
 800c5e4:	e010      	b.n	800c608 <USART_SetConfig+0x3d8>
 800c5e6:	2320      	movs	r3, #32
 800c5e8:	e00e      	b.n	800c608 <USART_SetConfig+0x3d8>
 800c5ea:	2310      	movs	r3, #16
 800c5ec:	e00c      	b.n	800c608 <USART_SetConfig+0x3d8>
 800c5ee:	230c      	movs	r3, #12
 800c5f0:	e00a      	b.n	800c608 <USART_SetConfig+0x3d8>
 800c5f2:	230a      	movs	r3, #10
 800c5f4:	e008      	b.n	800c608 <USART_SetConfig+0x3d8>
 800c5f6:	2308      	movs	r3, #8
 800c5f8:	e006      	b.n	800c608 <USART_SetConfig+0x3d8>
 800c5fa:	2306      	movs	r3, #6
 800c5fc:	e004      	b.n	800c608 <USART_SetConfig+0x3d8>
 800c5fe:	2304      	movs	r3, #4
 800c600:	e002      	b.n	800c608 <USART_SetConfig+0x3d8>
 800c602:	2302      	movs	r3, #2
 800c604:	e000      	b.n	800c608 <USART_SetConfig+0x3d8>
 800c606:	2301      	movs	r3, #1
 800c608:	0019      	movs	r1, r3
 800c60a:	6938      	ldr	r0, [r7, #16]
 800c60c:	f7f3 fd7a 	bl	8000104 <__udivsi3>
 800c610:	0003      	movs	r3, r0
 800c612:	005a      	lsls	r2, r3, #1
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	685b      	ldr	r3, [r3, #4]
 800c618:	085b      	lsrs	r3, r3, #1
 800c61a:	18d2      	adds	r2, r2, r3
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	685b      	ldr	r3, [r3, #4]
 800c620:	0019      	movs	r1, r3
 800c622:	0010      	movs	r0, r2
 800c624:	f7f3 fd6e 	bl	8000104 <__udivsi3>
 800c628:	0003      	movs	r3, r0
 800c62a:	61bb      	str	r3, [r7, #24]
      break;
 800c62c:	e062      	b.n	800c6f4 <USART_SetConfig+0x4c4>
    case USART_CLOCKSOURCE_LSE:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8((uint32_t)LSE_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c632:	2b00      	cmp	r3, #0
 800c634:	d044      	beq.n	800c6c0 <USART_SetConfig+0x490>
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c63a:	2b01      	cmp	r3, #1
 800c63c:	d03e      	beq.n	800c6bc <USART_SetConfig+0x48c>
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c642:	2b02      	cmp	r3, #2
 800c644:	d038      	beq.n	800c6b8 <USART_SetConfig+0x488>
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c64a:	2b03      	cmp	r3, #3
 800c64c:	d032      	beq.n	800c6b4 <USART_SetConfig+0x484>
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c652:	2b04      	cmp	r3, #4
 800c654:	d02c      	beq.n	800c6b0 <USART_SetConfig+0x480>
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c65a:	2b05      	cmp	r3, #5
 800c65c:	d026      	beq.n	800c6ac <USART_SetConfig+0x47c>
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c662:	2b06      	cmp	r3, #6
 800c664:	d020      	beq.n	800c6a8 <USART_SetConfig+0x478>
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c66a:	2b07      	cmp	r3, #7
 800c66c:	d01a      	beq.n	800c6a4 <USART_SetConfig+0x474>
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c672:	2b08      	cmp	r3, #8
 800c674:	d014      	beq.n	800c6a0 <USART_SetConfig+0x470>
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c67a:	2b09      	cmp	r3, #9
 800c67c:	d00e      	beq.n	800c69c <USART_SetConfig+0x46c>
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c682:	2b0a      	cmp	r3, #10
 800c684:	d008      	beq.n	800c698 <USART_SetConfig+0x468>
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c68a:	2b0b      	cmp	r3, #11
 800c68c:	d102      	bne.n	800c694 <USART_SetConfig+0x464>
 800c68e:	2380      	movs	r3, #128	; 0x80
 800c690:	005b      	lsls	r3, r3, #1
 800c692:	e016      	b.n	800c6c2 <USART_SetConfig+0x492>
 800c694:	2301      	movs	r3, #1
 800c696:	e014      	b.n	800c6c2 <USART_SetConfig+0x492>
 800c698:	2380      	movs	r3, #128	; 0x80
 800c69a:	e012      	b.n	800c6c2 <USART_SetConfig+0x492>
 800c69c:	2340      	movs	r3, #64	; 0x40
 800c69e:	e010      	b.n	800c6c2 <USART_SetConfig+0x492>
 800c6a0:	2320      	movs	r3, #32
 800c6a2:	e00e      	b.n	800c6c2 <USART_SetConfig+0x492>
 800c6a4:	2310      	movs	r3, #16
 800c6a6:	e00c      	b.n	800c6c2 <USART_SetConfig+0x492>
 800c6a8:	230c      	movs	r3, #12
 800c6aa:	e00a      	b.n	800c6c2 <USART_SetConfig+0x492>
 800c6ac:	230a      	movs	r3, #10
 800c6ae:	e008      	b.n	800c6c2 <USART_SetConfig+0x492>
 800c6b0:	2308      	movs	r3, #8
 800c6b2:	e006      	b.n	800c6c2 <USART_SetConfig+0x492>
 800c6b4:	2306      	movs	r3, #6
 800c6b6:	e004      	b.n	800c6c2 <USART_SetConfig+0x492>
 800c6b8:	2304      	movs	r3, #4
 800c6ba:	e002      	b.n	800c6c2 <USART_SetConfig+0x492>
 800c6bc:	2302      	movs	r3, #2
 800c6be:	e000      	b.n	800c6c2 <USART_SetConfig+0x492>
 800c6c0:	2301      	movs	r3, #1
 800c6c2:	0019      	movs	r1, r3
 800c6c4:	2380      	movs	r3, #128	; 0x80
 800c6c6:	0218      	lsls	r0, r3, #8
 800c6c8:	f7f3 fd1c 	bl	8000104 <__udivsi3>
 800c6cc:	0003      	movs	r3, r0
 800c6ce:	005a      	lsls	r2, r3, #1
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	685b      	ldr	r3, [r3, #4]
 800c6d4:	085b      	lsrs	r3, r3, #1
 800c6d6:	18d2      	adds	r2, r2, r3
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	685b      	ldr	r3, [r3, #4]
 800c6dc:	0019      	movs	r1, r3
 800c6de:	0010      	movs	r0, r2
 800c6e0:	f7f3 fd10 	bl	8000104 <__udivsi3>
 800c6e4:	0003      	movs	r3, r0
 800c6e6:	61bb      	str	r3, [r7, #24]
      break;
 800c6e8:	e004      	b.n	800c6f4 <USART_SetConfig+0x4c4>
    default:
      ret = HAL_ERROR;
 800c6ea:	231e      	movs	r3, #30
 800c6ec:	18fb      	adds	r3, r7, r3
 800c6ee:	2201      	movs	r2, #1
 800c6f0:	701a      	strb	r2, [r3, #0]
      break;
 800c6f2:	46c0      	nop			; (mov r8, r8)
  }

  /* USARTDIV must be greater than or equal to 0d16 and smaller than or equal to ffff */
  if ((usartdiv >= USART_BRR_MIN) && (usartdiv <= USART_BRR_MAX))
 800c6f4:	69bb      	ldr	r3, [r7, #24]
 800c6f6:	2b0f      	cmp	r3, #15
 800c6f8:	d91c      	bls.n	800c734 <USART_SetConfig+0x504>
 800c6fa:	69ba      	ldr	r2, [r7, #24]
 800c6fc:	2380      	movs	r3, #128	; 0x80
 800c6fe:	025b      	lsls	r3, r3, #9
 800c700:	429a      	cmp	r2, r3
 800c702:	d217      	bcs.n	800c734 <USART_SetConfig+0x504>
  {
    brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c704:	69bb      	ldr	r3, [r7, #24]
 800c706:	b29a      	uxth	r2, r3
 800c708:	200e      	movs	r0, #14
 800c70a:	183b      	adds	r3, r7, r0
 800c70c:	210f      	movs	r1, #15
 800c70e:	438a      	bics	r2, r1
 800c710:	801a      	strh	r2, [r3, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c712:	69bb      	ldr	r3, [r7, #24]
 800c714:	085b      	lsrs	r3, r3, #1
 800c716:	b29b      	uxth	r3, r3
 800c718:	2207      	movs	r2, #7
 800c71a:	4013      	ands	r3, r2
 800c71c:	b299      	uxth	r1, r3
 800c71e:	183b      	adds	r3, r7, r0
 800c720:	183a      	adds	r2, r7, r0
 800c722:	8812      	ldrh	r2, [r2, #0]
 800c724:	430a      	orrs	r2, r1
 800c726:	801a      	strh	r2, [r3, #0]
    husart->Instance->BRR = brrtemp;
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	183a      	adds	r2, r7, r0
 800c72e:	8812      	ldrh	r2, [r2, #0]
 800c730:	60da      	str	r2, [r3, #12]
 800c732:	e003      	b.n	800c73c <USART_SetConfig+0x50c>
  }
  else
  {
    ret = HAL_ERROR;
 800c734:	231e      	movs	r3, #30
 800c736:	18fb      	adds	r3, r7, r3
 800c738:	2201      	movs	r2, #1
 800c73a:	701a      	strb	r2, [r3, #0]
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  husart->NbTxDataToProcess = 1U;
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	2201      	movs	r2, #1
 800c740:	879a      	strh	r2, [r3, #60]	; 0x3c
  husart->NbRxDataToProcess = 1U;
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	2201      	movs	r2, #1
 800c746:	875a      	strh	r2, [r3, #58]	; 0x3a

  /* Clear ISR function pointers */
  husart->RxISR   = NULL;
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	2200      	movs	r2, #0
 800c74c:	649a      	str	r2, [r3, #72]	; 0x48
  husart->TxISR   = NULL;
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	2200      	movs	r2, #0
 800c752:	64da      	str	r2, [r3, #76]	; 0x4c

  return ret;
 800c754:	231e      	movs	r3, #30
 800c756:	18fb      	adds	r3, r7, r3
 800c758:	781b      	ldrb	r3, [r3, #0]
}
 800c75a:	0018      	movs	r0, r3
 800c75c:	46bd      	mov	sp, r7
 800c75e:	b008      	add	sp, #32
 800c760:	bd80      	pop	{r7, pc}
 800c762:	46c0      	nop			; (mov r8, r8)
 800c764:	00f42400 	.word	0x00f42400

0800c768 <USART_CheckIdleState>:
  * @brief Check the USART Idle State.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_CheckIdleState(USART_HandleTypeDef *husart)
{
 800c768:	b580      	push	{r7, lr}
 800c76a:	b086      	sub	sp, #24
 800c76c:	af02      	add	r7, sp, #8
 800c76e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the USART ErrorCode */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	2200      	movs	r2, #0
 800c774:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c776:	f7f8 fdef 	bl	8005358 <HAL_GetTick>
 800c77a:	0003      	movs	r3, r0
 800c77c:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((husart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	2208      	movs	r2, #8
 800c786:	4013      	ands	r3, r2
 800c788:	2b08      	cmp	r3, #8
 800c78a:	d10e      	bne.n	800c7aa <USART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_TEACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 800c78c:	68fa      	ldr	r2, [r7, #12]
 800c78e:	2380      	movs	r3, #128	; 0x80
 800c790:	0399      	lsls	r1, r3, #14
 800c792:	6878      	ldr	r0, [r7, #4]
 800c794:	23fa      	movs	r3, #250	; 0xfa
 800c796:	009b      	lsls	r3, r3, #2
 800c798:	9300      	str	r3, [sp, #0]
 800c79a:	0013      	movs	r3, r2
 800c79c:	2200      	movs	r2, #0
 800c79e:	f7ff fd11 	bl	800c1c4 <USART_WaitOnFlagUntilTimeout>
 800c7a2:	1e03      	subs	r3, r0, #0
 800c7a4:	d001      	beq.n	800c7aa <USART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c7a6:	2303      	movs	r3, #3
 800c7a8:	e01e      	b.n	800c7e8 <USART_CheckIdleState+0x80>
    }
  }
  /* Check if the Receiver is enabled */
  if ((husart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	2204      	movs	r2, #4
 800c7b2:	4013      	ands	r3, r2
 800c7b4:	2b04      	cmp	r3, #4
 800c7b6:	d10e      	bne.n	800c7d6 <USART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_REACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 800c7b8:	68fa      	ldr	r2, [r7, #12]
 800c7ba:	2380      	movs	r3, #128	; 0x80
 800c7bc:	03d9      	lsls	r1, r3, #15
 800c7be:	6878      	ldr	r0, [r7, #4]
 800c7c0:	23fa      	movs	r3, #250	; 0xfa
 800c7c2:	009b      	lsls	r3, r3, #2
 800c7c4:	9300      	str	r3, [sp, #0]
 800c7c6:	0013      	movs	r3, r2
 800c7c8:	2200      	movs	r2, #0
 800c7ca:	f7ff fcfb 	bl	800c1c4 <USART_WaitOnFlagUntilTimeout>
 800c7ce:	1e03      	subs	r3, r0, #0
 800c7d0:	d001      	beq.n	800c7d6 <USART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c7d2:	2303      	movs	r3, #3
 800c7d4:	e008      	b.n	800c7e8 <USART_CheckIdleState+0x80>
    }
  }

  /* Initialize the USART state*/
  husart->State = HAL_USART_STATE_READY;
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	2259      	movs	r2, #89	; 0x59
 800c7da:	2101      	movs	r1, #1
 800c7dc:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	2258      	movs	r2, #88	; 0x58
 800c7e2:	2100      	movs	r1, #0
 800c7e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c7e6:	2300      	movs	r3, #0
}
 800c7e8:	0018      	movs	r0, r3
 800c7ea:	46bd      	mov	sp, r7
 800c7ec:	b004      	add	sp, #16
 800c7ee:	bd80      	pop	{r7, pc}

0800c7f0 <USART_EndTransmit_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_EndTransmit_IT(USART_HandleTypeDef *husart)
{
 800c7f0:	b580      	push	{r7, lr}
 800c7f2:	b082      	sub	sp, #8
 800c7f4:	af00      	add	r7, sp, #0
 800c7f6:	6078      	str	r0, [r7, #4]
  /* Disable the USART Transmit Complete Interrupt */
  __HAL_USART_DISABLE_IT(husart, USART_IT_TC);
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	681a      	ldr	r2, [r3, #0]
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	2140      	movs	r1, #64	; 0x40
 800c804:	438a      	bics	r2, r1
 800c806:	601a      	str	r2, [r3, #0]

  /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_USART_DISABLE_IT(husart, USART_IT_ERR);
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	689a      	ldr	r2, [r3, #8]
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	2101      	movs	r1, #1
 800c814:	438a      	bics	r2, r1
 800c816:	609a      	str	r2, [r3, #8]

  /* Clear TxISR function pointer */
  husart->TxISR = NULL;
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	2200      	movs	r2, #0
 800c81c:	64da      	str	r2, [r3, #76]	; 0x4c

  if (husart->State == HAL_USART_STATE_BUSY_TX)
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	2259      	movs	r2, #89	; 0x59
 800c822:	5c9b      	ldrb	r3, [r3, r2]
 800c824:	b2db      	uxtb	r3, r3
 800c826:	2b12      	cmp	r3, #18
 800c828:	d114      	bne.n	800c854 <USART_EndTransmit_IT+0x64>
  {
    /* Clear overrun flag and discard the received data */
    __HAL_USART_CLEAR_OREFLAG(husart);
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	2208      	movs	r2, #8
 800c830:	621a      	str	r2, [r3, #32]
    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	699a      	ldr	r2, [r3, #24]
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	2108      	movs	r1, #8
 800c83e:	430a      	orrs	r2, r1
 800c840:	619a      	str	r2, [r3, #24]

    /* Tx process is completed, restore husart->State to Ready */
    husart->State = HAL_USART_STATE_READY;
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	2259      	movs	r2, #89	; 0x59
 800c846:	2101      	movs	r1, #1
 800c848:	5499      	strb	r1, [r3, r2]
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Complete Callback */
    husart->TxCpltCallback(husart);
#else
    /* Call legacy weak Tx Complete Callback */
    HAL_USART_TxCpltCallback(husart);
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	0018      	movs	r0, r3
 800c84e:	f7f6 fc49 	bl	80030e4 <HAL_USART_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800c852:	e00c      	b.n	800c86e <USART_EndTransmit_IT+0x7e>
  else if (husart->RxXferCount == 0U)
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c858:	b29b      	uxth	r3, r3
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d107      	bne.n	800c86e <USART_EndTransmit_IT+0x7e>
    husart->State = HAL_USART_STATE_READY;
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	2259      	movs	r2, #89	; 0x59
 800c862:	2101      	movs	r1, #1
 800c864:	5499      	strb	r1, [r3, r2]
    HAL_USART_TxRxCpltCallback(husart);
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	0018      	movs	r0, r3
 800c86a:	f7ff fbff 	bl	800c06c <HAL_USART_TxRxCpltCallback>
}
 800c86e:	46c0      	nop			; (mov r8, r8)
 800c870:	46bd      	mov	sp, r7
 800c872:	b002      	add	sp, #8
 800c874:	bd80      	pop	{r7, pc}

0800c876 <HAL_USARTEx_RxFifoFullCallback>:
  * @brief  USART RX Fifo full callback.
  * @param  husart USART handle.
  * @retval None
  */
__weak void HAL_USARTEx_RxFifoFullCallback(USART_HandleTypeDef *husart)
{
 800c876:	b580      	push	{r7, lr}
 800c878:	b082      	sub	sp, #8
 800c87a:	af00      	add	r7, sp, #0
 800c87c:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c87e:	46c0      	nop			; (mov r8, r8)
 800c880:	46bd      	mov	sp, r7
 800c882:	b002      	add	sp, #8
 800c884:	bd80      	pop	{r7, pc}

0800c886 <HAL_USARTEx_TxFifoEmptyCallback>:
  * @brief  USART TX Fifo empty callback.
  * @param  husart USART handle.
  * @retval None
  */
__weak void HAL_USARTEx_TxFifoEmptyCallback(USART_HandleTypeDef *husart)
{
 800c886:	b580      	push	{r7, lr}
 800c888:	b082      	sub	sp, #8
 800c88a:	af00      	add	r7, sp, #0
 800c88c:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c88e:	46c0      	nop			; (mov r8, r8)
 800c890:	46bd      	mov	sp, r7
 800c892:	b002      	add	sp, #8
 800c894:	bd80      	pop	{r7, pc}

0800c896 <LL_GPIO_SetPinMode>:
{
 800c896:	b580      	push	{r7, lr}
 800c898:	b084      	sub	sp, #16
 800c89a:	af00      	add	r7, sp, #0
 800c89c:	60f8      	str	r0, [r7, #12]
 800c89e:	60b9      	str	r1, [r7, #8]
 800c8a0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	6819      	ldr	r1, [r3, #0]
 800c8a6:	68bb      	ldr	r3, [r7, #8]
 800c8a8:	435b      	muls	r3, r3
 800c8aa:	001a      	movs	r2, r3
 800c8ac:	0013      	movs	r3, r2
 800c8ae:	005b      	lsls	r3, r3, #1
 800c8b0:	189b      	adds	r3, r3, r2
 800c8b2:	43db      	mvns	r3, r3
 800c8b4:	400b      	ands	r3, r1
 800c8b6:	001a      	movs	r2, r3
 800c8b8:	68bb      	ldr	r3, [r7, #8]
 800c8ba:	435b      	muls	r3, r3
 800c8bc:	6879      	ldr	r1, [r7, #4]
 800c8be:	434b      	muls	r3, r1
 800c8c0:	431a      	orrs	r2, r3
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	601a      	str	r2, [r3, #0]
}
 800c8c6:	46c0      	nop			; (mov r8, r8)
 800c8c8:	46bd      	mov	sp, r7
 800c8ca:	b004      	add	sp, #16
 800c8cc:	bd80      	pop	{r7, pc}

0800c8ce <LL_GPIO_SetPinOutputType>:
{
 800c8ce:	b580      	push	{r7, lr}
 800c8d0:	b084      	sub	sp, #16
 800c8d2:	af00      	add	r7, sp, #0
 800c8d4:	60f8      	str	r0, [r7, #12]
 800c8d6:	60b9      	str	r1, [r7, #8]
 800c8d8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	685b      	ldr	r3, [r3, #4]
 800c8de:	68ba      	ldr	r2, [r7, #8]
 800c8e0:	43d2      	mvns	r2, r2
 800c8e2:	401a      	ands	r2, r3
 800c8e4:	68bb      	ldr	r3, [r7, #8]
 800c8e6:	6879      	ldr	r1, [r7, #4]
 800c8e8:	434b      	muls	r3, r1
 800c8ea:	431a      	orrs	r2, r3
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	605a      	str	r2, [r3, #4]
}
 800c8f0:	46c0      	nop			; (mov r8, r8)
 800c8f2:	46bd      	mov	sp, r7
 800c8f4:	b004      	add	sp, #16
 800c8f6:	bd80      	pop	{r7, pc}

0800c8f8 <LL_GPIO_SetPinSpeed>:
{
 800c8f8:	b580      	push	{r7, lr}
 800c8fa:	b084      	sub	sp, #16
 800c8fc:	af00      	add	r7, sp, #0
 800c8fe:	60f8      	str	r0, [r7, #12]
 800c900:	60b9      	str	r1, [r7, #8]
 800c902:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	6899      	ldr	r1, [r3, #8]
 800c908:	68bb      	ldr	r3, [r7, #8]
 800c90a:	435b      	muls	r3, r3
 800c90c:	001a      	movs	r2, r3
 800c90e:	0013      	movs	r3, r2
 800c910:	005b      	lsls	r3, r3, #1
 800c912:	189b      	adds	r3, r3, r2
 800c914:	43db      	mvns	r3, r3
 800c916:	400b      	ands	r3, r1
 800c918:	001a      	movs	r2, r3
 800c91a:	68bb      	ldr	r3, [r7, #8]
 800c91c:	435b      	muls	r3, r3
 800c91e:	6879      	ldr	r1, [r7, #4]
 800c920:	434b      	muls	r3, r1
 800c922:	431a      	orrs	r2, r3
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	609a      	str	r2, [r3, #8]
}
 800c928:	46c0      	nop			; (mov r8, r8)
 800c92a:	46bd      	mov	sp, r7
 800c92c:	b004      	add	sp, #16
 800c92e:	bd80      	pop	{r7, pc}

0800c930 <LL_GPIO_SetPinPull>:
{
 800c930:	b580      	push	{r7, lr}
 800c932:	b084      	sub	sp, #16
 800c934:	af00      	add	r7, sp, #0
 800c936:	60f8      	str	r0, [r7, #12]
 800c938:	60b9      	str	r1, [r7, #8]
 800c93a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	68d9      	ldr	r1, [r3, #12]
 800c940:	68bb      	ldr	r3, [r7, #8]
 800c942:	435b      	muls	r3, r3
 800c944:	001a      	movs	r2, r3
 800c946:	0013      	movs	r3, r2
 800c948:	005b      	lsls	r3, r3, #1
 800c94a:	189b      	adds	r3, r3, r2
 800c94c:	43db      	mvns	r3, r3
 800c94e:	400b      	ands	r3, r1
 800c950:	001a      	movs	r2, r3
 800c952:	68bb      	ldr	r3, [r7, #8]
 800c954:	435b      	muls	r3, r3
 800c956:	6879      	ldr	r1, [r7, #4]
 800c958:	434b      	muls	r3, r1
 800c95a:	431a      	orrs	r2, r3
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	60da      	str	r2, [r3, #12]
}
 800c960:	46c0      	nop			; (mov r8, r8)
 800c962:	46bd      	mov	sp, r7
 800c964:	b004      	add	sp, #16
 800c966:	bd80      	pop	{r7, pc}

0800c968 <LL_GPIO_SetAFPin_0_7>:
{
 800c968:	b580      	push	{r7, lr}
 800c96a:	b084      	sub	sp, #16
 800c96c:	af00      	add	r7, sp, #0
 800c96e:	60f8      	str	r0, [r7, #12]
 800c970:	60b9      	str	r1, [r7, #8]
 800c972:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	6a19      	ldr	r1, [r3, #32]
 800c978:	68bb      	ldr	r3, [r7, #8]
 800c97a:	435b      	muls	r3, r3
 800c97c:	68ba      	ldr	r2, [r7, #8]
 800c97e:	4353      	muls	r3, r2
 800c980:	68ba      	ldr	r2, [r7, #8]
 800c982:	435a      	muls	r2, r3
 800c984:	0013      	movs	r3, r2
 800c986:	011b      	lsls	r3, r3, #4
 800c988:	1a9b      	subs	r3, r3, r2
 800c98a:	43db      	mvns	r3, r3
 800c98c:	400b      	ands	r3, r1
 800c98e:	001a      	movs	r2, r3
 800c990:	68bb      	ldr	r3, [r7, #8]
 800c992:	435b      	muls	r3, r3
 800c994:	68b9      	ldr	r1, [r7, #8]
 800c996:	434b      	muls	r3, r1
 800c998:	68b9      	ldr	r1, [r7, #8]
 800c99a:	434b      	muls	r3, r1
 800c99c:	6879      	ldr	r1, [r7, #4]
 800c99e:	434b      	muls	r3, r1
 800c9a0:	431a      	orrs	r2, r3
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	621a      	str	r2, [r3, #32]
}
 800c9a6:	46c0      	nop			; (mov r8, r8)
 800c9a8:	46bd      	mov	sp, r7
 800c9aa:	b004      	add	sp, #16
 800c9ac:	bd80      	pop	{r7, pc}

0800c9ae <LL_GPIO_SetAFPin_8_15>:
{
 800c9ae:	b580      	push	{r7, lr}
 800c9b0:	b084      	sub	sp, #16
 800c9b2:	af00      	add	r7, sp, #0
 800c9b4:	60f8      	str	r0, [r7, #12]
 800c9b6:	60b9      	str	r1, [r7, #8]
 800c9b8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 800c9ba:	68fb      	ldr	r3, [r7, #12]
 800c9bc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800c9be:	68bb      	ldr	r3, [r7, #8]
 800c9c0:	0a1b      	lsrs	r3, r3, #8
 800c9c2:	68ba      	ldr	r2, [r7, #8]
 800c9c4:	0a12      	lsrs	r2, r2, #8
 800c9c6:	4353      	muls	r3, r2
 800c9c8:	68ba      	ldr	r2, [r7, #8]
 800c9ca:	0a12      	lsrs	r2, r2, #8
 800c9cc:	4353      	muls	r3, r2
 800c9ce:	68ba      	ldr	r2, [r7, #8]
 800c9d0:	0a12      	lsrs	r2, r2, #8
 800c9d2:	435a      	muls	r2, r3
 800c9d4:	0013      	movs	r3, r2
 800c9d6:	011b      	lsls	r3, r3, #4
 800c9d8:	1a9b      	subs	r3, r3, r2
 800c9da:	43db      	mvns	r3, r3
 800c9dc:	400b      	ands	r3, r1
 800c9de:	001a      	movs	r2, r3
 800c9e0:	68bb      	ldr	r3, [r7, #8]
 800c9e2:	0a1b      	lsrs	r3, r3, #8
 800c9e4:	68b9      	ldr	r1, [r7, #8]
 800c9e6:	0a09      	lsrs	r1, r1, #8
 800c9e8:	434b      	muls	r3, r1
 800c9ea:	68b9      	ldr	r1, [r7, #8]
 800c9ec:	0a09      	lsrs	r1, r1, #8
 800c9ee:	434b      	muls	r3, r1
 800c9f0:	68b9      	ldr	r1, [r7, #8]
 800c9f2:	0a09      	lsrs	r1, r1, #8
 800c9f4:	434b      	muls	r3, r1
 800c9f6:	6879      	ldr	r1, [r7, #4]
 800c9f8:	434b      	muls	r3, r1
 800c9fa:	431a      	orrs	r2, r3
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	625a      	str	r2, [r3, #36]	; 0x24
}
 800ca00:	46c0      	nop			; (mov r8, r8)
 800ca02:	46bd      	mov	sp, r7
 800ca04:	b004      	add	sp, #16
 800ca06:	bd80      	pop	{r7, pc}

0800ca08 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800ca08:	b580      	push	{r7, lr}
 800ca0a:	b084      	sub	sp, #16
 800ca0c:	af00      	add	r7, sp, #0
 800ca0e:	6078      	str	r0, [r7, #4]
 800ca10:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 800ca12:	2300      	movs	r3, #0
 800ca14:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800ca16:	e047      	b.n	800caa8 <LL_GPIO_Init+0xa0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 800ca18:	683b      	ldr	r3, [r7, #0]
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	2101      	movs	r1, #1
 800ca1e:	68fa      	ldr	r2, [r7, #12]
 800ca20:	4091      	lsls	r1, r2
 800ca22:	000a      	movs	r2, r1
 800ca24:	4013      	ands	r3, r2
 800ca26:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 800ca28:	68bb      	ldr	r3, [r7, #8]
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d039      	beq.n	800caa2 <LL_GPIO_Init+0x9a>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800ca2e:	683b      	ldr	r3, [r7, #0]
 800ca30:	685b      	ldr	r3, [r3, #4]
 800ca32:	2b01      	cmp	r3, #1
 800ca34:	d003      	beq.n	800ca3e <LL_GPIO_Init+0x36>
 800ca36:	683b      	ldr	r3, [r7, #0]
 800ca38:	685b      	ldr	r3, [r3, #4]
 800ca3a:	2b02      	cmp	r3, #2
 800ca3c:	d10d      	bne.n	800ca5a <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800ca3e:	683b      	ldr	r3, [r7, #0]
 800ca40:	689a      	ldr	r2, [r3, #8]
 800ca42:	68b9      	ldr	r1, [r7, #8]
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	0018      	movs	r0, r3
 800ca48:	f7ff ff56 	bl	800c8f8 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800ca4c:	683b      	ldr	r3, [r7, #0]
 800ca4e:	68da      	ldr	r2, [r3, #12]
 800ca50:	68b9      	ldr	r1, [r7, #8]
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	0018      	movs	r0, r3
 800ca56:	f7ff ff3a 	bl	800c8ce <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800ca5a:	683b      	ldr	r3, [r7, #0]
 800ca5c:	691a      	ldr	r2, [r3, #16]
 800ca5e:	68b9      	ldr	r1, [r7, #8]
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	0018      	movs	r0, r3
 800ca64:	f7ff ff64 	bl	800c930 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800ca68:	683b      	ldr	r3, [r7, #0]
 800ca6a:	685b      	ldr	r3, [r3, #4]
 800ca6c:	2b02      	cmp	r3, #2
 800ca6e:	d111      	bne.n	800ca94 <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800ca70:	68bb      	ldr	r3, [r7, #8]
 800ca72:	2bff      	cmp	r3, #255	; 0xff
 800ca74:	d807      	bhi.n	800ca86 <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800ca76:	683b      	ldr	r3, [r7, #0]
 800ca78:	695a      	ldr	r2, [r3, #20]
 800ca7a:	68b9      	ldr	r1, [r7, #8]
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	0018      	movs	r0, r3
 800ca80:	f7ff ff72 	bl	800c968 <LL_GPIO_SetAFPin_0_7>
 800ca84:	e006      	b.n	800ca94 <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800ca86:	683b      	ldr	r3, [r7, #0]
 800ca88:	695a      	ldr	r2, [r3, #20]
 800ca8a:	68b9      	ldr	r1, [r7, #8]
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	0018      	movs	r0, r3
 800ca90:	f7ff ff8d 	bl	800c9ae <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800ca94:	683b      	ldr	r3, [r7, #0]
 800ca96:	685a      	ldr	r2, [r3, #4]
 800ca98:	68b9      	ldr	r1, [r7, #8]
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	0018      	movs	r0, r3
 800ca9e:	f7ff fefa 	bl	800c896 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	3301      	adds	r3, #1
 800caa6:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800caa8:	683b      	ldr	r3, [r7, #0]
 800caaa:	681a      	ldr	r2, [r3, #0]
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	40da      	lsrs	r2, r3
 800cab0:	1e13      	subs	r3, r2, #0
 800cab2:	d1b1      	bne.n	800ca18 <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 800cab4:	2300      	movs	r3, #0
}
 800cab6:	0018      	movs	r0, r3
 800cab8:	46bd      	mov	sp, r7
 800caba:	b004      	add	sp, #16
 800cabc:	bd80      	pop	{r7, pc}
	...

0800cac0 <LL_RCC_HSI_IsReady>:
{
 800cac0:	b580      	push	{r7, lr}
 800cac2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800cac4:	4b07      	ldr	r3, [pc, #28]	; (800cae4 <LL_RCC_HSI_IsReady+0x24>)
 800cac6:	681a      	ldr	r2, [r3, #0]
 800cac8:	2380      	movs	r3, #128	; 0x80
 800caca:	00db      	lsls	r3, r3, #3
 800cacc:	401a      	ands	r2, r3
 800cace:	2380      	movs	r3, #128	; 0x80
 800cad0:	00db      	lsls	r3, r3, #3
 800cad2:	429a      	cmp	r2, r3
 800cad4:	d101      	bne.n	800cada <LL_RCC_HSI_IsReady+0x1a>
 800cad6:	2301      	movs	r3, #1
 800cad8:	e000      	b.n	800cadc <LL_RCC_HSI_IsReady+0x1c>
 800cada:	2300      	movs	r3, #0
}
 800cadc:	0018      	movs	r0, r3
 800cade:	46bd      	mov	sp, r7
 800cae0:	bd80      	pop	{r7, pc}
 800cae2:	46c0      	nop			; (mov r8, r8)
 800cae4:	40021000 	.word	0x40021000

0800cae8 <LL_RCC_LSE_IsReady>:
{
 800cae8:	b580      	push	{r7, lr}
 800caea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800caec:	4b05      	ldr	r3, [pc, #20]	; (800cb04 <LL_RCC_LSE_IsReady+0x1c>)
 800caee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800caf0:	2202      	movs	r2, #2
 800caf2:	4013      	ands	r3, r2
 800caf4:	2b02      	cmp	r3, #2
 800caf6:	d101      	bne.n	800cafc <LL_RCC_LSE_IsReady+0x14>
 800caf8:	2301      	movs	r3, #1
 800cafa:	e000      	b.n	800cafe <LL_RCC_LSE_IsReady+0x16>
 800cafc:	2300      	movs	r3, #0
}
 800cafe:	0018      	movs	r0, r3
 800cb00:	46bd      	mov	sp, r7
 800cb02:	bd80      	pop	{r7, pc}
 800cb04:	40021000 	.word	0x40021000

0800cb08 <LL_RCC_GetSysClkSource>:
{
 800cb08:	b580      	push	{r7, lr}
 800cb0a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800cb0c:	4b03      	ldr	r3, [pc, #12]	; (800cb1c <LL_RCC_GetSysClkSource+0x14>)
 800cb0e:	689b      	ldr	r3, [r3, #8]
 800cb10:	2238      	movs	r2, #56	; 0x38
 800cb12:	4013      	ands	r3, r2
}
 800cb14:	0018      	movs	r0, r3
 800cb16:	46bd      	mov	sp, r7
 800cb18:	bd80      	pop	{r7, pc}
 800cb1a:	46c0      	nop			; (mov r8, r8)
 800cb1c:	40021000 	.word	0x40021000

0800cb20 <LL_RCC_GetAHBPrescaler>:
{
 800cb20:	b580      	push	{r7, lr}
 800cb22:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800cb24:	4b03      	ldr	r3, [pc, #12]	; (800cb34 <LL_RCC_GetAHBPrescaler+0x14>)
 800cb26:	689a      	ldr	r2, [r3, #8]
 800cb28:	23f0      	movs	r3, #240	; 0xf0
 800cb2a:	011b      	lsls	r3, r3, #4
 800cb2c:	4013      	ands	r3, r2
}
 800cb2e:	0018      	movs	r0, r3
 800cb30:	46bd      	mov	sp, r7
 800cb32:	bd80      	pop	{r7, pc}
 800cb34:	40021000 	.word	0x40021000

0800cb38 <LL_RCC_GetAPB1Prescaler>:
{
 800cb38:	b580      	push	{r7, lr}
 800cb3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800cb3c:	4b03      	ldr	r3, [pc, #12]	; (800cb4c <LL_RCC_GetAPB1Prescaler+0x14>)
 800cb3e:	689a      	ldr	r2, [r3, #8]
 800cb40:	23e0      	movs	r3, #224	; 0xe0
 800cb42:	01db      	lsls	r3, r3, #7
 800cb44:	4013      	ands	r3, r2
}
 800cb46:	0018      	movs	r0, r3
 800cb48:	46bd      	mov	sp, r7
 800cb4a:	bd80      	pop	{r7, pc}
 800cb4c:	40021000 	.word	0x40021000

0800cb50 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
  * (*) feature not available on all devices
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 800cb50:	b580      	push	{r7, lr}
 800cb52:	b082      	sub	sp, #8
 800cb54:	af00      	add	r7, sp, #0
 800cb56:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 800cb58:	4b05      	ldr	r3, [pc, #20]	; (800cb70 <LL_RCC_GetUSARTClockSource+0x20>)
 800cb5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cb5c:	687a      	ldr	r2, [r7, #4]
 800cb5e:	401a      	ands	r2, r3
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	041b      	lsls	r3, r3, #16
 800cb64:	4313      	orrs	r3, r2
}
 800cb66:	0018      	movs	r0, r3
 800cb68:	46bd      	mov	sp, r7
 800cb6a:	b002      	add	sp, #8
 800cb6c:	bd80      	pop	{r7, pc}
 800cb6e:	46c0      	nop			; (mov r8, r8)
 800cb70:	40021000 	.word	0x40021000

0800cb74 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 8 and 86
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800cb74:	b580      	push	{r7, lr}
 800cb76:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800cb78:	4b03      	ldr	r3, [pc, #12]	; (800cb88 <LL_RCC_PLL_GetN+0x14>)
 800cb7a:	68db      	ldr	r3, [r3, #12]
 800cb7c:	0a1b      	lsrs	r3, r3, #8
 800cb7e:	227f      	movs	r2, #127	; 0x7f
 800cb80:	4013      	ands	r3, r2
}
 800cb82:	0018      	movs	r0, r3
 800cb84:	46bd      	mov	sp, r7
 800cb86:	bd80      	pop	{r7, pc}
 800cb88:	40021000 	.word	0x40021000

0800cb8c <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800cb8c:	b580      	push	{r7, lr}
 800cb8e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800cb90:	4b03      	ldr	r3, [pc, #12]	; (800cba0 <LL_RCC_PLL_GetR+0x14>)
 800cb92:	68db      	ldr	r3, [r3, #12]
 800cb94:	0f5b      	lsrs	r3, r3, #29
 800cb96:	075b      	lsls	r3, r3, #29
}
 800cb98:	0018      	movs	r0, r3
 800cb9a:	46bd      	mov	sp, r7
 800cb9c:	bd80      	pop	{r7, pc}
 800cb9e:	46c0      	nop			; (mov r8, r8)
 800cba0:	40021000 	.word	0x40021000

0800cba4 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800cba4:	b580      	push	{r7, lr}
 800cba6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800cba8:	4b03      	ldr	r3, [pc, #12]	; (800cbb8 <LL_RCC_PLL_GetMainSource+0x14>)
 800cbaa:	68db      	ldr	r3, [r3, #12]
 800cbac:	2203      	movs	r2, #3
 800cbae:	4013      	ands	r3, r2
}
 800cbb0:	0018      	movs	r0, r3
 800cbb2:	46bd      	mov	sp, r7
 800cbb4:	bd80      	pop	{r7, pc}
 800cbb6:	46c0      	nop			; (mov r8, r8)
 800cbb8:	40021000 	.word	0x40021000

0800cbbc <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800cbbc:	b580      	push	{r7, lr}
 800cbbe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800cbc0:	4b03      	ldr	r3, [pc, #12]	; (800cbd0 <LL_RCC_PLL_GetDivider+0x14>)
 800cbc2:	68db      	ldr	r3, [r3, #12]
 800cbc4:	2270      	movs	r2, #112	; 0x70
 800cbc6:	4013      	ands	r3, r2
}
 800cbc8:	0018      	movs	r0, r3
 800cbca:	46bd      	mov	sp, r7
 800cbcc:	bd80      	pop	{r7, pc}
 800cbce:	46c0      	nop			; (mov r8, r8)
 800cbd0:	40021000 	.word	0x40021000

0800cbd4 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 800cbd4:	b580      	push	{r7, lr}
 800cbd6:	b082      	sub	sp, #8
 800cbd8:	af00      	add	r7, sp, #0
 800cbda:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800cbdc:	f000 f8a8 	bl	800cd30 <RCC_GetSystemClockFreq>
 800cbe0:	0002      	movs	r2, r0
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	0018      	movs	r0, r3
 800cbec:	f000 f8ce 	bl	800cd8c <RCC_GetHCLKClockFreq>
 800cbf0:	0002      	movs	r2, r0
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	685b      	ldr	r3, [r3, #4]
 800cbfa:	0018      	movs	r0, r3
 800cbfc:	f000 f8de 	bl	800cdbc <RCC_GetPCLK1ClockFreq>
 800cc00:	0002      	movs	r2, r0
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	609a      	str	r2, [r3, #8]
}
 800cc06:	46c0      	nop			; (mov r8, r8)
 800cc08:	46bd      	mov	sp, r7
 800cc0a:	b002      	add	sp, #8
 800cc0c:	bd80      	pop	{r7, pc}
	...

0800cc10 <LL_RCC_GetUSARTClockFreq>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 800cc10:	b580      	push	{r7, lr}
 800cc12:	b084      	sub	sp, #16
 800cc14:	af00      	add	r7, sp, #0
 800cc16:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800cc18:	2300      	movs	r3, #0
 800cc1a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	2b03      	cmp	r3, #3
 800cc20:	d134      	bne.n	800cc8c <LL_RCC_GetUSARTClockFreq+0x7c>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	0018      	movs	r0, r3
 800cc26:	f7ff ff93 	bl	800cb50 <LL_RCC_GetUSARTClockSource>
 800cc2a:	0003      	movs	r3, r0
 800cc2c:	4a39      	ldr	r2, [pc, #228]	; (800cd14 <LL_RCC_GetUSARTClockFreq+0x104>)
 800cc2e:	4293      	cmp	r3, r2
 800cc30:	d016      	beq.n	800cc60 <LL_RCC_GetUSARTClockFreq+0x50>
 800cc32:	4a38      	ldr	r2, [pc, #224]	; (800cd14 <LL_RCC_GetUSARTClockFreq+0x104>)
 800cc34:	4293      	cmp	r3, r2
 800cc36:	d81c      	bhi.n	800cc72 <LL_RCC_GetUSARTClockFreq+0x62>
 800cc38:	4a37      	ldr	r2, [pc, #220]	; (800cd18 <LL_RCC_GetUSARTClockFreq+0x108>)
 800cc3a:	4293      	cmp	r3, r2
 800cc3c:	d003      	beq.n	800cc46 <LL_RCC_GetUSARTClockFreq+0x36>
 800cc3e:	4a37      	ldr	r2, [pc, #220]	; (800cd1c <LL_RCC_GetUSARTClockFreq+0x10c>)
 800cc40:	4293      	cmp	r3, r2
 800cc42:	d005      	beq.n	800cc50 <LL_RCC_GetUSARTClockFreq+0x40>
 800cc44:	e015      	b.n	800cc72 <LL_RCC_GetUSARTClockFreq+0x62>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800cc46:	f000 f873 	bl	800cd30 <RCC_GetSystemClockFreq>
 800cc4a:	0003      	movs	r3, r0
 800cc4c:	60fb      	str	r3, [r7, #12]
        break;
 800cc4e:	e05c      	b.n	800cd0a <LL_RCC_GetUSARTClockFreq+0xfa>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 800cc50:	f7ff ff36 	bl	800cac0 <LL_RCC_HSI_IsReady>
 800cc54:	0003      	movs	r3, r0
 800cc56:	2b01      	cmp	r3, #1
 800cc58:	d150      	bne.n	800ccfc <LL_RCC_GetUSARTClockFreq+0xec>
        {
          usart_frequency = HSI_VALUE;
 800cc5a:	4b31      	ldr	r3, [pc, #196]	; (800cd20 <LL_RCC_GetUSARTClockFreq+0x110>)
 800cc5c:	60fb      	str	r3, [r7, #12]
        }
        break;
 800cc5e:	e04d      	b.n	800ccfc <LL_RCC_GetUSARTClockFreq+0xec>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 800cc60:	f7ff ff42 	bl	800cae8 <LL_RCC_LSE_IsReady>
 800cc64:	0003      	movs	r3, r0
 800cc66:	2b01      	cmp	r3, #1
 800cc68:	d14a      	bne.n	800cd00 <LL_RCC_GetUSARTClockFreq+0xf0>
        {
          usart_frequency = LSE_VALUE;
 800cc6a:	2380      	movs	r3, #128	; 0x80
 800cc6c:	021b      	lsls	r3, r3, #8
 800cc6e:	60fb      	str	r3, [r7, #12]
        }
        break;
 800cc70:	e046      	b.n	800cd00 <LL_RCC_GetUSARTClockFreq+0xf0>

      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800cc72:	f000 f85d 	bl	800cd30 <RCC_GetSystemClockFreq>
 800cc76:	0003      	movs	r3, r0
 800cc78:	0018      	movs	r0, r3
 800cc7a:	f000 f887 	bl	800cd8c <RCC_GetHCLKClockFreq>
 800cc7e:	0003      	movs	r3, r0
 800cc80:	0018      	movs	r0, r3
 800cc82:	f000 f89b 	bl	800cdbc <RCC_GetPCLK1ClockFreq>
 800cc86:	0003      	movs	r3, r0
 800cc88:	60fb      	str	r3, [r7, #12]
        break;
 800cc8a:	e03e      	b.n	800cd0a <LL_RCC_GetUSARTClockFreq+0xfa>
    }
  }
#if defined(RCC_CCIPR_USART2SEL)
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	2b0c      	cmp	r3, #12
 800cc90:	d13b      	bne.n	800cd0a <LL_RCC_GetUSARTClockFreq+0xfa>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	0018      	movs	r0, r3
 800cc96:	f7ff ff5b 	bl	800cb50 <LL_RCC_GetUSARTClockSource>
 800cc9a:	0003      	movs	r3, r0
 800cc9c:	4a21      	ldr	r2, [pc, #132]	; (800cd24 <LL_RCC_GetUSARTClockFreq+0x114>)
 800cc9e:	4293      	cmp	r3, r2
 800cca0:	d016      	beq.n	800ccd0 <LL_RCC_GetUSARTClockFreq+0xc0>
 800cca2:	4a20      	ldr	r2, [pc, #128]	; (800cd24 <LL_RCC_GetUSARTClockFreq+0x114>)
 800cca4:	4293      	cmp	r3, r2
 800cca6:	d81c      	bhi.n	800cce2 <LL_RCC_GetUSARTClockFreq+0xd2>
 800cca8:	4a1f      	ldr	r2, [pc, #124]	; (800cd28 <LL_RCC_GetUSARTClockFreq+0x118>)
 800ccaa:	4293      	cmp	r3, r2
 800ccac:	d003      	beq.n	800ccb6 <LL_RCC_GetUSARTClockFreq+0xa6>
 800ccae:	4a1f      	ldr	r2, [pc, #124]	; (800cd2c <LL_RCC_GetUSARTClockFreq+0x11c>)
 800ccb0:	4293      	cmp	r3, r2
 800ccb2:	d005      	beq.n	800ccc0 <LL_RCC_GetUSARTClockFreq+0xb0>
 800ccb4:	e015      	b.n	800cce2 <LL_RCC_GetUSARTClockFreq+0xd2>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800ccb6:	f000 f83b 	bl	800cd30 <RCC_GetSystemClockFreq>
 800ccba:	0003      	movs	r3, r0
 800ccbc:	60fb      	str	r3, [r7, #12]
        break;
 800ccbe:	e024      	b.n	800cd0a <LL_RCC_GetUSARTClockFreq+0xfa>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 800ccc0:	f7ff fefe 	bl	800cac0 <LL_RCC_HSI_IsReady>
 800ccc4:	0003      	movs	r3, r0
 800ccc6:	2b01      	cmp	r3, #1
 800ccc8:	d11c      	bne.n	800cd04 <LL_RCC_GetUSARTClockFreq+0xf4>
        {
          usart_frequency = HSI_VALUE;
 800ccca:	4b15      	ldr	r3, [pc, #84]	; (800cd20 <LL_RCC_GetUSARTClockFreq+0x110>)
 800cccc:	60fb      	str	r3, [r7, #12]
        }
        break;
 800ccce:	e019      	b.n	800cd04 <LL_RCC_GetUSARTClockFreq+0xf4>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 800ccd0:	f7ff ff0a 	bl	800cae8 <LL_RCC_LSE_IsReady>
 800ccd4:	0003      	movs	r3, r0
 800ccd6:	2b01      	cmp	r3, #1
 800ccd8:	d116      	bne.n	800cd08 <LL_RCC_GetUSARTClockFreq+0xf8>
        {
          usart_frequency = LSE_VALUE;
 800ccda:	2380      	movs	r3, #128	; 0x80
 800ccdc:	021b      	lsls	r3, r3, #8
 800ccde:	60fb      	str	r3, [r7, #12]
        }
        break;
 800cce0:	e012      	b.n	800cd08 <LL_RCC_GetUSARTClockFreq+0xf8>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800cce2:	f000 f825 	bl	800cd30 <RCC_GetSystemClockFreq>
 800cce6:	0003      	movs	r3, r0
 800cce8:	0018      	movs	r0, r3
 800ccea:	f000 f84f 	bl	800cd8c <RCC_GetHCLKClockFreq>
 800ccee:	0003      	movs	r3, r0
 800ccf0:	0018      	movs	r0, r3
 800ccf2:	f000 f863 	bl	800cdbc <RCC_GetPCLK1ClockFreq>
 800ccf6:	0003      	movs	r3, r0
 800ccf8:	60fb      	str	r3, [r7, #12]
        break;
 800ccfa:	e006      	b.n	800cd0a <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800ccfc:	46c0      	nop			; (mov r8, r8)
 800ccfe:	e004      	b.n	800cd0a <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800cd00:	46c0      	nop			; (mov r8, r8)
 800cd02:	e002      	b.n	800cd0a <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800cd04:	46c0      	nop			; (mov r8, r8)
 800cd06:	e000      	b.n	800cd0a <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800cd08:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_CCIPR_USART3SEL */
  else
  {
    /* nothing to do */
  }
  return usart_frequency;
 800cd0a:	68fb      	ldr	r3, [r7, #12]
}
 800cd0c:	0018      	movs	r0, r3
 800cd0e:	46bd      	mov	sp, r7
 800cd10:	b004      	add	sp, #16
 800cd12:	bd80      	pop	{r7, pc}
 800cd14:	00030003 	.word	0x00030003
 800cd18:	00030001 	.word	0x00030001
 800cd1c:	00030002 	.word	0x00030002
 800cd20:	00f42400 	.word	0x00f42400
 800cd24:	000c000c 	.word	0x000c000c
 800cd28:	000c0004 	.word	0x000c0004
 800cd2c:	000c0008 	.word	0x000c0008

0800cd30 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 800cd30:	b580      	push	{r7, lr}
 800cd32:	b082      	sub	sp, #8
 800cd34:	af00      	add	r7, sp, #0
  uint32_t frequency;
  uint32_t hsidiv;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800cd36:	f7ff fee7 	bl	800cb08 <LL_RCC_GetSysClkSource>
 800cd3a:	0003      	movs	r3, r0
 800cd3c:	2b08      	cmp	r3, #8
 800cd3e:	d002      	beq.n	800cd46 <RCC_GetSystemClockFreq+0x16>
 800cd40:	2b10      	cmp	r3, #16
 800cd42:	d003      	beq.n	800cd4c <RCC_GetSystemClockFreq+0x1c>
 800cd44:	e007      	b.n	800cd56 <RCC_GetSystemClockFreq+0x26>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800cd46:	4b0e      	ldr	r3, [pc, #56]	; (800cd80 <RCC_GetSystemClockFreq+0x50>)
 800cd48:	607b      	str	r3, [r7, #4]
      break;
 800cd4a:	e014      	b.n	800cd76 <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800cd4c:	f000 f84c 	bl	800cde8 <RCC_PLL_GetFreqDomain_SYS>
 800cd50:	0003      	movs	r3, r0
 800cd52:	607b      	str	r3, [r7, #4]
      break;
 800cd54:	e00f      	b.n	800cd76 <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
    default:
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800cd56:	4b0b      	ldr	r3, [pc, #44]	; (800cd84 <RCC_GetSystemClockFreq+0x54>)
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	0adb      	lsrs	r3, r3, #11
 800cd5c:	2207      	movs	r2, #7
 800cd5e:	4013      	ands	r3, r2
 800cd60:	2201      	movs	r2, #1
 800cd62:	409a      	lsls	r2, r3
 800cd64:	0013      	movs	r3, r2
 800cd66:	603b      	str	r3, [r7, #0]
      frequency = (HSI_VALUE / hsidiv);
 800cd68:	6839      	ldr	r1, [r7, #0]
 800cd6a:	4807      	ldr	r0, [pc, #28]	; (800cd88 <RCC_GetSystemClockFreq+0x58>)
 800cd6c:	f7f3 f9ca 	bl	8000104 <__udivsi3>
 800cd70:	0003      	movs	r3, r0
 800cd72:	607b      	str	r3, [r7, #4]
      break;
 800cd74:	46c0      	nop			; (mov r8, r8)
  }

  return frequency;
 800cd76:	687b      	ldr	r3, [r7, #4]
}
 800cd78:	0018      	movs	r0, r3
 800cd7a:	46bd      	mov	sp, r7
 800cd7c:	b002      	add	sp, #8
 800cd7e:	bd80      	pop	{r7, pc}
 800cd80:	007a1200 	.word	0x007a1200
 800cd84:	40021000 	.word	0x40021000
 800cd88:	00f42400 	.word	0x00f42400

0800cd8c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800cd8c:	b580      	push	{r7, lr}
 800cd8e:	b082      	sub	sp, #8
 800cd90:	af00      	add	r7, sp, #0
 800cd92:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800cd94:	f7ff fec4 	bl	800cb20 <LL_RCC_GetAHBPrescaler>
 800cd98:	0003      	movs	r3, r0
 800cd9a:	0a1b      	lsrs	r3, r3, #8
 800cd9c:	220f      	movs	r2, #15
 800cd9e:	401a      	ands	r2, r3
 800cda0:	4b05      	ldr	r3, [pc, #20]	; (800cdb8 <RCC_GetHCLKClockFreq+0x2c>)
 800cda2:	0092      	lsls	r2, r2, #2
 800cda4:	58d3      	ldr	r3, [r2, r3]
 800cda6:	221f      	movs	r2, #31
 800cda8:	4013      	ands	r3, r2
 800cdaa:	687a      	ldr	r2, [r7, #4]
 800cdac:	40da      	lsrs	r2, r3
 800cdae:	0013      	movs	r3, r2
}
 800cdb0:	0018      	movs	r0, r3
 800cdb2:	46bd      	mov	sp, r7
 800cdb4:	b002      	add	sp, #8
 800cdb6:	bd80      	pop	{r7, pc}
 800cdb8:	0800e1dc 	.word	0x0800e1dc

0800cdbc <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800cdbc:	b580      	push	{r7, lr}
 800cdbe:	b082      	sub	sp, #8
 800cdc0:	af00      	add	r7, sp, #0
 800cdc2:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800cdc4:	f7ff feb8 	bl	800cb38 <LL_RCC_GetAPB1Prescaler>
 800cdc8:	0003      	movs	r3, r0
 800cdca:	0b1a      	lsrs	r2, r3, #12
 800cdcc:	4b05      	ldr	r3, [pc, #20]	; (800cde4 <RCC_GetPCLK1ClockFreq+0x28>)
 800cdce:	0092      	lsls	r2, r2, #2
 800cdd0:	58d3      	ldr	r3, [r2, r3]
 800cdd2:	221f      	movs	r2, #31
 800cdd4:	4013      	ands	r3, r2
 800cdd6:	687a      	ldr	r2, [r7, #4]
 800cdd8:	40da      	lsrs	r2, r3
 800cdda:	0013      	movs	r3, r2
}
 800cddc:	0018      	movs	r0, r3
 800cdde:	46bd      	mov	sp, r7
 800cde0:	b002      	add	sp, #8
 800cde2:	bd80      	pop	{r7, pc}
 800cde4:	0800e21c 	.word	0x0800e21c

0800cde8 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 800cde8:	b590      	push	{r4, r7, lr}
 800cdea:	b083      	sub	sp, #12
 800cdec:	af00      	add	r7, sp, #0
  uint32_t pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800cdee:	f7ff fed9 	bl	800cba4 <LL_RCC_PLL_GetMainSource>
 800cdf2:	0003      	movs	r3, r0
 800cdf4:	603b      	str	r3, [r7, #0]

  switch (pllsource)
 800cdf6:	683b      	ldr	r3, [r7, #0]
 800cdf8:	2b02      	cmp	r3, #2
 800cdfa:	d003      	beq.n	800ce04 <RCC_PLL_GetFreqDomain_SYS+0x1c>
 800cdfc:	683b      	ldr	r3, [r7, #0]
 800cdfe:	2b03      	cmp	r3, #3
 800ce00:	d003      	beq.n	800ce0a <RCC_PLL_GetFreqDomain_SYS+0x22>
 800ce02:	e005      	b.n	800ce10 <RCC_PLL_GetFreqDomain_SYS+0x28>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800ce04:	4b13      	ldr	r3, [pc, #76]	; (800ce54 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 800ce06:	607b      	str	r3, [r7, #4]
      break;
 800ce08:	e005      	b.n	800ce16 <RCC_PLL_GetFreqDomain_SYS+0x2e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800ce0a:	4b13      	ldr	r3, [pc, #76]	; (800ce58 <RCC_PLL_GetFreqDomain_SYS+0x70>)
 800ce0c:	607b      	str	r3, [r7, #4]
      break;
 800ce0e:	e002      	b.n	800ce16 <RCC_PLL_GetFreqDomain_SYS+0x2e>

    default:
      pllinputfreq = HSI_VALUE;
 800ce10:	4b10      	ldr	r3, [pc, #64]	; (800ce54 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 800ce12:	607b      	str	r3, [r7, #4]
      break;
 800ce14:	46c0      	nop			; (mov r8, r8)
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800ce16:	f7ff fead 	bl	800cb74 <LL_RCC_PLL_GetN>
 800ce1a:	0002      	movs	r2, r0
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	4353      	muls	r3, r2
 800ce20:	001c      	movs	r4, r3
 800ce22:	f7ff fecb 	bl	800cbbc <LL_RCC_PLL_GetDivider>
 800ce26:	0003      	movs	r3, r0
 800ce28:	091b      	lsrs	r3, r3, #4
 800ce2a:	3301      	adds	r3, #1
 800ce2c:	0019      	movs	r1, r3
 800ce2e:	0020      	movs	r0, r4
 800ce30:	f7f3 f968 	bl	8000104 <__udivsi3>
 800ce34:	0003      	movs	r3, r0
 800ce36:	001c      	movs	r4, r3
 800ce38:	f7ff fea8 	bl	800cb8c <LL_RCC_PLL_GetR>
 800ce3c:	0003      	movs	r3, r0
 800ce3e:	0f5b      	lsrs	r3, r3, #29
 800ce40:	3301      	adds	r3, #1
 800ce42:	0019      	movs	r1, r3
 800ce44:	0020      	movs	r0, r4
 800ce46:	f7f3 f95d 	bl	8000104 <__udivsi3>
 800ce4a:	0003      	movs	r3, r0
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 800ce4c:	0018      	movs	r0, r3
 800ce4e:	46bd      	mov	sp, r7
 800ce50:	b003      	add	sp, #12
 800ce52:	bd90      	pop	{r4, r7, pc}
 800ce54:	00f42400 	.word	0x00f42400
 800ce58:	007a1200 	.word	0x007a1200

0800ce5c <LL_USART_IsEnabled>:
{
 800ce5c:	b580      	push	{r7, lr}
 800ce5e:	b082      	sub	sp, #8
 800ce60:	af00      	add	r7, sp, #0
 800ce62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	2201      	movs	r2, #1
 800ce6a:	4013      	ands	r3, r2
 800ce6c:	2b01      	cmp	r3, #1
 800ce6e:	d101      	bne.n	800ce74 <LL_USART_IsEnabled+0x18>
 800ce70:	2301      	movs	r3, #1
 800ce72:	e000      	b.n	800ce76 <LL_USART_IsEnabled+0x1a>
 800ce74:	2300      	movs	r3, #0
}
 800ce76:	0018      	movs	r0, r3
 800ce78:	46bd      	mov	sp, r7
 800ce7a:	b002      	add	sp, #8
 800ce7c:	bd80      	pop	{r7, pc}

0800ce7e <LL_USART_SetPrescaler>:
{
 800ce7e:	b580      	push	{r7, lr}
 800ce80:	b082      	sub	sp, #8
 800ce82:	af00      	add	r7, sp, #0
 800ce84:	6078      	str	r0, [r7, #4]
 800ce86:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce8c:	220f      	movs	r2, #15
 800ce8e:	4393      	bics	r3, r2
 800ce90:	683a      	ldr	r2, [r7, #0]
 800ce92:	b292      	uxth	r2, r2
 800ce94:	431a      	orrs	r2, r3
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800ce9a:	46c0      	nop			; (mov r8, r8)
 800ce9c:	46bd      	mov	sp, r7
 800ce9e:	b002      	add	sp, #8
 800cea0:	bd80      	pop	{r7, pc}
	...

0800cea4 <LL_USART_SetStopBitsLength>:
{
 800cea4:	b580      	push	{r7, lr}
 800cea6:	b082      	sub	sp, #8
 800cea8:	af00      	add	r7, sp, #0
 800ceaa:	6078      	str	r0, [r7, #4]
 800ceac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	685b      	ldr	r3, [r3, #4]
 800ceb2:	4a05      	ldr	r2, [pc, #20]	; (800cec8 <LL_USART_SetStopBitsLength+0x24>)
 800ceb4:	401a      	ands	r2, r3
 800ceb6:	683b      	ldr	r3, [r7, #0]
 800ceb8:	431a      	orrs	r2, r3
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	605a      	str	r2, [r3, #4]
}
 800cebe:	46c0      	nop			; (mov r8, r8)
 800cec0:	46bd      	mov	sp, r7
 800cec2:	b002      	add	sp, #8
 800cec4:	bd80      	pop	{r7, pc}
 800cec6:	46c0      	nop			; (mov r8, r8)
 800cec8:	ffffcfff 	.word	0xffffcfff

0800cecc <LL_USART_SetHWFlowCtrl>:
{
 800cecc:	b580      	push	{r7, lr}
 800cece:	b082      	sub	sp, #8
 800ced0:	af00      	add	r7, sp, #0
 800ced2:	6078      	str	r0, [r7, #4]
 800ced4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	689b      	ldr	r3, [r3, #8]
 800ceda:	4a05      	ldr	r2, [pc, #20]	; (800cef0 <LL_USART_SetHWFlowCtrl+0x24>)
 800cedc:	401a      	ands	r2, r3
 800cede:	683b      	ldr	r3, [r7, #0]
 800cee0:	431a      	orrs	r2, r3
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	609a      	str	r2, [r3, #8]
}
 800cee6:	46c0      	nop			; (mov r8, r8)
 800cee8:	46bd      	mov	sp, r7
 800ceea:	b002      	add	sp, #8
 800ceec:	bd80      	pop	{r7, pc}
 800ceee:	46c0      	nop			; (mov r8, r8)
 800cef0:	fffffcff 	.word	0xfffffcff

0800cef4 <LL_USART_SetBaudRate>:
{
 800cef4:	b580      	push	{r7, lr}
 800cef6:	b086      	sub	sp, #24
 800cef8:	af00      	add	r7, sp, #0
 800cefa:	60f8      	str	r0, [r7, #12]
 800cefc:	60b9      	str	r1, [r7, #8]
 800cefe:	607a      	str	r2, [r7, #4]
 800cf00:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	2b0b      	cmp	r3, #11
 800cf06:	d843      	bhi.n	800cf90 <LL_USART_SetBaudRate+0x9c>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 800cf08:	683a      	ldr	r2, [r7, #0]
 800cf0a:	2380      	movs	r3, #128	; 0x80
 800cf0c:	021b      	lsls	r3, r3, #8
 800cf0e:	429a      	cmp	r2, r3
 800cf10:	d126      	bne.n	800cf60 <LL_USART_SetBaudRate+0x6c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	b2db      	uxtb	r3, r3
 800cf16:	001a      	movs	r2, r3
 800cf18:	4b1f      	ldr	r3, [pc, #124]	; (800cf98 <LL_USART_SetBaudRate+0xa4>)
 800cf1a:	0092      	lsls	r2, r2, #2
 800cf1c:	58d3      	ldr	r3, [r2, r3]
 800cf1e:	0019      	movs	r1, r3
 800cf20:	68b8      	ldr	r0, [r7, #8]
 800cf22:	f7f3 f8ef 	bl	8000104 <__udivsi3>
 800cf26:	0003      	movs	r3, r0
 800cf28:	005a      	lsls	r2, r3, #1
 800cf2a:	6a3b      	ldr	r3, [r7, #32]
 800cf2c:	085b      	lsrs	r3, r3, #1
 800cf2e:	18d3      	adds	r3, r2, r3
 800cf30:	6a39      	ldr	r1, [r7, #32]
 800cf32:	0018      	movs	r0, r3
 800cf34:	f7f3 f8e6 	bl	8000104 <__udivsi3>
 800cf38:	0003      	movs	r3, r0
 800cf3a:	b29b      	uxth	r3, r3
 800cf3c:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 800cf3e:	697b      	ldr	r3, [r7, #20]
 800cf40:	4a16      	ldr	r2, [pc, #88]	; (800cf9c <LL_USART_SetBaudRate+0xa8>)
 800cf42:	4013      	ands	r3, r2
 800cf44:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800cf46:	697b      	ldr	r3, [r7, #20]
 800cf48:	085b      	lsrs	r3, r3, #1
 800cf4a:	b29b      	uxth	r3, r3
 800cf4c:	001a      	movs	r2, r3
 800cf4e:	2307      	movs	r3, #7
 800cf50:	4013      	ands	r3, r2
 800cf52:	693a      	ldr	r2, [r7, #16]
 800cf54:	4313      	orrs	r3, r2
 800cf56:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	693a      	ldr	r2, [r7, #16]
 800cf5c:	60da      	str	r2, [r3, #12]
}
 800cf5e:	e017      	b.n	800cf90 <LL_USART_SetBaudRate+0x9c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	b2db      	uxtb	r3, r3
 800cf64:	001a      	movs	r2, r3
 800cf66:	4b0c      	ldr	r3, [pc, #48]	; (800cf98 <LL_USART_SetBaudRate+0xa4>)
 800cf68:	0092      	lsls	r2, r2, #2
 800cf6a:	58d3      	ldr	r3, [r2, r3]
 800cf6c:	0019      	movs	r1, r3
 800cf6e:	68b8      	ldr	r0, [r7, #8]
 800cf70:	f7f3 f8c8 	bl	8000104 <__udivsi3>
 800cf74:	0003      	movs	r3, r0
 800cf76:	001a      	movs	r2, r3
 800cf78:	6a3b      	ldr	r3, [r7, #32]
 800cf7a:	085b      	lsrs	r3, r3, #1
 800cf7c:	18d3      	adds	r3, r2, r3
 800cf7e:	6a39      	ldr	r1, [r7, #32]
 800cf80:	0018      	movs	r0, r3
 800cf82:	f7f3 f8bf 	bl	8000104 <__udivsi3>
 800cf86:	0003      	movs	r3, r0
 800cf88:	b29b      	uxth	r3, r3
 800cf8a:	001a      	movs	r2, r3
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	60da      	str	r2, [r3, #12]
}
 800cf90:	46c0      	nop			; (mov r8, r8)
 800cf92:	46bd      	mov	sp, r7
 800cf94:	b006      	add	sp, #24
 800cf96:	bd80      	pop	{r7, pc}
 800cf98:	0800e290 	.word	0x0800e290
 800cf9c:	0000fff0 	.word	0x0000fff0

0800cfa0 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 800cfa0:	b590      	push	{r4, r7, lr}
 800cfa2:	b08b      	sub	sp, #44	; 0x2c
 800cfa4:	af02      	add	r7, sp, #8
 800cfa6:	6078      	str	r0, [r7, #4]
 800cfa8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800cfaa:	231f      	movs	r3, #31
 800cfac:	18fb      	adds	r3, r7, r3
 800cfae:	2201      	movs	r2, #1
 800cfb0:	701a      	strb	r2, [r3, #0]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800cfb2:	2300      	movs	r3, #0
 800cfb4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	0018      	movs	r0, r3
 800cfba:	f7ff ff4f 	bl	800ce5c <LL_USART_IsEnabled>
 800cfbe:	1e03      	subs	r3, r0, #0
 800cfc0:	d16a      	bne.n	800d098 <LL_USART_Init+0xf8>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	4a38      	ldr	r2, [pc, #224]	; (800d0a8 <LL_USART_Init+0x108>)
 800cfc8:	401a      	ands	r2, r3
 800cfca:	683b      	ldr	r3, [r7, #0]
 800cfcc:	6899      	ldr	r1, [r3, #8]
 800cfce:	683b      	ldr	r3, [r7, #0]
 800cfd0:	691b      	ldr	r3, [r3, #16]
 800cfd2:	4319      	orrs	r1, r3
 800cfd4:	683b      	ldr	r3, [r7, #0]
 800cfd6:	695b      	ldr	r3, [r3, #20]
 800cfd8:	4319      	orrs	r1, r3
 800cfda:	683b      	ldr	r3, [r7, #0]
 800cfdc:	69db      	ldr	r3, [r3, #28]
 800cfde:	430b      	orrs	r3, r1
 800cfe0:	431a      	orrs	r2, r3
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800cfe6:	683b      	ldr	r3, [r7, #0]
 800cfe8:	68da      	ldr	r2, [r3, #12]
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	0011      	movs	r1, r2
 800cfee:	0018      	movs	r0, r3
 800cff0:	f7ff ff58 	bl	800cea4 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800cff4:	683b      	ldr	r3, [r7, #0]
 800cff6:	699a      	ldr	r2, [r3, #24]
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	0011      	movs	r1, r2
 800cffc:	0018      	movs	r0, r3
 800cffe:	f7ff ff65 	bl	800cecc <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	4a29      	ldr	r2, [pc, #164]	; (800d0ac <LL_USART_Init+0x10c>)
 800d006:	4293      	cmp	r3, r2
 800d008:	d105      	bne.n	800d016 <LL_USART_Init+0x76>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800d00a:	2003      	movs	r0, #3
 800d00c:	f7ff fe00 	bl	800cc10 <LL_RCC_GetUSARTClockFreq>
 800d010:	0003      	movs	r3, r0
 800d012:	61bb      	str	r3, [r7, #24]
 800d014:	e022      	b.n	800d05c <LL_USART_Init+0xbc>
    }
    else if (USARTx == USART2)
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	4a25      	ldr	r2, [pc, #148]	; (800d0b0 <LL_USART_Init+0x110>)
 800d01a:	4293      	cmp	r3, r2
 800d01c:	d105      	bne.n	800d02a <LL_USART_Init+0x8a>
    {
#if defined(RCC_CCIPR_USART2SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 800d01e:	200c      	movs	r0, #12
 800d020:	f7ff fdf6 	bl	800cc10 <LL_RCC_GetUSARTClockFreq>
 800d024:	0003      	movs	r3, r0
 800d026:	61bb      	str	r3, [r7, #24]
 800d028:	e018      	b.n	800d05c <LL_USART_Init+0xbc>
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
      periphclk = RCC_Clocks.PCLK1_Frequency;
#endif /* RCC_CCIPR_USART2SEL */
    }
#if defined(USART3)
    else if (USARTx == USART3)
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	4a21      	ldr	r2, [pc, #132]	; (800d0b4 <LL_USART_Init+0x114>)
 800d02e:	4293      	cmp	r3, r2
 800d030:	d108      	bne.n	800d044 <LL_USART_Init+0xa4>
    {
#if defined(RCC_CCIPR_USART3SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 800d032:	240c      	movs	r4, #12
 800d034:	193b      	adds	r3, r7, r4
 800d036:	0018      	movs	r0, r3
 800d038:	f7ff fdcc 	bl	800cbd4 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800d03c:	193b      	adds	r3, r7, r4
 800d03e:	689b      	ldr	r3, [r3, #8]
 800d040:	61bb      	str	r3, [r7, #24]
 800d042:	e00b      	b.n	800d05c <LL_USART_Init+0xbc>
#endif /* RCC_CCIPR_USART3SEL */
    }
#endif /* USART3 */
#if defined(USART4)
    else if (USARTx == USART4)
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	4a1c      	ldr	r2, [pc, #112]	; (800d0b8 <LL_USART_Init+0x118>)
 800d048:	4293      	cmp	r3, r2
 800d04a:	d107      	bne.n	800d05c <LL_USART_Init+0xbc>
    {
#if defined(RCC_CCIPR_USART4SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART4_CLKSOURCE);
#else
      /* USART4 clock is PCLK1 */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 800d04c:	240c      	movs	r4, #12
 800d04e:	193b      	adds	r3, r7, r4
 800d050:	0018      	movs	r0, r3
 800d052:	f7ff fdbf 	bl	800cbd4 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800d056:	193b      	adds	r3, r7, r4
 800d058:	689b      	ldr	r3, [r3, #8]
 800d05a:	61bb      	str	r3, [r7, #24]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800d05c:	69bb      	ldr	r3, [r7, #24]
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d013      	beq.n	800d08a <LL_USART_Init+0xea>
        && (USART_InitStruct->BaudRate != 0U))
 800d062:	683b      	ldr	r3, [r7, #0]
 800d064:	685b      	ldr	r3, [r3, #4]
 800d066:	2b00      	cmp	r3, #0
 800d068:	d00f      	beq.n	800d08a <LL_USART_Init+0xea>
    {
      status = SUCCESS;
 800d06a:	231f      	movs	r3, #31
 800d06c:	18fb      	adds	r3, r7, r3
 800d06e:	2200      	movs	r2, #0
 800d070:	701a      	strb	r2, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 800d072:	683b      	ldr	r3, [r7, #0]
 800d074:	681a      	ldr	r2, [r3, #0]
 800d076:	683b      	ldr	r3, [r7, #0]
 800d078:	69dc      	ldr	r4, [r3, #28]
 800d07a:	683b      	ldr	r3, [r7, #0]
 800d07c:	685b      	ldr	r3, [r3, #4]
 800d07e:	69b9      	ldr	r1, [r7, #24]
 800d080:	6878      	ldr	r0, [r7, #4]
 800d082:	9300      	str	r3, [sp, #0]
 800d084:	0023      	movs	r3, r4
 800d086:	f7ff ff35 	bl	800cef4 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 800d08a:	683b      	ldr	r3, [r7, #0]
 800d08c:	681a      	ldr	r2, [r3, #0]
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	0011      	movs	r1, r2
 800d092:	0018      	movs	r0, r3
 800d094:	f7ff fef3 	bl	800ce7e <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800d098:	231f      	movs	r3, #31
 800d09a:	18fb      	adds	r3, r7, r3
 800d09c:	781b      	ldrb	r3, [r3, #0]
}
 800d09e:	0018      	movs	r0, r3
 800d0a0:	46bd      	mov	sp, r7
 800d0a2:	b009      	add	sp, #36	; 0x24
 800d0a4:	bd90      	pop	{r4, r7, pc}
 800d0a6:	46c0      	nop			; (mov r8, r8)
 800d0a8:	efff69f3 	.word	0xefff69f3
 800d0ac:	40013800 	.word	0x40013800
 800d0b0:	40004400 	.word	0x40004400
 800d0b4:	40004800 	.word	0x40004800
 800d0b8:	40004c00 	.word	0x40004c00

0800d0bc <__libc_init_array>:
 800d0bc:	b570      	push	{r4, r5, r6, lr}
 800d0be:	2600      	movs	r6, #0
 800d0c0:	4d0c      	ldr	r5, [pc, #48]	; (800d0f4 <__libc_init_array+0x38>)
 800d0c2:	4c0d      	ldr	r4, [pc, #52]	; (800d0f8 <__libc_init_array+0x3c>)
 800d0c4:	1b64      	subs	r4, r4, r5
 800d0c6:	10a4      	asrs	r4, r4, #2
 800d0c8:	42a6      	cmp	r6, r4
 800d0ca:	d109      	bne.n	800d0e0 <__libc_init_array+0x24>
 800d0cc:	2600      	movs	r6, #0
 800d0ce:	f001 f837 	bl	800e140 <_init>
 800d0d2:	4d0a      	ldr	r5, [pc, #40]	; (800d0fc <__libc_init_array+0x40>)
 800d0d4:	4c0a      	ldr	r4, [pc, #40]	; (800d100 <__libc_init_array+0x44>)
 800d0d6:	1b64      	subs	r4, r4, r5
 800d0d8:	10a4      	asrs	r4, r4, #2
 800d0da:	42a6      	cmp	r6, r4
 800d0dc:	d105      	bne.n	800d0ea <__libc_init_array+0x2e>
 800d0de:	bd70      	pop	{r4, r5, r6, pc}
 800d0e0:	00b3      	lsls	r3, r6, #2
 800d0e2:	58eb      	ldr	r3, [r5, r3]
 800d0e4:	4798      	blx	r3
 800d0e6:	3601      	adds	r6, #1
 800d0e8:	e7ee      	b.n	800d0c8 <__libc_init_array+0xc>
 800d0ea:	00b3      	lsls	r3, r6, #2
 800d0ec:	58eb      	ldr	r3, [r5, r3]
 800d0ee:	4798      	blx	r3
 800d0f0:	3601      	adds	r6, #1
 800d0f2:	e7f2      	b.n	800d0da <__libc_init_array+0x1e>
 800d0f4:	0800e498 	.word	0x0800e498
 800d0f8:	0800e498 	.word	0x0800e498
 800d0fc:	0800e498 	.word	0x0800e498
 800d100:	0800e49c 	.word	0x0800e49c

0800d104 <memset>:
 800d104:	0003      	movs	r3, r0
 800d106:	1882      	adds	r2, r0, r2
 800d108:	4293      	cmp	r3, r2
 800d10a:	d100      	bne.n	800d10e <memset+0xa>
 800d10c:	4770      	bx	lr
 800d10e:	7019      	strb	r1, [r3, #0]
 800d110:	3301      	adds	r3, #1
 800d112:	e7f9      	b.n	800d108 <memset+0x4>

0800d114 <sin>:
 800d114:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d116:	4a20      	ldr	r2, [pc, #128]	; (800d198 <sin+0x84>)
 800d118:	004b      	lsls	r3, r1, #1
 800d11a:	b087      	sub	sp, #28
 800d11c:	085b      	lsrs	r3, r3, #1
 800d11e:	4293      	cmp	r3, r2
 800d120:	dc06      	bgt.n	800d130 <sin+0x1c>
 800d122:	2300      	movs	r3, #0
 800d124:	2200      	movs	r2, #0
 800d126:	9300      	str	r3, [sp, #0]
 800d128:	2300      	movs	r3, #0
 800d12a:	f000 fe5b 	bl	800dde4 <__kernel_sin>
 800d12e:	e006      	b.n	800d13e <sin+0x2a>
 800d130:	4a1a      	ldr	r2, [pc, #104]	; (800d19c <sin+0x88>)
 800d132:	4293      	cmp	r3, r2
 800d134:	dd05      	ble.n	800d142 <sin+0x2e>
 800d136:	0002      	movs	r2, r0
 800d138:	000b      	movs	r3, r1
 800d13a:	f7f4 fb73 	bl	8001824 <__aeabi_dsub>
 800d13e:	b007      	add	sp, #28
 800d140:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d142:	aa02      	add	r2, sp, #8
 800d144:	f000 f82c 	bl	800d1a0 <__ieee754_rem_pio2>
 800d148:	9c04      	ldr	r4, [sp, #16]
 800d14a:	9d05      	ldr	r5, [sp, #20]
 800d14c:	2303      	movs	r3, #3
 800d14e:	4003      	ands	r3, r0
 800d150:	2b01      	cmp	r3, #1
 800d152:	d00a      	beq.n	800d16a <sin+0x56>
 800d154:	9802      	ldr	r0, [sp, #8]
 800d156:	9903      	ldr	r1, [sp, #12]
 800d158:	2b02      	cmp	r3, #2
 800d15a:	d00d      	beq.n	800d178 <sin+0x64>
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d115      	bne.n	800d18c <sin+0x78>
 800d160:	3301      	adds	r3, #1
 800d162:	9300      	str	r3, [sp, #0]
 800d164:	0022      	movs	r2, r4
 800d166:	002b      	movs	r3, r5
 800d168:	e7df      	b.n	800d12a <sin+0x16>
 800d16a:	0022      	movs	r2, r4
 800d16c:	9802      	ldr	r0, [sp, #8]
 800d16e:	9903      	ldr	r1, [sp, #12]
 800d170:	002b      	movs	r3, r5
 800d172:	f000 fa01 	bl	800d578 <__kernel_cos>
 800d176:	e7e2      	b.n	800d13e <sin+0x2a>
 800d178:	2301      	movs	r3, #1
 800d17a:	0022      	movs	r2, r4
 800d17c:	9300      	str	r3, [sp, #0]
 800d17e:	002b      	movs	r3, r5
 800d180:	f000 fe30 	bl	800dde4 <__kernel_sin>
 800d184:	2380      	movs	r3, #128	; 0x80
 800d186:	061b      	lsls	r3, r3, #24
 800d188:	18c9      	adds	r1, r1, r3
 800d18a:	e7d8      	b.n	800d13e <sin+0x2a>
 800d18c:	0022      	movs	r2, r4
 800d18e:	002b      	movs	r3, r5
 800d190:	f000 f9f2 	bl	800d578 <__kernel_cos>
 800d194:	e7f6      	b.n	800d184 <sin+0x70>
 800d196:	46c0      	nop			; (mov r8, r8)
 800d198:	3fe921fb 	.word	0x3fe921fb
 800d19c:	7fefffff 	.word	0x7fefffff

0800d1a0 <__ieee754_rem_pio2>:
 800d1a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d1a2:	004b      	lsls	r3, r1, #1
 800d1a4:	b091      	sub	sp, #68	; 0x44
 800d1a6:	085b      	lsrs	r3, r3, #1
 800d1a8:	9302      	str	r3, [sp, #8]
 800d1aa:	0017      	movs	r7, r2
 800d1ac:	4bb6      	ldr	r3, [pc, #728]	; (800d488 <__ieee754_rem_pio2+0x2e8>)
 800d1ae:	9a02      	ldr	r2, [sp, #8]
 800d1b0:	0004      	movs	r4, r0
 800d1b2:	000d      	movs	r5, r1
 800d1b4:	9109      	str	r1, [sp, #36]	; 0x24
 800d1b6:	429a      	cmp	r2, r3
 800d1b8:	dc09      	bgt.n	800d1ce <__ieee754_rem_pio2+0x2e>
 800d1ba:	0002      	movs	r2, r0
 800d1bc:	000b      	movs	r3, r1
 800d1be:	603a      	str	r2, [r7, #0]
 800d1c0:	607b      	str	r3, [r7, #4]
 800d1c2:	2200      	movs	r2, #0
 800d1c4:	2300      	movs	r3, #0
 800d1c6:	60ba      	str	r2, [r7, #8]
 800d1c8:	60fb      	str	r3, [r7, #12]
 800d1ca:	2600      	movs	r6, #0
 800d1cc:	e025      	b.n	800d21a <__ieee754_rem_pio2+0x7a>
 800d1ce:	4baf      	ldr	r3, [pc, #700]	; (800d48c <__ieee754_rem_pio2+0x2ec>)
 800d1d0:	9a02      	ldr	r2, [sp, #8]
 800d1d2:	429a      	cmp	r2, r3
 800d1d4:	dd00      	ble.n	800d1d8 <__ieee754_rem_pio2+0x38>
 800d1d6:	e06e      	b.n	800d2b6 <__ieee754_rem_pio2+0x116>
 800d1d8:	4ead      	ldr	r6, [pc, #692]	; (800d490 <__ieee754_rem_pio2+0x2f0>)
 800d1da:	4aae      	ldr	r2, [pc, #696]	; (800d494 <__ieee754_rem_pio2+0x2f4>)
 800d1dc:	2d00      	cmp	r5, #0
 800d1de:	dd35      	ble.n	800d24c <__ieee754_rem_pio2+0xac>
 800d1e0:	0020      	movs	r0, r4
 800d1e2:	0029      	movs	r1, r5
 800d1e4:	4baa      	ldr	r3, [pc, #680]	; (800d490 <__ieee754_rem_pio2+0x2f0>)
 800d1e6:	f7f4 fb1d 	bl	8001824 <__aeabi_dsub>
 800d1ea:	9b02      	ldr	r3, [sp, #8]
 800d1ec:	0004      	movs	r4, r0
 800d1ee:	000d      	movs	r5, r1
 800d1f0:	42b3      	cmp	r3, r6
 800d1f2:	d015      	beq.n	800d220 <__ieee754_rem_pio2+0x80>
 800d1f4:	4aa8      	ldr	r2, [pc, #672]	; (800d498 <__ieee754_rem_pio2+0x2f8>)
 800d1f6:	4ba9      	ldr	r3, [pc, #676]	; (800d49c <__ieee754_rem_pio2+0x2fc>)
 800d1f8:	f7f4 fb14 	bl	8001824 <__aeabi_dsub>
 800d1fc:	0002      	movs	r2, r0
 800d1fe:	000b      	movs	r3, r1
 800d200:	0020      	movs	r0, r4
 800d202:	603a      	str	r2, [r7, #0]
 800d204:	607b      	str	r3, [r7, #4]
 800d206:	0029      	movs	r1, r5
 800d208:	f7f4 fb0c 	bl	8001824 <__aeabi_dsub>
 800d20c:	4aa2      	ldr	r2, [pc, #648]	; (800d498 <__ieee754_rem_pio2+0x2f8>)
 800d20e:	4ba3      	ldr	r3, [pc, #652]	; (800d49c <__ieee754_rem_pio2+0x2fc>)
 800d210:	f7f4 fb08 	bl	8001824 <__aeabi_dsub>
 800d214:	2601      	movs	r6, #1
 800d216:	60b8      	str	r0, [r7, #8]
 800d218:	60f9      	str	r1, [r7, #12]
 800d21a:	0030      	movs	r0, r6
 800d21c:	b011      	add	sp, #68	; 0x44
 800d21e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d220:	22d3      	movs	r2, #211	; 0xd3
 800d222:	4b9e      	ldr	r3, [pc, #632]	; (800d49c <__ieee754_rem_pio2+0x2fc>)
 800d224:	0552      	lsls	r2, r2, #21
 800d226:	f7f4 fafd 	bl	8001824 <__aeabi_dsub>
 800d22a:	4a9d      	ldr	r2, [pc, #628]	; (800d4a0 <__ieee754_rem_pio2+0x300>)
 800d22c:	4b9d      	ldr	r3, [pc, #628]	; (800d4a4 <__ieee754_rem_pio2+0x304>)
 800d22e:	0004      	movs	r4, r0
 800d230:	000d      	movs	r5, r1
 800d232:	f7f4 faf7 	bl	8001824 <__aeabi_dsub>
 800d236:	0002      	movs	r2, r0
 800d238:	000b      	movs	r3, r1
 800d23a:	0020      	movs	r0, r4
 800d23c:	603a      	str	r2, [r7, #0]
 800d23e:	607b      	str	r3, [r7, #4]
 800d240:	0029      	movs	r1, r5
 800d242:	f7f4 faef 	bl	8001824 <__aeabi_dsub>
 800d246:	4a96      	ldr	r2, [pc, #600]	; (800d4a0 <__ieee754_rem_pio2+0x300>)
 800d248:	4b96      	ldr	r3, [pc, #600]	; (800d4a4 <__ieee754_rem_pio2+0x304>)
 800d24a:	e7e1      	b.n	800d210 <__ieee754_rem_pio2+0x70>
 800d24c:	0020      	movs	r0, r4
 800d24e:	0029      	movs	r1, r5
 800d250:	4b8f      	ldr	r3, [pc, #572]	; (800d490 <__ieee754_rem_pio2+0x2f0>)
 800d252:	f7f3 f90b 	bl	800046c <__aeabi_dadd>
 800d256:	9b02      	ldr	r3, [sp, #8]
 800d258:	0004      	movs	r4, r0
 800d25a:	000d      	movs	r5, r1
 800d25c:	42b3      	cmp	r3, r6
 800d25e:	d014      	beq.n	800d28a <__ieee754_rem_pio2+0xea>
 800d260:	4a8d      	ldr	r2, [pc, #564]	; (800d498 <__ieee754_rem_pio2+0x2f8>)
 800d262:	4b8e      	ldr	r3, [pc, #568]	; (800d49c <__ieee754_rem_pio2+0x2fc>)
 800d264:	f7f3 f902 	bl	800046c <__aeabi_dadd>
 800d268:	0002      	movs	r2, r0
 800d26a:	000b      	movs	r3, r1
 800d26c:	0020      	movs	r0, r4
 800d26e:	603a      	str	r2, [r7, #0]
 800d270:	607b      	str	r3, [r7, #4]
 800d272:	0029      	movs	r1, r5
 800d274:	f7f4 fad6 	bl	8001824 <__aeabi_dsub>
 800d278:	4a87      	ldr	r2, [pc, #540]	; (800d498 <__ieee754_rem_pio2+0x2f8>)
 800d27a:	4b88      	ldr	r3, [pc, #544]	; (800d49c <__ieee754_rem_pio2+0x2fc>)
 800d27c:	f7f3 f8f6 	bl	800046c <__aeabi_dadd>
 800d280:	2601      	movs	r6, #1
 800d282:	60b8      	str	r0, [r7, #8]
 800d284:	60f9      	str	r1, [r7, #12]
 800d286:	4276      	negs	r6, r6
 800d288:	e7c7      	b.n	800d21a <__ieee754_rem_pio2+0x7a>
 800d28a:	22d3      	movs	r2, #211	; 0xd3
 800d28c:	4b83      	ldr	r3, [pc, #524]	; (800d49c <__ieee754_rem_pio2+0x2fc>)
 800d28e:	0552      	lsls	r2, r2, #21
 800d290:	f7f3 f8ec 	bl	800046c <__aeabi_dadd>
 800d294:	4a82      	ldr	r2, [pc, #520]	; (800d4a0 <__ieee754_rem_pio2+0x300>)
 800d296:	4b83      	ldr	r3, [pc, #524]	; (800d4a4 <__ieee754_rem_pio2+0x304>)
 800d298:	0004      	movs	r4, r0
 800d29a:	000d      	movs	r5, r1
 800d29c:	f7f3 f8e6 	bl	800046c <__aeabi_dadd>
 800d2a0:	0002      	movs	r2, r0
 800d2a2:	000b      	movs	r3, r1
 800d2a4:	0020      	movs	r0, r4
 800d2a6:	603a      	str	r2, [r7, #0]
 800d2a8:	607b      	str	r3, [r7, #4]
 800d2aa:	0029      	movs	r1, r5
 800d2ac:	f7f4 faba 	bl	8001824 <__aeabi_dsub>
 800d2b0:	4a7b      	ldr	r2, [pc, #492]	; (800d4a0 <__ieee754_rem_pio2+0x300>)
 800d2b2:	4b7c      	ldr	r3, [pc, #496]	; (800d4a4 <__ieee754_rem_pio2+0x304>)
 800d2b4:	e7e2      	b.n	800d27c <__ieee754_rem_pio2+0xdc>
 800d2b6:	4b7c      	ldr	r3, [pc, #496]	; (800d4a8 <__ieee754_rem_pio2+0x308>)
 800d2b8:	9a02      	ldr	r2, [sp, #8]
 800d2ba:	429a      	cmp	r2, r3
 800d2bc:	dd00      	ble.n	800d2c0 <__ieee754_rem_pio2+0x120>
 800d2be:	e0d3      	b.n	800d468 <__ieee754_rem_pio2+0x2c8>
 800d2c0:	0020      	movs	r0, r4
 800d2c2:	0029      	movs	r1, r5
 800d2c4:	f000 fe3a 	bl	800df3c <fabs>
 800d2c8:	4a78      	ldr	r2, [pc, #480]	; (800d4ac <__ieee754_rem_pio2+0x30c>)
 800d2ca:	4b79      	ldr	r3, [pc, #484]	; (800d4b0 <__ieee754_rem_pio2+0x310>)
 800d2cc:	0004      	movs	r4, r0
 800d2ce:	000d      	movs	r5, r1
 800d2d0:	f7f4 f83c 	bl	800134c <__aeabi_dmul>
 800d2d4:	2200      	movs	r2, #0
 800d2d6:	4b77      	ldr	r3, [pc, #476]	; (800d4b4 <__ieee754_rem_pio2+0x314>)
 800d2d8:	f7f3 f8c8 	bl	800046c <__aeabi_dadd>
 800d2dc:	f7f4 fe34 	bl	8001f48 <__aeabi_d2iz>
 800d2e0:	0006      	movs	r6, r0
 800d2e2:	f7f4 fe67 	bl	8001fb4 <__aeabi_i2d>
 800d2e6:	4a6b      	ldr	r2, [pc, #428]	; (800d494 <__ieee754_rem_pio2+0x2f4>)
 800d2e8:	4b69      	ldr	r3, [pc, #420]	; (800d490 <__ieee754_rem_pio2+0x2f0>)
 800d2ea:	9006      	str	r0, [sp, #24]
 800d2ec:	9107      	str	r1, [sp, #28]
 800d2ee:	f7f4 f82d 	bl	800134c <__aeabi_dmul>
 800d2f2:	0002      	movs	r2, r0
 800d2f4:	000b      	movs	r3, r1
 800d2f6:	0020      	movs	r0, r4
 800d2f8:	0029      	movs	r1, r5
 800d2fa:	f7f4 fa93 	bl	8001824 <__aeabi_dsub>
 800d2fe:	4a66      	ldr	r2, [pc, #408]	; (800d498 <__ieee754_rem_pio2+0x2f8>)
 800d300:	9004      	str	r0, [sp, #16]
 800d302:	9105      	str	r1, [sp, #20]
 800d304:	9806      	ldr	r0, [sp, #24]
 800d306:	9907      	ldr	r1, [sp, #28]
 800d308:	4b64      	ldr	r3, [pc, #400]	; (800d49c <__ieee754_rem_pio2+0x2fc>)
 800d30a:	f7f4 f81f 	bl	800134c <__aeabi_dmul>
 800d30e:	0004      	movs	r4, r0
 800d310:	000d      	movs	r5, r1
 800d312:	2e1f      	cmp	r6, #31
 800d314:	dc0f      	bgt.n	800d336 <__ieee754_rem_pio2+0x196>
 800d316:	4a68      	ldr	r2, [pc, #416]	; (800d4b8 <__ieee754_rem_pio2+0x318>)
 800d318:	1e73      	subs	r3, r6, #1
 800d31a:	009b      	lsls	r3, r3, #2
 800d31c:	589b      	ldr	r3, [r3, r2]
 800d31e:	9a02      	ldr	r2, [sp, #8]
 800d320:	4293      	cmp	r3, r2
 800d322:	d008      	beq.n	800d336 <__ieee754_rem_pio2+0x196>
 800d324:	9804      	ldr	r0, [sp, #16]
 800d326:	9905      	ldr	r1, [sp, #20]
 800d328:	0022      	movs	r2, r4
 800d32a:	002b      	movs	r3, r5
 800d32c:	f7f4 fa7a 	bl	8001824 <__aeabi_dsub>
 800d330:	6038      	str	r0, [r7, #0]
 800d332:	6079      	str	r1, [r7, #4]
 800d334:	e012      	b.n	800d35c <__ieee754_rem_pio2+0x1bc>
 800d336:	0022      	movs	r2, r4
 800d338:	9804      	ldr	r0, [sp, #16]
 800d33a:	9905      	ldr	r1, [sp, #20]
 800d33c:	002b      	movs	r3, r5
 800d33e:	f7f4 fa71 	bl	8001824 <__aeabi_dsub>
 800d342:	9b02      	ldr	r3, [sp, #8]
 800d344:	151b      	asrs	r3, r3, #20
 800d346:	9308      	str	r3, [sp, #32]
 800d348:	9a08      	ldr	r2, [sp, #32]
 800d34a:	004b      	lsls	r3, r1, #1
 800d34c:	0d5b      	lsrs	r3, r3, #21
 800d34e:	1ad3      	subs	r3, r2, r3
 800d350:	2b10      	cmp	r3, #16
 800d352:	dc21      	bgt.n	800d398 <__ieee754_rem_pio2+0x1f8>
 800d354:	0002      	movs	r2, r0
 800d356:	000b      	movs	r3, r1
 800d358:	603a      	str	r2, [r7, #0]
 800d35a:	607b      	str	r3, [r7, #4]
 800d35c:	9804      	ldr	r0, [sp, #16]
 800d35e:	9905      	ldr	r1, [sp, #20]
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	683a      	ldr	r2, [r7, #0]
 800d364:	9302      	str	r3, [sp, #8]
 800d366:	9b02      	ldr	r3, [sp, #8]
 800d368:	f7f4 fa5c 	bl	8001824 <__aeabi_dsub>
 800d36c:	0022      	movs	r2, r4
 800d36e:	002b      	movs	r3, r5
 800d370:	f7f4 fa58 	bl	8001824 <__aeabi_dsub>
 800d374:	000b      	movs	r3, r1
 800d376:	0002      	movs	r2, r0
 800d378:	60ba      	str	r2, [r7, #8]
 800d37a:	60fb      	str	r3, [r7, #12]
 800d37c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d37e:	2b00      	cmp	r3, #0
 800d380:	db00      	blt.n	800d384 <__ieee754_rem_pio2+0x1e4>
 800d382:	e74a      	b.n	800d21a <__ieee754_rem_pio2+0x7a>
 800d384:	2280      	movs	r2, #128	; 0x80
 800d386:	0612      	lsls	r2, r2, #24
 800d388:	4694      	mov	ip, r2
 800d38a:	9b02      	ldr	r3, [sp, #8]
 800d38c:	1889      	adds	r1, r1, r2
 800d38e:	4463      	add	r3, ip
 800d390:	607b      	str	r3, [r7, #4]
 800d392:	60b8      	str	r0, [r7, #8]
 800d394:	60f9      	str	r1, [r7, #12]
 800d396:	e776      	b.n	800d286 <__ieee754_rem_pio2+0xe6>
 800d398:	22d3      	movs	r2, #211	; 0xd3
 800d39a:	9806      	ldr	r0, [sp, #24]
 800d39c:	9907      	ldr	r1, [sp, #28]
 800d39e:	4b3f      	ldr	r3, [pc, #252]	; (800d49c <__ieee754_rem_pio2+0x2fc>)
 800d3a0:	0552      	lsls	r2, r2, #21
 800d3a2:	f7f3 ffd3 	bl	800134c <__aeabi_dmul>
 800d3a6:	0004      	movs	r4, r0
 800d3a8:	000d      	movs	r5, r1
 800d3aa:	0002      	movs	r2, r0
 800d3ac:	000b      	movs	r3, r1
 800d3ae:	9804      	ldr	r0, [sp, #16]
 800d3b0:	9905      	ldr	r1, [sp, #20]
 800d3b2:	f7f4 fa37 	bl	8001824 <__aeabi_dsub>
 800d3b6:	0002      	movs	r2, r0
 800d3b8:	000b      	movs	r3, r1
 800d3ba:	9002      	str	r0, [sp, #8]
 800d3bc:	9103      	str	r1, [sp, #12]
 800d3be:	9804      	ldr	r0, [sp, #16]
 800d3c0:	9905      	ldr	r1, [sp, #20]
 800d3c2:	f7f4 fa2f 	bl	8001824 <__aeabi_dsub>
 800d3c6:	0022      	movs	r2, r4
 800d3c8:	002b      	movs	r3, r5
 800d3ca:	f7f4 fa2b 	bl	8001824 <__aeabi_dsub>
 800d3ce:	0004      	movs	r4, r0
 800d3d0:	000d      	movs	r5, r1
 800d3d2:	9806      	ldr	r0, [sp, #24]
 800d3d4:	9907      	ldr	r1, [sp, #28]
 800d3d6:	4a32      	ldr	r2, [pc, #200]	; (800d4a0 <__ieee754_rem_pio2+0x300>)
 800d3d8:	4b32      	ldr	r3, [pc, #200]	; (800d4a4 <__ieee754_rem_pio2+0x304>)
 800d3da:	f7f3 ffb7 	bl	800134c <__aeabi_dmul>
 800d3de:	0022      	movs	r2, r4
 800d3e0:	002b      	movs	r3, r5
 800d3e2:	f7f4 fa1f 	bl	8001824 <__aeabi_dsub>
 800d3e6:	0002      	movs	r2, r0
 800d3e8:	000b      	movs	r3, r1
 800d3ea:	0004      	movs	r4, r0
 800d3ec:	000d      	movs	r5, r1
 800d3ee:	9802      	ldr	r0, [sp, #8]
 800d3f0:	9903      	ldr	r1, [sp, #12]
 800d3f2:	f7f4 fa17 	bl	8001824 <__aeabi_dsub>
 800d3f6:	9a08      	ldr	r2, [sp, #32]
 800d3f8:	004b      	lsls	r3, r1, #1
 800d3fa:	0d5b      	lsrs	r3, r3, #21
 800d3fc:	1ad3      	subs	r3, r2, r3
 800d3fe:	2b31      	cmp	r3, #49	; 0x31
 800d400:	dc08      	bgt.n	800d414 <__ieee754_rem_pio2+0x274>
 800d402:	0002      	movs	r2, r0
 800d404:	000b      	movs	r3, r1
 800d406:	603a      	str	r2, [r7, #0]
 800d408:	607b      	str	r3, [r7, #4]
 800d40a:	9a02      	ldr	r2, [sp, #8]
 800d40c:	9b03      	ldr	r3, [sp, #12]
 800d40e:	9204      	str	r2, [sp, #16]
 800d410:	9305      	str	r3, [sp, #20]
 800d412:	e7a3      	b.n	800d35c <__ieee754_rem_pio2+0x1bc>
 800d414:	22b8      	movs	r2, #184	; 0xb8
 800d416:	9806      	ldr	r0, [sp, #24]
 800d418:	9907      	ldr	r1, [sp, #28]
 800d41a:	4b22      	ldr	r3, [pc, #136]	; (800d4a4 <__ieee754_rem_pio2+0x304>)
 800d41c:	0592      	lsls	r2, r2, #22
 800d41e:	f7f3 ff95 	bl	800134c <__aeabi_dmul>
 800d422:	0004      	movs	r4, r0
 800d424:	000d      	movs	r5, r1
 800d426:	0002      	movs	r2, r0
 800d428:	000b      	movs	r3, r1
 800d42a:	9802      	ldr	r0, [sp, #8]
 800d42c:	9903      	ldr	r1, [sp, #12]
 800d42e:	f7f4 f9f9 	bl	8001824 <__aeabi_dsub>
 800d432:	0002      	movs	r2, r0
 800d434:	000b      	movs	r3, r1
 800d436:	9004      	str	r0, [sp, #16]
 800d438:	9105      	str	r1, [sp, #20]
 800d43a:	9802      	ldr	r0, [sp, #8]
 800d43c:	9903      	ldr	r1, [sp, #12]
 800d43e:	f7f4 f9f1 	bl	8001824 <__aeabi_dsub>
 800d442:	0022      	movs	r2, r4
 800d444:	002b      	movs	r3, r5
 800d446:	f7f4 f9ed 	bl	8001824 <__aeabi_dsub>
 800d44a:	0004      	movs	r4, r0
 800d44c:	000d      	movs	r5, r1
 800d44e:	9806      	ldr	r0, [sp, #24]
 800d450:	9907      	ldr	r1, [sp, #28]
 800d452:	4a1a      	ldr	r2, [pc, #104]	; (800d4bc <__ieee754_rem_pio2+0x31c>)
 800d454:	4b1a      	ldr	r3, [pc, #104]	; (800d4c0 <__ieee754_rem_pio2+0x320>)
 800d456:	f7f3 ff79 	bl	800134c <__aeabi_dmul>
 800d45a:	0022      	movs	r2, r4
 800d45c:	002b      	movs	r3, r5
 800d45e:	f7f4 f9e1 	bl	8001824 <__aeabi_dsub>
 800d462:	0004      	movs	r4, r0
 800d464:	000d      	movs	r5, r1
 800d466:	e75d      	b.n	800d324 <__ieee754_rem_pio2+0x184>
 800d468:	4b16      	ldr	r3, [pc, #88]	; (800d4c4 <__ieee754_rem_pio2+0x324>)
 800d46a:	9a02      	ldr	r2, [sp, #8]
 800d46c:	429a      	cmp	r2, r3
 800d46e:	dd2b      	ble.n	800d4c8 <__ieee754_rem_pio2+0x328>
 800d470:	0022      	movs	r2, r4
 800d472:	002b      	movs	r3, r5
 800d474:	0020      	movs	r0, r4
 800d476:	0029      	movs	r1, r5
 800d478:	f7f4 f9d4 	bl	8001824 <__aeabi_dsub>
 800d47c:	60b8      	str	r0, [r7, #8]
 800d47e:	60f9      	str	r1, [r7, #12]
 800d480:	6038      	str	r0, [r7, #0]
 800d482:	6079      	str	r1, [r7, #4]
 800d484:	e6a1      	b.n	800d1ca <__ieee754_rem_pio2+0x2a>
 800d486:	46c0      	nop			; (mov r8, r8)
 800d488:	3fe921fb 	.word	0x3fe921fb
 800d48c:	4002d97b 	.word	0x4002d97b
 800d490:	3ff921fb 	.word	0x3ff921fb
 800d494:	54400000 	.word	0x54400000
 800d498:	1a626331 	.word	0x1a626331
 800d49c:	3dd0b461 	.word	0x3dd0b461
 800d4a0:	2e037073 	.word	0x2e037073
 800d4a4:	3ba3198a 	.word	0x3ba3198a
 800d4a8:	413921fb 	.word	0x413921fb
 800d4ac:	6dc9c883 	.word	0x6dc9c883
 800d4b0:	3fe45f30 	.word	0x3fe45f30
 800d4b4:	3fe00000 	.word	0x3fe00000
 800d4b8:	0800e2c0 	.word	0x0800e2c0
 800d4bc:	252049c1 	.word	0x252049c1
 800d4c0:	397b839a 	.word	0x397b839a
 800d4c4:	7fefffff 	.word	0x7fefffff
 800d4c8:	9a02      	ldr	r2, [sp, #8]
 800d4ca:	0020      	movs	r0, r4
 800d4cc:	1516      	asrs	r6, r2, #20
 800d4ce:	4a27      	ldr	r2, [pc, #156]	; (800d56c <__ieee754_rem_pio2+0x3cc>)
 800d4d0:	18b6      	adds	r6, r6, r2
 800d4d2:	9a02      	ldr	r2, [sp, #8]
 800d4d4:	0533      	lsls	r3, r6, #20
 800d4d6:	1ad5      	subs	r5, r2, r3
 800d4d8:	0029      	movs	r1, r5
 800d4da:	f7f4 fd35 	bl	8001f48 <__aeabi_d2iz>
 800d4de:	f7f4 fd69 	bl	8001fb4 <__aeabi_i2d>
 800d4e2:	0002      	movs	r2, r0
 800d4e4:	000b      	movs	r3, r1
 800d4e6:	0020      	movs	r0, r4
 800d4e8:	0029      	movs	r1, r5
 800d4ea:	920a      	str	r2, [sp, #40]	; 0x28
 800d4ec:	930b      	str	r3, [sp, #44]	; 0x2c
 800d4ee:	f7f4 f999 	bl	8001824 <__aeabi_dsub>
 800d4f2:	2200      	movs	r2, #0
 800d4f4:	4b1e      	ldr	r3, [pc, #120]	; (800d570 <__ieee754_rem_pio2+0x3d0>)
 800d4f6:	f7f3 ff29 	bl	800134c <__aeabi_dmul>
 800d4fa:	000d      	movs	r5, r1
 800d4fc:	0004      	movs	r4, r0
 800d4fe:	f7f4 fd23 	bl	8001f48 <__aeabi_d2iz>
 800d502:	f7f4 fd57 	bl	8001fb4 <__aeabi_i2d>
 800d506:	0002      	movs	r2, r0
 800d508:	000b      	movs	r3, r1
 800d50a:	0020      	movs	r0, r4
 800d50c:	0029      	movs	r1, r5
 800d50e:	920c      	str	r2, [sp, #48]	; 0x30
 800d510:	930d      	str	r3, [sp, #52]	; 0x34
 800d512:	f7f4 f987 	bl	8001824 <__aeabi_dsub>
 800d516:	2200      	movs	r2, #0
 800d518:	4b15      	ldr	r3, [pc, #84]	; (800d570 <__ieee754_rem_pio2+0x3d0>)
 800d51a:	f7f3 ff17 	bl	800134c <__aeabi_dmul>
 800d51e:	2503      	movs	r5, #3
 800d520:	900e      	str	r0, [sp, #56]	; 0x38
 800d522:	910f      	str	r1, [sp, #60]	; 0x3c
 800d524:	ac0a      	add	r4, sp, #40	; 0x28
 800d526:	2200      	movs	r2, #0
 800d528:	6920      	ldr	r0, [r4, #16]
 800d52a:	6961      	ldr	r1, [r4, #20]
 800d52c:	2300      	movs	r3, #0
 800d52e:	9502      	str	r5, [sp, #8]
 800d530:	3c08      	subs	r4, #8
 800d532:	3d01      	subs	r5, #1
 800d534:	f7f2 ff6c 	bl	8000410 <__aeabi_dcmpeq>
 800d538:	2800      	cmp	r0, #0
 800d53a:	d1f4      	bne.n	800d526 <__ieee754_rem_pio2+0x386>
 800d53c:	4b0d      	ldr	r3, [pc, #52]	; (800d574 <__ieee754_rem_pio2+0x3d4>)
 800d53e:	0032      	movs	r2, r6
 800d540:	9301      	str	r3, [sp, #4]
 800d542:	2302      	movs	r3, #2
 800d544:	0039      	movs	r1, r7
 800d546:	9300      	str	r3, [sp, #0]
 800d548:	a80a      	add	r0, sp, #40	; 0x28
 800d54a:	9b02      	ldr	r3, [sp, #8]
 800d54c:	f000 f8d4 	bl	800d6f8 <__kernel_rem_pio2>
 800d550:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d552:	0006      	movs	r6, r0
 800d554:	2b00      	cmp	r3, #0
 800d556:	db00      	blt.n	800d55a <__ieee754_rem_pio2+0x3ba>
 800d558:	e65f      	b.n	800d21a <__ieee754_rem_pio2+0x7a>
 800d55a:	2280      	movs	r2, #128	; 0x80
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	0612      	lsls	r2, r2, #24
 800d560:	189b      	adds	r3, r3, r2
 800d562:	607b      	str	r3, [r7, #4]
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	189b      	adds	r3, r3, r2
 800d568:	60fb      	str	r3, [r7, #12]
 800d56a:	e68c      	b.n	800d286 <__ieee754_rem_pio2+0xe6>
 800d56c:	fffffbea 	.word	0xfffffbea
 800d570:	41700000 	.word	0x41700000
 800d574:	0800e340 	.word	0x0800e340

0800d578 <__kernel_cos>:
 800d578:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d57a:	b087      	sub	sp, #28
 800d57c:	9204      	str	r2, [sp, #16]
 800d57e:	9305      	str	r3, [sp, #20]
 800d580:	004b      	lsls	r3, r1, #1
 800d582:	085b      	lsrs	r3, r3, #1
 800d584:	9300      	str	r3, [sp, #0]
 800d586:	23f9      	movs	r3, #249	; 0xf9
 800d588:	9a00      	ldr	r2, [sp, #0]
 800d58a:	0007      	movs	r7, r0
 800d58c:	000e      	movs	r6, r1
 800d58e:	059b      	lsls	r3, r3, #22
 800d590:	429a      	cmp	r2, r3
 800d592:	da04      	bge.n	800d59e <__kernel_cos+0x26>
 800d594:	f7f4 fcd8 	bl	8001f48 <__aeabi_d2iz>
 800d598:	2800      	cmp	r0, #0
 800d59a:	d100      	bne.n	800d59e <__kernel_cos+0x26>
 800d59c:	e084      	b.n	800d6a8 <__kernel_cos+0x130>
 800d59e:	003a      	movs	r2, r7
 800d5a0:	0033      	movs	r3, r6
 800d5a2:	0038      	movs	r0, r7
 800d5a4:	0031      	movs	r1, r6
 800d5a6:	f7f3 fed1 	bl	800134c <__aeabi_dmul>
 800d5aa:	2200      	movs	r2, #0
 800d5ac:	4b40      	ldr	r3, [pc, #256]	; (800d6b0 <__kernel_cos+0x138>)
 800d5ae:	0004      	movs	r4, r0
 800d5b0:	000d      	movs	r5, r1
 800d5b2:	f7f3 fecb 	bl	800134c <__aeabi_dmul>
 800d5b6:	4a3f      	ldr	r2, [pc, #252]	; (800d6b4 <__kernel_cos+0x13c>)
 800d5b8:	9002      	str	r0, [sp, #8]
 800d5ba:	9103      	str	r1, [sp, #12]
 800d5bc:	4b3e      	ldr	r3, [pc, #248]	; (800d6b8 <__kernel_cos+0x140>)
 800d5be:	0020      	movs	r0, r4
 800d5c0:	0029      	movs	r1, r5
 800d5c2:	f7f3 fec3 	bl	800134c <__aeabi_dmul>
 800d5c6:	4a3d      	ldr	r2, [pc, #244]	; (800d6bc <__kernel_cos+0x144>)
 800d5c8:	4b3d      	ldr	r3, [pc, #244]	; (800d6c0 <__kernel_cos+0x148>)
 800d5ca:	f7f2 ff4f 	bl	800046c <__aeabi_dadd>
 800d5ce:	0022      	movs	r2, r4
 800d5d0:	002b      	movs	r3, r5
 800d5d2:	f7f3 febb 	bl	800134c <__aeabi_dmul>
 800d5d6:	4a3b      	ldr	r2, [pc, #236]	; (800d6c4 <__kernel_cos+0x14c>)
 800d5d8:	4b3b      	ldr	r3, [pc, #236]	; (800d6c8 <__kernel_cos+0x150>)
 800d5da:	f7f4 f923 	bl	8001824 <__aeabi_dsub>
 800d5de:	0022      	movs	r2, r4
 800d5e0:	002b      	movs	r3, r5
 800d5e2:	f7f3 feb3 	bl	800134c <__aeabi_dmul>
 800d5e6:	4a39      	ldr	r2, [pc, #228]	; (800d6cc <__kernel_cos+0x154>)
 800d5e8:	4b39      	ldr	r3, [pc, #228]	; (800d6d0 <__kernel_cos+0x158>)
 800d5ea:	f7f2 ff3f 	bl	800046c <__aeabi_dadd>
 800d5ee:	0022      	movs	r2, r4
 800d5f0:	002b      	movs	r3, r5
 800d5f2:	f7f3 feab 	bl	800134c <__aeabi_dmul>
 800d5f6:	4a37      	ldr	r2, [pc, #220]	; (800d6d4 <__kernel_cos+0x15c>)
 800d5f8:	4b37      	ldr	r3, [pc, #220]	; (800d6d8 <__kernel_cos+0x160>)
 800d5fa:	f7f4 f913 	bl	8001824 <__aeabi_dsub>
 800d5fe:	0022      	movs	r2, r4
 800d600:	002b      	movs	r3, r5
 800d602:	f7f3 fea3 	bl	800134c <__aeabi_dmul>
 800d606:	4a35      	ldr	r2, [pc, #212]	; (800d6dc <__kernel_cos+0x164>)
 800d608:	4b35      	ldr	r3, [pc, #212]	; (800d6e0 <__kernel_cos+0x168>)
 800d60a:	f7f2 ff2f 	bl	800046c <__aeabi_dadd>
 800d60e:	0022      	movs	r2, r4
 800d610:	002b      	movs	r3, r5
 800d612:	f7f3 fe9b 	bl	800134c <__aeabi_dmul>
 800d616:	0022      	movs	r2, r4
 800d618:	002b      	movs	r3, r5
 800d61a:	f7f3 fe97 	bl	800134c <__aeabi_dmul>
 800d61e:	9a04      	ldr	r2, [sp, #16]
 800d620:	9b05      	ldr	r3, [sp, #20]
 800d622:	0004      	movs	r4, r0
 800d624:	000d      	movs	r5, r1
 800d626:	0038      	movs	r0, r7
 800d628:	0031      	movs	r1, r6
 800d62a:	f7f3 fe8f 	bl	800134c <__aeabi_dmul>
 800d62e:	0002      	movs	r2, r0
 800d630:	000b      	movs	r3, r1
 800d632:	0020      	movs	r0, r4
 800d634:	0029      	movs	r1, r5
 800d636:	f7f4 f8f5 	bl	8001824 <__aeabi_dsub>
 800d63a:	4b2a      	ldr	r3, [pc, #168]	; (800d6e4 <__kernel_cos+0x16c>)
 800d63c:	9a00      	ldr	r2, [sp, #0]
 800d63e:	0004      	movs	r4, r0
 800d640:	000d      	movs	r5, r1
 800d642:	429a      	cmp	r2, r3
 800d644:	dc0d      	bgt.n	800d662 <__kernel_cos+0xea>
 800d646:	0002      	movs	r2, r0
 800d648:	000b      	movs	r3, r1
 800d64a:	9802      	ldr	r0, [sp, #8]
 800d64c:	9903      	ldr	r1, [sp, #12]
 800d64e:	f7f4 f8e9 	bl	8001824 <__aeabi_dsub>
 800d652:	0002      	movs	r2, r0
 800d654:	2000      	movs	r0, #0
 800d656:	000b      	movs	r3, r1
 800d658:	4923      	ldr	r1, [pc, #140]	; (800d6e8 <__kernel_cos+0x170>)
 800d65a:	f7f4 f8e3 	bl	8001824 <__aeabi_dsub>
 800d65e:	b007      	add	sp, #28
 800d660:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d662:	4b22      	ldr	r3, [pc, #136]	; (800d6ec <__kernel_cos+0x174>)
 800d664:	9a00      	ldr	r2, [sp, #0]
 800d666:	2600      	movs	r6, #0
 800d668:	429a      	cmp	r2, r3
 800d66a:	dc1b      	bgt.n	800d6a4 <__kernel_cos+0x12c>
 800d66c:	0013      	movs	r3, r2
 800d66e:	4a20      	ldr	r2, [pc, #128]	; (800d6f0 <__kernel_cos+0x178>)
 800d670:	4694      	mov	ip, r2
 800d672:	4463      	add	r3, ip
 800d674:	001f      	movs	r7, r3
 800d676:	0032      	movs	r2, r6
 800d678:	003b      	movs	r3, r7
 800d67a:	2000      	movs	r0, #0
 800d67c:	491a      	ldr	r1, [pc, #104]	; (800d6e8 <__kernel_cos+0x170>)
 800d67e:	f7f4 f8d1 	bl	8001824 <__aeabi_dsub>
 800d682:	0032      	movs	r2, r6
 800d684:	003b      	movs	r3, r7
 800d686:	9000      	str	r0, [sp, #0]
 800d688:	9101      	str	r1, [sp, #4]
 800d68a:	9802      	ldr	r0, [sp, #8]
 800d68c:	9903      	ldr	r1, [sp, #12]
 800d68e:	f7f4 f8c9 	bl	8001824 <__aeabi_dsub>
 800d692:	0022      	movs	r2, r4
 800d694:	002b      	movs	r3, r5
 800d696:	f7f4 f8c5 	bl	8001824 <__aeabi_dsub>
 800d69a:	0002      	movs	r2, r0
 800d69c:	000b      	movs	r3, r1
 800d69e:	9800      	ldr	r0, [sp, #0]
 800d6a0:	9901      	ldr	r1, [sp, #4]
 800d6a2:	e7da      	b.n	800d65a <__kernel_cos+0xe2>
 800d6a4:	4f13      	ldr	r7, [pc, #76]	; (800d6f4 <__kernel_cos+0x17c>)
 800d6a6:	e7e6      	b.n	800d676 <__kernel_cos+0xfe>
 800d6a8:	2000      	movs	r0, #0
 800d6aa:	490f      	ldr	r1, [pc, #60]	; (800d6e8 <__kernel_cos+0x170>)
 800d6ac:	e7d7      	b.n	800d65e <__kernel_cos+0xe6>
 800d6ae:	46c0      	nop			; (mov r8, r8)
 800d6b0:	3fe00000 	.word	0x3fe00000
 800d6b4:	be8838d4 	.word	0xbe8838d4
 800d6b8:	bda8fae9 	.word	0xbda8fae9
 800d6bc:	bdb4b1c4 	.word	0xbdb4b1c4
 800d6c0:	3e21ee9e 	.word	0x3e21ee9e
 800d6c4:	809c52ad 	.word	0x809c52ad
 800d6c8:	3e927e4f 	.word	0x3e927e4f
 800d6cc:	19cb1590 	.word	0x19cb1590
 800d6d0:	3efa01a0 	.word	0x3efa01a0
 800d6d4:	16c15177 	.word	0x16c15177
 800d6d8:	3f56c16c 	.word	0x3f56c16c
 800d6dc:	5555554c 	.word	0x5555554c
 800d6e0:	3fa55555 	.word	0x3fa55555
 800d6e4:	3fd33332 	.word	0x3fd33332
 800d6e8:	3ff00000 	.word	0x3ff00000
 800d6ec:	3fe90000 	.word	0x3fe90000
 800d6f0:	ffe00000 	.word	0xffe00000
 800d6f4:	3fd20000 	.word	0x3fd20000

0800d6f8 <__kernel_rem_pio2>:
 800d6f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d6fa:	4cd0      	ldr	r4, [pc, #832]	; (800da3c <__kernel_rem_pio2+0x344>)
 800d6fc:	44a5      	add	sp, r4
 800d6fe:	930d      	str	r3, [sp, #52]	; 0x34
 800d700:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800d702:	0014      	movs	r4, r2
 800d704:	009a      	lsls	r2, r3, #2
 800d706:	4bce      	ldr	r3, [pc, #824]	; (800da40 <__kernel_rem_pio2+0x348>)
 800d708:	900e      	str	r0, [sp, #56]	; 0x38
 800d70a:	58d3      	ldr	r3, [r2, r3]
 800d70c:	9107      	str	r1, [sp, #28]
 800d70e:	9308      	str	r3, [sp, #32]
 800d710:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d712:	3b01      	subs	r3, #1
 800d714:	930c      	str	r3, [sp, #48]	; 0x30
 800d716:	2300      	movs	r3, #0
 800d718:	9300      	str	r3, [sp, #0]
 800d71a:	0023      	movs	r3, r4
 800d71c:	3314      	adds	r3, #20
 800d71e:	db04      	blt.n	800d72a <__kernel_rem_pio2+0x32>
 800d720:	2118      	movs	r1, #24
 800d722:	1ee0      	subs	r0, r4, #3
 800d724:	f7f2 fd78 	bl	8000218 <__divsi3>
 800d728:	9000      	str	r0, [sp, #0]
 800d72a:	2218      	movs	r2, #24
 800d72c:	9b00      	ldr	r3, [sp, #0]
 800d72e:	4252      	negs	r2, r2
 800d730:	3301      	adds	r3, #1
 800d732:	435a      	muls	r2, r3
 800d734:	1913      	adds	r3, r2, r4
 800d736:	9302      	str	r3, [sp, #8]
 800d738:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d73a:	9b00      	ldr	r3, [sp, #0]
 800d73c:	ae26      	add	r6, sp, #152	; 0x98
 800d73e:	1a9d      	subs	r5, r3, r2
 800d740:	002c      	movs	r4, r5
 800d742:	9b08      	ldr	r3, [sp, #32]
 800d744:	189f      	adds	r7, r3, r2
 800d746:	1b63      	subs	r3, r4, r5
 800d748:	429f      	cmp	r7, r3
 800d74a:	da17      	bge.n	800d77c <__kernel_rem_pio2+0x84>
 800d74c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d74e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d750:	9304      	str	r3, [sp, #16]
 800d752:	ab76      	add	r3, sp, #472	; 0x1d8
 800d754:	930a      	str	r3, [sp, #40]	; 0x28
 800d756:	2301      	movs	r3, #1
 800d758:	1a9b      	subs	r3, r3, r2
 800d75a:	930b      	str	r3, [sp, #44]	; 0x2c
 800d75c:	ab28      	add	r3, sp, #160	; 0xa0
 800d75e:	930f      	str	r3, [sp, #60]	; 0x3c
 800d760:	9a04      	ldr	r2, [sp, #16]
 800d762:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d764:	189b      	adds	r3, r3, r2
 800d766:	9a08      	ldr	r2, [sp, #32]
 800d768:	429a      	cmp	r2, r3
 800d76a:	db31      	blt.n	800d7d0 <__kernel_rem_pio2+0xd8>
 800d76c:	9b04      	ldr	r3, [sp, #16]
 800d76e:	2400      	movs	r4, #0
 800d770:	00de      	lsls	r6, r3, #3
 800d772:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d774:	2500      	movs	r5, #0
 800d776:	2700      	movs	r7, #0
 800d778:	199e      	adds	r6, r3, r6
 800d77a:	e01e      	b.n	800d7ba <__kernel_rem_pio2+0xc2>
 800d77c:	2c00      	cmp	r4, #0
 800d77e:	db07      	blt.n	800d790 <__kernel_rem_pio2+0x98>
 800d780:	9aa5      	ldr	r2, [sp, #660]	; 0x294
 800d782:	00a3      	lsls	r3, r4, #2
 800d784:	58d0      	ldr	r0, [r2, r3]
 800d786:	f7f4 fc15 	bl	8001fb4 <__aeabi_i2d>
 800d78a:	c603      	stmia	r6!, {r0, r1}
 800d78c:	3401      	adds	r4, #1
 800d78e:	e7da      	b.n	800d746 <__kernel_rem_pio2+0x4e>
 800d790:	2000      	movs	r0, #0
 800d792:	2100      	movs	r1, #0
 800d794:	e7f9      	b.n	800d78a <__kernel_rem_pio2+0x92>
 800d796:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d798:	00f9      	lsls	r1, r7, #3
 800d79a:	1859      	adds	r1, r3, r1
 800d79c:	6808      	ldr	r0, [r1, #0]
 800d79e:	6849      	ldr	r1, [r1, #4]
 800d7a0:	6832      	ldr	r2, [r6, #0]
 800d7a2:	6873      	ldr	r3, [r6, #4]
 800d7a4:	f7f3 fdd2 	bl	800134c <__aeabi_dmul>
 800d7a8:	0002      	movs	r2, r0
 800d7aa:	000b      	movs	r3, r1
 800d7ac:	0020      	movs	r0, r4
 800d7ae:	0029      	movs	r1, r5
 800d7b0:	f7f2 fe5c 	bl	800046c <__aeabi_dadd>
 800d7b4:	0004      	movs	r4, r0
 800d7b6:	000d      	movs	r5, r1
 800d7b8:	3701      	adds	r7, #1
 800d7ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d7bc:	3e08      	subs	r6, #8
 800d7be:	429f      	cmp	r7, r3
 800d7c0:	dde9      	ble.n	800d796 <__kernel_rem_pio2+0x9e>
 800d7c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d7c4:	c330      	stmia	r3!, {r4, r5}
 800d7c6:	930a      	str	r3, [sp, #40]	; 0x28
 800d7c8:	9b04      	ldr	r3, [sp, #16]
 800d7ca:	3301      	adds	r3, #1
 800d7cc:	9304      	str	r3, [sp, #16]
 800d7ce:	e7c7      	b.n	800d760 <__kernel_rem_pio2+0x68>
 800d7d0:	9b08      	ldr	r3, [sp, #32]
 800d7d2:	aa12      	add	r2, sp, #72	; 0x48
 800d7d4:	009b      	lsls	r3, r3, #2
 800d7d6:	189b      	adds	r3, r3, r2
 800d7d8:	9310      	str	r3, [sp, #64]	; 0x40
 800d7da:	9b00      	ldr	r3, [sp, #0]
 800d7dc:	0098      	lsls	r0, r3, #2
 800d7de:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800d7e0:	181b      	adds	r3, r3, r0
 800d7e2:	930f      	str	r3, [sp, #60]	; 0x3c
 800d7e4:	9b08      	ldr	r3, [sp, #32]
 800d7e6:	9304      	str	r3, [sp, #16]
 800d7e8:	9b04      	ldr	r3, [sp, #16]
 800d7ea:	aa76      	add	r2, sp, #472	; 0x1d8
 800d7ec:	00db      	lsls	r3, r3, #3
 800d7ee:	18d3      	adds	r3, r2, r3
 800d7f0:	681c      	ldr	r4, [r3, #0]
 800d7f2:	685d      	ldr	r5, [r3, #4]
 800d7f4:	ab12      	add	r3, sp, #72	; 0x48
 800d7f6:	9300      	str	r3, [sp, #0]
 800d7f8:	930b      	str	r3, [sp, #44]	; 0x2c
 800d7fa:	9b04      	ldr	r3, [sp, #16]
 800d7fc:	9211      	str	r2, [sp, #68]	; 0x44
 800d7fe:	930a      	str	r3, [sp, #40]	; 0x28
 800d800:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d802:	2b00      	cmp	r3, #0
 800d804:	dc74      	bgt.n	800d8f0 <__kernel_rem_pio2+0x1f8>
 800d806:	0020      	movs	r0, r4
 800d808:	0029      	movs	r1, r5
 800d80a:	9a02      	ldr	r2, [sp, #8]
 800d80c:	f000 fc24 	bl	800e058 <scalbn>
 800d810:	23ff      	movs	r3, #255	; 0xff
 800d812:	2200      	movs	r2, #0
 800d814:	059b      	lsls	r3, r3, #22
 800d816:	0004      	movs	r4, r0
 800d818:	000d      	movs	r5, r1
 800d81a:	f7f3 fd97 	bl	800134c <__aeabi_dmul>
 800d81e:	f000 fb91 	bl	800df44 <floor>
 800d822:	2200      	movs	r2, #0
 800d824:	4b87      	ldr	r3, [pc, #540]	; (800da44 <__kernel_rem_pio2+0x34c>)
 800d826:	f7f3 fd91 	bl	800134c <__aeabi_dmul>
 800d82a:	0002      	movs	r2, r0
 800d82c:	000b      	movs	r3, r1
 800d82e:	0020      	movs	r0, r4
 800d830:	0029      	movs	r1, r5
 800d832:	f7f3 fff7 	bl	8001824 <__aeabi_dsub>
 800d836:	000d      	movs	r5, r1
 800d838:	0004      	movs	r4, r0
 800d83a:	f7f4 fb85 	bl	8001f48 <__aeabi_d2iz>
 800d83e:	900b      	str	r0, [sp, #44]	; 0x2c
 800d840:	f7f4 fbb8 	bl	8001fb4 <__aeabi_i2d>
 800d844:	000b      	movs	r3, r1
 800d846:	0002      	movs	r2, r0
 800d848:	0029      	movs	r1, r5
 800d84a:	0020      	movs	r0, r4
 800d84c:	f7f3 ffea 	bl	8001824 <__aeabi_dsub>
 800d850:	9b02      	ldr	r3, [sp, #8]
 800d852:	0006      	movs	r6, r0
 800d854:	000f      	movs	r7, r1
 800d856:	2b00      	cmp	r3, #0
 800d858:	dd74      	ble.n	800d944 <__kernel_rem_pio2+0x24c>
 800d85a:	2118      	movs	r1, #24
 800d85c:	9b04      	ldr	r3, [sp, #16]
 800d85e:	aa12      	add	r2, sp, #72	; 0x48
 800d860:	3b01      	subs	r3, #1
 800d862:	009b      	lsls	r3, r3, #2
 800d864:	589a      	ldr	r2, [r3, r2]
 800d866:	9802      	ldr	r0, [sp, #8]
 800d868:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800d86a:	1a09      	subs	r1, r1, r0
 800d86c:	0010      	movs	r0, r2
 800d86e:	4108      	asrs	r0, r1
 800d870:	1824      	adds	r4, r4, r0
 800d872:	4088      	lsls	r0, r1
 800d874:	a912      	add	r1, sp, #72	; 0x48
 800d876:	1a12      	subs	r2, r2, r0
 800d878:	505a      	str	r2, [r3, r1]
 800d87a:	2317      	movs	r3, #23
 800d87c:	9902      	ldr	r1, [sp, #8]
 800d87e:	940b      	str	r4, [sp, #44]	; 0x2c
 800d880:	1a5b      	subs	r3, r3, r1
 800d882:	411a      	asrs	r2, r3
 800d884:	920a      	str	r2, [sp, #40]	; 0x28
 800d886:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d888:	2b00      	cmp	r3, #0
 800d88a:	dd6d      	ble.n	800d968 <__kernel_rem_pio2+0x270>
 800d88c:	2200      	movs	r2, #0
 800d88e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d890:	2080      	movs	r0, #128	; 0x80
 800d892:	3301      	adds	r3, #1
 800d894:	930b      	str	r3, [sp, #44]	; 0x2c
 800d896:	4b6c      	ldr	r3, [pc, #432]	; (800da48 <__kernel_rem_pio2+0x350>)
 800d898:	0014      	movs	r4, r2
 800d89a:	469c      	mov	ip, r3
 800d89c:	2501      	movs	r5, #1
 800d89e:	0440      	lsls	r0, r0, #17
 800d8a0:	9b04      	ldr	r3, [sp, #16]
 800d8a2:	4293      	cmp	r3, r2
 800d8a4:	dd00      	ble.n	800d8a8 <__kernel_rem_pio2+0x1b0>
 800d8a6:	e098      	b.n	800d9da <__kernel_rem_pio2+0x2e2>
 800d8a8:	9b02      	ldr	r3, [sp, #8]
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	dd05      	ble.n	800d8ba <__kernel_rem_pio2+0x1c2>
 800d8ae:	2b01      	cmp	r3, #1
 800d8b0:	d100      	bne.n	800d8b4 <__kernel_rem_pio2+0x1bc>
 800d8b2:	e0a8      	b.n	800da06 <__kernel_rem_pio2+0x30e>
 800d8b4:	2b02      	cmp	r3, #2
 800d8b6:	d100      	bne.n	800d8ba <__kernel_rem_pio2+0x1c2>
 800d8b8:	e0b0      	b.n	800da1c <__kernel_rem_pio2+0x324>
 800d8ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d8bc:	2b02      	cmp	r3, #2
 800d8be:	d153      	bne.n	800d968 <__kernel_rem_pio2+0x270>
 800d8c0:	0032      	movs	r2, r6
 800d8c2:	003b      	movs	r3, r7
 800d8c4:	2000      	movs	r0, #0
 800d8c6:	4961      	ldr	r1, [pc, #388]	; (800da4c <__kernel_rem_pio2+0x354>)
 800d8c8:	f7f3 ffac 	bl	8001824 <__aeabi_dsub>
 800d8cc:	0006      	movs	r6, r0
 800d8ce:	000f      	movs	r7, r1
 800d8d0:	2c00      	cmp	r4, #0
 800d8d2:	d049      	beq.n	800d968 <__kernel_rem_pio2+0x270>
 800d8d4:	9a02      	ldr	r2, [sp, #8]
 800d8d6:	2000      	movs	r0, #0
 800d8d8:	495c      	ldr	r1, [pc, #368]	; (800da4c <__kernel_rem_pio2+0x354>)
 800d8da:	f000 fbbd 	bl	800e058 <scalbn>
 800d8de:	0002      	movs	r2, r0
 800d8e0:	000b      	movs	r3, r1
 800d8e2:	0030      	movs	r0, r6
 800d8e4:	0039      	movs	r1, r7
 800d8e6:	f7f3 ff9d 	bl	8001824 <__aeabi_dsub>
 800d8ea:	0006      	movs	r6, r0
 800d8ec:	000f      	movs	r7, r1
 800d8ee:	e03b      	b.n	800d968 <__kernel_rem_pio2+0x270>
 800d8f0:	2200      	movs	r2, #0
 800d8f2:	4b57      	ldr	r3, [pc, #348]	; (800da50 <__kernel_rem_pio2+0x358>)
 800d8f4:	0020      	movs	r0, r4
 800d8f6:	0029      	movs	r1, r5
 800d8f8:	f7f3 fd28 	bl	800134c <__aeabi_dmul>
 800d8fc:	f7f4 fb24 	bl	8001f48 <__aeabi_d2iz>
 800d900:	f7f4 fb58 	bl	8001fb4 <__aeabi_i2d>
 800d904:	2200      	movs	r2, #0
 800d906:	4b53      	ldr	r3, [pc, #332]	; (800da54 <__kernel_rem_pio2+0x35c>)
 800d908:	0006      	movs	r6, r0
 800d90a:	000f      	movs	r7, r1
 800d90c:	f7f3 fd1e 	bl	800134c <__aeabi_dmul>
 800d910:	0002      	movs	r2, r0
 800d912:	000b      	movs	r3, r1
 800d914:	0020      	movs	r0, r4
 800d916:	0029      	movs	r1, r5
 800d918:	f7f3 ff84 	bl	8001824 <__aeabi_dsub>
 800d91c:	f7f4 fb14 	bl	8001f48 <__aeabi_d2iz>
 800d920:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d922:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d924:	c301      	stmia	r3!, {r0}
 800d926:	930b      	str	r3, [sp, #44]	; 0x2c
 800d928:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d92a:	0030      	movs	r0, r6
 800d92c:	3b01      	subs	r3, #1
 800d92e:	930a      	str	r3, [sp, #40]	; 0x28
 800d930:	00db      	lsls	r3, r3, #3
 800d932:	18d3      	adds	r3, r2, r3
 800d934:	0039      	movs	r1, r7
 800d936:	681a      	ldr	r2, [r3, #0]
 800d938:	685b      	ldr	r3, [r3, #4]
 800d93a:	f7f2 fd97 	bl	800046c <__aeabi_dadd>
 800d93e:	0004      	movs	r4, r0
 800d940:	000d      	movs	r5, r1
 800d942:	e75d      	b.n	800d800 <__kernel_rem_pio2+0x108>
 800d944:	9b02      	ldr	r3, [sp, #8]
 800d946:	2b00      	cmp	r3, #0
 800d948:	d107      	bne.n	800d95a <__kernel_rem_pio2+0x262>
 800d94a:	9b04      	ldr	r3, [sp, #16]
 800d94c:	aa12      	add	r2, sp, #72	; 0x48
 800d94e:	3b01      	subs	r3, #1
 800d950:	009b      	lsls	r3, r3, #2
 800d952:	5898      	ldr	r0, [r3, r2]
 800d954:	15c3      	asrs	r3, r0, #23
 800d956:	930a      	str	r3, [sp, #40]	; 0x28
 800d958:	e795      	b.n	800d886 <__kernel_rem_pio2+0x18e>
 800d95a:	2200      	movs	r2, #0
 800d95c:	4b3e      	ldr	r3, [pc, #248]	; (800da58 <__kernel_rem_pio2+0x360>)
 800d95e:	f7f2 fd7b 	bl	8000458 <__aeabi_dcmpge>
 800d962:	2800      	cmp	r0, #0
 800d964:	d136      	bne.n	800d9d4 <__kernel_rem_pio2+0x2dc>
 800d966:	900a      	str	r0, [sp, #40]	; 0x28
 800d968:	2200      	movs	r2, #0
 800d96a:	2300      	movs	r3, #0
 800d96c:	0030      	movs	r0, r6
 800d96e:	0039      	movs	r1, r7
 800d970:	f7f2 fd4e 	bl	8000410 <__aeabi_dcmpeq>
 800d974:	2800      	cmp	r0, #0
 800d976:	d100      	bne.n	800d97a <__kernel_rem_pio2+0x282>
 800d978:	e0b9      	b.n	800daee <__kernel_rem_pio2+0x3f6>
 800d97a:	2200      	movs	r2, #0
 800d97c:	9b04      	ldr	r3, [sp, #16]
 800d97e:	3b01      	subs	r3, #1
 800d980:	9300      	str	r3, [sp, #0]
 800d982:	9908      	ldr	r1, [sp, #32]
 800d984:	428b      	cmp	r3, r1
 800d986:	da52      	bge.n	800da2e <__kernel_rem_pio2+0x336>
 800d988:	2a00      	cmp	r2, #0
 800d98a:	d100      	bne.n	800d98e <__kernel_rem_pio2+0x296>
 800d98c:	e095      	b.n	800daba <__kernel_rem_pio2+0x3c2>
 800d98e:	9b02      	ldr	r3, [sp, #8]
 800d990:	aa12      	add	r2, sp, #72	; 0x48
 800d992:	3b18      	subs	r3, #24
 800d994:	9302      	str	r3, [sp, #8]
 800d996:	9b00      	ldr	r3, [sp, #0]
 800d998:	009b      	lsls	r3, r3, #2
 800d99a:	589b      	ldr	r3, [r3, r2]
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d100      	bne.n	800d9a2 <__kernel_rem_pio2+0x2aa>
 800d9a0:	e0a1      	b.n	800dae6 <__kernel_rem_pio2+0x3ee>
 800d9a2:	2000      	movs	r0, #0
 800d9a4:	9a02      	ldr	r2, [sp, #8]
 800d9a6:	4929      	ldr	r1, [pc, #164]	; (800da4c <__kernel_rem_pio2+0x354>)
 800d9a8:	f000 fb56 	bl	800e058 <scalbn>
 800d9ac:	0006      	movs	r6, r0
 800d9ae:	000f      	movs	r7, r1
 800d9b0:	9c00      	ldr	r4, [sp, #0]
 800d9b2:	2c00      	cmp	r4, #0
 800d9b4:	db00      	blt.n	800d9b8 <__kernel_rem_pio2+0x2c0>
 800d9b6:	e0d9      	b.n	800db6c <__kernel_rem_pio2+0x474>
 800d9b8:	2600      	movs	r6, #0
 800d9ba:	9d00      	ldr	r5, [sp, #0]
 800d9bc:	2d00      	cmp	r5, #0
 800d9be:	da00      	bge.n	800d9c2 <__kernel_rem_pio2+0x2ca>
 800d9c0:	e10c      	b.n	800dbdc <__kernel_rem_pio2+0x4e4>
 800d9c2:	ab76      	add	r3, sp, #472	; 0x1d8
 800d9c4:	00ef      	lsls	r7, r5, #3
 800d9c6:	2400      	movs	r4, #0
 800d9c8:	18ff      	adds	r7, r7, r3
 800d9ca:	2300      	movs	r3, #0
 800d9cc:	9302      	str	r3, [sp, #8]
 800d9ce:	9403      	str	r4, [sp, #12]
 800d9d0:	2400      	movs	r4, #0
 800d9d2:	e0f4      	b.n	800dbbe <__kernel_rem_pio2+0x4c6>
 800d9d4:	2302      	movs	r3, #2
 800d9d6:	930a      	str	r3, [sp, #40]	; 0x28
 800d9d8:	e758      	b.n	800d88c <__kernel_rem_pio2+0x194>
 800d9da:	9b00      	ldr	r3, [sp, #0]
 800d9dc:	681b      	ldr	r3, [r3, #0]
 800d9de:	2c00      	cmp	r4, #0
 800d9e0:	d10b      	bne.n	800d9fa <__kernel_rem_pio2+0x302>
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d003      	beq.n	800d9ee <__kernel_rem_pio2+0x2f6>
 800d9e6:	9c00      	ldr	r4, [sp, #0]
 800d9e8:	1ac3      	subs	r3, r0, r3
 800d9ea:	6023      	str	r3, [r4, #0]
 800d9ec:	002b      	movs	r3, r5
 800d9ee:	9c00      	ldr	r4, [sp, #0]
 800d9f0:	3201      	adds	r2, #1
 800d9f2:	3404      	adds	r4, #4
 800d9f4:	9400      	str	r4, [sp, #0]
 800d9f6:	001c      	movs	r4, r3
 800d9f8:	e752      	b.n	800d8a0 <__kernel_rem_pio2+0x1a8>
 800d9fa:	4661      	mov	r1, ip
 800d9fc:	1acb      	subs	r3, r1, r3
 800d9fe:	9900      	ldr	r1, [sp, #0]
 800da00:	600b      	str	r3, [r1, #0]
 800da02:	0023      	movs	r3, r4
 800da04:	e7f3      	b.n	800d9ee <__kernel_rem_pio2+0x2f6>
 800da06:	9b04      	ldr	r3, [sp, #16]
 800da08:	aa12      	add	r2, sp, #72	; 0x48
 800da0a:	3b01      	subs	r3, #1
 800da0c:	009b      	lsls	r3, r3, #2
 800da0e:	589a      	ldr	r2, [r3, r2]
 800da10:	9200      	str	r2, [sp, #0]
 800da12:	0252      	lsls	r2, r2, #9
 800da14:	0a52      	lsrs	r2, r2, #9
 800da16:	a912      	add	r1, sp, #72	; 0x48
 800da18:	505a      	str	r2, [r3, r1]
 800da1a:	e74e      	b.n	800d8ba <__kernel_rem_pio2+0x1c2>
 800da1c:	9b04      	ldr	r3, [sp, #16]
 800da1e:	aa12      	add	r2, sp, #72	; 0x48
 800da20:	3b01      	subs	r3, #1
 800da22:	009b      	lsls	r3, r3, #2
 800da24:	589a      	ldr	r2, [r3, r2]
 800da26:	9200      	str	r2, [sp, #0]
 800da28:	0292      	lsls	r2, r2, #10
 800da2a:	0a92      	lsrs	r2, r2, #10
 800da2c:	e7f3      	b.n	800da16 <__kernel_rem_pio2+0x31e>
 800da2e:	0099      	lsls	r1, r3, #2
 800da30:	a812      	add	r0, sp, #72	; 0x48
 800da32:	5809      	ldr	r1, [r1, r0]
 800da34:	3b01      	subs	r3, #1
 800da36:	430a      	orrs	r2, r1
 800da38:	e7a3      	b.n	800d982 <__kernel_rem_pio2+0x28a>
 800da3a:	46c0      	nop			; (mov r8, r8)
 800da3c:	fffffd84 	.word	0xfffffd84
 800da40:	0800e488 	.word	0x0800e488
 800da44:	40200000 	.word	0x40200000
 800da48:	00ffffff 	.word	0x00ffffff
 800da4c:	3ff00000 	.word	0x3ff00000
 800da50:	3e700000 	.word	0x3e700000
 800da54:	41700000 	.word	0x41700000
 800da58:	3fe00000 	.word	0x3fe00000
 800da5c:	3301      	adds	r3, #1
 800da5e:	9910      	ldr	r1, [sp, #64]	; 0x40
 800da60:	009a      	lsls	r2, r3, #2
 800da62:	4252      	negs	r2, r2
 800da64:	588a      	ldr	r2, [r1, r2]
 800da66:	2a00      	cmp	r2, #0
 800da68:	d0f8      	beq.n	800da5c <__kernel_rem_pio2+0x364>
 800da6a:	9a04      	ldr	r2, [sp, #16]
 800da6c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800da6e:	1c57      	adds	r7, r2, #1
 800da70:	1854      	adds	r4, r2, r1
 800da72:	00e4      	lsls	r4, r4, #3
 800da74:	aa26      	add	r2, sp, #152	; 0x98
 800da76:	1914      	adds	r4, r2, r4
 800da78:	9a04      	ldr	r2, [sp, #16]
 800da7a:	18d3      	adds	r3, r2, r3
 800da7c:	9304      	str	r3, [sp, #16]
 800da7e:	9b04      	ldr	r3, [sp, #16]
 800da80:	42bb      	cmp	r3, r7
 800da82:	da00      	bge.n	800da86 <__kernel_rem_pio2+0x38e>
 800da84:	e6b0      	b.n	800d7e8 <__kernel_rem_pio2+0xf0>
 800da86:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800da88:	00bb      	lsls	r3, r7, #2
 800da8a:	58d0      	ldr	r0, [r2, r3]
 800da8c:	f7f4 fa92 	bl	8001fb4 <__aeabi_i2d>
 800da90:	2200      	movs	r2, #0
 800da92:	2300      	movs	r3, #0
 800da94:	0026      	movs	r6, r4
 800da96:	2500      	movs	r5, #0
 800da98:	6020      	str	r0, [r4, #0]
 800da9a:	6061      	str	r1, [r4, #4]
 800da9c:	9200      	str	r2, [sp, #0]
 800da9e:	9301      	str	r3, [sp, #4]
 800daa0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800daa2:	429d      	cmp	r5, r3
 800daa4:	dd0b      	ble.n	800dabe <__kernel_rem_pio2+0x3c6>
 800daa6:	00fb      	lsls	r3, r7, #3
 800daa8:	aa76      	add	r2, sp, #472	; 0x1d8
 800daaa:	18d3      	adds	r3, r2, r3
 800daac:	3701      	adds	r7, #1
 800daae:	9900      	ldr	r1, [sp, #0]
 800dab0:	9a01      	ldr	r2, [sp, #4]
 800dab2:	3408      	adds	r4, #8
 800dab4:	6019      	str	r1, [r3, #0]
 800dab6:	605a      	str	r2, [r3, #4]
 800dab8:	e7e1      	b.n	800da7e <__kernel_rem_pio2+0x386>
 800daba:	2301      	movs	r3, #1
 800dabc:	e7cf      	b.n	800da5e <__kernel_rem_pio2+0x366>
 800dabe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dac0:	00e9      	lsls	r1, r5, #3
 800dac2:	1859      	adds	r1, r3, r1
 800dac4:	6808      	ldr	r0, [r1, #0]
 800dac6:	6849      	ldr	r1, [r1, #4]
 800dac8:	6832      	ldr	r2, [r6, #0]
 800daca:	6873      	ldr	r3, [r6, #4]
 800dacc:	f7f3 fc3e 	bl	800134c <__aeabi_dmul>
 800dad0:	0002      	movs	r2, r0
 800dad2:	000b      	movs	r3, r1
 800dad4:	9800      	ldr	r0, [sp, #0]
 800dad6:	9901      	ldr	r1, [sp, #4]
 800dad8:	f7f2 fcc8 	bl	800046c <__aeabi_dadd>
 800dadc:	3501      	adds	r5, #1
 800dade:	9000      	str	r0, [sp, #0]
 800dae0:	9101      	str	r1, [sp, #4]
 800dae2:	3e08      	subs	r6, #8
 800dae4:	e7dc      	b.n	800daa0 <__kernel_rem_pio2+0x3a8>
 800dae6:	9b00      	ldr	r3, [sp, #0]
 800dae8:	3b01      	subs	r3, #1
 800daea:	9300      	str	r3, [sp, #0]
 800daec:	e74f      	b.n	800d98e <__kernel_rem_pio2+0x296>
 800daee:	9b02      	ldr	r3, [sp, #8]
 800daf0:	0030      	movs	r0, r6
 800daf2:	425a      	negs	r2, r3
 800daf4:	0039      	movs	r1, r7
 800daf6:	f000 faaf 	bl	800e058 <scalbn>
 800dafa:	2200      	movs	r2, #0
 800dafc:	4bb6      	ldr	r3, [pc, #728]	; (800ddd8 <__kernel_rem_pio2+0x6e0>)
 800dafe:	0004      	movs	r4, r0
 800db00:	000d      	movs	r5, r1
 800db02:	f7f2 fca9 	bl	8000458 <__aeabi_dcmpge>
 800db06:	2800      	cmp	r0, #0
 800db08:	d025      	beq.n	800db56 <__kernel_rem_pio2+0x45e>
 800db0a:	2200      	movs	r2, #0
 800db0c:	4bb3      	ldr	r3, [pc, #716]	; (800dddc <__kernel_rem_pio2+0x6e4>)
 800db0e:	0020      	movs	r0, r4
 800db10:	0029      	movs	r1, r5
 800db12:	f7f3 fc1b 	bl	800134c <__aeabi_dmul>
 800db16:	f7f4 fa17 	bl	8001f48 <__aeabi_d2iz>
 800db1a:	9b04      	ldr	r3, [sp, #16]
 800db1c:	0006      	movs	r6, r0
 800db1e:	009f      	lsls	r7, r3, #2
 800db20:	f7f4 fa48 	bl	8001fb4 <__aeabi_i2d>
 800db24:	2200      	movs	r2, #0
 800db26:	4bac      	ldr	r3, [pc, #688]	; (800ddd8 <__kernel_rem_pio2+0x6e0>)
 800db28:	f7f3 fc10 	bl	800134c <__aeabi_dmul>
 800db2c:	0002      	movs	r2, r0
 800db2e:	000b      	movs	r3, r1
 800db30:	0020      	movs	r0, r4
 800db32:	0029      	movs	r1, r5
 800db34:	f7f3 fe76 	bl	8001824 <__aeabi_dsub>
 800db38:	f7f4 fa06 	bl	8001f48 <__aeabi_d2iz>
 800db3c:	ab12      	add	r3, sp, #72	; 0x48
 800db3e:	51d8      	str	r0, [r3, r7]
 800db40:	9b04      	ldr	r3, [sp, #16]
 800db42:	aa12      	add	r2, sp, #72	; 0x48
 800db44:	3301      	adds	r3, #1
 800db46:	9300      	str	r3, [sp, #0]
 800db48:	9b02      	ldr	r3, [sp, #8]
 800db4a:	3318      	adds	r3, #24
 800db4c:	9302      	str	r3, [sp, #8]
 800db4e:	9b00      	ldr	r3, [sp, #0]
 800db50:	009b      	lsls	r3, r3, #2
 800db52:	509e      	str	r6, [r3, r2]
 800db54:	e725      	b.n	800d9a2 <__kernel_rem_pio2+0x2aa>
 800db56:	9b04      	ldr	r3, [sp, #16]
 800db58:	0020      	movs	r0, r4
 800db5a:	0029      	movs	r1, r5
 800db5c:	009e      	lsls	r6, r3, #2
 800db5e:	f7f4 f9f3 	bl	8001f48 <__aeabi_d2iz>
 800db62:	ab12      	add	r3, sp, #72	; 0x48
 800db64:	5198      	str	r0, [r3, r6]
 800db66:	9b04      	ldr	r3, [sp, #16]
 800db68:	9300      	str	r3, [sp, #0]
 800db6a:	e71a      	b.n	800d9a2 <__kernel_rem_pio2+0x2aa>
 800db6c:	00e5      	lsls	r5, r4, #3
 800db6e:	ab76      	add	r3, sp, #472	; 0x1d8
 800db70:	aa12      	add	r2, sp, #72	; 0x48
 800db72:	195d      	adds	r5, r3, r5
 800db74:	00a3      	lsls	r3, r4, #2
 800db76:	5898      	ldr	r0, [r3, r2]
 800db78:	f7f4 fa1c 	bl	8001fb4 <__aeabi_i2d>
 800db7c:	0032      	movs	r2, r6
 800db7e:	003b      	movs	r3, r7
 800db80:	f7f3 fbe4 	bl	800134c <__aeabi_dmul>
 800db84:	2200      	movs	r2, #0
 800db86:	6028      	str	r0, [r5, #0]
 800db88:	6069      	str	r1, [r5, #4]
 800db8a:	4b94      	ldr	r3, [pc, #592]	; (800dddc <__kernel_rem_pio2+0x6e4>)
 800db8c:	0030      	movs	r0, r6
 800db8e:	0039      	movs	r1, r7
 800db90:	f7f3 fbdc 	bl	800134c <__aeabi_dmul>
 800db94:	3c01      	subs	r4, #1
 800db96:	0006      	movs	r6, r0
 800db98:	000f      	movs	r7, r1
 800db9a:	e70a      	b.n	800d9b2 <__kernel_rem_pio2+0x2ba>
 800db9c:	4b90      	ldr	r3, [pc, #576]	; (800dde0 <__kernel_rem_pio2+0x6e8>)
 800db9e:	00e1      	lsls	r1, r4, #3
 800dba0:	1859      	adds	r1, r3, r1
 800dba2:	6808      	ldr	r0, [r1, #0]
 800dba4:	6849      	ldr	r1, [r1, #4]
 800dba6:	cf0c      	ldmia	r7!, {r2, r3}
 800dba8:	f7f3 fbd0 	bl	800134c <__aeabi_dmul>
 800dbac:	0002      	movs	r2, r0
 800dbae:	000b      	movs	r3, r1
 800dbb0:	9802      	ldr	r0, [sp, #8]
 800dbb2:	9903      	ldr	r1, [sp, #12]
 800dbb4:	f7f2 fc5a 	bl	800046c <__aeabi_dadd>
 800dbb8:	9002      	str	r0, [sp, #8]
 800dbba:	9103      	str	r1, [sp, #12]
 800dbbc:	3401      	adds	r4, #1
 800dbbe:	9b08      	ldr	r3, [sp, #32]
 800dbc0:	429c      	cmp	r4, r3
 800dbc2:	dc01      	bgt.n	800dbc8 <__kernel_rem_pio2+0x4d0>
 800dbc4:	42a6      	cmp	r6, r4
 800dbc6:	dae9      	bge.n	800db9c <__kernel_rem_pio2+0x4a4>
 800dbc8:	00f3      	lsls	r3, r6, #3
 800dbca:	aa4e      	add	r2, sp, #312	; 0x138
 800dbcc:	18d3      	adds	r3, r2, r3
 800dbce:	3d01      	subs	r5, #1
 800dbd0:	9902      	ldr	r1, [sp, #8]
 800dbd2:	9a03      	ldr	r2, [sp, #12]
 800dbd4:	3601      	adds	r6, #1
 800dbd6:	6019      	str	r1, [r3, #0]
 800dbd8:	605a      	str	r2, [r3, #4]
 800dbda:	e6ef      	b.n	800d9bc <__kernel_rem_pio2+0x2c4>
 800dbdc:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800dbde:	2b02      	cmp	r3, #2
 800dbe0:	dc0b      	bgt.n	800dbfa <__kernel_rem_pio2+0x502>
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	dd00      	ble.n	800dbe8 <__kernel_rem_pio2+0x4f0>
 800dbe6:	e08a      	b.n	800dcfe <__kernel_rem_pio2+0x606>
 800dbe8:	d055      	beq.n	800dc96 <__kernel_rem_pio2+0x59e>
 800dbea:	2007      	movs	r0, #7
 800dbec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dbee:	4003      	ands	r3, r0
 800dbf0:	0018      	movs	r0, r3
 800dbf2:	239f      	movs	r3, #159	; 0x9f
 800dbf4:	009b      	lsls	r3, r3, #2
 800dbf6:	449d      	add	sp, r3
 800dbf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dbfa:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800dbfc:	2b03      	cmp	r3, #3
 800dbfe:	d1f4      	bne.n	800dbea <__kernel_rem_pio2+0x4f2>
 800dc00:	9b00      	ldr	r3, [sp, #0]
 800dc02:	00dc      	lsls	r4, r3, #3
 800dc04:	ab4e      	add	r3, sp, #312	; 0x138
 800dc06:	191c      	adds	r4, r3, r4
 800dc08:	0025      	movs	r5, r4
 800dc0a:	9b00      	ldr	r3, [sp, #0]
 800dc0c:	9302      	str	r3, [sp, #8]
 800dc0e:	9b02      	ldr	r3, [sp, #8]
 800dc10:	3d08      	subs	r5, #8
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	dd00      	ble.n	800dc18 <__kernel_rem_pio2+0x520>
 800dc16:	e083      	b.n	800dd20 <__kernel_rem_pio2+0x628>
 800dc18:	9d00      	ldr	r5, [sp, #0]
 800dc1a:	3c08      	subs	r4, #8
 800dc1c:	2d01      	cmp	r5, #1
 800dc1e:	dd00      	ble.n	800dc22 <__kernel_rem_pio2+0x52a>
 800dc20:	e0a0      	b.n	800dd64 <__kernel_rem_pio2+0x66c>
 800dc22:	2400      	movs	r4, #0
 800dc24:	0021      	movs	r1, r4
 800dc26:	9b00      	ldr	r3, [sp, #0]
 800dc28:	2b01      	cmp	r3, #1
 800dc2a:	dd00      	ble.n	800dc2e <__kernel_rem_pio2+0x536>
 800dc2c:	e0b8      	b.n	800dda0 <__kernel_rem_pio2+0x6a8>
 800dc2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dc30:	9f4e      	ldr	r7, [sp, #312]	; 0x138
 800dc32:	9e4f      	ldr	r6, [sp, #316]	; 0x13c
 800dc34:	9d50      	ldr	r5, [sp, #320]	; 0x140
 800dc36:	9851      	ldr	r0, [sp, #324]	; 0x144
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d000      	beq.n	800dc3e <__kernel_rem_pio2+0x546>
 800dc3c:	e0be      	b.n	800ddbc <__kernel_rem_pio2+0x6c4>
 800dc3e:	0033      	movs	r3, r6
 800dc40:	003a      	movs	r2, r7
 800dc42:	9e07      	ldr	r6, [sp, #28]
 800dc44:	6032      	str	r2, [r6, #0]
 800dc46:	6073      	str	r3, [r6, #4]
 800dc48:	002a      	movs	r2, r5
 800dc4a:	0003      	movs	r3, r0
 800dc4c:	60b2      	str	r2, [r6, #8]
 800dc4e:	60f3      	str	r3, [r6, #12]
 800dc50:	0022      	movs	r2, r4
 800dc52:	000b      	movs	r3, r1
 800dc54:	6132      	str	r2, [r6, #16]
 800dc56:	6173      	str	r3, [r6, #20]
 800dc58:	e7c7      	b.n	800dbea <__kernel_rem_pio2+0x4f2>
 800dc5a:	9b00      	ldr	r3, [sp, #0]
 800dc5c:	aa4e      	add	r2, sp, #312	; 0x138
 800dc5e:	00db      	lsls	r3, r3, #3
 800dc60:	18d3      	adds	r3, r2, r3
 800dc62:	0028      	movs	r0, r5
 800dc64:	681a      	ldr	r2, [r3, #0]
 800dc66:	685b      	ldr	r3, [r3, #4]
 800dc68:	0021      	movs	r1, r4
 800dc6a:	f7f2 fbff 	bl	800046c <__aeabi_dadd>
 800dc6e:	0005      	movs	r5, r0
 800dc70:	000c      	movs	r4, r1
 800dc72:	9b00      	ldr	r3, [sp, #0]
 800dc74:	3b01      	subs	r3, #1
 800dc76:	9300      	str	r3, [sp, #0]
 800dc78:	9b00      	ldr	r3, [sp, #0]
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	daed      	bge.n	800dc5a <__kernel_rem_pio2+0x562>
 800dc7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d002      	beq.n	800dc8a <__kernel_rem_pio2+0x592>
 800dc84:	2380      	movs	r3, #128	; 0x80
 800dc86:	061b      	lsls	r3, r3, #24
 800dc88:	18e4      	adds	r4, r4, r3
 800dc8a:	002a      	movs	r2, r5
 800dc8c:	0023      	movs	r3, r4
 800dc8e:	9907      	ldr	r1, [sp, #28]
 800dc90:	600a      	str	r2, [r1, #0]
 800dc92:	604b      	str	r3, [r1, #4]
 800dc94:	e7a9      	b.n	800dbea <__kernel_rem_pio2+0x4f2>
 800dc96:	9da4      	ldr	r5, [sp, #656]	; 0x290
 800dc98:	002c      	movs	r4, r5
 800dc9a:	e7ed      	b.n	800dc78 <__kernel_rem_pio2+0x580>
 800dc9c:	00e3      	lsls	r3, r4, #3
 800dc9e:	aa4e      	add	r2, sp, #312	; 0x138
 800dca0:	18d3      	adds	r3, r2, r3
 800dca2:	0030      	movs	r0, r6
 800dca4:	681a      	ldr	r2, [r3, #0]
 800dca6:	685b      	ldr	r3, [r3, #4]
 800dca8:	0029      	movs	r1, r5
 800dcaa:	f7f2 fbdf 	bl	800046c <__aeabi_dadd>
 800dcae:	0006      	movs	r6, r0
 800dcb0:	000d      	movs	r5, r1
 800dcb2:	3c01      	subs	r4, #1
 800dcb4:	2c00      	cmp	r4, #0
 800dcb6:	daf1      	bge.n	800dc9c <__kernel_rem_pio2+0x5a4>
 800dcb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dcba:	0029      	movs	r1, r5
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	d002      	beq.n	800dcc6 <__kernel_rem_pio2+0x5ce>
 800dcc0:	2380      	movs	r3, #128	; 0x80
 800dcc2:	061b      	lsls	r3, r3, #24
 800dcc4:	18e9      	adds	r1, r5, r3
 800dcc6:	0032      	movs	r2, r6
 800dcc8:	000b      	movs	r3, r1
 800dcca:	9907      	ldr	r1, [sp, #28]
 800dccc:	2401      	movs	r4, #1
 800dcce:	600a      	str	r2, [r1, #0]
 800dcd0:	604b      	str	r3, [r1, #4]
 800dcd2:	984e      	ldr	r0, [sp, #312]	; 0x138
 800dcd4:	994f      	ldr	r1, [sp, #316]	; 0x13c
 800dcd6:	002b      	movs	r3, r5
 800dcd8:	f7f3 fda4 	bl	8001824 <__aeabi_dsub>
 800dcdc:	0006      	movs	r6, r0
 800dcde:	000d      	movs	r5, r1
 800dce0:	9b00      	ldr	r3, [sp, #0]
 800dce2:	42a3      	cmp	r3, r4
 800dce4:	da0f      	bge.n	800dd06 <__kernel_rem_pio2+0x60e>
 800dce6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d002      	beq.n	800dcf2 <__kernel_rem_pio2+0x5fa>
 800dcec:	2380      	movs	r3, #128	; 0x80
 800dcee:	061b      	lsls	r3, r3, #24
 800dcf0:	18ed      	adds	r5, r5, r3
 800dcf2:	0032      	movs	r2, r6
 800dcf4:	002b      	movs	r3, r5
 800dcf6:	9907      	ldr	r1, [sp, #28]
 800dcf8:	608a      	str	r2, [r1, #8]
 800dcfa:	60cb      	str	r3, [r1, #12]
 800dcfc:	e775      	b.n	800dbea <__kernel_rem_pio2+0x4f2>
 800dcfe:	2600      	movs	r6, #0
 800dd00:	9c00      	ldr	r4, [sp, #0]
 800dd02:	0035      	movs	r5, r6
 800dd04:	e7d6      	b.n	800dcb4 <__kernel_rem_pio2+0x5bc>
 800dd06:	00e3      	lsls	r3, r4, #3
 800dd08:	aa4e      	add	r2, sp, #312	; 0x138
 800dd0a:	18d3      	adds	r3, r2, r3
 800dd0c:	0030      	movs	r0, r6
 800dd0e:	681a      	ldr	r2, [r3, #0]
 800dd10:	685b      	ldr	r3, [r3, #4]
 800dd12:	0029      	movs	r1, r5
 800dd14:	f7f2 fbaa 	bl	800046c <__aeabi_dadd>
 800dd18:	3401      	adds	r4, #1
 800dd1a:	0006      	movs	r6, r0
 800dd1c:	000d      	movs	r5, r1
 800dd1e:	e7df      	b.n	800dce0 <__kernel_rem_pio2+0x5e8>
 800dd20:	9b02      	ldr	r3, [sp, #8]
 800dd22:	68ae      	ldr	r6, [r5, #8]
 800dd24:	68ef      	ldr	r7, [r5, #12]
 800dd26:	3b01      	subs	r3, #1
 800dd28:	9302      	str	r3, [sp, #8]
 800dd2a:	682a      	ldr	r2, [r5, #0]
 800dd2c:	686b      	ldr	r3, [r5, #4]
 800dd2e:	9204      	str	r2, [sp, #16]
 800dd30:	9305      	str	r3, [sp, #20]
 800dd32:	9804      	ldr	r0, [sp, #16]
 800dd34:	9905      	ldr	r1, [sp, #20]
 800dd36:	0032      	movs	r2, r6
 800dd38:	003b      	movs	r3, r7
 800dd3a:	f7f2 fb97 	bl	800046c <__aeabi_dadd>
 800dd3e:	0002      	movs	r2, r0
 800dd40:	000b      	movs	r3, r1
 800dd42:	9008      	str	r0, [sp, #32]
 800dd44:	9109      	str	r1, [sp, #36]	; 0x24
 800dd46:	9804      	ldr	r0, [sp, #16]
 800dd48:	9905      	ldr	r1, [sp, #20]
 800dd4a:	f7f3 fd6b 	bl	8001824 <__aeabi_dsub>
 800dd4e:	0032      	movs	r2, r6
 800dd50:	003b      	movs	r3, r7
 800dd52:	f7f2 fb8b 	bl	800046c <__aeabi_dadd>
 800dd56:	9a08      	ldr	r2, [sp, #32]
 800dd58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd5a:	60a8      	str	r0, [r5, #8]
 800dd5c:	60e9      	str	r1, [r5, #12]
 800dd5e:	602a      	str	r2, [r5, #0]
 800dd60:	606b      	str	r3, [r5, #4]
 800dd62:	e754      	b.n	800dc0e <__kernel_rem_pio2+0x516>
 800dd64:	6826      	ldr	r6, [r4, #0]
 800dd66:	6867      	ldr	r7, [r4, #4]
 800dd68:	68a2      	ldr	r2, [r4, #8]
 800dd6a:	68e3      	ldr	r3, [r4, #12]
 800dd6c:	0030      	movs	r0, r6
 800dd6e:	0039      	movs	r1, r7
 800dd70:	9202      	str	r2, [sp, #8]
 800dd72:	9303      	str	r3, [sp, #12]
 800dd74:	f7f2 fb7a 	bl	800046c <__aeabi_dadd>
 800dd78:	0002      	movs	r2, r0
 800dd7a:	000b      	movs	r3, r1
 800dd7c:	9004      	str	r0, [sp, #16]
 800dd7e:	9105      	str	r1, [sp, #20]
 800dd80:	0030      	movs	r0, r6
 800dd82:	0039      	movs	r1, r7
 800dd84:	f7f3 fd4e 	bl	8001824 <__aeabi_dsub>
 800dd88:	9a02      	ldr	r2, [sp, #8]
 800dd8a:	9b03      	ldr	r3, [sp, #12]
 800dd8c:	f7f2 fb6e 	bl	800046c <__aeabi_dadd>
 800dd90:	9a04      	ldr	r2, [sp, #16]
 800dd92:	9b05      	ldr	r3, [sp, #20]
 800dd94:	60a0      	str	r0, [r4, #8]
 800dd96:	60e1      	str	r1, [r4, #12]
 800dd98:	6022      	str	r2, [r4, #0]
 800dd9a:	6063      	str	r3, [r4, #4]
 800dd9c:	3d01      	subs	r5, #1
 800dd9e:	e73c      	b.n	800dc1a <__kernel_rem_pio2+0x522>
 800dda0:	9b00      	ldr	r3, [sp, #0]
 800dda2:	aa4e      	add	r2, sp, #312	; 0x138
 800dda4:	00db      	lsls	r3, r3, #3
 800dda6:	18d3      	adds	r3, r2, r3
 800dda8:	0020      	movs	r0, r4
 800ddaa:	681a      	ldr	r2, [r3, #0]
 800ddac:	685b      	ldr	r3, [r3, #4]
 800ddae:	f7f2 fb5d 	bl	800046c <__aeabi_dadd>
 800ddb2:	9b00      	ldr	r3, [sp, #0]
 800ddb4:	0004      	movs	r4, r0
 800ddb6:	3b01      	subs	r3, #1
 800ddb8:	9300      	str	r3, [sp, #0]
 800ddba:	e734      	b.n	800dc26 <__kernel_rem_pio2+0x52e>
 800ddbc:	9b07      	ldr	r3, [sp, #28]
 800ddbe:	9a07      	ldr	r2, [sp, #28]
 800ddc0:	601f      	str	r7, [r3, #0]
 800ddc2:	2380      	movs	r3, #128	; 0x80
 800ddc4:	061b      	lsls	r3, r3, #24
 800ddc6:	18f6      	adds	r6, r6, r3
 800ddc8:	18c0      	adds	r0, r0, r3
 800ddca:	18c9      	adds	r1, r1, r3
 800ddcc:	6056      	str	r6, [r2, #4]
 800ddce:	6095      	str	r5, [r2, #8]
 800ddd0:	60d0      	str	r0, [r2, #12]
 800ddd2:	6114      	str	r4, [r2, #16]
 800ddd4:	6151      	str	r1, [r2, #20]
 800ddd6:	e708      	b.n	800dbea <__kernel_rem_pio2+0x4f2>
 800ddd8:	41700000 	.word	0x41700000
 800dddc:	3e700000 	.word	0x3e700000
 800dde0:	0800e448 	.word	0x0800e448

0800dde4 <__kernel_sin>:
 800dde4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dde6:	b089      	sub	sp, #36	; 0x24
 800dde8:	9202      	str	r2, [sp, #8]
 800ddea:	9303      	str	r3, [sp, #12]
 800ddec:	22f9      	movs	r2, #249	; 0xf9
 800ddee:	004b      	lsls	r3, r1, #1
 800ddf0:	0007      	movs	r7, r0
 800ddf2:	000e      	movs	r6, r1
 800ddf4:	085b      	lsrs	r3, r3, #1
 800ddf6:	0592      	lsls	r2, r2, #22
 800ddf8:	4293      	cmp	r3, r2
 800ddfa:	da03      	bge.n	800de04 <__kernel_sin+0x20>
 800ddfc:	f7f4 f8a4 	bl	8001f48 <__aeabi_d2iz>
 800de00:	2800      	cmp	r0, #0
 800de02:	d04c      	beq.n	800de9e <__kernel_sin+0xba>
 800de04:	003a      	movs	r2, r7
 800de06:	0033      	movs	r3, r6
 800de08:	0038      	movs	r0, r7
 800de0a:	0031      	movs	r1, r6
 800de0c:	f7f3 fa9e 	bl	800134c <__aeabi_dmul>
 800de10:	0004      	movs	r4, r0
 800de12:	000d      	movs	r5, r1
 800de14:	0002      	movs	r2, r0
 800de16:	000b      	movs	r3, r1
 800de18:	0038      	movs	r0, r7
 800de1a:	0031      	movs	r1, r6
 800de1c:	f7f3 fa96 	bl	800134c <__aeabi_dmul>
 800de20:	4a39      	ldr	r2, [pc, #228]	; (800df08 <__kernel_sin+0x124>)
 800de22:	9000      	str	r0, [sp, #0]
 800de24:	9101      	str	r1, [sp, #4]
 800de26:	4b39      	ldr	r3, [pc, #228]	; (800df0c <__kernel_sin+0x128>)
 800de28:	0020      	movs	r0, r4
 800de2a:	0029      	movs	r1, r5
 800de2c:	f7f3 fa8e 	bl	800134c <__aeabi_dmul>
 800de30:	4a37      	ldr	r2, [pc, #220]	; (800df10 <__kernel_sin+0x12c>)
 800de32:	4b38      	ldr	r3, [pc, #224]	; (800df14 <__kernel_sin+0x130>)
 800de34:	f7f3 fcf6 	bl	8001824 <__aeabi_dsub>
 800de38:	0022      	movs	r2, r4
 800de3a:	002b      	movs	r3, r5
 800de3c:	f7f3 fa86 	bl	800134c <__aeabi_dmul>
 800de40:	4a35      	ldr	r2, [pc, #212]	; (800df18 <__kernel_sin+0x134>)
 800de42:	4b36      	ldr	r3, [pc, #216]	; (800df1c <__kernel_sin+0x138>)
 800de44:	f7f2 fb12 	bl	800046c <__aeabi_dadd>
 800de48:	0022      	movs	r2, r4
 800de4a:	002b      	movs	r3, r5
 800de4c:	f7f3 fa7e 	bl	800134c <__aeabi_dmul>
 800de50:	4a33      	ldr	r2, [pc, #204]	; (800df20 <__kernel_sin+0x13c>)
 800de52:	4b34      	ldr	r3, [pc, #208]	; (800df24 <__kernel_sin+0x140>)
 800de54:	f7f3 fce6 	bl	8001824 <__aeabi_dsub>
 800de58:	0022      	movs	r2, r4
 800de5a:	002b      	movs	r3, r5
 800de5c:	f7f3 fa76 	bl	800134c <__aeabi_dmul>
 800de60:	4b31      	ldr	r3, [pc, #196]	; (800df28 <__kernel_sin+0x144>)
 800de62:	4a32      	ldr	r2, [pc, #200]	; (800df2c <__kernel_sin+0x148>)
 800de64:	f7f2 fb02 	bl	800046c <__aeabi_dadd>
 800de68:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800de6a:	9004      	str	r0, [sp, #16]
 800de6c:	9105      	str	r1, [sp, #20]
 800de6e:	2b00      	cmp	r3, #0
 800de70:	d119      	bne.n	800dea6 <__kernel_sin+0xc2>
 800de72:	0002      	movs	r2, r0
 800de74:	000b      	movs	r3, r1
 800de76:	0020      	movs	r0, r4
 800de78:	0029      	movs	r1, r5
 800de7a:	f7f3 fa67 	bl	800134c <__aeabi_dmul>
 800de7e:	4a2c      	ldr	r2, [pc, #176]	; (800df30 <__kernel_sin+0x14c>)
 800de80:	4b2c      	ldr	r3, [pc, #176]	; (800df34 <__kernel_sin+0x150>)
 800de82:	f7f3 fccf 	bl	8001824 <__aeabi_dsub>
 800de86:	9a00      	ldr	r2, [sp, #0]
 800de88:	9b01      	ldr	r3, [sp, #4]
 800de8a:	f7f3 fa5f 	bl	800134c <__aeabi_dmul>
 800de8e:	0002      	movs	r2, r0
 800de90:	000b      	movs	r3, r1
 800de92:	0038      	movs	r0, r7
 800de94:	0031      	movs	r1, r6
 800de96:	f7f2 fae9 	bl	800046c <__aeabi_dadd>
 800de9a:	0007      	movs	r7, r0
 800de9c:	000e      	movs	r6, r1
 800de9e:	0038      	movs	r0, r7
 800dea0:	0031      	movs	r1, r6
 800dea2:	b009      	add	sp, #36	; 0x24
 800dea4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dea6:	2200      	movs	r2, #0
 800dea8:	9802      	ldr	r0, [sp, #8]
 800deaa:	9903      	ldr	r1, [sp, #12]
 800deac:	4b22      	ldr	r3, [pc, #136]	; (800df38 <__kernel_sin+0x154>)
 800deae:	f7f3 fa4d 	bl	800134c <__aeabi_dmul>
 800deb2:	9a04      	ldr	r2, [sp, #16]
 800deb4:	9b05      	ldr	r3, [sp, #20]
 800deb6:	9006      	str	r0, [sp, #24]
 800deb8:	9107      	str	r1, [sp, #28]
 800deba:	9800      	ldr	r0, [sp, #0]
 800debc:	9901      	ldr	r1, [sp, #4]
 800debe:	f7f3 fa45 	bl	800134c <__aeabi_dmul>
 800dec2:	0002      	movs	r2, r0
 800dec4:	000b      	movs	r3, r1
 800dec6:	9806      	ldr	r0, [sp, #24]
 800dec8:	9907      	ldr	r1, [sp, #28]
 800deca:	f7f3 fcab 	bl	8001824 <__aeabi_dsub>
 800dece:	0022      	movs	r2, r4
 800ded0:	002b      	movs	r3, r5
 800ded2:	f7f3 fa3b 	bl	800134c <__aeabi_dmul>
 800ded6:	9a02      	ldr	r2, [sp, #8]
 800ded8:	9b03      	ldr	r3, [sp, #12]
 800deda:	f7f3 fca3 	bl	8001824 <__aeabi_dsub>
 800dede:	4a14      	ldr	r2, [pc, #80]	; (800df30 <__kernel_sin+0x14c>)
 800dee0:	0004      	movs	r4, r0
 800dee2:	000d      	movs	r5, r1
 800dee4:	9800      	ldr	r0, [sp, #0]
 800dee6:	9901      	ldr	r1, [sp, #4]
 800dee8:	4b12      	ldr	r3, [pc, #72]	; (800df34 <__kernel_sin+0x150>)
 800deea:	f7f3 fa2f 	bl	800134c <__aeabi_dmul>
 800deee:	0002      	movs	r2, r0
 800def0:	000b      	movs	r3, r1
 800def2:	0020      	movs	r0, r4
 800def4:	0029      	movs	r1, r5
 800def6:	f7f2 fab9 	bl	800046c <__aeabi_dadd>
 800defa:	0002      	movs	r2, r0
 800defc:	000b      	movs	r3, r1
 800defe:	0038      	movs	r0, r7
 800df00:	0031      	movs	r1, r6
 800df02:	f7f3 fc8f 	bl	8001824 <__aeabi_dsub>
 800df06:	e7c8      	b.n	800de9a <__kernel_sin+0xb6>
 800df08:	5acfd57c 	.word	0x5acfd57c
 800df0c:	3de5d93a 	.word	0x3de5d93a
 800df10:	8a2b9ceb 	.word	0x8a2b9ceb
 800df14:	3e5ae5e6 	.word	0x3e5ae5e6
 800df18:	57b1fe7d 	.word	0x57b1fe7d
 800df1c:	3ec71de3 	.word	0x3ec71de3
 800df20:	19c161d5 	.word	0x19c161d5
 800df24:	3f2a01a0 	.word	0x3f2a01a0
 800df28:	3f811111 	.word	0x3f811111
 800df2c:	1110f8a6 	.word	0x1110f8a6
 800df30:	55555549 	.word	0x55555549
 800df34:	3fc55555 	.word	0x3fc55555
 800df38:	3fe00000 	.word	0x3fe00000

0800df3c <fabs>:
 800df3c:	004b      	lsls	r3, r1, #1
 800df3e:	0859      	lsrs	r1, r3, #1
 800df40:	4770      	bx	lr
	...

0800df44 <floor>:
 800df44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800df46:	004b      	lsls	r3, r1, #1
 800df48:	4a3d      	ldr	r2, [pc, #244]	; (800e040 <floor+0xfc>)
 800df4a:	0d5b      	lsrs	r3, r3, #21
 800df4c:	189f      	adds	r7, r3, r2
 800df4e:	4684      	mov	ip, r0
 800df50:	000e      	movs	r6, r1
 800df52:	000d      	movs	r5, r1
 800df54:	0004      	movs	r4, r0
 800df56:	9001      	str	r0, [sp, #4]
 800df58:	2f13      	cmp	r7, #19
 800df5a:	dc34      	bgt.n	800dfc6 <floor+0x82>
 800df5c:	2f00      	cmp	r7, #0
 800df5e:	da16      	bge.n	800df8e <floor+0x4a>
 800df60:	4a38      	ldr	r2, [pc, #224]	; (800e044 <floor+0x100>)
 800df62:	4b39      	ldr	r3, [pc, #228]	; (800e048 <floor+0x104>)
 800df64:	4660      	mov	r0, ip
 800df66:	0031      	movs	r1, r6
 800df68:	f7f2 fa80 	bl	800046c <__aeabi_dadd>
 800df6c:	2200      	movs	r2, #0
 800df6e:	2300      	movs	r3, #0
 800df70:	f7f2 fa68 	bl	8000444 <__aeabi_dcmpgt>
 800df74:	2800      	cmp	r0, #0
 800df76:	d007      	beq.n	800df88 <floor+0x44>
 800df78:	2e00      	cmp	r6, #0
 800df7a:	da5d      	bge.n	800e038 <floor+0xf4>
 800df7c:	0073      	lsls	r3, r6, #1
 800df7e:	085b      	lsrs	r3, r3, #1
 800df80:	431c      	orrs	r4, r3
 800df82:	d001      	beq.n	800df88 <floor+0x44>
 800df84:	2400      	movs	r4, #0
 800df86:	4d31      	ldr	r5, [pc, #196]	; (800e04c <floor+0x108>)
 800df88:	46a4      	mov	ip, r4
 800df8a:	002e      	movs	r6, r5
 800df8c:	e029      	b.n	800dfe2 <floor+0x9e>
 800df8e:	4b30      	ldr	r3, [pc, #192]	; (800e050 <floor+0x10c>)
 800df90:	413b      	asrs	r3, r7
 800df92:	9300      	str	r3, [sp, #0]
 800df94:	400b      	ands	r3, r1
 800df96:	4303      	orrs	r3, r0
 800df98:	d023      	beq.n	800dfe2 <floor+0x9e>
 800df9a:	4a2a      	ldr	r2, [pc, #168]	; (800e044 <floor+0x100>)
 800df9c:	4b2a      	ldr	r3, [pc, #168]	; (800e048 <floor+0x104>)
 800df9e:	4660      	mov	r0, ip
 800dfa0:	0031      	movs	r1, r6
 800dfa2:	f7f2 fa63 	bl	800046c <__aeabi_dadd>
 800dfa6:	2200      	movs	r2, #0
 800dfa8:	2300      	movs	r3, #0
 800dfaa:	f7f2 fa4b 	bl	8000444 <__aeabi_dcmpgt>
 800dfae:	2800      	cmp	r0, #0
 800dfb0:	d0ea      	beq.n	800df88 <floor+0x44>
 800dfb2:	2e00      	cmp	r6, #0
 800dfb4:	da03      	bge.n	800dfbe <floor+0x7a>
 800dfb6:	2380      	movs	r3, #128	; 0x80
 800dfb8:	035b      	lsls	r3, r3, #13
 800dfba:	413b      	asrs	r3, r7
 800dfbc:	18f5      	adds	r5, r6, r3
 800dfbe:	9b00      	ldr	r3, [sp, #0]
 800dfc0:	2400      	movs	r4, #0
 800dfc2:	439d      	bics	r5, r3
 800dfc4:	e7e0      	b.n	800df88 <floor+0x44>
 800dfc6:	2f33      	cmp	r7, #51	; 0x33
 800dfc8:	dd0f      	ble.n	800dfea <floor+0xa6>
 800dfca:	2380      	movs	r3, #128	; 0x80
 800dfcc:	00db      	lsls	r3, r3, #3
 800dfce:	429f      	cmp	r7, r3
 800dfd0:	d107      	bne.n	800dfe2 <floor+0x9e>
 800dfd2:	0002      	movs	r2, r0
 800dfd4:	000b      	movs	r3, r1
 800dfd6:	4660      	mov	r0, ip
 800dfd8:	0031      	movs	r1, r6
 800dfda:	f7f2 fa47 	bl	800046c <__aeabi_dadd>
 800dfde:	4684      	mov	ip, r0
 800dfe0:	000e      	movs	r6, r1
 800dfe2:	4660      	mov	r0, ip
 800dfe4:	0031      	movs	r1, r6
 800dfe6:	b003      	add	sp, #12
 800dfe8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dfea:	4a1a      	ldr	r2, [pc, #104]	; (800e054 <floor+0x110>)
 800dfec:	189b      	adds	r3, r3, r2
 800dfee:	2201      	movs	r2, #1
 800dff0:	4252      	negs	r2, r2
 800dff2:	40da      	lsrs	r2, r3
 800dff4:	9200      	str	r2, [sp, #0]
 800dff6:	4210      	tst	r0, r2
 800dff8:	d0f3      	beq.n	800dfe2 <floor+0x9e>
 800dffa:	4a12      	ldr	r2, [pc, #72]	; (800e044 <floor+0x100>)
 800dffc:	4b12      	ldr	r3, [pc, #72]	; (800e048 <floor+0x104>)
 800dffe:	4660      	mov	r0, ip
 800e000:	0031      	movs	r1, r6
 800e002:	f7f2 fa33 	bl	800046c <__aeabi_dadd>
 800e006:	2200      	movs	r2, #0
 800e008:	2300      	movs	r3, #0
 800e00a:	f7f2 fa1b 	bl	8000444 <__aeabi_dcmpgt>
 800e00e:	2800      	cmp	r0, #0
 800e010:	d0ba      	beq.n	800df88 <floor+0x44>
 800e012:	2e00      	cmp	r6, #0
 800e014:	da02      	bge.n	800e01c <floor+0xd8>
 800e016:	2f14      	cmp	r7, #20
 800e018:	d103      	bne.n	800e022 <floor+0xde>
 800e01a:	3501      	adds	r5, #1
 800e01c:	9b00      	ldr	r3, [sp, #0]
 800e01e:	439c      	bics	r4, r3
 800e020:	e7b2      	b.n	800df88 <floor+0x44>
 800e022:	2334      	movs	r3, #52	; 0x34
 800e024:	1bdf      	subs	r7, r3, r7
 800e026:	3b33      	subs	r3, #51	; 0x33
 800e028:	40bb      	lsls	r3, r7
 800e02a:	18e4      	adds	r4, r4, r3
 800e02c:	9b01      	ldr	r3, [sp, #4]
 800e02e:	429c      	cmp	r4, r3
 800e030:	419b      	sbcs	r3, r3
 800e032:	425b      	negs	r3, r3
 800e034:	18f5      	adds	r5, r6, r3
 800e036:	e7f1      	b.n	800e01c <floor+0xd8>
 800e038:	2400      	movs	r4, #0
 800e03a:	0025      	movs	r5, r4
 800e03c:	e7a4      	b.n	800df88 <floor+0x44>
 800e03e:	46c0      	nop			; (mov r8, r8)
 800e040:	fffffc01 	.word	0xfffffc01
 800e044:	8800759c 	.word	0x8800759c
 800e048:	7e37e43c 	.word	0x7e37e43c
 800e04c:	bff00000 	.word	0xbff00000
 800e050:	000fffff 	.word	0x000fffff
 800e054:	fffffbed 	.word	0xfffffbed

0800e058 <scalbn>:
 800e058:	004b      	lsls	r3, r1, #1
 800e05a:	b570      	push	{r4, r5, r6, lr}
 800e05c:	0d5b      	lsrs	r3, r3, #21
 800e05e:	0014      	movs	r4, r2
 800e060:	000a      	movs	r2, r1
 800e062:	2b00      	cmp	r3, #0
 800e064:	d10d      	bne.n	800e082 <scalbn+0x2a>
 800e066:	004b      	lsls	r3, r1, #1
 800e068:	085b      	lsrs	r3, r3, #1
 800e06a:	4303      	orrs	r3, r0
 800e06c:	d010      	beq.n	800e090 <scalbn+0x38>
 800e06e:	4b27      	ldr	r3, [pc, #156]	; (800e10c <scalbn+0xb4>)
 800e070:	2200      	movs	r2, #0
 800e072:	f7f3 f96b 	bl	800134c <__aeabi_dmul>
 800e076:	4b26      	ldr	r3, [pc, #152]	; (800e110 <scalbn+0xb8>)
 800e078:	429c      	cmp	r4, r3
 800e07a:	da0a      	bge.n	800e092 <scalbn+0x3a>
 800e07c:	4a25      	ldr	r2, [pc, #148]	; (800e114 <scalbn+0xbc>)
 800e07e:	4b26      	ldr	r3, [pc, #152]	; (800e118 <scalbn+0xc0>)
 800e080:	e019      	b.n	800e0b6 <scalbn+0x5e>
 800e082:	4d26      	ldr	r5, [pc, #152]	; (800e11c <scalbn+0xc4>)
 800e084:	42ab      	cmp	r3, r5
 800e086:	d108      	bne.n	800e09a <scalbn+0x42>
 800e088:	0002      	movs	r2, r0
 800e08a:	000b      	movs	r3, r1
 800e08c:	f7f2 f9ee 	bl	800046c <__aeabi_dadd>
 800e090:	bd70      	pop	{r4, r5, r6, pc}
 800e092:	000a      	movs	r2, r1
 800e094:	004b      	lsls	r3, r1, #1
 800e096:	0d5b      	lsrs	r3, r3, #21
 800e098:	3b36      	subs	r3, #54	; 0x36
 800e09a:	4d21      	ldr	r5, [pc, #132]	; (800e120 <scalbn+0xc8>)
 800e09c:	18e3      	adds	r3, r4, r3
 800e09e:	42ab      	cmp	r3, r5
 800e0a0:	dd0c      	ble.n	800e0bc <scalbn+0x64>
 800e0a2:	4c20      	ldr	r4, [pc, #128]	; (800e124 <scalbn+0xcc>)
 800e0a4:	4d20      	ldr	r5, [pc, #128]	; (800e128 <scalbn+0xd0>)
 800e0a6:	2900      	cmp	r1, #0
 800e0a8:	da01      	bge.n	800e0ae <scalbn+0x56>
 800e0aa:	4c1e      	ldr	r4, [pc, #120]	; (800e124 <scalbn+0xcc>)
 800e0ac:	4d1f      	ldr	r5, [pc, #124]	; (800e12c <scalbn+0xd4>)
 800e0ae:	0020      	movs	r0, r4
 800e0b0:	0029      	movs	r1, r5
 800e0b2:	4a1c      	ldr	r2, [pc, #112]	; (800e124 <scalbn+0xcc>)
 800e0b4:	4b1c      	ldr	r3, [pc, #112]	; (800e128 <scalbn+0xd0>)
 800e0b6:	f7f3 f949 	bl	800134c <__aeabi_dmul>
 800e0ba:	e7e9      	b.n	800e090 <scalbn+0x38>
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	dd05      	ble.n	800e0cc <scalbn+0x74>
 800e0c0:	4c1b      	ldr	r4, [pc, #108]	; (800e130 <scalbn+0xd8>)
 800e0c2:	051b      	lsls	r3, r3, #20
 800e0c4:	4022      	ands	r2, r4
 800e0c6:	431a      	orrs	r2, r3
 800e0c8:	0011      	movs	r1, r2
 800e0ca:	e7e1      	b.n	800e090 <scalbn+0x38>
 800e0cc:	001d      	movs	r5, r3
 800e0ce:	3535      	adds	r5, #53	; 0x35
 800e0d0:	da13      	bge.n	800e0fa <scalbn+0xa2>
 800e0d2:	4a18      	ldr	r2, [pc, #96]	; (800e134 <scalbn+0xdc>)
 800e0d4:	0fcb      	lsrs	r3, r1, #31
 800e0d6:	4294      	cmp	r4, r2
 800e0d8:	dd08      	ble.n	800e0ec <scalbn+0x94>
 800e0da:	4812      	ldr	r0, [pc, #72]	; (800e124 <scalbn+0xcc>)
 800e0dc:	4912      	ldr	r1, [pc, #72]	; (800e128 <scalbn+0xd0>)
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	d001      	beq.n	800e0e6 <scalbn+0x8e>
 800e0e2:	4810      	ldr	r0, [pc, #64]	; (800e124 <scalbn+0xcc>)
 800e0e4:	4911      	ldr	r1, [pc, #68]	; (800e12c <scalbn+0xd4>)
 800e0e6:	4a0f      	ldr	r2, [pc, #60]	; (800e124 <scalbn+0xcc>)
 800e0e8:	4b0f      	ldr	r3, [pc, #60]	; (800e128 <scalbn+0xd0>)
 800e0ea:	e7e4      	b.n	800e0b6 <scalbn+0x5e>
 800e0ec:	4809      	ldr	r0, [pc, #36]	; (800e114 <scalbn+0xbc>)
 800e0ee:	490a      	ldr	r1, [pc, #40]	; (800e118 <scalbn+0xc0>)
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d0c3      	beq.n	800e07c <scalbn+0x24>
 800e0f4:	4807      	ldr	r0, [pc, #28]	; (800e114 <scalbn+0xbc>)
 800e0f6:	4910      	ldr	r1, [pc, #64]	; (800e138 <scalbn+0xe0>)
 800e0f8:	e7c0      	b.n	800e07c <scalbn+0x24>
 800e0fa:	4c0d      	ldr	r4, [pc, #52]	; (800e130 <scalbn+0xd8>)
 800e0fc:	3336      	adds	r3, #54	; 0x36
 800e0fe:	4022      	ands	r2, r4
 800e100:	051b      	lsls	r3, r3, #20
 800e102:	4313      	orrs	r3, r2
 800e104:	0019      	movs	r1, r3
 800e106:	2200      	movs	r2, #0
 800e108:	4b0c      	ldr	r3, [pc, #48]	; (800e13c <scalbn+0xe4>)
 800e10a:	e7d4      	b.n	800e0b6 <scalbn+0x5e>
 800e10c:	43500000 	.word	0x43500000
 800e110:	ffff3cb0 	.word	0xffff3cb0
 800e114:	c2f8f359 	.word	0xc2f8f359
 800e118:	01a56e1f 	.word	0x01a56e1f
 800e11c:	000007ff 	.word	0x000007ff
 800e120:	000007fe 	.word	0x000007fe
 800e124:	8800759c 	.word	0x8800759c
 800e128:	7e37e43c 	.word	0x7e37e43c
 800e12c:	fe37e43c 	.word	0xfe37e43c
 800e130:	800fffff 	.word	0x800fffff
 800e134:	0000c350 	.word	0x0000c350
 800e138:	81a56e1f 	.word	0x81a56e1f
 800e13c:	3c900000 	.word	0x3c900000

0800e140 <_init>:
 800e140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e142:	46c0      	nop			; (mov r8, r8)
 800e144:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e146:	bc08      	pop	{r3}
 800e148:	469e      	mov	lr, r3
 800e14a:	4770      	bx	lr

0800e14c <_fini>:
 800e14c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e14e:	46c0      	nop			; (mov r8, r8)
 800e150:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e152:	bc08      	pop	{r3}
 800e154:	469e      	mov	lr, r3
 800e156:	4770      	bx	lr
