Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May  8 19:52:50 2022
| Host         : DESKTOP-URQI8F5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: VGA_horizontal/h_counter_value_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA_horizontal/h_counter_value_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA_horizontal/h_counter_value_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA_horizontal/h_counter_value_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA_horizontal/h_counter_value_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA_horizontal/h_counter_value_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA_horizontal/h_counter_value_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA_horizontal/h_counter_value_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA_horizontal/h_counter_value_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: deb/register_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: deb/register_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: deb/register_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: deb/register_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.754        0.000                      0                   63        0.226        0.000                      0                   63        3.000        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out_clk_wiz_0   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out_clk_wiz_0        33.754        0.000                      0                   63        0.226        0.000                      0                   63       19.500        0.000                       0                    39  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.754ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/red_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 1.088ns (17.957%)  route 4.971ns (82.043%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.009ns = ( 37.991 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.342ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.713    -1.342    VGA_vertical/CLK
    SLICE_X85Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.419    -0.923 r  VGA_vertical/v_counter_value_reg[8]/Q
                         net (fo=20, routed)          1.543     0.620    VGA_vertical/v_counter_value[8]
    SLICE_X86Y141        LUT2 (Prop_lut2_I0_O)        0.297     0.917 r  VGA_vertical/red[3]_i_22/O
                         net (fo=1, routed)           0.670     1.587    VGA_vertical/red[3]_i_22_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I2_O)        0.124     1.711 r  VGA_vertical/red[3]_i_14/O
                         net (fo=4, routed)           0.809     2.521    VGA_vertical/v_counter_value_reg[9]_1
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     2.645 r  VGA_vertical/red[3]_i_5/O
                         net (fo=5, routed)           0.822     3.467    VGA_vertical/red[3]_i_5_n_0
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.124     3.591 r  VGA_vertical/red[3]_i_1/O
                         net (fo=4, routed)           1.126     4.717    image/red_reg[3]_0
    SLICE_X88Y134        FDRE                                         r  image/red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.590    37.991    image/clk_out
    SLICE_X88Y134        FDRE                                         r  image/red_reg[3]_lopt_replica/C
                         clock pessimism              0.623    38.614    
                         clock uncertainty           -0.098    38.516    
    SLICE_X88Y134        FDRE (Setup_fdre_C_D)       -0.045    38.471    image/red_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -4.717    
  -------------------------------------------------------------------
                         slack                                 33.754    

Slack (MET) :             33.958ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 1.088ns (18.536%)  route 4.782ns (81.464%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.009ns = ( 37.991 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.342ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.713    -1.342    VGA_vertical/CLK
    SLICE_X85Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.419    -0.923 r  VGA_vertical/v_counter_value_reg[8]/Q
                         net (fo=20, routed)          1.543     0.620    VGA_vertical/v_counter_value[8]
    SLICE_X86Y141        LUT2 (Prop_lut2_I0_O)        0.297     0.917 r  VGA_vertical/red[3]_i_22/O
                         net (fo=1, routed)           0.670     1.587    VGA_vertical/red[3]_i_22_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I2_O)        0.124     1.711 r  VGA_vertical/red[3]_i_14/O
                         net (fo=4, routed)           0.809     2.521    VGA_vertical/v_counter_value_reg[9]_1
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     2.645 r  VGA_vertical/red[3]_i_5/O
                         net (fo=5, routed)           0.822     3.467    VGA_vertical/red[3]_i_5_n_0
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.124     3.591 r  VGA_vertical/red[3]_i_1/O
                         net (fo=4, routed)           0.937     4.528    image/red_reg[3]_0
    SLICE_X88Y134        FDRE                                         r  image/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.590    37.991    image/clk_out
    SLICE_X88Y134        FDRE                                         r  image/red_reg[3]/C
                         clock pessimism              0.623    38.614    
                         clock uncertainty           -0.098    38.516    
    SLICE_X88Y134        FDRE (Setup_fdre_C_D)       -0.031    38.485    image/red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                 33.958    

Slack (MET) :             33.980ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 1.088ns (18.708%)  route 4.728ns (81.292%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.342ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.713    -1.342    VGA_vertical/CLK
    SLICE_X85Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.419    -0.923 f  VGA_vertical/v_counter_value_reg[8]/Q
                         net (fo=20, routed)          1.543     0.620    VGA_vertical/v_counter_value[8]
    SLICE_X86Y141        LUT2 (Prop_lut2_I0_O)        0.297     0.917 f  VGA_vertical/red[3]_i_22/O
                         net (fo=1, routed)           0.670     1.587    VGA_vertical/red[3]_i_22_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I2_O)        0.124     1.711 f  VGA_vertical/red[3]_i_14/O
                         net (fo=4, routed)           0.809     2.521    VGA_vertical/v_counter_value_reg[9]_1
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     2.645 f  VGA_vertical/red[3]_i_5/O
                         net (fo=5, routed)           0.899     3.544    VGA_vertical/red[3]_i_5_n_0
    SLICE_X88Y142        LUT6 (Prop_lut6_I4_O)        0.124     3.668 r  VGA_vertical/blue[2]_i_1/O
                         net (fo=3, routed)           0.806     4.474    image/blue_reg[3]_4[0]
    SLICE_X89Y140        FDRE                                         r  image/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.594    37.995    image/clk_out
    SLICE_X89Y140        FDRE                                         r  image/blue_reg[2]/C
                         clock pessimism              0.623    38.618    
                         clock uncertainty           -0.098    38.520    
    SLICE_X89Y140        FDRE (Setup_fdre_C_D)       -0.067    38.453    image/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.453    
                         arrival time                          -4.474    
  -------------------------------------------------------------------
                         slack                                 33.980    

Slack (MET) :             34.122ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/blue_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 1.088ns (19.172%)  route 4.587ns (80.828%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.342ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.713    -1.342    VGA_vertical/CLK
    SLICE_X85Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.419    -0.923 f  VGA_vertical/v_counter_value_reg[8]/Q
                         net (fo=20, routed)          1.543     0.620    VGA_vertical/v_counter_value[8]
    SLICE_X86Y141        LUT2 (Prop_lut2_I0_O)        0.297     0.917 f  VGA_vertical/red[3]_i_22/O
                         net (fo=1, routed)           0.670     1.587    VGA_vertical/red[3]_i_22_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I2_O)        0.124     1.711 f  VGA_vertical/red[3]_i_14/O
                         net (fo=4, routed)           0.809     2.521    VGA_vertical/v_counter_value_reg[9]_1
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     2.645 f  VGA_vertical/red[3]_i_5/O
                         net (fo=5, routed)           0.899     3.544    VGA_vertical/red[3]_i_5_n_0
    SLICE_X88Y142        LUT6 (Prop_lut6_I4_O)        0.124     3.668 r  VGA_vertical/blue[2]_i_1/O
                         net (fo=3, routed)           0.665     4.333    image/blue_reg[3]_4[0]
    SLICE_X89Y141        FDRE                                         r  image/blue_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.595    37.996    image/clk_out
    SLICE_X89Y141        FDRE                                         r  image/blue_reg[2]_lopt_replica_2/C
                         clock pessimism              0.623    38.619    
                         clock uncertainty           -0.098    38.521    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)       -0.067    38.454    image/blue_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.454    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                 34.122    

Slack (MET) :             34.177ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 1.088ns (19.411%)  route 4.517ns (80.589%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.342ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.713    -1.342    VGA_vertical/CLK
    SLICE_X85Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.419    -0.923 r  VGA_vertical/v_counter_value_reg[8]/Q
                         net (fo=20, routed)          1.543     0.620    VGA_vertical/v_counter_value[8]
    SLICE_X86Y141        LUT2 (Prop_lut2_I0_O)        0.297     0.917 r  VGA_vertical/red[3]_i_22/O
                         net (fo=1, routed)           0.670     1.587    VGA_vertical/red[3]_i_22_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I2_O)        0.124     1.711 r  VGA_vertical/red[3]_i_14/O
                         net (fo=4, routed)           0.809     2.521    VGA_vertical/v_counter_value_reg[9]_1
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     2.645 r  VGA_vertical/red[3]_i_5/O
                         net (fo=5, routed)           0.966     3.611    VGA_vertical/red[3]_i_5_n_0
    SLICE_X89Y141        LUT6 (Prop_lut6_I3_O)        0.124     3.735 r  VGA_vertical/green[2]_i_1/O
                         net (fo=2, routed)           0.528     4.263    image/green_reg[3]_0[0]
    SLICE_X89Y141        FDRE                                         r  image/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.595    37.996    image/clk_out
    SLICE_X89Y141        FDRE                                         r  image/green_reg[2]/C
                         clock pessimism              0.623    38.619    
                         clock uncertainty           -0.098    38.521    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)       -0.081    38.440    image/green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.440    
                         arrival time                          -4.263    
  -------------------------------------------------------------------
                         slack                                 34.177    

Slack (MET) :             34.197ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/green_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 1.088ns (19.411%)  route 4.517ns (80.589%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.342ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.713    -1.342    VGA_vertical/CLK
    SLICE_X85Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.419    -0.923 r  VGA_vertical/v_counter_value_reg[8]/Q
                         net (fo=20, routed)          1.543     0.620    VGA_vertical/v_counter_value[8]
    SLICE_X86Y141        LUT2 (Prop_lut2_I0_O)        0.297     0.917 r  VGA_vertical/red[3]_i_22/O
                         net (fo=1, routed)           0.670     1.587    VGA_vertical/red[3]_i_22_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I2_O)        0.124     1.711 r  VGA_vertical/red[3]_i_14/O
                         net (fo=4, routed)           0.809     2.521    VGA_vertical/v_counter_value_reg[9]_1
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     2.645 r  VGA_vertical/red[3]_i_5/O
                         net (fo=5, routed)           0.966     3.611    VGA_vertical/red[3]_i_5_n_0
    SLICE_X89Y141        LUT6 (Prop_lut6_I3_O)        0.124     3.735 r  VGA_vertical/green[2]_i_1/O
                         net (fo=2, routed)           0.528     4.263    image/green_reg[3]_0[0]
    SLICE_X89Y141        FDRE                                         r  image/green_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.595    37.996    image/clk_out
    SLICE_X89Y141        FDRE                                         r  image/green_reg[2]_lopt_replica/C
                         clock pessimism              0.623    38.619    
                         clock uncertainty           -0.098    38.521    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)       -0.061    38.460    image/green_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                          -4.263    
  -------------------------------------------------------------------
                         slack                                 34.197    

Slack (MET) :             34.203ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/green_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 1.088ns (19.429%)  route 4.512ns (80.571%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.342ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.713    -1.342    VGA_vertical/CLK
    SLICE_X85Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.419    -0.923 r  VGA_vertical/v_counter_value_reg[8]/Q
                         net (fo=20, routed)          1.543     0.620    VGA_vertical/v_counter_value[8]
    SLICE_X86Y141        LUT2 (Prop_lut2_I0_O)        0.297     0.917 r  VGA_vertical/red[3]_i_22/O
                         net (fo=1, routed)           0.670     1.587    VGA_vertical/red[3]_i_22_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I2_O)        0.124     1.711 r  VGA_vertical/red[3]_i_14/O
                         net (fo=4, routed)           0.809     2.521    VGA_vertical/v_counter_value_reg[9]_1
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     2.645 r  VGA_vertical/red[3]_i_5/O
                         net (fo=5, routed)           0.968     3.613    VGA_vertical/red[3]_i_5_n_0
    SLICE_X89Y141        LUT6 (Prop_lut6_I3_O)        0.124     3.737 r  VGA_vertical/green[3]_i_1/O
                         net (fo=2, routed)           0.521     4.258    image/green_reg[3]_0[1]
    SLICE_X89Y142        FDRE                                         r  image/green_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.595    37.996    image/clk_out
    SLICE_X89Y142        FDRE                                         r  image/green_reg[3]_lopt_replica/C
                         clock pessimism              0.623    38.619    
                         clock uncertainty           -0.098    38.521    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)       -0.061    38.460    image/green_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                          -4.258    
  -------------------------------------------------------------------
                         slack                                 34.203    

Slack (MET) :             34.206ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/blue_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 1.088ns (19.463%)  route 4.502ns (80.537%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.342ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.713    -1.342    VGA_vertical/CLK
    SLICE_X85Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.419    -0.923 f  VGA_vertical/v_counter_value_reg[8]/Q
                         net (fo=20, routed)          1.543     0.620    VGA_vertical/v_counter_value[8]
    SLICE_X86Y141        LUT2 (Prop_lut2_I0_O)        0.297     0.917 f  VGA_vertical/red[3]_i_22/O
                         net (fo=1, routed)           0.670     1.587    VGA_vertical/red[3]_i_22_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I2_O)        0.124     1.711 f  VGA_vertical/red[3]_i_14/O
                         net (fo=4, routed)           0.809     2.521    VGA_vertical/v_counter_value_reg[9]_1
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     2.645 f  VGA_vertical/red[3]_i_5/O
                         net (fo=5, routed)           0.899     3.544    VGA_vertical/red[3]_i_5_n_0
    SLICE_X88Y142        LUT6 (Prop_lut6_I4_O)        0.124     3.668 r  VGA_vertical/blue[2]_i_1/O
                         net (fo=3, routed)           0.580     4.248    image/blue_reg[3]_4[0]
    SLICE_X89Y142        FDRE                                         r  image/blue_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.595    37.996    image/clk_out
    SLICE_X89Y142        FDRE                                         r  image/blue_reg[2]_lopt_replica/C
                         clock pessimism              0.623    38.619    
                         clock uncertainty           -0.098    38.521    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)       -0.067    38.454    image/blue_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.454    
                         arrival time                          -4.248    
  -------------------------------------------------------------------
                         slack                                 34.206    

Slack (MET) :             34.337ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/red_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 1.088ns (19.813%)  route 4.403ns (80.187%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.342ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.713    -1.342    VGA_vertical/CLK
    SLICE_X85Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.419    -0.923 r  VGA_vertical/v_counter_value_reg[8]/Q
                         net (fo=20, routed)          1.543     0.620    VGA_vertical/v_counter_value[8]
    SLICE_X86Y141        LUT2 (Prop_lut2_I0_O)        0.297     0.917 r  VGA_vertical/red[3]_i_22/O
                         net (fo=1, routed)           0.670     1.587    VGA_vertical/red[3]_i_22_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I2_O)        0.124     1.711 r  VGA_vertical/red[3]_i_14/O
                         net (fo=4, routed)           0.809     2.521    VGA_vertical/v_counter_value_reg[9]_1
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     2.645 r  VGA_vertical/red[3]_i_5/O
                         net (fo=5, routed)           0.822     3.467    VGA_vertical/red[3]_i_5_n_0
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.124     3.591 r  VGA_vertical/red[3]_i_1/O
                         net (fo=4, routed)           0.558     4.149    image/red_reg[3]_0
    SLICE_X88Y135        FDRE                                         r  image/red_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.591    37.992    image/clk_out
    SLICE_X88Y135        FDRE                                         r  image/red_reg[3]_lopt_replica_2/C
                         clock pessimism              0.623    38.615    
                         clock uncertainty           -0.098    38.517    
    SLICE_X88Y135        FDRE (Setup_fdre_C_D)       -0.031    38.486    image/red_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.486    
                         arrival time                          -4.149    
  -------------------------------------------------------------------
                         slack                                 34.337    

Slack (MET) :             34.372ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 1.088ns (20.109%)  route 4.323ns (79.891%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.342ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.713    -1.342    VGA_vertical/CLK
    SLICE_X85Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.419    -0.923 r  VGA_vertical/v_counter_value_reg[8]/Q
                         net (fo=20, routed)          1.543     0.620    VGA_vertical/v_counter_value[8]
    SLICE_X86Y141        LUT2 (Prop_lut2_I0_O)        0.297     0.917 r  VGA_vertical/red[3]_i_22/O
                         net (fo=1, routed)           0.670     1.587    VGA_vertical/red[3]_i_22_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I2_O)        0.124     1.711 r  VGA_vertical/red[3]_i_14/O
                         net (fo=4, routed)           0.809     2.521    VGA_vertical/v_counter_value_reg[9]_1
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     2.645 r  VGA_vertical/red[3]_i_5/O
                         net (fo=5, routed)           0.968     3.613    VGA_vertical/red[3]_i_5_n_0
    SLICE_X89Y141        LUT6 (Prop_lut6_I3_O)        0.124     3.737 r  VGA_vertical/green[3]_i_1/O
                         net (fo=2, routed)           0.332     4.069    image/green_reg[3]_0[1]
    SLICE_X89Y142        FDRE                                         r  image/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.595    37.996    image/clk_out
    SLICE_X89Y142        FDRE                                         r  image/green_reg[3]/C
                         clock pessimism              0.623    38.619    
                         clock uncertainty           -0.098    38.521    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)       -0.081    38.440    image/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.440    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                 34.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 VGA_horizontal/h_counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.859%)  route 0.101ns (29.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.598    -0.620    VGA_horizontal/CLK
    SLICE_X84Y138        FDRE                                         r  VGA_horizontal/h_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDRE (Prop_fdre_C_Q)         0.148    -0.472 r  VGA_horizontal/h_counter_value_reg[3]/Q
                         net (fo=14, routed)          0.101    -0.371    VGA_horizontal/h_counter_value[3]
    SLICE_X84Y138        LUT6 (Prop_lut6_I3_O)        0.098    -0.273 r  VGA_horizontal/h_counter_value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    VGA_horizontal/h_counter_value[5]_i_1_n_0
    SLICE_X84Y138        FDRE                                         r  VGA_horizontal/h_counter_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.870    -0.856    VGA_horizontal/CLK
    SLICE_X84Y138        FDRE                                         r  VGA_horizontal/h_counter_value_reg[5]/C
                         clock pessimism              0.236    -0.620    
    SLICE_X84Y138        FDRE (Hold_fdre_C_D)         0.121    -0.499    VGA_horizontal/h_counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 VGA_horizontal/h_counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.212ns (54.047%)  route 0.180ns (45.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.598    -0.620    VGA_horizontal/CLK
    SLICE_X84Y139        FDRE                                         r  VGA_horizontal/h_counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  VGA_horizontal/h_counter_value_reg[0]/Q
                         net (fo=12, routed)          0.180    -0.276    VGA_horizontal/h_counter_value[0]
    SLICE_X84Y138        LUT4 (Prop_lut4_I2_O)        0.048    -0.228 r  VGA_horizontal/h_counter_value[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    VGA_horizontal/p_0_in[3]
    SLICE_X84Y138        FDRE                                         r  VGA_horizontal/h_counter_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.870    -0.856    VGA_horizontal/CLK
    SLICE_X84Y138        FDRE                                         r  VGA_horizontal/h_counter_value_reg[3]/C
                         clock pessimism              0.252    -0.604    
    SLICE_X84Y138        FDRE (Hold_fdre_C_D)         0.131    -0.473    VGA_horizontal/h_counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 VGA_vertical/v_counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_vertical/v_counter_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.063%)  route 0.158ns (45.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.619    VGA_vertical/CLK
    SLICE_X83Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  VGA_vertical/v_counter_value_reg[1]/Q
                         net (fo=14, routed)          0.158    -0.320    VGA_vertical/v_counter_value[1]
    SLICE_X83Y141        LUT6 (Prop_lut6_I4_O)        0.045    -0.275 r  VGA_vertical/v_counter_value[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    VGA_vertical/v_counter_value[1]_i_1_n_0
    SLICE_X83Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.855    VGA_vertical/CLK
    SLICE_X83Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[1]/C
                         clock pessimism              0.236    -0.619    
    SLICE_X83Y141        FDRE (Hold_fdre_C_D)         0.092    -0.527    VGA_vertical/v_counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 VGA_horizontal/h_counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.693%)  route 0.180ns (46.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.598    -0.620    VGA_horizontal/CLK
    SLICE_X84Y139        FDRE                                         r  VGA_horizontal/h_counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  VGA_horizontal/h_counter_value_reg[0]/Q
                         net (fo=12, routed)          0.180    -0.276    VGA_horizontal/h_counter_value[0]
    SLICE_X84Y138        LUT3 (Prop_lut3_I1_O)        0.045    -0.231 r  VGA_horizontal/h_counter_value[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    VGA_horizontal/p_0_in[2]
    SLICE_X84Y138        FDRE                                         r  VGA_horizontal/h_counter_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.870    -0.856    VGA_horizontal/CLK
    SLICE_X84Y138        FDRE                                         r  VGA_horizontal/h_counter_value_reg[2]/C
                         clock pessimism              0.252    -0.604    
    SLICE_X84Y138        FDRE (Hold_fdre_C_D)         0.120    -0.484    VGA_horizontal/h_counter_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 deb/register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            deb/register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.441%)  route 0.184ns (56.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.619    deb/CLK
    SLICE_X82Y141        FDRE                                         r  deb/register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  deb/register_reg[1]/Q
                         net (fo=2, routed)           0.184    -0.295    deb/register_reg_n_0_[1]
    SLICE_X82Y141        FDRE                                         r  deb/register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.855    deb/CLK
    SLICE_X82Y141        FDRE                                         r  deb/register_reg[2]/C
                         clock pessimism              0.236    -0.619    
    SLICE_X82Y141        FDRE (Hold_fdre_C_D)         0.070    -0.549    deb/register_reg[2]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_horizontal/h_counter_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.227ns (63.939%)  route 0.128ns (36.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.619    VGA_horizontal/CLK
    SLICE_X83Y140        FDRE                                         r  VGA_horizontal/h_counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y140        FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  VGA_horizontal/h_counter_value_reg[7]/Q
                         net (fo=22, routed)          0.128    -0.363    VGA_horizontal/h_counter_value[7]
    SLICE_X83Y140        LUT6 (Prop_lut6_I5_O)        0.099    -0.264 r  VGA_horizontal/h_counter_value[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    VGA_horizontal/p_0_in[8]
    SLICE_X83Y140        FDRE                                         r  VGA_horizontal/h_counter_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.855    VGA_horizontal/CLK
    SLICE_X83Y140        FDRE                                         r  VGA_horizontal/h_counter_value_reg[8]/C
                         clock pessimism              0.236    -0.619    
    SLICE_X83Y140        FDRE (Hold_fdre_C_D)         0.092    -0.527    VGA_horizontal/h_counter_value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 VGA_horizontal/h_counter_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.327%)  route 0.204ns (52.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.619    VGA_horizontal/CLK
    SLICE_X83Y140        FDRE                                         r  VGA_horizontal/h_counter_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  VGA_horizontal/h_counter_value_reg[6]/Q
                         net (fo=25, routed)          0.204    -0.274    VGA_horizontal/h_counter_value[6]
    SLICE_X83Y140        LUT5 (Prop_lut5_I1_O)        0.042    -0.232 r  VGA_horizontal/h_counter_value[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    VGA_horizontal/p_0_in[7]
    SLICE_X83Y140        FDRE                                         r  VGA_horizontal/h_counter_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.855    VGA_horizontal/CLK
    SLICE_X83Y140        FDRE                                         r  VGA_horizontal/h_counter_value_reg[7]/C
                         clock pessimism              0.236    -0.619    
    SLICE_X83Y140        FDRE (Hold_fdre_C_D)         0.107    -0.512    VGA_horizontal/h_counter_value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 VGA_horizontal/h_counter_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.732%)  route 0.204ns (52.268%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.619    VGA_horizontal/CLK
    SLICE_X83Y140        FDRE                                         r  VGA_horizontal/h_counter_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  VGA_horizontal/h_counter_value_reg[6]/Q
                         net (fo=25, routed)          0.204    -0.274    VGA_horizontal/h_counter_value[6]
    SLICE_X83Y140        LUT4 (Prop_lut4_I0_O)        0.045    -0.229 r  VGA_horizontal/h_counter_value[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    VGA_horizontal/p_0_in[6]
    SLICE_X83Y140        FDRE                                         r  VGA_horizontal/h_counter_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.855    VGA_horizontal/CLK
    SLICE_X83Y140        FDRE                                         r  VGA_horizontal/h_counter_value_reg[6]/C
                         clock pessimism              0.236    -0.619    
    SLICE_X83Y140        FDRE (Hold_fdre_C_D)         0.091    -0.528    VGA_horizontal/h_counter_value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 VGA_vertical/v_counter_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_vertical/v_counter_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.187ns (44.646%)  route 0.232ns (55.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.619    VGA_vertical/CLK
    SLICE_X85Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  VGA_vertical/v_counter_value_reg[6]/Q
                         net (fo=16, routed)          0.232    -0.246    VGA_vertical/v_counter_value[6]
    SLICE_X85Y141        LUT4 (Prop_lut4_I2_O)        0.046    -0.200 r  VGA_vertical/v_counter_value[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    VGA_vertical/v_counter_value[7]_i_1_n_0
    SLICE_X85Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.855    VGA_vertical/CLK
    SLICE_X85Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[7]/C
                         clock pessimism              0.236    -0.619    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.107    -0.512    VGA_vertical/v_counter_value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 deb/register_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            deb/register_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.986%)  route 0.251ns (64.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.619    deb/CLK
    SLICE_X82Y141        FDRE                                         r  deb/register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  deb/register_reg[2]/Q
                         net (fo=2, routed)           0.251    -0.227    deb/register_reg_n_0_[2]
    SLICE_X82Y141        FDRE                                         r  deb/register_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.855    deb/CLK
    SLICE_X82Y141        FDRE                                         r  deb/register_reg[3]/C
                         clock pessimism              0.236    -0.619    
    SLICE_X82Y141        FDRE (Hold_fdre_C_D)         0.072    -0.547    deb/register_reg[3]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_Clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   VGA_Clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X84Y139    VGA_horizontal/h_counter_value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X84Y139    VGA_horizontal/h_counter_value_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X84Y138    VGA_horizontal/h_counter_value_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X84Y138    VGA_horizontal/h_counter_value_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X84Y139    VGA_horizontal/h_counter_value_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X84Y138    VGA_horizontal/h_counter_value_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X83Y140    VGA_horizontal/h_counter_value_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X83Y140    VGA_horizontal/h_counter_value_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y139    VGA_horizontal/h_counter_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y139    VGA_horizontal/h_counter_value_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y138    VGA_horizontal/h_counter_value_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y138    VGA_horizontal/h_counter_value_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y139    VGA_horizontal/h_counter_value_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y138    VGA_horizontal/h_counter_value_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y138    VGA_horizontal/h_counter_value_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y140    image/blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y142    image/blue_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y141    image/blue_reg[2]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y139    VGA_horizontal/h_counter_value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y139    VGA_horizontal/h_counter_value_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y138    VGA_horizontal/h_counter_value_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y138    VGA_horizontal/h_counter_value_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y139    VGA_horizontal/h_counter_value_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y138    VGA_horizontal/h_counter_value_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y140    VGA_horizontal/h_counter_value_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y140    VGA_horizontal/h_counter_value_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y140    VGA_horizontal/h_counter_value_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y138    VGA_horizontal/h_counter_value_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_Clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   VGA_Clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKFBOUT



