Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Tue Jun 21 00:24:47 2016
| Host         : menorca running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.600        0.000                      0                22552        0.022        0.000                      0                22552        4.020        0.000                       0                 12518  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.600        0.000                      0                18799        0.022        0.000                      0                18799        4.020        0.000                       0                 12518  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.263        0.000                      0                 3753        0.734        0.000                      0                 3753  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel11_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core2/conv/tree/r_sum17_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.381ns  (logic 5.573ns (59.409%)  route 3.808ns (40.591%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 12.893 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.702     2.996    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aclk
    SLICE_X62Y80         FDCE                                         r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel11_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDCE (Prop_fdce_C_Q)         0.518     3.514 r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel11_reg[12]/Q
                         net (fo=8, routed)           2.192     5.706    design_1_i/myip_0/inst/top0/core2/conv/tree/r_pixel11_reg[15]_rep[12]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[12]_P[9])
                                                      3.841     9.547 r  design_1_i/myip_0/inst/top0/core2/conv/tree/pro11/P[9]
                         net (fo=2, routed)           1.616    11.163    design_1_i/myip_0/inst/top0/core2/conv/tree/pro_short11[1]
    SLICE_X66Y104        LUT2 (Prop_lut2_I0_O)        0.124    11.287 r  design_1_i/myip_0/inst/top0/core2/conv/tree/r_sum17[3]_i_4/O
                         net (fo=1, routed)           0.000    11.287    design_1_i/myip_0/inst/top0/core2/conv/tree/r_sum17[3]_i_4_n_0
    SLICE_X66Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.820 r  design_1_i/myip_0/inst/top0/core2/conv/tree/r_sum17_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.820    design_1_i/myip_0/inst/top0/core2/conv/tree/r_sum17_reg[3]_i_1_n_0
    SLICE_X66Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.937 r  design_1_i/myip_0/inst/top0/core2/conv/tree/r_sum17_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.937    design_1_i/myip_0/inst/top0/core2/conv/tree/r_sum17_reg[7]_i_1_n_0
    SLICE_X66Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.054 r  design_1_i/myip_0/inst/top0/core2/conv/tree/r_sum17_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.054    design_1_i/myip_0/inst/top0/core2/conv/tree/r_sum17_reg[11]_i_1_n_0
    SLICE_X66Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.377 r  design_1_i/myip_0/inst/top0/core2/conv/tree/r_sum17_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.377    design_1_i/myip_0/inst/top0/core2/conv/tree/sum17[13]
    SLICE_X66Y107        FDRE                                         r  design_1_i/myip_0/inst/top0/core2/conv/tree/r_sum17_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.714    12.893    design_1_i/myip_0/inst/top0/core2/conv/tree/s_axi_aclk
    SLICE_X66Y107        FDRE                                         r  design_1_i/myip_0/inst/top0/core2/conv/tree/r_sum17_reg[13]/C
                         clock pessimism              0.129    13.022    
                         clock uncertainty           -0.154    12.868    
    SLICE_X66Y107        FDRE (Setup_fdre_C_D)        0.109    12.977    design_1_i/myip_0/inst/top0/core2/conv/tree/r_sum17_reg[13]
  -------------------------------------------------------------------
                         required time                         12.977    
                         arrival time                         -12.377    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel6_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum15_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 5.553ns (62.655%)  route 3.310ns (37.345%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.974     3.268    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aclk
    SLICE_X92Y107        FDCE                                         r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel6_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y107        FDCE (Prop_fdce_C_Q)         0.518     3.786 r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel6_reg[15]/Q
                         net (fo=60, routed)          2.534     6.320    design_1_i/myip_0/inst/top0/core3/conv/tree/r_pixel6_reg[15][15]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[27]_P[8])
                                                      3.841    10.161 r  design_1_i/myip_0/inst/top0/core3/conv/tree/pro6/P[8]
                         net (fo=1, routed)           0.776    10.937    design_1_i/myip_0/inst/top0/core3/conv/tree/pro_short6[0]
    SLICE_X38Y82         LUT2 (Prop_lut2_I1_O)        0.124    11.061 r  design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum15[3]_i_5/O
                         net (fo=1, routed)           0.000    11.061    design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum15[3]_i_5_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.574 r  design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum15_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.574    design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum15_reg[3]_i_1_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.691 r  design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum15_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.691    design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum15_reg[7]_i_1_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.808 r  design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum15_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.808    design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum15_reg[11]_i_1_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.131 r  design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum15_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.131    design_1_i/myip_0/inst/top0/core3/conv/tree/sum15[13]
    SLICE_X38Y85         FDRE                                         r  design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum15_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.474    12.653    design_1_i/myip_0/inst/top0/core3/conv/tree/s_axi_aclk
    SLICE_X38Y85         FDRE                                         r  design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum15_reg[13]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X38Y85         FDRE (Setup_fdre_C_D)        0.109    12.737    design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum15_reg[13]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -12.131    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel11_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core2/conv/tree/r_sum17_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.373ns  (logic 5.565ns (59.375%)  route 3.808ns (40.625%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 12.893 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.702     2.996    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aclk
    SLICE_X62Y80         FDCE                                         r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel11_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDCE (Prop_fdce_C_Q)         0.518     3.514 r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel11_reg[12]/Q
                         net (fo=8, routed)           2.192     5.706    design_1_i/myip_0/inst/top0/core2/conv/tree/r_pixel11_reg[15]_rep[12]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[12]_P[9])
                                                      3.841     9.547 r  design_1_i/myip_0/inst/top0/core2/conv/tree/pro11/P[9]
                         net (fo=2, routed)           1.616    11.163    design_1_i/myip_0/inst/top0/core2/conv/tree/pro_short11[1]
    SLICE_X66Y104        LUT2 (Prop_lut2_I0_O)        0.124    11.287 r  design_1_i/myip_0/inst/top0/core2/conv/tree/r_sum17[3]_i_4/O
                         net (fo=1, routed)           0.000    11.287    design_1_i/myip_0/inst/top0/core2/conv/tree/r_sum17[3]_i_4_n_0
    SLICE_X66Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.820 r  design_1_i/myip_0/inst/top0/core2/conv/tree/r_sum17_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.820    design_1_i/myip_0/inst/top0/core2/conv/tree/r_sum17_reg[3]_i_1_n_0
    SLICE_X66Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.937 r  design_1_i/myip_0/inst/top0/core2/conv/tree/r_sum17_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.937    design_1_i/myip_0/inst/top0/core2/conv/tree/r_sum17_reg[7]_i_1_n_0
    SLICE_X66Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.054 r  design_1_i/myip_0/inst/top0/core2/conv/tree/r_sum17_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.054    design_1_i/myip_0/inst/top0/core2/conv/tree/r_sum17_reg[11]_i_1_n_0
    SLICE_X66Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.369 r  design_1_i/myip_0/inst/top0/core2/conv/tree/r_sum17_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.369    design_1_i/myip_0/inst/top0/core2/conv/tree/sum17[15]
    SLICE_X66Y107        FDRE                                         r  design_1_i/myip_0/inst/top0/core2/conv/tree/r_sum17_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.714    12.893    design_1_i/myip_0/inst/top0/core2/conv/tree/s_axi_aclk
    SLICE_X66Y107        FDRE                                         r  design_1_i/myip_0/inst/top0/core2/conv/tree/r_sum17_reg[15]/C
                         clock pessimism              0.129    13.022    
                         clock uncertainty           -0.154    12.868    
    SLICE_X66Y107        FDRE (Setup_fdre_C_D)        0.109    12.977    design_1_i/myip_0/inst/top0/core2/conv/tree/r_sum17_reg[15]
  -------------------------------------------------------------------
                         required time                         12.977    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel6_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum15_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 5.545ns (62.622%)  route 3.310ns (37.378%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.974     3.268    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aclk
    SLICE_X92Y107        FDCE                                         r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel6_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y107        FDCE (Prop_fdce_C_Q)         0.518     3.786 r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel6_reg[15]/Q
                         net (fo=60, routed)          2.534     6.320    design_1_i/myip_0/inst/top0/core3/conv/tree/r_pixel6_reg[15][15]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[27]_P[8])
                                                      3.841    10.161 r  design_1_i/myip_0/inst/top0/core3/conv/tree/pro6/P[8]
                         net (fo=1, routed)           0.776    10.937    design_1_i/myip_0/inst/top0/core3/conv/tree/pro_short6[0]
    SLICE_X38Y82         LUT2 (Prop_lut2_I1_O)        0.124    11.061 r  design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum15[3]_i_5/O
                         net (fo=1, routed)           0.000    11.061    design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum15[3]_i_5_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.574 r  design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum15_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.574    design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum15_reg[3]_i_1_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.691 r  design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum15_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.691    design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum15_reg[7]_i_1_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.808 r  design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum15_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.808    design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum15_reg[11]_i_1_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.123 r  design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum15_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.123    design_1_i/myip_0/inst/top0/core3/conv/tree/sum15[15]
    SLICE_X38Y85         FDRE                                         r  design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum15_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.474    12.653    design_1_i/myip_0/inst/top0/core3/conv/tree/s_axi_aclk
    SLICE_X38Y85         FDRE                                         r  design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum15_reg[15]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X38Y85         FDRE (Setup_fdre_C_D)        0.109    12.737    design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum15_reg[15]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -12.123    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel9_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core0/conv/tree/r_sum16_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.276ns  (logic 5.491ns (59.197%)  route 3.785ns (40.803%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.708     3.002    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aclk
    SLICE_X84Y79         FDCE                                         r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y79         FDCE (Prop_fdce_C_Q)         0.456     3.458 r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel9_reg[1]/Q
                         net (fo=8, routed)           2.804     6.262    design_1_i/myip_0/inst/top0/core0/conv/tree/pro9_0[1]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[1]_P[8])
                                                      3.841    10.103 r  design_1_i/myip_0/inst/top0/core0/conv/tree/pro9/P[8]
                         net (fo=2, routed)           0.981    11.084    design_1_i/myip_0/inst/top0/core0/conv/tree/pro_short9[0]
    SLICE_X36Y117        LUT2 (Prop_lut2_I0_O)        0.124    11.208 r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_sum16[3]_i_5/O
                         net (fo=1, routed)           0.000    11.208    design_1_i/myip_0/inst/top0/core0/conv/tree/r_sum16[3]_i_5_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.721 r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_sum16_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.721    design_1_i/myip_0/inst/top0/core0/conv/tree/r_sum16_reg[3]_i_1_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.838 r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_sum16_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.838    design_1_i/myip_0/inst/top0/core0/conv/tree/r_sum16_reg[7]_i_1_n_0
    SLICE_X36Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.955 r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_sum16_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.955    design_1_i/myip_0/inst/top0/core0/conv/tree/r_sum16_reg[11]_i_1_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.278 r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_sum16_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.278    design_1_i/myip_0/inst/top0/core0/conv/tree/sum16[13]
    SLICE_X36Y120        FDRE                                         r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_sum16_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.642    12.821    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aclk
    SLICE_X36Y120        FDRE                                         r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_sum16_reg[13]/C
                         clock pessimism              0.129    12.950    
                         clock uncertainty           -0.154    12.796    
    SLICE_X36Y120        FDRE (Setup_fdre_C_D)        0.109    12.905    design_1_i/myip_0/inst/top0/core0/conv/tree/r_sum16_reg[13]
  -------------------------------------------------------------------
                         required time                         12.905    
                         arrival time                         -12.278    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel8_reg[15]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum16_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.975ns  (logic 5.577ns (62.136%)  route 3.398ns (37.864%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 12.822 - 10.000 ) 
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.973     3.267    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aclk
    SLICE_X92Y110        FDCE                                         r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel8_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y110        FDCE (Prop_fdce_C_Q)         0.518     3.785 r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel8_reg[15]_rep/Q
                         net (fo=60, routed)          2.458     6.243    design_1_i/myip_0/inst/top0/core4/conv/tree/r_pixel8_reg[15]_rep[15]
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_A[28]_P[8])
                                                      3.841    10.084 r  design_1_i/myip_0/inst/top0/core4/conv/tree/pro8/P[8]
                         net (fo=1, routed)           0.941    11.024    design_1_i/myip_0/inst/top0/core4/conv/tree/pro_short8[0]
    SLICE_X35Y117        LUT2 (Prop_lut2_I1_O)        0.124    11.148 r  design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum16[3]_i_5/O
                         net (fo=1, routed)           0.000    11.148    design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum16[3]_i_5_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.680 r  design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum16_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.680    design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum16_reg[3]_i_1_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.794 r  design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum16_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.794    design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum16_reg[7]_i_1_n_0
    SLICE_X35Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.908 r  design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum16_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.908    design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum16_reg[11]_i_1_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.242 r  design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum16_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.242    design_1_i/myip_0/inst/top0/core4/conv/tree/sum16[13]
    SLICE_X35Y120        FDRE                                         r  design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum16_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.643    12.822    design_1_i/myip_0/inst/top0/core4/conv/tree/s_axi_aclk
    SLICE_X35Y120        FDRE                                         r  design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum16_reg[13]/C
                         clock pessimism              0.147    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X35Y120        FDRE (Setup_fdre_C_D)        0.062    12.877    design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum16_reg[13]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                         -12.242    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel9_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core0/conv/tree/r_sum16_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.268ns  (logic 5.483ns (59.162%)  route 3.785ns (40.838%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.708     3.002    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aclk
    SLICE_X84Y79         FDCE                                         r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y79         FDCE (Prop_fdce_C_Q)         0.456     3.458 r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel9_reg[1]/Q
                         net (fo=8, routed)           2.804     6.262    design_1_i/myip_0/inst/top0/core0/conv/tree/pro9_0[1]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[1]_P[8])
                                                      3.841    10.103 r  design_1_i/myip_0/inst/top0/core0/conv/tree/pro9/P[8]
                         net (fo=2, routed)           0.981    11.084    design_1_i/myip_0/inst/top0/core0/conv/tree/pro_short9[0]
    SLICE_X36Y117        LUT2 (Prop_lut2_I0_O)        0.124    11.208 r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_sum16[3]_i_5/O
                         net (fo=1, routed)           0.000    11.208    design_1_i/myip_0/inst/top0/core0/conv/tree/r_sum16[3]_i_5_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.721 r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_sum16_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.721    design_1_i/myip_0/inst/top0/core0/conv/tree/r_sum16_reg[3]_i_1_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.838 r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_sum16_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.838    design_1_i/myip_0/inst/top0/core0/conv/tree/r_sum16_reg[7]_i_1_n_0
    SLICE_X36Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.955 r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_sum16_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.955    design_1_i/myip_0/inst/top0/core0/conv/tree/r_sum16_reg[11]_i_1_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.270 r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_sum16_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.270    design_1_i/myip_0/inst/top0/core0/conv/tree/sum16[15]
    SLICE_X36Y120        FDRE                                         r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_sum16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.642    12.821    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aclk
    SLICE_X36Y120        FDRE                                         r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_sum16_reg[15]/C
                         clock pessimism              0.129    12.950    
                         clock uncertainty           -0.154    12.796    
    SLICE_X36Y120        FDRE (Setup_fdre_C_D)        0.109    12.905    design_1_i/myip_0/inst/top0/core0/conv/tree/r_sum16_reg[15]
  -------------------------------------------------------------------
                         required time                         12.905    
                         arrival time                         -12.270    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel13_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum18_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 5.374ns (58.012%)  route 3.890ns (41.988%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.721     3.015    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aclk
    SLICE_X84Y54         FDCE                                         r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel13_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y54         FDCE (Prop_fdce_C_Q)         0.456     3.471 r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel13_reg[6]/Q
                         net (fo=8, routed)           2.875     6.346    design_1_i/myip_0/inst/top0/core4/conv/tree/r_pixel13_reg[15]_rep[6]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_A[6]_P[12])
                                                      3.841    10.187 r  design_1_i/myip_0/inst/top0/core4/conv/tree/pro13/P[12]
                         net (fo=2, routed)           1.014    11.202    design_1_i/myip_0/inst/top0/core4/conv/tree/pro_short13[4]
    SLICE_X36Y103        LUT2 (Prop_lut2_I0_O)        0.124    11.326 r  design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum18[7]_i_5/O
                         net (fo=1, routed)           0.000    11.326    design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum18[7]_i_5_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.839 r  design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum18_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.839    design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum18_reg[7]_i_1_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.956 r  design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum18_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.956    design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum18_reg[11]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.279 r  design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum18_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.279    design_1_i/myip_0/inst/top0/core4/conv/tree/sum18[13]
    SLICE_X36Y105        FDRE                                         r  design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum18_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.653    12.832    design_1_i/myip_0/inst/top0/core4/conv/tree/s_axi_aclk
    SLICE_X36Y105        FDRE                                         r  design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum18_reg[13]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X36Y105        FDRE (Setup_fdre_C_D)        0.109    12.916    design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum18_reg[13]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel16_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum20_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 5.533ns (59.577%)  route 3.754ns (40.423%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.642     2.936    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aclk
    SLICE_X52Y28         FDCE                                         r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel16_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDCE (Prop_fdce_C_Q)         0.456     3.392 r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel16_reg[1]/Q
                         net (fo=8, routed)           2.223     5.615    design_1_i/myip_0/inst/top0/core3/conv/tree/A[1]
    DSP48_X4Y5           DSP48E1 (Prop_dsp48e1_A[1]_P[9])
                                                      3.841     9.456 r  design_1_i/myip_0/inst/top0/core3/conv/tree/pro16/P[9]
                         net (fo=1, routed)           1.531    10.987    design_1_i/myip_0/inst/top0/core3/conv/tree/pro_short16[1]
    SLICE_X70Y16         LUT2 (Prop_lut2_I1_O)        0.124    11.111 r  design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum20[3]_i_4/O
                         net (fo=1, routed)           0.000    11.111    design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum20[3]_i_4_n_0
    SLICE_X70Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.661 r  design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum20_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.661    design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum20_reg[3]_i_1_n_0
    SLICE_X70Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.775 r  design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum20_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.775    design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum20_reg[7]_i_1_n_0
    SLICE_X70Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.889 r  design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum20_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.889    design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum20_reg[11]_i_1_n_0
    SLICE_X70Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.223 r  design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum20_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.223    design_1_i/myip_0/inst/top0/core3/conv/tree/sum20[13]
    SLICE_X70Y19         FDRE                                         r  design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum20_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.547    12.726    design_1_i/myip_0/inst/top0/core3/conv/tree/s_axi_aclk
    SLICE_X70Y19         FDRE                                         r  design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum20_reg[13]/C
                         clock pessimism              0.230    12.956    
                         clock uncertainty           -0.154    12.802    
    SLICE_X70Y19         FDRE (Setup_fdre_C_D)        0.062    12.864    design_1_i/myip_0/inst/top0/core3/conv/tree/r_sum20_reg[13]
  -------------------------------------------------------------------
                         required time                         12.864    
                         arrival time                         -12.223    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel13_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum18_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.256ns  (logic 5.366ns (57.976%)  route 3.890ns (42.024%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.721     3.015    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aclk
    SLICE_X84Y54         FDCE                                         r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel13_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y54         FDCE (Prop_fdce_C_Q)         0.456     3.471 r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel13_reg[6]/Q
                         net (fo=8, routed)           2.875     6.346    design_1_i/myip_0/inst/top0/core4/conv/tree/r_pixel13_reg[15]_rep[6]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_A[6]_P[12])
                                                      3.841    10.187 r  design_1_i/myip_0/inst/top0/core4/conv/tree/pro13/P[12]
                         net (fo=2, routed)           1.014    11.202    design_1_i/myip_0/inst/top0/core4/conv/tree/pro_short13[4]
    SLICE_X36Y103        LUT2 (Prop_lut2_I0_O)        0.124    11.326 r  design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum18[7]_i_5/O
                         net (fo=1, routed)           0.000    11.326    design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum18[7]_i_5_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.839 r  design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum18_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.839    design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum18_reg[7]_i_1_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.956 r  design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum18_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.956    design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum18_reg[11]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.271 r  design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum18_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.271    design_1_i/myip_0/inst/top0/core4/conv/tree/sum18[15]
    SLICE_X36Y105        FDRE                                         r  design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum18_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.653    12.832    design_1_i/myip_0/inst/top0/core4/conv/tree/s_axi_aclk
    SLICE_X36Y105        FDRE                                         r  design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum18_reg[15]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X36Y105        FDRE (Setup_fdre_C_D)        0.109    12.916    design_1_i/myip_0/inst/top0/core4/conv/tree/r_sum18_reg[15]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                         -12.271    
  -------------------------------------------------------------------
                         slack                                  0.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/top0/buf_pix/r_pix3_3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/buf_pix/r_pix3_2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.822%)  route 0.213ns (60.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.556     0.891    design_1_i/myip_0/inst/top0/buf_pix/s_axi_aclk
    SLICE_X48Y33         FDRE                                         r  design_1_i/myip_0/inst/top0/buf_pix/r_pix3_3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/myip_0/inst/top0/buf_pix/r_pix3_3_reg[9]/Q
                         net (fo=2, routed)           0.213     1.246    design_1_i/myip_0/inst/top0/buf_pix/r_pix3_2_reg[15]_0[9]
    SLICE_X53Y33         FDRE                                         r  design_1_i/myip_0/inst/top0/buf_pix/r_pix3_2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.818     1.184    design_1_i/myip_0/inst/top0/buf_pix/s_axi_aclk
    SLICE_X53Y33         FDRE                                         r  design_1_i/myip_0/inst/top0/buf_pix/r_pix3_2_reg[9]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X53Y33         FDRE (Hold_fdre_C_D)         0.075     1.224    design_1_i/myip_0/inst/top0/buf_pix/r_pix3_2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.806%)  route 0.174ns (55.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.174     1.307    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/top0/core7/conv/tree/r_sum15_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core7/conv/tree/r_sum7_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.398ns (82.779%)  route 0.083ns (17.221%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.608     0.944    design_1_i/myip_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X94Y99         FDRE                                         r  design_1_i/myip_0/inst/top0/core7/conv/tree/r_sum15_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y99         FDRE (Prop_fdre_C_Q)         0.164     1.108 r  design_1_i/myip_0/inst/top0/core7/conv/tree/r_sum15_reg[4]/Q
                         net (fo=2, routed)           0.082     1.190    design_1_i/myip_0/inst/top0/core7/conv/tree/r_sum15[4]
    SLICE_X95Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.180     1.370 r  design_1_i/myip_0/inst/top0/core7/conv/tree/r_sum7_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.370    design_1_i/myip_0/inst/top0/core7/conv/tree/r_sum7_reg[7]_i_1_n_0
    SLICE_X95Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.424 r  design_1_i/myip_0/inst/top0/core7/conv/tree/r_sum7_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.424    design_1_i/myip_0/inst/top0/core7/conv/tree/sum7[8]
    SLICE_X95Y100        FDRE                                         r  design_1_i/myip_0/inst/top0/core7/conv/tree/r_sum7_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.964     1.330    design_1_i/myip_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X95Y100        FDRE                                         r  design_1_i/myip_0/inst/top0/core7/conv/tree/r_sum7_reg[8]/C
                         clock pessimism             -0.035     1.295    
    SLICE_X95Y100        FDRE (Hold_fdre_C_D)         0.105     1.400    design_1_i/myip_0/inst/top0/core7/conv/tree/r_sum7_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/top0/buf_pix/r_pix3_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel17_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.142%)  route 0.169ns (56.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.551     0.887    design_1_i/myip_0/inst/top0/buf_pix/s_axi_aclk
    SLICE_X48Y28         FDRE                                         r  design_1_i/myip_0/inst/top0/buf_pix/r_pix3_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  design_1_i/myip_0/inst/top0/buf_pix/r_pix3_2_reg[2]/Q
                         net (fo=2, routed)           0.169     1.183    design_1_i/myip_0/inst/top0/core0/conv/tree/r_pix3_2_reg[15][2]
    SLICE_X51Y28         FDCE                                         r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel17_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.813     1.179    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aclk
    SLICE_X51Y28         FDCE                                         r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel17_reg[2]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X51Y28         FDCE (Hold_fdce_C_D)         0.012     1.156    design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel17_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/top0/core7/feat_accum/total_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core7/buf_feat/r_pix1_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.235%)  route 0.209ns (59.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.591     0.927    design_1_i/myip_0/inst/top0/core7/feat_accum/s_axi_aclk
    SLICE_X31Y49         FDRE                                         r  design_1_i/myip_0/inst/top0/core7/feat_accum/total_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/myip_0/inst/top0/core7/feat_accum/total_reg[8]/Q
                         net (fo=1, routed)           0.209     1.277    design_1_i/myip_0/inst/top0/core7/buf_feat/Q[8]
    SLICE_X29Y51         FDRE                                         r  design_1_i/myip_0/inst/top0/core7/buf_feat/r_pix1_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.845     1.211    design_1_i/myip_0/inst/top0/core7/buf_feat/s_axi_aclk
    SLICE_X29Y51         FDRE                                         r  design_1_i/myip_0/inst/top0/core7/buf_feat/r_pix1_1_reg[8]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.066     1.247    design_1_i/myip_0/inst/top0/core7/buf_feat/r_pix1_1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/top0/core7/conv/tree/r_sum15_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core7/conv/tree/r_sum7_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.409ns (83.164%)  route 0.083ns (16.836%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.608     0.944    design_1_i/myip_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X94Y99         FDRE                                         r  design_1_i/myip_0/inst/top0/core7/conv/tree/r_sum15_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y99         FDRE (Prop_fdre_C_Q)         0.164     1.108 r  design_1_i/myip_0/inst/top0/core7/conv/tree/r_sum15_reg[4]/Q
                         net (fo=2, routed)           0.082     1.190    design_1_i/myip_0/inst/top0/core7/conv/tree/r_sum15[4]
    SLICE_X95Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.180     1.370 r  design_1_i/myip_0/inst/top0/core7/conv/tree/r_sum7_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.370    design_1_i/myip_0/inst/top0/core7/conv/tree/r_sum7_reg[7]_i_1_n_0
    SLICE_X95Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.435 r  design_1_i/myip_0/inst/top0/core7/conv/tree/r_sum7_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.435    design_1_i/myip_0/inst/top0/core7/conv/tree/sum7[10]
    SLICE_X95Y100        FDRE                                         r  design_1_i/myip_0/inst/top0/core7/conv/tree/r_sum7_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.964     1.330    design_1_i/myip_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X95Y100        FDRE                                         r  design_1_i/myip_0/inst/top0/core7/conv/tree/r_sum7_reg[10]/C
                         clock pessimism             -0.035     1.295    
    SLICE_X95Y100        FDRE (Hold_fdre_C_D)         0.105     1.400    design_1_i/myip_0/inst/top0/core7/conv/tree/r_sum7_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/top0/core4/conv/wreg/r_weight15_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core4/conv/wreg/r_weight14_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.091%)  route 0.200ns (54.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.563     0.899    design_1_i/myip_0/inst/top0/core4/conv/wreg/s_axi_aclk
    SLICE_X38Y47         FDRE                                         r  design_1_i/myip_0/inst/top0/core4/conv/wreg/r_weight15_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/myip_0/inst/top0/core4/conv/wreg/r_weight15_reg[9]/Q
                         net (fo=2, routed)           0.200     1.262    design_1_i/myip_0/inst/top0/core4/conv/wreg/r_weight14_reg[15]_0[9]
    SLICE_X37Y54         FDRE                                         r  design_1_i/myip_0/inst/top0/core4/conv/wreg/r_weight14_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.824     1.190    design_1_i/myip_0/inst/top0/core4/conv/wreg/s_axi_aclk
    SLICE_X37Y54         FDRE                                         r  design_1_i/myip_0/inst/top0/core4/conv/wreg/r_weight14_reg[9]/C
                         clock pessimism             -0.030     1.160    
    SLICE_X37Y54         FDRE (Hold_fdre_C_D)         0.066     1.226    design_1_i/myip_0/inst/top0/core4/conv/wreg/r_weight14_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/top0/core2/pool/r_max_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/mem_output2/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.565%)  route 0.245ns (63.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.310ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.638     0.974    design_1_i/myip_0/inst/top0/core2/pool/s_axi_aclk
    SLICE_X33Y110        FDRE                                         r  design_1_i/myip_0/inst/top0/core2/pool/r_max_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/myip_0/inst/top0/core2/pool/r_max_reg[2]/Q
                         net (fo=1, routed)           0.245     1.360    design_1_i/myip_0/inst/top0/mem_output2/Q[2]
    RAMB18_X2Y47         RAMB18E1                                     r  design_1_i/myip_0/inst/top0/mem_output2/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.944     1.310    design_1_i/myip_0/inst/top0/mem_output2/s_axi_aclk
    RAMB18_X2Y47         RAMB18E1                                     r  design_1_i/myip_0/inst/top0/mem_output2/mem_reg/CLKARDCLK
                         clock pessimism             -0.285     1.025    
    RAMB18_X2Y47         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.321    design_1_i/myip_0/inst/top0/mem_output2/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/top0/core7/feat_accum/total_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core7/buf_feat/r_pix1_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.886%)  route 0.222ns (61.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.591     0.927    design_1_i/myip_0/inst/top0/core7/feat_accum/s_axi_aclk
    SLICE_X31Y49         FDRE                                         r  design_1_i/myip_0/inst/top0/core7/feat_accum/total_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/myip_0/inst/top0/core7/feat_accum/total_reg[10]/Q
                         net (fo=1, routed)           0.222     1.289    design_1_i/myip_0/inst/top0/core7/buf_feat/Q[10]
    SLICE_X29Y51         FDRE                                         r  design_1_i/myip_0/inst/top0/core7/buf_feat/r_pix1_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.845     1.211    design_1_i/myip_0/inst/top0/core7/buf_feat/s_axi_aclk
    SLICE_X29Y51         FDRE                                         r  design_1_i/myip_0/inst/top0/core7/buf_feat/r_pix1_1_reg[10]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.070     1.251    design_1_i/myip_0/inst/top0/core7/buf_feat/r_pix1_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.664%)  route 0.175ns (55.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.175     1.308    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y30  design_1_i/myip_0/core0/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y30  design_1_i/myip_0/core0/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y21  design_1_i/myip_0/core1/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y21  design_1_i/myip_0/core1/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y26  design_1_i/myip_0/core2/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y26  design_1_i/myip_0/core2/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y20  design_1_i/myip_0/core3/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y20  design_1_i/myip_0/core3/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y27  design_1_i/myip_0/core4/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y27  design_1_i/myip_0/core4/mem_feat/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y81  design_1_i/myip_0/inst/top0/ctrl/r_ack_d8_reg_srl8___inst_top0_ctrl_r_ack_d8_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y81  design_1_i/myip_0/inst/top0/ctrl/r_conv_we_d4_reg_srl4___inst_top0_ctrl_r_ack_d4_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y81  design_1_i/myip_0/inst/top0/ctrl/r_feat_rst_d4_reg_srl4___inst_top0_ctrl_r_ack_d4_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y78  design_1_i/myip_0/inst/top0/ctrl/r_feat_we_d4_reg_srl4___inst_top0_ctrl_r_ack_d4_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y81  design_1_i/myip_0/inst/top0/ctrl/r_pool_we_d6_reg_srl6___inst_top0_ctrl_r_ack_d6_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y78  design_1_i/myip_0/inst/top0/core3/buf_feat/r_pix0_2_reg[10]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y78  design_1_i/myip_0/inst/top0/core3/buf_feat/r_pix0_2_reg[11]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y78  design_1_i/myip_0/inst/top0/core3/buf_feat/r_pix0_2_reg[12]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y78  design_1_i/myip_0/inst/top0/core3/buf_feat/r_pix0_2_reg[13]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y78  design_1_i/myip_0/inst/top0/core3/buf_feat/r_pix0_2_reg[14]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y97  design_1_i/myip_0/inst/top0/buf_pix/r_pix0_5_reg[10]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y97  design_1_i/myip_0/inst/top0/buf_pix/r_pix0_5_reg[11]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y97  design_1_i/myip_0/inst/top0/buf_pix/r_pix0_5_reg[12]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y97  design_1_i/myip_0/inst/top0/buf_pix/r_pix0_5_reg[13]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y97  design_1_i/myip_0/inst/top0/buf_pix/r_pix0_5_reg[14]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y97  design_1_i/myip_0/inst/top0/buf_pix/r_pix0_5_reg[15]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y97  design_1_i/myip_0/inst/top0/buf_pix/r_pix0_5_reg[8]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y97  design_1_i/myip_0/inst/top0/buf_pix/r_pix0_5_reg[9]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X82Y84  design_1_i/myip_0/inst/top0/buf_pix/r_pix1_5_reg[10]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X82Y84  design_1_i/myip_0/inst/top0/buf_pix/r_pix1_5_reg[11]_srl7/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.734ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core5/conv/tree/r_weight15_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.152ns  (logic 0.580ns (7.114%)  route 7.572ns (92.886%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.651     2.945    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.569     3.970    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aresetn
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.124     4.094 f  design_1_i/myip_0/inst/top0/core0/conv/tree/axi_awready_i_1/O
                         net (fo=4169, routed)        7.003    11.097    design_1_i/myip_0/inst/top0/core5/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X95Y2          FDCE                                         f  design_1_i/myip_0/inst/top0/core5/conv/tree/r_weight15_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.625    12.805    design_1_i/myip_0/inst/top0/core5/conv/tree/s_axi_aclk
    SLICE_X95Y2          FDCE                                         r  design_1_i/myip_0/inst/top0/core5/conv/tree/r_weight15_reg[4]/C
                         clock pessimism              0.115    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X95Y2          FDCE (Recov_fdce_C_CLR)     -0.405    12.360    design_1_i/myip_0/inst/top0/core5/conv/tree/r_weight15_reg[4]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                         -11.097    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core6/conv/tree/r_weight18_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 0.580ns (7.128%)  route 7.557ns (92.872%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 12.802 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.651     2.945    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.569     3.970    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aresetn
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.124     4.094 f  design_1_i/myip_0/inst/top0/core0/conv/tree/axi_awready_i_1/O
                         net (fo=4169, routed)        6.987    11.082    design_1_i/myip_0/inst/top0/core6/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X97Y9          FDCE                                         f  design_1_i/myip_0/inst/top0/core6/conv/tree/r_weight18_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.622    12.802    design_1_i/myip_0/inst/top0/core6/conv/tree/s_axi_aclk
    SLICE_X97Y9          FDCE                                         r  design_1_i/myip_0/inst/top0/core6/conv/tree/r_weight18_reg[11]/C
                         clock pessimism              0.115    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X97Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.357    design_1_i/myip_0/inst/top0/core6/conv/tree/r_weight18_reg[11]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core6/conv/tree/r_weight18_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 0.580ns (7.128%)  route 7.557ns (92.872%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 12.802 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.651     2.945    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.569     3.970    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aresetn
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.124     4.094 f  design_1_i/myip_0/inst/top0/core0/conv/tree/axi_awready_i_1/O
                         net (fo=4169, routed)        6.987    11.082    design_1_i/myip_0/inst/top0/core6/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X97Y9          FDCE                                         f  design_1_i/myip_0/inst/top0/core6/conv/tree/r_weight18_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.622    12.802    design_1_i/myip_0/inst/top0/core6/conv/tree/s_axi_aclk
    SLICE_X97Y9          FDCE                                         r  design_1_i/myip_0/inst/top0/core6/conv/tree/r_weight18_reg[7]/C
                         clock pessimism              0.115    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X97Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.357    design_1_i/myip_0/inst/top0/core6/conv/tree/r_weight18_reg[7]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core7/conv/tree/r_weight15_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 0.580ns (7.062%)  route 7.633ns (92.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 12.800 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.651     2.945    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.569     3.970    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aresetn
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.124     4.094 f  design_1_i/myip_0/inst/top0/core0/conv/tree/axi_awready_i_1/O
                         net (fo=4169, routed)        7.064    11.158    design_1_i/myip_0/inst/top0/core7/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X102Y12        FDCE                                         f  design_1_i/myip_0/inst/top0/core7/conv/tree/r_weight15_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.621    12.800    design_1_i/myip_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X102Y12        FDCE                                         r  design_1_i/myip_0/inst/top0/core7/conv/tree/r_weight15_reg[11]/C
                         clock pessimism              0.115    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X102Y12        FDCE (Recov_fdce_C_CLR)     -0.319    12.442    design_1_i/myip_0/inst/top0/core7/conv/tree/r_weight15_reg[11]
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core7/conv/tree/r_weight15_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 0.580ns (7.062%)  route 7.633ns (92.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 12.800 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.651     2.945    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.569     3.970    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aresetn
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.124     4.094 f  design_1_i/myip_0/inst/top0/core0/conv/tree/axi_awready_i_1/O
                         net (fo=4169, routed)        7.064    11.158    design_1_i/myip_0/inst/top0/core7/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X102Y12        FDCE                                         f  design_1_i/myip_0/inst/top0/core7/conv/tree/r_weight15_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.621    12.800    design_1_i/myip_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X102Y12        FDCE                                         r  design_1_i/myip_0/inst/top0/core7/conv/tree/r_weight15_reg[8]/C
                         clock pessimism              0.115    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X102Y12        FDCE (Recov_fdce_C_CLR)     -0.319    12.442    design_1_i/myip_0/inst/top0/core7/conv/tree/r_weight15_reg[8]
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core7/conv/tree/r_weight15_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 0.580ns (7.062%)  route 7.633ns (92.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 12.800 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.651     2.945    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.569     3.970    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aresetn
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.124     4.094 f  design_1_i/myip_0/inst/top0/core0/conv/tree/axi_awready_i_1/O
                         net (fo=4169, routed)        7.064    11.158    design_1_i/myip_0/inst/top0/core7/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X102Y12        FDCE                                         f  design_1_i/myip_0/inst/top0/core7/conv/tree/r_weight15_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.621    12.800    design_1_i/myip_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X102Y12        FDCE                                         r  design_1_i/myip_0/inst/top0/core7/conv/tree/r_weight15_reg[9]/C
                         clock pessimism              0.115    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X102Y12        FDCE (Recov_fdce_C_CLR)     -0.319    12.442    design_1_i/myip_0/inst/top0/core7/conv/tree/r_weight15_reg[9]
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel16_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.031ns  (logic 0.580ns (7.222%)  route 7.451ns (92.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.651     2.945    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.569     3.970    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aresetn
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.124     4.094 f  design_1_i/myip_0/inst/top0/core0/conv/tree/axi_awready_i_1/O
                         net (fo=4169, routed)        6.882    10.976    design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel24_reg[15]_rep_0
    SLICE_X87Y14         FDCE                                         f  design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel16_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.558    12.738    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aclk
    SLICE_X87Y14         FDCE                                         r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel16_reg[15]/C
                         clock pessimism              0.115    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X87Y14         FDCE (Recov_fdce_C_CLR)     -0.405    12.293    design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel16_reg[15]
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                         -10.976    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core5/conv/tree/r_weight14_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.079ns  (logic 0.580ns (7.179%)  route 7.499ns (92.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 12.797 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.651     2.945    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.569     3.970    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aresetn
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.124     4.094 f  design_1_i/myip_0/inst/top0/core0/conv/tree/axi_awready_i_1/O
                         net (fo=4169, routed)        6.929    11.024    design_1_i/myip_0/inst/top0/core5/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X101Y17        FDCE                                         f  design_1_i/myip_0/inst/top0/core5/conv/tree/r_weight14_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.617    12.797    design_1_i/myip_0/inst/top0/core5/conv/tree/s_axi_aclk
    SLICE_X101Y17        FDCE                                         r  design_1_i/myip_0/inst/top0/core5/conv/tree/r_weight14_reg[11]/C
                         clock pessimism              0.115    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X101Y17        FDCE (Recov_fdce_C_CLR)     -0.405    12.352    design_1_i/myip_0/inst/top0/core5/conv/tree/r_weight14_reg[11]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core5/conv/tree/r_weight14_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.079ns  (logic 0.580ns (7.179%)  route 7.499ns (92.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 12.797 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.651     2.945    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.569     3.970    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aresetn
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.124     4.094 f  design_1_i/myip_0/inst/top0/core0/conv/tree/axi_awready_i_1/O
                         net (fo=4169, routed)        6.929    11.024    design_1_i/myip_0/inst/top0/core5/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X101Y17        FDCE                                         f  design_1_i/myip_0/inst/top0/core5/conv/tree/r_weight14_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.617    12.797    design_1_i/myip_0/inst/top0/core5/conv/tree/s_axi_aclk
    SLICE_X101Y17        FDCE                                         r  design_1_i/myip_0/inst/top0/core5/conv/tree/r_weight14_reg[9]/C
                         clock pessimism              0.115    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X101Y17        FDCE (Recov_fdce_C_CLR)     -0.405    12.352    design_1_i/myip_0/inst/top0/core5/conv/tree/r_weight14_reg[9]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core7/conv/tree/r_weight14_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.079ns  (logic 0.580ns (7.179%)  route 7.499ns (92.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 12.797 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.651     2.945    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.569     3.970    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aresetn
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.124     4.094 f  design_1_i/myip_0/inst/top0/core0/conv/tree/axi_awready_i_1/O
                         net (fo=4169, routed)        6.929    11.024    design_1_i/myip_0/inst/top0/core7/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X101Y17        FDCE                                         f  design_1_i/myip_0/inst/top0/core7/conv/tree/r_weight14_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       1.617    12.797    design_1_i/myip_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X101Y17        FDCE                                         r  design_1_i/myip_0/inst/top0/core7/conv/tree/r_weight14_reg[11]/C
                         clock pessimism              0.115    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X101Y17        FDCE (Recov_fdce_C_CLR)     -0.405    12.352    design_1_i/myip_0/inst/top0/core7/conv/tree/r_weight14_reg[11]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                  1.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core4/conv/tree/r_weight11_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.268%)  route 0.472ns (71.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.556     0.892    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.219     1.252    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aresetn
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.297 f  design_1_i/myip_0/inst/top0/core0/conv/tree/axi_awready_i_1/O
                         net (fo=4169, routed)        0.253     1.550    design_1_i/myip_0/inst/top0/core4/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X44Y93         FDCE                                         f  design_1_i/myip_0/inst/top0/core4/conv/tree/r_weight11_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.824     1.190    design_1_i/myip_0/inst/top0/core4/conv/tree/s_axi_aclk
    SLICE_X44Y93         FDCE                                         r  design_1_i/myip_0/inst/top0/core4/conv/tree/r_weight11_reg[6]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X44Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    design_1_i/myip_0/inst/top0/core4/conv/tree/r_weight11_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core2/conv/tree/r_weight12_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.186ns (25.417%)  route 0.546ns (74.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.556     0.892    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.219     1.252    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aresetn
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.297 f  design_1_i/myip_0/inst/top0/core0/conv/tree/axi_awready_i_1/O
                         net (fo=4169, routed)        0.326     1.623    design_1_i/myip_0/inst/top0/core2/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X43Y95         FDCE                                         f  design_1_i/myip_0/inst/top0/core2/conv/tree/r_weight12_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.824     1.190    design_1_i/myip_0/inst/top0/core2/conv/tree/s_axi_aclk
    SLICE_X43Y95         FDCE                                         r  design_1_i/myip_0/inst/top0/core2/conv/tree/r_weight12_reg[0]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X43Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    design_1_i/myip_0/inst/top0/core2/conv/tree/r_weight12_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel8_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.186ns (16.679%)  route 0.929ns (83.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.556     0.892    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.219     1.252    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aresetn
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.297 f  design_1_i/myip_0/inst/top0/core0/conv/tree/axi_awready_i_1/O
                         net (fo=4169, routed)        0.710     2.007    design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel24_reg[15]_rep_0
    SLICE_X67Y102        FDCE                                         f  design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel8_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.935     1.301    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aclk
    SLICE_X67Y102        FDCE                                         r  design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel8_reg[6]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X67Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.174    design_1_i/myip_0/inst/top0/core0/conv/tree/r_pixel8_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core2/conv/tree/r_weight13_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.129%)  route 0.618ns (76.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.556     0.892    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.219     1.252    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aresetn
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.297 f  design_1_i/myip_0/inst/top0/core0/conv/tree/axi_awready_i_1/O
                         net (fo=4169, routed)        0.399     1.696    design_1_i/myip_0/inst/top0/core2/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X38Y96         FDCE                                         f  design_1_i/myip_0/inst/top0/core2/conv/tree/r_weight13_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.824     1.190    design_1_i/myip_0/inst/top0/core2/conv/tree/s_axi_aclk
    SLICE_X38Y96         FDCE                                         r  design_1_i/myip_0/inst/top0/core2/conv/tree/r_weight13_reg[4]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X38Y96         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    design_1_i/myip_0/inst/top0/core2/conv/tree/r_weight13_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core2/conv/tree/r_weight13_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.129%)  route 0.618ns (76.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.556     0.892    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.219     1.252    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aresetn
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.297 f  design_1_i/myip_0/inst/top0/core0/conv/tree/axi_awready_i_1/O
                         net (fo=4169, routed)        0.399     1.696    design_1_i/myip_0/inst/top0/core2/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X38Y96         FDCE                                         f  design_1_i/myip_0/inst/top0/core2/conv/tree/r_weight13_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.824     1.190    design_1_i/myip_0/inst/top0/core2/conv/tree/s_axi_aclk
    SLICE_X38Y96         FDCE                                         r  design_1_i/myip_0/inst/top0/core2/conv/tree/r_weight13_reg[5]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X38Y96         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    design_1_i/myip_0/inst/top0/core2/conv/tree/r_weight13_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core2/conv/tree/r_weight13_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.129%)  route 0.618ns (76.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.556     0.892    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.219     1.252    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aresetn
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.297 f  design_1_i/myip_0/inst/top0/core0/conv/tree/axi_awready_i_1/O
                         net (fo=4169, routed)        0.399     1.696    design_1_i/myip_0/inst/top0/core2/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X38Y96         FDCE                                         f  design_1_i/myip_0/inst/top0/core2/conv/tree/r_weight13_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.824     1.190    design_1_i/myip_0/inst/top0/core2/conv/tree/s_axi_aclk
    SLICE_X38Y96         FDCE                                         r  design_1_i/myip_0/inst/top0/core2/conv/tree/r_weight13_reg[6]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X38Y96         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    design_1_i/myip_0/inst/top0/core2/conv/tree/r_weight13_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core2/conv/tree/r_weight13_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.129%)  route 0.618ns (76.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.556     0.892    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.219     1.252    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aresetn
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.297 f  design_1_i/myip_0/inst/top0/core0/conv/tree/axi_awready_i_1/O
                         net (fo=4169, routed)        0.399     1.696    design_1_i/myip_0/inst/top0/core2/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X38Y96         FDCE                                         f  design_1_i/myip_0/inst/top0/core2/conv/tree/r_weight13_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.824     1.190    design_1_i/myip_0/inst/top0/core2/conv/tree/s_axi_aclk
    SLICE_X38Y96         FDCE                                         r  design_1_i/myip_0/inst/top0/core2/conv/tree/r_weight13_reg[7]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X38Y96         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    design_1_i/myip_0/inst/top0/core2/conv/tree/r_weight13_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core4/conv/tree/r_weight11_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.129%)  route 0.618ns (76.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.556     0.892    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.219     1.252    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aresetn
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.297 f  design_1_i/myip_0/inst/top0/core0/conv/tree/axi_awready_i_1/O
                         net (fo=4169, routed)        0.399     1.696    design_1_i/myip_0/inst/top0/core4/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X38Y96         FDCE                                         f  design_1_i/myip_0/inst/top0/core4/conv/tree/r_weight11_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.824     1.190    design_1_i/myip_0/inst/top0/core4/conv/tree/s_axi_aclk
    SLICE_X38Y96         FDCE                                         r  design_1_i/myip_0/inst/top0/core4/conv/tree/r_weight11_reg[14]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X38Y96         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    design_1_i/myip_0/inst/top0/core4/conv/tree/r_weight11_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core4/conv/tree/r_weight13_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.129%)  route 0.618ns (76.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.556     0.892    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.219     1.252    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aresetn
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.297 f  design_1_i/myip_0/inst/top0/core0/conv/tree/axi_awready_i_1/O
                         net (fo=4169, routed)        0.399     1.696    design_1_i/myip_0/inst/top0/core4/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X38Y96         FDCE                                         f  design_1_i/myip_0/inst/top0/core4/conv/tree/r_weight13_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.824     1.190    design_1_i/myip_0/inst/top0/core4/conv/tree/s_axi_aclk
    SLICE_X38Y96         FDCE                                         r  design_1_i/myip_0/inst/top0/core4/conv/tree/r_weight13_reg[6]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X38Y96         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    design_1_i/myip_0/inst/top0/core4/conv/tree/r_weight13_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/top0/core2/conv/tree/r_weight12_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.186ns (23.667%)  route 0.600ns (76.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.556     0.892    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.219     1.252    design_1_i/myip_0/inst/top0/core0/conv/tree/s_axi_aresetn
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.297 f  design_1_i/myip_0/inst/top0/core0/conv/tree/axi_awready_i_1/O
                         net (fo=4169, routed)        0.380     1.677    design_1_i/myip_0/inst/top0/core2/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X40Y96         FDCE                                         f  design_1_i/myip_0/inst/top0/core2/conv/tree/r_weight12_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12518, routed)       0.824     1.190    design_1_i/myip_0/inst/top0/core2/conv/tree/s_axi_aclk
    SLICE_X40Y96         FDCE                                         r  design_1_i/myip_0/inst/top0/core2/conv/tree/r_weight12_reg[1]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    design_1_i/myip_0/inst/top0/core2/conv/tree/r_weight12_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.844    





