#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027c000ce860 .scope module, "sr_flipflop_test" "sr_flipflop_test" 2 30;
 .timescale -9 -12;
v0000027c00107050_0 .var "Clear", 0 0;
v0000027c001070f0_0 .var "Clock", 0 0;
v0000027c00107190_0 .var "Preset", 0 0;
v0000027c00107230_0 .net "Q", 0 0, v0000027c000cbcb0_0;  1 drivers
v0000027c00160850_0 .net "Qbar", 0 0, v0000027c000cbd50_0;  1 drivers
v0000027c001608f0_0 .var "Reset", 0 0;
v0000027c00160990_0 .var "Set", 0 0;
S_0000027c000ce9f0 .scope module, "srflpflp" "sr_flipflop" 2 40, 2 3 0, S_0000027c000ce860;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /OUTPUT 1 "Qbar";
    .port_info 2 /INPUT 1 "Set";
    .port_info 3 /INPUT 1 "Reset";
    .port_info 4 /INPUT 1 "Clock";
    .port_info 5 /INPUT 1 "Preset";
    .port_info 6 /INPUT 1 "Clear";
v0000027c000e2920_0 .net "Clear", 0 0, v0000027c00107050_0;  1 drivers
v0000027c001146e0_0 .net "Clock", 0 0, v0000027c001070f0_0;  1 drivers
v0000027c00114780_0 .net "Preset", 0 0, v0000027c00107190_0;  1 drivers
v0000027c000cbcb0_0 .var "Q", 0 0;
v0000027c000cbd50_0 .var "Qbar", 0 0;
v0000027c000ceb80_0 .net "Reset", 0 0, v0000027c001608f0_0;  1 drivers
v0000027c000cec20_0 .net "Set", 0 0, v0000027c00160990_0;  1 drivers
E_0000027c000ca4b0 .event posedge, v0000027c001146e0_0;
    .scope S_0000027c000ce9f0;
T_0 ;
    %wait E_0000027c000ca4b0;
    %load/vec4 v0000027c000e2920_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c000cbcb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c000cbd50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027c00114780_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c000cbcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c000cbd50_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000027c000cec20_0;
    %load/vec4 v0000027c000ceb80_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 3, 3, 2;
    %split/vec4 1;
    %assign/vec4 v0000027c000cbd50_0, 0;
    %assign/vec4 v0000027c000cbcb0_0, 0;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0000027c000cbcb0_0;
    %assign/vec4 v0000027c000cbcb0_0, 0;
    %load/vec4 v0000027c000cbd50_0;
    %assign/vec4 v0000027c000cbd50_0, 0;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c000cbcb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c000cbd50_0, 0;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c000cbcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c000cbd50_0, 0;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000027c000cbcb0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000027c000cbd50_0, 0;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027c000ce860;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c00160990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c001608f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c001070f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c00107050_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c00107190_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c00107190_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000027c000ce860;
T_2 ;
    %delay 2000, 0;
    %load/vec4 v0000027c00160990_0;
    %load/vec4 v0000027c001608f0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000027c001608f0_0, 0, 1;
    %store/vec4 v0000027c00160990_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027c000ce860;
T_3 ;
    %delay 1000, 0;
    %load/vec4 v0000027c001070f0_0;
    %inv;
    %store/vec4 v0000027c001070f0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027c000ce860;
T_4 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c00107050_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000027c000ce860;
T_5 ;
    %vpi_call 2 59 "$dumpfile", "sr_flipflop.vcd" {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027c000ce860 {0 0 0};
    %vpi_call 2 61 "$monitor", "time = %g, Q = %b, Qbar = %b,, Set = %b, Reset = %b, Clock = %b, Preset = %b, Clear = %b", $time, v0000027c00107230_0, v0000027c00160850_0, v0000027c00160990_0, v0000027c001608f0_0, v0000027c001070f0_0, v0000027c00107190_0, v0000027c00107050_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000027c000ce860;
T_6 ;
    %delay 200000, 0;
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "sr_flipflop.v";
