
MDP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fff8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001098  08010188  08010188  00011188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011220  08011220  00013200  2**0
                  CONTENTS
  4 .ARM          00000008  08011220  08011220  00012220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011228  08011228  00013200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011228  08011228  00012228  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801122c  0801122c  0001222c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  08011230  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00013200  2**0
                  CONTENTS
 10 .bss          000052a8  20000200  20000200  00013200  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  200054a8  200054a8  00013200  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00013200  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001e995  00000000  00000000  00013230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000040a9  00000000  00000000  00031bc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001c28  00000000  00000000  00035c70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001624  00000000  00000000  00037898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00006270  00000000  00000000  00038ebc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002099b  00000000  00000000  0003f12c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ea12d  00000000  00000000  0005fac7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00149bf4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008b84  00000000  00000000  00149c38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004e  00000000  00000000  001527bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000200 	.word	0x20000200
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010170 	.word	0x08010170

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000204 	.word	0x20000204
 80001cc:	08010170 	.word	0x08010170

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b96a 	b.w	8000f74 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	460c      	mov	r4, r1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d14e      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc4:	4694      	mov	ip, r2
 8000cc6:	458c      	cmp	ip, r1
 8000cc8:	4686      	mov	lr, r0
 8000cca:	fab2 f282 	clz	r2, r2
 8000cce:	d962      	bls.n	8000d96 <__udivmoddi4+0xde>
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0320 	rsb	r3, r2, #32
 8000cd6:	4091      	lsls	r1, r2
 8000cd8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cdc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce0:	4319      	orrs	r1, r3
 8000ce2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ce6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cea:	fa1f f68c 	uxth.w	r6, ip
 8000cee:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cf2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb04 f106 	mul.w	r1, r4, r6
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d0e:	f080 8112 	bcs.w	8000f36 <__udivmoddi4+0x27e>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 810f 	bls.w	8000f36 <__udivmoddi4+0x27e>
 8000d18:	3c02      	subs	r4, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	fa1f f38e 	uxth.w	r3, lr
 8000d22:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d26:	fb07 1110 	mls	r1, r7, r0, r1
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb00 f606 	mul.w	r6, r0, r6
 8000d32:	429e      	cmp	r6, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x94>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d3e:	f080 80fc 	bcs.w	8000f3a <__udivmoddi4+0x282>
 8000d42:	429e      	cmp	r6, r3
 8000d44:	f240 80f9 	bls.w	8000f3a <__udivmoddi4+0x282>
 8000d48:	4463      	add	r3, ip
 8000d4a:	3802      	subs	r0, #2
 8000d4c:	1b9b      	subs	r3, r3, r6
 8000d4e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d52:	2100      	movs	r1, #0
 8000d54:	b11d      	cbz	r5, 8000d5e <__udivmoddi4+0xa6>
 8000d56:	40d3      	lsrs	r3, r2
 8000d58:	2200      	movs	r2, #0
 8000d5a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d905      	bls.n	8000d72 <__udivmoddi4+0xba>
 8000d66:	b10d      	cbz	r5, 8000d6c <__udivmoddi4+0xb4>
 8000d68:	e9c5 0100 	strd	r0, r1, [r5]
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e7f5      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d72:	fab3 f183 	clz	r1, r3
 8000d76:	2900      	cmp	r1, #0
 8000d78:	d146      	bne.n	8000e08 <__udivmoddi4+0x150>
 8000d7a:	42a3      	cmp	r3, r4
 8000d7c:	d302      	bcc.n	8000d84 <__udivmoddi4+0xcc>
 8000d7e:	4290      	cmp	r0, r2
 8000d80:	f0c0 80f0 	bcc.w	8000f64 <__udivmoddi4+0x2ac>
 8000d84:	1a86      	subs	r6, r0, r2
 8000d86:	eb64 0303 	sbc.w	r3, r4, r3
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	2d00      	cmp	r5, #0
 8000d8e:	d0e6      	beq.n	8000d5e <__udivmoddi4+0xa6>
 8000d90:	e9c5 6300 	strd	r6, r3, [r5]
 8000d94:	e7e3      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d96:	2a00      	cmp	r2, #0
 8000d98:	f040 8090 	bne.w	8000ebc <__udivmoddi4+0x204>
 8000d9c:	eba1 040c 	sub.w	r4, r1, ip
 8000da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da4:	fa1f f78c 	uxth.w	r7, ip
 8000da8:	2101      	movs	r1, #1
 8000daa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb08 4416 	mls	r4, r8, r6, r4
 8000db6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dba:	fb07 f006 	mul.w	r0, r7, r6
 8000dbe:	4298      	cmp	r0, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x11c>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x11a>
 8000dcc:	4298      	cmp	r0, r3
 8000dce:	f200 80cd 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000dd2:	4626      	mov	r6, r4
 8000dd4:	1a1c      	subs	r4, r3, r0
 8000dd6:	fa1f f38e 	uxth.w	r3, lr
 8000dda:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dde:	fb08 4410 	mls	r4, r8, r0, r4
 8000de2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000de6:	fb00 f707 	mul.w	r7, r0, r7
 8000dea:	429f      	cmp	r7, r3
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x148>
 8000dee:	eb1c 0303 	adds.w	r3, ip, r3
 8000df2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x146>
 8000df8:	429f      	cmp	r7, r3
 8000dfa:	f200 80b0 	bhi.w	8000f5e <__udivmoddi4+0x2a6>
 8000dfe:	4620      	mov	r0, r4
 8000e00:	1bdb      	subs	r3, r3, r7
 8000e02:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e06:	e7a5      	b.n	8000d54 <__udivmoddi4+0x9c>
 8000e08:	f1c1 0620 	rsb	r6, r1, #32
 8000e0c:	408b      	lsls	r3, r1
 8000e0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e12:	431f      	orrs	r7, r3
 8000e14:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e18:	fa04 f301 	lsl.w	r3, r4, r1
 8000e1c:	ea43 030c 	orr.w	r3, r3, ip
 8000e20:	40f4      	lsrs	r4, r6
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	0c38      	lsrs	r0, r7, #16
 8000e28:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e2c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e30:	fa1f fc87 	uxth.w	ip, r7
 8000e34:	fb00 441e 	mls	r4, r0, lr, r4
 8000e38:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e3c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e40:	45a1      	cmp	r9, r4
 8000e42:	fa02 f201 	lsl.w	r2, r2, r1
 8000e46:	d90a      	bls.n	8000e5e <__udivmoddi4+0x1a6>
 8000e48:	193c      	adds	r4, r7, r4
 8000e4a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e4e:	f080 8084 	bcs.w	8000f5a <__udivmoddi4+0x2a2>
 8000e52:	45a1      	cmp	r9, r4
 8000e54:	f240 8081 	bls.w	8000f5a <__udivmoddi4+0x2a2>
 8000e58:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e5c:	443c      	add	r4, r7
 8000e5e:	eba4 0409 	sub.w	r4, r4, r9
 8000e62:	fa1f f983 	uxth.w	r9, r3
 8000e66:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e6a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e6e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e72:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e76:	45a4      	cmp	ip, r4
 8000e78:	d907      	bls.n	8000e8a <__udivmoddi4+0x1d2>
 8000e7a:	193c      	adds	r4, r7, r4
 8000e7c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e80:	d267      	bcs.n	8000f52 <__udivmoddi4+0x29a>
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d965      	bls.n	8000f52 <__udivmoddi4+0x29a>
 8000e86:	3b02      	subs	r3, #2
 8000e88:	443c      	add	r4, r7
 8000e8a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e8e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e92:	eba4 040c 	sub.w	r4, r4, ip
 8000e96:	429c      	cmp	r4, r3
 8000e98:	46ce      	mov	lr, r9
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	d351      	bcc.n	8000f42 <__udivmoddi4+0x28a>
 8000e9e:	d04e      	beq.n	8000f3e <__udivmoddi4+0x286>
 8000ea0:	b155      	cbz	r5, 8000eb8 <__udivmoddi4+0x200>
 8000ea2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ea6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eaa:	fa04 f606 	lsl.w	r6, r4, r6
 8000eae:	40cb      	lsrs	r3, r1
 8000eb0:	431e      	orrs	r6, r3
 8000eb2:	40cc      	lsrs	r4, r1
 8000eb4:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb8:	2100      	movs	r1, #0
 8000eba:	e750      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000ebc:	f1c2 0320 	rsb	r3, r2, #32
 8000ec0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ec4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ec8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ecc:	4094      	lsls	r4, r2
 8000ece:	430c      	orrs	r4, r1
 8000ed0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ed4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ed8:	fa1f f78c 	uxth.w	r7, ip
 8000edc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ee0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ee4:	0c23      	lsrs	r3, r4, #16
 8000ee6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eea:	fb00 f107 	mul.w	r1, r0, r7
 8000eee:	4299      	cmp	r1, r3
 8000ef0:	d908      	bls.n	8000f04 <__udivmoddi4+0x24c>
 8000ef2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ef6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000efa:	d22c      	bcs.n	8000f56 <__udivmoddi4+0x29e>
 8000efc:	4299      	cmp	r1, r3
 8000efe:	d92a      	bls.n	8000f56 <__udivmoddi4+0x29e>
 8000f00:	3802      	subs	r0, #2
 8000f02:	4463      	add	r3, ip
 8000f04:	1a5b      	subs	r3, r3, r1
 8000f06:	b2a4      	uxth	r4, r4
 8000f08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f14:	fb01 f307 	mul.w	r3, r1, r7
 8000f18:	42a3      	cmp	r3, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x276>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f24:	d213      	bcs.n	8000f4e <__udivmoddi4+0x296>
 8000f26:	42a3      	cmp	r3, r4
 8000f28:	d911      	bls.n	8000f4e <__udivmoddi4+0x296>
 8000f2a:	3902      	subs	r1, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	1ae4      	subs	r4, r4, r3
 8000f30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f34:	e739      	b.n	8000daa <__udivmoddi4+0xf2>
 8000f36:	4604      	mov	r4, r0
 8000f38:	e6f0      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e706      	b.n	8000d4c <__udivmoddi4+0x94>
 8000f3e:	45c8      	cmp	r8, r9
 8000f40:	d2ae      	bcs.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	e7a8      	b.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f4e:	4631      	mov	r1, r6
 8000f50:	e7ed      	b.n	8000f2e <__udivmoddi4+0x276>
 8000f52:	4603      	mov	r3, r0
 8000f54:	e799      	b.n	8000e8a <__udivmoddi4+0x1d2>
 8000f56:	4630      	mov	r0, r6
 8000f58:	e7d4      	b.n	8000f04 <__udivmoddi4+0x24c>
 8000f5a:	46d6      	mov	lr, sl
 8000f5c:	e77f      	b.n	8000e5e <__udivmoddi4+0x1a6>
 8000f5e:	4463      	add	r3, ip
 8000f60:	3802      	subs	r0, #2
 8000f62:	e74d      	b.n	8000e00 <__udivmoddi4+0x148>
 8000f64:	4606      	mov	r6, r0
 8000f66:	4623      	mov	r3, r4
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e70f      	b.n	8000d8c <__udivmoddi4+0xd4>
 8000f6c:	3e02      	subs	r6, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	e730      	b.n	8000dd4 <__udivmoddi4+0x11c>
 8000f72:	bf00      	nop

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <MadgwickQuaternionUpdate>:
  q[3] = q4 * norm;
}
*/

void MadgwickQuaternionUpdate(float ax, float ay, float az, float gx, float gy, float gz,float deltat,float q[4])
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b0a2      	sub	sp, #136	@ 0x88
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	ed87 0a07 	vstr	s0, [r7, #28]
 8000f82:	edc7 0a06 	vstr	s1, [r7, #24]
 8000f86:	ed87 1a05 	vstr	s2, [r7, #20]
 8000f8a:	edc7 1a04 	vstr	s3, [r7, #16]
 8000f8e:	ed87 2a03 	vstr	s4, [r7, #12]
 8000f92:	edc7 2a02 	vstr	s5, [r7, #8]
 8000f96:	ed87 3a01 	vstr	s6, [r7, #4]
 8000f9a:	6038      	str	r0, [r7, #0]
	float q0 = q[0], q1 = q[1], q2 = q[2], q3 = q[3];
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	677b      	str	r3, [r7, #116]	@ 0x74
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	673b      	str	r3, [r7, #112]	@ 0x70
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	689b      	ldr	r3, [r3, #8]
 8000fac:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	68db      	ldr	r3, [r3, #12]
 8000fb2:	66bb      	str	r3, [r7, #104]	@ 0x68
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2 ,_8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8000fb4:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8000fb8:	eeb1 7a67 	vneg.f32	s14, s15
 8000fbc:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fc0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fc4:	edd7 6a1b 	vldr	s13, [r7, #108]	@ 0x6c
 8000fc8:	edd7 7a03 	vldr	s15, [r7, #12]
 8000fcc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000fd0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000fd4:	edd7 6a1a 	vldr	s13, [r7, #104]	@ 0x68
 8000fd8:	edd7 7a02 	vldr	s15, [r7, #8]
 8000fdc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000fe0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fe4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000fe8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fec:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8000ff0:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8000ff4:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ff8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ffc:	edd7 6a1b 	vldr	s13, [r7, #108]	@ 0x6c
 8001000:	edd7 7a02 	vldr	s15, [r7, #8]
 8001004:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001008:	ee37 7a27 	vadd.f32	s14, s14, s15
 800100c:	edd7 6a1a 	vldr	s13, [r7, #104]	@ 0x68
 8001010:	edd7 7a03 	vldr	s15, [r7, #12]
 8001014:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001018:	ee77 7a67 	vsub.f32	s15, s14, s15
 800101c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001020:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001024:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8001028:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 800102c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001030:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001034:	edd7 6a1c 	vldr	s13, [r7, #112]	@ 0x70
 8001038:	edd7 7a02 	vldr	s15, [r7, #8]
 800103c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001040:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001044:	edd7 6a1a 	vldr	s13, [r7, #104]	@ 0x68
 8001048:	edd7 7a04 	vldr	s15, [r7, #16]
 800104c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001050:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001054:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001058:	ee67 7a87 	vmul.f32	s15, s15, s14
 800105c:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8001060:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8001064:	edd7 7a02 	vldr	s15, [r7, #8]
 8001068:	ee27 7a27 	vmul.f32	s14, s14, s15
 800106c:	edd7 6a1c 	vldr	s13, [r7, #112]	@ 0x70
 8001070:	edd7 7a03 	vldr	s15, [r7, #12]
 8001074:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001078:	ee37 7a27 	vadd.f32	s14, s14, s15
 800107c:	edd7 6a1b 	vldr	s13, [r7, #108]	@ 0x6c
 8001080:	edd7 7a04 	vldr	s15, [r7, #16]
 8001084:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001088:	ee77 7a67 	vsub.f32	s15, s14, s15
 800108c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001090:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001094:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8001098:	edd7 7a07 	vldr	s15, [r7, #28]
 800109c:	eef5 7a40 	vcmp.f32	s15, #0.0
 80010a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010a4:	d10e      	bne.n	80010c4 <MadgwickQuaternionUpdate+0x14c>
 80010a6:	edd7 7a06 	vldr	s15, [r7, #24]
 80010aa:	eef5 7a40 	vcmp.f32	s15, #0.0
 80010ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010b2:	d107      	bne.n	80010c4 <MadgwickQuaternionUpdate+0x14c>
 80010b4:	edd7 7a05 	vldr	s15, [r7, #20]
 80010b8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80010bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010c0:	f000 81be 	beq.w	8001440 <MadgwickQuaternionUpdate+0x4c8>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 80010c4:	edd7 7a07 	vldr	s15, [r7, #28]
 80010c8:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80010cc:	edd7 7a06 	vldr	s15, [r7, #24]
 80010d0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80010d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010d8:	edd7 7a05 	vldr	s15, [r7, #20]
 80010dc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80010e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010e4:	eeb0 0a67 	vmov.f32	s0, s15
 80010e8:	f000 fa9a 	bl	8001620 <invSqrt>
 80010ec:	ed87 0a19 	vstr	s0, [r7, #100]	@ 0x64
		ax *= recipNorm;
 80010f0:	ed97 7a07 	vldr	s14, [r7, #28]
 80010f4:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80010f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010fc:	edc7 7a07 	vstr	s15, [r7, #28]
		ay *= recipNorm;
 8001100:	ed97 7a06 	vldr	s14, [r7, #24]
 8001104:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001108:	ee67 7a27 	vmul.f32	s15, s14, s15
 800110c:	edc7 7a06 	vstr	s15, [r7, #24]
		az *= recipNorm;
 8001110:	ed97 7a05 	vldr	s14, [r7, #20]
 8001114:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001118:	ee67 7a27 	vmul.f32	s15, s14, s15
 800111c:	edc7 7a05 	vstr	s15, [r7, #20]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0 = 2.0f * q0;
 8001120:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001124:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001128:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
		_2q1 = 2.0f * q1;
 800112c:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8001130:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001134:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
		_2q2 = 2.0f * q2;
 8001138:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 800113c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001140:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
		_2q3 = 2.0f * q3;
 8001144:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8001148:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800114c:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
		_4q0 = 4.0f * q0;
 8001150:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001154:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001158:	ee67 7a87 	vmul.f32	s15, s15, s14
 800115c:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		_4q1 = 4.0f * q1;
 8001160:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8001164:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001168:	ee67 7a87 	vmul.f32	s15, s15, s14
 800116c:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
		_4q2 = 4.0f * q2;
 8001170:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8001174:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001178:	ee67 7a87 	vmul.f32	s15, s15, s14
 800117c:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
		_8q1 = 8.0f * q1;
 8001180:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8001184:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 8001188:	ee67 7a87 	vmul.f32	s15, s15, s14
 800118c:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		_8q2 = 8.0f * q2;
 8001190:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8001194:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 8001198:	ee67 7a87 	vmul.f32	s15, s15, s14
 800119c:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		q0q0 = q0 * q0;
 80011a0:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 80011a4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80011a8:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		q1q1 = q1 * q1;
 80011ac:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80011b0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80011b4:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		q2q2 = q2 * q2;
 80011b8:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80011bc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80011c0:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		q3q3 = q3 * q3;
 80011c4:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80011c8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80011cc:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

		// Gradient decent algorithm corrective step
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 80011d0:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80011d4:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80011d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011dc:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 80011e0:	edd7 7a07 	vldr	s15, [r7, #28]
 80011e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011ec:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 80011f0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80011f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011fc:	edd7 6a17 	vldr	s13, [r7, #92]	@ 0x5c
 8001200:	edd7 7a06 	vldr	s15, [r7, #24]
 8001204:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001208:	ee77 7a67 	vsub.f32	s15, s14, s15
 800120c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8001210:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001214:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001218:	ee27 7a27 	vmul.f32	s14, s14, s15
 800121c:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 8001220:	edd7 7a07 	vldr	s15, [r7, #28]
 8001224:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001228:	ee37 7a67 	vsub.f32	s14, s14, s15
 800122c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001230:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8001234:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001238:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 800123c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001240:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001244:	edd7 6a18 	vldr	s13, [r7, #96]	@ 0x60
 8001248:	edd7 7a06 	vldr	s15, [r7, #24]
 800124c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001250:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001254:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8001258:	ee37 7a67 	vsub.f32	s14, s14, s15
 800125c:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8001260:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001264:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001268:	ee37 7a27 	vadd.f32	s14, s14, s15
 800126c:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8001270:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001274:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001278:	ee37 7a27 	vadd.f32	s14, s14, s15
 800127c:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 8001280:	edd7 7a05 	vldr	s15, [r7, #20]
 8001284:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001288:	ee77 7a27 	vadd.f32	s15, s14, s15
 800128c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8001290:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001294:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001298:	ee27 7a87 	vmul.f32	s14, s15, s14
 800129c:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80012a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012a4:	edd7 6a18 	vldr	s13, [r7, #96]	@ 0x60
 80012a8:	edd7 7a07 	vldr	s15, [r7, #28]
 80012ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012b4:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 80012b8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80012bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012c4:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 80012c8:	edd7 7a06 	vldr	s15, [r7, #24]
 80012cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012d0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80012d4:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80012d8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80012dc:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 80012e0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80012e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012ec:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 80012f0:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80012f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012fc:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 8001300:	edd7 7a05 	vldr	s15, [r7, #20]
 8001304:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001308:	ee77 7a27 	vadd.f32	s15, s14, s15
 800130c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8001310:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001314:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001318:	ee27 7a87 	vmul.f32	s14, s15, s14
 800131c:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8001320:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001324:	edd7 6a17 	vldr	s13, [r7, #92]	@ 0x5c
 8001328:	edd7 7a07 	vldr	s15, [r7, #28]
 800132c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001330:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001334:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001338:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800133c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001340:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8001344:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001348:	ee37 7a27 	vadd.f32	s14, s14, s15
 800134c:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8001350:	edd7 7a06 	vldr	s15, [r7, #24]
 8001354:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001358:	ee77 7a67 	vsub.f32	s15, s14, s15
 800135c:	edc7 7a08 	vstr	s15, [r7, #32]
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8001360:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001364:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001368:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800136c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001370:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001374:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001378:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800137c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001380:	edd7 7a08 	vldr	s15, [r7, #32]
 8001384:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001388:	ee77 7a27 	vadd.f32	s15, s14, s15
 800138c:	eeb0 0a67 	vmov.f32	s0, s15
 8001390:	f000 f946 	bl	8001620 <invSqrt>
 8001394:	ed87 0a19 	vstr	s0, [r7, #100]	@ 0x64
		s0 *= recipNorm;
 8001398:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800139c:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80013a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013a4:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		s1 *= recipNorm;
 80013a8:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80013ac:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80013b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013b4:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
		s2 *= recipNorm;
 80013b8:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80013bc:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80013c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013c4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s3 *= recipNorm;
 80013c8:	ed97 7a08 	vldr	s14, [r7, #32]
 80013cc:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80013d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013d4:	edc7 7a08 	vstr	s15, [r7, #32]

		// Apply feedback step
		qDot1 -= beta * s0;
 80013d8:	4b55      	ldr	r3, [pc, #340]	@ (8001530 <MadgwickQuaternionUpdate+0x5b8>)
 80013da:	ed93 7a00 	vldr	s14, [r3]
 80013de:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80013e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013e6:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 80013ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013ee:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
		qDot2 -= beta * s1;
 80013f2:	4b4f      	ldr	r3, [pc, #316]	@ (8001530 <MadgwickQuaternionUpdate+0x5b8>)
 80013f4:	ed93 7a00 	vldr	s14, [r3]
 80013f8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80013fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001400:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8001404:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001408:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
		qDot3 -= beta * s2;
 800140c:	4b48      	ldr	r3, [pc, #288]	@ (8001530 <MadgwickQuaternionUpdate+0x5b8>)
 800140e:	ed93 7a00 	vldr	s14, [r3]
 8001412:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001416:	ee67 7a27 	vmul.f32	s15, s14, s15
 800141a:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 800141e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001422:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
		qDot4 -= beta * s3;
 8001426:	4b42      	ldr	r3, [pc, #264]	@ (8001530 <MadgwickQuaternionUpdate+0x5b8>)
 8001428:	ed93 7a00 	vldr	s14, [r3]
 800142c:	edd7 7a08 	vldr	s15, [r7, #32]
 8001430:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001434:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 8001438:	ee77 7a67 	vsub.f32	s15, s14, s15
 800143c:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * deltat;
 8001440:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 8001444:	edd7 7a01 	vldr	s15, [r7, #4]
 8001448:	ee67 7a27 	vmul.f32	s15, s14, s15
 800144c:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8001450:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001454:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
	q1 += qDot2 * deltat;
 8001458:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 800145c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001460:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001464:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 8001468:	ee77 7a27 	vadd.f32	s15, s14, s15
 800146c:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
	q2 += qDot3 * deltat;
 8001470:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 8001474:	edd7 7a01 	vldr	s15, [r7, #4]
 8001478:	ee67 7a27 	vmul.f32	s15, s14, s15
 800147c:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8001480:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001484:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
	q3 += qDot4 * deltat;
 8001488:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 800148c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001490:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001494:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 8001498:	ee77 7a27 	vadd.f32	s15, s14, s15
 800149c:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 80014a0:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 80014a4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80014a8:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80014ac:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80014b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014b4:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80014b8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80014bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014c0:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80014c4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80014c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014cc:	eeb0 0a67 	vmov.f32	s0, s15
 80014d0:	f000 f8a6 	bl	8001620 <invSqrt>
 80014d4:	ed87 0a19 	vstr	s0, [r7, #100]	@ 0x64

	q[0]=q0 * recipNorm;
 80014d8:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 80014dc:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80014e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	edc3 7a00 	vstr	s15, [r3]
	q[1]=q1 * recipNorm;
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	3304      	adds	r3, #4
 80014ee:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 80014f2:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80014f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014fa:	edc3 7a00 	vstr	s15, [r3]
	q[2]=q2 * recipNorm;
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	3308      	adds	r3, #8
 8001502:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8001506:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800150a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800150e:	edc3 7a00 	vstr	s15, [r3]
	q[3]=q3 * recipNorm;
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	330c      	adds	r3, #12
 8001516:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 800151a:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800151e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001522:	edc3 7a00 	vstr	s15, [r3]
	}
 8001526:	bf00      	nop
 8001528:	3788      	adds	r7, #136	@ 0x88
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	20000000 	.word	0x20000000
 8001534:	00000000 	.word	0x00000000

08001538 <GetYawFromQ>:
	q[1]=q1 * recipNorm;
	q[2]=q2 * recipNorm;
	q[3]=q3 * recipNorm;
	}
float GetYawFromQ(float q[4])
{
 8001538:	b5b0      	push	{r4, r5, r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
	return atan2(2.0f * (q[1] * q[2] + q[0] * q[3]),
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	3304      	adds	r3, #4
 8001544:	ed93 7a00 	vldr	s14, [r3]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	3308      	adds	r3, #8
 800154c:	edd3 7a00 	vldr	s15, [r3]
 8001550:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	edd3 6a00 	vldr	s13, [r3]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	330c      	adds	r3, #12
 800155e:	edd3 7a00 	vldr	s15, [r3]
 8001562:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001566:	ee77 7a27 	vadd.f32	s15, s14, s15
 800156a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800156e:	ee17 0a90 	vmov	r0, s15
 8001572:	f7fe ffe9 	bl	8000548 <__aeabi_f2d>
 8001576:	4604      	mov	r4, r0
 8001578:	460d      	mov	r5, r1
	       q[0] * q[0] + q[1] * q[1] - q[2] * q[2] - q[3] * q[3])*(180.0f/3.14159265359);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	ed93 7a00 	vldr	s14, [r3]
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	edd3 7a00 	vldr	s15, [r3]
 8001586:	ee27 7a27 	vmul.f32	s14, s14, s15
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	3304      	adds	r3, #4
 800158e:	edd3 6a00 	vldr	s13, [r3]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	3304      	adds	r3, #4
 8001596:	edd3 7a00 	vldr	s15, [r3]
 800159a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800159e:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	3308      	adds	r3, #8
 80015a6:	edd3 6a00 	vldr	s13, [r3]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	3308      	adds	r3, #8
 80015ae:	edd3 7a00 	vldr	s15, [r3]
 80015b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015b6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	330c      	adds	r3, #12
 80015be:	edd3 6a00 	vldr	s13, [r3]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	330c      	adds	r3, #12
 80015c6:	edd3 7a00 	vldr	s15, [r3]
 80015ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015ce:	ee77 7a67 	vsub.f32	s15, s14, s15
	return atan2(2.0f * (q[1] * q[2] + q[0] * q[3]),
 80015d2:	ee17 0a90 	vmov	r0, s15
 80015d6:	f7fe ffb7 	bl	8000548 <__aeabi_f2d>
 80015da:	4602      	mov	r2, r0
 80015dc:	460b      	mov	r3, r1
 80015de:	ec43 2b11 	vmov	d1, r2, r3
 80015e2:	ec45 4b10 	vmov	d0, r4, r5
 80015e6:	f00e fb59 	bl	800fc9c <atan2>
 80015ea:	ec51 0b10 	vmov	r0, r1, d0
	       q[0] * q[0] + q[1] * q[1] - q[2] * q[2] - q[3] * q[3])*(180.0f/3.14159265359);
 80015ee:	a30a      	add	r3, pc, #40	@ (adr r3, 8001618 <GetYawFromQ+0xe0>)
 80015f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015f4:	f7ff f800 	bl	80005f8 <__aeabi_dmul>
 80015f8:	4602      	mov	r2, r0
 80015fa:	460b      	mov	r3, r1
 80015fc:	4610      	mov	r0, r2
 80015fe:	4619      	mov	r1, r3
 8001600:	f7ff faf2 	bl	8000be8 <__aeabi_d2f>
 8001604:	4603      	mov	r3, r0
 8001606:	ee07 3a90 	vmov	s15, r3
	}
 800160a:	eeb0 0a67 	vmov.f32	s0, s15
 800160e:	3708      	adds	r7, #8
 8001610:	46bd      	mov	sp, r7
 8001612:	bdb0      	pop	{r4, r5, r7, pc}
 8001614:	f3af 8000 	nop.w
 8001618:	1a63bfe5 	.word	0x1a63bfe5
 800161c:	404ca5dc 	.word	0x404ca5dc

08001620 <invSqrt>:

// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 8001620:	b480      	push	{r7}
 8001622:	b087      	sub	sp, #28
 8001624:	af00      	add	r7, sp, #0
 8001626:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 800162a:	edd7 7a01 	vldr	s15, [r7, #4]
 800162e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001632:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001636:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 800163e:	f107 0310 	add.w	r3, r7, #16
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	105a      	asrs	r2, r3, #1
 800164a:	4b12      	ldr	r3, [pc, #72]	@ (8001694 <invSqrt+0x74>)
 800164c:	1a9b      	subs	r3, r3, r2
 800164e:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8001650:	f107 030c 	add.w	r3, r7, #12
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8001658:	ed97 7a04 	vldr	s14, [r7, #16]
 800165c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001660:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001664:	edd7 7a04 	vldr	s15, [r7, #16]
 8001668:	ee67 7a27 	vmul.f32	s15, s14, s15
 800166c:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8001670:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001674:	edd7 7a04 	vldr	s15, [r7, #16]
 8001678:	ee67 7a27 	vmul.f32	s15, s14, s15
 800167c:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	ee07 3a90 	vmov	s15, r3
}
 8001686:	eeb0 0a67 	vmov.f32	s0, s15
 800168a:	371c      	adds	r7, #28
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr
 8001694:	5f3759df 	.word	0x5f3759df

08001698 <PID_Init>:
    float output_max;   // Maximum output value
    uint32_t prevtick;
} PIDController;

// Initialize PID controller
void PID_Init(PIDController *pid, float Kp, float Ki, float Kd, float setpoint, float output_min, float output_max) {
 8001698:	b480      	push	{r7}
 800169a:	b089      	sub	sp, #36	@ 0x24
 800169c:	af00      	add	r7, sp, #0
 800169e:	61f8      	str	r0, [r7, #28]
 80016a0:	ed87 0a06 	vstr	s0, [r7, #24]
 80016a4:	edc7 0a05 	vstr	s1, [r7, #20]
 80016a8:	ed87 1a04 	vstr	s2, [r7, #16]
 80016ac:	edc7 1a03 	vstr	s3, [r7, #12]
 80016b0:	ed87 2a02 	vstr	s4, [r7, #8]
 80016b4:	edc7 2a01 	vstr	s5, [r7, #4]
    pid->Kp = Kp;
 80016b8:	69fb      	ldr	r3, [r7, #28]
 80016ba:	69ba      	ldr	r2, [r7, #24]
 80016bc:	601a      	str	r2, [r3, #0]
    pid->Ki = Ki;
 80016be:	69fb      	ldr	r3, [r7, #28]
 80016c0:	697a      	ldr	r2, [r7, #20]
 80016c2:	605a      	str	r2, [r3, #4]
    pid->Kd = Kd;
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	693a      	ldr	r2, [r7, #16]
 80016c8:	609a      	str	r2, [r3, #8]
    pid->setpoint = setpoint;
 80016ca:	69fb      	ldr	r3, [r7, #28]
 80016cc:	68fa      	ldr	r2, [r7, #12]
 80016ce:	60da      	str	r2, [r3, #12]
    pid->integral = 0.0f;
 80016d0:	69fb      	ldr	r3, [r7, #28]
 80016d2:	f04f 0200 	mov.w	r2, #0
 80016d6:	611a      	str	r2, [r3, #16]
    pid->prev_error = 0.0f;
 80016d8:	69fb      	ldr	r3, [r7, #28]
 80016da:	f04f 0200 	mov.w	r2, #0
 80016de:	619a      	str	r2, [r3, #24]
    pid->output_min = output_min;
 80016e0:	69fb      	ldr	r3, [r7, #28]
 80016e2:	68ba      	ldr	r2, [r7, #8]
 80016e4:	61da      	str	r2, [r3, #28]
    pid->output_max = output_max;
 80016e6:	69fb      	ldr	r3, [r7, #28]
 80016e8:	687a      	ldr	r2, [r7, #4]
 80016ea:	621a      	str	r2, [r3, #32]
    pid->prevtick=0;
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	2200      	movs	r2, #0
 80016f0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80016f2:	bf00      	nop
 80016f4:	3724      	adds	r7, #36	@ 0x24
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
	...

08001700 <PID_Update>:

// Update PID controller
float PID_Update(PIDController *pid, float measured_value) {
 8001700:	b580      	push	{r7, lr}
 8001702:	b088      	sub	sp, #32
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	ed87 0a00 	vstr	s0, [r7]
	if(pid->prevtick==0)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001710:	2b00      	cmp	r3, #0
 8001712:	d104      	bne.n	800171e <PID_Update+0x1e>
		pid->prevtick=HAL_GetTick();
 8001714:	f002 fd64 	bl	80041e0 <HAL_GetTick>
 8001718:	4602      	mov	r2, r0
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	625a      	str	r2, [r3, #36]	@ 0x24

	float dt  = (HAL_GetTick() - pid->prevtick) *0.001f;
 800171e:	f002 fd5f 	bl	80041e0 <HAL_GetTick>
 8001722:	4602      	mov	r2, r0
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	ee07 3a90 	vmov	s15, r3
 800172e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001732:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8001868 <PID_Update+0x168>
 8001736:	ee67 7a87 	vmul.f32	s15, s15, s14
 800173a:	edc7 7a06 	vstr	s15, [r7, #24]
    float error = pid->setpoint - measured_value;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	ed93 7a03 	vldr	s14, [r3, #12]
 8001744:	edd7 7a00 	vldr	s15, [r7]
 8001748:	ee77 7a67 	vsub.f32	s15, s14, s15
 800174c:	edc7 7a05 	vstr	s15, [r7, #20]
    float proportional = pid->Kp * error;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	edd3 7a00 	vldr	s15, [r3]
 8001756:	ed97 7a05 	vldr	s14, [r7, #20]
 800175a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800175e:	edc7 7a04 	vstr	s15, [r7, #16]

    // Integral term with anti-windup
    pid->integral += pid->Ki * error * dt;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	ed93 7a04 	vldr	s14, [r3, #16]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	edd3 6a01 	vldr	s13, [r3, #4]
 800176e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001772:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001776:	edd7 7a06 	vldr	s15, [r7, #24]
 800177a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800177e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	edc3 7a04 	vstr	s15, [r3, #16]

    float derivative = pid->Kd * (error - pid->prev_error) / dt;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	ed93 7a02 	vldr	s14, [r3, #8]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	edd3 7a06 	vldr	s15, [r3, #24]
 8001794:	edd7 6a05 	vldr	s13, [r7, #20]
 8001798:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800179c:	ee67 6a27 	vmul.f32	s13, s14, s15
 80017a0:	ed97 7a06 	vldr	s14, [r7, #24]
 80017a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017a8:	edc7 7a03 	vstr	s15, [r7, #12]

    float output = proportional + pid->integral + derivative;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	ed93 7a04 	vldr	s14, [r3, #16]
 80017b2:	edd7 7a04 	vldr	s15, [r7, #16]
 80017b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017ba:	ed97 7a03 	vldr	s14, [r7, #12]
 80017be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017c2:	edc7 7a07 	vstr	s15, [r7, #28]

    // Apply output limits
    if (output > pid->output_max) {
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	edd3 7a08 	vldr	s15, [r3, #32]
 80017cc:	ed97 7a07 	vldr	s14, [r7, #28]
 80017d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017d8:	dd16      	ble.n	8001808 <PID_Update+0x108>
        output = pid->output_max;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6a1b      	ldr	r3, [r3, #32]
 80017de:	61fb      	str	r3, [r7, #28]
        // Anti-windup: Limit integral term
        pid->integral -= pid->Ki * error * dt;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	ed93 7a04 	vldr	s14, [r3, #16]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	edd3 6a01 	vldr	s13, [r3, #4]
 80017ec:	edd7 7a05 	vldr	s15, [r7, #20]
 80017f0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80017f4:	edd7 7a06 	vldr	s15, [r7, #24]
 80017f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	edc3 7a04 	vstr	s15, [r3, #16]
 8001806:	e01f      	b.n	8001848 <PID_Update+0x148>
    } else if (output < pid->output_min) {
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	edd3 7a07 	vldr	s15, [r3, #28]
 800180e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001812:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800181a:	d515      	bpl.n	8001848 <PID_Update+0x148>
        output = pid->output_min;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	69db      	ldr	r3, [r3, #28]
 8001820:	61fb      	str	r3, [r7, #28]
        // Anti-windup: Limit integral term
        pid->integral -= pid->Ki * error * dt;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	ed93 7a04 	vldr	s14, [r3, #16]
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	edd3 6a01 	vldr	s13, [r3, #4]
 800182e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001832:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001836:	edd7 7a06 	vldr	s15, [r7, #24]
 800183a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800183e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	edc3 7a04 	vstr	s15, [r3, #16]
    }

    pid->prev_error = error;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	697a      	ldr	r2, [r7, #20]
 800184c:	619a      	str	r2, [r3, #24]
    pid->prevtick =HAL_GetTick();
 800184e:	f002 fcc7 	bl	80041e0 <HAL_GetTick>
 8001852:	4602      	mov	r2, r0
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	625a      	str	r2, [r3, #36]	@ 0x24
    return output;
 8001858:	69fb      	ldr	r3, [r7, #28]
 800185a:	ee07 3a90 	vmov	s15, r3
}
 800185e:	eeb0 0a67 	vmov.f32	s0, s15
 8001862:	3720      	adds	r7, #32
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	3a83126f 	.word	0x3a83126f

0800186c <PID_Reset>:

void PID_Reset(PIDController* pid) {
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
	pid->setpoint=0;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	f04f 0200 	mov.w	r2, #0
 800187a:	60da      	str	r2, [r3, #12]
    pid->integral = 0.0f;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f04f 0200 	mov.w	r2, #0
 8001882:	611a      	str	r2, [r3, #16]
    pid->prev_error = 0.0f;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	f04f 0200 	mov.w	r2, #0
 800188a:	619a      	str	r2, [r3, #24]
    pid->prevtick = 0;//HAL_GetTick();
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2200      	movs	r2, #0
 8001890:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001892:	bf00      	nop
 8001894:	370c      	adds	r7, #12
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
	...

080018a0 <Set_Motor_Direction>:
/* USER CODE BEGIN 0 */
uint8_t aRxBuffer[3]={0};
uint8_t buf[5]={0};

//SET both wheel direction
void Set_Motor_Direction(int foward_flag) {
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(GPIOA, AIN1_Pin,
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	bf14      	ite	ne
 80018ae:	2301      	movne	r3, #1
 80018b0:	2300      	moveq	r3, #0
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	461a      	mov	r2, r3
 80018b6:	2108      	movs	r1, #8
 80018b8:	4813      	ldr	r0, [pc, #76]	@ (8001908 <Set_Motor_Direction+0x68>)
 80018ba:	f003 fc19 	bl	80050f0 <HAL_GPIO_WritePin>
            ((foward_flag) ? GPIO_PIN_SET : GPIO_PIN_RESET));
    HAL_GPIO_WritePin(GPIOA, AIN2_Pin,
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	bf0c      	ite	eq
 80018c4:	2301      	moveq	r3, #1
 80018c6:	2300      	movne	r3, #0
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	461a      	mov	r2, r3
 80018cc:	2104      	movs	r1, #4
 80018ce:	480e      	ldr	r0, [pc, #56]	@ (8001908 <Set_Motor_Direction+0x68>)
 80018d0:	f003 fc0e 	bl	80050f0 <HAL_GPIO_WritePin>
            ((foward_flag) ? GPIO_PIN_RESET : GPIO_PIN_SET));
    HAL_GPIO_WritePin(GPIOA, BIN2_Pin,
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	bf0c      	ite	eq
 80018da:	2301      	moveq	r3, #1
 80018dc:	2300      	movne	r3, #0
 80018de:	b2db      	uxtb	r3, r3
 80018e0:	461a      	mov	r2, r3
 80018e2:	2120      	movs	r1, #32
 80018e4:	4808      	ldr	r0, [pc, #32]	@ (8001908 <Set_Motor_Direction+0x68>)
 80018e6:	f003 fc03 	bl	80050f0 <HAL_GPIO_WritePin>
            ((foward_flag) ? GPIO_PIN_RESET : GPIO_PIN_SET));
    HAL_GPIO_WritePin(GPIOA, BIN1_Pin,
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	bf14      	ite	ne
 80018f0:	2301      	movne	r3, #1
 80018f2:	2300      	moveq	r3, #0
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	461a      	mov	r2, r3
 80018f8:	2110      	movs	r1, #16
 80018fa:	4803      	ldr	r0, [pc, #12]	@ (8001908 <Set_Motor_Direction+0x68>)
 80018fc:	f003 fbf8 	bl	80050f0 <HAL_GPIO_WritePin>
            ((foward_flag) ? GPIO_PIN_SET : GPIO_PIN_RESET));
}
 8001900:	bf00      	nop
 8001902:	3708      	adds	r7, #8
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	40020000 	.word	0x40020000

0800190c <delay_us>:
void delay_us(uint16_t us)
{
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
 8001912:	4603      	mov	r3, r0
 8001914:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim6,0);
 8001916:	4b09      	ldr	r3, [pc, #36]	@ (800193c <delay_us+0x30>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	2200      	movs	r2, #0
 800191c:	625a      	str	r2, [r3, #36]	@ 0x24
	while(__HAL_TIM_GET_COUNTER(&htim6)<us);
 800191e:	bf00      	nop
 8001920:	4b06      	ldr	r3, [pc, #24]	@ (800193c <delay_us+0x30>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001926:	88fb      	ldrh	r3, [r7, #6]
 8001928:	429a      	cmp	r2, r3
 800192a:	d3f9      	bcc.n	8001920 <delay_us+0x14>

}
 800192c:	bf00      	nop
 800192e:	bf00      	nop
 8001930:	370c      	adds	r7, #12
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	2000044c 	.word	0x2000044c

08001940 <resetYaw>:
void resetYaw()
{	q[0]=1; q[1]=0; q[2]=0; q[3]=0;
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
 8001944:	4b0d      	ldr	r3, [pc, #52]	@ (800197c <resetYaw+0x3c>)
 8001946:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800194a:	601a      	str	r2, [r3, #0]
 800194c:	4b0b      	ldr	r3, [pc, #44]	@ (800197c <resetYaw+0x3c>)
 800194e:	f04f 0200 	mov.w	r2, #0
 8001952:	605a      	str	r2, [r3, #4]
 8001954:	4b09      	ldr	r3, [pc, #36]	@ (800197c <resetYaw+0x3c>)
 8001956:	f04f 0200 	mov.w	r2, #0
 800195a:	609a      	str	r2, [r3, #8]
 800195c:	4b07      	ldr	r3, [pc, #28]	@ (800197c <resetYaw+0x3c>)
 800195e:	f04f 0200 	mov.w	r2, #0
 8001962:	60da      	str	r2, [r3, #12]
	yaw=0;
 8001964:	4b06      	ldr	r3, [pc, #24]	@ (8001980 <resetYaw+0x40>)
 8001966:	f04f 0200 	mov.w	r2, #0
 800196a:	601a      	str	r2, [r3, #0]
	PID_Reset(&LMotorPID);
 800196c:	4805      	ldr	r0, [pc, #20]	@ (8001984 <resetYaw+0x44>)
 800196e:	f7ff ff7d 	bl	800186c <PID_Reset>
	PID_Reset(&RMotorPID);
 8001972:	4805      	ldr	r0, [pc, #20]	@ (8001988 <resetYaw+0x48>)
 8001974:	f7ff ff7a 	bl	800186c <PID_Reset>
}
 8001978:	bf00      	nop
 800197a:	bd80      	pop	{r7, pc}
 800197c:	2000000c 	.word	0x2000000c
 8001980:	20000580 	.word	0x20000580
 8001984:	20000584 	.word	0x20000584
 8001988:	200005ac 	.word	0x200005ac
 800198c:	00000000 	.word	0x00000000

08001990 <updateYaw>:
void updateYaw()//update yaw reading using filter
{
 8001990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001992:	ed2d 8b04 	vpush	{d8-d9}
 8001996:	af00      	add	r7, sp, #0
	static uint32_t prevtick=0;

	if(HAL_GetTick()-prevtick>1000L)//RST if never update for more than 1 second
 8001998:	f002 fc22 	bl	80041e0 <HAL_GetTick>
 800199c:	4602      	mov	r2, r0
 800199e:	4b4c      	ldr	r3, [pc, #304]	@ (8001ad0 <updateYaw+0x140>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80019a8:	d905      	bls.n	80019b6 <updateYaw+0x26>
		{prevtick=HAL_GetTick();return;}
 80019aa:	f002 fc19 	bl	80041e0 <HAL_GetTick>
 80019ae:	4603      	mov	r3, r0
 80019b0:	4a47      	ldr	r2, [pc, #284]	@ (8001ad0 <updateYaw+0x140>)
 80019b2:	6013      	str	r3, [r2, #0]
 80019b4:	e084      	b.n	8001ac0 <updateYaw+0x130>
	ICM20948_readAccelerometer_all(&hi2c1,0,ACCEL_SENS,&accel);
 80019b6:	4b47      	ldr	r3, [pc, #284]	@ (8001ad4 <updateYaw+0x144>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	2100      	movs	r1, #0
 80019bc:	4846      	ldr	r0, [pc, #280]	@ (8001ad8 <updateYaw+0x148>)
 80019be:	f008 f86f 	bl	8009aa0 <ICM20948_readAccelerometer_all>
	ICM20948_readGyroscope_all(&hi2c1, 0, GYRO_SENS, &gyro);
 80019c2:	4b46      	ldr	r3, [pc, #280]	@ (8001adc <updateYaw+0x14c>)
 80019c4:	2203      	movs	r2, #3
 80019c6:	2100      	movs	r1, #0
 80019c8:	4843      	ldr	r0, [pc, #268]	@ (8001ad8 <updateYaw+0x148>)
 80019ca:	f007 ff51 	bl	8009870 <ICM20948_readGyroscope_all>
		  	  //ICM20948_readMagnetometer_all(&hi2c1,&mag);
		  	  //magcal_adjust(&mag,&mag_params);

		  	  //Madgwick Mahony
	MadgwickQuaternionUpdate(accel.x*9.81f,accel.y*9.81f,accel.z*9.81f,
 80019ce:	4b41      	ldr	r3, [pc, #260]	@ (8001ad4 <updateYaw+0x144>)
 80019d0:	edd3 7a00 	vldr	s15, [r3]
 80019d4:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8001ae0 <updateYaw+0x150>
 80019d8:	ee27 8a87 	vmul.f32	s16, s15, s14
 80019dc:	4b3d      	ldr	r3, [pc, #244]	@ (8001ad4 <updateYaw+0x144>)
 80019de:	edd3 7a01 	vldr	s15, [r3, #4]
 80019e2:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8001ae0 <updateYaw+0x150>
 80019e6:	ee67 8a87 	vmul.f32	s17, s15, s14
 80019ea:	4b3a      	ldr	r3, [pc, #232]	@ (8001ad4 <updateYaw+0x144>)
 80019ec:	edd3 7a02 	vldr	s15, [r3, #8]
 80019f0:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8001ae0 <updateYaw+0x150>
 80019f4:	ee27 9a87 	vmul.f32	s18, s15, s14
		  			  gyro.x*DEG_TO_RAD,-gyro.y*DEG_TO_RAD,gyro.z*DEG_TO_RAD,
 80019f8:	4b38      	ldr	r3, [pc, #224]	@ (8001adc <updateYaw+0x14c>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4618      	mov	r0, r3
 80019fe:	f7fe fda3 	bl	8000548 <__aeabi_f2d>
 8001a02:	a331      	add	r3, pc, #196	@ (adr r3, 8001ac8 <updateYaw+0x138>)
 8001a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a08:	f7fe fdf6 	bl	80005f8 <__aeabi_dmul>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	460b      	mov	r3, r1
	MadgwickQuaternionUpdate(accel.x*9.81f,accel.y*9.81f,accel.z*9.81f,
 8001a10:	4610      	mov	r0, r2
 8001a12:	4619      	mov	r1, r3
 8001a14:	f7ff f8e8 	bl	8000be8 <__aeabi_d2f>
 8001a18:	4604      	mov	r4, r0
		  			  gyro.x*DEG_TO_RAD,-gyro.y*DEG_TO_RAD,gyro.z*DEG_TO_RAD,
 8001a1a:	4b30      	ldr	r3, [pc, #192]	@ (8001adc <updateYaw+0x14c>)
 8001a1c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001a20:	eef1 7a67 	vneg.f32	s15, s15
 8001a24:	ee17 3a90 	vmov	r3, s15
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f7fe fd8d 	bl	8000548 <__aeabi_f2d>
 8001a2e:	a326      	add	r3, pc, #152	@ (adr r3, 8001ac8 <updateYaw+0x138>)
 8001a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a34:	f7fe fde0 	bl	80005f8 <__aeabi_dmul>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	460b      	mov	r3, r1
	MadgwickQuaternionUpdate(accel.x*9.81f,accel.y*9.81f,accel.z*9.81f,
 8001a3c:	4610      	mov	r0, r2
 8001a3e:	4619      	mov	r1, r3
 8001a40:	f7ff f8d2 	bl	8000be8 <__aeabi_d2f>
 8001a44:	4605      	mov	r5, r0
		  			  gyro.x*DEG_TO_RAD,-gyro.y*DEG_TO_RAD,gyro.z*DEG_TO_RAD,
 8001a46:	4b25      	ldr	r3, [pc, #148]	@ (8001adc <updateYaw+0x14c>)
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7fe fd7c 	bl	8000548 <__aeabi_f2d>
 8001a50:	a31d      	add	r3, pc, #116	@ (adr r3, 8001ac8 <updateYaw+0x138>)
 8001a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a56:	f7fe fdcf 	bl	80005f8 <__aeabi_dmul>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	460b      	mov	r3, r1
	MadgwickQuaternionUpdate(accel.x*9.81f,accel.y*9.81f,accel.z*9.81f,
 8001a5e:	4610      	mov	r0, r2
 8001a60:	4619      	mov	r1, r3
 8001a62:	f7ff f8c1 	bl	8000be8 <__aeabi_d2f>
 8001a66:	4606      	mov	r6, r0
					  (HAL_GetTick()-prevtick)*0.001f,q);
 8001a68:	f002 fbba 	bl	80041e0 <HAL_GetTick>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	4b18      	ldr	r3, [pc, #96]	@ (8001ad0 <updateYaw+0x140>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	1ad3      	subs	r3, r2, r3
	MadgwickQuaternionUpdate(accel.x*9.81f,accel.y*9.81f,accel.z*9.81f,
 8001a74:	ee07 3a90 	vmov	s15, r3
 8001a78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a7c:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001ae4 <updateYaw+0x154>
 8001a80:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a84:	4818      	ldr	r0, [pc, #96]	@ (8001ae8 <updateYaw+0x158>)
 8001a86:	eeb0 3a67 	vmov.f32	s6, s15
 8001a8a:	ee02 6a90 	vmov	s5, r6
 8001a8e:	ee02 5a10 	vmov	s4, r5
 8001a92:	ee01 4a90 	vmov	s3, r4
 8001a96:	eeb0 1a49 	vmov.f32	s2, s18
 8001a9a:	eef0 0a68 	vmov.f32	s1, s17
 8001a9e:	eeb0 0a48 	vmov.f32	s0, s16
 8001aa2:	f7ff fa69 	bl	8000f78 <MadgwickQuaternionUpdate>

		  	  prevtick=HAL_GetTick();
 8001aa6:	f002 fb9b 	bl	80041e0 <HAL_GetTick>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	4a08      	ldr	r2, [pc, #32]	@ (8001ad0 <updateYaw+0x140>)
 8001aae:	6013      	str	r3, [r2, #0]
		  	  yaw = GetYawFromQ(q);
 8001ab0:	480d      	ldr	r0, [pc, #52]	@ (8001ae8 <updateYaw+0x158>)
 8001ab2:	f7ff fd41 	bl	8001538 <GetYawFromQ>
 8001ab6:	eef0 7a40 	vmov.f32	s15, s0
 8001aba:	4b0c      	ldr	r3, [pc, #48]	@ (8001aec <updateYaw+0x15c>)
 8001abc:	edc3 7a00 	vstr	s15, [r3]
	}
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	ecbd 8b04 	vpop	{d8-d9}
 8001ac6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ac8:	a2529e84 	.word	0xa2529e84
 8001acc:	3f91df46 	.word	0x3f91df46
 8001ad0:	200005f4 	.word	0x200005f4
 8001ad4:	20000568 	.word	0x20000568
 8001ad8:	200002d8 	.word	0x200002d8
 8001adc:	20000574 	.word	0x20000574
 8001ae0:	411cf5c3 	.word	0x411cf5c3
 8001ae4:	3a83126f 	.word	0x3a83126f
 8001ae8:	2000000c 	.word	0x2000000c
 8001aec:	20000580 	.word	0x20000580

08001af0 <Backward>:
void Backward(int target)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]

	//Ensure yaw is reseted before turning
	//int target=-85;//90
	//int target=25;//360
	static uint8_t bTurn=1;
	if(bTurn&& target != 0)
 8001af8:	4b3a      	ldr	r3, [pc, #232]	@ (8001be4 <Backward+0xf4>)
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d00e      	beq.n	8001b1e <Backward+0x2e>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d00b      	beq.n	8001b1e <Backward+0x2e>
	{
		set_servo_angle(Center);
 8001b06:	205f      	movs	r0, #95	@ 0x5f
 8001b08:	f000 fc88 	bl	800241c <set_servo_angle>
		osDelay(750);
 8001b0c:	f240 20ee 	movw	r0, #750	@ 0x2ee
 8001b10:	f008 fae6 	bl	800a0e0 <osDelay>
		resetYaw();
 8001b14:	f7ff ff14 	bl	8001940 <resetYaw>
		bTurn=0;
 8001b18:	4b32      	ldr	r3, [pc, #200]	@ (8001be4 <Backward+0xf4>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	701a      	strb	r2, [r3, #0]
	}
	updateYaw();
 8001b1e:	f7ff ff37 	bl	8001990 <updateYaw>
	//osDelay(10);
	LMotorPID.setpoint=2;
 8001b22:	4b31      	ldr	r3, [pc, #196]	@ (8001be8 <Backward+0xf8>)
 8001b24:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b28:	60da      	str	r2, [r3, #12]
	RMotorPID.setpoint=2;
 8001b2a:	4b30      	ldr	r3, [pc, #192]	@ (8001bec <Backward+0xfc>)
 8001b2c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b30:	60da      	str	r2, [r3, #12]

	if (yaw > target - 2.0f )
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	ee07 3a90 	vmov	s15, r3
 8001b38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b3c:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001b40:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001b44:	4b2a      	ldr	r3, [pc, #168]	@ (8001bf0 <Backward+0x100>)
 8001b46:	edd3 7a00 	vldr	s15, [r3]
 8001b4a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b52:	d503      	bpl.n	8001b5c <Backward+0x6c>
			  {
				  set_servo_angle(Slight_Left);
 8001b54:	2064      	movs	r0, #100	@ 0x64
 8001b56:	f000 fc61 	bl	800241c <set_servo_angle>
 8001b5a:	e013      	b.n	8001b84 <Backward+0x94>
			  }
	else if(yaw < target + 2.0f)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	ee07 3a90 	vmov	s15, r3
 8001b62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b66:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001b6a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001b6e:	4b20      	ldr	r3, [pc, #128]	@ (8001bf0 <Backward+0x100>)
 8001b70:	edd3 7a00 	vldr	s15, [r3]
 8001b74:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b7c:	dd02      	ble.n	8001b84 <Backward+0x94>
	{
		set_servo_angle(Slight_Right);
 8001b7e:	205a      	movs	r0, #90	@ 0x5a
 8001b80:	f000 fc4c 	bl	800241c <set_servo_angle>
//	else if (yaw > target - 20.0f && yaw < target + 20.0f)
//	{
//	  LMotorPID.setpoint=0.5;
//	  RMotorPID.setpoint=0.35;
//	}
	int32_t L=(int32_t)PID_Update(&LMotorPID, RPS_L);
 8001b84:	4b1b      	ldr	r3, [pc, #108]	@ (8001bf4 <Backward+0x104>)
 8001b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b8a:	4610      	mov	r0, r2
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	f7ff f82b 	bl	8000be8 <__aeabi_d2f>
 8001b92:	4603      	mov	r3, r0
 8001b94:	ee00 3a10 	vmov	s0, r3
 8001b98:	4813      	ldr	r0, [pc, #76]	@ (8001be8 <Backward+0xf8>)
 8001b9a:	f7ff fdb1 	bl	8001700 <PID_Update>
 8001b9e:	eef0 7a40 	vmov.f32	s15, s0
 8001ba2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ba6:	ee17 3a90 	vmov	r3, s15
 8001baa:	60fb      	str	r3, [r7, #12]
	int32_t R=(int32_t)PID_Update(&RMotorPID, RPS_R);
 8001bac:	4b12      	ldr	r3, [pc, #72]	@ (8001bf8 <Backward+0x108>)
 8001bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bb2:	4610      	mov	r0, r2
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	f7ff f817 	bl	8000be8 <__aeabi_d2f>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	ee00 3a10 	vmov	s0, r3
 8001bc0:	480a      	ldr	r0, [pc, #40]	@ (8001bec <Backward+0xfc>)
 8001bc2:	f7ff fd9d 	bl	8001700 <PID_Update>
 8001bc6:	eef0 7a40 	vmov.f32	s15, s0
 8001bca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bce:	ee17 3a90 	vmov	r3, s15
 8001bd2:	60bb      	str	r3, [r7, #8]
	set_motor_pwm(L, R);
 8001bd4:	68b9      	ldr	r1, [r7, #8]
 8001bd6:	68f8      	ldr	r0, [r7, #12]
 8001bd8:	f000 fbda 	bl	8002390 <set_motor_pwm>

}
 8001bdc:	bf00      	nop
 8001bde:	3710      	adds	r7, #16
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	20000020 	.word	0x20000020
 8001be8:	20000584 	.word	0x20000584
 8001bec:	200005ac 	.word	0x200005ac
 8001bf0:	20000580 	.word	0x20000580
 8001bf4:	20000558 	.word	0x20000558
 8001bf8:	20000560 	.word	0x20000560

08001bfc <Forward>:
void Forward(int target)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b084      	sub	sp, #16
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]

	//Ensure yaw is reseted before turning
	//int target=-85;//90
	//int target=25;//360
	static uint8_t bTurn=1;
	if(bTurn&& target != 0)
 8001c04:	4b3a      	ldr	r3, [pc, #232]	@ (8001cf0 <Forward+0xf4>)
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d00e      	beq.n	8001c2a <Forward+0x2e>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d00b      	beq.n	8001c2a <Forward+0x2e>
	{
		set_servo_angle(Center);
 8001c12:	205f      	movs	r0, #95	@ 0x5f
 8001c14:	f000 fc02 	bl	800241c <set_servo_angle>
		osDelay(750);
 8001c18:	f240 20ee 	movw	r0, #750	@ 0x2ee
 8001c1c:	f008 fa60 	bl	800a0e0 <osDelay>
		resetYaw();
 8001c20:	f7ff fe8e 	bl	8001940 <resetYaw>
		bTurn=0;
 8001c24:	4b32      	ldr	r3, [pc, #200]	@ (8001cf0 <Forward+0xf4>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	701a      	strb	r2, [r3, #0]
	}
	updateYaw();
 8001c2a:	f7ff feb1 	bl	8001990 <updateYaw>
	//osDelay(10);
	LMotorPID.setpoint=2;
 8001c2e:	4b31      	ldr	r3, [pc, #196]	@ (8001cf4 <Forward+0xf8>)
 8001c30:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c34:	60da      	str	r2, [r3, #12]
	RMotorPID.setpoint=2;
 8001c36:	4b30      	ldr	r3, [pc, #192]	@ (8001cf8 <Forward+0xfc>)
 8001c38:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c3c:	60da      	str	r2, [r3, #12]

	if (yaw > target - 2.0f )
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	ee07 3a90 	vmov	s15, r3
 8001c44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c48:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001c4c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001c50:	4b2a      	ldr	r3, [pc, #168]	@ (8001cfc <Forward+0x100>)
 8001c52:	edd3 7a00 	vldr	s15, [r3]
 8001c56:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c5e:	d503      	bpl.n	8001c68 <Forward+0x6c>
			  {
				  set_servo_angle(Slight_Right);
 8001c60:	205a      	movs	r0, #90	@ 0x5a
 8001c62:	f000 fbdb 	bl	800241c <set_servo_angle>
 8001c66:	e013      	b.n	8001c90 <Forward+0x94>
			  }
	else if(yaw < target + 2.0f)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	ee07 3a90 	vmov	s15, r3
 8001c6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c72:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001c76:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001c7a:	4b20      	ldr	r3, [pc, #128]	@ (8001cfc <Forward+0x100>)
 8001c7c:	edd3 7a00 	vldr	s15, [r3]
 8001c80:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c88:	dd02      	ble.n	8001c90 <Forward+0x94>
	{
		set_servo_angle(Slight_Left);
 8001c8a:	2064      	movs	r0, #100	@ 0x64
 8001c8c:	f000 fbc6 	bl	800241c <set_servo_angle>
//	else if (yaw > target - 20.0f && yaw < target + 20.0f)
//	{
//	  LMotorPID.setpoint=0.5;
//	  RMotorPID.setpoint=0.35;
//	}
	int32_t L=(int32_t)PID_Update(&LMotorPID, RPS_L);
 8001c90:	4b1b      	ldr	r3, [pc, #108]	@ (8001d00 <Forward+0x104>)
 8001c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c96:	4610      	mov	r0, r2
 8001c98:	4619      	mov	r1, r3
 8001c9a:	f7fe ffa5 	bl	8000be8 <__aeabi_d2f>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	ee00 3a10 	vmov	s0, r3
 8001ca4:	4813      	ldr	r0, [pc, #76]	@ (8001cf4 <Forward+0xf8>)
 8001ca6:	f7ff fd2b 	bl	8001700 <PID_Update>
 8001caa:	eef0 7a40 	vmov.f32	s15, s0
 8001cae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cb2:	ee17 3a90 	vmov	r3, s15
 8001cb6:	60fb      	str	r3, [r7, #12]
	int32_t R=(int32_t)PID_Update(&RMotorPID, RPS_R);
 8001cb8:	4b12      	ldr	r3, [pc, #72]	@ (8001d04 <Forward+0x108>)
 8001cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cbe:	4610      	mov	r0, r2
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	f7fe ff91 	bl	8000be8 <__aeabi_d2f>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	ee00 3a10 	vmov	s0, r3
 8001ccc:	480a      	ldr	r0, [pc, #40]	@ (8001cf8 <Forward+0xfc>)
 8001cce:	f7ff fd17 	bl	8001700 <PID_Update>
 8001cd2:	eef0 7a40 	vmov.f32	s15, s0
 8001cd6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cda:	ee17 3a90 	vmov	r3, s15
 8001cde:	60bb      	str	r3, [r7, #8]
	set_motor_pwm(L, R);
 8001ce0:	68b9      	ldr	r1, [r7, #8]
 8001ce2:	68f8      	ldr	r0, [r7, #12]
 8001ce4:	f000 fb54 	bl	8002390 <set_motor_pwm>

}
 8001ce8:	bf00      	nop
 8001cea:	3710      	adds	r7, #16
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	20000021 	.word	0x20000021
 8001cf4:	20000584 	.word	0x20000584
 8001cf8:	200005ac 	.word	0x200005ac
 8001cfc:	20000580 	.word	0x20000580
 8001d00:	20000558 	.word	0x20000558
 8001d04:	20000560 	.word	0x20000560

08001d08 <ForwardLeft>:

void ForwardLeft(int target)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b084      	sub	sp, #16
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
	//Ensure yaw is reseted before turning
// -25 for 360degree        85 for 90degree
	static uint8_t bTurn=1;
		if(bTurn&& target != 0)
 8001d10:	4b54      	ldr	r3, [pc, #336]	@ (8001e64 <ForwardLeft+0x15c>)
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d00e      	beq.n	8001d36 <ForwardLeft+0x2e>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d00b      	beq.n	8001d36 <ForwardLeft+0x2e>
		{
			set_servo_angle(Left);
 8001d1e:	208c      	movs	r0, #140	@ 0x8c
 8001d20:	f000 fb7c 	bl	800241c <set_servo_angle>
			osDelay(750);
 8001d24:	f240 20ee 	movw	r0, #750	@ 0x2ee
 8001d28:	f008 f9da 	bl	800a0e0 <osDelay>
			resetYaw();
 8001d2c:	f7ff fe08 	bl	8001940 <resetYaw>
			bTurn=0;
 8001d30:	4b4c      	ldr	r3, [pc, #304]	@ (8001e64 <ForwardLeft+0x15c>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	701a      	strb	r2, [r3, #0]
		}
	updateYaw();
 8001d36:	f7ff fe2b 	bl	8001990 <updateYaw>

	LMotorPID.setpoint=0.7;
 8001d3a:	4b4b      	ldr	r3, [pc, #300]	@ (8001e68 <ForwardLeft+0x160>)
 8001d3c:	4a4b      	ldr	r2, [pc, #300]	@ (8001e6c <ForwardLeft+0x164>)
 8001d3e:	60da      	str	r2, [r3, #12]
	RMotorPID.setpoint=1;
 8001d40:	4b4b      	ldr	r3, [pc, #300]	@ (8001e70 <ForwardLeft+0x168>)
 8001d42:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001d46:	60da      	str	r2, [r3, #12]

	if (yaw > target - 2.0f && yaw < target + 2.0f)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	ee07 3a90 	vmov	s15, r3
 8001d4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d52:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001d56:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001d5a:	4b46      	ldr	r3, [pc, #280]	@ (8001e74 <ForwardLeft+0x16c>)
 8001d5c:	edd3 7a00 	vldr	s15, [r3]
 8001d60:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d68:	d524      	bpl.n	8001db4 <ForwardLeft+0xac>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	ee07 3a90 	vmov	s15, r3
 8001d70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d74:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001d78:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001d7c:	4b3d      	ldr	r3, [pc, #244]	@ (8001e74 <ForwardLeft+0x16c>)
 8001d7e:	edd3 7a00 	vldr	s15, [r3]
 8001d82:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d8a:	dd13      	ble.n	8001db4 <ForwardLeft+0xac>
			  {
				set_motor_pwm(0, 0);
 8001d8c:	2100      	movs	r1, #0
 8001d8e:	2000      	movs	r0, #0
 8001d90:	f000 fafe 	bl	8002390 <set_motor_pwm>
				PID_Reset(&LMotorPID);
 8001d94:	4834      	ldr	r0, [pc, #208]	@ (8001e68 <ForwardLeft+0x160>)
 8001d96:	f7ff fd69 	bl	800186c <PID_Reset>
				PID_Reset(&RMotorPID);
 8001d9a:	4835      	ldr	r0, [pc, #212]	@ (8001e70 <ForwardLeft+0x168>)
 8001d9c:	f7ff fd66 	bl	800186c <PID_Reset>
				set_servo_angle(Center);
 8001da0:	205f      	movs	r0, #95	@ 0x5f
 8001da2:	f000 fb3b 	bl	800241c <set_servo_angle>
				bTurn=1;
 8001da6:	4b2f      	ldr	r3, [pc, #188]	@ (8001e64 <ForwardLeft+0x15c>)
 8001da8:	2201      	movs	r2, #1
 8001daa:	701a      	strb	r2, [r3, #0]
				flagDone=1;
 8001dac:	4b32      	ldr	r3, [pc, #200]	@ (8001e78 <ForwardLeft+0x170>)
 8001dae:	2201      	movs	r2, #1
 8001db0:	601a      	str	r2, [r3, #0]

				return;
 8001db2:	e054      	b.n	8001e5e <ForwardLeft+0x156>
			  }
	else if (yaw > target - 20.0f && yaw < target + 20.0f)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	ee07 3a90 	vmov	s15, r3
 8001dba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dbe:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001dc2:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001dc6:	4b2b      	ldr	r3, [pc, #172]	@ (8001e74 <ForwardLeft+0x16c>)
 8001dc8:	edd3 7a00 	vldr	s15, [r3]
 8001dcc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001dd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dd4:	d517      	bpl.n	8001e06 <ForwardLeft+0xfe>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	ee07 3a90 	vmov	s15, r3
 8001ddc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001de0:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001de4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001de8:	4b22      	ldr	r3, [pc, #136]	@ (8001e74 <ForwardLeft+0x16c>)
 8001dea:	edd3 7a00 	vldr	s15, [r3]
 8001dee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001df2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001df6:	dd06      	ble.n	8001e06 <ForwardLeft+0xfe>
	{
	  LMotorPID.setpoint=0.35;
 8001df8:	4b1b      	ldr	r3, [pc, #108]	@ (8001e68 <ForwardLeft+0x160>)
 8001dfa:	4a20      	ldr	r2, [pc, #128]	@ (8001e7c <ForwardLeft+0x174>)
 8001dfc:	60da      	str	r2, [r3, #12]
	  RMotorPID.setpoint=0.5;
 8001dfe:	4b1c      	ldr	r3, [pc, #112]	@ (8001e70 <ForwardLeft+0x168>)
 8001e00:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8001e04:	60da      	str	r2, [r3, #12]
	}
	int32_t L=(int32_t)PID_Update(&LMotorPID, RPS_L);
 8001e06:	4b1e      	ldr	r3, [pc, #120]	@ (8001e80 <ForwardLeft+0x178>)
 8001e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e0c:	4610      	mov	r0, r2
 8001e0e:	4619      	mov	r1, r3
 8001e10:	f7fe feea 	bl	8000be8 <__aeabi_d2f>
 8001e14:	4603      	mov	r3, r0
 8001e16:	ee00 3a10 	vmov	s0, r3
 8001e1a:	4813      	ldr	r0, [pc, #76]	@ (8001e68 <ForwardLeft+0x160>)
 8001e1c:	f7ff fc70 	bl	8001700 <PID_Update>
 8001e20:	eef0 7a40 	vmov.f32	s15, s0
 8001e24:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e28:	ee17 3a90 	vmov	r3, s15
 8001e2c:	60fb      	str	r3, [r7, #12]
	int32_t R=(int32_t)PID_Update(&RMotorPID, RPS_R);
 8001e2e:	4b15      	ldr	r3, [pc, #84]	@ (8001e84 <ForwardLeft+0x17c>)
 8001e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e34:	4610      	mov	r0, r2
 8001e36:	4619      	mov	r1, r3
 8001e38:	f7fe fed6 	bl	8000be8 <__aeabi_d2f>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	ee00 3a10 	vmov	s0, r3
 8001e42:	480b      	ldr	r0, [pc, #44]	@ (8001e70 <ForwardLeft+0x168>)
 8001e44:	f7ff fc5c 	bl	8001700 <PID_Update>
 8001e48:	eef0 7a40 	vmov.f32	s15, s0
 8001e4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e50:	ee17 3a90 	vmov	r3, s15
 8001e54:	60bb      	str	r3, [r7, #8]
	set_motor_pwm(L, R);
 8001e56:	68b9      	ldr	r1, [r7, #8]
 8001e58:	68f8      	ldr	r0, [r7, #12]
 8001e5a:	f000 fa99 	bl	8002390 <set_motor_pwm>
}
 8001e5e:	3710      	adds	r7, #16
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	20000022 	.word	0x20000022
 8001e68:	20000584 	.word	0x20000584
 8001e6c:	3f333333 	.word	0x3f333333
 8001e70:	200005ac 	.word	0x200005ac
 8001e74:	20000580 	.word	0x20000580
 8001e78:	20000234 	.word	0x20000234
 8001e7c:	3eb33333 	.word	0x3eb33333
 8001e80:	20000558 	.word	0x20000558
 8001e84:	20000560 	.word	0x20000560

08001e88 <ForwardRight>:
void ForwardRight(int target)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b084      	sub	sp, #16
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]

	//Ensure yaw is reseted before turning
	//int target=-85;//90
	//int target=25;//360
	static uint8_t bTurn=1;
	if(bTurn&& target != 0)
 8001e90:	4b58      	ldr	r3, [pc, #352]	@ (8001ff4 <ForwardRight+0x16c>)
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d00e      	beq.n	8001eb6 <ForwardRight+0x2e>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d00b      	beq.n	8001eb6 <ForwardRight+0x2e>
	{
		set_servo_angle(Right);
 8001e9e:	2000      	movs	r0, #0
 8001ea0:	f000 fabc 	bl	800241c <set_servo_angle>
		osDelay(750);
 8001ea4:	f240 20ee 	movw	r0, #750	@ 0x2ee
 8001ea8:	f008 f91a 	bl	800a0e0 <osDelay>
		resetYaw();
 8001eac:	f7ff fd48 	bl	8001940 <resetYaw>
		bTurn=0;
 8001eb0:	4b50      	ldr	r3, [pc, #320]	@ (8001ff4 <ForwardRight+0x16c>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	701a      	strb	r2, [r3, #0]
	}
	updateYaw();
 8001eb6:	f7ff fd6b 	bl	8001990 <updateYaw>
	//osDelay(10);
	LMotorPID.setpoint=1;
 8001eba:	4b4f      	ldr	r3, [pc, #316]	@ (8001ff8 <ForwardRight+0x170>)
 8001ebc:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001ec0:	60da      	str	r2, [r3, #12]
	RMotorPID.setpoint=0.7;
 8001ec2:	4b4e      	ldr	r3, [pc, #312]	@ (8001ffc <ForwardRight+0x174>)
 8001ec4:	4a4e      	ldr	r2, [pc, #312]	@ (8002000 <ForwardRight+0x178>)
 8001ec6:	60da      	str	r2, [r3, #12]

	if (yaw > target - 2.0f && yaw < target + 2.0f)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	ee07 3a90 	vmov	s15, r3
 8001ece:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ed2:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001ed6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001eda:	4b4a      	ldr	r3, [pc, #296]	@ (8002004 <ForwardRight+0x17c>)
 8001edc:	edd3 7a00 	vldr	s15, [r3]
 8001ee0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ee8:	d52c      	bpl.n	8001f44 <ForwardRight+0xbc>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	ee07 3a90 	vmov	s15, r3
 8001ef0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ef4:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001ef8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001efc:	4b41      	ldr	r3, [pc, #260]	@ (8002004 <ForwardRight+0x17c>)
 8001efe:	edd3 7a00 	vldr	s15, [r3]
 8001f02:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f0a:	dd1b      	ble.n	8001f44 <ForwardRight+0xbc>
			  {
				  set_motor_pwm(0, 0);
 8001f0c:	2100      	movs	r1, #0
 8001f0e:	2000      	movs	r0, #0
 8001f10:	f000 fa3e 	bl	8002390 <set_motor_pwm>
				  PID_Reset(&LMotorPID);
 8001f14:	4838      	ldr	r0, [pc, #224]	@ (8001ff8 <ForwardRight+0x170>)
 8001f16:	f7ff fca9 	bl	800186c <PID_Reset>
				  PID_Reset(&RMotorPID);
 8001f1a:	4838      	ldr	r0, [pc, #224]	@ (8001ffc <ForwardRight+0x174>)
 8001f1c:	f7ff fca6 	bl	800186c <PID_Reset>
				  set_servo_angle(Center);
 8001f20:	205f      	movs	r0, #95	@ 0x5f
 8001f22:	f000 fa7b 	bl	800241c <set_servo_angle>
				  bTurn=1;
 8001f26:	4b33      	ldr	r3, [pc, #204]	@ (8001ff4 <ForwardRight+0x16c>)
 8001f28:	2201      	movs	r2, #1
 8001f2a:	701a      	strb	r2, [r3, #0]
				  flagDone=1;
 8001f2c:	4b36      	ldr	r3, [pc, #216]	@ (8002008 <ForwardRight+0x180>)
 8001f2e:	2201      	movs	r2, #1
 8001f30:	601a      	str	r2, [r3, #0]
				  tempflag=0;count++;
 8001f32:	4b36      	ldr	r3, [pc, #216]	@ (800200c <ForwardRight+0x184>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	601a      	str	r2, [r3, #0]
 8001f38:	4b35      	ldr	r3, [pc, #212]	@ (8002010 <ForwardRight+0x188>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	4a34      	ldr	r2, [pc, #208]	@ (8002010 <ForwardRight+0x188>)
 8001f40:	6013      	str	r3, [r2, #0]
				  return;
 8001f42:	e054      	b.n	8001fee <ForwardRight+0x166>
			  }
	else if (yaw > target - 20.0f && yaw < target + 20.0f)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	ee07 3a90 	vmov	s15, r3
 8001f4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f4e:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001f52:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001f56:	4b2b      	ldr	r3, [pc, #172]	@ (8002004 <ForwardRight+0x17c>)
 8001f58:	edd3 7a00 	vldr	s15, [r3]
 8001f5c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f64:	d517      	bpl.n	8001f96 <ForwardRight+0x10e>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	ee07 3a90 	vmov	s15, r3
 8001f6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f70:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001f74:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001f78:	4b22      	ldr	r3, [pc, #136]	@ (8002004 <ForwardRight+0x17c>)
 8001f7a:	edd3 7a00 	vldr	s15, [r3]
 8001f7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f86:	dd06      	ble.n	8001f96 <ForwardRight+0x10e>
	{
	  LMotorPID.setpoint=0.5;
 8001f88:	4b1b      	ldr	r3, [pc, #108]	@ (8001ff8 <ForwardRight+0x170>)
 8001f8a:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8001f8e:	60da      	str	r2, [r3, #12]
	  RMotorPID.setpoint=0.35;
 8001f90:	4b1a      	ldr	r3, [pc, #104]	@ (8001ffc <ForwardRight+0x174>)
 8001f92:	4a20      	ldr	r2, [pc, #128]	@ (8002014 <ForwardRight+0x18c>)
 8001f94:	60da      	str	r2, [r3, #12]
	}
	int32_t L=(int32_t)PID_Update(&LMotorPID, RPS_L);
 8001f96:	4b20      	ldr	r3, [pc, #128]	@ (8002018 <ForwardRight+0x190>)
 8001f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f9c:	4610      	mov	r0, r2
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	f7fe fe22 	bl	8000be8 <__aeabi_d2f>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	ee00 3a10 	vmov	s0, r3
 8001faa:	4813      	ldr	r0, [pc, #76]	@ (8001ff8 <ForwardRight+0x170>)
 8001fac:	f7ff fba8 	bl	8001700 <PID_Update>
 8001fb0:	eef0 7a40 	vmov.f32	s15, s0
 8001fb4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fb8:	ee17 3a90 	vmov	r3, s15
 8001fbc:	60fb      	str	r3, [r7, #12]
	int32_t R=(int32_t)PID_Update(&RMotorPID, RPS_R);
 8001fbe:	4b17      	ldr	r3, [pc, #92]	@ (800201c <ForwardRight+0x194>)
 8001fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fc4:	4610      	mov	r0, r2
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	f7fe fe0e 	bl	8000be8 <__aeabi_d2f>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	ee00 3a10 	vmov	s0, r3
 8001fd2:	480a      	ldr	r0, [pc, #40]	@ (8001ffc <ForwardRight+0x174>)
 8001fd4:	f7ff fb94 	bl	8001700 <PID_Update>
 8001fd8:	eef0 7a40 	vmov.f32	s15, s0
 8001fdc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fe0:	ee17 3a90 	vmov	r3, s15
 8001fe4:	60bb      	str	r3, [r7, #8]
	set_motor_pwm(L, R);
 8001fe6:	68b9      	ldr	r1, [r7, #8]
 8001fe8:	68f8      	ldr	r0, [r7, #12]
 8001fea:	f000 f9d1 	bl	8002390 <set_motor_pwm>

}
 8001fee:	3710      	adds	r7, #16
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	20000023 	.word	0x20000023
 8001ff8:	20000584 	.word	0x20000584
 8001ffc:	200005ac 	.word	0x200005ac
 8002000:	3f333333 	.word	0x3f333333
 8002004:	20000580 	.word	0x20000580
 8002008:	20000234 	.word	0x20000234
 800200c:	20000004 	.word	0x20000004
 8002010:	2000023c 	.word	0x2000023c
 8002014:	3eb33333 	.word	0x3eb33333
 8002018:	20000558 	.word	0x20000558
 800201c:	20000560 	.word	0x20000560

08002020 <BackLeft>:
void BackLeft(int target)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
	//Ensure yaw is reseted before turning
// -25 for 360degree        85 for 90degree
	static uint8_t bTurn=1;
		if(bTurn&& target != 0)
 8002028:	4b54      	ldr	r3, [pc, #336]	@ (800217c <BackLeft+0x15c>)
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d00e      	beq.n	800204e <BackLeft+0x2e>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d00b      	beq.n	800204e <BackLeft+0x2e>
		{
			set_servo_angle(Left);
 8002036:	208c      	movs	r0, #140	@ 0x8c
 8002038:	f000 f9f0 	bl	800241c <set_servo_angle>
			osDelay(750);
 800203c:	f240 20ee 	movw	r0, #750	@ 0x2ee
 8002040:	f008 f84e 	bl	800a0e0 <osDelay>
			resetYaw();
 8002044:	f7ff fc7c 	bl	8001940 <resetYaw>
			bTurn=0;
 8002048:	4b4c      	ldr	r3, [pc, #304]	@ (800217c <BackLeft+0x15c>)
 800204a:	2200      	movs	r2, #0
 800204c:	701a      	strb	r2, [r3, #0]
		}
	updateYaw();
 800204e:	f7ff fc9f 	bl	8001990 <updateYaw>

	LMotorPID.setpoint=0.7;
 8002052:	4b4b      	ldr	r3, [pc, #300]	@ (8002180 <BackLeft+0x160>)
 8002054:	4a4b      	ldr	r2, [pc, #300]	@ (8002184 <BackLeft+0x164>)
 8002056:	60da      	str	r2, [r3, #12]
	RMotorPID.setpoint=1;
 8002058:	4b4b      	ldr	r3, [pc, #300]	@ (8002188 <BackLeft+0x168>)
 800205a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800205e:	60da      	str	r2, [r3, #12]

	if (yaw > target - 2.0f && yaw < target + 2.0f)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	ee07 3a90 	vmov	s15, r3
 8002066:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800206a:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800206e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002072:	4b46      	ldr	r3, [pc, #280]	@ (800218c <BackLeft+0x16c>)
 8002074:	edd3 7a00 	vldr	s15, [r3]
 8002078:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800207c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002080:	d524      	bpl.n	80020cc <BackLeft+0xac>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	ee07 3a90 	vmov	s15, r3
 8002088:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800208c:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8002090:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002094:	4b3d      	ldr	r3, [pc, #244]	@ (800218c <BackLeft+0x16c>)
 8002096:	edd3 7a00 	vldr	s15, [r3]
 800209a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800209e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020a2:	dd13      	ble.n	80020cc <BackLeft+0xac>
			  {
				set_motor_pwm(0, 0);
 80020a4:	2100      	movs	r1, #0
 80020a6:	2000      	movs	r0, #0
 80020a8:	f000 f972 	bl	8002390 <set_motor_pwm>
				PID_Reset(&LMotorPID);
 80020ac:	4834      	ldr	r0, [pc, #208]	@ (8002180 <BackLeft+0x160>)
 80020ae:	f7ff fbdd 	bl	800186c <PID_Reset>
				PID_Reset(&RMotorPID);
 80020b2:	4835      	ldr	r0, [pc, #212]	@ (8002188 <BackLeft+0x168>)
 80020b4:	f7ff fbda 	bl	800186c <PID_Reset>
				set_servo_angle(Center);
 80020b8:	205f      	movs	r0, #95	@ 0x5f
 80020ba:	f000 f9af 	bl	800241c <set_servo_angle>
				bTurn=1;
 80020be:	4b2f      	ldr	r3, [pc, #188]	@ (800217c <BackLeft+0x15c>)
 80020c0:	2201      	movs	r2, #1
 80020c2:	701a      	strb	r2, [r3, #0]
				flagDone=1;
 80020c4:	4b32      	ldr	r3, [pc, #200]	@ (8002190 <BackLeft+0x170>)
 80020c6:	2201      	movs	r2, #1
 80020c8:	601a      	str	r2, [r3, #0]

				return;
 80020ca:	e054      	b.n	8002176 <BackLeft+0x156>
			  }
	else if (yaw > target - 20.0f && yaw < target + 20.0f)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	ee07 3a90 	vmov	s15, r3
 80020d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020d6:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80020da:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80020de:	4b2b      	ldr	r3, [pc, #172]	@ (800218c <BackLeft+0x16c>)
 80020e0:	edd3 7a00 	vldr	s15, [r3]
 80020e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020ec:	d517      	bpl.n	800211e <BackLeft+0xfe>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	ee07 3a90 	vmov	s15, r3
 80020f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020f8:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80020fc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002100:	4b22      	ldr	r3, [pc, #136]	@ (800218c <BackLeft+0x16c>)
 8002102:	edd3 7a00 	vldr	s15, [r3]
 8002106:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800210a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800210e:	dd06      	ble.n	800211e <BackLeft+0xfe>
	{
	  LMotorPID.setpoint=0.35;
 8002110:	4b1b      	ldr	r3, [pc, #108]	@ (8002180 <BackLeft+0x160>)
 8002112:	4a20      	ldr	r2, [pc, #128]	@ (8002194 <BackLeft+0x174>)
 8002114:	60da      	str	r2, [r3, #12]
	  RMotorPID.setpoint=0.5;
 8002116:	4b1c      	ldr	r3, [pc, #112]	@ (8002188 <BackLeft+0x168>)
 8002118:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 800211c:	60da      	str	r2, [r3, #12]
	}
	int32_t L=(int32_t)PID_Update(&LMotorPID, RPS_L);
 800211e:	4b1e      	ldr	r3, [pc, #120]	@ (8002198 <BackLeft+0x178>)
 8002120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002124:	4610      	mov	r0, r2
 8002126:	4619      	mov	r1, r3
 8002128:	f7fe fd5e 	bl	8000be8 <__aeabi_d2f>
 800212c:	4603      	mov	r3, r0
 800212e:	ee00 3a10 	vmov	s0, r3
 8002132:	4813      	ldr	r0, [pc, #76]	@ (8002180 <BackLeft+0x160>)
 8002134:	f7ff fae4 	bl	8001700 <PID_Update>
 8002138:	eef0 7a40 	vmov.f32	s15, s0
 800213c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002140:	ee17 3a90 	vmov	r3, s15
 8002144:	60fb      	str	r3, [r7, #12]
	int32_t R=(int32_t)PID_Update(&RMotorPID, RPS_R);
 8002146:	4b15      	ldr	r3, [pc, #84]	@ (800219c <BackLeft+0x17c>)
 8002148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800214c:	4610      	mov	r0, r2
 800214e:	4619      	mov	r1, r3
 8002150:	f7fe fd4a 	bl	8000be8 <__aeabi_d2f>
 8002154:	4603      	mov	r3, r0
 8002156:	ee00 3a10 	vmov	s0, r3
 800215a:	480b      	ldr	r0, [pc, #44]	@ (8002188 <BackLeft+0x168>)
 800215c:	f7ff fad0 	bl	8001700 <PID_Update>
 8002160:	eef0 7a40 	vmov.f32	s15, s0
 8002164:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002168:	ee17 3a90 	vmov	r3, s15
 800216c:	60bb      	str	r3, [r7, #8]
	set_motor_pwm(L, R);
 800216e:	68b9      	ldr	r1, [r7, #8]
 8002170:	68f8      	ldr	r0, [r7, #12]
 8002172:	f000 f90d 	bl	8002390 <set_motor_pwm>
}
 8002176:	3710      	adds	r7, #16
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	20000024 	.word	0x20000024
 8002180:	20000584 	.word	0x20000584
 8002184:	3f333333 	.word	0x3f333333
 8002188:	200005ac 	.word	0x200005ac
 800218c:	20000580 	.word	0x20000580
 8002190:	20000234 	.word	0x20000234
 8002194:	3eb33333 	.word	0x3eb33333
 8002198:	20000558 	.word	0x20000558
 800219c:	20000560 	.word	0x20000560

080021a0 <BackRight>:
void BackRight(int target)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b084      	sub	sp, #16
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]

	//Ensure yaw is reseted before turning
	//int target=-85;//90
	//int target=25;//360
	static uint8_t bTurn=1;
	if(bTurn&& target != 0)
 80021a8:	4b58      	ldr	r3, [pc, #352]	@ (800230c <BackRight+0x16c>)
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d00e      	beq.n	80021ce <BackRight+0x2e>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d00b      	beq.n	80021ce <BackRight+0x2e>
	{
		set_servo_angle(Right);
 80021b6:	2000      	movs	r0, #0
 80021b8:	f000 f930 	bl	800241c <set_servo_angle>
		osDelay(750);
 80021bc:	f240 20ee 	movw	r0, #750	@ 0x2ee
 80021c0:	f007 ff8e 	bl	800a0e0 <osDelay>
		resetYaw();
 80021c4:	f7ff fbbc 	bl	8001940 <resetYaw>
		bTurn=0;
 80021c8:	4b50      	ldr	r3, [pc, #320]	@ (800230c <BackRight+0x16c>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	701a      	strb	r2, [r3, #0]
	}
	updateYaw();
 80021ce:	f7ff fbdf 	bl	8001990 <updateYaw>
	//osDelay(10);
	LMotorPID.setpoint=1;
 80021d2:	4b4f      	ldr	r3, [pc, #316]	@ (8002310 <BackRight+0x170>)
 80021d4:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80021d8:	60da      	str	r2, [r3, #12]
	RMotorPID.setpoint=0.7;
 80021da:	4b4e      	ldr	r3, [pc, #312]	@ (8002314 <BackRight+0x174>)
 80021dc:	4a4e      	ldr	r2, [pc, #312]	@ (8002318 <BackRight+0x178>)
 80021de:	60da      	str	r2, [r3, #12]

	if (yaw > target - 2.0f && yaw < target + 2.0f)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	ee07 3a90 	vmov	s15, r3
 80021e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021ea:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80021ee:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80021f2:	4b4a      	ldr	r3, [pc, #296]	@ (800231c <BackRight+0x17c>)
 80021f4:	edd3 7a00 	vldr	s15, [r3]
 80021f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002200:	d52c      	bpl.n	800225c <BackRight+0xbc>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	ee07 3a90 	vmov	s15, r3
 8002208:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800220c:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8002210:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002214:	4b41      	ldr	r3, [pc, #260]	@ (800231c <BackRight+0x17c>)
 8002216:	edd3 7a00 	vldr	s15, [r3]
 800221a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800221e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002222:	dd1b      	ble.n	800225c <BackRight+0xbc>
			  {
				  set_motor_pwm(0, 0);
 8002224:	2100      	movs	r1, #0
 8002226:	2000      	movs	r0, #0
 8002228:	f000 f8b2 	bl	8002390 <set_motor_pwm>
				  PID_Reset(&LMotorPID);
 800222c:	4838      	ldr	r0, [pc, #224]	@ (8002310 <BackRight+0x170>)
 800222e:	f7ff fb1d 	bl	800186c <PID_Reset>
				  PID_Reset(&RMotorPID);
 8002232:	4838      	ldr	r0, [pc, #224]	@ (8002314 <BackRight+0x174>)
 8002234:	f7ff fb1a 	bl	800186c <PID_Reset>
				  set_servo_angle(Center);
 8002238:	205f      	movs	r0, #95	@ 0x5f
 800223a:	f000 f8ef 	bl	800241c <set_servo_angle>
				  bTurn=1;
 800223e:	4b33      	ldr	r3, [pc, #204]	@ (800230c <BackRight+0x16c>)
 8002240:	2201      	movs	r2, #1
 8002242:	701a      	strb	r2, [r3, #0]
				  flagDone=1;
 8002244:	4b36      	ldr	r3, [pc, #216]	@ (8002320 <BackRight+0x180>)
 8002246:	2201      	movs	r2, #1
 8002248:	601a      	str	r2, [r3, #0]
				  tempflag=0;count++;
 800224a:	4b36      	ldr	r3, [pc, #216]	@ (8002324 <BackRight+0x184>)
 800224c:	2200      	movs	r2, #0
 800224e:	601a      	str	r2, [r3, #0]
 8002250:	4b35      	ldr	r3, [pc, #212]	@ (8002328 <BackRight+0x188>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	3301      	adds	r3, #1
 8002256:	4a34      	ldr	r2, [pc, #208]	@ (8002328 <BackRight+0x188>)
 8002258:	6013      	str	r3, [r2, #0]
				  return;
 800225a:	e054      	b.n	8002306 <BackRight+0x166>
			  }
	else if (yaw > target - 20.0f && yaw < target + 20.0f)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	ee07 3a90 	vmov	s15, r3
 8002262:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002266:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800226a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800226e:	4b2b      	ldr	r3, [pc, #172]	@ (800231c <BackRight+0x17c>)
 8002270:	edd3 7a00 	vldr	s15, [r3]
 8002274:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002278:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800227c:	d517      	bpl.n	80022ae <BackRight+0x10e>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	ee07 3a90 	vmov	s15, r3
 8002284:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002288:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800228c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002290:	4b22      	ldr	r3, [pc, #136]	@ (800231c <BackRight+0x17c>)
 8002292:	edd3 7a00 	vldr	s15, [r3]
 8002296:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800229a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800229e:	dd06      	ble.n	80022ae <BackRight+0x10e>
	{
	  LMotorPID.setpoint=0.5;
 80022a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002310 <BackRight+0x170>)
 80022a2:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 80022a6:	60da      	str	r2, [r3, #12]
	  RMotorPID.setpoint=0.35;
 80022a8:	4b1a      	ldr	r3, [pc, #104]	@ (8002314 <BackRight+0x174>)
 80022aa:	4a20      	ldr	r2, [pc, #128]	@ (800232c <BackRight+0x18c>)
 80022ac:	60da      	str	r2, [r3, #12]
	}
	int32_t L=(int32_t)PID_Update(&LMotorPID, RPS_L);
 80022ae:	4b20      	ldr	r3, [pc, #128]	@ (8002330 <BackRight+0x190>)
 80022b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022b4:	4610      	mov	r0, r2
 80022b6:	4619      	mov	r1, r3
 80022b8:	f7fe fc96 	bl	8000be8 <__aeabi_d2f>
 80022bc:	4603      	mov	r3, r0
 80022be:	ee00 3a10 	vmov	s0, r3
 80022c2:	4813      	ldr	r0, [pc, #76]	@ (8002310 <BackRight+0x170>)
 80022c4:	f7ff fa1c 	bl	8001700 <PID_Update>
 80022c8:	eef0 7a40 	vmov.f32	s15, s0
 80022cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022d0:	ee17 3a90 	vmov	r3, s15
 80022d4:	60fb      	str	r3, [r7, #12]
	int32_t R=(int32_t)PID_Update(&RMotorPID, RPS_R);
 80022d6:	4b17      	ldr	r3, [pc, #92]	@ (8002334 <BackRight+0x194>)
 80022d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022dc:	4610      	mov	r0, r2
 80022de:	4619      	mov	r1, r3
 80022e0:	f7fe fc82 	bl	8000be8 <__aeabi_d2f>
 80022e4:	4603      	mov	r3, r0
 80022e6:	ee00 3a10 	vmov	s0, r3
 80022ea:	480a      	ldr	r0, [pc, #40]	@ (8002314 <BackRight+0x174>)
 80022ec:	f7ff fa08 	bl	8001700 <PID_Update>
 80022f0:	eef0 7a40 	vmov.f32	s15, s0
 80022f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022f8:	ee17 3a90 	vmov	r3, s15
 80022fc:	60bb      	str	r3, [r7, #8]
	set_motor_pwm(L, R);
 80022fe:	68b9      	ldr	r1, [r7, #8]
 8002300:	68f8      	ldr	r0, [r7, #12]
 8002302:	f000 f845 	bl	8002390 <set_motor_pwm>

}
 8002306:	3710      	adds	r7, #16
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	20000025 	.word	0x20000025
 8002310:	20000584 	.word	0x20000584
 8002314:	200005ac 	.word	0x200005ac
 8002318:	3f333333 	.word	0x3f333333
 800231c:	20000580 	.word	0x20000580
 8002320:	20000234 	.word	0x20000234
 8002324:	20000004 	.word	0x20000004
 8002328:	2000023c 	.word	0x2000023c
 800232c:	3eb33333 	.word	0x3eb33333
 8002330:	20000558 	.word	0x20000558
 8002334:	20000560 	.word	0x20000560

08002338 <high_pass_filter>:

float get_corrected_gyro() {
    return accel.z - gyro_offset;  // Subtract the offset from new readings
}
float high_pass_filter(float raw_gyro, float alpha)
{
 8002338:	b480      	push	{r7}
 800233a:	b083      	sub	sp, #12
 800233c:	af00      	add	r7, sp, #0
 800233e:	ed87 0a01 	vstr	s0, [r7, #4]
 8002342:	edc7 0a00 	vstr	s1, [r7]
//		filtered_gyro=0;
//		last_raw=raw_gyro;
//		reset_hpf=0;
//		return 0;
//	}
		filtered_gyro = alpha *(filtered_gyro +raw_gyro-last_raw);
 8002346:	4b10      	ldr	r3, [pc, #64]	@ (8002388 <high_pass_filter+0x50>)
 8002348:	ed93 7a00 	vldr	s14, [r3]
 800234c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002350:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002354:	4b0d      	ldr	r3, [pc, #52]	@ (800238c <high_pass_filter+0x54>)
 8002356:	edd3 7a00 	vldr	s15, [r3]
 800235a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800235e:	edd7 7a00 	vldr	s15, [r7]
 8002362:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002366:	4b08      	ldr	r3, [pc, #32]	@ (8002388 <high_pass_filter+0x50>)
 8002368:	edc3 7a00 	vstr	s15, [r3]
	    last_raw=raw_gyro;
 800236c:	4a07      	ldr	r2, [pc, #28]	@ (800238c <high_pass_filter+0x54>)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6013      	str	r3, [r2, #0]
//	}

    return filtered_gyro;
 8002372:	4b05      	ldr	r3, [pc, #20]	@ (8002388 <high_pass_filter+0x50>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	ee07 3a90 	vmov	s15, r3
}
 800237a:	eeb0 0a67 	vmov.f32	s0, s15
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr
 8002388:	2000021c 	.word	0x2000021c
 800238c:	20000220 	.word	0x20000220

08002390 <set_motor_pwm>:

void set_motor_pwm(int32_t L,int32_t R)
{	//4k max pwm
 8002390:	b480      	push	{r7}
 8002392:	b083      	sub	sp, #12
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
 8002398:	6039      	str	r1, [r7, #0]

	pwmValL=L;
 800239a:	4a1d      	ldr	r2, [pc, #116]	@ (8002410 <set_motor_pwm+0x80>)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6013      	str	r3, [r2, #0]
	pwmValR=R;
 80023a0:	4a1c      	ldr	r2, [pc, #112]	@ (8002414 <set_motor_pwm+0x84>)
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	6013      	str	r3, [r2, #0]
	 if(pwmValL<0)
 80023a6:	4b1a      	ldr	r3, [pc, #104]	@ (8002410 <set_motor_pwm+0x80>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	da04      	bge.n	80023b8 <set_motor_pwm+0x28>
		 pwmValL=500;
 80023ae:	4b18      	ldr	r3, [pc, #96]	@ (8002410 <set_motor_pwm+0x80>)
 80023b0:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80023b4:	601a      	str	r2, [r3, #0]
 80023b6:	e008      	b.n	80023ca <set_motor_pwm+0x3a>
	 else if(pwmValL>4000)
 80023b8:	4b15      	ldr	r3, [pc, #84]	@ (8002410 <set_motor_pwm+0x80>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 80023c0:	dd03      	ble.n	80023ca <set_motor_pwm+0x3a>
		 pwmValL=4000;
 80023c2:	4b13      	ldr	r3, [pc, #76]	@ (8002410 <set_motor_pwm+0x80>)
 80023c4:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 80023c8:	601a      	str	r2, [r3, #0]

	 if(pwmValR<0)
 80023ca:	4b12      	ldr	r3, [pc, #72]	@ (8002414 <set_motor_pwm+0x84>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	da04      	bge.n	80023dc <set_motor_pwm+0x4c>
		  pwmValR=500;
 80023d2:	4b10      	ldr	r3, [pc, #64]	@ (8002414 <set_motor_pwm+0x84>)
 80023d4:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80023d8:	601a      	str	r2, [r3, #0]
 80023da:	e008      	b.n	80023ee <set_motor_pwm+0x5e>
	 else if(pwmValL>4000)
 80023dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002410 <set_motor_pwm+0x80>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 80023e4:	dd03      	ble.n	80023ee <set_motor_pwm+0x5e>
		  pwmValR=4000;
 80023e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002414 <set_motor_pwm+0x84>)
 80023e8:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 80023ec:	601a      	str	r2, [r3, #0]

	 __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, pwmValL);
 80023ee:	4b08      	ldr	r3, [pc, #32]	@ (8002410 <set_motor_pwm+0x80>)
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	4b09      	ldr	r3, [pc, #36]	@ (8002418 <set_motor_pwm+0x88>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	635a      	str	r2, [r3, #52]	@ 0x34
	 __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_2, pwmValR);
 80023f8:	4b06      	ldr	r3, [pc, #24]	@ (8002414 <set_motor_pwm+0x84>)
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	4b06      	ldr	r3, [pc, #24]	@ (8002418 <set_motor_pwm+0x88>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	639a      	str	r2, [r3, #56]	@ 0x38

	}
 8002402:	bf00      	nop
 8002404:	370c      	adds	r7, #12
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop
 8002410:	200005d4 	.word	0x200005d4
 8002414:	200005d8 	.word	0x200005d8
 8002418:	20000494 	.word	0x20000494

0800241c <set_servo_angle>:
    	servo_pwm = MAX_SERVO;
    }
    htim1.Instance->CCR4 = servo_pwm;
}
void set_servo_angle(uint8_t value)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	4603      	mov	r3, r0
 8002424:	71fb      	strb	r3, [r7, #7]
    if (value > 180) value = 180;
 8002426:	79fb      	ldrb	r3, [r7, #7]
 8002428:	2bb4      	cmp	r3, #180	@ 0xb4
 800242a:	d901      	bls.n	8002430 <set_servo_angle+0x14>
 800242c:	23b4      	movs	r3, #180	@ 0xb4
 800242e:	71fb      	strb	r3, [r7, #7]
    if (value < 0) value = 0;

	 servo_pwm = 240 - ((value * (240 - 60)) / 180);
 8002430:	79fb      	ldrb	r3, [r7, #7]
 8002432:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8002436:	4a08      	ldr	r2, [pc, #32]	@ (8002458 <set_servo_angle+0x3c>)
 8002438:	6013      	str	r3, [r2, #0]
    if(servo_pwm > MAX_SERVO)
    {
    	servo_pwm = MAX_SERVO;

    }*/
	 angle=value;
 800243a:	79fb      	ldrb	r3, [r7, #7]
 800243c:	4a07      	ldr	r2, [pc, #28]	@ (800245c <set_servo_angle+0x40>)
 800243e:	6013      	str	r3, [r2, #0]
    htim1.Instance->CCR4 = servo_pwm;
 8002440:	4b05      	ldr	r3, [pc, #20]	@ (8002458 <set_servo_angle+0x3c>)
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	4b06      	ldr	r3, [pc, #24]	@ (8002460 <set_servo_angle+0x44>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800244a:	bf00      	nop
 800244c:	370c      	adds	r7, #12
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	2000001c 	.word	0x2000001c
 800245c:	200005e0 	.word	0x200005e0
 8002460:	2000032c 	.word	0x2000032c

08002464 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002468:	f001 fe54 	bl	8004114 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800246c:	f000 f8bc 	bl	80025e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002470:	f000 fcaa 	bl	8002dc8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8002474:	f000 fc7e 	bl	8002d74 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8002478:	f000 fad8 	bl	8002a2c <MX_TIM3_Init>
  MX_TIM6_Init();
 800247c:	f000 fb9a 	bl	8002bb4 <MX_TIM6_Init>
  MX_TIM1_Init();
 8002480:	f000 f9e2 	bl	8002848 <MX_TIM1_Init>
  MX_TIM8_Init();
 8002484:	f000 fbcc 	bl	8002c20 <MX_TIM8_Init>
  MX_I2C1_Init();
 8002488:	f000 f9b0 	bl	80027ec <MX_I2C1_Init>
  MX_TIM2_Init();
 800248c:	f000 fa7a 	bl	8002984 <MX_TIM2_Init>
  MX_TIM4_Init();
 8002490:	f000 fb20 	bl	8002ad4 <MX_TIM4_Init>
  MX_ADC1_Init();
 8002494:	f000 f906 	bl	80026a4 <MX_ADC1_Init>
  MX_ADC2_Init();
 8002498:	f000 f956 	bl	8002748 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 800249c:	f00a fc6a 	bl	800cd74 <OLED_Init>
  ICM20948_init(&hi2c1,0,GYRO_SENS,ACCEL_SENS);
 80024a0:	2300      	movs	r3, #0
 80024a2:	2203      	movs	r2, #3
 80024a4:	2100      	movs	r1, #0
 80024a6:	4835      	ldr	r0, [pc, #212]	@ (800257c <main+0x118>)
 80024a8:	f007 f95b 	bl	8009762 <ICM20948_init>

  HAL_Delay(200);
 80024ac:	20c8      	movs	r0, #200	@ 0xc8
 80024ae:	f001 fea3 	bl	80041f8 <HAL_Delay>
  ICM20948_CalibrateAccel(&hi2c1, ACCEL_SENS, 250);
 80024b2:	22fa      	movs	r2, #250	@ 0xfa
 80024b4:	2100      	movs	r1, #0
 80024b6:	4831      	ldr	r0, [pc, #196]	@ (800257c <main+0x118>)
 80024b8:	f007 fc9e 	bl	8009df8 <ICM20948_CalibrateAccel>
  ICM20948_CalibrateGyro(&hi2c1,GYRO_SENS, 250);
 80024bc:	22fa      	movs	r2, #250	@ 0xfa
 80024be:	2103      	movs	r1, #3
 80024c0:	482e      	ldr	r0, [pc, #184]	@ (800257c <main+0x118>)
 80024c2:	f007 fbf1 	bl	8009ca8 <ICM20948_CalibrateGyro>

  HAL_TIM_Base_Start(&htim6);// for microseond delay
 80024c6:	482e      	ldr	r0, [pc, #184]	@ (8002580 <main+0x11c>)
 80024c8:	f004 fb3a 	bl	8006b40 <HAL_TIM_Base_Start>
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);//Timer for ultra sonic
 80024cc:	2100      	movs	r1, #0
 80024ce:	482d      	ldr	r0, [pc, #180]	@ (8002584 <main+0x120>)
 80024d0:	f004 fd1a 	bl	8006f08 <HAL_TIM_IC_Start_IT>
  HAL_UART_Receive_IT(&huart3,(uint8_t *)aRxBuffer,RECEIVE_BUFFER_SIZE);//Receive data from uart
 80024d4:	2204      	movs	r2, #4
 80024d6:	492c      	ldr	r1, [pc, #176]	@ (8002588 <main+0x124>)
 80024d8:	482c      	ldr	r0, [pc, #176]	@ (800258c <main+0x128>)
 80024da:	f006 f8f6 	bl	80086ca <HAL_UART_Receive_IT>


  PID_Init(&LMotorPID, 5*100.0f, 15 *100.0f,0 , 0, -1000, 4000);
 80024de:	eddf 2a2c 	vldr	s5, [pc, #176]	@ 8002590 <main+0x12c>
 80024e2:	ed9f 2a2c 	vldr	s4, [pc, #176]	@ 8002594 <main+0x130>
 80024e6:	eddf 1a2c 	vldr	s3, [pc, #176]	@ 8002598 <main+0x134>
 80024ea:	ed9f 1a2b 	vldr	s2, [pc, #172]	@ 8002598 <main+0x134>
 80024ee:	eddf 0a2b 	vldr	s1, [pc, #172]	@ 800259c <main+0x138>
 80024f2:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 80025a0 <main+0x13c>
 80024f6:	482b      	ldr	r0, [pc, #172]	@ (80025a4 <main+0x140>)
 80024f8:	f7ff f8ce 	bl	8001698 <PID_Init>
  PID_Init(&RMotorPID, 5*100.0f, 15 *100.0f,0 , 0, -1000, 4000);
 80024fc:	eddf 2a24 	vldr	s5, [pc, #144]	@ 8002590 <main+0x12c>
 8002500:	ed9f 2a24 	vldr	s4, [pc, #144]	@ 8002594 <main+0x130>
 8002504:	eddf 1a24 	vldr	s3, [pc, #144]	@ 8002598 <main+0x134>
 8002508:	ed9f 1a23 	vldr	s2, [pc, #140]	@ 8002598 <main+0x134>
 800250c:	eddf 0a23 	vldr	s1, [pc, #140]	@ 800259c <main+0x138>
 8002510:	ed9f 0a23 	vldr	s0, [pc, #140]	@ 80025a0 <main+0x13c>
 8002514:	4824      	ldr	r0, [pc, #144]	@ (80025a8 <main+0x144>)
 8002516:	f7ff f8bf 	bl	8001698 <PID_Init>
  Set_Motor_Direction(1);//Keep forget put lmao
 800251a:	2001      	movs	r0, #1
 800251c:	f7ff f9c0 	bl	80018a0 <Set_Motor_Direction>
  functionCheck();
#endif
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002520:	f007 fd02 	bl	8009f28 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002524:	4a21      	ldr	r2, [pc, #132]	@ (80025ac <main+0x148>)
 8002526:	2100      	movs	r1, #0
 8002528:	4821      	ldr	r0, [pc, #132]	@ (80025b0 <main+0x14c>)
 800252a:	f007 fd47 	bl	8009fbc <osThreadNew>
 800252e:	4603      	mov	r3, r0
 8002530:	4a20      	ldr	r2, [pc, #128]	@ (80025b4 <main+0x150>)
 8002532:	6013      	str	r3, [r2, #0]

  /* creation of oledTask */
  oledTaskHandle = osThreadNew(StartOledTask, NULL, &oledTask_attributes);
 8002534:	4a20      	ldr	r2, [pc, #128]	@ (80025b8 <main+0x154>)
 8002536:	2100      	movs	r1, #0
 8002538:	4820      	ldr	r0, [pc, #128]	@ (80025bc <main+0x158>)
 800253a:	f007 fd3f 	bl	8009fbc <osThreadNew>
 800253e:	4603      	mov	r3, r0
 8002540:	4a1f      	ldr	r2, [pc, #124]	@ (80025c0 <main+0x15c>)
 8002542:	6013      	str	r3, [r2, #0]

  /* creation of sensorTask */
  sensorTaskHandle = osThreadNew(StartUltraSonic, NULL, &sensorTask_attributes);
 8002544:	4a1f      	ldr	r2, [pc, #124]	@ (80025c4 <main+0x160>)
 8002546:	2100      	movs	r1, #0
 8002548:	481f      	ldr	r0, [pc, #124]	@ (80025c8 <main+0x164>)
 800254a:	f007 fd37 	bl	8009fbc <osThreadNew>
 800254e:	4603      	mov	r3, r0
 8002550:	4a1e      	ldr	r2, [pc, #120]	@ (80025cc <main+0x168>)
 8002552:	6013      	str	r3, [r2, #0]

  /* creation of motorTask */
  //motorTaskHandle = osThreadNew(StartMotorTask, NULL, &motorTask_attributes);

  /* creation of encoderTask */
  encoderTaskHandle = osThreadNew(StartEncoderTask, NULL, &encoderTask_attributes);
 8002554:	4a1e      	ldr	r2, [pc, #120]	@ (80025d0 <main+0x16c>)
 8002556:	2100      	movs	r1, #0
 8002558:	481e      	ldr	r0, [pc, #120]	@ (80025d4 <main+0x170>)
 800255a:	f007 fd2f 	bl	8009fbc <osThreadNew>
 800255e:	4603      	mov	r3, r0
 8002560:	4a1d      	ldr	r2, [pc, #116]	@ (80025d8 <main+0x174>)
 8002562:	6013      	str	r3, [r2, #0]

  /* creation of IRTask */
 // IRTaskHandle = osThreadNew(Start_IRTask, NULL, &IRTask_attributes);

  /* creation of robotTask */
  robotTaskHandle = osThreadNew(startrobotTask, NULL, &robotTask_attributes);
 8002564:	4a1d      	ldr	r2, [pc, #116]	@ (80025dc <main+0x178>)
 8002566:	2100      	movs	r1, #0
 8002568:	481d      	ldr	r0, [pc, #116]	@ (80025e0 <main+0x17c>)
 800256a:	f007 fd27 	bl	8009fbc <osThreadNew>
 800256e:	4603      	mov	r3, r0
 8002570:	4a1c      	ldr	r2, [pc, #112]	@ (80025e4 <main+0x180>)
 8002572:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8002574:	f007 fcfc 	bl	8009f70 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002578:	bf00      	nop
 800257a:	e7fd      	b.n	8002578 <main+0x114>
 800257c:	200002d8 	.word	0x200002d8
 8002580:	2000044c 	.word	0x2000044c
 8002584:	20000404 	.word	0x20000404
 8002588:	200005e4 	.word	0x200005e4
 800258c:	200004dc 	.word	0x200004dc
 8002590:	457a0000 	.word	0x457a0000
 8002594:	c47a0000 	.word	0xc47a0000
 8002598:	00000000 	.word	0x00000000
 800259c:	44bb8000 	.word	0x44bb8000
 80025a0:	43fa0000 	.word	0x43fa0000
 80025a4:	20000584 	.word	0x20000584
 80025a8:	200005ac 	.word	0x200005ac
 80025ac:	08010310 	.word	0x08010310
 80025b0:	080031e9 	.word	0x080031e9
 80025b4:	20000524 	.word	0x20000524
 80025b8:	08010334 	.word	0x08010334
 80025bc:	08003209 	.word	0x08003209
 80025c0:	20000528 	.word	0x20000528
 80025c4:	08010358 	.word	0x08010358
 80025c8:	08003325 	.word	0x08003325
 80025cc:	2000052c 	.word	0x2000052c
 80025d0:	0801037c 	.word	0x0801037c
 80025d4:	08003379 	.word	0x08003379
 80025d8:	20000530 	.word	0x20000530
 80025dc:	080103a0 	.word	0x080103a0
 80025e0:	08003631 	.word	0x08003631
 80025e4:	20000534 	.word	0x20000534

080025e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b094      	sub	sp, #80	@ 0x50
 80025ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80025ee:	f107 0320 	add.w	r3, r7, #32
 80025f2:	2230      	movs	r2, #48	@ 0x30
 80025f4:	2100      	movs	r1, #0
 80025f6:	4618      	mov	r0, r3
 80025f8:	f00b fa61 	bl	800dabe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80025fc:	f107 030c 	add.w	r3, r7, #12
 8002600:	2200      	movs	r2, #0
 8002602:	601a      	str	r2, [r3, #0]
 8002604:	605a      	str	r2, [r3, #4]
 8002606:	609a      	str	r2, [r3, #8]
 8002608:	60da      	str	r2, [r3, #12]
 800260a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800260c:	2300      	movs	r3, #0
 800260e:	60bb      	str	r3, [r7, #8]
 8002610:	4b22      	ldr	r3, [pc, #136]	@ (800269c <SystemClock_Config+0xb4>)
 8002612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002614:	4a21      	ldr	r2, [pc, #132]	@ (800269c <SystemClock_Config+0xb4>)
 8002616:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800261a:	6413      	str	r3, [r2, #64]	@ 0x40
 800261c:	4b1f      	ldr	r3, [pc, #124]	@ (800269c <SystemClock_Config+0xb4>)
 800261e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002620:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002624:	60bb      	str	r3, [r7, #8]
 8002626:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002628:	2300      	movs	r3, #0
 800262a:	607b      	str	r3, [r7, #4]
 800262c:	4b1c      	ldr	r3, [pc, #112]	@ (80026a0 <SystemClock_Config+0xb8>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a1b      	ldr	r2, [pc, #108]	@ (80026a0 <SystemClock_Config+0xb8>)
 8002632:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002636:	6013      	str	r3, [r2, #0]
 8002638:	4b19      	ldr	r3, [pc, #100]	@ (80026a0 <SystemClock_Config+0xb8>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002640:	607b      	str	r3, [r7, #4]
 8002642:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002644:	2302      	movs	r3, #2
 8002646:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002648:	2301      	movs	r3, #1
 800264a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800264c:	2310      	movs	r3, #16
 800264e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002650:	2300      	movs	r3, #0
 8002652:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002654:	f107 0320 	add.w	r3, r7, #32
 8002658:	4618      	mov	r0, r3
 800265a:	f003 fdc9 	bl	80061f0 <HAL_RCC_OscConfig>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d001      	beq.n	8002668 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8002664:	f001 f954 	bl	8003910 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002668:	230f      	movs	r3, #15
 800266a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800266c:	2300      	movs	r3, #0
 800266e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002670:	2300      	movs	r3, #0
 8002672:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002674:	2300      	movs	r3, #0
 8002676:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002678:	2300      	movs	r3, #0
 800267a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800267c:	f107 030c 	add.w	r3, r7, #12
 8002680:	2100      	movs	r1, #0
 8002682:	4618      	mov	r0, r3
 8002684:	f004 f82c 	bl	80066e0 <HAL_RCC_ClockConfig>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800268e:	f001 f93f 	bl	8003910 <Error_Handler>
  }
}
 8002692:	bf00      	nop
 8002694:	3750      	adds	r7, #80	@ 0x50
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	40023800 	.word	0x40023800
 80026a0:	40007000 	.word	0x40007000

080026a4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b084      	sub	sp, #16
 80026a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80026aa:	463b      	mov	r3, r7
 80026ac:	2200      	movs	r2, #0
 80026ae:	601a      	str	r2, [r3, #0]
 80026b0:	605a      	str	r2, [r3, #4]
 80026b2:	609a      	str	r2, [r3, #8]
 80026b4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80026b6:	4b21      	ldr	r3, [pc, #132]	@ (800273c <MX_ADC1_Init+0x98>)
 80026b8:	4a21      	ldr	r2, [pc, #132]	@ (8002740 <MX_ADC1_Init+0x9c>)
 80026ba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80026bc:	4b1f      	ldr	r3, [pc, #124]	@ (800273c <MX_ADC1_Init+0x98>)
 80026be:	2200      	movs	r2, #0
 80026c0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80026c2:	4b1e      	ldr	r3, [pc, #120]	@ (800273c <MX_ADC1_Init+0x98>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80026c8:	4b1c      	ldr	r3, [pc, #112]	@ (800273c <MX_ADC1_Init+0x98>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80026ce:	4b1b      	ldr	r3, [pc, #108]	@ (800273c <MX_ADC1_Init+0x98>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80026d4:	4b19      	ldr	r3, [pc, #100]	@ (800273c <MX_ADC1_Init+0x98>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80026dc:	4b17      	ldr	r3, [pc, #92]	@ (800273c <MX_ADC1_Init+0x98>)
 80026de:	2200      	movs	r2, #0
 80026e0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80026e2:	4b16      	ldr	r3, [pc, #88]	@ (800273c <MX_ADC1_Init+0x98>)
 80026e4:	4a17      	ldr	r2, [pc, #92]	@ (8002744 <MX_ADC1_Init+0xa0>)
 80026e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80026e8:	4b14      	ldr	r3, [pc, #80]	@ (800273c <MX_ADC1_Init+0x98>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80026ee:	4b13      	ldr	r3, [pc, #76]	@ (800273c <MX_ADC1_Init+0x98>)
 80026f0:	2201      	movs	r2, #1
 80026f2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80026f4:	4b11      	ldr	r3, [pc, #68]	@ (800273c <MX_ADC1_Init+0x98>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80026fc:	4b0f      	ldr	r3, [pc, #60]	@ (800273c <MX_ADC1_Init+0x98>)
 80026fe:	2201      	movs	r2, #1
 8002700:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002702:	480e      	ldr	r0, [pc, #56]	@ (800273c <MX_ADC1_Init+0x98>)
 8002704:	f001 fd9c 	bl	8004240 <HAL_ADC_Init>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d001      	beq.n	8002712 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800270e:	f001 f8ff 	bl	8003910 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002712:	2300      	movs	r3, #0
 8002714:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002716:	2301      	movs	r3, #1
 8002718:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800271a:	2300      	movs	r3, #0
 800271c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800271e:	463b      	mov	r3, r7
 8002720:	4619      	mov	r1, r3
 8002722:	4806      	ldr	r0, [pc, #24]	@ (800273c <MX_ADC1_Init+0x98>)
 8002724:	f001 ff6e 	bl	8004604 <HAL_ADC_ConfigChannel>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800272e:	f001 f8ef 	bl	8003910 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002732:	bf00      	nop
 8002734:	3710      	adds	r7, #16
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	20000248 	.word	0x20000248
 8002740:	40012000 	.word	0x40012000
 8002744:	0f000001 	.word	0x0f000001

08002748 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800274e:	463b      	mov	r3, r7
 8002750:	2200      	movs	r2, #0
 8002752:	601a      	str	r2, [r3, #0]
 8002754:	605a      	str	r2, [r3, #4]
 8002756:	609a      	str	r2, [r3, #8]
 8002758:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800275a:	4b21      	ldr	r3, [pc, #132]	@ (80027e0 <MX_ADC2_Init+0x98>)
 800275c:	4a21      	ldr	r2, [pc, #132]	@ (80027e4 <MX_ADC2_Init+0x9c>)
 800275e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002760:	4b1f      	ldr	r3, [pc, #124]	@ (80027e0 <MX_ADC2_Init+0x98>)
 8002762:	2200      	movs	r2, #0
 8002764:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8002766:	4b1e      	ldr	r3, [pc, #120]	@ (80027e0 <MX_ADC2_Init+0x98>)
 8002768:	2200      	movs	r2, #0
 800276a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 800276c:	4b1c      	ldr	r3, [pc, #112]	@ (80027e0 <MX_ADC2_Init+0x98>)
 800276e:	2200      	movs	r2, #0
 8002770:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8002772:	4b1b      	ldr	r3, [pc, #108]	@ (80027e0 <MX_ADC2_Init+0x98>)
 8002774:	2200      	movs	r2, #0
 8002776:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002778:	4b19      	ldr	r3, [pc, #100]	@ (80027e0 <MX_ADC2_Init+0x98>)
 800277a:	2200      	movs	r2, #0
 800277c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002780:	4b17      	ldr	r3, [pc, #92]	@ (80027e0 <MX_ADC2_Init+0x98>)
 8002782:	2200      	movs	r2, #0
 8002784:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002786:	4b16      	ldr	r3, [pc, #88]	@ (80027e0 <MX_ADC2_Init+0x98>)
 8002788:	4a17      	ldr	r2, [pc, #92]	@ (80027e8 <MX_ADC2_Init+0xa0>)
 800278a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800278c:	4b14      	ldr	r3, [pc, #80]	@ (80027e0 <MX_ADC2_Init+0x98>)
 800278e:	2200      	movs	r2, #0
 8002790:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8002792:	4b13      	ldr	r3, [pc, #76]	@ (80027e0 <MX_ADC2_Init+0x98>)
 8002794:	2201      	movs	r2, #1
 8002796:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8002798:	4b11      	ldr	r3, [pc, #68]	@ (80027e0 <MX_ADC2_Init+0x98>)
 800279a:	2200      	movs	r2, #0
 800279c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80027a0:	4b0f      	ldr	r3, [pc, #60]	@ (80027e0 <MX_ADC2_Init+0x98>)
 80027a2:	2201      	movs	r2, #1
 80027a4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80027a6:	480e      	ldr	r0, [pc, #56]	@ (80027e0 <MX_ADC2_Init+0x98>)
 80027a8:	f001 fd4a 	bl	8004240 <HAL_ADC_Init>
 80027ac:	4603      	mov	r3, r0
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d001      	beq.n	80027b6 <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 80027b2:	f001 f8ad 	bl	8003910 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80027b6:	2301      	movs	r3, #1
 80027b8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80027ba:	2301      	movs	r3, #1
 80027bc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80027be:	2300      	movs	r3, #0
 80027c0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80027c2:	463b      	mov	r3, r7
 80027c4:	4619      	mov	r1, r3
 80027c6:	4806      	ldr	r0, [pc, #24]	@ (80027e0 <MX_ADC2_Init+0x98>)
 80027c8:	f001 ff1c 	bl	8004604 <HAL_ADC_ConfigChannel>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d001      	beq.n	80027d6 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 80027d2:	f001 f89d 	bl	8003910 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80027d6:	bf00      	nop
 80027d8:	3710      	adds	r7, #16
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	20000290 	.word	0x20000290
 80027e4:	40012100 	.word	0x40012100
 80027e8:	0f000001 	.word	0x0f000001

080027ec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80027f0:	4b12      	ldr	r3, [pc, #72]	@ (800283c <MX_I2C1_Init+0x50>)
 80027f2:	4a13      	ldr	r2, [pc, #76]	@ (8002840 <MX_I2C1_Init+0x54>)
 80027f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80027f6:	4b11      	ldr	r3, [pc, #68]	@ (800283c <MX_I2C1_Init+0x50>)
 80027f8:	4a12      	ldr	r2, [pc, #72]	@ (8002844 <MX_I2C1_Init+0x58>)
 80027fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80027fc:	4b0f      	ldr	r3, [pc, #60]	@ (800283c <MX_I2C1_Init+0x50>)
 80027fe:	2200      	movs	r2, #0
 8002800:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002802:	4b0e      	ldr	r3, [pc, #56]	@ (800283c <MX_I2C1_Init+0x50>)
 8002804:	2200      	movs	r2, #0
 8002806:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002808:	4b0c      	ldr	r3, [pc, #48]	@ (800283c <MX_I2C1_Init+0x50>)
 800280a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800280e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002810:	4b0a      	ldr	r3, [pc, #40]	@ (800283c <MX_I2C1_Init+0x50>)
 8002812:	2200      	movs	r2, #0
 8002814:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002816:	4b09      	ldr	r3, [pc, #36]	@ (800283c <MX_I2C1_Init+0x50>)
 8002818:	2200      	movs	r2, #0
 800281a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800281c:	4b07      	ldr	r3, [pc, #28]	@ (800283c <MX_I2C1_Init+0x50>)
 800281e:	2200      	movs	r2, #0
 8002820:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002822:	4b06      	ldr	r3, [pc, #24]	@ (800283c <MX_I2C1_Init+0x50>)
 8002824:	2200      	movs	r2, #0
 8002826:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002828:	4804      	ldr	r0, [pc, #16]	@ (800283c <MX_I2C1_Init+0x50>)
 800282a:	f002 fc95 	bl	8005158 <HAL_I2C_Init>
 800282e:	4603      	mov	r3, r0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d001      	beq.n	8002838 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002834:	f001 f86c 	bl	8003910 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002838:	bf00      	nop
 800283a:	bd80      	pop	{r7, pc}
 800283c:	200002d8 	.word	0x200002d8
 8002840:	40005400 	.word	0x40005400
 8002844:	000186a0 	.word	0x000186a0

08002848 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b096      	sub	sp, #88	@ 0x58
 800284c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800284e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002852:	2200      	movs	r2, #0
 8002854:	601a      	str	r2, [r3, #0]
 8002856:	605a      	str	r2, [r3, #4]
 8002858:	609a      	str	r2, [r3, #8]
 800285a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800285c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002860:	2200      	movs	r2, #0
 8002862:	601a      	str	r2, [r3, #0]
 8002864:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002866:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800286a:	2200      	movs	r2, #0
 800286c:	601a      	str	r2, [r3, #0]
 800286e:	605a      	str	r2, [r3, #4]
 8002870:	609a      	str	r2, [r3, #8]
 8002872:	60da      	str	r2, [r3, #12]
 8002874:	611a      	str	r2, [r3, #16]
 8002876:	615a      	str	r2, [r3, #20]
 8002878:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800287a:	1d3b      	adds	r3, r7, #4
 800287c:	2220      	movs	r2, #32
 800287e:	2100      	movs	r1, #0
 8002880:	4618      	mov	r0, r3
 8002882:	f00b f91c 	bl	800dabe <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002886:	4b3d      	ldr	r3, [pc, #244]	@ (800297c <MX_TIM1_Init+0x134>)
 8002888:	4a3d      	ldr	r2, [pc, #244]	@ (8002980 <MX_TIM1_Init+0x138>)
 800288a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 160;
 800288c:	4b3b      	ldr	r3, [pc, #236]	@ (800297c <MX_TIM1_Init+0x134>)
 800288e:	22a0      	movs	r2, #160	@ 0xa0
 8002890:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002892:	4b3a      	ldr	r3, [pc, #232]	@ (800297c <MX_TIM1_Init+0x134>)
 8002894:	2200      	movs	r2, #0
 8002896:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002898:	4b38      	ldr	r3, [pc, #224]	@ (800297c <MX_TIM1_Init+0x134>)
 800289a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800289e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028a0:	4b36      	ldr	r3, [pc, #216]	@ (800297c <MX_TIM1_Init+0x134>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80028a6:	4b35      	ldr	r3, [pc, #212]	@ (800297c <MX_TIM1_Init+0x134>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028ac:	4b33      	ldr	r3, [pc, #204]	@ (800297c <MX_TIM1_Init+0x134>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80028b2:	4832      	ldr	r0, [pc, #200]	@ (800297c <MX_TIM1_Init+0x134>)
 80028b4:	f004 f8f4 	bl	8006aa0 <HAL_TIM_Base_Init>
 80028b8:	4603      	mov	r3, r0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d001      	beq.n	80028c2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80028be:	f001 f827 	bl	8003910 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80028c8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80028cc:	4619      	mov	r1, r3
 80028ce:	482b      	ldr	r0, [pc, #172]	@ (800297c <MX_TIM1_Init+0x134>)
 80028d0:	f004 ffc4 	bl	800785c <HAL_TIM_ConfigClockSource>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d001      	beq.n	80028de <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80028da:	f001 f819 	bl	8003910 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80028de:	4827      	ldr	r0, [pc, #156]	@ (800297c <MX_TIM1_Init+0x134>)
 80028e0:	f004 f996 	bl	8006c10 <HAL_TIM_PWM_Init>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d001      	beq.n	80028ee <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80028ea:	f001 f811 	bl	8003910 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028ee:	2300      	movs	r3, #0
 80028f0:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028f2:	2300      	movs	r3, #0
 80028f4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80028f6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80028fa:	4619      	mov	r1, r3
 80028fc:	481f      	ldr	r0, [pc, #124]	@ (800297c <MX_TIM1_Init+0x134>)
 80028fe:	f005 fd27 	bl	8008350 <HAL_TIMEx_MasterConfigSynchronization>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d001      	beq.n	800290c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002908:	f001 f802 	bl	8003910 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800290c:	2360      	movs	r3, #96	@ 0x60
 800290e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002910:	2300      	movs	r3, #0
 8002912:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002914:	2300      	movs	r3, #0
 8002916:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002918:	2300      	movs	r3, #0
 800291a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800291c:	2300      	movs	r3, #0
 800291e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002920:	2300      	movs	r3, #0
 8002922:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002924:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002928:	220c      	movs	r2, #12
 800292a:	4619      	mov	r1, r3
 800292c:	4813      	ldr	r0, [pc, #76]	@ (800297c <MX_TIM1_Init+0x134>)
 800292e:	f004 fed3 	bl	80076d8 <HAL_TIM_PWM_ConfigChannel>
 8002932:	4603      	mov	r3, r0
 8002934:	2b00      	cmp	r3, #0
 8002936:	d001      	beq.n	800293c <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8002938:	f000 ffea 	bl	8003910 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800293c:	2300      	movs	r3, #0
 800293e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002940:	2300      	movs	r3, #0
 8002942:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002944:	2300      	movs	r3, #0
 8002946:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002948:	2300      	movs	r3, #0
 800294a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800294c:	2300      	movs	r3, #0
 800294e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002950:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002954:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002956:	2300      	movs	r3, #0
 8002958:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800295a:	1d3b      	adds	r3, r7, #4
 800295c:	4619      	mov	r1, r3
 800295e:	4807      	ldr	r0, [pc, #28]	@ (800297c <MX_TIM1_Init+0x134>)
 8002960:	f005 fd72 	bl	8008448 <HAL_TIMEx_ConfigBreakDeadTime>
 8002964:	4603      	mov	r3, r0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d001      	beq.n	800296e <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 800296a:	f000 ffd1 	bl	8003910 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800296e:	4803      	ldr	r0, [pc, #12]	@ (800297c <MX_TIM1_Init+0x134>)
 8002970:	f001 fa08 	bl	8003d84 <HAL_TIM_MspPostInit>

}
 8002974:	bf00      	nop
 8002976:	3758      	adds	r7, #88	@ 0x58
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}
 800297c:	2000032c 	.word	0x2000032c
 8002980:	40010000 	.word	0x40010000

08002984 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b08c      	sub	sp, #48	@ 0x30
 8002988:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800298a:	f107 030c 	add.w	r3, r7, #12
 800298e:	2224      	movs	r2, #36	@ 0x24
 8002990:	2100      	movs	r1, #0
 8002992:	4618      	mov	r0, r3
 8002994:	f00b f893 	bl	800dabe <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002998:	1d3b      	adds	r3, r7, #4
 800299a:	2200      	movs	r2, #0
 800299c:	601a      	str	r2, [r3, #0]
 800299e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80029a0:	4b21      	ldr	r3, [pc, #132]	@ (8002a28 <MX_TIM2_Init+0xa4>)
 80029a2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80029a6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80029a8:	4b1f      	ldr	r3, [pc, #124]	@ (8002a28 <MX_TIM2_Init+0xa4>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029ae:	4b1e      	ldr	r3, [pc, #120]	@ (8002a28 <MX_TIM2_Init+0xa4>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80029b4:	4b1c      	ldr	r3, [pc, #112]	@ (8002a28 <MX_TIM2_Init+0xa4>)
 80029b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80029ba:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029bc:	4b1a      	ldr	r3, [pc, #104]	@ (8002a28 <MX_TIM2_Init+0xa4>)
 80029be:	2200      	movs	r2, #0
 80029c0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029c2:	4b19      	ldr	r3, [pc, #100]	@ (8002a28 <MX_TIM2_Init+0xa4>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80029c8:	2303      	movs	r3, #3
 80029ca:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80029cc:	2300      	movs	r3, #0
 80029ce:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80029d0:	2301      	movs	r3, #1
 80029d2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80029d4:	2300      	movs	r3, #0
 80029d6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80029d8:	230a      	movs	r3, #10
 80029da:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80029dc:	2300      	movs	r3, #0
 80029de:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80029e0:	2301      	movs	r3, #1
 80029e2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80029e4:	2300      	movs	r3, #0
 80029e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 80029e8:	230a      	movs	r3, #10
 80029ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80029ec:	f107 030c 	add.w	r3, r7, #12
 80029f0:	4619      	mov	r1, r3
 80029f2:	480d      	ldr	r0, [pc, #52]	@ (8002a28 <MX_TIM2_Init+0xa4>)
 80029f4:	f004 fbb0 	bl	8007158 <HAL_TIM_Encoder_Init>
 80029f8:	4603      	mov	r3, r0
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d001      	beq.n	8002a02 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80029fe:	f000 ff87 	bl	8003910 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a02:	2300      	movs	r3, #0
 8002a04:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a06:	2300      	movs	r3, #0
 8002a08:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002a0a:	1d3b      	adds	r3, r7, #4
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	4806      	ldr	r0, [pc, #24]	@ (8002a28 <MX_TIM2_Init+0xa4>)
 8002a10:	f005 fc9e 	bl	8008350 <HAL_TIMEx_MasterConfigSynchronization>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d001      	beq.n	8002a1e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002a1a:	f000 ff79 	bl	8003910 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002a1e:	bf00      	nop
 8002a20:	3730      	adds	r7, #48	@ 0x30
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	20000374 	.word	0x20000374

08002a2c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b08c      	sub	sp, #48	@ 0x30
 8002a30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002a32:	f107 030c 	add.w	r3, r7, #12
 8002a36:	2224      	movs	r2, #36	@ 0x24
 8002a38:	2100      	movs	r1, #0
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f00b f83f 	bl	800dabe <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a40:	1d3b      	adds	r3, r7, #4
 8002a42:	2200      	movs	r2, #0
 8002a44:	601a      	str	r2, [r3, #0]
 8002a46:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002a48:	4b20      	ldr	r3, [pc, #128]	@ (8002acc <MX_TIM3_Init+0xa0>)
 8002a4a:	4a21      	ldr	r2, [pc, #132]	@ (8002ad0 <MX_TIM3_Init+0xa4>)
 8002a4c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002a4e:	4b1f      	ldr	r3, [pc, #124]	@ (8002acc <MX_TIM3_Init+0xa0>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a54:	4b1d      	ldr	r3, [pc, #116]	@ (8002acc <MX_TIM3_Init+0xa0>)
 8002a56:	2200      	movs	r2, #0
 8002a58:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002a5a:	4b1c      	ldr	r3, [pc, #112]	@ (8002acc <MX_TIM3_Init+0xa0>)
 8002a5c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002a60:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a62:	4b1a      	ldr	r3, [pc, #104]	@ (8002acc <MX_TIM3_Init+0xa0>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a68:	4b18      	ldr	r3, [pc, #96]	@ (8002acc <MX_TIM3_Init+0xa0>)
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002a72:	2300      	movs	r3, #0
 8002a74:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002a76:	2301      	movs	r3, #1
 8002a78:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8002a7e:	230a      	movs	r3, #10
 8002a80:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002a82:	2300      	movs	r3, #0
 8002a84:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002a86:	2301      	movs	r3, #1
 8002a88:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8002a8e:	230a      	movs	r3, #10
 8002a90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002a92:	f107 030c 	add.w	r3, r7, #12
 8002a96:	4619      	mov	r1, r3
 8002a98:	480c      	ldr	r0, [pc, #48]	@ (8002acc <MX_TIM3_Init+0xa0>)
 8002a9a:	f004 fb5d 	bl	8007158 <HAL_TIM_Encoder_Init>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d001      	beq.n	8002aa8 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002aa4:	f000 ff34 	bl	8003910 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002aac:	2300      	movs	r3, #0
 8002aae:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002ab0:	1d3b      	adds	r3, r7, #4
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	4805      	ldr	r0, [pc, #20]	@ (8002acc <MX_TIM3_Init+0xa0>)
 8002ab6:	f005 fc4b 	bl	8008350 <HAL_TIMEx_MasterConfigSynchronization>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d001      	beq.n	8002ac4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002ac0:	f000 ff26 	bl	8003910 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002ac4:	bf00      	nop
 8002ac6:	3730      	adds	r7, #48	@ 0x30
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}
 8002acc:	200003bc 	.word	0x200003bc
 8002ad0:	40000400 	.word	0x40000400

08002ad4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b08a      	sub	sp, #40	@ 0x28
 8002ad8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ada:	f107 0318 	add.w	r3, r7, #24
 8002ade:	2200      	movs	r2, #0
 8002ae0:	601a      	str	r2, [r3, #0]
 8002ae2:	605a      	str	r2, [r3, #4]
 8002ae4:	609a      	str	r2, [r3, #8]
 8002ae6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ae8:	f107 0310 	add.w	r3, r7, #16
 8002aec:	2200      	movs	r2, #0
 8002aee:	601a      	str	r2, [r3, #0]
 8002af0:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002af2:	463b      	mov	r3, r7
 8002af4:	2200      	movs	r2, #0
 8002af6:	601a      	str	r2, [r3, #0]
 8002af8:	605a      	str	r2, [r3, #4]
 8002afa:	609a      	str	r2, [r3, #8]
 8002afc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002afe:	4b2b      	ldr	r3, [pc, #172]	@ (8002bac <MX_TIM4_Init+0xd8>)
 8002b00:	4a2b      	ldr	r2, [pc, #172]	@ (8002bb0 <MX_TIM4_Init+0xdc>)
 8002b02:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 16-1;
 8002b04:	4b29      	ldr	r3, [pc, #164]	@ (8002bac <MX_TIM4_Init+0xd8>)
 8002b06:	220f      	movs	r2, #15
 8002b08:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b0a:	4b28      	ldr	r3, [pc, #160]	@ (8002bac <MX_TIM4_Init+0xd8>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002b10:	4b26      	ldr	r3, [pc, #152]	@ (8002bac <MX_TIM4_Init+0xd8>)
 8002b12:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002b16:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b18:	4b24      	ldr	r3, [pc, #144]	@ (8002bac <MX_TIM4_Init+0xd8>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b1e:	4b23      	ldr	r3, [pc, #140]	@ (8002bac <MX_TIM4_Init+0xd8>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002b24:	4821      	ldr	r0, [pc, #132]	@ (8002bac <MX_TIM4_Init+0xd8>)
 8002b26:	f003 ffbb 	bl	8006aa0 <HAL_TIM_Base_Init>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d001      	beq.n	8002b34 <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 8002b30:	f000 feee 	bl	8003910 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b34:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b38:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002b3a:	f107 0318 	add.w	r3, r7, #24
 8002b3e:	4619      	mov	r1, r3
 8002b40:	481a      	ldr	r0, [pc, #104]	@ (8002bac <MX_TIM4_Init+0xd8>)
 8002b42:	f004 fe8b 	bl	800785c <HAL_TIM_ConfigClockSource>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d001      	beq.n	8002b50 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002b4c:	f000 fee0 	bl	8003910 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8002b50:	4816      	ldr	r0, [pc, #88]	@ (8002bac <MX_TIM4_Init+0xd8>)
 8002b52:	f004 f97f 	bl	8006e54 <HAL_TIM_IC_Init>
 8002b56:	4603      	mov	r3, r0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d001      	beq.n	8002b60 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002b5c:	f000 fed8 	bl	8003910 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b60:	2300      	movs	r3, #0
 8002b62:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b64:	2300      	movs	r3, #0
 8002b66:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002b68:	f107 0310 	add.w	r3, r7, #16
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	480f      	ldr	r0, [pc, #60]	@ (8002bac <MX_TIM4_Init+0xd8>)
 8002b70:	f005 fbee 	bl	8008350 <HAL_TIMEx_MasterConfigSynchronization>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d001      	beq.n	8002b7e <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 8002b7a:	f000 fec9 	bl	8003910 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8002b7e:	230a      	movs	r3, #10
 8002b80:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002b82:	2301      	movs	r3, #1
 8002b84:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002b86:	2300      	movs	r3, #0
 8002b88:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002b8e:	463b      	mov	r3, r7
 8002b90:	2200      	movs	r2, #0
 8002b92:	4619      	mov	r1, r3
 8002b94:	4805      	ldr	r0, [pc, #20]	@ (8002bac <MX_TIM4_Init+0xd8>)
 8002b96:	f004 fd03 	bl	80075a0 <HAL_TIM_IC_ConfigChannel>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d001      	beq.n	8002ba4 <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 8002ba0:	f000 feb6 	bl	8003910 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002ba4:	bf00      	nop
 8002ba6:	3728      	adds	r7, #40	@ 0x28
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}
 8002bac:	20000404 	.word	0x20000404
 8002bb0:	40000800 	.word	0x40000800

08002bb4 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b082      	sub	sp, #8
 8002bb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bba:	463b      	mov	r3, r7
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	601a      	str	r2, [r3, #0]
 8002bc0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002bc2:	4b15      	ldr	r3, [pc, #84]	@ (8002c18 <MX_TIM6_Init+0x64>)
 8002bc4:	4a15      	ldr	r2, [pc, #84]	@ (8002c1c <MX_TIM6_Init+0x68>)
 8002bc6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16-1;
 8002bc8:	4b13      	ldr	r3, [pc, #76]	@ (8002c18 <MX_TIM6_Init+0x64>)
 8002bca:	220f      	movs	r2, #15
 8002bcc:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bce:	4b12      	ldr	r3, [pc, #72]	@ (8002c18 <MX_TIM6_Init+0x64>)
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8002bd4:	4b10      	ldr	r3, [pc, #64]	@ (8002c18 <MX_TIM6_Init+0x64>)
 8002bd6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002bda:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bdc:	4b0e      	ldr	r3, [pc, #56]	@ (8002c18 <MX_TIM6_Init+0x64>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002be2:	480d      	ldr	r0, [pc, #52]	@ (8002c18 <MX_TIM6_Init+0x64>)
 8002be4:	f003 ff5c 	bl	8006aa0 <HAL_TIM_Base_Init>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d001      	beq.n	8002bf2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8002bee:	f000 fe8f 	bl	8003910 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002bfa:	463b      	mov	r3, r7
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	4806      	ldr	r0, [pc, #24]	@ (8002c18 <MX_TIM6_Init+0x64>)
 8002c00:	f005 fba6 	bl	8008350 <HAL_TIMEx_MasterConfigSynchronization>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d001      	beq.n	8002c0e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002c0a:	f000 fe81 	bl	8003910 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002c0e:	bf00      	nop
 8002c10:	3708      	adds	r7, #8
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	2000044c 	.word	0x2000044c
 8002c1c:	40001000 	.word	0x40001000

08002c20 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b096      	sub	sp, #88	@ 0x58
 8002c24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c26:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	601a      	str	r2, [r3, #0]
 8002c2e:	605a      	str	r2, [r3, #4]
 8002c30:	609a      	str	r2, [r3, #8]
 8002c32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c34:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002c38:	2200      	movs	r2, #0
 8002c3a:	601a      	str	r2, [r3, #0]
 8002c3c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c42:	2200      	movs	r2, #0
 8002c44:	601a      	str	r2, [r3, #0]
 8002c46:	605a      	str	r2, [r3, #4]
 8002c48:	609a      	str	r2, [r3, #8]
 8002c4a:	60da      	str	r2, [r3, #12]
 8002c4c:	611a      	str	r2, [r3, #16]
 8002c4e:	615a      	str	r2, [r3, #20]
 8002c50:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002c52:	1d3b      	adds	r3, r7, #4
 8002c54:	2220      	movs	r2, #32
 8002c56:	2100      	movs	r1, #0
 8002c58:	4618      	mov	r0, r3
 8002c5a:	f00a ff30 	bl	800dabe <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002c5e:	4b43      	ldr	r3, [pc, #268]	@ (8002d6c <MX_TIM8_Init+0x14c>)
 8002c60:	4a43      	ldr	r2, [pc, #268]	@ (8002d70 <MX_TIM8_Init+0x150>)
 8002c62:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002c64:	4b41      	ldr	r3, [pc, #260]	@ (8002d6c <MX_TIM8_Init+0x14c>)
 8002c66:	2200      	movs	r2, #0
 8002c68:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c6a:	4b40      	ldr	r3, [pc, #256]	@ (8002d6c <MX_TIM8_Init+0x14c>)
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 7199;
 8002c70:	4b3e      	ldr	r3, [pc, #248]	@ (8002d6c <MX_TIM8_Init+0x14c>)
 8002c72:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8002c76:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c78:	4b3c      	ldr	r3, [pc, #240]	@ (8002d6c <MX_TIM8_Init+0x14c>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002c7e:	4b3b      	ldr	r3, [pc, #236]	@ (8002d6c <MX_TIM8_Init+0x14c>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c84:	4b39      	ldr	r3, [pc, #228]	@ (8002d6c <MX_TIM8_Init+0x14c>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002c8a:	4838      	ldr	r0, [pc, #224]	@ (8002d6c <MX_TIM8_Init+0x14c>)
 8002c8c:	f003 ff08 	bl	8006aa0 <HAL_TIM_Base_Init>
 8002c90:	4603      	mov	r3, r0
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d001      	beq.n	8002c9a <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8002c96:	f000 fe3b 	bl	8003910 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c9a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c9e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002ca0:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002ca4:	4619      	mov	r1, r3
 8002ca6:	4831      	ldr	r0, [pc, #196]	@ (8002d6c <MX_TIM8_Init+0x14c>)
 8002ca8:	f004 fdd8 	bl	800785c <HAL_TIM_ConfigClockSource>
 8002cac:	4603      	mov	r3, r0
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d001      	beq.n	8002cb6 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8002cb2:	f000 fe2d 	bl	8003910 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002cb6:	482d      	ldr	r0, [pc, #180]	@ (8002d6c <MX_TIM8_Init+0x14c>)
 8002cb8:	f003 ffaa 	bl	8006c10 <HAL_TIM_PWM_Init>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d001      	beq.n	8002cc6 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8002cc2:	f000 fe25 	bl	8003910 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002cce:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002cd2:	4619      	mov	r1, r3
 8002cd4:	4825      	ldr	r0, [pc, #148]	@ (8002d6c <MX_TIM8_Init+0x14c>)
 8002cd6:	f005 fb3b 	bl	8008350 <HAL_TIMEx_MasterConfigSynchronization>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d001      	beq.n	8002ce4 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8002ce0:	f000 fe16 	bl	8003910 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ce4:	2360      	movs	r3, #96	@ 0x60
 8002ce6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002cec:	2300      	movs	r3, #0
 8002cee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d04:	2200      	movs	r2, #0
 8002d06:	4619      	mov	r1, r3
 8002d08:	4818      	ldr	r0, [pc, #96]	@ (8002d6c <MX_TIM8_Init+0x14c>)
 8002d0a:	f004 fce5 	bl	80076d8 <HAL_TIM_PWM_ConfigChannel>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d001      	beq.n	8002d18 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8002d14:	f000 fdfc 	bl	8003910 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002d18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d1c:	2204      	movs	r2, #4
 8002d1e:	4619      	mov	r1, r3
 8002d20:	4812      	ldr	r0, [pc, #72]	@ (8002d6c <MX_TIM8_Init+0x14c>)
 8002d22:	f004 fcd9 	bl	80076d8 <HAL_TIM_PWM_ConfigChannel>
 8002d26:	4603      	mov	r3, r0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d001      	beq.n	8002d30 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8002d2c:	f000 fdf0 	bl	8003910 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002d30:	2300      	movs	r3, #0
 8002d32:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002d34:	2300      	movs	r3, #0
 8002d36:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002d40:	2300      	movs	r3, #0
 8002d42:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002d44:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002d48:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002d4e:	1d3b      	adds	r3, r7, #4
 8002d50:	4619      	mov	r1, r3
 8002d52:	4806      	ldr	r0, [pc, #24]	@ (8002d6c <MX_TIM8_Init+0x14c>)
 8002d54:	f005 fb78 	bl	8008448 <HAL_TIMEx_ConfigBreakDeadTime>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d001      	beq.n	8002d62 <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 8002d5e:	f000 fdd7 	bl	8003910 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8002d62:	bf00      	nop
 8002d64:	3758      	adds	r7, #88	@ 0x58
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	20000494 	.word	0x20000494
 8002d70:	40010400 	.word	0x40010400

08002d74 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002d78:	4b11      	ldr	r3, [pc, #68]	@ (8002dc0 <MX_USART3_UART_Init+0x4c>)
 8002d7a:	4a12      	ldr	r2, [pc, #72]	@ (8002dc4 <MX_USART3_UART_Init+0x50>)
 8002d7c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002d7e:	4b10      	ldr	r3, [pc, #64]	@ (8002dc0 <MX_USART3_UART_Init+0x4c>)
 8002d80:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002d84:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002d86:	4b0e      	ldr	r3, [pc, #56]	@ (8002dc0 <MX_USART3_UART_Init+0x4c>)
 8002d88:	2200      	movs	r2, #0
 8002d8a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8002dc0 <MX_USART3_UART_Init+0x4c>)
 8002d8e:	2200      	movs	r2, #0
 8002d90:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002d92:	4b0b      	ldr	r3, [pc, #44]	@ (8002dc0 <MX_USART3_UART_Init+0x4c>)
 8002d94:	2200      	movs	r2, #0
 8002d96:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002d98:	4b09      	ldr	r3, [pc, #36]	@ (8002dc0 <MX_USART3_UART_Init+0x4c>)
 8002d9a:	220c      	movs	r2, #12
 8002d9c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d9e:	4b08      	ldr	r3, [pc, #32]	@ (8002dc0 <MX_USART3_UART_Init+0x4c>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002da4:	4b06      	ldr	r3, [pc, #24]	@ (8002dc0 <MX_USART3_UART_Init+0x4c>)
 8002da6:	2200      	movs	r2, #0
 8002da8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002daa:	4805      	ldr	r0, [pc, #20]	@ (8002dc0 <MX_USART3_UART_Init+0x4c>)
 8002dac:	f005 fbb2 	bl	8008514 <HAL_UART_Init>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d001      	beq.n	8002dba <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002db6:	f000 fdab 	bl	8003910 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002dba:	bf00      	nop
 8002dbc:	bd80      	pop	{r7, pc}
 8002dbe:	bf00      	nop
 8002dc0:	200004dc 	.word	0x200004dc
 8002dc4:	40004800 	.word	0x40004800

08002dc8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b08a      	sub	sp, #40	@ 0x28
 8002dcc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dce:	f107 0314 	add.w	r3, r7, #20
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	601a      	str	r2, [r3, #0]
 8002dd6:	605a      	str	r2, [r3, #4]
 8002dd8:	609a      	str	r2, [r3, #8]
 8002dda:	60da      	str	r2, [r3, #12]
 8002ddc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002dde:	2300      	movs	r3, #0
 8002de0:	613b      	str	r3, [r7, #16]
 8002de2:	4b3e      	ldr	r3, [pc, #248]	@ (8002edc <MX_GPIO_Init+0x114>)
 8002de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002de6:	4a3d      	ldr	r2, [pc, #244]	@ (8002edc <MX_GPIO_Init+0x114>)
 8002de8:	f043 0310 	orr.w	r3, r3, #16
 8002dec:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dee:	4b3b      	ldr	r3, [pc, #236]	@ (8002edc <MX_GPIO_Init+0x114>)
 8002df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002df2:	f003 0310 	and.w	r3, r3, #16
 8002df6:	613b      	str	r3, [r7, #16]
 8002df8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	60fb      	str	r3, [r7, #12]
 8002dfe:	4b37      	ldr	r3, [pc, #220]	@ (8002edc <MX_GPIO_Init+0x114>)
 8002e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e02:	4a36      	ldr	r2, [pc, #216]	@ (8002edc <MX_GPIO_Init+0x114>)
 8002e04:	f043 0301 	orr.w	r3, r3, #1
 8002e08:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e0a:	4b34      	ldr	r3, [pc, #208]	@ (8002edc <MX_GPIO_Init+0x114>)
 8002e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e0e:	f003 0301 	and.w	r3, r3, #1
 8002e12:	60fb      	str	r3, [r7, #12]
 8002e14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e16:	2300      	movs	r3, #0
 8002e18:	60bb      	str	r3, [r7, #8]
 8002e1a:	4b30      	ldr	r3, [pc, #192]	@ (8002edc <MX_GPIO_Init+0x114>)
 8002e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e1e:	4a2f      	ldr	r2, [pc, #188]	@ (8002edc <MX_GPIO_Init+0x114>)
 8002e20:	f043 0308 	orr.w	r3, r3, #8
 8002e24:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e26:	4b2d      	ldr	r3, [pc, #180]	@ (8002edc <MX_GPIO_Init+0x114>)
 8002e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e2a:	f003 0308 	and.w	r3, r3, #8
 8002e2e:	60bb      	str	r3, [r7, #8]
 8002e30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e32:	2300      	movs	r3, #0
 8002e34:	607b      	str	r3, [r7, #4]
 8002e36:	4b29      	ldr	r3, [pc, #164]	@ (8002edc <MX_GPIO_Init+0x114>)
 8002e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e3a:	4a28      	ldr	r2, [pc, #160]	@ (8002edc <MX_GPIO_Init+0x114>)
 8002e3c:	f043 0304 	orr.w	r3, r3, #4
 8002e40:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e42:	4b26      	ldr	r3, [pc, #152]	@ (8002edc <MX_GPIO_Init+0x114>)
 8002e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e46:	f003 0304 	and.w	r3, r3, #4
 8002e4a:	607b      	str	r3, [r7, #4]
 8002e4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e4e:	2300      	movs	r3, #0
 8002e50:	603b      	str	r3, [r7, #0]
 8002e52:	4b22      	ldr	r3, [pc, #136]	@ (8002edc <MX_GPIO_Init+0x114>)
 8002e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e56:	4a21      	ldr	r2, [pc, #132]	@ (8002edc <MX_GPIO_Init+0x114>)
 8002e58:	f043 0302 	orr.w	r3, r3, #2
 8002e5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e5e:	4b1f      	ldr	r3, [pc, #124]	@ (8002edc <MX_GPIO_Init+0x114>)
 8002e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e62:	f003 0302 	and.w	r3, r3, #2
 8002e66:	603b      	str	r3, [r7, #0]
 8002e68:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, OLED_SCL_Pin|OLED_SDA_Pin|OLED_RST_Pin|OLED_DC_Pin
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 8002e70:	481b      	ldr	r0, [pc, #108]	@ (8002ee0 <MX_GPIO_Init+0x118>)
 8002e72:	f002 f93d 	bl	80050f0 <HAL_GPIO_WritePin>
                          |TRIG_Pin|LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, AIN2_Pin|AIN1_Pin|BIN1_Pin|BIN2_Pin, GPIO_PIN_RESET);
 8002e76:	2200      	movs	r2, #0
 8002e78:	213c      	movs	r1, #60	@ 0x3c
 8002e7a:	481a      	ldr	r0, [pc, #104]	@ (8002ee4 <MX_GPIO_Init+0x11c>)
 8002e7c:	f002 f938 	bl	80050f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OLED_SCL_Pin OLED_SDA_Pin OLED_RST_Pin OLED_DC_Pin
                           TRIG_Pin LED3_Pin */
  GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin|OLED_RST_Pin|OLED_DC_Pin
 8002e80:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8002e84:	617b      	str	r3, [r7, #20]
                          |TRIG_Pin|LED3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e86:	2301      	movs	r3, #1
 8002e88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e92:	f107 0314 	add.w	r3, r7, #20
 8002e96:	4619      	mov	r1, r3
 8002e98:	4811      	ldr	r0, [pc, #68]	@ (8002ee0 <MX_GPIO_Init+0x118>)
 8002e9a:	f001 ff75 	bl	8004d88 <HAL_GPIO_Init>

  /*Configure GPIO pins : AIN2_Pin AIN1_Pin BIN1_Pin BIN2_Pin */
  GPIO_InitStruct.Pin = AIN2_Pin|AIN1_Pin|BIN1_Pin|BIN2_Pin;
 8002e9e:	233c      	movs	r3, #60	@ 0x3c
 8002ea0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002eaa:	2302      	movs	r3, #2
 8002eac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eae:	f107 0314 	add.w	r3, r7, #20
 8002eb2:	4619      	mov	r1, r3
 8002eb4:	480b      	ldr	r0, [pc, #44]	@ (8002ee4 <MX_GPIO_Init+0x11c>)
 8002eb6:	f001 ff67 	bl	8004d88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002eba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ebe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ec8:	f107 0314 	add.w	r3, r7, #20
 8002ecc:	4619      	mov	r1, r3
 8002ece:	4806      	ldr	r0, [pc, #24]	@ (8002ee8 <MX_GPIO_Init+0x120>)
 8002ed0:	f001 ff5a 	bl	8004d88 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002ed4:	bf00      	nop
 8002ed6:	3728      	adds	r7, #40	@ 0x28
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}
 8002edc:	40023800 	.word	0x40023800
 8002ee0:	40021000 	.word	0x40021000
 8002ee4:	40020000 	.word	0x40020000
 8002ee8:	40020c00 	.word	0x40020c00

08002eec <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
//Interrupt Serial callback
void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b084      	sub	sp, #16
 8002ef0:	af02      	add	r7, sp, #8
 8002ef2:	6078      	str	r0, [r7, #4]
	//prevent unused argument
	UNUSED(huart);
	 snprintf(buf,sizeof(buf),"%5.2f",g_distanceUS);
 8002ef4:	4b14      	ldr	r3, [pc, #80]	@ (8002f48 <HAL_UART_RxCpltCallback+0x5c>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f7fd fb25 	bl	8000548 <__aeabi_f2d>
 8002efe:	4602      	mov	r2, r0
 8002f00:	460b      	mov	r3, r1
 8002f02:	e9cd 2300 	strd	r2, r3, [sp]
 8002f06:	4a11      	ldr	r2, [pc, #68]	@ (8002f4c <HAL_UART_RxCpltCallback+0x60>)
 8002f08:	2105      	movs	r1, #5
 8002f0a:	4811      	ldr	r0, [pc, #68]	@ (8002f50 <HAL_UART_RxCpltCallback+0x64>)
 8002f0c:	f00a fd60 	bl	800d9d0 <sniprintf>
	 if (strncmp(aRxBuffer, "RUSD",4) == 0)
 8002f10:	2204      	movs	r2, #4
 8002f12:	4910      	ldr	r1, [pc, #64]	@ (8002f54 <HAL_UART_RxCpltCallback+0x68>)
 8002f14:	4810      	ldr	r0, [pc, #64]	@ (8002f58 <HAL_UART_RxCpltCallback+0x6c>)
 8002f16:	f00a fdda 	bl	800dace <strncmp>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d106      	bne.n	8002f2e <HAL_UART_RxCpltCallback+0x42>
	   {
		HAL_UART_Transmit(&huart3, (uint8_t*)buf,5,0XFFFF);
 8002f20:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002f24:	2205      	movs	r2, #5
 8002f26:	490a      	ldr	r1, [pc, #40]	@ (8002f50 <HAL_UART_RxCpltCallback+0x64>)
 8002f28:	480c      	ldr	r0, [pc, #48]	@ (8002f5c <HAL_UART_RxCpltCallback+0x70>)
 8002f2a:	f005 fb43 	bl	80085b4 <HAL_UART_Transmit>
	    }
	//HAL_UART_Transmit(&huart3,(uint8_t *)aRxBuffer,4,0xFFFF);
	flagReceived=1;
 8002f2e:	4b0c      	ldr	r3, [pc, #48]	@ (8002f60 <HAL_UART_RxCpltCallback+0x74>)
 8002f30:	2201      	movs	r2, #1
 8002f32:	601a      	str	r2, [r3, #0]
	 HAL_UART_Receive_IT(&huart3,(uint8_t *)aRxBuffer,RECEIVE_BUFFER_SIZE);
 8002f34:	2204      	movs	r2, #4
 8002f36:	4908      	ldr	r1, [pc, #32]	@ (8002f58 <HAL_UART_RxCpltCallback+0x6c>)
 8002f38:	4808      	ldr	r0, [pc, #32]	@ (8002f5c <HAL_UART_RxCpltCallback+0x70>)
 8002f3a:	f005 fbc6 	bl	80086ca <HAL_UART_Receive_IT>
	// servo_pwm  = atoi(aRxBuffer);
	//memset(aRxBuffer,0,sizeof(aRxBuffer));

}
 8002f3e:	bf00      	nop
 8002f40:	3708      	adds	r7, #8
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}
 8002f46:	bf00      	nop
 8002f48:	20000544 	.word	0x20000544
 8002f4c:	080102a0 	.word	0x080102a0
 8002f50:	200005e8 	.word	0x200005e8
 8002f54:	080102a8 	.word	0x080102a8
 8002f58:	200005e4 	.word	0x200005e4
 8002f5c:	200004dc 	.word	0x200004dc
 8002f60:	20000238 	.word	0x20000238
 8002f64:	00000000 	.word	0x00000000

08002f68 <HAL_TIM_IC_CaptureCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
	//timer 3 for the ultrasonic echo
if(htim==&htim4)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	4a37      	ldr	r2, [pc, #220]	@ (8003050 <HAL_TIM_IC_CaptureCallback+0xe8>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d161      	bne.n	800303c <HAL_TIM_IC_CaptureCallback+0xd4>
{
	if(HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_12)==1)//rising edge
 8002f78:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002f7c:	4835      	ldr	r0, [pc, #212]	@ (8003054 <HAL_TIM_IC_CaptureCallback+0xec>)
 8002f7e:	f002 f89f 	bl	80050c0 <HAL_GPIO_ReadPin>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d108      	bne.n	8002f9a <HAL_TIM_IC_CaptureCallback+0x32>
	{
		tc1=HAL_TIM_ReadCapturedValue(&htim4, TIM_CHANNEL_1);
 8002f88:	2100      	movs	r1, #0
 8002f8a:	4831      	ldr	r0, [pc, #196]	@ (8003050 <HAL_TIM_IC_CaptureCallback+0xe8>)
 8002f8c:	f004 fd2e 	bl	80079ec <HAL_TIM_ReadCapturedValue>
 8002f90:	4603      	mov	r3, r0
 8002f92:	461a      	mov	r2, r3
 8002f94:	4b30      	ldr	r3, [pc, #192]	@ (8003058 <HAL_TIM_IC_CaptureCallback+0xf0>)
 8002f96:	601a      	str	r2, [r3, #0]
 8002f98:	e01e      	b.n	8002fd8 <HAL_TIM_IC_CaptureCallback+0x70>

	}
	else
	{
		tc2=HAL_TIM_ReadCapturedValue(&htim4, TIM_CHANNEL_1);
 8002f9a:	2100      	movs	r1, #0
 8002f9c:	482c      	ldr	r0, [pc, #176]	@ (8003050 <HAL_TIM_IC_CaptureCallback+0xe8>)
 8002f9e:	f004 fd25 	bl	80079ec <HAL_TIM_ReadCapturedValue>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	4b2d      	ldr	r3, [pc, #180]	@ (800305c <HAL_TIM_IC_CaptureCallback+0xf4>)
 8002fa8:	601a      	str	r2, [r3, #0]
		if(tc2>tc1)
 8002faa:	4b2c      	ldr	r3, [pc, #176]	@ (800305c <HAL_TIM_IC_CaptureCallback+0xf4>)
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	4b2a      	ldr	r3, [pc, #168]	@ (8003058 <HAL_TIM_IC_CaptureCallback+0xf0>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	429a      	cmp	r2, r3
 8002fb4:	dd07      	ble.n	8002fc6 <HAL_TIM_IC_CaptureCallback+0x5e>
			echo = (tc2-tc1);
 8002fb6:	4b29      	ldr	r3, [pc, #164]	@ (800305c <HAL_TIM_IC_CaptureCallback+0xf4>)
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	4b27      	ldr	r3, [pc, #156]	@ (8003058 <HAL_TIM_IC_CaptureCallback+0xf0>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	1ad3      	subs	r3, r2, r3
 8002fc0:	4a27      	ldr	r2, [pc, #156]	@ (8003060 <HAL_TIM_IC_CaptureCallback+0xf8>)
 8002fc2:	6013      	str	r3, [r2, #0]
 8002fc4:	e008      	b.n	8002fd8 <HAL_TIM_IC_CaptureCallback+0x70>
		else //tc2 overflow
			echo=((65536-tc1)+tc2);
 8002fc6:	4b24      	ldr	r3, [pc, #144]	@ (8003058 <HAL_TIM_IC_CaptureCallback+0xf0>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 8002fce:	4b23      	ldr	r3, [pc, #140]	@ (800305c <HAL_TIM_IC_CaptureCallback+0xf4>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4413      	add	r3, r2
 8002fd4:	4a22      	ldr	r2, [pc, #136]	@ (8003060 <HAL_TIM_IC_CaptureCallback+0xf8>)
 8002fd6:	6013      	str	r3, [r2, #0]
	}g_distanceUS = (tc2 > tc1 ? (tc2 - tc1) : (65535 - tc1 + tc2)) * 0.034 / 2;
 8002fd8:	4b20      	ldr	r3, [pc, #128]	@ (800305c <HAL_TIM_IC_CaptureCallback+0xf4>)
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	4b1e      	ldr	r3, [pc, #120]	@ (8003058 <HAL_TIM_IC_CaptureCallback+0xf0>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	dd08      	ble.n	8002ff6 <HAL_TIM_IC_CaptureCallback+0x8e>
 8002fe4:	4b1d      	ldr	r3, [pc, #116]	@ (800305c <HAL_TIM_IC_CaptureCallback+0xf4>)
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	4b1b      	ldr	r3, [pc, #108]	@ (8003058 <HAL_TIM_IC_CaptureCallback+0xf0>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	1ad3      	subs	r3, r2, r3
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f7fd fa98 	bl	8000524 <__aeabi_i2d>
 8002ff4:	e00a      	b.n	800300c <HAL_TIM_IC_CaptureCallback+0xa4>
 8002ff6:	4b18      	ldr	r3, [pc, #96]	@ (8003058 <HAL_TIM_IC_CaptureCallback+0xf0>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f5c3 437f 	rsb	r3, r3, #65280	@ 0xff00
 8002ffe:	33ff      	adds	r3, #255	@ 0xff
 8003000:	4a16      	ldr	r2, [pc, #88]	@ (800305c <HAL_TIM_IC_CaptureCallback+0xf4>)
 8003002:	6812      	ldr	r2, [r2, #0]
 8003004:	4413      	add	r3, r2
 8003006:	4618      	mov	r0, r3
 8003008:	f7fd fa8c 	bl	8000524 <__aeabi_i2d>
 800300c:	a30e      	add	r3, pc, #56	@ (adr r3, 8003048 <HAL_TIM_IC_CaptureCallback+0xe0>)
 800300e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003012:	f7fd faf1 	bl	80005f8 <__aeabi_dmul>
 8003016:	4602      	mov	r2, r0
 8003018:	460b      	mov	r3, r1
 800301a:	4610      	mov	r0, r2
 800301c:	4619      	mov	r1, r3
 800301e:	f04f 0200 	mov.w	r2, #0
 8003022:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003026:	f7fd fc11 	bl	800084c <__aeabi_ddiv>
 800302a:	4602      	mov	r2, r0
 800302c:	460b      	mov	r3, r1
 800302e:	4610      	mov	r0, r2
 8003030:	4619      	mov	r1, r3
 8003032:	f7fd fdd9 	bl	8000be8 <__aeabi_d2f>
 8003036:	4603      	mov	r3, r0
 8003038:	4a0a      	ldr	r2, [pc, #40]	@ (8003064 <HAL_TIM_IC_CaptureCallback+0xfc>)
 800303a:	6013      	str	r3, [r2, #0]
}

}
 800303c:	bf00      	nop
 800303e:	3708      	adds	r7, #8
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}
 8003044:	f3af 8000 	nop.w
 8003048:	b020c49c 	.word	0xb020c49c
 800304c:	3fa16872 	.word	0x3fa16872
 8003050:	20000404 	.word	0x20000404
 8003054:	40020c00 	.word	0x40020c00
 8003058:	20000538 	.word	0x20000538
 800305c:	2000053c 	.word	0x2000053c
 8003060:	20000540 	.word	0x20000540
 8003064:	20000544 	.word	0x20000544

08003068 <IR_Left_Read>:
void IR_Left_Read() {
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc2);
 800306c:	481e      	ldr	r0, [pc, #120]	@ (80030e8 <IR_Left_Read+0x80>)
 800306e:	f001 f92b 	bl	80042c8 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, 10);
 8003072:	210a      	movs	r1, #10
 8003074:	481c      	ldr	r0, [pc, #112]	@ (80030e8 <IR_Left_Read+0x80>)
 8003076:	f001 fa2c 	bl	80044d2 <HAL_ADC_PollForConversion>
	iDistanceL = HAL_ADC_GetValue(&hadc2);
 800307a:	481b      	ldr	r0, [pc, #108]	@ (80030e8 <IR_Left_Read+0x80>)
 800307c:	f001 fab4 	bl	80045e8 <HAL_ADC_GetValue>
 8003080:	4603      	mov	r3, r0
 8003082:	b29a      	uxth	r2, r3
 8003084:	4b19      	ldr	r3, [pc, #100]	@ (80030ec <IR_Left_Read+0x84>)
 8003086:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Stop(&hadc2);
 8003088:	4817      	ldr	r0, [pc, #92]	@ (80030e8 <IR_Left_Read+0x80>)
 800308a:	f001 f9ef 	bl	800446c <HAL_ADC_Stop>
	iDistanceL=(int)(iDistanceL*-4.286e-03)+2.189e+01;
 800308e:	4b17      	ldr	r3, [pc, #92]	@ (80030ec <IR_Left_Read+0x84>)
 8003090:	881b      	ldrh	r3, [r3, #0]
 8003092:	4618      	mov	r0, r3
 8003094:	f7fd fa46 	bl	8000524 <__aeabi_i2d>
 8003098:	a30f      	add	r3, pc, #60	@ (adr r3, 80030d8 <IR_Left_Read+0x70>)
 800309a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800309e:	f7fd faab 	bl	80005f8 <__aeabi_dmul>
 80030a2:	4602      	mov	r2, r0
 80030a4:	460b      	mov	r3, r1
 80030a6:	4610      	mov	r0, r2
 80030a8:	4619      	mov	r1, r3
 80030aa:	f7fd fd55 	bl	8000b58 <__aeabi_d2iz>
 80030ae:	4603      	mov	r3, r0
 80030b0:	4618      	mov	r0, r3
 80030b2:	f7fd fa37 	bl	8000524 <__aeabi_i2d>
 80030b6:	a30a      	add	r3, pc, #40	@ (adr r3, 80030e0 <IR_Left_Read+0x78>)
 80030b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030bc:	f7fd f8e6 	bl	800028c <__adddf3>
 80030c0:	4602      	mov	r2, r0
 80030c2:	460b      	mov	r3, r1
 80030c4:	4610      	mov	r0, r2
 80030c6:	4619      	mov	r1, r3
 80030c8:	f7fd fd6e 	bl	8000ba8 <__aeabi_d2uiz>
 80030cc:	4603      	mov	r3, r0
 80030ce:	b29a      	uxth	r2, r3
 80030d0:	4b06      	ldr	r3, [pc, #24]	@ (80030ec <IR_Left_Read+0x84>)
 80030d2:	801a      	strh	r2, [r3, #0]
}
 80030d4:	bf00      	nop
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	5d4a5df2 	.word	0x5d4a5df2
 80030dc:	bf718e32 	.word	0xbf718e32
 80030e0:	0a3d70a4 	.word	0x0a3d70a4
 80030e4:	4035e3d7 	.word	0x4035e3d7
 80030e8:	20000290 	.word	0x20000290
 80030ec:	200005ee 	.word	0x200005ee

080030f0 <IR_Right_Read>:

void IR_Right_Read() {
 80030f0:	b580      	push	{r7, lr}
 80030f2:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 80030f4:	481e      	ldr	r0, [pc, #120]	@ (8003170 <IR_Right_Read+0x80>)
 80030f6:	f001 f8e7 	bl	80042c8 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 10);
 80030fa:	210a      	movs	r1, #10
 80030fc:	481c      	ldr	r0, [pc, #112]	@ (8003170 <IR_Right_Read+0x80>)
 80030fe:	f001 f9e8 	bl	80044d2 <HAL_ADC_PollForConversion>
	iDistanceR = HAL_ADC_GetValue(&hadc1);
 8003102:	481b      	ldr	r0, [pc, #108]	@ (8003170 <IR_Right_Read+0x80>)
 8003104:	f001 fa70 	bl	80045e8 <HAL_ADC_GetValue>
 8003108:	4603      	mov	r3, r0
 800310a:	b29a      	uxth	r2, r3
 800310c:	4b19      	ldr	r3, [pc, #100]	@ (8003174 <IR_Right_Read+0x84>)
 800310e:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Stop(&hadc1);
 8003110:	4817      	ldr	r0, [pc, #92]	@ (8003170 <IR_Right_Read+0x80>)
 8003112:	f001 f9ab 	bl	800446c <HAL_ADC_Stop>
	iDistanceR=(int)(iDistanceR*-4.286e-03)+2.189e+01;
 8003116:	4b17      	ldr	r3, [pc, #92]	@ (8003174 <IR_Right_Read+0x84>)
 8003118:	881b      	ldrh	r3, [r3, #0]
 800311a:	4618      	mov	r0, r3
 800311c:	f7fd fa02 	bl	8000524 <__aeabi_i2d>
 8003120:	a30f      	add	r3, pc, #60	@ (adr r3, 8003160 <IR_Right_Read+0x70>)
 8003122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003126:	f7fd fa67 	bl	80005f8 <__aeabi_dmul>
 800312a:	4602      	mov	r2, r0
 800312c:	460b      	mov	r3, r1
 800312e:	4610      	mov	r0, r2
 8003130:	4619      	mov	r1, r3
 8003132:	f7fd fd11 	bl	8000b58 <__aeabi_d2iz>
 8003136:	4603      	mov	r3, r0
 8003138:	4618      	mov	r0, r3
 800313a:	f7fd f9f3 	bl	8000524 <__aeabi_i2d>
 800313e:	a30a      	add	r3, pc, #40	@ (adr r3, 8003168 <IR_Right_Read+0x78>)
 8003140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003144:	f7fd f8a2 	bl	800028c <__adddf3>
 8003148:	4602      	mov	r2, r0
 800314a:	460b      	mov	r3, r1
 800314c:	4610      	mov	r0, r2
 800314e:	4619      	mov	r1, r3
 8003150:	f7fd fd2a 	bl	8000ba8 <__aeabi_d2uiz>
 8003154:	4603      	mov	r3, r0
 8003156:	b29a      	uxth	r2, r3
 8003158:	4b06      	ldr	r3, [pc, #24]	@ (8003174 <IR_Right_Read+0x84>)
 800315a:	801a      	strh	r2, [r3, #0]
}
 800315c:	bf00      	nop
 800315e:	bd80      	pop	{r7, pc}
 8003160:	5d4a5df2 	.word	0x5d4a5df2
 8003164:	bf718e32 	.word	0xbf718e32
 8003168:	0a3d70a4 	.word	0x0a3d70a4
 800316c:	4035e3d7 	.word	0x4035e3d7
 8003170:	20000248 	.word	0x20000248
 8003174:	200005f0 	.word	0x200005f0

08003178 <Motor_Stop>:
	osDelay(1000);
	PID_Control(10,1);
}

void Motor_Stop()
{
 8003178:	b580      	push	{r7, lr}
 800317a:	af00      	add	r7, sp, #0
	  PID_Reset(&LMotorPID);
 800317c:	4813      	ldr	r0, [pc, #76]	@ (80031cc <Motor_Stop+0x54>)
 800317e:	f7fe fb75 	bl	800186c <PID_Reset>
	  PID_Reset(&RMotorPID);
 8003182:	4813      	ldr	r0, [pc, #76]	@ (80031d0 <Motor_Stop+0x58>)
 8003184:	f7fe fb72 	bl	800186c <PID_Reset>
	degree=0;
 8003188:	4b12      	ldr	r3, [pc, #72]	@ (80031d4 <Motor_Stop+0x5c>)
 800318a:	f04f 0200 	mov.w	r2, #0
 800318e:	601a      	str	r2, [r3, #0]
	distanceTraveled=0;
 8003190:	4b11      	ldr	r3, [pc, #68]	@ (80031d8 <Motor_Stop+0x60>)
 8003192:	f04f 0200 	mov.w	r2, #0
 8003196:	601a      	str	r2, [r3, #0]
    pwmValL = 0;
 8003198:	4b10      	ldr	r3, [pc, #64]	@ (80031dc <Motor_Stop+0x64>)
 800319a:	2200      	movs	r2, #0
 800319c:	601a      	str	r2, [r3, #0]
    pwmValR = 0;
 800319e:	4b10      	ldr	r3, [pc, #64]	@ (80031e0 <Motor_Stop+0x68>)
 80031a0:	2200      	movs	r2, #0
 80031a2:	601a      	str	r2, [r3, #0]
    __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, pwmValL); // Stop left motor
 80031a4:	4b0d      	ldr	r3, [pc, #52]	@ (80031dc <Motor_Stop+0x64>)
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	4b0e      	ldr	r3, [pc, #56]	@ (80031e4 <Motor_Stop+0x6c>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_2, pwmValR); // Stop right motor
 80031ae:	4b0c      	ldr	r3, [pc, #48]	@ (80031e0 <Motor_Stop+0x68>)
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	4b0c      	ldr	r3, [pc, #48]	@ (80031e4 <Motor_Stop+0x6c>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	639a      	str	r2, [r3, #56]	@ 0x38
	set_servo_angle(Center);
 80031b8:	205f      	movs	r0, #95	@ 0x5f
 80031ba:	f7ff f92f 	bl	800241c <set_servo_angle>
	osDelay(1000);
 80031be:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80031c2:	f006 ff8d 	bl	800a0e0 <osDelay>
	//reset_gyro_at_rest();
  //  count++;
}
 80031c6:	bf00      	nop
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	20000584 	.word	0x20000584
 80031d0:	200005ac 	.word	0x200005ac
 80031d4:	200005dc 	.word	0x200005dc
 80031d8:	20000228 	.word	0x20000228
 80031dc:	200005d4 	.word	0x200005d4
 80031e0:	200005d8 	.word	0x200005d8
 80031e4:	20000494 	.word	0x20000494

080031e8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b082      	sub	sp, #8
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  	  HAL_GPIO_TogglePin(GPIOE,LED3_Pin);
 80031f0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80031f4:	4803      	ldr	r0, [pc, #12]	@ (8003204 <StartDefaultTask+0x1c>)
 80031f6:	f001 ff94 	bl	8005122 <HAL_GPIO_TogglePin>
		  //sprintf(test,"%s\0",aRxBuffer);
//		  snprintf(test,15,"dist: %3.2f cm\0",dist);
//		  OLED_ShowString(10,10,test);
//
//		  OLED_Refresh_Gram();
    osDelay(150);
 80031fa:	2096      	movs	r0, #150	@ 0x96
 80031fc:	f006 ff70 	bl	800a0e0 <osDelay>
	  	  HAL_GPIO_TogglePin(GPIOE,LED3_Pin);
 8003200:	bf00      	nop
 8003202:	e7f5      	b.n	80031f0 <StartDefaultTask+0x8>
 8003204:	40021000 	.word	0x40021000

08003208 <StartOledTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartOledTask */
void StartOledTask(void *argument)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b096      	sub	sp, #88	@ 0x58
 800320c:	af02      	add	r7, sp, #8
 800320e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartOledTask */
	char text[16]={};
 8003210:	2300      	movs	r3, #0
 8003212:	643b      	str	r3, [r7, #64]	@ 0x40
 8003214:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003218:	2200      	movs	r2, #0
 800321a:	601a      	str	r2, [r3, #0]
 800321c:	605a      	str	r2, [r3, #4]
 800321e:	609a      	str	r2, [r3, #8]
	char temp[50]={};
 8003220:	2300      	movs	r3, #0
 8003222:	60fb      	str	r3, [r7, #12]
 8003224:	f107 0310 	add.w	r3, r7, #16
 8003228:	222e      	movs	r2, #46	@ 0x2e
 800322a:	2100      	movs	r1, #0
 800322c:	4618      	mov	r0, r3
 800322e:	f00a fc46 	bl	800dabe <memset>
  for(;;)
  {

//
		 //char buf[5];
		snprintf(text, sizeof(text), "EA:%f", distanceTraveled);
 8003232:	4b33      	ldr	r3, [pc, #204]	@ (8003300 <StartOledTask+0xf8>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4618      	mov	r0, r3
 8003238:	f7fd f986 	bl	8000548 <__aeabi_f2d>
 800323c:	4602      	mov	r2, r0
 800323e:	460b      	mov	r3, r1
 8003240:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8003244:	e9cd 2300 	strd	r2, r3, [sp]
 8003248:	4a2e      	ldr	r2, [pc, #184]	@ (8003304 <StartOledTask+0xfc>)
 800324a:	2110      	movs	r1, #16
 800324c:	f00a fbc0 	bl	800d9d0 <sniprintf>
		OLED_ShowString(10, 40, text);
 8003250:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003254:	461a      	mov	r2, r3
 8003256:	2128      	movs	r1, #40	@ 0x28
 8003258:	200a      	movs	r0, #10
 800325a:	f009 fd59 	bl	800cd10 <OLED_ShowString>
//		  snprintf(text, sizeof(text), "X:%d", flagReceived);
		snprintf(text, sizeof(text), "Distance:%.2f", g_distanceUS);
 800325e:	4b2a      	ldr	r3, [pc, #168]	@ (8003308 <StartOledTask+0x100>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4618      	mov	r0, r3
 8003264:	f7fd f970 	bl	8000548 <__aeabi_f2d>
 8003268:	4602      	mov	r2, r0
 800326a:	460b      	mov	r3, r1
 800326c:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8003270:	e9cd 2300 	strd	r2, r3, [sp]
 8003274:	4a25      	ldr	r2, [pc, #148]	@ (800330c <StartOledTask+0x104>)
 8003276:	2110      	movs	r1, #16
 8003278:	f00a fbaa 	bl	800d9d0 <sniprintf>
		  OLED_ShowString(10, 20, text);
 800327c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003280:	461a      	mov	r2, r3
 8003282:	2114      	movs	r1, #20
 8003284:	200a      	movs	r0, #10
 8003286:	f009 fd43 	bl	800cd10 <OLED_ShowString>
		//		  OLED_ShowString(10, 50, text);
//		  snprintf(text, sizeof(text), "PWM:%c", aRxBuffer[0]);
//		  OLED_ShowString(10, 20, text);


		  snprintf(text, sizeof(text), "degree :%5.2f", yaw);//BEFORE DEGREE
 800328a:	4b21      	ldr	r3, [pc, #132]	@ (8003310 <StartOledTask+0x108>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4618      	mov	r0, r3
 8003290:	f7fd f95a 	bl	8000548 <__aeabi_f2d>
 8003294:	4602      	mov	r2, r0
 8003296:	460b      	mov	r3, r1
 8003298:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 800329c:	e9cd 2300 	strd	r2, r3, [sp]
 80032a0:	4a1c      	ldr	r2, [pc, #112]	@ (8003314 <StartOledTask+0x10c>)
 80032a2:	2110      	movs	r1, #16
 80032a4:	f00a fb94 	bl	800d9d0 <sniprintf>
		  OLED_ShowString(10, 30, text);
 80032a8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80032ac:	461a      	mov	r2, r3
 80032ae:	211e      	movs	r1, #30
 80032b0:	200a      	movs	r0, #10
 80032b2:	f009 fd2d 	bl	800cd10 <OLED_ShowString>
		  OLED_Refresh_Gram();
 80032b6:	f009 fbb7 	bl	800ca28 <OLED_Refresh_Gram>
		  //snprintf(text, sizeof(text), "A:%d", angle);
		  snprintf(text, sizeof(text), "Distance: %d m", Target_Distance);
 80032ba:	4b17      	ldr	r3, [pc, #92]	@ (8003318 <StartOledTask+0x110>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 80032c2:	4a16      	ldr	r2, [pc, #88]	@ (800331c <StartOledTask+0x114>)
 80032c4:	2110      	movs	r1, #16
 80032c6:	f00a fb83 	bl	800d9d0 <sniprintf>
		  OLED_ShowString(10, 10, text);
 80032ca:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80032ce:	461a      	mov	r2, r3
 80032d0:	210a      	movs	r1, #10
 80032d2:	200a      	movs	r0, #10
 80032d4:	f009 fd1c 	bl	800cd10 <OLED_ShowString>
//
//		  if(LMotorPID.setpoint !=0 && RMotorPID.setpoint !=0)
//			  set_motor_pwm(LPwm, RPwm);

 //snprintf(temp,sizeof(temp),"%.5f,%.5f,%.2f,%d\r\n",RPS_L,RPS_R,LMotorPID.setpoint,pwmValL);
		  snprintf(temp,sizeof(temp),"%.5f\r\n",yaw);
 80032d8:	4b0d      	ldr	r3, [pc, #52]	@ (8003310 <StartOledTask+0x108>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4618      	mov	r0, r3
 80032de:	f7fd f933 	bl	8000548 <__aeabi_f2d>
 80032e2:	4602      	mov	r2, r0
 80032e4:	460b      	mov	r3, r1
 80032e6:	f107 000c 	add.w	r0, r7, #12
 80032ea:	e9cd 2300 	strd	r2, r3, [sp]
 80032ee:	4a0c      	ldr	r2, [pc, #48]	@ (8003320 <StartOledTask+0x118>)
 80032f0:	2132      	movs	r1, #50	@ 0x32
 80032f2:	f00a fb6d 	bl	800d9d0 <sniprintf>
	  	snprintf(text, sizeof(text), "Roll:%5.2f", roll);
	  		  OLED_ShowString(10, 40, text);*/
	 //OLED_Refresh_Gram();
	  //HAL_UART_Transmit(&huart2,text,sizeof(text),0xFFFF);
	  //HAL_UART_Transmit(&huart2,"\n\r",2,0xFFFF);
    osDelay(200);
 80032f6:	20c8      	movs	r0, #200	@ 0xc8
 80032f8:	f006 fef2 	bl	800a0e0 <osDelay>
		snprintf(text, sizeof(text), "EA:%f", distanceTraveled);
 80032fc:	bf00      	nop
 80032fe:	e798      	b.n	8003232 <StartOledTask+0x2a>
 8003300:	20000228 	.word	0x20000228
 8003304:	080102b0 	.word	0x080102b0
 8003308:	20000544 	.word	0x20000544
 800330c:	080102b8 	.word	0x080102b8
 8003310:	20000580 	.word	0x20000580
 8003314:	080102c8 	.word	0x080102c8
 8003318:	20000224 	.word	0x20000224
 800331c:	080102d8 	.word	0x080102d8
 8003320:	080102e8 	.word	0x080102e8

08003324 <StartUltraSonic>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUltraSonic */
void StartUltraSonic(void *argument)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b082      	sub	sp, #8
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUltraSonic */
	HAL_GPIO_WritePin(GPIOE, TRIG_Pin,GPIO_PIN_RESET);
 800332c:	2200      	movs	r2, #0
 800332e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003332:	480f      	ldr	r0, [pc, #60]	@ (8003370 <StartUltraSonic+0x4c>)
 8003334:	f001 fedc 	bl	80050f0 <HAL_GPIO_WritePin>
  /* Infinite loop */
  for(;;)
  {
	    HAL_GPIO_WritePin(GPIOE, TRIG_Pin,GPIO_PIN_SET);
 8003338:	2201      	movs	r2, #1
 800333a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800333e:	480c      	ldr	r0, [pc, #48]	@ (8003370 <StartUltraSonic+0x4c>)
 8003340:	f001 fed6 	bl	80050f0 <HAL_GPIO_WritePin>
	    delay_us(10);
 8003344:	200a      	movs	r0, #10
 8003346:	f7fe fae1 	bl	800190c <delay_us>
	    HAL_GPIO_WritePin(GPIOE, TRIG_Pin,GPIO_PIN_RESET);
 800334a:	2200      	movs	r2, #0
 800334c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003350:	4807      	ldr	r0, [pc, #28]	@ (8003370 <StartUltraSonic+0x4c>)
 8003352:	f001 fecd 	bl	80050f0 <HAL_GPIO_WritePin>
	    //g_distanceUS = (tc2 > tc1 ? (tc2 - tc1) : (65535 - tc1 + tc2)) * 0.034 / 2; //echo/1000000.0f *343.0f/2.0f *100.0f equivalent
    osDelay(10);
 8003356:	200a      	movs	r0, #10
 8003358:	f006 fec2 	bl	800a0e0 <osDelay>
	IR_Left_Read();
 800335c:	f7ff fe84 	bl	8003068 <IR_Left_Read>
	IR_Right_Read();
 8003360:	f7ff fec6 	bl	80030f0 <IR_Right_Read>
	osDelay(100);
 8003364:	2064      	movs	r0, #100	@ 0x64
 8003366:	f006 febb 	bl	800a0e0 <osDelay>
	    HAL_GPIO_WritePin(GPIOE, TRIG_Pin,GPIO_PIN_SET);
 800336a:	bf00      	nop
 800336c:	e7e4      	b.n	8003338 <StartUltraSonic+0x14>
 800336e:	bf00      	nop
 8003370:	40021000 	.word	0x40021000
 8003374:	00000000 	.word	0x00000000

08003378 <StartEncoderTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartEncoderTask */
void StartEncoderTask(void *argument)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b08a      	sub	sp, #40	@ 0x28
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartEncoderTask */
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8003380:	213c      	movs	r1, #60	@ 0x3c
 8003382:	48a1      	ldr	r0, [pc, #644]	@ (8003608 <StartEncoderTask+0x290>)
 8003384:	f003 ff8e 	bl	80072a4 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8003388:	213c      	movs	r1, #60	@ 0x3c
 800338a:	48a0      	ldr	r0, [pc, #640]	@ (800360c <StartEncoderTask+0x294>)
 800338c:	f003 ff8a 	bl	80072a4 <HAL_TIM_Encoder_Start>

	int16_t cnt1L,cnt2L,diffL;
	int16_t cnt1R,cnt2R,diffR;
	uint32_t tick;
	cnt1L = __HAL_TIM_GET_COUNTER(&htim2);
 8003390:	4b9d      	ldr	r3, [pc, #628]	@ (8003608 <StartEncoderTask+0x290>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003396:	84fb      	strh	r3, [r7, #38]	@ 0x26
	cnt1R = __HAL_TIM_GET_COUNTER(&htim3);
 8003398:	4b9c      	ldr	r3, [pc, #624]	@ (800360c <StartEncoderTask+0x294>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800339e:	847b      	strh	r3, [r7, #34]	@ 0x22
    tick = HAL_GetTick(); // in milliseconds
 80033a0:	f000 ff1e 	bl	80041e0 <HAL_GetTick>
 80033a4:	61f8      	str	r0, [r7, #28]
  /* Infinite loop */
  for(;;)
  {
	  if (HAL_GetTick() - tick > 10L) { // Checking per second
 80033a6:	f000 ff1b 	bl	80041e0 <HAL_GetTick>
 80033aa:	4602      	mov	r2, r0
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	1ad3      	subs	r3, r2, r3
 80033b0:	2b0a      	cmp	r3, #10
 80033b2:	f240 811e 	bls.w	80035f2 <StartEncoderTask+0x27a>
	              cnt2L = __HAL_TIM_GET_COUNTER(&htim2);
 80033b6:	4b94      	ldr	r3, [pc, #592]	@ (8003608 <StartEncoderTask+0x290>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033bc:	837b      	strh	r3, [r7, #26]
	              cnt2R = __HAL_TIM_GET_COUNTER(&htim3);
 80033be:	4b93      	ldr	r3, [pc, #588]	@ (800360c <StartEncoderTask+0x294>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033c4:	833b      	strh	r3, [r7, #24]

	              //Left
	              if (__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2)) {
 80033c6:	4b90      	ldr	r3, [pc, #576]	@ (8003608 <StartEncoderTask+0x290>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0310 	and.w	r3, r3, #16
 80033d0:	2b10      	cmp	r3, #16
 80033d2:	d114      	bne.n	80033fe <StartEncoderTask+0x86>
	            	  diffL = (cnt2L < cnt1L) ? (cnt1L - cnt2L) : ((65535 - cnt2L) + cnt1L);
 80033d4:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 80033d8:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80033dc:	429a      	cmp	r2, r3
 80033de:	da05      	bge.n	80033ec <StartEncoderTask+0x74>
 80033e0:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80033e2:	8b7b      	ldrh	r3, [r7, #26]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	b29b      	uxth	r3, r3
 80033e8:	b21b      	sxth	r3, r3
 80033ea:	e006      	b.n	80033fa <StartEncoderTask+0x82>
 80033ec:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80033ee:	8b7b      	ldrh	r3, [r7, #26]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	b29b      	uxth	r3, r3
 80033f4:	3b01      	subs	r3, #1
 80033f6:	b29b      	uxth	r3, r3
 80033f8:	b21b      	sxth	r3, r3
 80033fa:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80033fc:	e013      	b.n	8003426 <StartEncoderTask+0xae>
	              } else {
	            	  diffL = (cnt2L > cnt1L) ? (cnt2L - cnt1L) : ((65535 - cnt1L) + cnt2L);
 80033fe:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8003402:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8003406:	429a      	cmp	r2, r3
 8003408:	dd05      	ble.n	8003416 <StartEncoderTask+0x9e>
 800340a:	8b7a      	ldrh	r2, [r7, #26]
 800340c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800340e:	1ad3      	subs	r3, r2, r3
 8003410:	b29b      	uxth	r3, r3
 8003412:	b21b      	sxth	r3, r3
 8003414:	e006      	b.n	8003424 <StartEncoderTask+0xac>
 8003416:	8b7a      	ldrh	r2, [r7, #26]
 8003418:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800341a:	1ad3      	subs	r3, r2, r3
 800341c:	b29b      	uxth	r3, r3
 800341e:	3b01      	subs	r3, #1
 8003420:	b29b      	uxth	r3, r3
 8003422:	b21b      	sxth	r3, r3
 8003424:	84bb      	strh	r3, [r7, #36]	@ 0x24
	              }

	              //Right
	              if (__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim3)) {
 8003426:	4b79      	ldr	r3, [pc, #484]	@ (800360c <StartEncoderTask+0x294>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 0310 	and.w	r3, r3, #16
 8003430:	2b10      	cmp	r3, #16
 8003432:	d114      	bne.n	800345e <StartEncoderTask+0xe6>
	              	            	  diffR = (cnt2R < cnt1R) ? (cnt1R - cnt2R) : ((65535 - cnt2R) + cnt1R);
 8003434:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8003438:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800343c:	429a      	cmp	r2, r3
 800343e:	da05      	bge.n	800344c <StartEncoderTask+0xd4>
 8003440:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8003442:	8b3b      	ldrh	r3, [r7, #24]
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	b29b      	uxth	r3, r3
 8003448:	b21b      	sxth	r3, r3
 800344a:	e006      	b.n	800345a <StartEncoderTask+0xe2>
 800344c:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800344e:	8b3b      	ldrh	r3, [r7, #24]
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	b29b      	uxth	r3, r3
 8003454:	3b01      	subs	r3, #1
 8003456:	b29b      	uxth	r3, r3
 8003458:	b21b      	sxth	r3, r3
 800345a:	843b      	strh	r3, [r7, #32]
 800345c:	e013      	b.n	8003486 <StartEncoderTask+0x10e>
	              	              } else {
	              	            	  diffR = (cnt2R > cnt1R) ? (cnt2R - cnt1R) : ((65535 - cnt1R) + cnt2R);
 800345e:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8003462:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8003466:	429a      	cmp	r2, r3
 8003468:	dd05      	ble.n	8003476 <StartEncoderTask+0xfe>
 800346a:	8b3a      	ldrh	r2, [r7, #24]
 800346c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	b29b      	uxth	r3, r3
 8003472:	b21b      	sxth	r3, r3
 8003474:	e006      	b.n	8003484 <StartEncoderTask+0x10c>
 8003476:	8b3a      	ldrh	r2, [r7, #24]
 8003478:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800347a:	1ad3      	subs	r3, r2, r3
 800347c:	b29b      	uxth	r3, r3
 800347e:	3b01      	subs	r3, #1
 8003480:	b29b      	uxth	r3, r3
 8003482:	b21b      	sxth	r3, r3
 8003484:	843b      	strh	r3, [r7, #32]
	              	              }
	  // RPM Calculation
	  RPM_L = ((float) diffL / (ENCODER_PULSES_PER_REVOLUTION * 4));// * 60.0;
 8003486:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800348a:	ee07 3a90 	vmov	s15, r3
 800348e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003492:	ed9f 7a5f 	vldr	s14, [pc, #380]	@ 8003610 <StartEncoderTask+0x298>
 8003496:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800349a:	ee16 0a90 	vmov	r0, s13
 800349e:	f7fd f853 	bl	8000548 <__aeabi_f2d>
 80034a2:	4602      	mov	r2, r0
 80034a4:	460b      	mov	r3, r1
 80034a6:	495b      	ldr	r1, [pc, #364]	@ (8003614 <StartEncoderTask+0x29c>)
 80034a8:	e9c1 2300 	strd	r2, r3, [r1]
	  RPM_R = ((float) diffR / (ENCODER_PULSES_PER_REVOLUTION * 4));
 80034ac:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80034b0:	ee07 3a90 	vmov	s15, r3
 80034b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80034b8:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8003610 <StartEncoderTask+0x298>
 80034bc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80034c0:	ee16 0a90 	vmov	r0, s13
 80034c4:	f7fd f840 	bl	8000548 <__aeabi_f2d>
 80034c8:	4602      	mov	r2, r0
 80034ca:	460b      	mov	r3, r1
 80034cc:	4952      	ldr	r1, [pc, #328]	@ (8003618 <StartEncoderTask+0x2a0>)
 80034ce:	e9c1 2300 	strd	r2, r3, [r1]

	  float dt = (HAL_GetTick() - tick) * 0.001f;
 80034d2:	f000 fe85 	bl	80041e0 <HAL_GetTick>
 80034d6:	4602      	mov	r2, r0
 80034d8:	69fb      	ldr	r3, [r7, #28]
 80034da:	1ad3      	subs	r3, r2, r3
 80034dc:	ee07 3a90 	vmov	s15, r3
 80034e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034e4:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800361c <StartEncoderTask+0x2a4>
 80034e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034ec:	edc7 7a05 	vstr	s15, [r7, #20]
	  RPS_L=((float) diffL / (ENCODER_PULSES_PER_REVOLUTION * 4* dt));
 80034f0:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80034f4:	ee07 3a90 	vmov	s15, r3
 80034f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80034fc:	edd7 7a05 	vldr	s15, [r7, #20]
 8003500:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8003610 <StartEncoderTask+0x298>
 8003504:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003508:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800350c:	ee16 0a90 	vmov	r0, s13
 8003510:	f7fd f81a 	bl	8000548 <__aeabi_f2d>
 8003514:	4602      	mov	r2, r0
 8003516:	460b      	mov	r3, r1
 8003518:	4941      	ldr	r1, [pc, #260]	@ (8003620 <StartEncoderTask+0x2a8>)
 800351a:	e9c1 2300 	strd	r2, r3, [r1]
	  RPS_R=((float) diffR / (ENCODER_PULSES_PER_REVOLUTION * 4 *dt));
 800351e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8003522:	ee07 3a90 	vmov	s15, r3
 8003526:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800352a:	edd7 7a05 	vldr	s15, [r7, #20]
 800352e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003610 <StartEncoderTask+0x298>
 8003532:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003536:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800353a:	ee16 0a90 	vmov	r0, s13
 800353e:	f7fd f803 	bl	8000548 <__aeabi_f2d>
 8003542:	4602      	mov	r2, r0
 8003544:	460b      	mov	r3, r1
 8003546:	4937      	ldr	r1, [pc, #220]	@ (8003624 <StartEncoderTask+0x2ac>)
 8003548:	e9c1 2300 	strd	r2, r3, [r1]

      // Calculate the distance traveled by each wheel (in meters)
      float distanceLeftThisSecond = RPM_L * PI * WHEEL_DIAMETER;
 800354c:	4b31      	ldr	r3, [pc, #196]	@ (8003614 <StartEncoderTask+0x29c>)
 800354e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003552:	a32b      	add	r3, pc, #172	@ (adr r3, 8003600 <StartEncoderTask+0x288>)
 8003554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003558:	f7fd f84e 	bl	80005f8 <__aeabi_dmul>
 800355c:	4602      	mov	r2, r0
 800355e:	460b      	mov	r3, r1
 8003560:	4610      	mov	r0, r2
 8003562:	4619      	mov	r1, r3
 8003564:	f04f 0200 	mov.w	r2, #0
 8003568:	4b2f      	ldr	r3, [pc, #188]	@ (8003628 <StartEncoderTask+0x2b0>)
 800356a:	f7fd f845 	bl	80005f8 <__aeabi_dmul>
 800356e:	4602      	mov	r2, r0
 8003570:	460b      	mov	r3, r1
 8003572:	4610      	mov	r0, r2
 8003574:	4619      	mov	r1, r3
 8003576:	f7fd fb37 	bl	8000be8 <__aeabi_d2f>
 800357a:	4603      	mov	r3, r0
 800357c:	613b      	str	r3, [r7, #16]
      float distanceRightThisSecond = RPM_R * PI * WHEEL_DIAMETER;
 800357e:	4b26      	ldr	r3, [pc, #152]	@ (8003618 <StartEncoderTask+0x2a0>)
 8003580:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003584:	a31e      	add	r3, pc, #120	@ (adr r3, 8003600 <StartEncoderTask+0x288>)
 8003586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800358a:	f7fd f835 	bl	80005f8 <__aeabi_dmul>
 800358e:	4602      	mov	r2, r0
 8003590:	460b      	mov	r3, r1
 8003592:	4610      	mov	r0, r2
 8003594:	4619      	mov	r1, r3
 8003596:	f04f 0200 	mov.w	r2, #0
 800359a:	4b23      	ldr	r3, [pc, #140]	@ (8003628 <StartEncoderTask+0x2b0>)
 800359c:	f7fd f82c 	bl	80005f8 <__aeabi_dmul>
 80035a0:	4602      	mov	r2, r0
 80035a2:	460b      	mov	r3, r1
 80035a4:	4610      	mov	r0, r2
 80035a6:	4619      	mov	r1, r3
 80035a8:	f7fd fb1e 	bl	8000be8 <__aeabi_d2f>
 80035ac:	4603      	mov	r3, r0
 80035ae:	60fb      	str	r3, [r7, #12]

	    // Average the distances to account for potential minor differences in wheel speed
	    float distanceThisSecond = (distanceLeftThisSecond + distanceRightThisSecond) / 2.0;
 80035b0:	ed97 7a04 	vldr	s14, [r7, #16]
 80035b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80035b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035bc:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80035c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80035c4:	edc7 7a02 	vstr	s15, [r7, #8]
	    distanceTraveled += distanceThisSecond;
 80035c8:	4b18      	ldr	r3, [pc, #96]	@ (800362c <StartEncoderTask+0x2b4>)
 80035ca:	ed93 7a00 	vldr	s14, [r3]
 80035ce:	edd7 7a02 	vldr	s15, [r7, #8]
 80035d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035d6:	4b15      	ldr	r3, [pc, #84]	@ (800362c <StartEncoderTask+0x2b4>)
 80035d8:	edc3 7a00 	vstr	s15, [r3]
	    // Accumulate the total distance traveled
	  cnt1L = __HAL_TIM_GET_COUNTER(&htim2);
 80035dc:	4b0a      	ldr	r3, [pc, #40]	@ (8003608 <StartEncoderTask+0x290>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035e2:	84fb      	strh	r3, [r7, #38]	@ 0x26
	  cnt1R = __HAL_TIM_GET_COUNTER(&htim3);
 80035e4:	4b09      	ldr	r3, [pc, #36]	@ (800360c <StartEncoderTask+0x294>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ea:	847b      	strh	r3, [r7, #34]	@ 0x22
	 tick = HAL_GetTick();
 80035ec:	f000 fdf8 	bl	80041e0 <HAL_GetTick>
 80035f0:	61f8      	str	r0, [r7, #28]
  }
	  osDelay(150);
 80035f2:	2096      	movs	r0, #150	@ 0x96
 80035f4:	f006 fd74 	bl	800a0e0 <osDelay>
	  if (HAL_GetTick() - tick > 10L) { // Checking per second
 80035f8:	e6d5      	b.n	80033a6 <StartEncoderTask+0x2e>
 80035fa:	bf00      	nop
 80035fc:	f3af 8000 	nop.w
 8003600:	54442eea 	.word	0x54442eea
 8003604:	400921fb 	.word	0x400921fb
 8003608:	20000374 	.word	0x20000374
 800360c:	200003bc 	.word	0x200003bc
 8003610:	44a50000 	.word	0x44a50000
 8003614:	20000548 	.word	0x20000548
 8003618:	20000550 	.word	0x20000550
 800361c:	3a83126f 	.word	0x3a83126f
 8003620:	20000558 	.word	0x20000558
 8003624:	20000560 	.word	0x20000560
 8003628:	401a0000 	.word	0x401a0000
 800362c:	20000228 	.word	0x20000228

08003630 <startrobotTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startrobotTask */
void startrobotTask(void *argument)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b086      	sub	sp, #24
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startrobotTask */
  /* Infinite loop */
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);//Start servo pwm timer
 8003638:	210c      	movs	r1, #12
 800363a:	48a0      	ldr	r0, [pc, #640]	@ (80038bc <startrobotTask+0x28c>)
 800363c:	f003 fb42 	bl	8006cc4 <HAL_TIM_PWM_Start>
	degree=0;
 8003640:	4b9f      	ldr	r3, [pc, #636]	@ (80038c0 <startrobotTask+0x290>)
 8003642:	f04f 0200 	mov.w	r2, #0
 8003646:	601a      	str	r2, [r3, #0]
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8003648:	2100      	movs	r1, #0
 800364a:	489e      	ldr	r0, [pc, #632]	@ (80038c4 <startrobotTask+0x294>)
 800364c:	f003 fb3a 	bl	8006cc4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8003650:	2104      	movs	r1, #4
 8003652:	489c      	ldr	r0, [pc, #624]	@ (80038c4 <startrobotTask+0x294>)
 8003654:	f003 fb36 	bl	8006cc4 <HAL_TIM_PWM_Start>

	while(HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_8)==1);
 8003658:	bf00      	nop
 800365a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800365e:	489a      	ldr	r0, [pc, #616]	@ (80038c8 <startrobotTask+0x298>)
 8003660:	f001 fd2e 	bl	80050c0 <HAL_GPIO_ReadPin>
 8003664:	4603      	mov	r3, r0
 8003666:	2b01      	cmp	r3, #1
 8003668:	d0f7      	beq.n	800365a <startrobotTask+0x2a>
	int target=85;
 800366a:	2355      	movs	r3, #85	@ 0x55
 800366c:	617b      	str	r3, [r7, #20]

		//{osDelay(200);osThreadYield();}
	//while(calibrate==0);
	set_servo_angle(Center);
 800366e:	205f      	movs	r0, #95	@ 0x5f
 8003670:	f7fe fed4 	bl	800241c <set_servo_angle>
	osDelay(200);
 8003674:	20c8      	movs	r0, #200	@ 0xc8
 8003676:	f006 fd33 	bl	800a0e0 <osDelay>
	//Calibrate();
	start_time = HAL_GetTick();
 800367a:	f000 fdb1 	bl	80041e0 <HAL_GetTick>
 800367e:	4603      	mov	r3, r0
 8003680:	4a92      	ldr	r2, [pc, #584]	@ (80038cc <startrobotTask+0x29c>)
 8003682:	6013      	str	r3, [r2, #0]
	end_time = HAL_GetTick();  // Record end time
 8003684:	f000 fdac 	bl	80041e0 <HAL_GetTick>
 8003688:	4603      	mov	r3, r0
 800368a:	4a91      	ldr	r2, [pc, #580]	@ (80038d0 <startrobotTask+0x2a0>)
 800368c:	6013      	str	r3, [r2, #0]
	delta_time_sec= (end_time - start_time) * 0.001f; // Time difference in ms
 800368e:	4b90      	ldr	r3, [pc, #576]	@ (80038d0 <startrobotTask+0x2a0>)
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	4b8e      	ldr	r3, [pc, #568]	@ (80038cc <startrobotTask+0x29c>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	1ad3      	subs	r3, r2, r3
 8003698:	ee07 3a90 	vmov	s15, r3
 800369c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036a0:	ed9f 7a8c 	vldr	s14, [pc, #560]	@ 80038d4 <startrobotTask+0x2a4>
 80036a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036a8:	4b8b      	ldr	r3, [pc, #556]	@ (80038d8 <startrobotTask+0x2a8>)
 80036aa:	edc3 7a00 	vstr	s15, [r3]
  {

	  //TEST TURN SEGMENT
	  {

		  if(HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_8)==0)
 80036ae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80036b2:	4885      	ldr	r0, [pc, #532]	@ (80038c8 <startrobotTask+0x298>)
 80036b4:	f001 fd04 	bl	80050c0 <HAL_GPIO_ReadPin>
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d109      	bne.n	80036d2 <startrobotTask+0xa2>
		  {
			  //resetYaw();
			  //yaw=0;
			  tempflag=1;
 80036be:	4b87      	ldr	r3, [pc, #540]	@ (80038dc <startrobotTask+0x2ac>)
 80036c0:	2201      	movs	r2, #1
 80036c2:	601a      	str	r2, [r3, #0]
			  //target=85;
			  //set_servo_angle(Right);
			  Set_Motor_Direction(0);
 80036c4:	2000      	movs	r0, #0
 80036c6:	f7fe f8eb 	bl	80018a0 <Set_Motor_Direction>
			  osDelay(550);
 80036ca:	f240 2026 	movw	r0, #550	@ 0x226
 80036ce:	f006 fd07 	bl	800a0e0 <osDelay>
			  		  osDelay(200);
				  }*/

	  }
	  //END OF TEST SEGMENT
	  	  	ICM20948_readGyroscope_all(&hi2c1, 0, GYRO_SENS, &accel);
 80036d2:	4b83      	ldr	r3, [pc, #524]	@ (80038e0 <startrobotTask+0x2b0>)
 80036d4:	2203      	movs	r2, #3
 80036d6:	2100      	movs	r1, #0
 80036d8:	4882      	ldr	r0, [pc, #520]	@ (80038e4 <startrobotTask+0x2b4>)
 80036da:	f006 f8c9 	bl	8009870 <ICM20948_readGyroscope_all>
	  		end_time = HAL_GetTick();
 80036de:	f000 fd7f 	bl	80041e0 <HAL_GetTick>
 80036e2:	4603      	mov	r3, r0
 80036e4:	4a7a      	ldr	r2, [pc, #488]	@ (80038d0 <startrobotTask+0x2a0>)
 80036e6:	6013      	str	r3, [r2, #0]
	  		delta_time_sec= (end_time - start_time) * 0.001f;
 80036e8:	4b79      	ldr	r3, [pc, #484]	@ (80038d0 <startrobotTask+0x2a0>)
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	4b77      	ldr	r3, [pc, #476]	@ (80038cc <startrobotTask+0x29c>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	1ad3      	subs	r3, r2, r3
 80036f2:	ee07 3a90 	vmov	s15, r3
 80036f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036fa:	ed9f 7a76 	vldr	s14, [pc, #472]	@ 80038d4 <startrobotTask+0x2a4>
 80036fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003702:	4b75      	ldr	r3, [pc, #468]	@ (80038d8 <startrobotTask+0x2a8>)
 8003704:	edc3 7a00 	vstr	s15, [r3]
	  		 float filtered_gyro_value = high_pass_filter(accel.z, alpha);
 8003708:	4b75      	ldr	r3, [pc, #468]	@ (80038e0 <startrobotTask+0x2b0>)
 800370a:	edd3 7a02 	vldr	s15, [r3, #8]
 800370e:	4b76      	ldr	r3, [pc, #472]	@ (80038e8 <startrobotTask+0x2b8>)
 8003710:	ed93 7a00 	vldr	s14, [r3]
 8003714:	eef0 0a47 	vmov.f32	s1, s14
 8003718:	eeb0 0a67 	vmov.f32	s0, s15
 800371c:	f7fe fe0c 	bl	8002338 <high_pass_filter>
 8003720:	ed87 0a04 	vstr	s0, [r7, #16]
	  		  degree+=filtered_gyro_value * delta_time_sec; //accel.z
 8003724:	4b6c      	ldr	r3, [pc, #432]	@ (80038d8 <startrobotTask+0x2a8>)
 8003726:	ed93 7a00 	vldr	s14, [r3]
 800372a:	edd7 7a04 	vldr	s15, [r7, #16]
 800372e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003732:	4b63      	ldr	r3, [pc, #396]	@ (80038c0 <startrobotTask+0x290>)
 8003734:	edd3 7a00 	vldr	s15, [r3]
 8003738:	ee77 7a27 	vadd.f32	s15, s14, s15
 800373c:	4b60      	ldr	r3, [pc, #384]	@ (80038c0 <startrobotTask+0x290>)
 800373e:	edc3 7a00 	vstr	s15, [r3]
	  		  error_angle=Center-(int)degree;
 8003742:	4b5f      	ldr	r3, [pc, #380]	@ (80038c0 <startrobotTask+0x290>)
 8003744:	edd3 7a00 	vldr	s15, [r3]
 8003748:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800374c:	ee17 3a90 	vmov	r3, s15
 8003750:	f1c3 035f 	rsb	r3, r3, #95	@ 0x5f
 8003754:	4a65      	ldr	r2, [pc, #404]	@ (80038ec <startrobotTask+0x2bc>)
 8003756:	6013      	str	r3, [r2, #0]
//	  			  else{
//	  				  //set_servo_pwm(152);
//	  				  set_servo_angle(Center);
//	  			  }
//	  		  }
	  		  start_time = HAL_GetTick();
 8003758:	f000 fd42 	bl	80041e0 <HAL_GetTick>
 800375c:	4603      	mov	r3, r0
 800375e:	4a5b      	ldr	r2, [pc, #364]	@ (80038cc <startrobotTask+0x29c>)
 8003760:	6013      	str	r3, [r2, #0]
	  		  if(flagReceived==1&&flagDone!=1){
 8003762:	4b63      	ldr	r3, [pc, #396]	@ (80038f0 <startrobotTask+0x2c0>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	2b01      	cmp	r3, #1
 8003768:	f040 8090 	bne.w	800388c <startrobotTask+0x25c>
 800376c:	4b61      	ldr	r3, [pc, #388]	@ (80038f4 <startrobotTask+0x2c4>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	2b01      	cmp	r3, #1
 8003772:	f000 808b 	beq.w	800388c <startrobotTask+0x25c>
	  			  char temp[4] = {0};  // Temporary buffer to hold up to 4 characters + null terminator
 8003776:	2300      	movs	r3, #0
 8003778:	60fb      	str	r3, [r7, #12]
	  			  strncpy(temp, aRxBuffer+1, 3);
 800377a:	495f      	ldr	r1, [pc, #380]	@ (80038f8 <startrobotTask+0x2c8>)
 800377c:	f107 030c 	add.w	r3, r7, #12
 8003780:	2203      	movs	r2, #3
 8003782:	4618      	mov	r0, r3
 8003784:	f00a f9b5 	bl	800daf2 <strncpy>
	  			  temp[4]='\0';
 8003788:	2300      	movs	r3, #0
 800378a:	743b      	strb	r3, [r7, #16]
	  			  Target_Distance=atoi(temp);
 800378c:	f107 030c 	add.w	r3, r7, #12
 8003790:	4618      	mov	r0, r3
 8003792:	f009 fb7b 	bl	800ce8c <atoi>
 8003796:	4603      	mov	r3, r0
 8003798:	4a58      	ldr	r2, [pc, #352]	@ (80038fc <startrobotTask+0x2cc>)
 800379a:	6013      	str	r3, [r2, #0]
	  				if(aRxBuffer[0]=='W' && distanceTraveled < Target_Distance){
 800379c:	4b58      	ldr	r3, [pc, #352]	@ (8003900 <startrobotTask+0x2d0>)
 800379e:	781b      	ldrb	r3, [r3, #0]
 80037a0:	2b57      	cmp	r3, #87	@ 0x57
 80037a2:	d114      	bne.n	80037ce <startrobotTask+0x19e>
 80037a4:	4b55      	ldr	r3, [pc, #340]	@ (80038fc <startrobotTask+0x2cc>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	ee07 3a90 	vmov	s15, r3
 80037ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80037b0:	4b54      	ldr	r3, [pc, #336]	@ (8003904 <startrobotTask+0x2d4>)
 80037b2:	edd3 7a00 	vldr	s15, [r3]
 80037b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80037ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037be:	dd06      	ble.n	80037ce <startrobotTask+0x19e>
	  					Set_Motor_Direction(1);
 80037c0:	2001      	movs	r0, #1
 80037c2:	f7fe f86d 	bl	80018a0 <Set_Motor_Direction>
	  					Forward(0);
 80037c6:	2000      	movs	r0, #0
 80037c8:	f7fe fa18 	bl	8001bfc <Forward>
 80037cc:	e05d      	b.n	800388a <startrobotTask+0x25a>
	  				}
	  				else if(aRxBuffer[0]=='D'&&aRxBuffer[1]=='1'){
 80037ce:	4b4c      	ldr	r3, [pc, #304]	@ (8003900 <startrobotTask+0x2d0>)
 80037d0:	781b      	ldrb	r3, [r3, #0]
 80037d2:	2b44      	cmp	r3, #68	@ 0x44
 80037d4:	d10b      	bne.n	80037ee <startrobotTask+0x1be>
 80037d6:	4b4a      	ldr	r3, [pc, #296]	@ (8003900 <startrobotTask+0x2d0>)
 80037d8:	785b      	ldrb	r3, [r3, #1]
 80037da:	2b31      	cmp	r3, #49	@ 0x31
 80037dc:	d107      	bne.n	80037ee <startrobotTask+0x1be>
	  							Set_Motor_Direction(1);
 80037de:	2001      	movs	r0, #1
 80037e0:	f7fe f85e 	bl	80018a0 <Set_Motor_Direction>
	  							//Move_Right();
	  							ForwardRight(-87);
 80037e4:	f06f 0056 	mvn.w	r0, #86	@ 0x56
 80037e8:	f7fe fb4e 	bl	8001e88 <ForwardRight>
 80037ec:	e04d      	b.n	800388a <startrobotTask+0x25a>
	  				}
	  				else if(aRxBuffer[0]=='D'&&aRxBuffer[1]=='0'){
 80037ee:	4b44      	ldr	r3, [pc, #272]	@ (8003900 <startrobotTask+0x2d0>)
 80037f0:	781b      	ldrb	r3, [r3, #0]
 80037f2:	2b44      	cmp	r3, #68	@ 0x44
 80037f4:	d10a      	bne.n	800380c <startrobotTask+0x1dc>
 80037f6:	4b42      	ldr	r3, [pc, #264]	@ (8003900 <startrobotTask+0x2d0>)
 80037f8:	785b      	ldrb	r3, [r3, #1]
 80037fa:	2b30      	cmp	r3, #48	@ 0x30
 80037fc:	d106      	bne.n	800380c <startrobotTask+0x1dc>
	  							Set_Motor_Direction(0);
 80037fe:	2000      	movs	r0, #0
 8003800:	f7fe f84e 	bl	80018a0 <Set_Motor_Direction>
	  							BackRight(85);
 8003804:	2055      	movs	r0, #85	@ 0x55
 8003806:	f7fe fccb 	bl	80021a0 <BackRight>
 800380a:	e03e      	b.n	800388a <startrobotTask+0x25a>
	  				}
	  				else if(aRxBuffer[0]=='A' &&aRxBuffer[1]=='1'){
 800380c:	4b3c      	ldr	r3, [pc, #240]	@ (8003900 <startrobotTask+0x2d0>)
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	2b41      	cmp	r3, #65	@ 0x41
 8003812:	d10a      	bne.n	800382a <startrobotTask+0x1fa>
 8003814:	4b3a      	ldr	r3, [pc, #232]	@ (8003900 <startrobotTask+0x2d0>)
 8003816:	785b      	ldrb	r3, [r3, #1]
 8003818:	2b31      	cmp	r3, #49	@ 0x31
 800381a:	d106      	bne.n	800382a <startrobotTask+0x1fa>
	  							Set_Motor_Direction(1);
 800381c:	2001      	movs	r0, #1
 800381e:	f7fe f83f 	bl	80018a0 <Set_Motor_Direction>
	  							ForwardLeft(85);
 8003822:	2055      	movs	r0, #85	@ 0x55
 8003824:	f7fe fa70 	bl	8001d08 <ForwardLeft>
 8003828:	e02f      	b.n	800388a <startrobotTask+0x25a>
	  						}
	  				else if(aRxBuffer[0]=='A'&&aRxBuffer[1]=='0'){
 800382a:	4b35      	ldr	r3, [pc, #212]	@ (8003900 <startrobotTask+0x2d0>)
 800382c:	781b      	ldrb	r3, [r3, #0]
 800382e:	2b41      	cmp	r3, #65	@ 0x41
 8003830:	d10b      	bne.n	800384a <startrobotTask+0x21a>
 8003832:	4b33      	ldr	r3, [pc, #204]	@ (8003900 <startrobotTask+0x2d0>)
 8003834:	785b      	ldrb	r3, [r3, #1]
 8003836:	2b30      	cmp	r3, #48	@ 0x30
 8003838:	d107      	bne.n	800384a <startrobotTask+0x21a>
	  							Set_Motor_Direction(0);
 800383a:	2000      	movs	r0, #0
 800383c:	f7fe f830 	bl	80018a0 <Set_Motor_Direction>
	  							BackLeft(-87);
 8003840:	f06f 0056 	mvn.w	r0, #86	@ 0x56
 8003844:	f7fe fbec 	bl	8002020 <BackLeft>
 8003848:	e01f      	b.n	800388a <startrobotTask+0x25a>
	  				}
	  				else if(aRxBuffer[0]=='S' && distanceTraveled < Target_Distance)
 800384a:	4b2d      	ldr	r3, [pc, #180]	@ (8003900 <startrobotTask+0x2d0>)
 800384c:	781b      	ldrb	r3, [r3, #0]
 800384e:	2b53      	cmp	r3, #83	@ 0x53
 8003850:	d114      	bne.n	800387c <startrobotTask+0x24c>
 8003852:	4b2a      	ldr	r3, [pc, #168]	@ (80038fc <startrobotTask+0x2cc>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	ee07 3a90 	vmov	s15, r3
 800385a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800385e:	4b29      	ldr	r3, [pc, #164]	@ (8003904 <startrobotTask+0x2d4>)
 8003860:	edd3 7a00 	vldr	s15, [r3]
 8003864:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800386c:	dd06      	ble.n	800387c <startrobotTask+0x24c>
	  				{
	  					Set_Motor_Direction(0);
 800386e:	2000      	movs	r0, #0
 8003870:	f7fe f816 	bl	80018a0 <Set_Motor_Direction>
	  					Backward(0);
 8003874:	2000      	movs	r0, #0
 8003876:	f7fe f93b 	bl	8001af0 <Backward>
 800387a:	e006      	b.n	800388a <startrobotTask+0x25a>
	  				}
	  				else{
	  					flagDone=1;
 800387c:	4b1d      	ldr	r3, [pc, #116]	@ (80038f4 <startrobotTask+0x2c4>)
 800387e:	2201      	movs	r2, #1
 8003880:	601a      	str	r2, [r3, #0]
	  					flagReceived=0;
 8003882:	4b1b      	ldr	r3, [pc, #108]	@ (80038f0 <startrobotTask+0x2c0>)
 8003884:	2200      	movs	r2, #0
 8003886:	601a      	str	r2, [r3, #0]
	  		  if(flagReceived==1&&flagDone!=1){
 8003888:	e013      	b.n	80038b2 <startrobotTask+0x282>
 800388a:	e012      	b.n	80038b2 <startrobotTask+0x282>
	  				}
	  			}
	  			else if(flagDone==1)
 800388c:	4b19      	ldr	r3, [pc, #100]	@ (80038f4 <startrobotTask+0x2c4>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	2b01      	cmp	r3, #1
 8003892:	d10e      	bne.n	80038b2 <startrobotTask+0x282>
	  			{
	  				Motor_Stop();
 8003894:	f7ff fc70 	bl	8003178 <Motor_Stop>
	  				HAL_UART_Transmit(&huart3,(uint8_t *)"ACK",3,0xFFFF);
 8003898:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800389c:	2203      	movs	r2, #3
 800389e:	491a      	ldr	r1, [pc, #104]	@ (8003908 <startrobotTask+0x2d8>)
 80038a0:	481a      	ldr	r0, [pc, #104]	@ (800390c <startrobotTask+0x2dc>)
 80038a2:	f004 fe87 	bl	80085b4 <HAL_UART_Transmit>
	  				flagReceived=0;
 80038a6:	4b12      	ldr	r3, [pc, #72]	@ (80038f0 <startrobotTask+0x2c0>)
 80038a8:	2200      	movs	r2, #0
 80038aa:	601a      	str	r2, [r3, #0]
	  				flagDone = 0;
 80038ac:	4b11      	ldr	r3, [pc, #68]	@ (80038f4 <startrobotTask+0x2c4>)
 80038ae:	2200      	movs	r2, #0
 80038b0:	601a      	str	r2, [r3, #0]
	  			}

    osDelay(10);
 80038b2:	200a      	movs	r0, #10
 80038b4:	f006 fc14 	bl	800a0e0 <osDelay>
  {
 80038b8:	e6f9      	b.n	80036ae <startrobotTask+0x7e>
 80038ba:	bf00      	nop
 80038bc:	2000032c 	.word	0x2000032c
 80038c0:	200005dc 	.word	0x200005dc
 80038c4:	20000494 	.word	0x20000494
 80038c8:	40020c00 	.word	0x40020c00
 80038cc:	20000240 	.word	0x20000240
 80038d0:	20000244 	.word	0x20000244
 80038d4:	3a83126f 	.word	0x3a83126f
 80038d8:	2000022c 	.word	0x2000022c
 80038dc:	20000004 	.word	0x20000004
 80038e0:	20000568 	.word	0x20000568
 80038e4:	200002d8 	.word	0x200002d8
 80038e8:	20000008 	.word	0x20000008
 80038ec:	20000230 	.word	0x20000230
 80038f0:	20000238 	.word	0x20000238
 80038f4:	20000234 	.word	0x20000234
 80038f8:	200005e5 	.word	0x200005e5
 80038fc:	20000224 	.word	0x20000224
 8003900:	200005e4 	.word	0x200005e4
 8003904:	20000228 	.word	0x20000228
 8003908:	080102f4 	.word	0x080102f4
 800390c:	200004dc 	.word	0x200004dc

08003910 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003910:	b480      	push	{r7}
 8003912:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003914:	b672      	cpsid	i
}
 8003916:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003918:	bf00      	nop
 800391a:	e7fd      	b.n	8003918 <Error_Handler+0x8>

0800391c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b082      	sub	sp, #8
 8003920:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003922:	2300      	movs	r3, #0
 8003924:	607b      	str	r3, [r7, #4]
 8003926:	4b12      	ldr	r3, [pc, #72]	@ (8003970 <HAL_MspInit+0x54>)
 8003928:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800392a:	4a11      	ldr	r2, [pc, #68]	@ (8003970 <HAL_MspInit+0x54>)
 800392c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003930:	6453      	str	r3, [r2, #68]	@ 0x44
 8003932:	4b0f      	ldr	r3, [pc, #60]	@ (8003970 <HAL_MspInit+0x54>)
 8003934:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003936:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800393a:	607b      	str	r3, [r7, #4]
 800393c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800393e:	2300      	movs	r3, #0
 8003940:	603b      	str	r3, [r7, #0]
 8003942:	4b0b      	ldr	r3, [pc, #44]	@ (8003970 <HAL_MspInit+0x54>)
 8003944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003946:	4a0a      	ldr	r2, [pc, #40]	@ (8003970 <HAL_MspInit+0x54>)
 8003948:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800394c:	6413      	str	r3, [r2, #64]	@ 0x40
 800394e:	4b08      	ldr	r3, [pc, #32]	@ (8003970 <HAL_MspInit+0x54>)
 8003950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003952:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003956:	603b      	str	r3, [r7, #0]
 8003958:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800395a:	2200      	movs	r2, #0
 800395c:	210f      	movs	r1, #15
 800395e:	f06f 0001 	mvn.w	r0, #1
 8003962:	f001 f948 	bl	8004bf6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003966:	bf00      	nop
 8003968:	3708      	adds	r7, #8
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}
 800396e:	bf00      	nop
 8003970:	40023800 	.word	0x40023800

08003974 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b08c      	sub	sp, #48	@ 0x30
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800397c:	f107 031c 	add.w	r3, r7, #28
 8003980:	2200      	movs	r2, #0
 8003982:	601a      	str	r2, [r3, #0]
 8003984:	605a      	str	r2, [r3, #4]
 8003986:	609a      	str	r2, [r3, #8]
 8003988:	60da      	str	r2, [r3, #12]
 800398a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a2e      	ldr	r2, [pc, #184]	@ (8003a4c <HAL_ADC_MspInit+0xd8>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d128      	bne.n	80039e8 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003996:	2300      	movs	r3, #0
 8003998:	61bb      	str	r3, [r7, #24]
 800399a:	4b2d      	ldr	r3, [pc, #180]	@ (8003a50 <HAL_ADC_MspInit+0xdc>)
 800399c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800399e:	4a2c      	ldr	r2, [pc, #176]	@ (8003a50 <HAL_ADC_MspInit+0xdc>)
 80039a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80039a6:	4b2a      	ldr	r3, [pc, #168]	@ (8003a50 <HAL_ADC_MspInit+0xdc>)
 80039a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039ae:	61bb      	str	r3, [r7, #24]
 80039b0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039b2:	2300      	movs	r3, #0
 80039b4:	617b      	str	r3, [r7, #20]
 80039b6:	4b26      	ldr	r3, [pc, #152]	@ (8003a50 <HAL_ADC_MspInit+0xdc>)
 80039b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ba:	4a25      	ldr	r2, [pc, #148]	@ (8003a50 <HAL_ADC_MspInit+0xdc>)
 80039bc:	f043 0301 	orr.w	r3, r3, #1
 80039c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80039c2:	4b23      	ldr	r3, [pc, #140]	@ (8003a50 <HAL_ADC_MspInit+0xdc>)
 80039c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039c6:	f003 0301 	and.w	r3, r3, #1
 80039ca:	617b      	str	r3, [r7, #20]
 80039cc:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80039ce:	2301      	movs	r3, #1
 80039d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80039d2:	2303      	movs	r3, #3
 80039d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039d6:	2300      	movs	r3, #0
 80039d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039da:	f107 031c 	add.w	r3, r7, #28
 80039de:	4619      	mov	r1, r3
 80039e0:	481c      	ldr	r0, [pc, #112]	@ (8003a54 <HAL_ADC_MspInit+0xe0>)
 80039e2:	f001 f9d1 	bl	8004d88 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80039e6:	e02c      	b.n	8003a42 <HAL_ADC_MspInit+0xce>
  else if(hadc->Instance==ADC2)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a1a      	ldr	r2, [pc, #104]	@ (8003a58 <HAL_ADC_MspInit+0xe4>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d127      	bne.n	8003a42 <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80039f2:	2300      	movs	r3, #0
 80039f4:	613b      	str	r3, [r7, #16]
 80039f6:	4b16      	ldr	r3, [pc, #88]	@ (8003a50 <HAL_ADC_MspInit+0xdc>)
 80039f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039fa:	4a15      	ldr	r2, [pc, #84]	@ (8003a50 <HAL_ADC_MspInit+0xdc>)
 80039fc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003a00:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a02:	4b13      	ldr	r3, [pc, #76]	@ (8003a50 <HAL_ADC_MspInit+0xdc>)
 8003a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a06:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a0a:	613b      	str	r3, [r7, #16]
 8003a0c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a0e:	2300      	movs	r3, #0
 8003a10:	60fb      	str	r3, [r7, #12]
 8003a12:	4b0f      	ldr	r3, [pc, #60]	@ (8003a50 <HAL_ADC_MspInit+0xdc>)
 8003a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a16:	4a0e      	ldr	r2, [pc, #56]	@ (8003a50 <HAL_ADC_MspInit+0xdc>)
 8003a18:	f043 0301 	orr.w	r3, r3, #1
 8003a1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a1e:	4b0c      	ldr	r3, [pc, #48]	@ (8003a50 <HAL_ADC_MspInit+0xdc>)
 8003a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a22:	f003 0301 	and.w	r3, r3, #1
 8003a26:	60fb      	str	r3, [r7, #12]
 8003a28:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003a2a:	2302      	movs	r3, #2
 8003a2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a2e:	2303      	movs	r3, #3
 8003a30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a32:	2300      	movs	r3, #0
 8003a34:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a36:	f107 031c 	add.w	r3, r7, #28
 8003a3a:	4619      	mov	r1, r3
 8003a3c:	4805      	ldr	r0, [pc, #20]	@ (8003a54 <HAL_ADC_MspInit+0xe0>)
 8003a3e:	f001 f9a3 	bl	8004d88 <HAL_GPIO_Init>
}
 8003a42:	bf00      	nop
 8003a44:	3730      	adds	r7, #48	@ 0x30
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}
 8003a4a:	bf00      	nop
 8003a4c:	40012000 	.word	0x40012000
 8003a50:	40023800 	.word	0x40023800
 8003a54:	40020000 	.word	0x40020000
 8003a58:	40012100 	.word	0x40012100

08003a5c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b08a      	sub	sp, #40	@ 0x28
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a64:	f107 0314 	add.w	r3, r7, #20
 8003a68:	2200      	movs	r2, #0
 8003a6a:	601a      	str	r2, [r3, #0]
 8003a6c:	605a      	str	r2, [r3, #4]
 8003a6e:	609a      	str	r2, [r3, #8]
 8003a70:	60da      	str	r2, [r3, #12]
 8003a72:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a19      	ldr	r2, [pc, #100]	@ (8003ae0 <HAL_I2C_MspInit+0x84>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d12c      	bne.n	8003ad8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a7e:	2300      	movs	r3, #0
 8003a80:	613b      	str	r3, [r7, #16]
 8003a82:	4b18      	ldr	r3, [pc, #96]	@ (8003ae4 <HAL_I2C_MspInit+0x88>)
 8003a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a86:	4a17      	ldr	r2, [pc, #92]	@ (8003ae4 <HAL_I2C_MspInit+0x88>)
 8003a88:	f043 0302 	orr.w	r3, r3, #2
 8003a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a8e:	4b15      	ldr	r3, [pc, #84]	@ (8003ae4 <HAL_I2C_MspInit+0x88>)
 8003a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a92:	f003 0302 	and.w	r3, r3, #2
 8003a96:	613b      	str	r3, [r7, #16]
 8003a98:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003a9a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003a9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003aa0:	2312      	movs	r3, #18
 8003aa2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003aa8:	2303      	movs	r3, #3
 8003aaa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003aac:	2304      	movs	r3, #4
 8003aae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ab0:	f107 0314 	add.w	r3, r7, #20
 8003ab4:	4619      	mov	r1, r3
 8003ab6:	480c      	ldr	r0, [pc, #48]	@ (8003ae8 <HAL_I2C_MspInit+0x8c>)
 8003ab8:	f001 f966 	bl	8004d88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003abc:	2300      	movs	r3, #0
 8003abe:	60fb      	str	r3, [r7, #12]
 8003ac0:	4b08      	ldr	r3, [pc, #32]	@ (8003ae4 <HAL_I2C_MspInit+0x88>)
 8003ac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ac4:	4a07      	ldr	r2, [pc, #28]	@ (8003ae4 <HAL_I2C_MspInit+0x88>)
 8003ac6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003aca:	6413      	str	r3, [r2, #64]	@ 0x40
 8003acc:	4b05      	ldr	r3, [pc, #20]	@ (8003ae4 <HAL_I2C_MspInit+0x88>)
 8003ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ad4:	60fb      	str	r3, [r7, #12]
 8003ad6:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003ad8:	bf00      	nop
 8003ada:	3728      	adds	r7, #40	@ 0x28
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	40005400 	.word	0x40005400
 8003ae4:	40023800 	.word	0x40023800
 8003ae8:	40020400 	.word	0x40020400

08003aec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b08e      	sub	sp, #56	@ 0x38
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003af4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003af8:	2200      	movs	r2, #0
 8003afa:	601a      	str	r2, [r3, #0]
 8003afc:	605a      	str	r2, [r3, #4]
 8003afe:	609a      	str	r2, [r3, #8]
 8003b00:	60da      	str	r2, [r3, #12]
 8003b02:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a4a      	ldr	r2, [pc, #296]	@ (8003c34 <HAL_TIM_Base_MspInit+0x148>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d10e      	bne.n	8003b2c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003b0e:	2300      	movs	r3, #0
 8003b10:	623b      	str	r3, [r7, #32]
 8003b12:	4b49      	ldr	r3, [pc, #292]	@ (8003c38 <HAL_TIM_Base_MspInit+0x14c>)
 8003b14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b16:	4a48      	ldr	r2, [pc, #288]	@ (8003c38 <HAL_TIM_Base_MspInit+0x14c>)
 8003b18:	f043 0301 	orr.w	r3, r3, #1
 8003b1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b1e:	4b46      	ldr	r3, [pc, #280]	@ (8003c38 <HAL_TIM_Base_MspInit+0x14c>)
 8003b20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b22:	f003 0301 	and.w	r3, r3, #1
 8003b26:	623b      	str	r3, [r7, #32]
 8003b28:	6a3b      	ldr	r3, [r7, #32]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003b2a:	e07f      	b.n	8003c2c <HAL_TIM_Base_MspInit+0x140>
  else if(htim_base->Instance==TIM4)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a42      	ldr	r2, [pc, #264]	@ (8003c3c <HAL_TIM_Base_MspInit+0x150>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d135      	bne.n	8003ba2 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003b36:	2300      	movs	r3, #0
 8003b38:	61fb      	str	r3, [r7, #28]
 8003b3a:	4b3f      	ldr	r3, [pc, #252]	@ (8003c38 <HAL_TIM_Base_MspInit+0x14c>)
 8003b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b3e:	4a3e      	ldr	r2, [pc, #248]	@ (8003c38 <HAL_TIM_Base_MspInit+0x14c>)
 8003b40:	f043 0304 	orr.w	r3, r3, #4
 8003b44:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b46:	4b3c      	ldr	r3, [pc, #240]	@ (8003c38 <HAL_TIM_Base_MspInit+0x14c>)
 8003b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b4a:	f003 0304 	and.w	r3, r3, #4
 8003b4e:	61fb      	str	r3, [r7, #28]
 8003b50:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b52:	2300      	movs	r3, #0
 8003b54:	61bb      	str	r3, [r7, #24]
 8003b56:	4b38      	ldr	r3, [pc, #224]	@ (8003c38 <HAL_TIM_Base_MspInit+0x14c>)
 8003b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b5a:	4a37      	ldr	r2, [pc, #220]	@ (8003c38 <HAL_TIM_Base_MspInit+0x14c>)
 8003b5c:	f043 0308 	orr.w	r3, r3, #8
 8003b60:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b62:	4b35      	ldr	r3, [pc, #212]	@ (8003c38 <HAL_TIM_Base_MspInit+0x14c>)
 8003b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b66:	f003 0308 	and.w	r3, r3, #8
 8003b6a:	61bb      	str	r3, [r7, #24]
 8003b6c:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003b6e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003b72:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b74:	2302      	movs	r3, #2
 8003b76:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003b80:	2302      	movs	r3, #2
 8003b82:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003b84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003b88:	4619      	mov	r1, r3
 8003b8a:	482d      	ldr	r0, [pc, #180]	@ (8003c40 <HAL_TIM_Base_MspInit+0x154>)
 8003b8c:	f001 f8fc 	bl	8004d88 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8003b90:	2200      	movs	r2, #0
 8003b92:	2105      	movs	r1, #5
 8003b94:	201e      	movs	r0, #30
 8003b96:	f001 f82e 	bl	8004bf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003b9a:	201e      	movs	r0, #30
 8003b9c:	f001 f847 	bl	8004c2e <HAL_NVIC_EnableIRQ>
}
 8003ba0:	e044      	b.n	8003c2c <HAL_TIM_Base_MspInit+0x140>
  else if(htim_base->Instance==TIM6)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a27      	ldr	r2, [pc, #156]	@ (8003c44 <HAL_TIM_Base_MspInit+0x158>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d10e      	bne.n	8003bca <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003bac:	2300      	movs	r3, #0
 8003bae:	617b      	str	r3, [r7, #20]
 8003bb0:	4b21      	ldr	r3, [pc, #132]	@ (8003c38 <HAL_TIM_Base_MspInit+0x14c>)
 8003bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb4:	4a20      	ldr	r2, [pc, #128]	@ (8003c38 <HAL_TIM_Base_MspInit+0x14c>)
 8003bb6:	f043 0310 	orr.w	r3, r3, #16
 8003bba:	6413      	str	r3, [r2, #64]	@ 0x40
 8003bbc:	4b1e      	ldr	r3, [pc, #120]	@ (8003c38 <HAL_TIM_Base_MspInit+0x14c>)
 8003bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc0:	f003 0310 	and.w	r3, r3, #16
 8003bc4:	617b      	str	r3, [r7, #20]
 8003bc6:	697b      	ldr	r3, [r7, #20]
}
 8003bc8:	e030      	b.n	8003c2c <HAL_TIM_Base_MspInit+0x140>
  else if(htim_base->Instance==TIM8)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a1e      	ldr	r2, [pc, #120]	@ (8003c48 <HAL_TIM_Base_MspInit+0x15c>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d12b      	bne.n	8003c2c <HAL_TIM_Base_MspInit+0x140>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	613b      	str	r3, [r7, #16]
 8003bd8:	4b17      	ldr	r3, [pc, #92]	@ (8003c38 <HAL_TIM_Base_MspInit+0x14c>)
 8003bda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bdc:	4a16      	ldr	r2, [pc, #88]	@ (8003c38 <HAL_TIM_Base_MspInit+0x14c>)
 8003bde:	f043 0302 	orr.w	r3, r3, #2
 8003be2:	6453      	str	r3, [r2, #68]	@ 0x44
 8003be4:	4b14      	ldr	r3, [pc, #80]	@ (8003c38 <HAL_TIM_Base_MspInit+0x14c>)
 8003be6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003be8:	f003 0302 	and.w	r3, r3, #2
 8003bec:	613b      	str	r3, [r7, #16]
 8003bee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	60fb      	str	r3, [r7, #12]
 8003bf4:	4b10      	ldr	r3, [pc, #64]	@ (8003c38 <HAL_TIM_Base_MspInit+0x14c>)
 8003bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bf8:	4a0f      	ldr	r2, [pc, #60]	@ (8003c38 <HAL_TIM_Base_MspInit+0x14c>)
 8003bfa:	f043 0304 	orr.w	r3, r3, #4
 8003bfe:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c00:	4b0d      	ldr	r3, [pc, #52]	@ (8003c38 <HAL_TIM_Base_MspInit+0x14c>)
 8003c02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c04:	f003 0304 	and.w	r3, r3, #4
 8003c08:	60fb      	str	r3, [r7, #12]
 8003c0a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003c0c:	23c0      	movs	r3, #192	@ 0xc0
 8003c0e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c10:	2302      	movs	r3, #2
 8003c12:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c14:	2300      	movs	r3, #0
 8003c16:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003c1c:	2303      	movs	r3, #3
 8003c1e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c24:	4619      	mov	r1, r3
 8003c26:	4809      	ldr	r0, [pc, #36]	@ (8003c4c <HAL_TIM_Base_MspInit+0x160>)
 8003c28:	f001 f8ae 	bl	8004d88 <HAL_GPIO_Init>
}
 8003c2c:	bf00      	nop
 8003c2e:	3738      	adds	r7, #56	@ 0x38
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bd80      	pop	{r7, pc}
 8003c34:	40010000 	.word	0x40010000
 8003c38:	40023800 	.word	0x40023800
 8003c3c:	40000800 	.word	0x40000800
 8003c40:	40020c00 	.word	0x40020c00
 8003c44:	40001000 	.word	0x40001000
 8003c48:	40010400 	.word	0x40010400
 8003c4c:	40020800 	.word	0x40020800

08003c50 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b08c      	sub	sp, #48	@ 0x30
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c58:	f107 031c 	add.w	r3, r7, #28
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	601a      	str	r2, [r3, #0]
 8003c60:	605a      	str	r2, [r3, #4]
 8003c62:	609a      	str	r2, [r3, #8]
 8003c64:	60da      	str	r2, [r3, #12]
 8003c66:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c70:	d14b      	bne.n	8003d0a <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003c72:	2300      	movs	r3, #0
 8003c74:	61bb      	str	r3, [r7, #24]
 8003c76:	4b3f      	ldr	r3, [pc, #252]	@ (8003d74 <HAL_TIM_Encoder_MspInit+0x124>)
 8003c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c7a:	4a3e      	ldr	r2, [pc, #248]	@ (8003d74 <HAL_TIM_Encoder_MspInit+0x124>)
 8003c7c:	f043 0301 	orr.w	r3, r3, #1
 8003c80:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c82:	4b3c      	ldr	r3, [pc, #240]	@ (8003d74 <HAL_TIM_Encoder_MspInit+0x124>)
 8003c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c86:	f003 0301 	and.w	r3, r3, #1
 8003c8a:	61bb      	str	r3, [r7, #24]
 8003c8c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c8e:	2300      	movs	r3, #0
 8003c90:	617b      	str	r3, [r7, #20]
 8003c92:	4b38      	ldr	r3, [pc, #224]	@ (8003d74 <HAL_TIM_Encoder_MspInit+0x124>)
 8003c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c96:	4a37      	ldr	r2, [pc, #220]	@ (8003d74 <HAL_TIM_Encoder_MspInit+0x124>)
 8003c98:	f043 0301 	orr.w	r3, r3, #1
 8003c9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c9e:	4b35      	ldr	r3, [pc, #212]	@ (8003d74 <HAL_TIM_Encoder_MspInit+0x124>)
 8003ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ca2:	f003 0301 	and.w	r3, r3, #1
 8003ca6:	617b      	str	r3, [r7, #20]
 8003ca8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003caa:	2300      	movs	r3, #0
 8003cac:	613b      	str	r3, [r7, #16]
 8003cae:	4b31      	ldr	r3, [pc, #196]	@ (8003d74 <HAL_TIM_Encoder_MspInit+0x124>)
 8003cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cb2:	4a30      	ldr	r2, [pc, #192]	@ (8003d74 <HAL_TIM_Encoder_MspInit+0x124>)
 8003cb4:	f043 0302 	orr.w	r3, r3, #2
 8003cb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003cba:	4b2e      	ldr	r3, [pc, #184]	@ (8003d74 <HAL_TIM_Encoder_MspInit+0x124>)
 8003cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cbe:	f003 0302 	and.w	r3, r3, #2
 8003cc2:	613b      	str	r3, [r7, #16]
 8003cc4:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003cc6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003cca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ccc:	2302      	movs	r3, #2
 8003cce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cdc:	f107 031c 	add.w	r3, r7, #28
 8003ce0:	4619      	mov	r1, r3
 8003ce2:	4825      	ldr	r0, [pc, #148]	@ (8003d78 <HAL_TIM_Encoder_MspInit+0x128>)
 8003ce4:	f001 f850 	bl	8004d88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003ce8:	2308      	movs	r3, #8
 8003cea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cec:	2302      	movs	r3, #2
 8003cee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003cfc:	f107 031c 	add.w	r3, r7, #28
 8003d00:	4619      	mov	r1, r3
 8003d02:	481e      	ldr	r0, [pc, #120]	@ (8003d7c <HAL_TIM_Encoder_MspInit+0x12c>)
 8003d04:	f001 f840 	bl	8004d88 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003d08:	e030      	b.n	8003d6c <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM3)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a1c      	ldr	r2, [pc, #112]	@ (8003d80 <HAL_TIM_Encoder_MspInit+0x130>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d12b      	bne.n	8003d6c <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003d14:	2300      	movs	r3, #0
 8003d16:	60fb      	str	r3, [r7, #12]
 8003d18:	4b16      	ldr	r3, [pc, #88]	@ (8003d74 <HAL_TIM_Encoder_MspInit+0x124>)
 8003d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d1c:	4a15      	ldr	r2, [pc, #84]	@ (8003d74 <HAL_TIM_Encoder_MspInit+0x124>)
 8003d1e:	f043 0302 	orr.w	r3, r3, #2
 8003d22:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d24:	4b13      	ldr	r3, [pc, #76]	@ (8003d74 <HAL_TIM_Encoder_MspInit+0x124>)
 8003d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d28:	f003 0302 	and.w	r3, r3, #2
 8003d2c:	60fb      	str	r3, [r7, #12]
 8003d2e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d30:	2300      	movs	r3, #0
 8003d32:	60bb      	str	r3, [r7, #8]
 8003d34:	4b0f      	ldr	r3, [pc, #60]	@ (8003d74 <HAL_TIM_Encoder_MspInit+0x124>)
 8003d36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d38:	4a0e      	ldr	r2, [pc, #56]	@ (8003d74 <HAL_TIM_Encoder_MspInit+0x124>)
 8003d3a:	f043 0301 	orr.w	r3, r3, #1
 8003d3e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d40:	4b0c      	ldr	r3, [pc, #48]	@ (8003d74 <HAL_TIM_Encoder_MspInit+0x124>)
 8003d42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d44:	f003 0301 	and.w	r3, r3, #1
 8003d48:	60bb      	str	r3, [r7, #8]
 8003d4a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003d4c:	23c0      	movs	r3, #192	@ 0xc0
 8003d4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d50:	2302      	movs	r3, #2
 8003d52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d54:	2300      	movs	r3, #0
 8003d56:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003d5c:	2302      	movs	r3, #2
 8003d5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d60:	f107 031c 	add.w	r3, r7, #28
 8003d64:	4619      	mov	r1, r3
 8003d66:	4804      	ldr	r0, [pc, #16]	@ (8003d78 <HAL_TIM_Encoder_MspInit+0x128>)
 8003d68:	f001 f80e 	bl	8004d88 <HAL_GPIO_Init>
}
 8003d6c:	bf00      	nop
 8003d6e:	3730      	adds	r7, #48	@ 0x30
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}
 8003d74:	40023800 	.word	0x40023800
 8003d78:	40020000 	.word	0x40020000
 8003d7c:	40020400 	.word	0x40020400
 8003d80:	40000400 	.word	0x40000400

08003d84 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b088      	sub	sp, #32
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d8c:	f107 030c 	add.w	r3, r7, #12
 8003d90:	2200      	movs	r2, #0
 8003d92:	601a      	str	r2, [r3, #0]
 8003d94:	605a      	str	r2, [r3, #4]
 8003d96:	609a      	str	r2, [r3, #8]
 8003d98:	60da      	str	r2, [r3, #12]
 8003d9a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a12      	ldr	r2, [pc, #72]	@ (8003dec <HAL_TIM_MspPostInit+0x68>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d11e      	bne.n	8003de4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003da6:	2300      	movs	r3, #0
 8003da8:	60bb      	str	r3, [r7, #8]
 8003daa:	4b11      	ldr	r3, [pc, #68]	@ (8003df0 <HAL_TIM_MspPostInit+0x6c>)
 8003dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dae:	4a10      	ldr	r2, [pc, #64]	@ (8003df0 <HAL_TIM_MspPostInit+0x6c>)
 8003db0:	f043 0310 	orr.w	r3, r3, #16
 8003db4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003db6:	4b0e      	ldr	r3, [pc, #56]	@ (8003df0 <HAL_TIM_MspPostInit+0x6c>)
 8003db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dba:	f003 0310 	and.w	r3, r3, #16
 8003dbe:	60bb      	str	r3, [r7, #8]
 8003dc0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003dc2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003dc6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dc8:	2302      	movs	r3, #2
 8003dca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003dd8:	f107 030c 	add.w	r3, r7, #12
 8003ddc:	4619      	mov	r1, r3
 8003dde:	4805      	ldr	r0, [pc, #20]	@ (8003df4 <HAL_TIM_MspPostInit+0x70>)
 8003de0:	f000 ffd2 	bl	8004d88 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003de4:	bf00      	nop
 8003de6:	3720      	adds	r7, #32
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}
 8003dec:	40010000 	.word	0x40010000
 8003df0:	40023800 	.word	0x40023800
 8003df4:	40021000 	.word	0x40021000

08003df8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b08a      	sub	sp, #40	@ 0x28
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e00:	f107 0314 	add.w	r3, r7, #20
 8003e04:	2200      	movs	r2, #0
 8003e06:	601a      	str	r2, [r3, #0]
 8003e08:	605a      	str	r2, [r3, #4]
 8003e0a:	609a      	str	r2, [r3, #8]
 8003e0c:	60da      	str	r2, [r3, #12]
 8003e0e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a1d      	ldr	r2, [pc, #116]	@ (8003e8c <HAL_UART_MspInit+0x94>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d134      	bne.n	8003e84 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	613b      	str	r3, [r7, #16]
 8003e1e:	4b1c      	ldr	r3, [pc, #112]	@ (8003e90 <HAL_UART_MspInit+0x98>)
 8003e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e22:	4a1b      	ldr	r2, [pc, #108]	@ (8003e90 <HAL_UART_MspInit+0x98>)
 8003e24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e28:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e2a:	4b19      	ldr	r3, [pc, #100]	@ (8003e90 <HAL_UART_MspInit+0x98>)
 8003e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e2e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e32:	613b      	str	r3, [r7, #16]
 8003e34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e36:	2300      	movs	r3, #0
 8003e38:	60fb      	str	r3, [r7, #12]
 8003e3a:	4b15      	ldr	r3, [pc, #84]	@ (8003e90 <HAL_UART_MspInit+0x98>)
 8003e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e3e:	4a14      	ldr	r2, [pc, #80]	@ (8003e90 <HAL_UART_MspInit+0x98>)
 8003e40:	f043 0304 	orr.w	r3, r3, #4
 8003e44:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e46:	4b12      	ldr	r3, [pc, #72]	@ (8003e90 <HAL_UART_MspInit+0x98>)
 8003e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e4a:	f003 0304 	and.w	r3, r3, #4
 8003e4e:	60fb      	str	r3, [r7, #12]
 8003e50:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003e52:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003e56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e58:	2302      	movs	r3, #2
 8003e5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e60:	2303      	movs	r3, #3
 8003e62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003e64:	2307      	movs	r3, #7
 8003e66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e68:	f107 0314 	add.w	r3, r7, #20
 8003e6c:	4619      	mov	r1, r3
 8003e6e:	4809      	ldr	r0, [pc, #36]	@ (8003e94 <HAL_UART_MspInit+0x9c>)
 8003e70:	f000 ff8a 	bl	8004d88 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8003e74:	2200      	movs	r2, #0
 8003e76:	2105      	movs	r1, #5
 8003e78:	2027      	movs	r0, #39	@ 0x27
 8003e7a:	f000 febc 	bl	8004bf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003e7e:	2027      	movs	r0, #39	@ 0x27
 8003e80:	f000 fed5 	bl	8004c2e <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8003e84:	bf00      	nop
 8003e86:	3728      	adds	r7, #40	@ 0x28
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}
 8003e8c:	40004800 	.word	0x40004800
 8003e90:	40023800 	.word	0x40023800
 8003e94:	40020800 	.word	0x40020800

08003e98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003e9c:	bf00      	nop
 8003e9e:	e7fd      	b.n	8003e9c <NMI_Handler+0x4>

08003ea0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ea4:	bf00      	nop
 8003ea6:	e7fd      	b.n	8003ea4 <HardFault_Handler+0x4>

08003ea8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003eac:	bf00      	nop
 8003eae:	e7fd      	b.n	8003eac <MemManage_Handler+0x4>

08003eb0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003eb4:	bf00      	nop
 8003eb6:	e7fd      	b.n	8003eb4 <BusFault_Handler+0x4>

08003eb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003ebc:	bf00      	nop
 8003ebe:	e7fd      	b.n	8003ebc <UsageFault_Handler+0x4>

08003ec0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003ec4:	bf00      	nop
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr

08003ece <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ece:	b580      	push	{r7, lr}
 8003ed0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ed2:	f000 f971 	bl	80041b8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003ed6:	f007 fd2b 	bl	800b930 <xTaskGetSchedulerState>
 8003eda:	4603      	mov	r3, r0
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d001      	beq.n	8003ee4 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8003ee0:	f008 fb22 	bl	800c528 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ee4:	bf00      	nop
 8003ee6:	bd80      	pop	{r7, pc}

08003ee8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003eec:	4802      	ldr	r0, [pc, #8]	@ (8003ef8 <TIM4_IRQHandler+0x10>)
 8003eee:	f003 fa67 	bl	80073c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003ef2:	bf00      	nop
 8003ef4:	bd80      	pop	{r7, pc}
 8003ef6:	bf00      	nop
 8003ef8:	20000404 	.word	0x20000404

08003efc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003f00:	4802      	ldr	r0, [pc, #8]	@ (8003f0c <USART3_IRQHandler+0x10>)
 8003f02:	f004 fc07 	bl	8008714 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003f06:	bf00      	nop
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	200004dc 	.word	0x200004dc

08003f10 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003f10:	b480      	push	{r7}
 8003f12:	af00      	add	r7, sp, #0
	return 1;
 8003f14:	2301      	movs	r3, #1
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr

08003f20 <_kill>:

int _kill(int pid, int sig)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b082      	sub	sp, #8
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
 8003f28:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003f2a:	f009 fe3f 	bl	800dbac <__errno>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	2216      	movs	r2, #22
 8003f32:	601a      	str	r2, [r3, #0]
	return -1;
 8003f34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	3708      	adds	r7, #8
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}

08003f40 <_exit>:

void _exit (int status)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b082      	sub	sp, #8
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003f48:	f04f 31ff 	mov.w	r1, #4294967295
 8003f4c:	6878      	ldr	r0, [r7, #4]
 8003f4e:	f7ff ffe7 	bl	8003f20 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003f52:	bf00      	nop
 8003f54:	e7fd      	b.n	8003f52 <_exit+0x12>

08003f56 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003f56:	b580      	push	{r7, lr}
 8003f58:	b086      	sub	sp, #24
 8003f5a:	af00      	add	r7, sp, #0
 8003f5c:	60f8      	str	r0, [r7, #12]
 8003f5e:	60b9      	str	r1, [r7, #8]
 8003f60:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f62:	2300      	movs	r3, #0
 8003f64:	617b      	str	r3, [r7, #20]
 8003f66:	e00a      	b.n	8003f7e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003f68:	f3af 8000 	nop.w
 8003f6c:	4601      	mov	r1, r0
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	1c5a      	adds	r2, r3, #1
 8003f72:	60ba      	str	r2, [r7, #8]
 8003f74:	b2ca      	uxtb	r2, r1
 8003f76:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	3301      	adds	r3, #1
 8003f7c:	617b      	str	r3, [r7, #20]
 8003f7e:	697a      	ldr	r2, [r7, #20]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	429a      	cmp	r2, r3
 8003f84:	dbf0      	blt.n	8003f68 <_read+0x12>
	}

return len;
 8003f86:	687b      	ldr	r3, [r7, #4]
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3718      	adds	r7, #24
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b086      	sub	sp, #24
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	60f8      	str	r0, [r7, #12]
 8003f98:	60b9      	str	r1, [r7, #8]
 8003f9a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	617b      	str	r3, [r7, #20]
 8003fa0:	e009      	b.n	8003fb6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	1c5a      	adds	r2, r3, #1
 8003fa6:	60ba      	str	r2, [r7, #8]
 8003fa8:	781b      	ldrb	r3, [r3, #0]
 8003faa:	4618      	mov	r0, r3
 8003fac:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	3301      	adds	r3, #1
 8003fb4:	617b      	str	r3, [r7, #20]
 8003fb6:	697a      	ldr	r2, [r7, #20]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	429a      	cmp	r2, r3
 8003fbc:	dbf1      	blt.n	8003fa2 <_write+0x12>
	}
	return len;
 8003fbe:	687b      	ldr	r3, [r7, #4]
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3718      	adds	r7, #24
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}

08003fc8 <_close>:

int _close(int file)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b083      	sub	sp, #12
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
	return -1;
 8003fd0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	370c      	adds	r7, #12
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fde:	4770      	bx	lr

08003fe0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b083      	sub	sp, #12
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
 8003fe8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003ff0:	605a      	str	r2, [r3, #4]
	return 0;
 8003ff2:	2300      	movs	r3, #0
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	370c      	adds	r7, #12
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffe:	4770      	bx	lr

08004000 <_isatty>:

int _isatty(int file)
{
 8004000:	b480      	push	{r7}
 8004002:	b083      	sub	sp, #12
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
	return 1;
 8004008:	2301      	movs	r3, #1
}
 800400a:	4618      	mov	r0, r3
 800400c:	370c      	adds	r7, #12
 800400e:	46bd      	mov	sp, r7
 8004010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004014:	4770      	bx	lr

08004016 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004016:	b480      	push	{r7}
 8004018:	b085      	sub	sp, #20
 800401a:	af00      	add	r7, sp, #0
 800401c:	60f8      	str	r0, [r7, #12]
 800401e:	60b9      	str	r1, [r7, #8]
 8004020:	607a      	str	r2, [r7, #4]
	return 0;
 8004022:	2300      	movs	r3, #0
}
 8004024:	4618      	mov	r0, r3
 8004026:	3714      	adds	r7, #20
 8004028:	46bd      	mov	sp, r7
 800402a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402e:	4770      	bx	lr

08004030 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b086      	sub	sp, #24
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004038:	4a14      	ldr	r2, [pc, #80]	@ (800408c <_sbrk+0x5c>)
 800403a:	4b15      	ldr	r3, [pc, #84]	@ (8004090 <_sbrk+0x60>)
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004044:	4b13      	ldr	r3, [pc, #76]	@ (8004094 <_sbrk+0x64>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d102      	bne.n	8004052 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800404c:	4b11      	ldr	r3, [pc, #68]	@ (8004094 <_sbrk+0x64>)
 800404e:	4a12      	ldr	r2, [pc, #72]	@ (8004098 <_sbrk+0x68>)
 8004050:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004052:	4b10      	ldr	r3, [pc, #64]	@ (8004094 <_sbrk+0x64>)
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	4413      	add	r3, r2
 800405a:	693a      	ldr	r2, [r7, #16]
 800405c:	429a      	cmp	r2, r3
 800405e:	d207      	bcs.n	8004070 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004060:	f009 fda4 	bl	800dbac <__errno>
 8004064:	4603      	mov	r3, r0
 8004066:	220c      	movs	r2, #12
 8004068:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800406a:	f04f 33ff 	mov.w	r3, #4294967295
 800406e:	e009      	b.n	8004084 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004070:	4b08      	ldr	r3, [pc, #32]	@ (8004094 <_sbrk+0x64>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004076:	4b07      	ldr	r3, [pc, #28]	@ (8004094 <_sbrk+0x64>)
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	4413      	add	r3, r2
 800407e:	4a05      	ldr	r2, [pc, #20]	@ (8004094 <_sbrk+0x64>)
 8004080:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004082:	68fb      	ldr	r3, [r7, #12]
}
 8004084:	4618      	mov	r0, r3
 8004086:	3718      	adds	r7, #24
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}
 800408c:	20020000 	.word	0x20020000
 8004090:	00000400 	.word	0x00000400
 8004094:	200005f8 	.word	0x200005f8
 8004098:	200054a8 	.word	0x200054a8

0800409c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800409c:	b480      	push	{r7}
 800409e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80040a0:	4b06      	ldr	r3, [pc, #24]	@ (80040bc <SystemInit+0x20>)
 80040a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040a6:	4a05      	ldr	r2, [pc, #20]	@ (80040bc <SystemInit+0x20>)
 80040a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80040ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80040b0:	bf00      	nop
 80040b2:	46bd      	mov	sp, r7
 80040b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b8:	4770      	bx	lr
 80040ba:	bf00      	nop
 80040bc:	e000ed00 	.word	0xe000ed00

080040c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80040c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80040f8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80040c4:	480d      	ldr	r0, [pc, #52]	@ (80040fc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80040c6:	490e      	ldr	r1, [pc, #56]	@ (8004100 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80040c8:	4a0e      	ldr	r2, [pc, #56]	@ (8004104 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80040ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80040cc:	e002      	b.n	80040d4 <LoopCopyDataInit>

080040ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80040ce:	58d4      	ldr	r4, [r2, r3]
   str r4, [r0, r3]
 80040d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80040d2:	3304      	adds	r3, #4

080040d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80040d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80040d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80040d8:	d3f9      	bcc.n	80040ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80040da:	4a0b      	ldr	r2, [pc, #44]	@ (8004108 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80040dc:	4c0b      	ldr	r4, [pc, #44]	@ (800410c <LoopFillZerobss+0x26>)
  movs r3, #0
 80040de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80040e0:	e001      	b.n	80040e6 <LoopFillZerobss>

080040e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80040e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80040e4:	3204      	adds	r2, #4

080040e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80040e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80040e8:	d3fb      	bcc.n	80040e2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80040ea:	f7ff ffd7 	bl	800409c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80040ee:	f009 fd63 	bl	800dbb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80040f2:	f7fe f9b7 	bl	8002464 <main>
  bx  lr    
 80040f6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80040f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80040fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004100:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 8004104:	08011230 	.word	0x08011230
  ldr r2, =_sbss
 8004108:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 800410c:	200054a8 	.word	0x200054a8

08004110 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004110:	e7fe      	b.n	8004110 <ADC_IRQHandler>
	...

08004114 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004118:	4b0e      	ldr	r3, [pc, #56]	@ (8004154 <HAL_Init+0x40>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a0d      	ldr	r2, [pc, #52]	@ (8004154 <HAL_Init+0x40>)
 800411e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004122:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004124:	4b0b      	ldr	r3, [pc, #44]	@ (8004154 <HAL_Init+0x40>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a0a      	ldr	r2, [pc, #40]	@ (8004154 <HAL_Init+0x40>)
 800412a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800412e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004130:	4b08      	ldr	r3, [pc, #32]	@ (8004154 <HAL_Init+0x40>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a07      	ldr	r2, [pc, #28]	@ (8004154 <HAL_Init+0x40>)
 8004136:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800413a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800413c:	2003      	movs	r0, #3
 800413e:	f000 fd4f 	bl	8004be0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004142:	200f      	movs	r0, #15
 8004144:	f000 f808 	bl	8004158 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004148:	f7ff fbe8 	bl	800391c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800414c:	2300      	movs	r3, #0
}
 800414e:	4618      	mov	r0, r3
 8004150:	bd80      	pop	{r7, pc}
 8004152:	bf00      	nop
 8004154:	40023c00 	.word	0x40023c00

08004158 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b082      	sub	sp, #8
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004160:	4b12      	ldr	r3, [pc, #72]	@ (80041ac <HAL_InitTick+0x54>)
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	4b12      	ldr	r3, [pc, #72]	@ (80041b0 <HAL_InitTick+0x58>)
 8004166:	781b      	ldrb	r3, [r3, #0]
 8004168:	4619      	mov	r1, r3
 800416a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800416e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004172:	fbb2 f3f3 	udiv	r3, r2, r3
 8004176:	4618      	mov	r0, r3
 8004178:	f000 fd67 	bl	8004c4a <HAL_SYSTICK_Config>
 800417c:	4603      	mov	r3, r0
 800417e:	2b00      	cmp	r3, #0
 8004180:	d001      	beq.n	8004186 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e00e      	b.n	80041a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2b0f      	cmp	r3, #15
 800418a:	d80a      	bhi.n	80041a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800418c:	2200      	movs	r2, #0
 800418e:	6879      	ldr	r1, [r7, #4]
 8004190:	f04f 30ff 	mov.w	r0, #4294967295
 8004194:	f000 fd2f 	bl	8004bf6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004198:	4a06      	ldr	r2, [pc, #24]	@ (80041b4 <HAL_InitTick+0x5c>)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800419e:	2300      	movs	r3, #0
 80041a0:	e000      	b.n	80041a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	3708      	adds	r7, #8
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}
 80041ac:	20000028 	.word	0x20000028
 80041b0:	20000030 	.word	0x20000030
 80041b4:	2000002c 	.word	0x2000002c

080041b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80041b8:	b480      	push	{r7}
 80041ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80041bc:	4b06      	ldr	r3, [pc, #24]	@ (80041d8 <HAL_IncTick+0x20>)
 80041be:	781b      	ldrb	r3, [r3, #0]
 80041c0:	461a      	mov	r2, r3
 80041c2:	4b06      	ldr	r3, [pc, #24]	@ (80041dc <HAL_IncTick+0x24>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4413      	add	r3, r2
 80041c8:	4a04      	ldr	r2, [pc, #16]	@ (80041dc <HAL_IncTick+0x24>)
 80041ca:	6013      	str	r3, [r2, #0]
}
 80041cc:	bf00      	nop
 80041ce:	46bd      	mov	sp, r7
 80041d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d4:	4770      	bx	lr
 80041d6:	bf00      	nop
 80041d8:	20000030 	.word	0x20000030
 80041dc:	200005fc 	.word	0x200005fc

080041e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80041e0:	b480      	push	{r7}
 80041e2:	af00      	add	r7, sp, #0
  return uwTick;
 80041e4:	4b03      	ldr	r3, [pc, #12]	@ (80041f4 <HAL_GetTick+0x14>)
 80041e6:	681b      	ldr	r3, [r3, #0]
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr
 80041f2:	bf00      	nop
 80041f4:	200005fc 	.word	0x200005fc

080041f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b084      	sub	sp, #16
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004200:	f7ff ffee 	bl	80041e0 <HAL_GetTick>
 8004204:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004210:	d005      	beq.n	800421e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004212:	4b0a      	ldr	r3, [pc, #40]	@ (800423c <HAL_Delay+0x44>)
 8004214:	781b      	ldrb	r3, [r3, #0]
 8004216:	461a      	mov	r2, r3
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	4413      	add	r3, r2
 800421c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800421e:	bf00      	nop
 8004220:	f7ff ffde 	bl	80041e0 <HAL_GetTick>
 8004224:	4602      	mov	r2, r0
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	68fa      	ldr	r2, [r7, #12]
 800422c:	429a      	cmp	r2, r3
 800422e:	d8f7      	bhi.n	8004220 <HAL_Delay+0x28>
  {
  }
}
 8004230:	bf00      	nop
 8004232:	bf00      	nop
 8004234:	3710      	adds	r7, #16
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
 800423a:	bf00      	nop
 800423c:	20000030 	.word	0x20000030

08004240 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b084      	sub	sp, #16
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004248:	2300      	movs	r3, #0
 800424a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d101      	bne.n	8004256 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	e033      	b.n	80042be <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800425a:	2b00      	cmp	r3, #0
 800425c:	d109      	bne.n	8004272 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f7ff fb88 	bl	8003974 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2200      	movs	r2, #0
 8004268:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004276:	f003 0310 	and.w	r3, r3, #16
 800427a:	2b00      	cmp	r3, #0
 800427c:	d118      	bne.n	80042b0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004282:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004286:	f023 0302 	bic.w	r3, r3, #2
 800428a:	f043 0202 	orr.w	r2, r3, #2
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f000 fad8 	bl	8004848 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a2:	f023 0303 	bic.w	r3, r3, #3
 80042a6:	f043 0201 	orr.w	r2, r3, #1
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	641a      	str	r2, [r3, #64]	@ 0x40
 80042ae:	e001      	b.n	80042b4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80042b0:	2301      	movs	r3, #1
 80042b2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2200      	movs	r2, #0
 80042b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80042bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80042be:	4618      	mov	r0, r3
 80042c0:	3710      	adds	r7, #16
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}
	...

080042c8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b085      	sub	sp, #20
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80042d0:	2300      	movs	r3, #0
 80042d2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d101      	bne.n	80042e2 <HAL_ADC_Start+0x1a>
 80042de:	2302      	movs	r3, #2
 80042e0:	e0b2      	b.n	8004448 <HAL_ADC_Start+0x180>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2201      	movs	r2, #1
 80042e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	f003 0301 	and.w	r3, r3, #1
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d018      	beq.n	800432a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	689a      	ldr	r2, [r3, #8]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f042 0201 	orr.w	r2, r2, #1
 8004306:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004308:	4b52      	ldr	r3, [pc, #328]	@ (8004454 <HAL_ADC_Start+0x18c>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a52      	ldr	r2, [pc, #328]	@ (8004458 <HAL_ADC_Start+0x190>)
 800430e:	fba2 2303 	umull	r2, r3, r2, r3
 8004312:	0c9a      	lsrs	r2, r3, #18
 8004314:	4613      	mov	r3, r2
 8004316:	005b      	lsls	r3, r3, #1
 8004318:	4413      	add	r3, r2
 800431a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800431c:	e002      	b.n	8004324 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	3b01      	subs	r3, #1
 8004322:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d1f9      	bne.n	800431e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	f003 0301 	and.w	r3, r3, #1
 8004334:	2b01      	cmp	r3, #1
 8004336:	d17a      	bne.n	800442e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800433c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004340:	f023 0301 	bic.w	r3, r3, #1
 8004344:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004356:	2b00      	cmp	r3, #0
 8004358:	d007      	beq.n	800436a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800435e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004362:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800436e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004372:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004376:	d106      	bne.n	8004386 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800437c:	f023 0206 	bic.w	r2, r3, #6
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	645a      	str	r2, [r3, #68]	@ 0x44
 8004384:	e002      	b.n	800438c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2200      	movs	r2, #0
 8004390:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004394:	4b31      	ldr	r3, [pc, #196]	@ (800445c <HAL_ADC_Start+0x194>)
 8004396:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80043a0:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	f003 031f 	and.w	r3, r3, #31
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d12a      	bne.n	8004404 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a2b      	ldr	r2, [pc, #172]	@ (8004460 <HAL_ADC_Start+0x198>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d015      	beq.n	80043e4 <HAL_ADC_Start+0x11c>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a29      	ldr	r2, [pc, #164]	@ (8004464 <HAL_ADC_Start+0x19c>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d105      	bne.n	80043ce <HAL_ADC_Start+0x106>
 80043c2:	4b26      	ldr	r3, [pc, #152]	@ (800445c <HAL_ADC_Start+0x194>)
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	f003 031f 	and.w	r3, r3, #31
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d00a      	beq.n	80043e4 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a25      	ldr	r2, [pc, #148]	@ (8004468 <HAL_ADC_Start+0x1a0>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d136      	bne.n	8004446 <HAL_ADC_Start+0x17e>
 80043d8:	4b20      	ldr	r3, [pc, #128]	@ (800445c <HAL_ADC_Start+0x194>)
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	f003 0310 	and.w	r3, r3, #16
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d130      	bne.n	8004446 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d129      	bne.n	8004446 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	689a      	ldr	r2, [r3, #8]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004400:	609a      	str	r2, [r3, #8]
 8004402:	e020      	b.n	8004446 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a15      	ldr	r2, [pc, #84]	@ (8004460 <HAL_ADC_Start+0x198>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d11b      	bne.n	8004446 <HAL_ADC_Start+0x17e>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	689b      	ldr	r3, [r3, #8]
 8004414:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004418:	2b00      	cmp	r3, #0
 800441a:	d114      	bne.n	8004446 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	689a      	ldr	r2, [r3, #8]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800442a:	609a      	str	r2, [r3, #8]
 800442c:	e00b      	b.n	8004446 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004432:	f043 0210 	orr.w	r2, r3, #16
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800443e:	f043 0201 	orr.w	r2, r3, #1
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8004446:	2300      	movs	r3, #0
}
 8004448:	4618      	mov	r0, r3
 800444a:	3714      	adds	r7, #20
 800444c:	46bd      	mov	sp, r7
 800444e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004452:	4770      	bx	lr
 8004454:	20000028 	.word	0x20000028
 8004458:	431bde83 	.word	0x431bde83
 800445c:	40012300 	.word	0x40012300
 8004460:	40012000 	.word	0x40012000
 8004464:	40012100 	.word	0x40012100
 8004468:	40012200 	.word	0x40012200

0800446c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800446c:	b480      	push	{r7}
 800446e:	b083      	sub	sp, #12
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800447a:	2b01      	cmp	r3, #1
 800447c:	d101      	bne.n	8004482 <HAL_ADC_Stop+0x16>
 800447e:	2302      	movs	r3, #2
 8004480:	e021      	b.n	80044c6 <HAL_ADC_Stop+0x5a>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2201      	movs	r2, #1
 8004486:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	689a      	ldr	r2, [r3, #8]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f022 0201 	bic.w	r2, r2, #1
 8004498:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	f003 0301 	and.w	r3, r3, #1
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d109      	bne.n	80044bc <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ac:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80044b0:	f023 0301 	bic.w	r3, r3, #1
 80044b4:	f043 0201 	orr.w	r2, r3, #1
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2200      	movs	r2, #0
 80044c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80044c4:	2300      	movs	r3, #0
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	370c      	adds	r7, #12
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr

080044d2 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80044d2:	b580      	push	{r7, lr}
 80044d4:	b084      	sub	sp, #16
 80044d6:	af00      	add	r7, sp, #0
 80044d8:	6078      	str	r0, [r7, #4]
 80044da:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80044dc:	2300      	movs	r3, #0
 80044de:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044ee:	d113      	bne.n	8004518 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80044fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044fe:	d10b      	bne.n	8004518 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004504:	f043 0220 	orr.w	r2, r3, #32
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2200      	movs	r2, #0
 8004510:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e063      	b.n	80045e0 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8004518:	f7ff fe62 	bl	80041e0 <HAL_GetTick>
 800451c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800451e:	e021      	b.n	8004564 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004526:	d01d      	beq.n	8004564 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d007      	beq.n	800453e <HAL_ADC_PollForConversion+0x6c>
 800452e:	f7ff fe57 	bl	80041e0 <HAL_GetTick>
 8004532:	4602      	mov	r2, r0
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	1ad3      	subs	r3, r2, r3
 8004538:	683a      	ldr	r2, [r7, #0]
 800453a:	429a      	cmp	r2, r3
 800453c:	d212      	bcs.n	8004564 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f003 0302 	and.w	r3, r3, #2
 8004548:	2b02      	cmp	r3, #2
 800454a:	d00b      	beq.n	8004564 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004550:	f043 0204 	orr.w	r2, r3, #4
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8004560:	2303      	movs	r3, #3
 8004562:	e03d      	b.n	80045e0 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0302 	and.w	r3, r3, #2
 800456e:	2b02      	cmp	r3, #2
 8004570:	d1d6      	bne.n	8004520 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f06f 0212 	mvn.w	r2, #18
 800457a:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004580:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004592:	2b00      	cmp	r3, #0
 8004594:	d123      	bne.n	80045de <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800459a:	2b00      	cmp	r3, #0
 800459c:	d11f      	bne.n	80045de <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045a4:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d006      	beq.n	80045ba <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	689b      	ldr	r3, [r3, #8]
 80045b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d111      	bne.n	80045de <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045be:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d105      	bne.n	80045de <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d6:	f043 0201 	orr.w	r2, r3, #1
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80045de:	2300      	movs	r3, #0
}
 80045e0:	4618      	mov	r0, r3
 80045e2:	3710      	adds	r7, #16
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b083      	sub	sp, #12
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	370c      	adds	r7, #12
 80045fa:	46bd      	mov	sp, r7
 80045fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004600:	4770      	bx	lr
	...

08004604 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004604:	b480      	push	{r7}
 8004606:	b085      	sub	sp, #20
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
 800460c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800460e:	2300      	movs	r3, #0
 8004610:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004618:	2b01      	cmp	r3, #1
 800461a:	d101      	bne.n	8004620 <HAL_ADC_ConfigChannel+0x1c>
 800461c:	2302      	movs	r3, #2
 800461e:	e105      	b.n	800482c <HAL_ADC_ConfigChannel+0x228>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2201      	movs	r2, #1
 8004624:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	2b09      	cmp	r3, #9
 800462e:	d925      	bls.n	800467c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	68d9      	ldr	r1, [r3, #12]
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	b29b      	uxth	r3, r3
 800463c:	461a      	mov	r2, r3
 800463e:	4613      	mov	r3, r2
 8004640:	005b      	lsls	r3, r3, #1
 8004642:	4413      	add	r3, r2
 8004644:	3b1e      	subs	r3, #30
 8004646:	2207      	movs	r2, #7
 8004648:	fa02 f303 	lsl.w	r3, r2, r3
 800464c:	43da      	mvns	r2, r3
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	400a      	ands	r2, r1
 8004654:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	68d9      	ldr	r1, [r3, #12]
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	689a      	ldr	r2, [r3, #8]
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	b29b      	uxth	r3, r3
 8004666:	4618      	mov	r0, r3
 8004668:	4603      	mov	r3, r0
 800466a:	005b      	lsls	r3, r3, #1
 800466c:	4403      	add	r3, r0
 800466e:	3b1e      	subs	r3, #30
 8004670:	409a      	lsls	r2, r3
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	430a      	orrs	r2, r1
 8004678:	60da      	str	r2, [r3, #12]
 800467a:	e022      	b.n	80046c2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	6919      	ldr	r1, [r3, #16]
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	b29b      	uxth	r3, r3
 8004688:	461a      	mov	r2, r3
 800468a:	4613      	mov	r3, r2
 800468c:	005b      	lsls	r3, r3, #1
 800468e:	4413      	add	r3, r2
 8004690:	2207      	movs	r2, #7
 8004692:	fa02 f303 	lsl.w	r3, r2, r3
 8004696:	43da      	mvns	r2, r3
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	400a      	ands	r2, r1
 800469e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	6919      	ldr	r1, [r3, #16]
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	689a      	ldr	r2, [r3, #8]
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	b29b      	uxth	r3, r3
 80046b0:	4618      	mov	r0, r3
 80046b2:	4603      	mov	r3, r0
 80046b4:	005b      	lsls	r3, r3, #1
 80046b6:	4403      	add	r3, r0
 80046b8:	409a      	lsls	r2, r3
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	430a      	orrs	r2, r1
 80046c0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	2b06      	cmp	r3, #6
 80046c8:	d824      	bhi.n	8004714 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	685a      	ldr	r2, [r3, #4]
 80046d4:	4613      	mov	r3, r2
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	4413      	add	r3, r2
 80046da:	3b05      	subs	r3, #5
 80046dc:	221f      	movs	r2, #31
 80046de:	fa02 f303 	lsl.w	r3, r2, r3
 80046e2:	43da      	mvns	r2, r3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	400a      	ands	r2, r1
 80046ea:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	b29b      	uxth	r3, r3
 80046f8:	4618      	mov	r0, r3
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	685a      	ldr	r2, [r3, #4]
 80046fe:	4613      	mov	r3, r2
 8004700:	009b      	lsls	r3, r3, #2
 8004702:	4413      	add	r3, r2
 8004704:	3b05      	subs	r3, #5
 8004706:	fa00 f203 	lsl.w	r2, r0, r3
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	430a      	orrs	r2, r1
 8004710:	635a      	str	r2, [r3, #52]	@ 0x34
 8004712:	e04c      	b.n	80047ae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	2b0c      	cmp	r3, #12
 800471a:	d824      	bhi.n	8004766 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	685a      	ldr	r2, [r3, #4]
 8004726:	4613      	mov	r3, r2
 8004728:	009b      	lsls	r3, r3, #2
 800472a:	4413      	add	r3, r2
 800472c:	3b23      	subs	r3, #35	@ 0x23
 800472e:	221f      	movs	r2, #31
 8004730:	fa02 f303 	lsl.w	r3, r2, r3
 8004734:	43da      	mvns	r2, r3
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	400a      	ands	r2, r1
 800473c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	b29b      	uxth	r3, r3
 800474a:	4618      	mov	r0, r3
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	685a      	ldr	r2, [r3, #4]
 8004750:	4613      	mov	r3, r2
 8004752:	009b      	lsls	r3, r3, #2
 8004754:	4413      	add	r3, r2
 8004756:	3b23      	subs	r3, #35	@ 0x23
 8004758:	fa00 f203 	lsl.w	r2, r0, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	430a      	orrs	r2, r1
 8004762:	631a      	str	r2, [r3, #48]	@ 0x30
 8004764:	e023      	b.n	80047ae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	685a      	ldr	r2, [r3, #4]
 8004770:	4613      	mov	r3, r2
 8004772:	009b      	lsls	r3, r3, #2
 8004774:	4413      	add	r3, r2
 8004776:	3b41      	subs	r3, #65	@ 0x41
 8004778:	221f      	movs	r2, #31
 800477a:	fa02 f303 	lsl.w	r3, r2, r3
 800477e:	43da      	mvns	r2, r3
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	400a      	ands	r2, r1
 8004786:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	b29b      	uxth	r3, r3
 8004794:	4618      	mov	r0, r3
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	685a      	ldr	r2, [r3, #4]
 800479a:	4613      	mov	r3, r2
 800479c:	009b      	lsls	r3, r3, #2
 800479e:	4413      	add	r3, r2
 80047a0:	3b41      	subs	r3, #65	@ 0x41
 80047a2:	fa00 f203 	lsl.w	r2, r0, r3
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	430a      	orrs	r2, r1
 80047ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80047ae:	4b22      	ldr	r3, [pc, #136]	@ (8004838 <HAL_ADC_ConfigChannel+0x234>)
 80047b0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4a21      	ldr	r2, [pc, #132]	@ (800483c <HAL_ADC_ConfigChannel+0x238>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d109      	bne.n	80047d0 <HAL_ADC_ConfigChannel+0x1cc>
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	2b12      	cmp	r3, #18
 80047c2:	d105      	bne.n	80047d0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a19      	ldr	r2, [pc, #100]	@ (800483c <HAL_ADC_ConfigChannel+0x238>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d123      	bne.n	8004822 <HAL_ADC_ConfigChannel+0x21e>
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	2b10      	cmp	r3, #16
 80047e0:	d003      	beq.n	80047ea <HAL_ADC_ConfigChannel+0x1e6>
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2b11      	cmp	r3, #17
 80047e8:	d11b      	bne.n	8004822 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	2b10      	cmp	r3, #16
 80047fc:	d111      	bne.n	8004822 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80047fe:	4b10      	ldr	r3, [pc, #64]	@ (8004840 <HAL_ADC_ConfigChannel+0x23c>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a10      	ldr	r2, [pc, #64]	@ (8004844 <HAL_ADC_ConfigChannel+0x240>)
 8004804:	fba2 2303 	umull	r2, r3, r2, r3
 8004808:	0c9a      	lsrs	r2, r3, #18
 800480a:	4613      	mov	r3, r2
 800480c:	009b      	lsls	r3, r3, #2
 800480e:	4413      	add	r3, r2
 8004810:	005b      	lsls	r3, r3, #1
 8004812:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004814:	e002      	b.n	800481c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	3b01      	subs	r3, #1
 800481a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d1f9      	bne.n	8004816 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2200      	movs	r2, #0
 8004826:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800482a:	2300      	movs	r3, #0
}
 800482c:	4618      	mov	r0, r3
 800482e:	3714      	adds	r7, #20
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr
 8004838:	40012300 	.word	0x40012300
 800483c:	40012000 	.word	0x40012000
 8004840:	20000028 	.word	0x20000028
 8004844:	431bde83 	.word	0x431bde83

08004848 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004848:	b480      	push	{r7}
 800484a:	b085      	sub	sp, #20
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004850:	4b79      	ldr	r3, [pc, #484]	@ (8004a38 <ADC_Init+0x1f0>)
 8004852:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	685a      	ldr	r2, [r3, #4]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	431a      	orrs	r2, r3
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	685a      	ldr	r2, [r3, #4]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800487c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	6859      	ldr	r1, [r3, #4]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	691b      	ldr	r3, [r3, #16]
 8004888:	021a      	lsls	r2, r3, #8
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	430a      	orrs	r2, r1
 8004890:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	685a      	ldr	r2, [r3, #4]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80048a0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	6859      	ldr	r1, [r3, #4]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	689a      	ldr	r2, [r3, #8]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	430a      	orrs	r2, r1
 80048b2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	689a      	ldr	r2, [r3, #8]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80048c2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	6899      	ldr	r1, [r3, #8]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	68da      	ldr	r2, [r3, #12]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	430a      	orrs	r2, r1
 80048d4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048da:	4a58      	ldr	r2, [pc, #352]	@ (8004a3c <ADC_Init+0x1f4>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d022      	beq.n	8004926 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	689a      	ldr	r2, [r3, #8]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80048ee:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	6899      	ldr	r1, [r3, #8]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	430a      	orrs	r2, r1
 8004900:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	689a      	ldr	r2, [r3, #8]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004910:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	6899      	ldr	r1, [r3, #8]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	430a      	orrs	r2, r1
 8004922:	609a      	str	r2, [r3, #8]
 8004924:	e00f      	b.n	8004946 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	689a      	ldr	r2, [r3, #8]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004934:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	689a      	ldr	r2, [r3, #8]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004944:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	689a      	ldr	r2, [r3, #8]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f022 0202 	bic.w	r2, r2, #2
 8004954:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	6899      	ldr	r1, [r3, #8]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	7e1b      	ldrb	r3, [r3, #24]
 8004960:	005a      	lsls	r2, r3, #1
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	430a      	orrs	r2, r1
 8004968:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d01b      	beq.n	80049ac <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	685a      	ldr	r2, [r3, #4]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004982:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	685a      	ldr	r2, [r3, #4]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004992:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	6859      	ldr	r1, [r3, #4]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800499e:	3b01      	subs	r3, #1
 80049a0:	035a      	lsls	r2, r3, #13
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	430a      	orrs	r2, r1
 80049a8:	605a      	str	r2, [r3, #4]
 80049aa:	e007      	b.n	80049bc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	685a      	ldr	r2, [r3, #4]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80049ba:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80049ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	69db      	ldr	r3, [r3, #28]
 80049d6:	3b01      	subs	r3, #1
 80049d8:	051a      	lsls	r2, r3, #20
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	430a      	orrs	r2, r1
 80049e0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	689a      	ldr	r2, [r3, #8]
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80049f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	6899      	ldr	r1, [r3, #8]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80049fe:	025a      	lsls	r2, r3, #9
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	430a      	orrs	r2, r1
 8004a06:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	689a      	ldr	r2, [r3, #8]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a16:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	6899      	ldr	r1, [r3, #8]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	695b      	ldr	r3, [r3, #20]
 8004a22:	029a      	lsls	r2, r3, #10
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	430a      	orrs	r2, r1
 8004a2a:	609a      	str	r2, [r3, #8]
}
 8004a2c:	bf00      	nop
 8004a2e:	3714      	adds	r7, #20
 8004a30:	46bd      	mov	sp, r7
 8004a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a36:	4770      	bx	lr
 8004a38:	40012300 	.word	0x40012300
 8004a3c:	0f000001 	.word	0x0f000001

08004a40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b085      	sub	sp, #20
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	f003 0307 	and.w	r3, r3, #7
 8004a4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a50:	4b0c      	ldr	r3, [pc, #48]	@ (8004a84 <__NVIC_SetPriorityGrouping+0x44>)
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a56:	68ba      	ldr	r2, [r7, #8]
 8004a58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004a5c:	4013      	ands	r3, r2
 8004a5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004a6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a72:	4a04      	ldr	r2, [pc, #16]	@ (8004a84 <__NVIC_SetPriorityGrouping+0x44>)
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	60d3      	str	r3, [r2, #12]
}
 8004a78:	bf00      	nop
 8004a7a:	3714      	adds	r7, #20
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a82:	4770      	bx	lr
 8004a84:	e000ed00 	.word	0xe000ed00

08004a88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a8c:	4b04      	ldr	r3, [pc, #16]	@ (8004aa0 <__NVIC_GetPriorityGrouping+0x18>)
 8004a8e:	68db      	ldr	r3, [r3, #12]
 8004a90:	0a1b      	lsrs	r3, r3, #8
 8004a92:	f003 0307 	and.w	r3, r3, #7
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9e:	4770      	bx	lr
 8004aa0:	e000ed00 	.word	0xe000ed00

08004aa4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b083      	sub	sp, #12
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	4603      	mov	r3, r0
 8004aac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	db0b      	blt.n	8004ace <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ab6:	79fb      	ldrb	r3, [r7, #7]
 8004ab8:	f003 021f 	and.w	r2, r3, #31
 8004abc:	4907      	ldr	r1, [pc, #28]	@ (8004adc <__NVIC_EnableIRQ+0x38>)
 8004abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ac2:	095b      	lsrs	r3, r3, #5
 8004ac4:	2001      	movs	r0, #1
 8004ac6:	fa00 f202 	lsl.w	r2, r0, r2
 8004aca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004ace:	bf00      	nop
 8004ad0:	370c      	adds	r7, #12
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad8:	4770      	bx	lr
 8004ada:	bf00      	nop
 8004adc:	e000e100 	.word	0xe000e100

08004ae0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b083      	sub	sp, #12
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	6039      	str	r1, [r7, #0]
 8004aea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004aec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	db0a      	blt.n	8004b0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	b2da      	uxtb	r2, r3
 8004af8:	490c      	ldr	r1, [pc, #48]	@ (8004b2c <__NVIC_SetPriority+0x4c>)
 8004afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004afe:	0112      	lsls	r2, r2, #4
 8004b00:	b2d2      	uxtb	r2, r2
 8004b02:	440b      	add	r3, r1
 8004b04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004b08:	e00a      	b.n	8004b20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	b2da      	uxtb	r2, r3
 8004b0e:	4908      	ldr	r1, [pc, #32]	@ (8004b30 <__NVIC_SetPriority+0x50>)
 8004b10:	79fb      	ldrb	r3, [r7, #7]
 8004b12:	f003 030f 	and.w	r3, r3, #15
 8004b16:	3b04      	subs	r3, #4
 8004b18:	0112      	lsls	r2, r2, #4
 8004b1a:	b2d2      	uxtb	r2, r2
 8004b1c:	440b      	add	r3, r1
 8004b1e:	761a      	strb	r2, [r3, #24]
}
 8004b20:	bf00      	nop
 8004b22:	370c      	adds	r7, #12
 8004b24:	46bd      	mov	sp, r7
 8004b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2a:	4770      	bx	lr
 8004b2c:	e000e100 	.word	0xe000e100
 8004b30:	e000ed00 	.word	0xe000ed00

08004b34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b089      	sub	sp, #36	@ 0x24
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	60f8      	str	r0, [r7, #12]
 8004b3c:	60b9      	str	r1, [r7, #8]
 8004b3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	f003 0307 	and.w	r3, r3, #7
 8004b46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b48:	69fb      	ldr	r3, [r7, #28]
 8004b4a:	f1c3 0307 	rsb	r3, r3, #7
 8004b4e:	2b04      	cmp	r3, #4
 8004b50:	bf28      	it	cs
 8004b52:	2304      	movcs	r3, #4
 8004b54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b56:	69fb      	ldr	r3, [r7, #28]
 8004b58:	3304      	adds	r3, #4
 8004b5a:	2b06      	cmp	r3, #6
 8004b5c:	d902      	bls.n	8004b64 <NVIC_EncodePriority+0x30>
 8004b5e:	69fb      	ldr	r3, [r7, #28]
 8004b60:	3b03      	subs	r3, #3
 8004b62:	e000      	b.n	8004b66 <NVIC_EncodePriority+0x32>
 8004b64:	2300      	movs	r3, #0
 8004b66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b68:	f04f 32ff 	mov.w	r2, #4294967295
 8004b6c:	69bb      	ldr	r3, [r7, #24]
 8004b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b72:	43da      	mvns	r2, r3
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	401a      	ands	r2, r3
 8004b78:	697b      	ldr	r3, [r7, #20]
 8004b7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b7c:	f04f 31ff 	mov.w	r1, #4294967295
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	fa01 f303 	lsl.w	r3, r1, r3
 8004b86:	43d9      	mvns	r1, r3
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b8c:	4313      	orrs	r3, r2
         );
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	3724      	adds	r7, #36	@ 0x24
 8004b92:	46bd      	mov	sp, r7
 8004b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b98:	4770      	bx	lr
	...

08004b9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b082      	sub	sp, #8
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	3b01      	subs	r3, #1
 8004ba8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004bac:	d301      	bcc.n	8004bb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004bae:	2301      	movs	r3, #1
 8004bb0:	e00f      	b.n	8004bd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004bb2:	4a0a      	ldr	r2, [pc, #40]	@ (8004bdc <SysTick_Config+0x40>)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	3b01      	subs	r3, #1
 8004bb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004bba:	210f      	movs	r1, #15
 8004bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8004bc0:	f7ff ff8e 	bl	8004ae0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004bc4:	4b05      	ldr	r3, [pc, #20]	@ (8004bdc <SysTick_Config+0x40>)
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004bca:	4b04      	ldr	r3, [pc, #16]	@ (8004bdc <SysTick_Config+0x40>)
 8004bcc:	2207      	movs	r2, #7
 8004bce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004bd0:	2300      	movs	r3, #0
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	3708      	adds	r7, #8
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bd80      	pop	{r7, pc}
 8004bda:	bf00      	nop
 8004bdc:	e000e010 	.word	0xe000e010

08004be0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b082      	sub	sp, #8
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	f7ff ff29 	bl	8004a40 <__NVIC_SetPriorityGrouping>
}
 8004bee:	bf00      	nop
 8004bf0:	3708      	adds	r7, #8
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}

08004bf6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004bf6:	b580      	push	{r7, lr}
 8004bf8:	b086      	sub	sp, #24
 8004bfa:	af00      	add	r7, sp, #0
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	60b9      	str	r1, [r7, #8]
 8004c00:	607a      	str	r2, [r7, #4]
 8004c02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004c04:	2300      	movs	r3, #0
 8004c06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004c08:	f7ff ff3e 	bl	8004a88 <__NVIC_GetPriorityGrouping>
 8004c0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c0e:	687a      	ldr	r2, [r7, #4]
 8004c10:	68b9      	ldr	r1, [r7, #8]
 8004c12:	6978      	ldr	r0, [r7, #20]
 8004c14:	f7ff ff8e 	bl	8004b34 <NVIC_EncodePriority>
 8004c18:	4602      	mov	r2, r0
 8004c1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c1e:	4611      	mov	r1, r2
 8004c20:	4618      	mov	r0, r3
 8004c22:	f7ff ff5d 	bl	8004ae0 <__NVIC_SetPriority>
}
 8004c26:	bf00      	nop
 8004c28:	3718      	adds	r7, #24
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}

08004c2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c2e:	b580      	push	{r7, lr}
 8004c30:	b082      	sub	sp, #8
 8004c32:	af00      	add	r7, sp, #0
 8004c34:	4603      	mov	r3, r0
 8004c36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	f7ff ff31 	bl	8004aa4 <__NVIC_EnableIRQ>
}
 8004c42:	bf00      	nop
 8004c44:	3708      	adds	r7, #8
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}

08004c4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004c4a:	b580      	push	{r7, lr}
 8004c4c:	b082      	sub	sp, #8
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f7ff ffa2 	bl	8004b9c <SysTick_Config>
 8004c58:	4603      	mov	r3, r0
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	3708      	adds	r7, #8
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}

08004c62 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004c62:	b580      	push	{r7, lr}
 8004c64:	b084      	sub	sp, #16
 8004c66:	af00      	add	r7, sp, #0
 8004c68:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c6e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004c70:	f7ff fab6 	bl	80041e0 <HAL_GetTick>
 8004c74:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	2b02      	cmp	r3, #2
 8004c80:	d008      	beq.n	8004c94 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2280      	movs	r2, #128	@ 0x80
 8004c86:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004c90:	2301      	movs	r3, #1
 8004c92:	e052      	b.n	8004d3a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	681a      	ldr	r2, [r3, #0]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f022 0216 	bic.w	r2, r2, #22
 8004ca2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	695a      	ldr	r2, [r3, #20]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004cb2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d103      	bne.n	8004cc4 <HAL_DMA_Abort+0x62>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d007      	beq.n	8004cd4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f022 0208 	bic.w	r2, r2, #8
 8004cd2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f022 0201 	bic.w	r2, r2, #1
 8004ce2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ce4:	e013      	b.n	8004d0e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004ce6:	f7ff fa7b 	bl	80041e0 <HAL_GetTick>
 8004cea:	4602      	mov	r2, r0
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	1ad3      	subs	r3, r2, r3
 8004cf0:	2b05      	cmp	r3, #5
 8004cf2:	d90c      	bls.n	8004d0e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2220      	movs	r2, #32
 8004cf8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2203      	movs	r2, #3
 8004cfe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2200      	movs	r2, #0
 8004d06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004d0a:	2303      	movs	r3, #3
 8004d0c:	e015      	b.n	8004d3a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f003 0301 	and.w	r3, r3, #1
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d1e4      	bne.n	8004ce6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d20:	223f      	movs	r2, #63	@ 0x3f
 8004d22:	409a      	lsls	r2, r3
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2200      	movs	r2, #0
 8004d34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004d38:	2300      	movs	r3, #0
}
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	3710      	adds	r7, #16
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}

08004d42 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004d42:	b480      	push	{r7}
 8004d44:	b083      	sub	sp, #12
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004d50:	b2db      	uxtb	r3, r3
 8004d52:	2b02      	cmp	r3, #2
 8004d54:	d004      	beq.n	8004d60 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2280      	movs	r2, #128	@ 0x80
 8004d5a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e00c      	b.n	8004d7a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2205      	movs	r2, #5
 8004d64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f022 0201 	bic.w	r2, r2, #1
 8004d76:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004d78:	2300      	movs	r3, #0
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	370c      	adds	r7, #12
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d84:	4770      	bx	lr
	...

08004d88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b089      	sub	sp, #36	@ 0x24
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
 8004d90:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004d92:	2300      	movs	r3, #0
 8004d94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004d96:	2300      	movs	r3, #0
 8004d98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004d9e:	2300      	movs	r3, #0
 8004da0:	61fb      	str	r3, [r7, #28]
 8004da2:	e16b      	b.n	800507c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004da4:	2201      	movs	r2, #1
 8004da6:	69fb      	ldr	r3, [r7, #28]
 8004da8:	fa02 f303 	lsl.w	r3, r2, r3
 8004dac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	697a      	ldr	r2, [r7, #20]
 8004db4:	4013      	ands	r3, r2
 8004db6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004db8:	693a      	ldr	r2, [r7, #16]
 8004dba:	697b      	ldr	r3, [r7, #20]
 8004dbc:	429a      	cmp	r2, r3
 8004dbe:	f040 815a 	bne.w	8005076 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	f003 0303 	and.w	r3, r3, #3
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	d005      	beq.n	8004dda <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004dd6:	2b02      	cmp	r3, #2
 8004dd8:	d130      	bne.n	8004e3c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	689b      	ldr	r3, [r3, #8]
 8004dde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004de0:	69fb      	ldr	r3, [r7, #28]
 8004de2:	005b      	lsls	r3, r3, #1
 8004de4:	2203      	movs	r2, #3
 8004de6:	fa02 f303 	lsl.w	r3, r2, r3
 8004dea:	43db      	mvns	r3, r3
 8004dec:	69ba      	ldr	r2, [r7, #24]
 8004dee:	4013      	ands	r3, r2
 8004df0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	68da      	ldr	r2, [r3, #12]
 8004df6:	69fb      	ldr	r3, [r7, #28]
 8004df8:	005b      	lsls	r3, r3, #1
 8004dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8004dfe:	69ba      	ldr	r2, [r7, #24]
 8004e00:	4313      	orrs	r3, r2
 8004e02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	69ba      	ldr	r2, [r7, #24]
 8004e08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004e10:	2201      	movs	r2, #1
 8004e12:	69fb      	ldr	r3, [r7, #28]
 8004e14:	fa02 f303 	lsl.w	r3, r2, r3
 8004e18:	43db      	mvns	r3, r3
 8004e1a:	69ba      	ldr	r2, [r7, #24]
 8004e1c:	4013      	ands	r3, r2
 8004e1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	091b      	lsrs	r3, r3, #4
 8004e26:	f003 0201 	and.w	r2, r3, #1
 8004e2a:	69fb      	ldr	r3, [r7, #28]
 8004e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e30:	69ba      	ldr	r2, [r7, #24]
 8004e32:	4313      	orrs	r3, r2
 8004e34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	69ba      	ldr	r2, [r7, #24]
 8004e3a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	f003 0303 	and.w	r3, r3, #3
 8004e44:	2b03      	cmp	r3, #3
 8004e46:	d017      	beq.n	8004e78 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	68db      	ldr	r3, [r3, #12]
 8004e4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004e4e:	69fb      	ldr	r3, [r7, #28]
 8004e50:	005b      	lsls	r3, r3, #1
 8004e52:	2203      	movs	r2, #3
 8004e54:	fa02 f303 	lsl.w	r3, r2, r3
 8004e58:	43db      	mvns	r3, r3
 8004e5a:	69ba      	ldr	r2, [r7, #24]
 8004e5c:	4013      	ands	r3, r2
 8004e5e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	689a      	ldr	r2, [r3, #8]
 8004e64:	69fb      	ldr	r3, [r7, #28]
 8004e66:	005b      	lsls	r3, r3, #1
 8004e68:	fa02 f303 	lsl.w	r3, r2, r3
 8004e6c:	69ba      	ldr	r2, [r7, #24]
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	69ba      	ldr	r2, [r7, #24]
 8004e76:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	f003 0303 	and.w	r3, r3, #3
 8004e80:	2b02      	cmp	r3, #2
 8004e82:	d123      	bne.n	8004ecc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004e84:	69fb      	ldr	r3, [r7, #28]
 8004e86:	08da      	lsrs	r2, r3, #3
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	3208      	adds	r2, #8
 8004e8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e90:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004e92:	69fb      	ldr	r3, [r7, #28]
 8004e94:	f003 0307 	and.w	r3, r3, #7
 8004e98:	009b      	lsls	r3, r3, #2
 8004e9a:	220f      	movs	r2, #15
 8004e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea0:	43db      	mvns	r3, r3
 8004ea2:	69ba      	ldr	r2, [r7, #24]
 8004ea4:	4013      	ands	r3, r2
 8004ea6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	691a      	ldr	r2, [r3, #16]
 8004eac:	69fb      	ldr	r3, [r7, #28]
 8004eae:	f003 0307 	and.w	r3, r3, #7
 8004eb2:	009b      	lsls	r3, r3, #2
 8004eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb8:	69ba      	ldr	r2, [r7, #24]
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004ebe:	69fb      	ldr	r3, [r7, #28]
 8004ec0:	08da      	lsrs	r2, r3, #3
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	3208      	adds	r2, #8
 8004ec6:	69b9      	ldr	r1, [r7, #24]
 8004ec8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004ed2:	69fb      	ldr	r3, [r7, #28]
 8004ed4:	005b      	lsls	r3, r3, #1
 8004ed6:	2203      	movs	r2, #3
 8004ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8004edc:	43db      	mvns	r3, r3
 8004ede:	69ba      	ldr	r2, [r7, #24]
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	f003 0203 	and.w	r2, r3, #3
 8004eec:	69fb      	ldr	r3, [r7, #28]
 8004eee:	005b      	lsls	r3, r3, #1
 8004ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef4:	69ba      	ldr	r2, [r7, #24]
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	69ba      	ldr	r2, [r7, #24]
 8004efe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	f000 80b4 	beq.w	8005076 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f0e:	2300      	movs	r3, #0
 8004f10:	60fb      	str	r3, [r7, #12]
 8004f12:	4b60      	ldr	r3, [pc, #384]	@ (8005094 <HAL_GPIO_Init+0x30c>)
 8004f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f16:	4a5f      	ldr	r2, [pc, #380]	@ (8005094 <HAL_GPIO_Init+0x30c>)
 8004f18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004f1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004f1e:	4b5d      	ldr	r3, [pc, #372]	@ (8005094 <HAL_GPIO_Init+0x30c>)
 8004f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f26:	60fb      	str	r3, [r7, #12]
 8004f28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004f2a:	4a5b      	ldr	r2, [pc, #364]	@ (8005098 <HAL_GPIO_Init+0x310>)
 8004f2c:	69fb      	ldr	r3, [r7, #28]
 8004f2e:	089b      	lsrs	r3, r3, #2
 8004f30:	3302      	adds	r3, #2
 8004f32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004f38:	69fb      	ldr	r3, [r7, #28]
 8004f3a:	f003 0303 	and.w	r3, r3, #3
 8004f3e:	009b      	lsls	r3, r3, #2
 8004f40:	220f      	movs	r2, #15
 8004f42:	fa02 f303 	lsl.w	r3, r2, r3
 8004f46:	43db      	mvns	r3, r3
 8004f48:	69ba      	ldr	r2, [r7, #24]
 8004f4a:	4013      	ands	r3, r2
 8004f4c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4a52      	ldr	r2, [pc, #328]	@ (800509c <HAL_GPIO_Init+0x314>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d02b      	beq.n	8004fae <HAL_GPIO_Init+0x226>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	4a51      	ldr	r2, [pc, #324]	@ (80050a0 <HAL_GPIO_Init+0x318>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d025      	beq.n	8004faa <HAL_GPIO_Init+0x222>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	4a50      	ldr	r2, [pc, #320]	@ (80050a4 <HAL_GPIO_Init+0x31c>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d01f      	beq.n	8004fa6 <HAL_GPIO_Init+0x21e>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	4a4f      	ldr	r2, [pc, #316]	@ (80050a8 <HAL_GPIO_Init+0x320>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d019      	beq.n	8004fa2 <HAL_GPIO_Init+0x21a>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	4a4e      	ldr	r2, [pc, #312]	@ (80050ac <HAL_GPIO_Init+0x324>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d013      	beq.n	8004f9e <HAL_GPIO_Init+0x216>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	4a4d      	ldr	r2, [pc, #308]	@ (80050b0 <HAL_GPIO_Init+0x328>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d00d      	beq.n	8004f9a <HAL_GPIO_Init+0x212>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	4a4c      	ldr	r2, [pc, #304]	@ (80050b4 <HAL_GPIO_Init+0x32c>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d007      	beq.n	8004f96 <HAL_GPIO_Init+0x20e>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	4a4b      	ldr	r2, [pc, #300]	@ (80050b8 <HAL_GPIO_Init+0x330>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d101      	bne.n	8004f92 <HAL_GPIO_Init+0x20a>
 8004f8e:	2307      	movs	r3, #7
 8004f90:	e00e      	b.n	8004fb0 <HAL_GPIO_Init+0x228>
 8004f92:	2308      	movs	r3, #8
 8004f94:	e00c      	b.n	8004fb0 <HAL_GPIO_Init+0x228>
 8004f96:	2306      	movs	r3, #6
 8004f98:	e00a      	b.n	8004fb0 <HAL_GPIO_Init+0x228>
 8004f9a:	2305      	movs	r3, #5
 8004f9c:	e008      	b.n	8004fb0 <HAL_GPIO_Init+0x228>
 8004f9e:	2304      	movs	r3, #4
 8004fa0:	e006      	b.n	8004fb0 <HAL_GPIO_Init+0x228>
 8004fa2:	2303      	movs	r3, #3
 8004fa4:	e004      	b.n	8004fb0 <HAL_GPIO_Init+0x228>
 8004fa6:	2302      	movs	r3, #2
 8004fa8:	e002      	b.n	8004fb0 <HAL_GPIO_Init+0x228>
 8004faa:	2301      	movs	r3, #1
 8004fac:	e000      	b.n	8004fb0 <HAL_GPIO_Init+0x228>
 8004fae:	2300      	movs	r3, #0
 8004fb0:	69fa      	ldr	r2, [r7, #28]
 8004fb2:	f002 0203 	and.w	r2, r2, #3
 8004fb6:	0092      	lsls	r2, r2, #2
 8004fb8:	4093      	lsls	r3, r2
 8004fba:	69ba      	ldr	r2, [r7, #24]
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004fc0:	4935      	ldr	r1, [pc, #212]	@ (8005098 <HAL_GPIO_Init+0x310>)
 8004fc2:	69fb      	ldr	r3, [r7, #28]
 8004fc4:	089b      	lsrs	r3, r3, #2
 8004fc6:	3302      	adds	r3, #2
 8004fc8:	69ba      	ldr	r2, [r7, #24]
 8004fca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004fce:	4b3b      	ldr	r3, [pc, #236]	@ (80050bc <HAL_GPIO_Init+0x334>)
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	43db      	mvns	r3, r3
 8004fd8:	69ba      	ldr	r2, [r7, #24]
 8004fda:	4013      	ands	r3, r2
 8004fdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d003      	beq.n	8004ff2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004fea:	69ba      	ldr	r2, [r7, #24]
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004ff2:	4a32      	ldr	r2, [pc, #200]	@ (80050bc <HAL_GPIO_Init+0x334>)
 8004ff4:	69bb      	ldr	r3, [r7, #24]
 8004ff6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004ff8:	4b30      	ldr	r3, [pc, #192]	@ (80050bc <HAL_GPIO_Init+0x334>)
 8004ffa:	68db      	ldr	r3, [r3, #12]
 8004ffc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	43db      	mvns	r3, r3
 8005002:	69ba      	ldr	r2, [r7, #24]
 8005004:	4013      	ands	r3, r2
 8005006:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005010:	2b00      	cmp	r3, #0
 8005012:	d003      	beq.n	800501c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005014:	69ba      	ldr	r2, [r7, #24]
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	4313      	orrs	r3, r2
 800501a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800501c:	4a27      	ldr	r2, [pc, #156]	@ (80050bc <HAL_GPIO_Init+0x334>)
 800501e:	69bb      	ldr	r3, [r7, #24]
 8005020:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005022:	4b26      	ldr	r3, [pc, #152]	@ (80050bc <HAL_GPIO_Init+0x334>)
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	43db      	mvns	r3, r3
 800502c:	69ba      	ldr	r2, [r7, #24]
 800502e:	4013      	ands	r3, r2
 8005030:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800503a:	2b00      	cmp	r3, #0
 800503c:	d003      	beq.n	8005046 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800503e:	69ba      	ldr	r2, [r7, #24]
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	4313      	orrs	r3, r2
 8005044:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005046:	4a1d      	ldr	r2, [pc, #116]	@ (80050bc <HAL_GPIO_Init+0x334>)
 8005048:	69bb      	ldr	r3, [r7, #24]
 800504a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800504c:	4b1b      	ldr	r3, [pc, #108]	@ (80050bc <HAL_GPIO_Init+0x334>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	43db      	mvns	r3, r3
 8005056:	69ba      	ldr	r2, [r7, #24]
 8005058:	4013      	ands	r3, r2
 800505a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005064:	2b00      	cmp	r3, #0
 8005066:	d003      	beq.n	8005070 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005068:	69ba      	ldr	r2, [r7, #24]
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	4313      	orrs	r3, r2
 800506e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005070:	4a12      	ldr	r2, [pc, #72]	@ (80050bc <HAL_GPIO_Init+0x334>)
 8005072:	69bb      	ldr	r3, [r7, #24]
 8005074:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005076:	69fb      	ldr	r3, [r7, #28]
 8005078:	3301      	adds	r3, #1
 800507a:	61fb      	str	r3, [r7, #28]
 800507c:	69fb      	ldr	r3, [r7, #28]
 800507e:	2b0f      	cmp	r3, #15
 8005080:	f67f ae90 	bls.w	8004da4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005084:	bf00      	nop
 8005086:	bf00      	nop
 8005088:	3724      	adds	r7, #36	@ 0x24
 800508a:	46bd      	mov	sp, r7
 800508c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005090:	4770      	bx	lr
 8005092:	bf00      	nop
 8005094:	40023800 	.word	0x40023800
 8005098:	40013800 	.word	0x40013800
 800509c:	40020000 	.word	0x40020000
 80050a0:	40020400 	.word	0x40020400
 80050a4:	40020800 	.word	0x40020800
 80050a8:	40020c00 	.word	0x40020c00
 80050ac:	40021000 	.word	0x40021000
 80050b0:	40021400 	.word	0x40021400
 80050b4:	40021800 	.word	0x40021800
 80050b8:	40021c00 	.word	0x40021c00
 80050bc:	40013c00 	.word	0x40013c00

080050c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b085      	sub	sp, #20
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
 80050c8:	460b      	mov	r3, r1
 80050ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	691a      	ldr	r2, [r3, #16]
 80050d0:	887b      	ldrh	r3, [r7, #2]
 80050d2:	4013      	ands	r3, r2
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d002      	beq.n	80050de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80050d8:	2301      	movs	r3, #1
 80050da:	73fb      	strb	r3, [r7, #15]
 80050dc:	e001      	b.n	80050e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80050de:	2300      	movs	r3, #0
 80050e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80050e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	3714      	adds	r7, #20
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr

080050f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b083      	sub	sp, #12
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
 80050f8:	460b      	mov	r3, r1
 80050fa:	807b      	strh	r3, [r7, #2]
 80050fc:	4613      	mov	r3, r2
 80050fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005100:	787b      	ldrb	r3, [r7, #1]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d003      	beq.n	800510e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005106:	887a      	ldrh	r2, [r7, #2]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800510c:	e003      	b.n	8005116 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800510e:	887b      	ldrh	r3, [r7, #2]
 8005110:	041a      	lsls	r2, r3, #16
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	619a      	str	r2, [r3, #24]
}
 8005116:	bf00      	nop
 8005118:	370c      	adds	r7, #12
 800511a:	46bd      	mov	sp, r7
 800511c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005120:	4770      	bx	lr

08005122 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005122:	b480      	push	{r7}
 8005124:	b085      	sub	sp, #20
 8005126:	af00      	add	r7, sp, #0
 8005128:	6078      	str	r0, [r7, #4]
 800512a:	460b      	mov	r3, r1
 800512c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	695b      	ldr	r3, [r3, #20]
 8005132:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005134:	887a      	ldrh	r2, [r7, #2]
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	4013      	ands	r3, r2
 800513a:	041a      	lsls	r2, r3, #16
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	43d9      	mvns	r1, r3
 8005140:	887b      	ldrh	r3, [r7, #2]
 8005142:	400b      	ands	r3, r1
 8005144:	431a      	orrs	r2, r3
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	619a      	str	r2, [r3, #24]
}
 800514a:	bf00      	nop
 800514c:	3714      	adds	r7, #20
 800514e:	46bd      	mov	sp, r7
 8005150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005154:	4770      	bx	lr
	...

08005158 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b084      	sub	sp, #16
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d101      	bne.n	800516a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	e12b      	b.n	80053c2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005170:	b2db      	uxtb	r3, r3
 8005172:	2b00      	cmp	r3, #0
 8005174:	d106      	bne.n	8005184 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2200      	movs	r2, #0
 800517a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f7fe fc6c 	bl	8003a5c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2224      	movs	r2, #36	@ 0x24
 8005188:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	681a      	ldr	r2, [r3, #0]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f022 0201 	bic.w	r2, r2, #1
 800519a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	681a      	ldr	r2, [r3, #0]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80051aa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80051ba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80051bc:	f001 fc48 	bl	8006a50 <HAL_RCC_GetPCLK1Freq>
 80051c0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	4a81      	ldr	r2, [pc, #516]	@ (80053cc <HAL_I2C_Init+0x274>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d807      	bhi.n	80051dc <HAL_I2C_Init+0x84>
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	4a80      	ldr	r2, [pc, #512]	@ (80053d0 <HAL_I2C_Init+0x278>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	bf94      	ite	ls
 80051d4:	2301      	movls	r3, #1
 80051d6:	2300      	movhi	r3, #0
 80051d8:	b2db      	uxtb	r3, r3
 80051da:	e006      	b.n	80051ea <HAL_I2C_Init+0x92>
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	4a7d      	ldr	r2, [pc, #500]	@ (80053d4 <HAL_I2C_Init+0x27c>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	bf94      	ite	ls
 80051e4:	2301      	movls	r3, #1
 80051e6:	2300      	movhi	r3, #0
 80051e8:	b2db      	uxtb	r3, r3
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d001      	beq.n	80051f2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e0e7      	b.n	80053c2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	4a78      	ldr	r2, [pc, #480]	@ (80053d8 <HAL_I2C_Init+0x280>)
 80051f6:	fba2 2303 	umull	r2, r3, r2, r3
 80051fa:	0c9b      	lsrs	r3, r3, #18
 80051fc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	68ba      	ldr	r2, [r7, #8]
 800520e:	430a      	orrs	r2, r1
 8005210:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	6a1b      	ldr	r3, [r3, #32]
 8005218:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	4a6a      	ldr	r2, [pc, #424]	@ (80053cc <HAL_I2C_Init+0x274>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d802      	bhi.n	800522c <HAL_I2C_Init+0xd4>
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	3301      	adds	r3, #1
 800522a:	e009      	b.n	8005240 <HAL_I2C_Init+0xe8>
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005232:	fb02 f303 	mul.w	r3, r2, r3
 8005236:	4a69      	ldr	r2, [pc, #420]	@ (80053dc <HAL_I2C_Init+0x284>)
 8005238:	fba2 2303 	umull	r2, r3, r2, r3
 800523c:	099b      	lsrs	r3, r3, #6
 800523e:	3301      	adds	r3, #1
 8005240:	687a      	ldr	r2, [r7, #4]
 8005242:	6812      	ldr	r2, [r2, #0]
 8005244:	430b      	orrs	r3, r1
 8005246:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	69db      	ldr	r3, [r3, #28]
 800524e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005252:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	495c      	ldr	r1, [pc, #368]	@ (80053cc <HAL_I2C_Init+0x274>)
 800525c:	428b      	cmp	r3, r1
 800525e:	d819      	bhi.n	8005294 <HAL_I2C_Init+0x13c>
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	1e59      	subs	r1, r3, #1
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	005b      	lsls	r3, r3, #1
 800526a:	fbb1 f3f3 	udiv	r3, r1, r3
 800526e:	1c59      	adds	r1, r3, #1
 8005270:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005274:	400b      	ands	r3, r1
 8005276:	2b00      	cmp	r3, #0
 8005278:	d00a      	beq.n	8005290 <HAL_I2C_Init+0x138>
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	1e59      	subs	r1, r3, #1
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	005b      	lsls	r3, r3, #1
 8005284:	fbb1 f3f3 	udiv	r3, r1, r3
 8005288:	3301      	adds	r3, #1
 800528a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800528e:	e051      	b.n	8005334 <HAL_I2C_Init+0x1dc>
 8005290:	2304      	movs	r3, #4
 8005292:	e04f      	b.n	8005334 <HAL_I2C_Init+0x1dc>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d111      	bne.n	80052c0 <HAL_I2C_Init+0x168>
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	1e58      	subs	r0, r3, #1
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6859      	ldr	r1, [r3, #4]
 80052a4:	460b      	mov	r3, r1
 80052a6:	005b      	lsls	r3, r3, #1
 80052a8:	440b      	add	r3, r1
 80052aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80052ae:	3301      	adds	r3, #1
 80052b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	bf0c      	ite	eq
 80052b8:	2301      	moveq	r3, #1
 80052ba:	2300      	movne	r3, #0
 80052bc:	b2db      	uxtb	r3, r3
 80052be:	e012      	b.n	80052e6 <HAL_I2C_Init+0x18e>
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	1e58      	subs	r0, r3, #1
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6859      	ldr	r1, [r3, #4]
 80052c8:	460b      	mov	r3, r1
 80052ca:	009b      	lsls	r3, r3, #2
 80052cc:	440b      	add	r3, r1
 80052ce:	0099      	lsls	r1, r3, #2
 80052d0:	440b      	add	r3, r1
 80052d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80052d6:	3301      	adds	r3, #1
 80052d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052dc:	2b00      	cmp	r3, #0
 80052de:	bf0c      	ite	eq
 80052e0:	2301      	moveq	r3, #1
 80052e2:	2300      	movne	r3, #0
 80052e4:	b2db      	uxtb	r3, r3
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d001      	beq.n	80052ee <HAL_I2C_Init+0x196>
 80052ea:	2301      	movs	r3, #1
 80052ec:	e022      	b.n	8005334 <HAL_I2C_Init+0x1dc>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	689b      	ldr	r3, [r3, #8]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d10e      	bne.n	8005314 <HAL_I2C_Init+0x1bc>
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	1e58      	subs	r0, r3, #1
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6859      	ldr	r1, [r3, #4]
 80052fe:	460b      	mov	r3, r1
 8005300:	005b      	lsls	r3, r3, #1
 8005302:	440b      	add	r3, r1
 8005304:	fbb0 f3f3 	udiv	r3, r0, r3
 8005308:	3301      	adds	r3, #1
 800530a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800530e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005312:	e00f      	b.n	8005334 <HAL_I2C_Init+0x1dc>
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	1e58      	subs	r0, r3, #1
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6859      	ldr	r1, [r3, #4]
 800531c:	460b      	mov	r3, r1
 800531e:	009b      	lsls	r3, r3, #2
 8005320:	440b      	add	r3, r1
 8005322:	0099      	lsls	r1, r3, #2
 8005324:	440b      	add	r3, r1
 8005326:	fbb0 f3f3 	udiv	r3, r0, r3
 800532a:	3301      	adds	r3, #1
 800532c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005330:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005334:	6879      	ldr	r1, [r7, #4]
 8005336:	6809      	ldr	r1, [r1, #0]
 8005338:	4313      	orrs	r3, r2
 800533a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	69da      	ldr	r2, [r3, #28]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6a1b      	ldr	r3, [r3, #32]
 800534e:	431a      	orrs	r2, r3
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	430a      	orrs	r2, r1
 8005356:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	689b      	ldr	r3, [r3, #8]
 800535e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005362:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005366:	687a      	ldr	r2, [r7, #4]
 8005368:	6911      	ldr	r1, [r2, #16]
 800536a:	687a      	ldr	r2, [r7, #4]
 800536c:	68d2      	ldr	r2, [r2, #12]
 800536e:	4311      	orrs	r1, r2
 8005370:	687a      	ldr	r2, [r7, #4]
 8005372:	6812      	ldr	r2, [r2, #0]
 8005374:	430b      	orrs	r3, r1
 8005376:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	68db      	ldr	r3, [r3, #12]
 800537e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	695a      	ldr	r2, [r3, #20]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	699b      	ldr	r3, [r3, #24]
 800538a:	431a      	orrs	r2, r3
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	430a      	orrs	r2, r1
 8005392:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	681a      	ldr	r2, [r3, #0]
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f042 0201 	orr.w	r2, r2, #1
 80053a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2200      	movs	r2, #0
 80053a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2220      	movs	r2, #32
 80053ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2200      	movs	r2, #0
 80053b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2200      	movs	r2, #0
 80053bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80053c0:	2300      	movs	r3, #0
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3710      	adds	r7, #16
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}
 80053ca:	bf00      	nop
 80053cc:	000186a0 	.word	0x000186a0
 80053d0:	001e847f 	.word	0x001e847f
 80053d4:	003d08ff 	.word	0x003d08ff
 80053d8:	431bde83 	.word	0x431bde83
 80053dc:	10624dd3 	.word	0x10624dd3

080053e0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b088      	sub	sp, #32
 80053e4:	af02      	add	r7, sp, #8
 80053e6:	60f8      	str	r0, [r7, #12]
 80053e8:	4608      	mov	r0, r1
 80053ea:	4611      	mov	r1, r2
 80053ec:	461a      	mov	r2, r3
 80053ee:	4603      	mov	r3, r0
 80053f0:	817b      	strh	r3, [r7, #10]
 80053f2:	460b      	mov	r3, r1
 80053f4:	813b      	strh	r3, [r7, #8]
 80053f6:	4613      	mov	r3, r2
 80053f8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80053fa:	f7fe fef1 	bl	80041e0 <HAL_GetTick>
 80053fe:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005406:	b2db      	uxtb	r3, r3
 8005408:	2b20      	cmp	r3, #32
 800540a:	f040 80d9 	bne.w	80055c0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800540e:	697b      	ldr	r3, [r7, #20]
 8005410:	9300      	str	r3, [sp, #0]
 8005412:	2319      	movs	r3, #25
 8005414:	2201      	movs	r2, #1
 8005416:	496d      	ldr	r1, [pc, #436]	@ (80055cc <HAL_I2C_Mem_Write+0x1ec>)
 8005418:	68f8      	ldr	r0, [r7, #12]
 800541a:	f000 fc8b 	bl	8005d34 <I2C_WaitOnFlagUntilTimeout>
 800541e:	4603      	mov	r3, r0
 8005420:	2b00      	cmp	r3, #0
 8005422:	d001      	beq.n	8005428 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005424:	2302      	movs	r3, #2
 8005426:	e0cc      	b.n	80055c2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800542e:	2b01      	cmp	r3, #1
 8005430:	d101      	bne.n	8005436 <HAL_I2C_Mem_Write+0x56>
 8005432:	2302      	movs	r3, #2
 8005434:	e0c5      	b.n	80055c2 <HAL_I2C_Mem_Write+0x1e2>
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	2201      	movs	r2, #1
 800543a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f003 0301 	and.w	r3, r3, #1
 8005448:	2b01      	cmp	r3, #1
 800544a:	d007      	beq.n	800545c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	681a      	ldr	r2, [r3, #0]
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f042 0201 	orr.w	r2, r2, #1
 800545a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	681a      	ldr	r2, [r3, #0]
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800546a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2221      	movs	r2, #33	@ 0x21
 8005470:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2240      	movs	r2, #64	@ 0x40
 8005478:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2200      	movs	r2, #0
 8005480:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	6a3a      	ldr	r2, [r7, #32]
 8005486:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800548c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005492:	b29a      	uxth	r2, r3
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	4a4d      	ldr	r2, [pc, #308]	@ (80055d0 <HAL_I2C_Mem_Write+0x1f0>)
 800549c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800549e:	88f8      	ldrh	r0, [r7, #6]
 80054a0:	893a      	ldrh	r2, [r7, #8]
 80054a2:	8979      	ldrh	r1, [r7, #10]
 80054a4:	697b      	ldr	r3, [r7, #20]
 80054a6:	9301      	str	r3, [sp, #4]
 80054a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054aa:	9300      	str	r3, [sp, #0]
 80054ac:	4603      	mov	r3, r0
 80054ae:	68f8      	ldr	r0, [r7, #12]
 80054b0:	f000 fac2 	bl	8005a38 <I2C_RequestMemoryWrite>
 80054b4:	4603      	mov	r3, r0
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d052      	beq.n	8005560 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80054ba:	2301      	movs	r3, #1
 80054bc:	e081      	b.n	80055c2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80054be:	697a      	ldr	r2, [r7, #20]
 80054c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80054c2:	68f8      	ldr	r0, [r7, #12]
 80054c4:	f000 fd50 	bl	8005f68 <I2C_WaitOnTXEFlagUntilTimeout>
 80054c8:	4603      	mov	r3, r0
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d00d      	beq.n	80054ea <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054d2:	2b04      	cmp	r3, #4
 80054d4:	d107      	bne.n	80054e6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054e4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	e06b      	b.n	80055c2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054ee:	781a      	ldrb	r2, [r3, #0]
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054fa:	1c5a      	adds	r2, r3, #1
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005504:	3b01      	subs	r3, #1
 8005506:	b29a      	uxth	r2, r3
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005510:	b29b      	uxth	r3, r3
 8005512:	3b01      	subs	r3, #1
 8005514:	b29a      	uxth	r2, r3
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	695b      	ldr	r3, [r3, #20]
 8005520:	f003 0304 	and.w	r3, r3, #4
 8005524:	2b04      	cmp	r3, #4
 8005526:	d11b      	bne.n	8005560 <HAL_I2C_Mem_Write+0x180>
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800552c:	2b00      	cmp	r3, #0
 800552e:	d017      	beq.n	8005560 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005534:	781a      	ldrb	r2, [r3, #0]
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005540:	1c5a      	adds	r2, r3, #1
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800554a:	3b01      	subs	r3, #1
 800554c:	b29a      	uxth	r2, r3
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005556:	b29b      	uxth	r3, r3
 8005558:	3b01      	subs	r3, #1
 800555a:	b29a      	uxth	r2, r3
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005564:	2b00      	cmp	r3, #0
 8005566:	d1aa      	bne.n	80054be <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005568:	697a      	ldr	r2, [r7, #20]
 800556a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800556c:	68f8      	ldr	r0, [r7, #12]
 800556e:	f000 fd43 	bl	8005ff8 <I2C_WaitOnBTFFlagUntilTimeout>
 8005572:	4603      	mov	r3, r0
 8005574:	2b00      	cmp	r3, #0
 8005576:	d00d      	beq.n	8005594 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800557c:	2b04      	cmp	r3, #4
 800557e:	d107      	bne.n	8005590 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800558e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005590:	2301      	movs	r3, #1
 8005592:	e016      	b.n	80055c2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	681a      	ldr	r2, [r3, #0]
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	2220      	movs	r2, #32
 80055a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2200      	movs	r2, #0
 80055b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	2200      	movs	r2, #0
 80055b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80055bc:	2300      	movs	r3, #0
 80055be:	e000      	b.n	80055c2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80055c0:	2302      	movs	r3, #2
  }
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3718      	adds	r7, #24
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}
 80055ca:	bf00      	nop
 80055cc:	00100002 	.word	0x00100002
 80055d0:	ffff0000 	.word	0xffff0000

080055d4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b08c      	sub	sp, #48	@ 0x30
 80055d8:	af02      	add	r7, sp, #8
 80055da:	60f8      	str	r0, [r7, #12]
 80055dc:	4608      	mov	r0, r1
 80055de:	4611      	mov	r1, r2
 80055e0:	461a      	mov	r2, r3
 80055e2:	4603      	mov	r3, r0
 80055e4:	817b      	strh	r3, [r7, #10]
 80055e6:	460b      	mov	r3, r1
 80055e8:	813b      	strh	r3, [r7, #8]
 80055ea:	4613      	mov	r3, r2
 80055ec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80055ee:	f7fe fdf7 	bl	80041e0 <HAL_GetTick>
 80055f2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055fa:	b2db      	uxtb	r3, r3
 80055fc:	2b20      	cmp	r3, #32
 80055fe:	f040 8214 	bne.w	8005a2a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005604:	9300      	str	r3, [sp, #0]
 8005606:	2319      	movs	r3, #25
 8005608:	2201      	movs	r2, #1
 800560a:	497b      	ldr	r1, [pc, #492]	@ (80057f8 <HAL_I2C_Mem_Read+0x224>)
 800560c:	68f8      	ldr	r0, [r7, #12]
 800560e:	f000 fb91 	bl	8005d34 <I2C_WaitOnFlagUntilTimeout>
 8005612:	4603      	mov	r3, r0
 8005614:	2b00      	cmp	r3, #0
 8005616:	d001      	beq.n	800561c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005618:	2302      	movs	r3, #2
 800561a:	e207      	b.n	8005a2c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005622:	2b01      	cmp	r3, #1
 8005624:	d101      	bne.n	800562a <HAL_I2C_Mem_Read+0x56>
 8005626:	2302      	movs	r3, #2
 8005628:	e200      	b.n	8005a2c <HAL_I2C_Mem_Read+0x458>
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2201      	movs	r2, #1
 800562e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f003 0301 	and.w	r3, r3, #1
 800563c:	2b01      	cmp	r3, #1
 800563e:	d007      	beq.n	8005650 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	681a      	ldr	r2, [r3, #0]
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f042 0201 	orr.w	r2, r2, #1
 800564e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681a      	ldr	r2, [r3, #0]
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800565e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2222      	movs	r2, #34	@ 0x22
 8005664:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2240      	movs	r2, #64	@ 0x40
 800566c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2200      	movs	r2, #0
 8005674:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800567a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005680:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005686:	b29a      	uxth	r2, r3
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	4a5b      	ldr	r2, [pc, #364]	@ (80057fc <HAL_I2C_Mem_Read+0x228>)
 8005690:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005692:	88f8      	ldrh	r0, [r7, #6]
 8005694:	893a      	ldrh	r2, [r7, #8]
 8005696:	8979      	ldrh	r1, [r7, #10]
 8005698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800569a:	9301      	str	r3, [sp, #4]
 800569c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800569e:	9300      	str	r3, [sp, #0]
 80056a0:	4603      	mov	r3, r0
 80056a2:	68f8      	ldr	r0, [r7, #12]
 80056a4:	f000 fa5e 	bl	8005b64 <I2C_RequestMemoryRead>
 80056a8:	4603      	mov	r3, r0
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d001      	beq.n	80056b2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80056ae:	2301      	movs	r3, #1
 80056b0:	e1bc      	b.n	8005a2c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d113      	bne.n	80056e2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056ba:	2300      	movs	r3, #0
 80056bc:	623b      	str	r3, [r7, #32]
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	695b      	ldr	r3, [r3, #20]
 80056c4:	623b      	str	r3, [r7, #32]
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	699b      	ldr	r3, [r3, #24]
 80056cc:	623b      	str	r3, [r7, #32]
 80056ce:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	681a      	ldr	r2, [r3, #0]
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056de:	601a      	str	r2, [r3, #0]
 80056e0:	e190      	b.n	8005a04 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056e6:	2b01      	cmp	r3, #1
 80056e8:	d11b      	bne.n	8005722 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	681a      	ldr	r2, [r3, #0]
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056f8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056fa:	2300      	movs	r3, #0
 80056fc:	61fb      	str	r3, [r7, #28]
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	695b      	ldr	r3, [r3, #20]
 8005704:	61fb      	str	r3, [r7, #28]
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	699b      	ldr	r3, [r3, #24]
 800570c:	61fb      	str	r3, [r7, #28]
 800570e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	681a      	ldr	r2, [r3, #0]
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800571e:	601a      	str	r2, [r3, #0]
 8005720:	e170      	b.n	8005a04 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005726:	2b02      	cmp	r3, #2
 8005728:	d11b      	bne.n	8005762 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005738:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	681a      	ldr	r2, [r3, #0]
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005748:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800574a:	2300      	movs	r3, #0
 800574c:	61bb      	str	r3, [r7, #24]
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	695b      	ldr	r3, [r3, #20]
 8005754:	61bb      	str	r3, [r7, #24]
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	699b      	ldr	r3, [r3, #24]
 800575c:	61bb      	str	r3, [r7, #24]
 800575e:	69bb      	ldr	r3, [r7, #24]
 8005760:	e150      	b.n	8005a04 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005762:	2300      	movs	r3, #0
 8005764:	617b      	str	r3, [r7, #20]
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	695b      	ldr	r3, [r3, #20]
 800576c:	617b      	str	r3, [r7, #20]
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	699b      	ldr	r3, [r3, #24]
 8005774:	617b      	str	r3, [r7, #20]
 8005776:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005778:	e144      	b.n	8005a04 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800577e:	2b03      	cmp	r3, #3
 8005780:	f200 80f1 	bhi.w	8005966 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005788:	2b01      	cmp	r3, #1
 800578a:	d123      	bne.n	80057d4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800578c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800578e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005790:	68f8      	ldr	r0, [r7, #12]
 8005792:	f000 fc79 	bl	8006088 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005796:	4603      	mov	r3, r0
 8005798:	2b00      	cmp	r3, #0
 800579a:	d001      	beq.n	80057a0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800579c:	2301      	movs	r3, #1
 800579e:	e145      	b.n	8005a2c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	691a      	ldr	r2, [r3, #16]
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057aa:	b2d2      	uxtb	r2, r2
 80057ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057b2:	1c5a      	adds	r2, r3, #1
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057bc:	3b01      	subs	r3, #1
 80057be:	b29a      	uxth	r2, r3
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057c8:	b29b      	uxth	r3, r3
 80057ca:	3b01      	subs	r3, #1
 80057cc:	b29a      	uxth	r2, r3
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80057d2:	e117      	b.n	8005a04 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057d8:	2b02      	cmp	r3, #2
 80057da:	d14e      	bne.n	800587a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80057dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057de:	9300      	str	r3, [sp, #0]
 80057e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057e2:	2200      	movs	r2, #0
 80057e4:	4906      	ldr	r1, [pc, #24]	@ (8005800 <HAL_I2C_Mem_Read+0x22c>)
 80057e6:	68f8      	ldr	r0, [r7, #12]
 80057e8:	f000 faa4 	bl	8005d34 <I2C_WaitOnFlagUntilTimeout>
 80057ec:	4603      	mov	r3, r0
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d008      	beq.n	8005804 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80057f2:	2301      	movs	r3, #1
 80057f4:	e11a      	b.n	8005a2c <HAL_I2C_Mem_Read+0x458>
 80057f6:	bf00      	nop
 80057f8:	00100002 	.word	0x00100002
 80057fc:	ffff0000 	.word	0xffff0000
 8005800:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	681a      	ldr	r2, [r3, #0]
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005812:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	691a      	ldr	r2, [r3, #16]
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800581e:	b2d2      	uxtb	r2, r2
 8005820:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005826:	1c5a      	adds	r2, r3, #1
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005830:	3b01      	subs	r3, #1
 8005832:	b29a      	uxth	r2, r3
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800583c:	b29b      	uxth	r3, r3
 800583e:	3b01      	subs	r3, #1
 8005840:	b29a      	uxth	r2, r3
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	691a      	ldr	r2, [r3, #16]
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005850:	b2d2      	uxtb	r2, r2
 8005852:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005858:	1c5a      	adds	r2, r3, #1
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005862:	3b01      	subs	r3, #1
 8005864:	b29a      	uxth	r2, r3
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800586e:	b29b      	uxth	r3, r3
 8005870:	3b01      	subs	r3, #1
 8005872:	b29a      	uxth	r2, r3
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005878:	e0c4      	b.n	8005a04 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800587a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800587c:	9300      	str	r3, [sp, #0]
 800587e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005880:	2200      	movs	r2, #0
 8005882:	496c      	ldr	r1, [pc, #432]	@ (8005a34 <HAL_I2C_Mem_Read+0x460>)
 8005884:	68f8      	ldr	r0, [r7, #12]
 8005886:	f000 fa55 	bl	8005d34 <I2C_WaitOnFlagUntilTimeout>
 800588a:	4603      	mov	r3, r0
 800588c:	2b00      	cmp	r3, #0
 800588e:	d001      	beq.n	8005894 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005890:	2301      	movs	r3, #1
 8005892:	e0cb      	b.n	8005a2c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	681a      	ldr	r2, [r3, #0]
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	691a      	ldr	r2, [r3, #16]
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058ae:	b2d2      	uxtb	r2, r2
 80058b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058b6:	1c5a      	adds	r2, r3, #1
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058c0:	3b01      	subs	r3, #1
 80058c2:	b29a      	uxth	r2, r3
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058cc:	b29b      	uxth	r3, r3
 80058ce:	3b01      	subs	r3, #1
 80058d0:	b29a      	uxth	r2, r3
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80058d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058d8:	9300      	str	r3, [sp, #0]
 80058da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058dc:	2200      	movs	r2, #0
 80058de:	4955      	ldr	r1, [pc, #340]	@ (8005a34 <HAL_I2C_Mem_Read+0x460>)
 80058e0:	68f8      	ldr	r0, [r7, #12]
 80058e2:	f000 fa27 	bl	8005d34 <I2C_WaitOnFlagUntilTimeout>
 80058e6:	4603      	mov	r3, r0
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d001      	beq.n	80058f0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80058ec:	2301      	movs	r3, #1
 80058ee:	e09d      	b.n	8005a2c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	681a      	ldr	r2, [r3, #0]
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058fe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	691a      	ldr	r2, [r3, #16]
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800590a:	b2d2      	uxtb	r2, r2
 800590c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005912:	1c5a      	adds	r2, r3, #1
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800591c:	3b01      	subs	r3, #1
 800591e:	b29a      	uxth	r2, r3
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005928:	b29b      	uxth	r3, r3
 800592a:	3b01      	subs	r3, #1
 800592c:	b29a      	uxth	r2, r3
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	691a      	ldr	r2, [r3, #16]
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800593c:	b2d2      	uxtb	r2, r2
 800593e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005944:	1c5a      	adds	r2, r3, #1
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800594e:	3b01      	subs	r3, #1
 8005950:	b29a      	uxth	r2, r3
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800595a:	b29b      	uxth	r3, r3
 800595c:	3b01      	subs	r3, #1
 800595e:	b29a      	uxth	r2, r3
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005964:	e04e      	b.n	8005a04 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005966:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005968:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800596a:	68f8      	ldr	r0, [r7, #12]
 800596c:	f000 fb8c 	bl	8006088 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005970:	4603      	mov	r3, r0
 8005972:	2b00      	cmp	r3, #0
 8005974:	d001      	beq.n	800597a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	e058      	b.n	8005a2c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	691a      	ldr	r2, [r3, #16]
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005984:	b2d2      	uxtb	r2, r2
 8005986:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800598c:	1c5a      	adds	r2, r3, #1
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005996:	3b01      	subs	r3, #1
 8005998:	b29a      	uxth	r2, r3
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059a2:	b29b      	uxth	r3, r3
 80059a4:	3b01      	subs	r3, #1
 80059a6:	b29a      	uxth	r2, r3
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	695b      	ldr	r3, [r3, #20]
 80059b2:	f003 0304 	and.w	r3, r3, #4
 80059b6:	2b04      	cmp	r3, #4
 80059b8:	d124      	bne.n	8005a04 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059be:	2b03      	cmp	r3, #3
 80059c0:	d107      	bne.n	80059d2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	681a      	ldr	r2, [r3, #0]
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059d0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	691a      	ldr	r2, [r3, #16]
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059dc:	b2d2      	uxtb	r2, r2
 80059de:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059e4:	1c5a      	adds	r2, r3, #1
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059ee:	3b01      	subs	r3, #1
 80059f0:	b29a      	uxth	r2, r3
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059fa:	b29b      	uxth	r3, r3
 80059fc:	3b01      	subs	r3, #1
 80059fe:	b29a      	uxth	r2, r3
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	f47f aeb6 	bne.w	800577a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2220      	movs	r2, #32
 8005a12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	2200      	movs	r2, #0
 8005a22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005a26:	2300      	movs	r3, #0
 8005a28:	e000      	b.n	8005a2c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005a2a:	2302      	movs	r3, #2
  }
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	3728      	adds	r7, #40	@ 0x28
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}
 8005a34:	00010004 	.word	0x00010004

08005a38 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b088      	sub	sp, #32
 8005a3c:	af02      	add	r7, sp, #8
 8005a3e:	60f8      	str	r0, [r7, #12]
 8005a40:	4608      	mov	r0, r1
 8005a42:	4611      	mov	r1, r2
 8005a44:	461a      	mov	r2, r3
 8005a46:	4603      	mov	r3, r0
 8005a48:	817b      	strh	r3, [r7, #10]
 8005a4a:	460b      	mov	r3, r1
 8005a4c:	813b      	strh	r3, [r7, #8]
 8005a4e:	4613      	mov	r3, r2
 8005a50:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	681a      	ldr	r2, [r3, #0]
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a60:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a64:	9300      	str	r3, [sp, #0]
 8005a66:	6a3b      	ldr	r3, [r7, #32]
 8005a68:	2200      	movs	r2, #0
 8005a6a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005a6e:	68f8      	ldr	r0, [r7, #12]
 8005a70:	f000 f960 	bl	8005d34 <I2C_WaitOnFlagUntilTimeout>
 8005a74:	4603      	mov	r3, r0
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d00d      	beq.n	8005a96 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a88:	d103      	bne.n	8005a92 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005a90:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005a92:	2303      	movs	r3, #3
 8005a94:	e05f      	b.n	8005b56 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005a96:	897b      	ldrh	r3, [r7, #10]
 8005a98:	b2db      	uxtb	r3, r3
 8005a9a:	461a      	mov	r2, r3
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005aa4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aa8:	6a3a      	ldr	r2, [r7, #32]
 8005aaa:	492d      	ldr	r1, [pc, #180]	@ (8005b60 <I2C_RequestMemoryWrite+0x128>)
 8005aac:	68f8      	ldr	r0, [r7, #12]
 8005aae:	f000 f9bb 	bl	8005e28 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d001      	beq.n	8005abc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	e04c      	b.n	8005b56 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005abc:	2300      	movs	r3, #0
 8005abe:	617b      	str	r3, [r7, #20]
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	695b      	ldr	r3, [r3, #20]
 8005ac6:	617b      	str	r3, [r7, #20]
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	699b      	ldr	r3, [r3, #24]
 8005ace:	617b      	str	r3, [r7, #20]
 8005ad0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ad2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ad4:	6a39      	ldr	r1, [r7, #32]
 8005ad6:	68f8      	ldr	r0, [r7, #12]
 8005ad8:	f000 fa46 	bl	8005f68 <I2C_WaitOnTXEFlagUntilTimeout>
 8005adc:	4603      	mov	r3, r0
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d00d      	beq.n	8005afe <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ae6:	2b04      	cmp	r3, #4
 8005ae8:	d107      	bne.n	8005afa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	681a      	ldr	r2, [r3, #0]
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005af8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	e02b      	b.n	8005b56 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005afe:	88fb      	ldrh	r3, [r7, #6]
 8005b00:	2b01      	cmp	r3, #1
 8005b02:	d105      	bne.n	8005b10 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005b04:	893b      	ldrh	r3, [r7, #8]
 8005b06:	b2da      	uxtb	r2, r3
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	611a      	str	r2, [r3, #16]
 8005b0e:	e021      	b.n	8005b54 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005b10:	893b      	ldrh	r3, [r7, #8]
 8005b12:	0a1b      	lsrs	r3, r3, #8
 8005b14:	b29b      	uxth	r3, r3
 8005b16:	b2da      	uxtb	r2, r3
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b20:	6a39      	ldr	r1, [r7, #32]
 8005b22:	68f8      	ldr	r0, [r7, #12]
 8005b24:	f000 fa20 	bl	8005f68 <I2C_WaitOnTXEFlagUntilTimeout>
 8005b28:	4603      	mov	r3, r0
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d00d      	beq.n	8005b4a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b32:	2b04      	cmp	r3, #4
 8005b34:	d107      	bne.n	8005b46 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b44:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005b46:	2301      	movs	r3, #1
 8005b48:	e005      	b.n	8005b56 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005b4a:	893b      	ldrh	r3, [r7, #8]
 8005b4c:	b2da      	uxtb	r2, r3
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005b54:	2300      	movs	r3, #0
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3718      	adds	r7, #24
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}
 8005b5e:	bf00      	nop
 8005b60:	00010002 	.word	0x00010002

08005b64 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b088      	sub	sp, #32
 8005b68:	af02      	add	r7, sp, #8
 8005b6a:	60f8      	str	r0, [r7, #12]
 8005b6c:	4608      	mov	r0, r1
 8005b6e:	4611      	mov	r1, r2
 8005b70:	461a      	mov	r2, r3
 8005b72:	4603      	mov	r3, r0
 8005b74:	817b      	strh	r3, [r7, #10]
 8005b76:	460b      	mov	r3, r1
 8005b78:	813b      	strh	r3, [r7, #8]
 8005b7a:	4613      	mov	r3, r2
 8005b7c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005b8c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	681a      	ldr	r2, [r3, #0]
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005b9c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba0:	9300      	str	r3, [sp, #0]
 8005ba2:	6a3b      	ldr	r3, [r7, #32]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005baa:	68f8      	ldr	r0, [r7, #12]
 8005bac:	f000 f8c2 	bl	8005d34 <I2C_WaitOnFlagUntilTimeout>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d00d      	beq.n	8005bd2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bc0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005bc4:	d103      	bne.n	8005bce <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005bcc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005bce:	2303      	movs	r3, #3
 8005bd0:	e0aa      	b.n	8005d28 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005bd2:	897b      	ldrh	r3, [r7, #10]
 8005bd4:	b2db      	uxtb	r3, r3
 8005bd6:	461a      	mov	r2, r3
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005be0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be4:	6a3a      	ldr	r2, [r7, #32]
 8005be6:	4952      	ldr	r1, [pc, #328]	@ (8005d30 <I2C_RequestMemoryRead+0x1cc>)
 8005be8:	68f8      	ldr	r0, [r7, #12]
 8005bea:	f000 f91d 	bl	8005e28 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d001      	beq.n	8005bf8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	e097      	b.n	8005d28 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	617b      	str	r3, [r7, #20]
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	695b      	ldr	r3, [r3, #20]
 8005c02:	617b      	str	r3, [r7, #20]
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	699b      	ldr	r3, [r3, #24]
 8005c0a:	617b      	str	r3, [r7, #20]
 8005c0c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c10:	6a39      	ldr	r1, [r7, #32]
 8005c12:	68f8      	ldr	r0, [r7, #12]
 8005c14:	f000 f9a8 	bl	8005f68 <I2C_WaitOnTXEFlagUntilTimeout>
 8005c18:	4603      	mov	r3, r0
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d00d      	beq.n	8005c3a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c22:	2b04      	cmp	r3, #4
 8005c24:	d107      	bne.n	8005c36 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	681a      	ldr	r2, [r3, #0]
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c34:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005c36:	2301      	movs	r3, #1
 8005c38:	e076      	b.n	8005d28 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005c3a:	88fb      	ldrh	r3, [r7, #6]
 8005c3c:	2b01      	cmp	r3, #1
 8005c3e:	d105      	bne.n	8005c4c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005c40:	893b      	ldrh	r3, [r7, #8]
 8005c42:	b2da      	uxtb	r2, r3
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	611a      	str	r2, [r3, #16]
 8005c4a:	e021      	b.n	8005c90 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005c4c:	893b      	ldrh	r3, [r7, #8]
 8005c4e:	0a1b      	lsrs	r3, r3, #8
 8005c50:	b29b      	uxth	r3, r3
 8005c52:	b2da      	uxtb	r2, r3
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c5c:	6a39      	ldr	r1, [r7, #32]
 8005c5e:	68f8      	ldr	r0, [r7, #12]
 8005c60:	f000 f982 	bl	8005f68 <I2C_WaitOnTXEFlagUntilTimeout>
 8005c64:	4603      	mov	r3, r0
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d00d      	beq.n	8005c86 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c6e:	2b04      	cmp	r3, #4
 8005c70:	d107      	bne.n	8005c82 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	681a      	ldr	r2, [r3, #0]
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c80:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	e050      	b.n	8005d28 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005c86:	893b      	ldrh	r3, [r7, #8]
 8005c88:	b2da      	uxtb	r2, r3
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c92:	6a39      	ldr	r1, [r7, #32]
 8005c94:	68f8      	ldr	r0, [r7, #12]
 8005c96:	f000 f967 	bl	8005f68 <I2C_WaitOnTXEFlagUntilTimeout>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d00d      	beq.n	8005cbc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ca4:	2b04      	cmp	r3, #4
 8005ca6:	d107      	bne.n	8005cb8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	681a      	ldr	r2, [r3, #0]
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005cb6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e035      	b.n	8005d28 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	681a      	ldr	r2, [r3, #0]
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005cca:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cce:	9300      	str	r3, [sp, #0]
 8005cd0:	6a3b      	ldr	r3, [r7, #32]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005cd8:	68f8      	ldr	r0, [r7, #12]
 8005cda:	f000 f82b 	bl	8005d34 <I2C_WaitOnFlagUntilTimeout>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d00d      	beq.n	8005d00 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005cf2:	d103      	bne.n	8005cfc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005cfa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005cfc:	2303      	movs	r3, #3
 8005cfe:	e013      	b.n	8005d28 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005d00:	897b      	ldrh	r3, [r7, #10]
 8005d02:	b2db      	uxtb	r3, r3
 8005d04:	f043 0301 	orr.w	r3, r3, #1
 8005d08:	b2da      	uxtb	r2, r3
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d12:	6a3a      	ldr	r2, [r7, #32]
 8005d14:	4906      	ldr	r1, [pc, #24]	@ (8005d30 <I2C_RequestMemoryRead+0x1cc>)
 8005d16:	68f8      	ldr	r0, [r7, #12]
 8005d18:	f000 f886 	bl	8005e28 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d001      	beq.n	8005d26 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
 8005d24:	e000      	b.n	8005d28 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005d26:	2300      	movs	r3, #0
}
 8005d28:	4618      	mov	r0, r3
 8005d2a:	3718      	adds	r7, #24
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	bd80      	pop	{r7, pc}
 8005d30:	00010002 	.word	0x00010002

08005d34 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b084      	sub	sp, #16
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	60f8      	str	r0, [r7, #12]
 8005d3c:	60b9      	str	r1, [r7, #8]
 8005d3e:	603b      	str	r3, [r7, #0]
 8005d40:	4613      	mov	r3, r2
 8005d42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005d44:	e048      	b.n	8005dd8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d4c:	d044      	beq.n	8005dd8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d4e:	f7fe fa47 	bl	80041e0 <HAL_GetTick>
 8005d52:	4602      	mov	r2, r0
 8005d54:	69bb      	ldr	r3, [r7, #24]
 8005d56:	1ad3      	subs	r3, r2, r3
 8005d58:	683a      	ldr	r2, [r7, #0]
 8005d5a:	429a      	cmp	r2, r3
 8005d5c:	d302      	bcc.n	8005d64 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d139      	bne.n	8005dd8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	0c1b      	lsrs	r3, r3, #16
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	2b01      	cmp	r3, #1
 8005d6c:	d10d      	bne.n	8005d8a <I2C_WaitOnFlagUntilTimeout+0x56>
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	695b      	ldr	r3, [r3, #20]
 8005d74:	43da      	mvns	r2, r3
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	4013      	ands	r3, r2
 8005d7a:	b29b      	uxth	r3, r3
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	bf0c      	ite	eq
 8005d80:	2301      	moveq	r3, #1
 8005d82:	2300      	movne	r3, #0
 8005d84:	b2db      	uxtb	r3, r3
 8005d86:	461a      	mov	r2, r3
 8005d88:	e00c      	b.n	8005da4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	699b      	ldr	r3, [r3, #24]
 8005d90:	43da      	mvns	r2, r3
 8005d92:	68bb      	ldr	r3, [r7, #8]
 8005d94:	4013      	ands	r3, r2
 8005d96:	b29b      	uxth	r3, r3
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	bf0c      	ite	eq
 8005d9c:	2301      	moveq	r3, #1
 8005d9e:	2300      	movne	r3, #0
 8005da0:	b2db      	uxtb	r3, r3
 8005da2:	461a      	mov	r2, r3
 8005da4:	79fb      	ldrb	r3, [r7, #7]
 8005da6:	429a      	cmp	r2, r3
 8005da8:	d116      	bne.n	8005dd8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	2200      	movs	r2, #0
 8005dae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2220      	movs	r2, #32
 8005db4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dc4:	f043 0220 	orr.w	r2, r3, #32
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	e023      	b.n	8005e20 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005dd8:	68bb      	ldr	r3, [r7, #8]
 8005dda:	0c1b      	lsrs	r3, r3, #16
 8005ddc:	b2db      	uxtb	r3, r3
 8005dde:	2b01      	cmp	r3, #1
 8005de0:	d10d      	bne.n	8005dfe <I2C_WaitOnFlagUntilTimeout+0xca>
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	695b      	ldr	r3, [r3, #20]
 8005de8:	43da      	mvns	r2, r3
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	4013      	ands	r3, r2
 8005dee:	b29b      	uxth	r3, r3
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	bf0c      	ite	eq
 8005df4:	2301      	moveq	r3, #1
 8005df6:	2300      	movne	r3, #0
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	461a      	mov	r2, r3
 8005dfc:	e00c      	b.n	8005e18 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	699b      	ldr	r3, [r3, #24]
 8005e04:	43da      	mvns	r2, r3
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	4013      	ands	r3, r2
 8005e0a:	b29b      	uxth	r3, r3
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	bf0c      	ite	eq
 8005e10:	2301      	moveq	r3, #1
 8005e12:	2300      	movne	r3, #0
 8005e14:	b2db      	uxtb	r3, r3
 8005e16:	461a      	mov	r2, r3
 8005e18:	79fb      	ldrb	r3, [r7, #7]
 8005e1a:	429a      	cmp	r2, r3
 8005e1c:	d093      	beq.n	8005d46 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005e1e:	2300      	movs	r3, #0
}
 8005e20:	4618      	mov	r0, r3
 8005e22:	3710      	adds	r7, #16
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bd80      	pop	{r7, pc}

08005e28 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b084      	sub	sp, #16
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	60f8      	str	r0, [r7, #12]
 8005e30:	60b9      	str	r1, [r7, #8]
 8005e32:	607a      	str	r2, [r7, #4]
 8005e34:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005e36:	e071      	b.n	8005f1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	695b      	ldr	r3, [r3, #20]
 8005e3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e46:	d123      	bne.n	8005e90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	681a      	ldr	r2, [r3, #0]
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e56:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005e60:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2200      	movs	r2, #0
 8005e66:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2220      	movs	r2, #32
 8005e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2200      	movs	r2, #0
 8005e74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e7c:	f043 0204 	orr.w	r2, r3, #4
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	2200      	movs	r2, #0
 8005e88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	e067      	b.n	8005f60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e96:	d041      	beq.n	8005f1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e98:	f7fe f9a2 	bl	80041e0 <HAL_GetTick>
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	1ad3      	subs	r3, r2, r3
 8005ea2:	687a      	ldr	r2, [r7, #4]
 8005ea4:	429a      	cmp	r2, r3
 8005ea6:	d302      	bcc.n	8005eae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d136      	bne.n	8005f1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	0c1b      	lsrs	r3, r3, #16
 8005eb2:	b2db      	uxtb	r3, r3
 8005eb4:	2b01      	cmp	r3, #1
 8005eb6:	d10c      	bne.n	8005ed2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	695b      	ldr	r3, [r3, #20]
 8005ebe:	43da      	mvns	r2, r3
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	4013      	ands	r3, r2
 8005ec4:	b29b      	uxth	r3, r3
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	bf14      	ite	ne
 8005eca:	2301      	movne	r3, #1
 8005ecc:	2300      	moveq	r3, #0
 8005ece:	b2db      	uxtb	r3, r3
 8005ed0:	e00b      	b.n	8005eea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	699b      	ldr	r3, [r3, #24]
 8005ed8:	43da      	mvns	r2, r3
 8005eda:	68bb      	ldr	r3, [r7, #8]
 8005edc:	4013      	ands	r3, r2
 8005ede:	b29b      	uxth	r3, r3
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	bf14      	ite	ne
 8005ee4:	2301      	movne	r3, #1
 8005ee6:	2300      	moveq	r3, #0
 8005ee8:	b2db      	uxtb	r3, r3
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d016      	beq.n	8005f1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	2220      	movs	r2, #32
 8005ef8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2200      	movs	r2, #0
 8005f00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f08:	f043 0220 	orr.w	r2, r3, #32
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	2200      	movs	r2, #0
 8005f14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	e021      	b.n	8005f60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	0c1b      	lsrs	r3, r3, #16
 8005f20:	b2db      	uxtb	r3, r3
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	d10c      	bne.n	8005f40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	695b      	ldr	r3, [r3, #20]
 8005f2c:	43da      	mvns	r2, r3
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	4013      	ands	r3, r2
 8005f32:	b29b      	uxth	r3, r3
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	bf14      	ite	ne
 8005f38:	2301      	movne	r3, #1
 8005f3a:	2300      	moveq	r3, #0
 8005f3c:	b2db      	uxtb	r3, r3
 8005f3e:	e00b      	b.n	8005f58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	699b      	ldr	r3, [r3, #24]
 8005f46:	43da      	mvns	r2, r3
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	4013      	ands	r3, r2
 8005f4c:	b29b      	uxth	r3, r3
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	bf14      	ite	ne
 8005f52:	2301      	movne	r3, #1
 8005f54:	2300      	moveq	r3, #0
 8005f56:	b2db      	uxtb	r3, r3
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	f47f af6d 	bne.w	8005e38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005f5e:	2300      	movs	r3, #0
}
 8005f60:	4618      	mov	r0, r3
 8005f62:	3710      	adds	r7, #16
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bd80      	pop	{r7, pc}

08005f68 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b084      	sub	sp, #16
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	60f8      	str	r0, [r7, #12]
 8005f70:	60b9      	str	r1, [r7, #8]
 8005f72:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005f74:	e034      	b.n	8005fe0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005f76:	68f8      	ldr	r0, [r7, #12]
 8005f78:	f000 f8e3 	bl	8006142 <I2C_IsAcknowledgeFailed>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d001      	beq.n	8005f86 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005f82:	2301      	movs	r3, #1
 8005f84:	e034      	b.n	8005ff0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f8c:	d028      	beq.n	8005fe0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f8e:	f7fe f927 	bl	80041e0 <HAL_GetTick>
 8005f92:	4602      	mov	r2, r0
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	1ad3      	subs	r3, r2, r3
 8005f98:	68ba      	ldr	r2, [r7, #8]
 8005f9a:	429a      	cmp	r2, r3
 8005f9c:	d302      	bcc.n	8005fa4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005f9e:	68bb      	ldr	r3, [r7, #8]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d11d      	bne.n	8005fe0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	695b      	ldr	r3, [r3, #20]
 8005faa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fae:	2b80      	cmp	r3, #128	@ 0x80
 8005fb0:	d016      	beq.n	8005fe0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2220      	movs	r2, #32
 8005fbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fcc:	f043 0220 	orr.w	r2, r3, #32
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005fdc:	2301      	movs	r3, #1
 8005fde:	e007      	b.n	8005ff0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	695b      	ldr	r3, [r3, #20]
 8005fe6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fea:	2b80      	cmp	r3, #128	@ 0x80
 8005fec:	d1c3      	bne.n	8005f76 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005fee:	2300      	movs	r3, #0
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	3710      	adds	r7, #16
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bd80      	pop	{r7, pc}

08005ff8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b084      	sub	sp, #16
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	60f8      	str	r0, [r7, #12]
 8006000:	60b9      	str	r1, [r7, #8]
 8006002:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006004:	e034      	b.n	8006070 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006006:	68f8      	ldr	r0, [r7, #12]
 8006008:	f000 f89b 	bl	8006142 <I2C_IsAcknowledgeFailed>
 800600c:	4603      	mov	r3, r0
 800600e:	2b00      	cmp	r3, #0
 8006010:	d001      	beq.n	8006016 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006012:	2301      	movs	r3, #1
 8006014:	e034      	b.n	8006080 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	f1b3 3fff 	cmp.w	r3, #4294967295
 800601c:	d028      	beq.n	8006070 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800601e:	f7fe f8df 	bl	80041e0 <HAL_GetTick>
 8006022:	4602      	mov	r2, r0
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	1ad3      	subs	r3, r2, r3
 8006028:	68ba      	ldr	r2, [r7, #8]
 800602a:	429a      	cmp	r2, r3
 800602c:	d302      	bcc.n	8006034 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d11d      	bne.n	8006070 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	695b      	ldr	r3, [r3, #20]
 800603a:	f003 0304 	and.w	r3, r3, #4
 800603e:	2b04      	cmp	r3, #4
 8006040:	d016      	beq.n	8006070 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	2200      	movs	r2, #0
 8006046:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	2220      	movs	r2, #32
 800604c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2200      	movs	r2, #0
 8006054:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800605c:	f043 0220 	orr.w	r2, r3, #32
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2200      	movs	r2, #0
 8006068:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800606c:	2301      	movs	r3, #1
 800606e:	e007      	b.n	8006080 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	695b      	ldr	r3, [r3, #20]
 8006076:	f003 0304 	and.w	r3, r3, #4
 800607a:	2b04      	cmp	r3, #4
 800607c:	d1c3      	bne.n	8006006 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800607e:	2300      	movs	r3, #0
}
 8006080:	4618      	mov	r0, r3
 8006082:	3710      	adds	r7, #16
 8006084:	46bd      	mov	sp, r7
 8006086:	bd80      	pop	{r7, pc}

08006088 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b084      	sub	sp, #16
 800608c:	af00      	add	r7, sp, #0
 800608e:	60f8      	str	r0, [r7, #12]
 8006090:	60b9      	str	r1, [r7, #8]
 8006092:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006094:	e049      	b.n	800612a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	695b      	ldr	r3, [r3, #20]
 800609c:	f003 0310 	and.w	r3, r3, #16
 80060a0:	2b10      	cmp	r3, #16
 80060a2:	d119      	bne.n	80060d8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f06f 0210 	mvn.w	r2, #16
 80060ac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2200      	movs	r2, #0
 80060b2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2220      	movs	r2, #32
 80060b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2200      	movs	r2, #0
 80060c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	2200      	movs	r2, #0
 80060d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80060d4:	2301      	movs	r3, #1
 80060d6:	e030      	b.n	800613a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060d8:	f7fe f882 	bl	80041e0 <HAL_GetTick>
 80060dc:	4602      	mov	r2, r0
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	1ad3      	subs	r3, r2, r3
 80060e2:	68ba      	ldr	r2, [r7, #8]
 80060e4:	429a      	cmp	r2, r3
 80060e6:	d302      	bcc.n	80060ee <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d11d      	bne.n	800612a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	695b      	ldr	r3, [r3, #20]
 80060f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060f8:	2b40      	cmp	r3, #64	@ 0x40
 80060fa:	d016      	beq.n	800612a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	2200      	movs	r2, #0
 8006100:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	2220      	movs	r2, #32
 8006106:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	2200      	movs	r2, #0
 800610e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006116:	f043 0220 	orr.w	r2, r3, #32
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	2200      	movs	r2, #0
 8006122:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	e007      	b.n	800613a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	695b      	ldr	r3, [r3, #20]
 8006130:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006134:	2b40      	cmp	r3, #64	@ 0x40
 8006136:	d1ae      	bne.n	8006096 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006138:	2300      	movs	r3, #0
}
 800613a:	4618      	mov	r0, r3
 800613c:	3710      	adds	r7, #16
 800613e:	46bd      	mov	sp, r7
 8006140:	bd80      	pop	{r7, pc}

08006142 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006142:	b480      	push	{r7}
 8006144:	b083      	sub	sp, #12
 8006146:	af00      	add	r7, sp, #0
 8006148:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	695b      	ldr	r3, [r3, #20]
 8006150:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006154:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006158:	d11b      	bne.n	8006192 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006162:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2200      	movs	r2, #0
 8006168:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2220      	movs	r2, #32
 800616e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2200      	movs	r2, #0
 8006176:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800617e:	f043 0204 	orr.w	r2, r3, #4
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2200      	movs	r2, #0
 800618a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800618e:	2301      	movs	r3, #1
 8006190:	e000      	b.n	8006194 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006192:	2300      	movs	r3, #0
}
 8006194:	4618      	mov	r0, r3
 8006196:	370c      	adds	r7, #12
 8006198:	46bd      	mov	sp, r7
 800619a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619e:	4770      	bx	lr

080061a0 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b083      	sub	sp, #12
 80061a4:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80061a6:	4b06      	ldr	r3, [pc, #24]	@ (80061c0 <HAL_PWR_EnableBkUpAccess+0x20>)
 80061a8:	2201      	movs	r2, #1
 80061aa:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80061ac:	4b05      	ldr	r3, [pc, #20]	@ (80061c4 <HAL_PWR_EnableBkUpAccess+0x24>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80061b2:	687b      	ldr	r3, [r7, #4]
}
 80061b4:	bf00      	nop
 80061b6:	370c      	adds	r7, #12
 80061b8:	46bd      	mov	sp, r7
 80061ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061be:	4770      	bx	lr
 80061c0:	420e0020 	.word	0x420e0020
 80061c4:	40007000 	.word	0x40007000

080061c8 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 80061c8:	b480      	push	{r7}
 80061ca:	b083      	sub	sp, #12
 80061cc:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 80061ce:	4b06      	ldr	r3, [pc, #24]	@ (80061e8 <HAL_PWR_DisableBkUpAccess+0x20>)
 80061d0:	2200      	movs	r2, #0
 80061d2:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80061d4:	4b05      	ldr	r3, [pc, #20]	@ (80061ec <HAL_PWR_DisableBkUpAccess+0x24>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80061da:	687b      	ldr	r3, [r7, #4]
}
 80061dc:	bf00      	nop
 80061de:	370c      	adds	r7, #12
 80061e0:	46bd      	mov	sp, r7
 80061e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e6:	4770      	bx	lr
 80061e8:	420e0020 	.word	0x420e0020
 80061ec:	40007000 	.word	0x40007000

080061f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b086      	sub	sp, #24
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d101      	bne.n	8006202 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	e267      	b.n	80066d2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f003 0301 	and.w	r3, r3, #1
 800620a:	2b00      	cmp	r3, #0
 800620c:	d075      	beq.n	80062fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800620e:	4b88      	ldr	r3, [pc, #544]	@ (8006430 <HAL_RCC_OscConfig+0x240>)
 8006210:	689b      	ldr	r3, [r3, #8]
 8006212:	f003 030c 	and.w	r3, r3, #12
 8006216:	2b04      	cmp	r3, #4
 8006218:	d00c      	beq.n	8006234 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800621a:	4b85      	ldr	r3, [pc, #532]	@ (8006430 <HAL_RCC_OscConfig+0x240>)
 800621c:	689b      	ldr	r3, [r3, #8]
 800621e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006222:	2b08      	cmp	r3, #8
 8006224:	d112      	bne.n	800624c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006226:	4b82      	ldr	r3, [pc, #520]	@ (8006430 <HAL_RCC_OscConfig+0x240>)
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800622e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006232:	d10b      	bne.n	800624c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006234:	4b7e      	ldr	r3, [pc, #504]	@ (8006430 <HAL_RCC_OscConfig+0x240>)
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800623c:	2b00      	cmp	r3, #0
 800623e:	d05b      	beq.n	80062f8 <HAL_RCC_OscConfig+0x108>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d157      	bne.n	80062f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006248:	2301      	movs	r3, #1
 800624a:	e242      	b.n	80066d2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006254:	d106      	bne.n	8006264 <HAL_RCC_OscConfig+0x74>
 8006256:	4b76      	ldr	r3, [pc, #472]	@ (8006430 <HAL_RCC_OscConfig+0x240>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a75      	ldr	r2, [pc, #468]	@ (8006430 <HAL_RCC_OscConfig+0x240>)
 800625c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006260:	6013      	str	r3, [r2, #0]
 8006262:	e01d      	b.n	80062a0 <HAL_RCC_OscConfig+0xb0>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	685b      	ldr	r3, [r3, #4]
 8006268:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800626c:	d10c      	bne.n	8006288 <HAL_RCC_OscConfig+0x98>
 800626e:	4b70      	ldr	r3, [pc, #448]	@ (8006430 <HAL_RCC_OscConfig+0x240>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4a6f      	ldr	r2, [pc, #444]	@ (8006430 <HAL_RCC_OscConfig+0x240>)
 8006274:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006278:	6013      	str	r3, [r2, #0]
 800627a:	4b6d      	ldr	r3, [pc, #436]	@ (8006430 <HAL_RCC_OscConfig+0x240>)
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a6c      	ldr	r2, [pc, #432]	@ (8006430 <HAL_RCC_OscConfig+0x240>)
 8006280:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006284:	6013      	str	r3, [r2, #0]
 8006286:	e00b      	b.n	80062a0 <HAL_RCC_OscConfig+0xb0>
 8006288:	4b69      	ldr	r3, [pc, #420]	@ (8006430 <HAL_RCC_OscConfig+0x240>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a68      	ldr	r2, [pc, #416]	@ (8006430 <HAL_RCC_OscConfig+0x240>)
 800628e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006292:	6013      	str	r3, [r2, #0]
 8006294:	4b66      	ldr	r3, [pc, #408]	@ (8006430 <HAL_RCC_OscConfig+0x240>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	4a65      	ldr	r2, [pc, #404]	@ (8006430 <HAL_RCC_OscConfig+0x240>)
 800629a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800629e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d013      	beq.n	80062d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062a8:	f7fd ff9a 	bl	80041e0 <HAL_GetTick>
 80062ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062ae:	e008      	b.n	80062c2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80062b0:	f7fd ff96 	bl	80041e0 <HAL_GetTick>
 80062b4:	4602      	mov	r2, r0
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	1ad3      	subs	r3, r2, r3
 80062ba:	2b64      	cmp	r3, #100	@ 0x64
 80062bc:	d901      	bls.n	80062c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80062be:	2303      	movs	r3, #3
 80062c0:	e207      	b.n	80066d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062c2:	4b5b      	ldr	r3, [pc, #364]	@ (8006430 <HAL_RCC_OscConfig+0x240>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d0f0      	beq.n	80062b0 <HAL_RCC_OscConfig+0xc0>
 80062ce:	e014      	b.n	80062fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062d0:	f7fd ff86 	bl	80041e0 <HAL_GetTick>
 80062d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062d6:	e008      	b.n	80062ea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80062d8:	f7fd ff82 	bl	80041e0 <HAL_GetTick>
 80062dc:	4602      	mov	r2, r0
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	1ad3      	subs	r3, r2, r3
 80062e2:	2b64      	cmp	r3, #100	@ 0x64
 80062e4:	d901      	bls.n	80062ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80062e6:	2303      	movs	r3, #3
 80062e8:	e1f3      	b.n	80066d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062ea:	4b51      	ldr	r3, [pc, #324]	@ (8006430 <HAL_RCC_OscConfig+0x240>)
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d1f0      	bne.n	80062d8 <HAL_RCC_OscConfig+0xe8>
 80062f6:	e000      	b.n	80062fa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f003 0302 	and.w	r3, r3, #2
 8006302:	2b00      	cmp	r3, #0
 8006304:	d063      	beq.n	80063ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006306:	4b4a      	ldr	r3, [pc, #296]	@ (8006430 <HAL_RCC_OscConfig+0x240>)
 8006308:	689b      	ldr	r3, [r3, #8]
 800630a:	f003 030c 	and.w	r3, r3, #12
 800630e:	2b00      	cmp	r3, #0
 8006310:	d00b      	beq.n	800632a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006312:	4b47      	ldr	r3, [pc, #284]	@ (8006430 <HAL_RCC_OscConfig+0x240>)
 8006314:	689b      	ldr	r3, [r3, #8]
 8006316:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800631a:	2b08      	cmp	r3, #8
 800631c:	d11c      	bne.n	8006358 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800631e:	4b44      	ldr	r3, [pc, #272]	@ (8006430 <HAL_RCC_OscConfig+0x240>)
 8006320:	685b      	ldr	r3, [r3, #4]
 8006322:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006326:	2b00      	cmp	r3, #0
 8006328:	d116      	bne.n	8006358 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800632a:	4b41      	ldr	r3, [pc, #260]	@ (8006430 <HAL_RCC_OscConfig+0x240>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f003 0302 	and.w	r3, r3, #2
 8006332:	2b00      	cmp	r3, #0
 8006334:	d005      	beq.n	8006342 <HAL_RCC_OscConfig+0x152>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	68db      	ldr	r3, [r3, #12]
 800633a:	2b01      	cmp	r3, #1
 800633c:	d001      	beq.n	8006342 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800633e:	2301      	movs	r3, #1
 8006340:	e1c7      	b.n	80066d2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006342:	4b3b      	ldr	r3, [pc, #236]	@ (8006430 <HAL_RCC_OscConfig+0x240>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	691b      	ldr	r3, [r3, #16]
 800634e:	00db      	lsls	r3, r3, #3
 8006350:	4937      	ldr	r1, [pc, #220]	@ (8006430 <HAL_RCC_OscConfig+0x240>)
 8006352:	4313      	orrs	r3, r2
 8006354:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006356:	e03a      	b.n	80063ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	68db      	ldr	r3, [r3, #12]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d020      	beq.n	80063a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006360:	4b34      	ldr	r3, [pc, #208]	@ (8006434 <HAL_RCC_OscConfig+0x244>)
 8006362:	2201      	movs	r2, #1
 8006364:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006366:	f7fd ff3b 	bl	80041e0 <HAL_GetTick>
 800636a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800636c:	e008      	b.n	8006380 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800636e:	f7fd ff37 	bl	80041e0 <HAL_GetTick>
 8006372:	4602      	mov	r2, r0
 8006374:	693b      	ldr	r3, [r7, #16]
 8006376:	1ad3      	subs	r3, r2, r3
 8006378:	2b02      	cmp	r3, #2
 800637a:	d901      	bls.n	8006380 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800637c:	2303      	movs	r3, #3
 800637e:	e1a8      	b.n	80066d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006380:	4b2b      	ldr	r3, [pc, #172]	@ (8006430 <HAL_RCC_OscConfig+0x240>)
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f003 0302 	and.w	r3, r3, #2
 8006388:	2b00      	cmp	r3, #0
 800638a:	d0f0      	beq.n	800636e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800638c:	4b28      	ldr	r3, [pc, #160]	@ (8006430 <HAL_RCC_OscConfig+0x240>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	691b      	ldr	r3, [r3, #16]
 8006398:	00db      	lsls	r3, r3, #3
 800639a:	4925      	ldr	r1, [pc, #148]	@ (8006430 <HAL_RCC_OscConfig+0x240>)
 800639c:	4313      	orrs	r3, r2
 800639e:	600b      	str	r3, [r1, #0]
 80063a0:	e015      	b.n	80063ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80063a2:	4b24      	ldr	r3, [pc, #144]	@ (8006434 <HAL_RCC_OscConfig+0x244>)
 80063a4:	2200      	movs	r2, #0
 80063a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063a8:	f7fd ff1a 	bl	80041e0 <HAL_GetTick>
 80063ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80063ae:	e008      	b.n	80063c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063b0:	f7fd ff16 	bl	80041e0 <HAL_GetTick>
 80063b4:	4602      	mov	r2, r0
 80063b6:	693b      	ldr	r3, [r7, #16]
 80063b8:	1ad3      	subs	r3, r2, r3
 80063ba:	2b02      	cmp	r3, #2
 80063bc:	d901      	bls.n	80063c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80063be:	2303      	movs	r3, #3
 80063c0:	e187      	b.n	80066d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80063c2:	4b1b      	ldr	r3, [pc, #108]	@ (8006430 <HAL_RCC_OscConfig+0x240>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f003 0302 	and.w	r3, r3, #2
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d1f0      	bne.n	80063b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f003 0308 	and.w	r3, r3, #8
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d036      	beq.n	8006448 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	695b      	ldr	r3, [r3, #20]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d016      	beq.n	8006410 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80063e2:	4b15      	ldr	r3, [pc, #84]	@ (8006438 <HAL_RCC_OscConfig+0x248>)
 80063e4:	2201      	movs	r2, #1
 80063e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063e8:	f7fd fefa 	bl	80041e0 <HAL_GetTick>
 80063ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80063ee:	e008      	b.n	8006402 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80063f0:	f7fd fef6 	bl	80041e0 <HAL_GetTick>
 80063f4:	4602      	mov	r2, r0
 80063f6:	693b      	ldr	r3, [r7, #16]
 80063f8:	1ad3      	subs	r3, r2, r3
 80063fa:	2b02      	cmp	r3, #2
 80063fc:	d901      	bls.n	8006402 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80063fe:	2303      	movs	r3, #3
 8006400:	e167      	b.n	80066d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006402:	4b0b      	ldr	r3, [pc, #44]	@ (8006430 <HAL_RCC_OscConfig+0x240>)
 8006404:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006406:	f003 0302 	and.w	r3, r3, #2
 800640a:	2b00      	cmp	r3, #0
 800640c:	d0f0      	beq.n	80063f0 <HAL_RCC_OscConfig+0x200>
 800640e:	e01b      	b.n	8006448 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006410:	4b09      	ldr	r3, [pc, #36]	@ (8006438 <HAL_RCC_OscConfig+0x248>)
 8006412:	2200      	movs	r2, #0
 8006414:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006416:	f7fd fee3 	bl	80041e0 <HAL_GetTick>
 800641a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800641c:	e00e      	b.n	800643c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800641e:	f7fd fedf 	bl	80041e0 <HAL_GetTick>
 8006422:	4602      	mov	r2, r0
 8006424:	693b      	ldr	r3, [r7, #16]
 8006426:	1ad3      	subs	r3, r2, r3
 8006428:	2b02      	cmp	r3, #2
 800642a:	d907      	bls.n	800643c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800642c:	2303      	movs	r3, #3
 800642e:	e150      	b.n	80066d2 <HAL_RCC_OscConfig+0x4e2>
 8006430:	40023800 	.word	0x40023800
 8006434:	42470000 	.word	0x42470000
 8006438:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800643c:	4b88      	ldr	r3, [pc, #544]	@ (8006660 <HAL_RCC_OscConfig+0x470>)
 800643e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006440:	f003 0302 	and.w	r3, r3, #2
 8006444:	2b00      	cmp	r3, #0
 8006446:	d1ea      	bne.n	800641e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f003 0304 	and.w	r3, r3, #4
 8006450:	2b00      	cmp	r3, #0
 8006452:	f000 8097 	beq.w	8006584 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006456:	2300      	movs	r3, #0
 8006458:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800645a:	4b81      	ldr	r3, [pc, #516]	@ (8006660 <HAL_RCC_OscConfig+0x470>)
 800645c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800645e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006462:	2b00      	cmp	r3, #0
 8006464:	d10f      	bne.n	8006486 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006466:	2300      	movs	r3, #0
 8006468:	60bb      	str	r3, [r7, #8]
 800646a:	4b7d      	ldr	r3, [pc, #500]	@ (8006660 <HAL_RCC_OscConfig+0x470>)
 800646c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800646e:	4a7c      	ldr	r2, [pc, #496]	@ (8006660 <HAL_RCC_OscConfig+0x470>)
 8006470:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006474:	6413      	str	r3, [r2, #64]	@ 0x40
 8006476:	4b7a      	ldr	r3, [pc, #488]	@ (8006660 <HAL_RCC_OscConfig+0x470>)
 8006478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800647a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800647e:	60bb      	str	r3, [r7, #8]
 8006480:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006482:	2301      	movs	r3, #1
 8006484:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006486:	4b77      	ldr	r3, [pc, #476]	@ (8006664 <HAL_RCC_OscConfig+0x474>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800648e:	2b00      	cmp	r3, #0
 8006490:	d118      	bne.n	80064c4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006492:	4b74      	ldr	r3, [pc, #464]	@ (8006664 <HAL_RCC_OscConfig+0x474>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	4a73      	ldr	r2, [pc, #460]	@ (8006664 <HAL_RCC_OscConfig+0x474>)
 8006498:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800649c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800649e:	f7fd fe9f 	bl	80041e0 <HAL_GetTick>
 80064a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064a4:	e008      	b.n	80064b8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064a6:	f7fd fe9b 	bl	80041e0 <HAL_GetTick>
 80064aa:	4602      	mov	r2, r0
 80064ac:	693b      	ldr	r3, [r7, #16]
 80064ae:	1ad3      	subs	r3, r2, r3
 80064b0:	2b02      	cmp	r3, #2
 80064b2:	d901      	bls.n	80064b8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80064b4:	2303      	movs	r3, #3
 80064b6:	e10c      	b.n	80066d2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064b8:	4b6a      	ldr	r3, [pc, #424]	@ (8006664 <HAL_RCC_OscConfig+0x474>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d0f0      	beq.n	80064a6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	689b      	ldr	r3, [r3, #8]
 80064c8:	2b01      	cmp	r3, #1
 80064ca:	d106      	bne.n	80064da <HAL_RCC_OscConfig+0x2ea>
 80064cc:	4b64      	ldr	r3, [pc, #400]	@ (8006660 <HAL_RCC_OscConfig+0x470>)
 80064ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064d0:	4a63      	ldr	r2, [pc, #396]	@ (8006660 <HAL_RCC_OscConfig+0x470>)
 80064d2:	f043 0301 	orr.w	r3, r3, #1
 80064d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80064d8:	e01c      	b.n	8006514 <HAL_RCC_OscConfig+0x324>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	689b      	ldr	r3, [r3, #8]
 80064de:	2b05      	cmp	r3, #5
 80064e0:	d10c      	bne.n	80064fc <HAL_RCC_OscConfig+0x30c>
 80064e2:	4b5f      	ldr	r3, [pc, #380]	@ (8006660 <HAL_RCC_OscConfig+0x470>)
 80064e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064e6:	4a5e      	ldr	r2, [pc, #376]	@ (8006660 <HAL_RCC_OscConfig+0x470>)
 80064e8:	f043 0304 	orr.w	r3, r3, #4
 80064ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80064ee:	4b5c      	ldr	r3, [pc, #368]	@ (8006660 <HAL_RCC_OscConfig+0x470>)
 80064f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064f2:	4a5b      	ldr	r2, [pc, #364]	@ (8006660 <HAL_RCC_OscConfig+0x470>)
 80064f4:	f043 0301 	orr.w	r3, r3, #1
 80064f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80064fa:	e00b      	b.n	8006514 <HAL_RCC_OscConfig+0x324>
 80064fc:	4b58      	ldr	r3, [pc, #352]	@ (8006660 <HAL_RCC_OscConfig+0x470>)
 80064fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006500:	4a57      	ldr	r2, [pc, #348]	@ (8006660 <HAL_RCC_OscConfig+0x470>)
 8006502:	f023 0301 	bic.w	r3, r3, #1
 8006506:	6713      	str	r3, [r2, #112]	@ 0x70
 8006508:	4b55      	ldr	r3, [pc, #340]	@ (8006660 <HAL_RCC_OscConfig+0x470>)
 800650a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800650c:	4a54      	ldr	r2, [pc, #336]	@ (8006660 <HAL_RCC_OscConfig+0x470>)
 800650e:	f023 0304 	bic.w	r3, r3, #4
 8006512:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	689b      	ldr	r3, [r3, #8]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d015      	beq.n	8006548 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800651c:	f7fd fe60 	bl	80041e0 <HAL_GetTick>
 8006520:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006522:	e00a      	b.n	800653a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006524:	f7fd fe5c 	bl	80041e0 <HAL_GetTick>
 8006528:	4602      	mov	r2, r0
 800652a:	693b      	ldr	r3, [r7, #16]
 800652c:	1ad3      	subs	r3, r2, r3
 800652e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006532:	4293      	cmp	r3, r2
 8006534:	d901      	bls.n	800653a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006536:	2303      	movs	r3, #3
 8006538:	e0cb      	b.n	80066d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800653a:	4b49      	ldr	r3, [pc, #292]	@ (8006660 <HAL_RCC_OscConfig+0x470>)
 800653c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800653e:	f003 0302 	and.w	r3, r3, #2
 8006542:	2b00      	cmp	r3, #0
 8006544:	d0ee      	beq.n	8006524 <HAL_RCC_OscConfig+0x334>
 8006546:	e014      	b.n	8006572 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006548:	f7fd fe4a 	bl	80041e0 <HAL_GetTick>
 800654c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800654e:	e00a      	b.n	8006566 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006550:	f7fd fe46 	bl	80041e0 <HAL_GetTick>
 8006554:	4602      	mov	r2, r0
 8006556:	693b      	ldr	r3, [r7, #16]
 8006558:	1ad3      	subs	r3, r2, r3
 800655a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800655e:	4293      	cmp	r3, r2
 8006560:	d901      	bls.n	8006566 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006562:	2303      	movs	r3, #3
 8006564:	e0b5      	b.n	80066d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006566:	4b3e      	ldr	r3, [pc, #248]	@ (8006660 <HAL_RCC_OscConfig+0x470>)
 8006568:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800656a:	f003 0302 	and.w	r3, r3, #2
 800656e:	2b00      	cmp	r3, #0
 8006570:	d1ee      	bne.n	8006550 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006572:	7dfb      	ldrb	r3, [r7, #23]
 8006574:	2b01      	cmp	r3, #1
 8006576:	d105      	bne.n	8006584 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006578:	4b39      	ldr	r3, [pc, #228]	@ (8006660 <HAL_RCC_OscConfig+0x470>)
 800657a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800657c:	4a38      	ldr	r2, [pc, #224]	@ (8006660 <HAL_RCC_OscConfig+0x470>)
 800657e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006582:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	699b      	ldr	r3, [r3, #24]
 8006588:	2b00      	cmp	r3, #0
 800658a:	f000 80a1 	beq.w	80066d0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800658e:	4b34      	ldr	r3, [pc, #208]	@ (8006660 <HAL_RCC_OscConfig+0x470>)
 8006590:	689b      	ldr	r3, [r3, #8]
 8006592:	f003 030c 	and.w	r3, r3, #12
 8006596:	2b08      	cmp	r3, #8
 8006598:	d05c      	beq.n	8006654 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	699b      	ldr	r3, [r3, #24]
 800659e:	2b02      	cmp	r3, #2
 80065a0:	d141      	bne.n	8006626 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065a2:	4b31      	ldr	r3, [pc, #196]	@ (8006668 <HAL_RCC_OscConfig+0x478>)
 80065a4:	2200      	movs	r2, #0
 80065a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065a8:	f7fd fe1a 	bl	80041e0 <HAL_GetTick>
 80065ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065ae:	e008      	b.n	80065c2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80065b0:	f7fd fe16 	bl	80041e0 <HAL_GetTick>
 80065b4:	4602      	mov	r2, r0
 80065b6:	693b      	ldr	r3, [r7, #16]
 80065b8:	1ad3      	subs	r3, r2, r3
 80065ba:	2b02      	cmp	r3, #2
 80065bc:	d901      	bls.n	80065c2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80065be:	2303      	movs	r3, #3
 80065c0:	e087      	b.n	80066d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065c2:	4b27      	ldr	r3, [pc, #156]	@ (8006660 <HAL_RCC_OscConfig+0x470>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d1f0      	bne.n	80065b0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	69da      	ldr	r2, [r3, #28]
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6a1b      	ldr	r3, [r3, #32]
 80065d6:	431a      	orrs	r2, r3
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065dc:	019b      	lsls	r3, r3, #6
 80065de:	431a      	orrs	r2, r3
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065e4:	085b      	lsrs	r3, r3, #1
 80065e6:	3b01      	subs	r3, #1
 80065e8:	041b      	lsls	r3, r3, #16
 80065ea:	431a      	orrs	r2, r3
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065f0:	061b      	lsls	r3, r3, #24
 80065f2:	491b      	ldr	r1, [pc, #108]	@ (8006660 <HAL_RCC_OscConfig+0x470>)
 80065f4:	4313      	orrs	r3, r2
 80065f6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80065f8:	4b1b      	ldr	r3, [pc, #108]	@ (8006668 <HAL_RCC_OscConfig+0x478>)
 80065fa:	2201      	movs	r2, #1
 80065fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065fe:	f7fd fdef 	bl	80041e0 <HAL_GetTick>
 8006602:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006604:	e008      	b.n	8006618 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006606:	f7fd fdeb 	bl	80041e0 <HAL_GetTick>
 800660a:	4602      	mov	r2, r0
 800660c:	693b      	ldr	r3, [r7, #16]
 800660e:	1ad3      	subs	r3, r2, r3
 8006610:	2b02      	cmp	r3, #2
 8006612:	d901      	bls.n	8006618 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006614:	2303      	movs	r3, #3
 8006616:	e05c      	b.n	80066d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006618:	4b11      	ldr	r3, [pc, #68]	@ (8006660 <HAL_RCC_OscConfig+0x470>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006620:	2b00      	cmp	r3, #0
 8006622:	d0f0      	beq.n	8006606 <HAL_RCC_OscConfig+0x416>
 8006624:	e054      	b.n	80066d0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006626:	4b10      	ldr	r3, [pc, #64]	@ (8006668 <HAL_RCC_OscConfig+0x478>)
 8006628:	2200      	movs	r2, #0
 800662a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800662c:	f7fd fdd8 	bl	80041e0 <HAL_GetTick>
 8006630:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006632:	e008      	b.n	8006646 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006634:	f7fd fdd4 	bl	80041e0 <HAL_GetTick>
 8006638:	4602      	mov	r2, r0
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	1ad3      	subs	r3, r2, r3
 800663e:	2b02      	cmp	r3, #2
 8006640:	d901      	bls.n	8006646 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006642:	2303      	movs	r3, #3
 8006644:	e045      	b.n	80066d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006646:	4b06      	ldr	r3, [pc, #24]	@ (8006660 <HAL_RCC_OscConfig+0x470>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800664e:	2b00      	cmp	r3, #0
 8006650:	d1f0      	bne.n	8006634 <HAL_RCC_OscConfig+0x444>
 8006652:	e03d      	b.n	80066d0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	699b      	ldr	r3, [r3, #24]
 8006658:	2b01      	cmp	r3, #1
 800665a:	d107      	bne.n	800666c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800665c:	2301      	movs	r3, #1
 800665e:	e038      	b.n	80066d2 <HAL_RCC_OscConfig+0x4e2>
 8006660:	40023800 	.word	0x40023800
 8006664:	40007000 	.word	0x40007000
 8006668:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800666c:	4b1b      	ldr	r3, [pc, #108]	@ (80066dc <HAL_RCC_OscConfig+0x4ec>)
 800666e:	685b      	ldr	r3, [r3, #4]
 8006670:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	699b      	ldr	r3, [r3, #24]
 8006676:	2b01      	cmp	r3, #1
 8006678:	d028      	beq.n	80066cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006684:	429a      	cmp	r2, r3
 8006686:	d121      	bne.n	80066cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006692:	429a      	cmp	r2, r3
 8006694:	d11a      	bne.n	80066cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006696:	68fa      	ldr	r2, [r7, #12]
 8006698:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800669c:	4013      	ands	r3, r2
 800669e:	687a      	ldr	r2, [r7, #4]
 80066a0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80066a2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d111      	bne.n	80066cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066b2:	085b      	lsrs	r3, r3, #1
 80066b4:	3b01      	subs	r3, #1
 80066b6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80066b8:	429a      	cmp	r2, r3
 80066ba:	d107      	bne.n	80066cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066c6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80066c8:	429a      	cmp	r2, r3
 80066ca:	d001      	beq.n	80066d0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80066cc:	2301      	movs	r3, #1
 80066ce:	e000      	b.n	80066d2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80066d0:	2300      	movs	r3, #0
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	3718      	adds	r7, #24
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bd80      	pop	{r7, pc}
 80066da:	bf00      	nop
 80066dc:	40023800 	.word	0x40023800

080066e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b084      	sub	sp, #16
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
 80066e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d101      	bne.n	80066f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80066f0:	2301      	movs	r3, #1
 80066f2:	e0cc      	b.n	800688e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80066f4:	4b68      	ldr	r3, [pc, #416]	@ (8006898 <HAL_RCC_ClockConfig+0x1b8>)
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f003 0307 	and.w	r3, r3, #7
 80066fc:	683a      	ldr	r2, [r7, #0]
 80066fe:	429a      	cmp	r2, r3
 8006700:	d90c      	bls.n	800671c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006702:	4b65      	ldr	r3, [pc, #404]	@ (8006898 <HAL_RCC_ClockConfig+0x1b8>)
 8006704:	683a      	ldr	r2, [r7, #0]
 8006706:	b2d2      	uxtb	r2, r2
 8006708:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800670a:	4b63      	ldr	r3, [pc, #396]	@ (8006898 <HAL_RCC_ClockConfig+0x1b8>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f003 0307 	and.w	r3, r3, #7
 8006712:	683a      	ldr	r2, [r7, #0]
 8006714:	429a      	cmp	r2, r3
 8006716:	d001      	beq.n	800671c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006718:	2301      	movs	r3, #1
 800671a:	e0b8      	b.n	800688e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f003 0302 	and.w	r3, r3, #2
 8006724:	2b00      	cmp	r3, #0
 8006726:	d020      	beq.n	800676a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f003 0304 	and.w	r3, r3, #4
 8006730:	2b00      	cmp	r3, #0
 8006732:	d005      	beq.n	8006740 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006734:	4b59      	ldr	r3, [pc, #356]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	4a58      	ldr	r2, [pc, #352]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 800673a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800673e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f003 0308 	and.w	r3, r3, #8
 8006748:	2b00      	cmp	r3, #0
 800674a:	d005      	beq.n	8006758 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800674c:	4b53      	ldr	r3, [pc, #332]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 800674e:	689b      	ldr	r3, [r3, #8]
 8006750:	4a52      	ldr	r2, [pc, #328]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 8006752:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006756:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006758:	4b50      	ldr	r3, [pc, #320]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	689b      	ldr	r3, [r3, #8]
 8006764:	494d      	ldr	r1, [pc, #308]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 8006766:	4313      	orrs	r3, r2
 8006768:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f003 0301 	and.w	r3, r3, #1
 8006772:	2b00      	cmp	r3, #0
 8006774:	d044      	beq.n	8006800 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	2b01      	cmp	r3, #1
 800677c:	d107      	bne.n	800678e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800677e:	4b47      	ldr	r3, [pc, #284]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006786:	2b00      	cmp	r3, #0
 8006788:	d119      	bne.n	80067be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800678a:	2301      	movs	r3, #1
 800678c:	e07f      	b.n	800688e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	685b      	ldr	r3, [r3, #4]
 8006792:	2b02      	cmp	r3, #2
 8006794:	d003      	beq.n	800679e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800679a:	2b03      	cmp	r3, #3
 800679c:	d107      	bne.n	80067ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800679e:	4b3f      	ldr	r3, [pc, #252]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d109      	bne.n	80067be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067aa:	2301      	movs	r3, #1
 80067ac:	e06f      	b.n	800688e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067ae:	4b3b      	ldr	r3, [pc, #236]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f003 0302 	and.w	r3, r3, #2
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d101      	bne.n	80067be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067ba:	2301      	movs	r3, #1
 80067bc:	e067      	b.n	800688e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80067be:	4b37      	ldr	r3, [pc, #220]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 80067c0:	689b      	ldr	r3, [r3, #8]
 80067c2:	f023 0203 	bic.w	r2, r3, #3
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	685b      	ldr	r3, [r3, #4]
 80067ca:	4934      	ldr	r1, [pc, #208]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 80067cc:	4313      	orrs	r3, r2
 80067ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80067d0:	f7fd fd06 	bl	80041e0 <HAL_GetTick>
 80067d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067d6:	e00a      	b.n	80067ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80067d8:	f7fd fd02 	bl	80041e0 <HAL_GetTick>
 80067dc:	4602      	mov	r2, r0
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	1ad3      	subs	r3, r2, r3
 80067e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d901      	bls.n	80067ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80067ea:	2303      	movs	r3, #3
 80067ec:	e04f      	b.n	800688e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067ee:	4b2b      	ldr	r3, [pc, #172]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 80067f0:	689b      	ldr	r3, [r3, #8]
 80067f2:	f003 020c 	and.w	r2, r3, #12
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	685b      	ldr	r3, [r3, #4]
 80067fa:	009b      	lsls	r3, r3, #2
 80067fc:	429a      	cmp	r2, r3
 80067fe:	d1eb      	bne.n	80067d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006800:	4b25      	ldr	r3, [pc, #148]	@ (8006898 <HAL_RCC_ClockConfig+0x1b8>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f003 0307 	and.w	r3, r3, #7
 8006808:	683a      	ldr	r2, [r7, #0]
 800680a:	429a      	cmp	r2, r3
 800680c:	d20c      	bcs.n	8006828 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800680e:	4b22      	ldr	r3, [pc, #136]	@ (8006898 <HAL_RCC_ClockConfig+0x1b8>)
 8006810:	683a      	ldr	r2, [r7, #0]
 8006812:	b2d2      	uxtb	r2, r2
 8006814:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006816:	4b20      	ldr	r3, [pc, #128]	@ (8006898 <HAL_RCC_ClockConfig+0x1b8>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f003 0307 	and.w	r3, r3, #7
 800681e:	683a      	ldr	r2, [r7, #0]
 8006820:	429a      	cmp	r2, r3
 8006822:	d001      	beq.n	8006828 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006824:	2301      	movs	r3, #1
 8006826:	e032      	b.n	800688e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f003 0304 	and.w	r3, r3, #4
 8006830:	2b00      	cmp	r3, #0
 8006832:	d008      	beq.n	8006846 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006834:	4b19      	ldr	r3, [pc, #100]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	68db      	ldr	r3, [r3, #12]
 8006840:	4916      	ldr	r1, [pc, #88]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 8006842:	4313      	orrs	r3, r2
 8006844:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f003 0308 	and.w	r3, r3, #8
 800684e:	2b00      	cmp	r3, #0
 8006850:	d009      	beq.n	8006866 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006852:	4b12      	ldr	r3, [pc, #72]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	691b      	ldr	r3, [r3, #16]
 800685e:	00db      	lsls	r3, r3, #3
 8006860:	490e      	ldr	r1, [pc, #56]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 8006862:	4313      	orrs	r3, r2
 8006864:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006866:	f000 f821 	bl	80068ac <HAL_RCC_GetSysClockFreq>
 800686a:	4602      	mov	r2, r0
 800686c:	4b0b      	ldr	r3, [pc, #44]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 800686e:	689b      	ldr	r3, [r3, #8]
 8006870:	091b      	lsrs	r3, r3, #4
 8006872:	f003 030f 	and.w	r3, r3, #15
 8006876:	490a      	ldr	r1, [pc, #40]	@ (80068a0 <HAL_RCC_ClockConfig+0x1c0>)
 8006878:	5ccb      	ldrb	r3, [r1, r3]
 800687a:	fa22 f303 	lsr.w	r3, r2, r3
 800687e:	4a09      	ldr	r2, [pc, #36]	@ (80068a4 <HAL_RCC_ClockConfig+0x1c4>)
 8006880:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006882:	4b09      	ldr	r3, [pc, #36]	@ (80068a8 <HAL_RCC_ClockConfig+0x1c8>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	4618      	mov	r0, r3
 8006888:	f7fd fc66 	bl	8004158 <HAL_InitTick>

  return HAL_OK;
 800688c:	2300      	movs	r3, #0
}
 800688e:	4618      	mov	r0, r3
 8006890:	3710      	adds	r7, #16
 8006892:	46bd      	mov	sp, r7
 8006894:	bd80      	pop	{r7, pc}
 8006896:	bf00      	nop
 8006898:	40023c00 	.word	0x40023c00
 800689c:	40023800 	.word	0x40023800
 80068a0:	080103c4 	.word	0x080103c4
 80068a4:	20000028 	.word	0x20000028
 80068a8:	2000002c 	.word	0x2000002c

080068ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80068ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80068b0:	b090      	sub	sp, #64	@ 0x40
 80068b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80068b4:	2300      	movs	r3, #0
 80068b6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80068b8:	2300      	movs	r3, #0
 80068ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80068bc:	2300      	movs	r3, #0
 80068be:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80068c0:	2300      	movs	r3, #0
 80068c2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80068c4:	4b59      	ldr	r3, [pc, #356]	@ (8006a2c <HAL_RCC_GetSysClockFreq+0x180>)
 80068c6:	689b      	ldr	r3, [r3, #8]
 80068c8:	f003 030c 	and.w	r3, r3, #12
 80068cc:	2b08      	cmp	r3, #8
 80068ce:	d00d      	beq.n	80068ec <HAL_RCC_GetSysClockFreq+0x40>
 80068d0:	2b08      	cmp	r3, #8
 80068d2:	f200 80a1 	bhi.w	8006a18 <HAL_RCC_GetSysClockFreq+0x16c>
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d002      	beq.n	80068e0 <HAL_RCC_GetSysClockFreq+0x34>
 80068da:	2b04      	cmp	r3, #4
 80068dc:	d003      	beq.n	80068e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80068de:	e09b      	b.n	8006a18 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80068e0:	4b53      	ldr	r3, [pc, #332]	@ (8006a30 <HAL_RCC_GetSysClockFreq+0x184>)
 80068e2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80068e4:	e09b      	b.n	8006a1e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80068e6:	4b53      	ldr	r3, [pc, #332]	@ (8006a34 <HAL_RCC_GetSysClockFreq+0x188>)
 80068e8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80068ea:	e098      	b.n	8006a1e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80068ec:	4b4f      	ldr	r3, [pc, #316]	@ (8006a2c <HAL_RCC_GetSysClockFreq+0x180>)
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80068f4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80068f6:	4b4d      	ldr	r3, [pc, #308]	@ (8006a2c <HAL_RCC_GetSysClockFreq+0x180>)
 80068f8:	685b      	ldr	r3, [r3, #4]
 80068fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d028      	beq.n	8006954 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006902:	4b4a      	ldr	r3, [pc, #296]	@ (8006a2c <HAL_RCC_GetSysClockFreq+0x180>)
 8006904:	685b      	ldr	r3, [r3, #4]
 8006906:	099b      	lsrs	r3, r3, #6
 8006908:	2200      	movs	r2, #0
 800690a:	623b      	str	r3, [r7, #32]
 800690c:	627a      	str	r2, [r7, #36]	@ 0x24
 800690e:	6a3b      	ldr	r3, [r7, #32]
 8006910:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006914:	2100      	movs	r1, #0
 8006916:	4b47      	ldr	r3, [pc, #284]	@ (8006a34 <HAL_RCC_GetSysClockFreq+0x188>)
 8006918:	fb03 f201 	mul.w	r2, r3, r1
 800691c:	2300      	movs	r3, #0
 800691e:	fb00 f303 	mul.w	r3, r0, r3
 8006922:	4413      	add	r3, r2
 8006924:	4a43      	ldr	r2, [pc, #268]	@ (8006a34 <HAL_RCC_GetSysClockFreq+0x188>)
 8006926:	fba0 1202 	umull	r1, r2, r0, r2
 800692a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800692c:	460a      	mov	r2, r1
 800692e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006930:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006932:	4413      	add	r3, r2
 8006934:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006936:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006938:	2200      	movs	r2, #0
 800693a:	61bb      	str	r3, [r7, #24]
 800693c:	61fa      	str	r2, [r7, #28]
 800693e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006942:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006946:	f7fa f99f 	bl	8000c88 <__aeabi_uldivmod>
 800694a:	4602      	mov	r2, r0
 800694c:	460b      	mov	r3, r1
 800694e:	4613      	mov	r3, r2
 8006950:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006952:	e053      	b.n	80069fc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006954:	4b35      	ldr	r3, [pc, #212]	@ (8006a2c <HAL_RCC_GetSysClockFreq+0x180>)
 8006956:	685b      	ldr	r3, [r3, #4]
 8006958:	099b      	lsrs	r3, r3, #6
 800695a:	2200      	movs	r2, #0
 800695c:	613b      	str	r3, [r7, #16]
 800695e:	617a      	str	r2, [r7, #20]
 8006960:	693b      	ldr	r3, [r7, #16]
 8006962:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006966:	f04f 0b00 	mov.w	fp, #0
 800696a:	4652      	mov	r2, sl
 800696c:	465b      	mov	r3, fp
 800696e:	f04f 0000 	mov.w	r0, #0
 8006972:	f04f 0100 	mov.w	r1, #0
 8006976:	0159      	lsls	r1, r3, #5
 8006978:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800697c:	0150      	lsls	r0, r2, #5
 800697e:	4602      	mov	r2, r0
 8006980:	460b      	mov	r3, r1
 8006982:	ebb2 080a 	subs.w	r8, r2, sl
 8006986:	eb63 090b 	sbc.w	r9, r3, fp
 800698a:	f04f 0200 	mov.w	r2, #0
 800698e:	f04f 0300 	mov.w	r3, #0
 8006992:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006996:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800699a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800699e:	ebb2 0408 	subs.w	r4, r2, r8
 80069a2:	eb63 0509 	sbc.w	r5, r3, r9
 80069a6:	f04f 0200 	mov.w	r2, #0
 80069aa:	f04f 0300 	mov.w	r3, #0
 80069ae:	00eb      	lsls	r3, r5, #3
 80069b0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80069b4:	00e2      	lsls	r2, r4, #3
 80069b6:	4614      	mov	r4, r2
 80069b8:	461d      	mov	r5, r3
 80069ba:	eb14 030a 	adds.w	r3, r4, sl
 80069be:	603b      	str	r3, [r7, #0]
 80069c0:	eb45 030b 	adc.w	r3, r5, fp
 80069c4:	607b      	str	r3, [r7, #4]
 80069c6:	f04f 0200 	mov.w	r2, #0
 80069ca:	f04f 0300 	mov.w	r3, #0
 80069ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80069d2:	4629      	mov	r1, r5
 80069d4:	028b      	lsls	r3, r1, #10
 80069d6:	4621      	mov	r1, r4
 80069d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80069dc:	4621      	mov	r1, r4
 80069de:	028a      	lsls	r2, r1, #10
 80069e0:	4610      	mov	r0, r2
 80069e2:	4619      	mov	r1, r3
 80069e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069e6:	2200      	movs	r2, #0
 80069e8:	60bb      	str	r3, [r7, #8]
 80069ea:	60fa      	str	r2, [r7, #12]
 80069ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80069f0:	f7fa f94a 	bl	8000c88 <__aeabi_uldivmod>
 80069f4:	4602      	mov	r2, r0
 80069f6:	460b      	mov	r3, r1
 80069f8:	4613      	mov	r3, r2
 80069fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80069fc:	4b0b      	ldr	r3, [pc, #44]	@ (8006a2c <HAL_RCC_GetSysClockFreq+0x180>)
 80069fe:	685b      	ldr	r3, [r3, #4]
 8006a00:	0c1b      	lsrs	r3, r3, #16
 8006a02:	f003 0303 	and.w	r3, r3, #3
 8006a06:	3301      	adds	r3, #1
 8006a08:	005b      	lsls	r3, r3, #1
 8006a0a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006a0c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a10:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a14:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006a16:	e002      	b.n	8006a1e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006a18:	4b05      	ldr	r3, [pc, #20]	@ (8006a30 <HAL_RCC_GetSysClockFreq+0x184>)
 8006a1a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006a1c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006a1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006a20:	4618      	mov	r0, r3
 8006a22:	3740      	adds	r7, #64	@ 0x40
 8006a24:	46bd      	mov	sp, r7
 8006a26:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a2a:	bf00      	nop
 8006a2c:	40023800 	.word	0x40023800
 8006a30:	00f42400 	.word	0x00f42400
 8006a34:	017d7840 	.word	0x017d7840

08006a38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a3c:	4b03      	ldr	r3, [pc, #12]	@ (8006a4c <HAL_RCC_GetHCLKFreq+0x14>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
}
 8006a40:	4618      	mov	r0, r3
 8006a42:	46bd      	mov	sp, r7
 8006a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a48:	4770      	bx	lr
 8006a4a:	bf00      	nop
 8006a4c:	20000028 	.word	0x20000028

08006a50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006a54:	f7ff fff0 	bl	8006a38 <HAL_RCC_GetHCLKFreq>
 8006a58:	4602      	mov	r2, r0
 8006a5a:	4b05      	ldr	r3, [pc, #20]	@ (8006a70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006a5c:	689b      	ldr	r3, [r3, #8]
 8006a5e:	0a9b      	lsrs	r3, r3, #10
 8006a60:	f003 0307 	and.w	r3, r3, #7
 8006a64:	4903      	ldr	r1, [pc, #12]	@ (8006a74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006a66:	5ccb      	ldrb	r3, [r1, r3]
 8006a68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	bd80      	pop	{r7, pc}
 8006a70:	40023800 	.word	0x40023800
 8006a74:	080103d4 	.word	0x080103d4

08006a78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006a7c:	f7ff ffdc 	bl	8006a38 <HAL_RCC_GetHCLKFreq>
 8006a80:	4602      	mov	r2, r0
 8006a82:	4b05      	ldr	r3, [pc, #20]	@ (8006a98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006a84:	689b      	ldr	r3, [r3, #8]
 8006a86:	0b5b      	lsrs	r3, r3, #13
 8006a88:	f003 0307 	and.w	r3, r3, #7
 8006a8c:	4903      	ldr	r1, [pc, #12]	@ (8006a9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006a8e:	5ccb      	ldrb	r3, [r1, r3]
 8006a90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	bd80      	pop	{r7, pc}
 8006a98:	40023800 	.word	0x40023800
 8006a9c:	080103d4 	.word	0x080103d4

08006aa0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b082      	sub	sp, #8
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d101      	bne.n	8006ab2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006aae:	2301      	movs	r3, #1
 8006ab0:	e041      	b.n	8006b36 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ab8:	b2db      	uxtb	r3, r3
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d106      	bne.n	8006acc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f7fd f810 	bl	8003aec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2202      	movs	r2, #2
 8006ad0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681a      	ldr	r2, [r3, #0]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	3304      	adds	r3, #4
 8006adc:	4619      	mov	r1, r3
 8006ade:	4610      	mov	r0, r2
 8006ae0:	f000 fff0 	bl	8007ac4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2201      	movs	r2, #1
 8006ae8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2201      	movs	r2, #1
 8006af0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2201      	movs	r2, #1
 8006af8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2201      	movs	r2, #1
 8006b00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2201      	movs	r2, #1
 8006b08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2201      	movs	r2, #1
 8006b10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2201      	movs	r2, #1
 8006b18:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2201      	movs	r2, #1
 8006b20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2201      	movs	r2, #1
 8006b28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2201      	movs	r2, #1
 8006b30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006b34:	2300      	movs	r3, #0
}
 8006b36:	4618      	mov	r0, r3
 8006b38:	3708      	adds	r7, #8
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}
	...

08006b40 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006b40:	b480      	push	{r7}
 8006b42:	b085      	sub	sp, #20
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b4e:	b2db      	uxtb	r3, r3
 8006b50:	2b01      	cmp	r3, #1
 8006b52:	d001      	beq.n	8006b58 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006b54:	2301      	movs	r3, #1
 8006b56:	e046      	b.n	8006be6 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2202      	movs	r2, #2
 8006b5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4a23      	ldr	r2, [pc, #140]	@ (8006bf4 <HAL_TIM_Base_Start+0xb4>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d022      	beq.n	8006bb0 <HAL_TIM_Base_Start+0x70>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b72:	d01d      	beq.n	8006bb0 <HAL_TIM_Base_Start+0x70>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	4a1f      	ldr	r2, [pc, #124]	@ (8006bf8 <HAL_TIM_Base_Start+0xb8>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d018      	beq.n	8006bb0 <HAL_TIM_Base_Start+0x70>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	4a1e      	ldr	r2, [pc, #120]	@ (8006bfc <HAL_TIM_Base_Start+0xbc>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d013      	beq.n	8006bb0 <HAL_TIM_Base_Start+0x70>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a1c      	ldr	r2, [pc, #112]	@ (8006c00 <HAL_TIM_Base_Start+0xc0>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d00e      	beq.n	8006bb0 <HAL_TIM_Base_Start+0x70>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a1b      	ldr	r2, [pc, #108]	@ (8006c04 <HAL_TIM_Base_Start+0xc4>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d009      	beq.n	8006bb0 <HAL_TIM_Base_Start+0x70>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a19      	ldr	r2, [pc, #100]	@ (8006c08 <HAL_TIM_Base_Start+0xc8>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d004      	beq.n	8006bb0 <HAL_TIM_Base_Start+0x70>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4a18      	ldr	r2, [pc, #96]	@ (8006c0c <HAL_TIM_Base_Start+0xcc>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d111      	bne.n	8006bd4 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	689b      	ldr	r3, [r3, #8]
 8006bb6:	f003 0307 	and.w	r3, r3, #7
 8006bba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2b06      	cmp	r3, #6
 8006bc0:	d010      	beq.n	8006be4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	681a      	ldr	r2, [r3, #0]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f042 0201 	orr.w	r2, r2, #1
 8006bd0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bd2:	e007      	b.n	8006be4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	681a      	ldr	r2, [r3, #0]
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f042 0201 	orr.w	r2, r2, #1
 8006be2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006be4:	2300      	movs	r3, #0
}
 8006be6:	4618      	mov	r0, r3
 8006be8:	3714      	adds	r7, #20
 8006bea:	46bd      	mov	sp, r7
 8006bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf0:	4770      	bx	lr
 8006bf2:	bf00      	nop
 8006bf4:	40010000 	.word	0x40010000
 8006bf8:	40000400 	.word	0x40000400
 8006bfc:	40000800 	.word	0x40000800
 8006c00:	40000c00 	.word	0x40000c00
 8006c04:	40010400 	.word	0x40010400
 8006c08:	40014000 	.word	0x40014000
 8006c0c:	40001800 	.word	0x40001800

08006c10 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b082      	sub	sp, #8
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d101      	bne.n	8006c22 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006c1e:	2301      	movs	r3, #1
 8006c20:	e041      	b.n	8006ca6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c28:	b2db      	uxtb	r3, r3
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d106      	bne.n	8006c3c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2200      	movs	r2, #0
 8006c32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006c36:	6878      	ldr	r0, [r7, #4]
 8006c38:	f000 f839 	bl	8006cae <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2202      	movs	r2, #2
 8006c40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681a      	ldr	r2, [r3, #0]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	3304      	adds	r3, #4
 8006c4c:	4619      	mov	r1, r3
 8006c4e:	4610      	mov	r0, r2
 8006c50:	f000 ff38 	bl	8007ac4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2201      	movs	r2, #1
 8006c58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2201      	movs	r2, #1
 8006c60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2201      	movs	r2, #1
 8006c68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2201      	movs	r2, #1
 8006c70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2201      	movs	r2, #1
 8006c78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2201      	movs	r2, #1
 8006c80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2201      	movs	r2, #1
 8006c88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2201      	movs	r2, #1
 8006c90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2201      	movs	r2, #1
 8006c98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2201      	movs	r2, #1
 8006ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006ca4:	2300      	movs	r3, #0
}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3708      	adds	r7, #8
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}

08006cae <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006cae:	b480      	push	{r7}
 8006cb0:	b083      	sub	sp, #12
 8006cb2:	af00      	add	r7, sp, #0
 8006cb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006cb6:	bf00      	nop
 8006cb8:	370c      	adds	r7, #12
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc0:	4770      	bx	lr
	...

08006cc4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b084      	sub	sp, #16
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
 8006ccc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d109      	bne.n	8006ce8 <HAL_TIM_PWM_Start+0x24>
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006cda:	b2db      	uxtb	r3, r3
 8006cdc:	2b01      	cmp	r3, #1
 8006cde:	bf14      	ite	ne
 8006ce0:	2301      	movne	r3, #1
 8006ce2:	2300      	moveq	r3, #0
 8006ce4:	b2db      	uxtb	r3, r3
 8006ce6:	e022      	b.n	8006d2e <HAL_TIM_PWM_Start+0x6a>
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	2b04      	cmp	r3, #4
 8006cec:	d109      	bne.n	8006d02 <HAL_TIM_PWM_Start+0x3e>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006cf4:	b2db      	uxtb	r3, r3
 8006cf6:	2b01      	cmp	r3, #1
 8006cf8:	bf14      	ite	ne
 8006cfa:	2301      	movne	r3, #1
 8006cfc:	2300      	moveq	r3, #0
 8006cfe:	b2db      	uxtb	r3, r3
 8006d00:	e015      	b.n	8006d2e <HAL_TIM_PWM_Start+0x6a>
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	2b08      	cmp	r3, #8
 8006d06:	d109      	bne.n	8006d1c <HAL_TIM_PWM_Start+0x58>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006d0e:	b2db      	uxtb	r3, r3
 8006d10:	2b01      	cmp	r3, #1
 8006d12:	bf14      	ite	ne
 8006d14:	2301      	movne	r3, #1
 8006d16:	2300      	moveq	r3, #0
 8006d18:	b2db      	uxtb	r3, r3
 8006d1a:	e008      	b.n	8006d2e <HAL_TIM_PWM_Start+0x6a>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d22:	b2db      	uxtb	r3, r3
 8006d24:	2b01      	cmp	r3, #1
 8006d26:	bf14      	ite	ne
 8006d28:	2301      	movne	r3, #1
 8006d2a:	2300      	moveq	r3, #0
 8006d2c:	b2db      	uxtb	r3, r3
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d001      	beq.n	8006d36 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006d32:	2301      	movs	r3, #1
 8006d34:	e07c      	b.n	8006e30 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d104      	bne.n	8006d46 <HAL_TIM_PWM_Start+0x82>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2202      	movs	r2, #2
 8006d40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006d44:	e013      	b.n	8006d6e <HAL_TIM_PWM_Start+0xaa>
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	2b04      	cmp	r3, #4
 8006d4a:	d104      	bne.n	8006d56 <HAL_TIM_PWM_Start+0x92>
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2202      	movs	r2, #2
 8006d50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006d54:	e00b      	b.n	8006d6e <HAL_TIM_PWM_Start+0xaa>
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	2b08      	cmp	r3, #8
 8006d5a:	d104      	bne.n	8006d66 <HAL_TIM_PWM_Start+0xa2>
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2202      	movs	r2, #2
 8006d60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006d64:	e003      	b.n	8006d6e <HAL_TIM_PWM_Start+0xaa>
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2202      	movs	r2, #2
 8006d6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	2201      	movs	r2, #1
 8006d74:	6839      	ldr	r1, [r7, #0]
 8006d76:	4618      	mov	r0, r3
 8006d78:	f001 fac4 	bl	8008304 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	4a2d      	ldr	r2, [pc, #180]	@ (8006e38 <HAL_TIM_PWM_Start+0x174>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d004      	beq.n	8006d90 <HAL_TIM_PWM_Start+0xcc>
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	4a2c      	ldr	r2, [pc, #176]	@ (8006e3c <HAL_TIM_PWM_Start+0x178>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d101      	bne.n	8006d94 <HAL_TIM_PWM_Start+0xd0>
 8006d90:	2301      	movs	r3, #1
 8006d92:	e000      	b.n	8006d96 <HAL_TIM_PWM_Start+0xd2>
 8006d94:	2300      	movs	r3, #0
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d007      	beq.n	8006daa <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006da8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4a22      	ldr	r2, [pc, #136]	@ (8006e38 <HAL_TIM_PWM_Start+0x174>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d022      	beq.n	8006dfa <HAL_TIM_PWM_Start+0x136>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006dbc:	d01d      	beq.n	8006dfa <HAL_TIM_PWM_Start+0x136>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4a1f      	ldr	r2, [pc, #124]	@ (8006e40 <HAL_TIM_PWM_Start+0x17c>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d018      	beq.n	8006dfa <HAL_TIM_PWM_Start+0x136>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a1d      	ldr	r2, [pc, #116]	@ (8006e44 <HAL_TIM_PWM_Start+0x180>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d013      	beq.n	8006dfa <HAL_TIM_PWM_Start+0x136>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	4a1c      	ldr	r2, [pc, #112]	@ (8006e48 <HAL_TIM_PWM_Start+0x184>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d00e      	beq.n	8006dfa <HAL_TIM_PWM_Start+0x136>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a16      	ldr	r2, [pc, #88]	@ (8006e3c <HAL_TIM_PWM_Start+0x178>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d009      	beq.n	8006dfa <HAL_TIM_PWM_Start+0x136>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a18      	ldr	r2, [pc, #96]	@ (8006e4c <HAL_TIM_PWM_Start+0x188>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d004      	beq.n	8006dfa <HAL_TIM_PWM_Start+0x136>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a16      	ldr	r2, [pc, #88]	@ (8006e50 <HAL_TIM_PWM_Start+0x18c>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d111      	bne.n	8006e1e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	689b      	ldr	r3, [r3, #8]
 8006e00:	f003 0307 	and.w	r3, r3, #7
 8006e04:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	2b06      	cmp	r3, #6
 8006e0a:	d010      	beq.n	8006e2e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f042 0201 	orr.w	r2, r2, #1
 8006e1a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e1c:	e007      	b.n	8006e2e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	681a      	ldr	r2, [r3, #0]
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f042 0201 	orr.w	r2, r2, #1
 8006e2c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006e2e:	2300      	movs	r3, #0
}
 8006e30:	4618      	mov	r0, r3
 8006e32:	3710      	adds	r7, #16
 8006e34:	46bd      	mov	sp, r7
 8006e36:	bd80      	pop	{r7, pc}
 8006e38:	40010000 	.word	0x40010000
 8006e3c:	40010400 	.word	0x40010400
 8006e40:	40000400 	.word	0x40000400
 8006e44:	40000800 	.word	0x40000800
 8006e48:	40000c00 	.word	0x40000c00
 8006e4c:	40014000 	.word	0x40014000
 8006e50:	40001800 	.word	0x40001800

08006e54 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b082      	sub	sp, #8
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d101      	bne.n	8006e66 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006e62:	2301      	movs	r3, #1
 8006e64:	e041      	b.n	8006eea <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e6c:	b2db      	uxtb	r3, r3
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d106      	bne.n	8006e80 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2200      	movs	r2, #0
 8006e76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	f000 f839 	bl	8006ef2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2202      	movs	r2, #2
 8006e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681a      	ldr	r2, [r3, #0]
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	3304      	adds	r3, #4
 8006e90:	4619      	mov	r1, r3
 8006e92:	4610      	mov	r0, r2
 8006e94:	f000 fe16 	bl	8007ac4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2201      	movs	r2, #1
 8006eac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2201      	movs	r2, #1
 8006ebc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2201      	movs	r2, #1
 8006ec4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2201      	movs	r2, #1
 8006ecc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2201      	movs	r2, #1
 8006ed4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2201      	movs	r2, #1
 8006edc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2201      	movs	r2, #1
 8006ee4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006ee8:	2300      	movs	r3, #0
}
 8006eea:	4618      	mov	r0, r3
 8006eec:	3708      	adds	r7, #8
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	bd80      	pop	{r7, pc}

08006ef2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006ef2:	b480      	push	{r7}
 8006ef4:	b083      	sub	sp, #12
 8006ef6:	af00      	add	r7, sp, #0
 8006ef8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006efa:	bf00      	nop
 8006efc:	370c      	adds	r7, #12
 8006efe:	46bd      	mov	sp, r7
 8006f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f04:	4770      	bx	lr
	...

08006f08 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b084      	sub	sp, #16
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
 8006f10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f12:	2300      	movs	r3, #0
 8006f14:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d104      	bne.n	8006f26 <HAL_TIM_IC_Start_IT+0x1e>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006f22:	b2db      	uxtb	r3, r3
 8006f24:	e013      	b.n	8006f4e <HAL_TIM_IC_Start_IT+0x46>
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	2b04      	cmp	r3, #4
 8006f2a:	d104      	bne.n	8006f36 <HAL_TIM_IC_Start_IT+0x2e>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006f32:	b2db      	uxtb	r3, r3
 8006f34:	e00b      	b.n	8006f4e <HAL_TIM_IC_Start_IT+0x46>
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	2b08      	cmp	r3, #8
 8006f3a:	d104      	bne.n	8006f46 <HAL_TIM_IC_Start_IT+0x3e>
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006f42:	b2db      	uxtb	r3, r3
 8006f44:	e003      	b.n	8006f4e <HAL_TIM_IC_Start_IT+0x46>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f4c:	b2db      	uxtb	r3, r3
 8006f4e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d104      	bne.n	8006f60 <HAL_TIM_IC_Start_IT+0x58>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006f5c:	b2db      	uxtb	r3, r3
 8006f5e:	e013      	b.n	8006f88 <HAL_TIM_IC_Start_IT+0x80>
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	2b04      	cmp	r3, #4
 8006f64:	d104      	bne.n	8006f70 <HAL_TIM_IC_Start_IT+0x68>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006f6c:	b2db      	uxtb	r3, r3
 8006f6e:	e00b      	b.n	8006f88 <HAL_TIM_IC_Start_IT+0x80>
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	2b08      	cmp	r3, #8
 8006f74:	d104      	bne.n	8006f80 <HAL_TIM_IC_Start_IT+0x78>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006f7c:	b2db      	uxtb	r3, r3
 8006f7e:	e003      	b.n	8006f88 <HAL_TIM_IC_Start_IT+0x80>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f86:	b2db      	uxtb	r3, r3
 8006f88:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006f8a:	7bbb      	ldrb	r3, [r7, #14]
 8006f8c:	2b01      	cmp	r3, #1
 8006f8e:	d102      	bne.n	8006f96 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006f90:	7b7b      	ldrb	r3, [r7, #13]
 8006f92:	2b01      	cmp	r3, #1
 8006f94:	d001      	beq.n	8006f9a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8006f96:	2301      	movs	r3, #1
 8006f98:	e0cc      	b.n	8007134 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d104      	bne.n	8006faa <HAL_TIM_IC_Start_IT+0xa2>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2202      	movs	r2, #2
 8006fa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006fa8:	e013      	b.n	8006fd2 <HAL_TIM_IC_Start_IT+0xca>
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	2b04      	cmp	r3, #4
 8006fae:	d104      	bne.n	8006fba <HAL_TIM_IC_Start_IT+0xb2>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2202      	movs	r2, #2
 8006fb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006fb8:	e00b      	b.n	8006fd2 <HAL_TIM_IC_Start_IT+0xca>
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	2b08      	cmp	r3, #8
 8006fbe:	d104      	bne.n	8006fca <HAL_TIM_IC_Start_IT+0xc2>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2202      	movs	r2, #2
 8006fc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006fc8:	e003      	b.n	8006fd2 <HAL_TIM_IC_Start_IT+0xca>
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2202      	movs	r2, #2
 8006fce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d104      	bne.n	8006fe2 <HAL_TIM_IC_Start_IT+0xda>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2202      	movs	r2, #2
 8006fdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006fe0:	e013      	b.n	800700a <HAL_TIM_IC_Start_IT+0x102>
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	2b04      	cmp	r3, #4
 8006fe6:	d104      	bne.n	8006ff2 <HAL_TIM_IC_Start_IT+0xea>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2202      	movs	r2, #2
 8006fec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006ff0:	e00b      	b.n	800700a <HAL_TIM_IC_Start_IT+0x102>
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	2b08      	cmp	r3, #8
 8006ff6:	d104      	bne.n	8007002 <HAL_TIM_IC_Start_IT+0xfa>
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2202      	movs	r2, #2
 8006ffc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007000:	e003      	b.n	800700a <HAL_TIM_IC_Start_IT+0x102>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2202      	movs	r2, #2
 8007006:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	2b0c      	cmp	r3, #12
 800700e:	d841      	bhi.n	8007094 <HAL_TIM_IC_Start_IT+0x18c>
 8007010:	a201      	add	r2, pc, #4	@ (adr r2, 8007018 <HAL_TIM_IC_Start_IT+0x110>)
 8007012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007016:	bf00      	nop
 8007018:	0800704d 	.word	0x0800704d
 800701c:	08007095 	.word	0x08007095
 8007020:	08007095 	.word	0x08007095
 8007024:	08007095 	.word	0x08007095
 8007028:	0800705f 	.word	0x0800705f
 800702c:	08007095 	.word	0x08007095
 8007030:	08007095 	.word	0x08007095
 8007034:	08007095 	.word	0x08007095
 8007038:	08007071 	.word	0x08007071
 800703c:	08007095 	.word	0x08007095
 8007040:	08007095 	.word	0x08007095
 8007044:	08007095 	.word	0x08007095
 8007048:	08007083 	.word	0x08007083
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	68da      	ldr	r2, [r3, #12]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f042 0202 	orr.w	r2, r2, #2
 800705a:	60da      	str	r2, [r3, #12]
      break;
 800705c:	e01d      	b.n	800709a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	68da      	ldr	r2, [r3, #12]
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f042 0204 	orr.w	r2, r2, #4
 800706c:	60da      	str	r2, [r3, #12]
      break;
 800706e:	e014      	b.n	800709a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	68da      	ldr	r2, [r3, #12]
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f042 0208 	orr.w	r2, r2, #8
 800707e:	60da      	str	r2, [r3, #12]
      break;
 8007080:	e00b      	b.n	800709a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	68da      	ldr	r2, [r3, #12]
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f042 0210 	orr.w	r2, r2, #16
 8007090:	60da      	str	r2, [r3, #12]
      break;
 8007092:	e002      	b.n	800709a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007094:	2301      	movs	r3, #1
 8007096:	73fb      	strb	r3, [r7, #15]
      break;
 8007098:	bf00      	nop
  }

  if (status == HAL_OK)
 800709a:	7bfb      	ldrb	r3, [r7, #15]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d148      	bne.n	8007132 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	2201      	movs	r2, #1
 80070a6:	6839      	ldr	r1, [r7, #0]
 80070a8:	4618      	mov	r0, r3
 80070aa:	f001 f92b 	bl	8008304 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	4a22      	ldr	r2, [pc, #136]	@ (800713c <HAL_TIM_IC_Start_IT+0x234>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d022      	beq.n	80070fe <HAL_TIM_IC_Start_IT+0x1f6>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070c0:	d01d      	beq.n	80070fe <HAL_TIM_IC_Start_IT+0x1f6>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4a1e      	ldr	r2, [pc, #120]	@ (8007140 <HAL_TIM_IC_Start_IT+0x238>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d018      	beq.n	80070fe <HAL_TIM_IC_Start_IT+0x1f6>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a1c      	ldr	r2, [pc, #112]	@ (8007144 <HAL_TIM_IC_Start_IT+0x23c>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d013      	beq.n	80070fe <HAL_TIM_IC_Start_IT+0x1f6>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a1b      	ldr	r2, [pc, #108]	@ (8007148 <HAL_TIM_IC_Start_IT+0x240>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d00e      	beq.n	80070fe <HAL_TIM_IC_Start_IT+0x1f6>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4a19      	ldr	r2, [pc, #100]	@ (800714c <HAL_TIM_IC_Start_IT+0x244>)
 80070e6:	4293      	cmp	r3, r2
 80070e8:	d009      	beq.n	80070fe <HAL_TIM_IC_Start_IT+0x1f6>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	4a18      	ldr	r2, [pc, #96]	@ (8007150 <HAL_TIM_IC_Start_IT+0x248>)
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d004      	beq.n	80070fe <HAL_TIM_IC_Start_IT+0x1f6>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	4a16      	ldr	r2, [pc, #88]	@ (8007154 <HAL_TIM_IC_Start_IT+0x24c>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d111      	bne.n	8007122 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	689b      	ldr	r3, [r3, #8]
 8007104:	f003 0307 	and.w	r3, r3, #7
 8007108:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	2b06      	cmp	r3, #6
 800710e:	d010      	beq.n	8007132 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	681a      	ldr	r2, [r3, #0]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f042 0201 	orr.w	r2, r2, #1
 800711e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007120:	e007      	b.n	8007132 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	681a      	ldr	r2, [r3, #0]
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f042 0201 	orr.w	r2, r2, #1
 8007130:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007132:	7bfb      	ldrb	r3, [r7, #15]
}
 8007134:	4618      	mov	r0, r3
 8007136:	3710      	adds	r7, #16
 8007138:	46bd      	mov	sp, r7
 800713a:	bd80      	pop	{r7, pc}
 800713c:	40010000 	.word	0x40010000
 8007140:	40000400 	.word	0x40000400
 8007144:	40000800 	.word	0x40000800
 8007148:	40000c00 	.word	0x40000c00
 800714c:	40010400 	.word	0x40010400
 8007150:	40014000 	.word	0x40014000
 8007154:	40001800 	.word	0x40001800

08007158 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b086      	sub	sp, #24
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
 8007160:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d101      	bne.n	800716c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007168:	2301      	movs	r3, #1
 800716a:	e097      	b.n	800729c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007172:	b2db      	uxtb	r3, r3
 8007174:	2b00      	cmp	r3, #0
 8007176:	d106      	bne.n	8007186 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2200      	movs	r2, #0
 800717c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007180:	6878      	ldr	r0, [r7, #4]
 8007182:	f7fc fd65 	bl	8003c50 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2202      	movs	r2, #2
 800718a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	689b      	ldr	r3, [r3, #8]
 8007194:	687a      	ldr	r2, [r7, #4]
 8007196:	6812      	ldr	r2, [r2, #0]
 8007198:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800719c:	f023 0307 	bic.w	r3, r3, #7
 80071a0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681a      	ldr	r2, [r3, #0]
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	3304      	adds	r3, #4
 80071aa:	4619      	mov	r1, r3
 80071ac:	4610      	mov	r0, r2
 80071ae:	f000 fc89 	bl	8007ac4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	689b      	ldr	r3, [r3, #8]
 80071b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	699b      	ldr	r3, [r3, #24]
 80071c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	6a1b      	ldr	r3, [r3, #32]
 80071c8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	697a      	ldr	r2, [r7, #20]
 80071d0:	4313      	orrs	r3, r2
 80071d2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80071d4:	693b      	ldr	r3, [r7, #16]
 80071d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80071da:	f023 0303 	bic.w	r3, r3, #3
 80071de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	689a      	ldr	r2, [r3, #8]
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	699b      	ldr	r3, [r3, #24]
 80071e8:	021b      	lsls	r3, r3, #8
 80071ea:	4313      	orrs	r3, r2
 80071ec:	693a      	ldr	r2, [r7, #16]
 80071ee:	4313      	orrs	r3, r2
 80071f0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80071f2:	693b      	ldr	r3, [r7, #16]
 80071f4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80071f8:	f023 030c 	bic.w	r3, r3, #12
 80071fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80071fe:	693b      	ldr	r3, [r7, #16]
 8007200:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007204:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007208:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	68da      	ldr	r2, [r3, #12]
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	69db      	ldr	r3, [r3, #28]
 8007212:	021b      	lsls	r3, r3, #8
 8007214:	4313      	orrs	r3, r2
 8007216:	693a      	ldr	r2, [r7, #16]
 8007218:	4313      	orrs	r3, r2
 800721a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	691b      	ldr	r3, [r3, #16]
 8007220:	011a      	lsls	r2, r3, #4
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	6a1b      	ldr	r3, [r3, #32]
 8007226:	031b      	lsls	r3, r3, #12
 8007228:	4313      	orrs	r3, r2
 800722a:	693a      	ldr	r2, [r7, #16]
 800722c:	4313      	orrs	r3, r2
 800722e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8007236:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800723e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	685a      	ldr	r2, [r3, #4]
 8007244:	683b      	ldr	r3, [r7, #0]
 8007246:	695b      	ldr	r3, [r3, #20]
 8007248:	011b      	lsls	r3, r3, #4
 800724a:	4313      	orrs	r3, r2
 800724c:	68fa      	ldr	r2, [r7, #12]
 800724e:	4313      	orrs	r3, r2
 8007250:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	697a      	ldr	r2, [r7, #20]
 8007258:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	693a      	ldr	r2, [r7, #16]
 8007260:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	68fa      	ldr	r2, [r7, #12]
 8007268:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2201      	movs	r2, #1
 800726e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2201      	movs	r2, #1
 8007276:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2201      	movs	r2, #1
 800727e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2201      	movs	r2, #1
 8007286:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2201      	movs	r2, #1
 800728e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2201      	movs	r2, #1
 8007296:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800729a:	2300      	movs	r3, #0
}
 800729c:	4618      	mov	r0, r3
 800729e:	3718      	adds	r7, #24
 80072a0:	46bd      	mov	sp, r7
 80072a2:	bd80      	pop	{r7, pc}

080072a4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b084      	sub	sp, #16
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
 80072ac:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80072b4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80072bc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80072c4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80072cc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d110      	bne.n	80072f6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80072d4:	7bfb      	ldrb	r3, [r7, #15]
 80072d6:	2b01      	cmp	r3, #1
 80072d8:	d102      	bne.n	80072e0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80072da:	7b7b      	ldrb	r3, [r7, #13]
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d001      	beq.n	80072e4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80072e0:	2301      	movs	r3, #1
 80072e2:	e069      	b.n	80073b8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2202      	movs	r2, #2
 80072e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2202      	movs	r2, #2
 80072f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80072f4:	e031      	b.n	800735a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	2b04      	cmp	r3, #4
 80072fa:	d110      	bne.n	800731e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80072fc:	7bbb      	ldrb	r3, [r7, #14]
 80072fe:	2b01      	cmp	r3, #1
 8007300:	d102      	bne.n	8007308 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007302:	7b3b      	ldrb	r3, [r7, #12]
 8007304:	2b01      	cmp	r3, #1
 8007306:	d001      	beq.n	800730c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007308:	2301      	movs	r3, #1
 800730a:	e055      	b.n	80073b8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2202      	movs	r2, #2
 8007310:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2202      	movs	r2, #2
 8007318:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800731c:	e01d      	b.n	800735a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800731e:	7bfb      	ldrb	r3, [r7, #15]
 8007320:	2b01      	cmp	r3, #1
 8007322:	d108      	bne.n	8007336 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007324:	7bbb      	ldrb	r3, [r7, #14]
 8007326:	2b01      	cmp	r3, #1
 8007328:	d105      	bne.n	8007336 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800732a:	7b7b      	ldrb	r3, [r7, #13]
 800732c:	2b01      	cmp	r3, #1
 800732e:	d102      	bne.n	8007336 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007330:	7b3b      	ldrb	r3, [r7, #12]
 8007332:	2b01      	cmp	r3, #1
 8007334:	d001      	beq.n	800733a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007336:	2301      	movs	r3, #1
 8007338:	e03e      	b.n	80073b8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2202      	movs	r2, #2
 800733e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2202      	movs	r2, #2
 8007346:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2202      	movs	r2, #2
 800734e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2202      	movs	r2, #2
 8007356:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d003      	beq.n	8007368 <HAL_TIM_Encoder_Start+0xc4>
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	2b04      	cmp	r3, #4
 8007364:	d008      	beq.n	8007378 <HAL_TIM_Encoder_Start+0xd4>
 8007366:	e00f      	b.n	8007388 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	2201      	movs	r2, #1
 800736e:	2100      	movs	r1, #0
 8007370:	4618      	mov	r0, r3
 8007372:	f000 ffc7 	bl	8008304 <TIM_CCxChannelCmd>
      break;
 8007376:	e016      	b.n	80073a6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	2201      	movs	r2, #1
 800737e:	2104      	movs	r1, #4
 8007380:	4618      	mov	r0, r3
 8007382:	f000 ffbf 	bl	8008304 <TIM_CCxChannelCmd>
      break;
 8007386:	e00e      	b.n	80073a6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	2201      	movs	r2, #1
 800738e:	2100      	movs	r1, #0
 8007390:	4618      	mov	r0, r3
 8007392:	f000 ffb7 	bl	8008304 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	2201      	movs	r2, #1
 800739c:	2104      	movs	r1, #4
 800739e:	4618      	mov	r0, r3
 80073a0:	f000 ffb0 	bl	8008304 <TIM_CCxChannelCmd>
      break;
 80073a4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	681a      	ldr	r2, [r3, #0]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f042 0201 	orr.w	r2, r2, #1
 80073b4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80073b6:	2300      	movs	r3, #0
}
 80073b8:	4618      	mov	r0, r3
 80073ba:	3710      	adds	r7, #16
 80073bc:	46bd      	mov	sp, r7
 80073be:	bd80      	pop	{r7, pc}

080073c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b084      	sub	sp, #16
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	68db      	ldr	r3, [r3, #12]
 80073ce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	691b      	ldr	r3, [r3, #16]
 80073d6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	f003 0302 	and.w	r3, r3, #2
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d020      	beq.n	8007424 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	f003 0302 	and.w	r3, r3, #2
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d01b      	beq.n	8007424 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f06f 0202 	mvn.w	r2, #2
 80073f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2201      	movs	r2, #1
 80073fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	699b      	ldr	r3, [r3, #24]
 8007402:	f003 0303 	and.w	r3, r3, #3
 8007406:	2b00      	cmp	r3, #0
 8007408:	d003      	beq.n	8007412 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f7fb fdac 	bl	8002f68 <HAL_TIM_IC_CaptureCallback>
 8007410:	e005      	b.n	800741e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	f000 fb38 	bl	8007a88 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007418:	6878      	ldr	r0, [r7, #4]
 800741a:	f000 fb3f 	bl	8007a9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2200      	movs	r2, #0
 8007422:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007424:	68bb      	ldr	r3, [r7, #8]
 8007426:	f003 0304 	and.w	r3, r3, #4
 800742a:	2b00      	cmp	r3, #0
 800742c:	d020      	beq.n	8007470 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	f003 0304 	and.w	r3, r3, #4
 8007434:	2b00      	cmp	r3, #0
 8007436:	d01b      	beq.n	8007470 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f06f 0204 	mvn.w	r2, #4
 8007440:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2202      	movs	r2, #2
 8007446:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	699b      	ldr	r3, [r3, #24]
 800744e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007452:	2b00      	cmp	r3, #0
 8007454:	d003      	beq.n	800745e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007456:	6878      	ldr	r0, [r7, #4]
 8007458:	f7fb fd86 	bl	8002f68 <HAL_TIM_IC_CaptureCallback>
 800745c:	e005      	b.n	800746a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800745e:	6878      	ldr	r0, [r7, #4]
 8007460:	f000 fb12 	bl	8007a88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007464:	6878      	ldr	r0, [r7, #4]
 8007466:	f000 fb19 	bl	8007a9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2200      	movs	r2, #0
 800746e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007470:	68bb      	ldr	r3, [r7, #8]
 8007472:	f003 0308 	and.w	r3, r3, #8
 8007476:	2b00      	cmp	r3, #0
 8007478:	d020      	beq.n	80074bc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	f003 0308 	and.w	r3, r3, #8
 8007480:	2b00      	cmp	r3, #0
 8007482:	d01b      	beq.n	80074bc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f06f 0208 	mvn.w	r2, #8
 800748c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2204      	movs	r2, #4
 8007492:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	69db      	ldr	r3, [r3, #28]
 800749a:	f003 0303 	and.w	r3, r3, #3
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d003      	beq.n	80074aa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074a2:	6878      	ldr	r0, [r7, #4]
 80074a4:	f7fb fd60 	bl	8002f68 <HAL_TIM_IC_CaptureCallback>
 80074a8:	e005      	b.n	80074b6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074aa:	6878      	ldr	r0, [r7, #4]
 80074ac:	f000 faec 	bl	8007a88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	f000 faf3 	bl	8007a9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2200      	movs	r2, #0
 80074ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80074bc:	68bb      	ldr	r3, [r7, #8]
 80074be:	f003 0310 	and.w	r3, r3, #16
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d020      	beq.n	8007508 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	f003 0310 	and.w	r3, r3, #16
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d01b      	beq.n	8007508 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f06f 0210 	mvn.w	r2, #16
 80074d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2208      	movs	r2, #8
 80074de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	69db      	ldr	r3, [r3, #28]
 80074e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d003      	beq.n	80074f6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074ee:	6878      	ldr	r0, [r7, #4]
 80074f0:	f7fb fd3a 	bl	8002f68 <HAL_TIM_IC_CaptureCallback>
 80074f4:	e005      	b.n	8007502 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074f6:	6878      	ldr	r0, [r7, #4]
 80074f8:	f000 fac6 	bl	8007a88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074fc:	6878      	ldr	r0, [r7, #4]
 80074fe:	f000 facd 	bl	8007a9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2200      	movs	r2, #0
 8007506:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	f003 0301 	and.w	r3, r3, #1
 800750e:	2b00      	cmp	r3, #0
 8007510:	d00c      	beq.n	800752c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	f003 0301 	and.w	r3, r3, #1
 8007518:	2b00      	cmp	r3, #0
 800751a:	d007      	beq.n	800752c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f06f 0201 	mvn.w	r2, #1
 8007524:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	f000 faa4 	bl	8007a74 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007532:	2b00      	cmp	r3, #0
 8007534:	d00c      	beq.n	8007550 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800753c:	2b00      	cmp	r3, #0
 800753e:	d007      	beq.n	8007550 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007548:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800754a:	6878      	ldr	r0, [r7, #4]
 800754c:	f000 ffd8 	bl	8008500 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007550:	68bb      	ldr	r3, [r7, #8]
 8007552:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007556:	2b00      	cmp	r3, #0
 8007558:	d00c      	beq.n	8007574 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007560:	2b00      	cmp	r3, #0
 8007562:	d007      	beq.n	8007574 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800756c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f000 fa9e 	bl	8007ab0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	f003 0320 	and.w	r3, r3, #32
 800757a:	2b00      	cmp	r3, #0
 800757c:	d00c      	beq.n	8007598 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	f003 0320 	and.w	r3, r3, #32
 8007584:	2b00      	cmp	r3, #0
 8007586:	d007      	beq.n	8007598 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f06f 0220 	mvn.w	r2, #32
 8007590:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007592:	6878      	ldr	r0, [r7, #4]
 8007594:	f000 ffaa 	bl	80084ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007598:	bf00      	nop
 800759a:	3710      	adds	r7, #16
 800759c:	46bd      	mov	sp, r7
 800759e:	bd80      	pop	{r7, pc}

080075a0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b086      	sub	sp, #24
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	60f8      	str	r0, [r7, #12]
 80075a8:	60b9      	str	r1, [r7, #8]
 80075aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80075ac:	2300      	movs	r3, #0
 80075ae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80075b6:	2b01      	cmp	r3, #1
 80075b8:	d101      	bne.n	80075be <HAL_TIM_IC_ConfigChannel+0x1e>
 80075ba:	2302      	movs	r3, #2
 80075bc:	e088      	b.n	80076d0 <HAL_TIM_IC_ConfigChannel+0x130>
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	2201      	movs	r2, #1
 80075c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d11b      	bne.n	8007604 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80075d0:	68bb      	ldr	r3, [r7, #8]
 80075d2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80075dc:	f000 fcce 	bl	8007f7c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	699a      	ldr	r2, [r3, #24]
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f022 020c 	bic.w	r2, r2, #12
 80075ee:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	6999      	ldr	r1, [r3, #24]
 80075f6:	68bb      	ldr	r3, [r7, #8]
 80075f8:	689a      	ldr	r2, [r3, #8]
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	430a      	orrs	r2, r1
 8007600:	619a      	str	r2, [r3, #24]
 8007602:	e060      	b.n	80076c6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2b04      	cmp	r3, #4
 8007608:	d11c      	bne.n	8007644 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800760e:	68bb      	ldr	r3, [r7, #8]
 8007610:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800761a:	f000 fd52 	bl	80080c2 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	699a      	ldr	r2, [r3, #24]
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800762c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	6999      	ldr	r1, [r3, #24]
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	689b      	ldr	r3, [r3, #8]
 8007638:	021a      	lsls	r2, r3, #8
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	430a      	orrs	r2, r1
 8007640:	619a      	str	r2, [r3, #24]
 8007642:	e040      	b.n	80076c6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2b08      	cmp	r3, #8
 8007648:	d11b      	bne.n	8007682 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800765a:	f000 fd9f 	bl	800819c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	69da      	ldr	r2, [r3, #28]
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f022 020c 	bic.w	r2, r2, #12
 800766c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	69d9      	ldr	r1, [r3, #28]
 8007674:	68bb      	ldr	r3, [r7, #8]
 8007676:	689a      	ldr	r2, [r3, #8]
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	430a      	orrs	r2, r1
 800767e:	61da      	str	r2, [r3, #28]
 8007680:	e021      	b.n	80076c6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2b0c      	cmp	r3, #12
 8007686:	d11c      	bne.n	80076c2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007698:	f000 fdbc 	bl	8008214 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	69da      	ldr	r2, [r3, #28]
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80076aa:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	69d9      	ldr	r1, [r3, #28]
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	689b      	ldr	r3, [r3, #8]
 80076b6:	021a      	lsls	r2, r3, #8
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	430a      	orrs	r2, r1
 80076be:	61da      	str	r2, [r3, #28]
 80076c0:	e001      	b.n	80076c6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80076c2:	2301      	movs	r3, #1
 80076c4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2200      	movs	r2, #0
 80076ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80076ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80076d0:	4618      	mov	r0, r3
 80076d2:	3718      	adds	r7, #24
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bd80      	pop	{r7, pc}

080076d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b086      	sub	sp, #24
 80076dc:	af00      	add	r7, sp, #0
 80076de:	60f8      	str	r0, [r7, #12]
 80076e0:	60b9      	str	r1, [r7, #8]
 80076e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80076e4:	2300      	movs	r3, #0
 80076e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80076ee:	2b01      	cmp	r3, #1
 80076f0:	d101      	bne.n	80076f6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80076f2:	2302      	movs	r3, #2
 80076f4:	e0ae      	b.n	8007854 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	2201      	movs	r2, #1
 80076fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2b0c      	cmp	r3, #12
 8007702:	f200 809f 	bhi.w	8007844 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007706:	a201      	add	r2, pc, #4	@ (adr r2, 800770c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800770c:	08007741 	.word	0x08007741
 8007710:	08007845 	.word	0x08007845
 8007714:	08007845 	.word	0x08007845
 8007718:	08007845 	.word	0x08007845
 800771c:	08007781 	.word	0x08007781
 8007720:	08007845 	.word	0x08007845
 8007724:	08007845 	.word	0x08007845
 8007728:	08007845 	.word	0x08007845
 800772c:	080077c3 	.word	0x080077c3
 8007730:	08007845 	.word	0x08007845
 8007734:	08007845 	.word	0x08007845
 8007738:	08007845 	.word	0x08007845
 800773c:	08007803 	.word	0x08007803
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	68b9      	ldr	r1, [r7, #8]
 8007746:	4618      	mov	r0, r3
 8007748:	f000 fa68 	bl	8007c1c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	699a      	ldr	r2, [r3, #24]
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f042 0208 	orr.w	r2, r2, #8
 800775a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	699a      	ldr	r2, [r3, #24]
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f022 0204 	bic.w	r2, r2, #4
 800776a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	6999      	ldr	r1, [r3, #24]
 8007772:	68bb      	ldr	r3, [r7, #8]
 8007774:	691a      	ldr	r2, [r3, #16]
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	430a      	orrs	r2, r1
 800777c:	619a      	str	r2, [r3, #24]
      break;
 800777e:	e064      	b.n	800784a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	68b9      	ldr	r1, [r7, #8]
 8007786:	4618      	mov	r0, r3
 8007788:	f000 fab8 	bl	8007cfc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	699a      	ldr	r2, [r3, #24]
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800779a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	699a      	ldr	r2, [r3, #24]
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80077aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	6999      	ldr	r1, [r3, #24]
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	691b      	ldr	r3, [r3, #16]
 80077b6:	021a      	lsls	r2, r3, #8
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	430a      	orrs	r2, r1
 80077be:	619a      	str	r2, [r3, #24]
      break;
 80077c0:	e043      	b.n	800784a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	68b9      	ldr	r1, [r7, #8]
 80077c8:	4618      	mov	r0, r3
 80077ca:	f000 fb0d 	bl	8007de8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	69da      	ldr	r2, [r3, #28]
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f042 0208 	orr.w	r2, r2, #8
 80077dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	69da      	ldr	r2, [r3, #28]
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f022 0204 	bic.w	r2, r2, #4
 80077ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	69d9      	ldr	r1, [r3, #28]
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	691a      	ldr	r2, [r3, #16]
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	430a      	orrs	r2, r1
 80077fe:	61da      	str	r2, [r3, #28]
      break;
 8007800:	e023      	b.n	800784a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	68b9      	ldr	r1, [r7, #8]
 8007808:	4618      	mov	r0, r3
 800780a:	f000 fb61 	bl	8007ed0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	69da      	ldr	r2, [r3, #28]
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800781c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	69da      	ldr	r2, [r3, #28]
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800782c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	69d9      	ldr	r1, [r3, #28]
 8007834:	68bb      	ldr	r3, [r7, #8]
 8007836:	691b      	ldr	r3, [r3, #16]
 8007838:	021a      	lsls	r2, r3, #8
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	430a      	orrs	r2, r1
 8007840:	61da      	str	r2, [r3, #28]
      break;
 8007842:	e002      	b.n	800784a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007844:	2301      	movs	r3, #1
 8007846:	75fb      	strb	r3, [r7, #23]
      break;
 8007848:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	2200      	movs	r2, #0
 800784e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007852:	7dfb      	ldrb	r3, [r7, #23]
}
 8007854:	4618      	mov	r0, r3
 8007856:	3718      	adds	r7, #24
 8007858:	46bd      	mov	sp, r7
 800785a:	bd80      	pop	{r7, pc}

0800785c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b084      	sub	sp, #16
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
 8007864:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007866:	2300      	movs	r3, #0
 8007868:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007870:	2b01      	cmp	r3, #1
 8007872:	d101      	bne.n	8007878 <HAL_TIM_ConfigClockSource+0x1c>
 8007874:	2302      	movs	r3, #2
 8007876:	e0b4      	b.n	80079e2 <HAL_TIM_ConfigClockSource+0x186>
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2201      	movs	r2, #1
 800787c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2202      	movs	r2, #2
 8007884:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	689b      	ldr	r3, [r3, #8]
 800788e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007890:	68bb      	ldr	r3, [r7, #8]
 8007892:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007896:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800789e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	68ba      	ldr	r2, [r7, #8]
 80078a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80078b0:	d03e      	beq.n	8007930 <HAL_TIM_ConfigClockSource+0xd4>
 80078b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80078b6:	f200 8087 	bhi.w	80079c8 <HAL_TIM_ConfigClockSource+0x16c>
 80078ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078be:	f000 8086 	beq.w	80079ce <HAL_TIM_ConfigClockSource+0x172>
 80078c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078c6:	d87f      	bhi.n	80079c8 <HAL_TIM_ConfigClockSource+0x16c>
 80078c8:	2b70      	cmp	r3, #112	@ 0x70
 80078ca:	d01a      	beq.n	8007902 <HAL_TIM_ConfigClockSource+0xa6>
 80078cc:	2b70      	cmp	r3, #112	@ 0x70
 80078ce:	d87b      	bhi.n	80079c8 <HAL_TIM_ConfigClockSource+0x16c>
 80078d0:	2b60      	cmp	r3, #96	@ 0x60
 80078d2:	d050      	beq.n	8007976 <HAL_TIM_ConfigClockSource+0x11a>
 80078d4:	2b60      	cmp	r3, #96	@ 0x60
 80078d6:	d877      	bhi.n	80079c8 <HAL_TIM_ConfigClockSource+0x16c>
 80078d8:	2b50      	cmp	r3, #80	@ 0x50
 80078da:	d03c      	beq.n	8007956 <HAL_TIM_ConfigClockSource+0xfa>
 80078dc:	2b50      	cmp	r3, #80	@ 0x50
 80078de:	d873      	bhi.n	80079c8 <HAL_TIM_ConfigClockSource+0x16c>
 80078e0:	2b40      	cmp	r3, #64	@ 0x40
 80078e2:	d058      	beq.n	8007996 <HAL_TIM_ConfigClockSource+0x13a>
 80078e4:	2b40      	cmp	r3, #64	@ 0x40
 80078e6:	d86f      	bhi.n	80079c8 <HAL_TIM_ConfigClockSource+0x16c>
 80078e8:	2b30      	cmp	r3, #48	@ 0x30
 80078ea:	d064      	beq.n	80079b6 <HAL_TIM_ConfigClockSource+0x15a>
 80078ec:	2b30      	cmp	r3, #48	@ 0x30
 80078ee:	d86b      	bhi.n	80079c8 <HAL_TIM_ConfigClockSource+0x16c>
 80078f0:	2b20      	cmp	r3, #32
 80078f2:	d060      	beq.n	80079b6 <HAL_TIM_ConfigClockSource+0x15a>
 80078f4:	2b20      	cmp	r3, #32
 80078f6:	d867      	bhi.n	80079c8 <HAL_TIM_ConfigClockSource+0x16c>
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d05c      	beq.n	80079b6 <HAL_TIM_ConfigClockSource+0x15a>
 80078fc:	2b10      	cmp	r3, #16
 80078fe:	d05a      	beq.n	80079b6 <HAL_TIM_ConfigClockSource+0x15a>
 8007900:	e062      	b.n	80079c8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007912:	f000 fcd7 	bl	80082c4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	689b      	ldr	r3, [r3, #8]
 800791c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007924:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	68ba      	ldr	r2, [r7, #8]
 800792c:	609a      	str	r2, [r3, #8]
      break;
 800792e:	e04f      	b.n	80079d0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007940:	f000 fcc0 	bl	80082c4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	689a      	ldr	r2, [r3, #8]
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007952:	609a      	str	r2, [r3, #8]
      break;
 8007954:	e03c      	b.n	80079d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800795e:	683b      	ldr	r3, [r7, #0]
 8007960:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007962:	461a      	mov	r2, r3
 8007964:	f000 fb7e 	bl	8008064 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	2150      	movs	r1, #80	@ 0x50
 800796e:	4618      	mov	r0, r3
 8007970:	f000 fc8d 	bl	800828e <TIM_ITRx_SetConfig>
      break;
 8007974:	e02c      	b.n	80079d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007982:	461a      	mov	r2, r3
 8007984:	f000 fbda 	bl	800813c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	2160      	movs	r1, #96	@ 0x60
 800798e:	4618      	mov	r0, r3
 8007990:	f000 fc7d 	bl	800828e <TIM_ITRx_SetConfig>
      break;
 8007994:	e01c      	b.n	80079d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80079a2:	461a      	mov	r2, r3
 80079a4:	f000 fb5e 	bl	8008064 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	2140      	movs	r1, #64	@ 0x40
 80079ae:	4618      	mov	r0, r3
 80079b0:	f000 fc6d 	bl	800828e <TIM_ITRx_SetConfig>
      break;
 80079b4:	e00c      	b.n	80079d0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681a      	ldr	r2, [r3, #0]
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	4619      	mov	r1, r3
 80079c0:	4610      	mov	r0, r2
 80079c2:	f000 fc64 	bl	800828e <TIM_ITRx_SetConfig>
      break;
 80079c6:	e003      	b.n	80079d0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80079c8:	2301      	movs	r3, #1
 80079ca:	73fb      	strb	r3, [r7, #15]
      break;
 80079cc:	e000      	b.n	80079d0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80079ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2201      	movs	r2, #1
 80079d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2200      	movs	r2, #0
 80079dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80079e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80079e2:	4618      	mov	r0, r3
 80079e4:	3710      	adds	r7, #16
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bd80      	pop	{r7, pc}
	...

080079ec <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80079ec:	b480      	push	{r7}
 80079ee:	b085      	sub	sp, #20
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
 80079f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80079f6:	2300      	movs	r3, #0
 80079f8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	2b0c      	cmp	r3, #12
 80079fe:	d831      	bhi.n	8007a64 <HAL_TIM_ReadCapturedValue+0x78>
 8007a00:	a201      	add	r2, pc, #4	@ (adr r2, 8007a08 <HAL_TIM_ReadCapturedValue+0x1c>)
 8007a02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a06:	bf00      	nop
 8007a08:	08007a3d 	.word	0x08007a3d
 8007a0c:	08007a65 	.word	0x08007a65
 8007a10:	08007a65 	.word	0x08007a65
 8007a14:	08007a65 	.word	0x08007a65
 8007a18:	08007a47 	.word	0x08007a47
 8007a1c:	08007a65 	.word	0x08007a65
 8007a20:	08007a65 	.word	0x08007a65
 8007a24:	08007a65 	.word	0x08007a65
 8007a28:	08007a51 	.word	0x08007a51
 8007a2c:	08007a65 	.word	0x08007a65
 8007a30:	08007a65 	.word	0x08007a65
 8007a34:	08007a65 	.word	0x08007a65
 8007a38:	08007a5b 	.word	0x08007a5b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a42:	60fb      	str	r3, [r7, #12]

      break;
 8007a44:	e00f      	b.n	8007a66 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a4c:	60fb      	str	r3, [r7, #12]

      break;
 8007a4e:	e00a      	b.n	8007a66 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a56:	60fb      	str	r3, [r7, #12]

      break;
 8007a58:	e005      	b.n	8007a66 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a60:	60fb      	str	r3, [r7, #12]

      break;
 8007a62:	e000      	b.n	8007a66 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007a64:	bf00      	nop
  }

  return tmpreg;
 8007a66:	68fb      	ldr	r3, [r7, #12]
}
 8007a68:	4618      	mov	r0, r3
 8007a6a:	3714      	adds	r7, #20
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a72:	4770      	bx	lr

08007a74 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007a74:	b480      	push	{r7}
 8007a76:	b083      	sub	sp, #12
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007a7c:	bf00      	nop
 8007a7e:	370c      	adds	r7, #12
 8007a80:	46bd      	mov	sp, r7
 8007a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a86:	4770      	bx	lr

08007a88 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007a88:	b480      	push	{r7}
 8007a8a:	b083      	sub	sp, #12
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007a90:	bf00      	nop
 8007a92:	370c      	adds	r7, #12
 8007a94:	46bd      	mov	sp, r7
 8007a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9a:	4770      	bx	lr

08007a9c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	b083      	sub	sp, #12
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007aa4:	bf00      	nop
 8007aa6:	370c      	adds	r7, #12
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aae:	4770      	bx	lr

08007ab0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b083      	sub	sp, #12
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007ab8:	bf00      	nop
 8007aba:	370c      	adds	r7, #12
 8007abc:	46bd      	mov	sp, r7
 8007abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac2:	4770      	bx	lr

08007ac4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b085      	sub	sp, #20
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
 8007acc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	4a46      	ldr	r2, [pc, #280]	@ (8007bf0 <TIM_Base_SetConfig+0x12c>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d013      	beq.n	8007b04 <TIM_Base_SetConfig+0x40>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ae2:	d00f      	beq.n	8007b04 <TIM_Base_SetConfig+0x40>
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	4a43      	ldr	r2, [pc, #268]	@ (8007bf4 <TIM_Base_SetConfig+0x130>)
 8007ae8:	4293      	cmp	r3, r2
 8007aea:	d00b      	beq.n	8007b04 <TIM_Base_SetConfig+0x40>
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	4a42      	ldr	r2, [pc, #264]	@ (8007bf8 <TIM_Base_SetConfig+0x134>)
 8007af0:	4293      	cmp	r3, r2
 8007af2:	d007      	beq.n	8007b04 <TIM_Base_SetConfig+0x40>
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	4a41      	ldr	r2, [pc, #260]	@ (8007bfc <TIM_Base_SetConfig+0x138>)
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d003      	beq.n	8007b04 <TIM_Base_SetConfig+0x40>
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	4a40      	ldr	r2, [pc, #256]	@ (8007c00 <TIM_Base_SetConfig+0x13c>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d108      	bne.n	8007b16 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	685b      	ldr	r3, [r3, #4]
 8007b10:	68fa      	ldr	r2, [r7, #12]
 8007b12:	4313      	orrs	r3, r2
 8007b14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	4a35      	ldr	r2, [pc, #212]	@ (8007bf0 <TIM_Base_SetConfig+0x12c>)
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d02b      	beq.n	8007b76 <TIM_Base_SetConfig+0xb2>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b24:	d027      	beq.n	8007b76 <TIM_Base_SetConfig+0xb2>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	4a32      	ldr	r2, [pc, #200]	@ (8007bf4 <TIM_Base_SetConfig+0x130>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d023      	beq.n	8007b76 <TIM_Base_SetConfig+0xb2>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	4a31      	ldr	r2, [pc, #196]	@ (8007bf8 <TIM_Base_SetConfig+0x134>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d01f      	beq.n	8007b76 <TIM_Base_SetConfig+0xb2>
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	4a30      	ldr	r2, [pc, #192]	@ (8007bfc <TIM_Base_SetConfig+0x138>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d01b      	beq.n	8007b76 <TIM_Base_SetConfig+0xb2>
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	4a2f      	ldr	r2, [pc, #188]	@ (8007c00 <TIM_Base_SetConfig+0x13c>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d017      	beq.n	8007b76 <TIM_Base_SetConfig+0xb2>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	4a2e      	ldr	r2, [pc, #184]	@ (8007c04 <TIM_Base_SetConfig+0x140>)
 8007b4a:	4293      	cmp	r3, r2
 8007b4c:	d013      	beq.n	8007b76 <TIM_Base_SetConfig+0xb2>
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	4a2d      	ldr	r2, [pc, #180]	@ (8007c08 <TIM_Base_SetConfig+0x144>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d00f      	beq.n	8007b76 <TIM_Base_SetConfig+0xb2>
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	4a2c      	ldr	r2, [pc, #176]	@ (8007c0c <TIM_Base_SetConfig+0x148>)
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d00b      	beq.n	8007b76 <TIM_Base_SetConfig+0xb2>
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	4a2b      	ldr	r2, [pc, #172]	@ (8007c10 <TIM_Base_SetConfig+0x14c>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d007      	beq.n	8007b76 <TIM_Base_SetConfig+0xb2>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	4a2a      	ldr	r2, [pc, #168]	@ (8007c14 <TIM_Base_SetConfig+0x150>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d003      	beq.n	8007b76 <TIM_Base_SetConfig+0xb2>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	4a29      	ldr	r2, [pc, #164]	@ (8007c18 <TIM_Base_SetConfig+0x154>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d108      	bne.n	8007b88 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	68db      	ldr	r3, [r3, #12]
 8007b82:	68fa      	ldr	r2, [r7, #12]
 8007b84:	4313      	orrs	r3, r2
 8007b86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	695b      	ldr	r3, [r3, #20]
 8007b92:	4313      	orrs	r3, r2
 8007b94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	68fa      	ldr	r2, [r7, #12]
 8007b9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	689a      	ldr	r2, [r3, #8]
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	681a      	ldr	r2, [r3, #0]
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	4a10      	ldr	r2, [pc, #64]	@ (8007bf0 <TIM_Base_SetConfig+0x12c>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d003      	beq.n	8007bbc <TIM_Base_SetConfig+0xf8>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	4a12      	ldr	r2, [pc, #72]	@ (8007c00 <TIM_Base_SetConfig+0x13c>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d103      	bne.n	8007bc4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	691a      	ldr	r2, [r3, #16]
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2201      	movs	r2, #1
 8007bc8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	691b      	ldr	r3, [r3, #16]
 8007bce:	f003 0301 	and.w	r3, r3, #1
 8007bd2:	2b01      	cmp	r3, #1
 8007bd4:	d105      	bne.n	8007be2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	691b      	ldr	r3, [r3, #16]
 8007bda:	f023 0201 	bic.w	r2, r3, #1
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	611a      	str	r2, [r3, #16]
  }
}
 8007be2:	bf00      	nop
 8007be4:	3714      	adds	r7, #20
 8007be6:	46bd      	mov	sp, r7
 8007be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bec:	4770      	bx	lr
 8007bee:	bf00      	nop
 8007bf0:	40010000 	.word	0x40010000
 8007bf4:	40000400 	.word	0x40000400
 8007bf8:	40000800 	.word	0x40000800
 8007bfc:	40000c00 	.word	0x40000c00
 8007c00:	40010400 	.word	0x40010400
 8007c04:	40014000 	.word	0x40014000
 8007c08:	40014400 	.word	0x40014400
 8007c0c:	40014800 	.word	0x40014800
 8007c10:	40001800 	.word	0x40001800
 8007c14:	40001c00 	.word	0x40001c00
 8007c18:	40002000 	.word	0x40002000

08007c1c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c1c:	b480      	push	{r7}
 8007c1e:	b087      	sub	sp, #28
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
 8007c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6a1b      	ldr	r3, [r3, #32]
 8007c2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	6a1b      	ldr	r3, [r3, #32]
 8007c30:	f023 0201 	bic.w	r2, r3, #1
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	685b      	ldr	r3, [r3, #4]
 8007c3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	699b      	ldr	r3, [r3, #24]
 8007c42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	f023 0303 	bic.w	r3, r3, #3
 8007c52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	68fa      	ldr	r2, [r7, #12]
 8007c5a:	4313      	orrs	r3, r2
 8007c5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	f023 0302 	bic.w	r3, r3, #2
 8007c64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	689b      	ldr	r3, [r3, #8]
 8007c6a:	697a      	ldr	r2, [r7, #20]
 8007c6c:	4313      	orrs	r3, r2
 8007c6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	4a20      	ldr	r2, [pc, #128]	@ (8007cf4 <TIM_OC1_SetConfig+0xd8>)
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d003      	beq.n	8007c80 <TIM_OC1_SetConfig+0x64>
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	4a1f      	ldr	r2, [pc, #124]	@ (8007cf8 <TIM_OC1_SetConfig+0xdc>)
 8007c7c:	4293      	cmp	r3, r2
 8007c7e:	d10c      	bne.n	8007c9a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007c80:	697b      	ldr	r3, [r7, #20]
 8007c82:	f023 0308 	bic.w	r3, r3, #8
 8007c86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	68db      	ldr	r3, [r3, #12]
 8007c8c:	697a      	ldr	r2, [r7, #20]
 8007c8e:	4313      	orrs	r3, r2
 8007c90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007c92:	697b      	ldr	r3, [r7, #20]
 8007c94:	f023 0304 	bic.w	r3, r3, #4
 8007c98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	4a15      	ldr	r2, [pc, #84]	@ (8007cf4 <TIM_OC1_SetConfig+0xd8>)
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d003      	beq.n	8007caa <TIM_OC1_SetConfig+0x8e>
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	4a14      	ldr	r2, [pc, #80]	@ (8007cf8 <TIM_OC1_SetConfig+0xdc>)
 8007ca6:	4293      	cmp	r3, r2
 8007ca8:	d111      	bne.n	8007cce <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007caa:	693b      	ldr	r3, [r7, #16]
 8007cac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007cb0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007cb2:	693b      	ldr	r3, [r7, #16]
 8007cb4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007cb8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	695b      	ldr	r3, [r3, #20]
 8007cbe:	693a      	ldr	r2, [r7, #16]
 8007cc0:	4313      	orrs	r3, r2
 8007cc2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	699b      	ldr	r3, [r3, #24]
 8007cc8:	693a      	ldr	r2, [r7, #16]
 8007cca:	4313      	orrs	r3, r2
 8007ccc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	693a      	ldr	r2, [r7, #16]
 8007cd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	68fa      	ldr	r2, [r7, #12]
 8007cd8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	685a      	ldr	r2, [r3, #4]
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	697a      	ldr	r2, [r7, #20]
 8007ce6:	621a      	str	r2, [r3, #32]
}
 8007ce8:	bf00      	nop
 8007cea:	371c      	adds	r7, #28
 8007cec:	46bd      	mov	sp, r7
 8007cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf2:	4770      	bx	lr
 8007cf4:	40010000 	.word	0x40010000
 8007cf8:	40010400 	.word	0x40010400

08007cfc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b087      	sub	sp, #28
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
 8007d04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	6a1b      	ldr	r3, [r3, #32]
 8007d0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	6a1b      	ldr	r3, [r3, #32]
 8007d10:	f023 0210 	bic.w	r2, r3, #16
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	685b      	ldr	r3, [r3, #4]
 8007d1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	699b      	ldr	r3, [r3, #24]
 8007d22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	021b      	lsls	r3, r3, #8
 8007d3a:	68fa      	ldr	r2, [r7, #12]
 8007d3c:	4313      	orrs	r3, r2
 8007d3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007d40:	697b      	ldr	r3, [r7, #20]
 8007d42:	f023 0320 	bic.w	r3, r3, #32
 8007d46:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	689b      	ldr	r3, [r3, #8]
 8007d4c:	011b      	lsls	r3, r3, #4
 8007d4e:	697a      	ldr	r2, [r7, #20]
 8007d50:	4313      	orrs	r3, r2
 8007d52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	4a22      	ldr	r2, [pc, #136]	@ (8007de0 <TIM_OC2_SetConfig+0xe4>)
 8007d58:	4293      	cmp	r3, r2
 8007d5a:	d003      	beq.n	8007d64 <TIM_OC2_SetConfig+0x68>
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	4a21      	ldr	r2, [pc, #132]	@ (8007de4 <TIM_OC2_SetConfig+0xe8>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d10d      	bne.n	8007d80 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007d64:	697b      	ldr	r3, [r7, #20]
 8007d66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	68db      	ldr	r3, [r3, #12]
 8007d70:	011b      	lsls	r3, r3, #4
 8007d72:	697a      	ldr	r2, [r7, #20]
 8007d74:	4313      	orrs	r3, r2
 8007d76:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007d78:	697b      	ldr	r3, [r7, #20]
 8007d7a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d7e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	4a17      	ldr	r2, [pc, #92]	@ (8007de0 <TIM_OC2_SetConfig+0xe4>)
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d003      	beq.n	8007d90 <TIM_OC2_SetConfig+0x94>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	4a16      	ldr	r2, [pc, #88]	@ (8007de4 <TIM_OC2_SetConfig+0xe8>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d113      	bne.n	8007db8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007d90:	693b      	ldr	r3, [r7, #16]
 8007d92:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007d96:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007d98:	693b      	ldr	r3, [r7, #16]
 8007d9a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007d9e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	695b      	ldr	r3, [r3, #20]
 8007da4:	009b      	lsls	r3, r3, #2
 8007da6:	693a      	ldr	r2, [r7, #16]
 8007da8:	4313      	orrs	r3, r2
 8007daa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	699b      	ldr	r3, [r3, #24]
 8007db0:	009b      	lsls	r3, r3, #2
 8007db2:	693a      	ldr	r2, [r7, #16]
 8007db4:	4313      	orrs	r3, r2
 8007db6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	693a      	ldr	r2, [r7, #16]
 8007dbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	68fa      	ldr	r2, [r7, #12]
 8007dc2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	685a      	ldr	r2, [r3, #4]
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	697a      	ldr	r2, [r7, #20]
 8007dd0:	621a      	str	r2, [r3, #32]
}
 8007dd2:	bf00      	nop
 8007dd4:	371c      	adds	r7, #28
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ddc:	4770      	bx	lr
 8007dde:	bf00      	nop
 8007de0:	40010000 	.word	0x40010000
 8007de4:	40010400 	.word	0x40010400

08007de8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007de8:	b480      	push	{r7}
 8007dea:	b087      	sub	sp, #28
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
 8007df0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6a1b      	ldr	r3, [r3, #32]
 8007df6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6a1b      	ldr	r3, [r3, #32]
 8007dfc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	685b      	ldr	r3, [r3, #4]
 8007e08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	69db      	ldr	r3, [r3, #28]
 8007e0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	f023 0303 	bic.w	r3, r3, #3
 8007e1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	68fa      	ldr	r2, [r7, #12]
 8007e26:	4313      	orrs	r3, r2
 8007e28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007e2a:	697b      	ldr	r3, [r7, #20]
 8007e2c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007e30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	689b      	ldr	r3, [r3, #8]
 8007e36:	021b      	lsls	r3, r3, #8
 8007e38:	697a      	ldr	r2, [r7, #20]
 8007e3a:	4313      	orrs	r3, r2
 8007e3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	4a21      	ldr	r2, [pc, #132]	@ (8007ec8 <TIM_OC3_SetConfig+0xe0>)
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d003      	beq.n	8007e4e <TIM_OC3_SetConfig+0x66>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	4a20      	ldr	r2, [pc, #128]	@ (8007ecc <TIM_OC3_SetConfig+0xe4>)
 8007e4a:	4293      	cmp	r3, r2
 8007e4c:	d10d      	bne.n	8007e6a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007e54:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	68db      	ldr	r3, [r3, #12]
 8007e5a:	021b      	lsls	r3, r3, #8
 8007e5c:	697a      	ldr	r2, [r7, #20]
 8007e5e:	4313      	orrs	r3, r2
 8007e60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007e62:	697b      	ldr	r3, [r7, #20]
 8007e64:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007e68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	4a16      	ldr	r2, [pc, #88]	@ (8007ec8 <TIM_OC3_SetConfig+0xe0>)
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d003      	beq.n	8007e7a <TIM_OC3_SetConfig+0x92>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	4a15      	ldr	r2, [pc, #84]	@ (8007ecc <TIM_OC3_SetConfig+0xe4>)
 8007e76:	4293      	cmp	r3, r2
 8007e78:	d113      	bne.n	8007ea2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007e7a:	693b      	ldr	r3, [r7, #16]
 8007e7c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007e80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007e82:	693b      	ldr	r3, [r7, #16]
 8007e84:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007e88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	695b      	ldr	r3, [r3, #20]
 8007e8e:	011b      	lsls	r3, r3, #4
 8007e90:	693a      	ldr	r2, [r7, #16]
 8007e92:	4313      	orrs	r3, r2
 8007e94:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	699b      	ldr	r3, [r3, #24]
 8007e9a:	011b      	lsls	r3, r3, #4
 8007e9c:	693a      	ldr	r2, [r7, #16]
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	693a      	ldr	r2, [r7, #16]
 8007ea6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	68fa      	ldr	r2, [r7, #12]
 8007eac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	685a      	ldr	r2, [r3, #4]
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	697a      	ldr	r2, [r7, #20]
 8007eba:	621a      	str	r2, [r3, #32]
}
 8007ebc:	bf00      	nop
 8007ebe:	371c      	adds	r7, #28
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec6:	4770      	bx	lr
 8007ec8:	40010000 	.word	0x40010000
 8007ecc:	40010400 	.word	0x40010400

08007ed0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ed0:	b480      	push	{r7}
 8007ed2:	b087      	sub	sp, #28
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
 8007ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6a1b      	ldr	r3, [r3, #32]
 8007ede:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6a1b      	ldr	r3, [r3, #32]
 8007ee4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	685b      	ldr	r3, [r3, #4]
 8007ef0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	69db      	ldr	r3, [r3, #28]
 8007ef6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007efe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007f06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	021b      	lsls	r3, r3, #8
 8007f0e:	68fa      	ldr	r2, [r7, #12]
 8007f10:	4313      	orrs	r3, r2
 8007f12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007f14:	693b      	ldr	r3, [r7, #16]
 8007f16:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007f1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	689b      	ldr	r3, [r3, #8]
 8007f20:	031b      	lsls	r3, r3, #12
 8007f22:	693a      	ldr	r2, [r7, #16]
 8007f24:	4313      	orrs	r3, r2
 8007f26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	4a12      	ldr	r2, [pc, #72]	@ (8007f74 <TIM_OC4_SetConfig+0xa4>)
 8007f2c:	4293      	cmp	r3, r2
 8007f2e:	d003      	beq.n	8007f38 <TIM_OC4_SetConfig+0x68>
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	4a11      	ldr	r2, [pc, #68]	@ (8007f78 <TIM_OC4_SetConfig+0xa8>)
 8007f34:	4293      	cmp	r3, r2
 8007f36:	d109      	bne.n	8007f4c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007f38:	697b      	ldr	r3, [r7, #20]
 8007f3a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007f3e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	695b      	ldr	r3, [r3, #20]
 8007f44:	019b      	lsls	r3, r3, #6
 8007f46:	697a      	ldr	r2, [r7, #20]
 8007f48:	4313      	orrs	r3, r2
 8007f4a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	697a      	ldr	r2, [r7, #20]
 8007f50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	68fa      	ldr	r2, [r7, #12]
 8007f56:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	685a      	ldr	r2, [r3, #4]
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	693a      	ldr	r2, [r7, #16]
 8007f64:	621a      	str	r2, [r3, #32]
}
 8007f66:	bf00      	nop
 8007f68:	371c      	adds	r7, #28
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f70:	4770      	bx	lr
 8007f72:	bf00      	nop
 8007f74:	40010000 	.word	0x40010000
 8007f78:	40010400 	.word	0x40010400

08007f7c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007f7c:	b480      	push	{r7}
 8007f7e:	b087      	sub	sp, #28
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	60f8      	str	r0, [r7, #12]
 8007f84:	60b9      	str	r1, [r7, #8]
 8007f86:	607a      	str	r2, [r7, #4]
 8007f88:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	6a1b      	ldr	r3, [r3, #32]
 8007f8e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	6a1b      	ldr	r3, [r3, #32]
 8007f94:	f023 0201 	bic.w	r2, r3, #1
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	699b      	ldr	r3, [r3, #24]
 8007fa0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	4a28      	ldr	r2, [pc, #160]	@ (8008048 <TIM_TI1_SetConfig+0xcc>)
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d01b      	beq.n	8007fe2 <TIM_TI1_SetConfig+0x66>
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fb0:	d017      	beq.n	8007fe2 <TIM_TI1_SetConfig+0x66>
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	4a25      	ldr	r2, [pc, #148]	@ (800804c <TIM_TI1_SetConfig+0xd0>)
 8007fb6:	4293      	cmp	r3, r2
 8007fb8:	d013      	beq.n	8007fe2 <TIM_TI1_SetConfig+0x66>
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	4a24      	ldr	r2, [pc, #144]	@ (8008050 <TIM_TI1_SetConfig+0xd4>)
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	d00f      	beq.n	8007fe2 <TIM_TI1_SetConfig+0x66>
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	4a23      	ldr	r2, [pc, #140]	@ (8008054 <TIM_TI1_SetConfig+0xd8>)
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d00b      	beq.n	8007fe2 <TIM_TI1_SetConfig+0x66>
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	4a22      	ldr	r2, [pc, #136]	@ (8008058 <TIM_TI1_SetConfig+0xdc>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d007      	beq.n	8007fe2 <TIM_TI1_SetConfig+0x66>
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	4a21      	ldr	r2, [pc, #132]	@ (800805c <TIM_TI1_SetConfig+0xe0>)
 8007fd6:	4293      	cmp	r3, r2
 8007fd8:	d003      	beq.n	8007fe2 <TIM_TI1_SetConfig+0x66>
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	4a20      	ldr	r2, [pc, #128]	@ (8008060 <TIM_TI1_SetConfig+0xe4>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d101      	bne.n	8007fe6 <TIM_TI1_SetConfig+0x6a>
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	e000      	b.n	8007fe8 <TIM_TI1_SetConfig+0x6c>
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d008      	beq.n	8007ffe <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	f023 0303 	bic.w	r3, r3, #3
 8007ff2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007ff4:	697a      	ldr	r2, [r7, #20]
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	4313      	orrs	r3, r2
 8007ffa:	617b      	str	r3, [r7, #20]
 8007ffc:	e003      	b.n	8008006 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007ffe:	697b      	ldr	r3, [r7, #20]
 8008000:	f043 0301 	orr.w	r3, r3, #1
 8008004:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800800c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	011b      	lsls	r3, r3, #4
 8008012:	b2db      	uxtb	r3, r3
 8008014:	697a      	ldr	r2, [r7, #20]
 8008016:	4313      	orrs	r3, r2
 8008018:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800801a:	693b      	ldr	r3, [r7, #16]
 800801c:	f023 030a 	bic.w	r3, r3, #10
 8008020:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	f003 030a 	and.w	r3, r3, #10
 8008028:	693a      	ldr	r2, [r7, #16]
 800802a:	4313      	orrs	r3, r2
 800802c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	697a      	ldr	r2, [r7, #20]
 8008032:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	693a      	ldr	r2, [r7, #16]
 8008038:	621a      	str	r2, [r3, #32]
}
 800803a:	bf00      	nop
 800803c:	371c      	adds	r7, #28
 800803e:	46bd      	mov	sp, r7
 8008040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008044:	4770      	bx	lr
 8008046:	bf00      	nop
 8008048:	40010000 	.word	0x40010000
 800804c:	40000400 	.word	0x40000400
 8008050:	40000800 	.word	0x40000800
 8008054:	40000c00 	.word	0x40000c00
 8008058:	40010400 	.word	0x40010400
 800805c:	40014000 	.word	0x40014000
 8008060:	40001800 	.word	0x40001800

08008064 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008064:	b480      	push	{r7}
 8008066:	b087      	sub	sp, #28
 8008068:	af00      	add	r7, sp, #0
 800806a:	60f8      	str	r0, [r7, #12]
 800806c:	60b9      	str	r1, [r7, #8]
 800806e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	6a1b      	ldr	r3, [r3, #32]
 8008074:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	6a1b      	ldr	r3, [r3, #32]
 800807a:	f023 0201 	bic.w	r2, r3, #1
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	699b      	ldr	r3, [r3, #24]
 8008086:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008088:	693b      	ldr	r3, [r7, #16]
 800808a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800808e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	011b      	lsls	r3, r3, #4
 8008094:	693a      	ldr	r2, [r7, #16]
 8008096:	4313      	orrs	r3, r2
 8008098:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800809a:	697b      	ldr	r3, [r7, #20]
 800809c:	f023 030a 	bic.w	r3, r3, #10
 80080a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80080a2:	697a      	ldr	r2, [r7, #20]
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	4313      	orrs	r3, r2
 80080a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	693a      	ldr	r2, [r7, #16]
 80080ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	697a      	ldr	r2, [r7, #20]
 80080b4:	621a      	str	r2, [r3, #32]
}
 80080b6:	bf00      	nop
 80080b8:	371c      	adds	r7, #28
 80080ba:	46bd      	mov	sp, r7
 80080bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c0:	4770      	bx	lr

080080c2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80080c2:	b480      	push	{r7}
 80080c4:	b087      	sub	sp, #28
 80080c6:	af00      	add	r7, sp, #0
 80080c8:	60f8      	str	r0, [r7, #12]
 80080ca:	60b9      	str	r1, [r7, #8]
 80080cc:	607a      	str	r2, [r7, #4]
 80080ce:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	6a1b      	ldr	r3, [r3, #32]
 80080d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	6a1b      	ldr	r3, [r3, #32]
 80080da:	f023 0210 	bic.w	r2, r3, #16
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	699b      	ldr	r3, [r3, #24]
 80080e6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80080e8:	693b      	ldr	r3, [r7, #16]
 80080ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80080ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	021b      	lsls	r3, r3, #8
 80080f4:	693a      	ldr	r2, [r7, #16]
 80080f6:	4313      	orrs	r3, r2
 80080f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80080fa:	693b      	ldr	r3, [r7, #16]
 80080fc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008100:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	031b      	lsls	r3, r3, #12
 8008106:	b29b      	uxth	r3, r3
 8008108:	693a      	ldr	r2, [r7, #16]
 800810a:	4313      	orrs	r3, r2
 800810c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800810e:	697b      	ldr	r3, [r7, #20]
 8008110:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008114:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	011b      	lsls	r3, r3, #4
 800811a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800811e:	697a      	ldr	r2, [r7, #20]
 8008120:	4313      	orrs	r3, r2
 8008122:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	693a      	ldr	r2, [r7, #16]
 8008128:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	697a      	ldr	r2, [r7, #20]
 800812e:	621a      	str	r2, [r3, #32]
}
 8008130:	bf00      	nop
 8008132:	371c      	adds	r7, #28
 8008134:	46bd      	mov	sp, r7
 8008136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813a:	4770      	bx	lr

0800813c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800813c:	b480      	push	{r7}
 800813e:	b087      	sub	sp, #28
 8008140:	af00      	add	r7, sp, #0
 8008142:	60f8      	str	r0, [r7, #12]
 8008144:	60b9      	str	r1, [r7, #8]
 8008146:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	6a1b      	ldr	r3, [r3, #32]
 800814c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	6a1b      	ldr	r3, [r3, #32]
 8008152:	f023 0210 	bic.w	r2, r3, #16
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	699b      	ldr	r3, [r3, #24]
 800815e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008160:	693b      	ldr	r3, [r7, #16]
 8008162:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008166:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	031b      	lsls	r3, r3, #12
 800816c:	693a      	ldr	r2, [r7, #16]
 800816e:	4313      	orrs	r3, r2
 8008170:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008172:	697b      	ldr	r3, [r7, #20]
 8008174:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008178:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800817a:	68bb      	ldr	r3, [r7, #8]
 800817c:	011b      	lsls	r3, r3, #4
 800817e:	697a      	ldr	r2, [r7, #20]
 8008180:	4313      	orrs	r3, r2
 8008182:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	693a      	ldr	r2, [r7, #16]
 8008188:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	697a      	ldr	r2, [r7, #20]
 800818e:	621a      	str	r2, [r3, #32]
}
 8008190:	bf00      	nop
 8008192:	371c      	adds	r7, #28
 8008194:	46bd      	mov	sp, r7
 8008196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819a:	4770      	bx	lr

0800819c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800819c:	b480      	push	{r7}
 800819e:	b087      	sub	sp, #28
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	60f8      	str	r0, [r7, #12]
 80081a4:	60b9      	str	r1, [r7, #8]
 80081a6:	607a      	str	r2, [r7, #4]
 80081a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	6a1b      	ldr	r3, [r3, #32]
 80081ae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	6a1b      	ldr	r3, [r3, #32]
 80081b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	69db      	ldr	r3, [r3, #28]
 80081c0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80081c2:	693b      	ldr	r3, [r7, #16]
 80081c4:	f023 0303 	bic.w	r3, r3, #3
 80081c8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80081ca:	693a      	ldr	r2, [r7, #16]
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	4313      	orrs	r3, r2
 80081d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80081d2:	693b      	ldr	r3, [r7, #16]
 80081d4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80081d8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80081da:	683b      	ldr	r3, [r7, #0]
 80081dc:	011b      	lsls	r3, r3, #4
 80081de:	b2db      	uxtb	r3, r3
 80081e0:	693a      	ldr	r2, [r7, #16]
 80081e2:	4313      	orrs	r3, r2
 80081e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80081e6:	697b      	ldr	r3, [r7, #20]
 80081e8:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80081ec:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	021b      	lsls	r3, r3, #8
 80081f2:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80081f6:	697a      	ldr	r2, [r7, #20]
 80081f8:	4313      	orrs	r3, r2
 80081fa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	693a      	ldr	r2, [r7, #16]
 8008200:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	697a      	ldr	r2, [r7, #20]
 8008206:	621a      	str	r2, [r3, #32]
}
 8008208:	bf00      	nop
 800820a:	371c      	adds	r7, #28
 800820c:	46bd      	mov	sp, r7
 800820e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008212:	4770      	bx	lr

08008214 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008214:	b480      	push	{r7}
 8008216:	b087      	sub	sp, #28
 8008218:	af00      	add	r7, sp, #0
 800821a:	60f8      	str	r0, [r7, #12]
 800821c:	60b9      	str	r1, [r7, #8]
 800821e:	607a      	str	r2, [r7, #4]
 8008220:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	6a1b      	ldr	r3, [r3, #32]
 8008226:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	6a1b      	ldr	r3, [r3, #32]
 800822c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	69db      	ldr	r3, [r3, #28]
 8008238:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800823a:	693b      	ldr	r3, [r7, #16]
 800823c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008240:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	021b      	lsls	r3, r3, #8
 8008246:	693a      	ldr	r2, [r7, #16]
 8008248:	4313      	orrs	r3, r2
 800824a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800824c:	693b      	ldr	r3, [r7, #16]
 800824e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008252:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008254:	683b      	ldr	r3, [r7, #0]
 8008256:	031b      	lsls	r3, r3, #12
 8008258:	b29b      	uxth	r3, r3
 800825a:	693a      	ldr	r2, [r7, #16]
 800825c:	4313      	orrs	r3, r2
 800825e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008260:	697b      	ldr	r3, [r7, #20]
 8008262:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8008266:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	031b      	lsls	r3, r3, #12
 800826c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8008270:	697a      	ldr	r2, [r7, #20]
 8008272:	4313      	orrs	r3, r2
 8008274:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	693a      	ldr	r2, [r7, #16]
 800827a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	697a      	ldr	r2, [r7, #20]
 8008280:	621a      	str	r2, [r3, #32]
}
 8008282:	bf00      	nop
 8008284:	371c      	adds	r7, #28
 8008286:	46bd      	mov	sp, r7
 8008288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828c:	4770      	bx	lr

0800828e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800828e:	b480      	push	{r7}
 8008290:	b085      	sub	sp, #20
 8008292:	af00      	add	r7, sp, #0
 8008294:	6078      	str	r0, [r7, #4]
 8008296:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	689b      	ldr	r3, [r3, #8]
 800829c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80082a6:	683a      	ldr	r2, [r7, #0]
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	4313      	orrs	r3, r2
 80082ac:	f043 0307 	orr.w	r3, r3, #7
 80082b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	68fa      	ldr	r2, [r7, #12]
 80082b6:	609a      	str	r2, [r3, #8]
}
 80082b8:	bf00      	nop
 80082ba:	3714      	adds	r7, #20
 80082bc:	46bd      	mov	sp, r7
 80082be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c2:	4770      	bx	lr

080082c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80082c4:	b480      	push	{r7}
 80082c6:	b087      	sub	sp, #28
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	60f8      	str	r0, [r7, #12]
 80082cc:	60b9      	str	r1, [r7, #8]
 80082ce:	607a      	str	r2, [r7, #4]
 80082d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	689b      	ldr	r3, [r3, #8]
 80082d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80082d8:	697b      	ldr	r3, [r7, #20]
 80082da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80082de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80082e0:	683b      	ldr	r3, [r7, #0]
 80082e2:	021a      	lsls	r2, r3, #8
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	431a      	orrs	r2, r3
 80082e8:	68bb      	ldr	r3, [r7, #8]
 80082ea:	4313      	orrs	r3, r2
 80082ec:	697a      	ldr	r2, [r7, #20]
 80082ee:	4313      	orrs	r3, r2
 80082f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	697a      	ldr	r2, [r7, #20]
 80082f6:	609a      	str	r2, [r3, #8]
}
 80082f8:	bf00      	nop
 80082fa:	371c      	adds	r7, #28
 80082fc:	46bd      	mov	sp, r7
 80082fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008302:	4770      	bx	lr

08008304 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008304:	b480      	push	{r7}
 8008306:	b087      	sub	sp, #28
 8008308:	af00      	add	r7, sp, #0
 800830a:	60f8      	str	r0, [r7, #12]
 800830c:	60b9      	str	r1, [r7, #8]
 800830e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008310:	68bb      	ldr	r3, [r7, #8]
 8008312:	f003 031f 	and.w	r3, r3, #31
 8008316:	2201      	movs	r2, #1
 8008318:	fa02 f303 	lsl.w	r3, r2, r3
 800831c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	6a1a      	ldr	r2, [r3, #32]
 8008322:	697b      	ldr	r3, [r7, #20]
 8008324:	43db      	mvns	r3, r3
 8008326:	401a      	ands	r2, r3
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	6a1a      	ldr	r2, [r3, #32]
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	f003 031f 	and.w	r3, r3, #31
 8008336:	6879      	ldr	r1, [r7, #4]
 8008338:	fa01 f303 	lsl.w	r3, r1, r3
 800833c:	431a      	orrs	r2, r3
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	621a      	str	r2, [r3, #32]
}
 8008342:	bf00      	nop
 8008344:	371c      	adds	r7, #28
 8008346:	46bd      	mov	sp, r7
 8008348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834c:	4770      	bx	lr
	...

08008350 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008350:	b480      	push	{r7}
 8008352:	b085      	sub	sp, #20
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
 8008358:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008360:	2b01      	cmp	r3, #1
 8008362:	d101      	bne.n	8008368 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008364:	2302      	movs	r3, #2
 8008366:	e05a      	b.n	800841e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2201      	movs	r2, #1
 800836c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2202      	movs	r2, #2
 8008374:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	685b      	ldr	r3, [r3, #4]
 800837e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	689b      	ldr	r3, [r3, #8]
 8008386:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800838e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	68fa      	ldr	r2, [r7, #12]
 8008396:	4313      	orrs	r3, r2
 8008398:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	68fa      	ldr	r2, [r7, #12]
 80083a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	4a21      	ldr	r2, [pc, #132]	@ (800842c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80083a8:	4293      	cmp	r3, r2
 80083aa:	d022      	beq.n	80083f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083b4:	d01d      	beq.n	80083f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	4a1d      	ldr	r2, [pc, #116]	@ (8008430 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80083bc:	4293      	cmp	r3, r2
 80083be:	d018      	beq.n	80083f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	4a1b      	ldr	r2, [pc, #108]	@ (8008434 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80083c6:	4293      	cmp	r3, r2
 80083c8:	d013      	beq.n	80083f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	4a1a      	ldr	r2, [pc, #104]	@ (8008438 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80083d0:	4293      	cmp	r3, r2
 80083d2:	d00e      	beq.n	80083f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	4a18      	ldr	r2, [pc, #96]	@ (800843c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80083da:	4293      	cmp	r3, r2
 80083dc:	d009      	beq.n	80083f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	4a17      	ldr	r2, [pc, #92]	@ (8008440 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80083e4:	4293      	cmp	r3, r2
 80083e6:	d004      	beq.n	80083f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	4a15      	ldr	r2, [pc, #84]	@ (8008444 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80083ee:	4293      	cmp	r3, r2
 80083f0:	d10c      	bne.n	800840c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80083f2:	68bb      	ldr	r3, [r7, #8]
 80083f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80083f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	685b      	ldr	r3, [r3, #4]
 80083fe:	68ba      	ldr	r2, [r7, #8]
 8008400:	4313      	orrs	r3, r2
 8008402:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	68ba      	ldr	r2, [r7, #8]
 800840a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2201      	movs	r2, #1
 8008410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2200      	movs	r2, #0
 8008418:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800841c:	2300      	movs	r3, #0
}
 800841e:	4618      	mov	r0, r3
 8008420:	3714      	adds	r7, #20
 8008422:	46bd      	mov	sp, r7
 8008424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008428:	4770      	bx	lr
 800842a:	bf00      	nop
 800842c:	40010000 	.word	0x40010000
 8008430:	40000400 	.word	0x40000400
 8008434:	40000800 	.word	0x40000800
 8008438:	40000c00 	.word	0x40000c00
 800843c:	40010400 	.word	0x40010400
 8008440:	40014000 	.word	0x40014000
 8008444:	40001800 	.word	0x40001800

08008448 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008448:	b480      	push	{r7}
 800844a:	b085      	sub	sp, #20
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
 8008450:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008452:	2300      	movs	r3, #0
 8008454:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800845c:	2b01      	cmp	r3, #1
 800845e:	d101      	bne.n	8008464 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008460:	2302      	movs	r3, #2
 8008462:	e03d      	b.n	80084e0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2201      	movs	r2, #1
 8008468:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	68db      	ldr	r3, [r3, #12]
 8008476:	4313      	orrs	r3, r2
 8008478:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008480:	683b      	ldr	r3, [r7, #0]
 8008482:	689b      	ldr	r3, [r3, #8]
 8008484:	4313      	orrs	r3, r2
 8008486:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	685b      	ldr	r3, [r3, #4]
 8008492:	4313      	orrs	r3, r2
 8008494:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	4313      	orrs	r3, r2
 80084a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80084aa:	683b      	ldr	r3, [r7, #0]
 80084ac:	691b      	ldr	r3, [r3, #16]
 80084ae:	4313      	orrs	r3, r2
 80084b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	695b      	ldr	r3, [r3, #20]
 80084bc:	4313      	orrs	r3, r2
 80084be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80084c6:	683b      	ldr	r3, [r7, #0]
 80084c8:	69db      	ldr	r3, [r3, #28]
 80084ca:	4313      	orrs	r3, r2
 80084cc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	68fa      	ldr	r2, [r7, #12]
 80084d4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2200      	movs	r2, #0
 80084da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80084de:	2300      	movs	r3, #0
}
 80084e0:	4618      	mov	r0, r3
 80084e2:	3714      	adds	r7, #20
 80084e4:	46bd      	mov	sp, r7
 80084e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ea:	4770      	bx	lr

080084ec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80084ec:	b480      	push	{r7}
 80084ee:	b083      	sub	sp, #12
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80084f4:	bf00      	nop
 80084f6:	370c      	adds	r7, #12
 80084f8:	46bd      	mov	sp, r7
 80084fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fe:	4770      	bx	lr

08008500 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008500:	b480      	push	{r7}
 8008502:	b083      	sub	sp, #12
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008508:	bf00      	nop
 800850a:	370c      	adds	r7, #12
 800850c:	46bd      	mov	sp, r7
 800850e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008512:	4770      	bx	lr

08008514 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b082      	sub	sp, #8
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d101      	bne.n	8008526 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008522:	2301      	movs	r3, #1
 8008524:	e042      	b.n	80085ac <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800852c:	b2db      	uxtb	r3, r3
 800852e:	2b00      	cmp	r3, #0
 8008530:	d106      	bne.n	8008540 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2200      	movs	r2, #0
 8008536:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800853a:	6878      	ldr	r0, [r7, #4]
 800853c:	f7fb fc5c 	bl	8003df8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2224      	movs	r2, #36	@ 0x24
 8008544:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	68da      	ldr	r2, [r3, #12]
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008556:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008558:	6878      	ldr	r0, [r7, #4]
 800855a:	f000 fdbd 	bl	80090d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	691a      	ldr	r2, [r3, #16]
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800856c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	695a      	ldr	r2, [r3, #20]
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800857c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	68da      	ldr	r2, [r3, #12]
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800858c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	2200      	movs	r2, #0
 8008592:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2220      	movs	r2, #32
 8008598:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2220      	movs	r2, #32
 80085a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2200      	movs	r2, #0
 80085a8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80085aa:	2300      	movs	r3, #0
}
 80085ac:	4618      	mov	r0, r3
 80085ae:	3708      	adds	r7, #8
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bd80      	pop	{r7, pc}

080085b4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b08a      	sub	sp, #40	@ 0x28
 80085b8:	af02      	add	r7, sp, #8
 80085ba:	60f8      	str	r0, [r7, #12]
 80085bc:	60b9      	str	r1, [r7, #8]
 80085be:	603b      	str	r3, [r7, #0]
 80085c0:	4613      	mov	r3, r2
 80085c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80085c4:	2300      	movs	r3, #0
 80085c6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80085ce:	b2db      	uxtb	r3, r3
 80085d0:	2b20      	cmp	r3, #32
 80085d2:	d175      	bne.n	80086c0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80085d4:	68bb      	ldr	r3, [r7, #8]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d002      	beq.n	80085e0 <HAL_UART_Transmit+0x2c>
 80085da:	88fb      	ldrh	r3, [r7, #6]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d101      	bne.n	80085e4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80085e0:	2301      	movs	r3, #1
 80085e2:	e06e      	b.n	80086c2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	2200      	movs	r2, #0
 80085e8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	2221      	movs	r2, #33	@ 0x21
 80085ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80085f2:	f7fb fdf5 	bl	80041e0 <HAL_GetTick>
 80085f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	88fa      	ldrh	r2, [r7, #6]
 80085fc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	88fa      	ldrh	r2, [r7, #6]
 8008602:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	689b      	ldr	r3, [r3, #8]
 8008608:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800860c:	d108      	bne.n	8008620 <HAL_UART_Transmit+0x6c>
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	691b      	ldr	r3, [r3, #16]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d104      	bne.n	8008620 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008616:	2300      	movs	r3, #0
 8008618:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800861a:	68bb      	ldr	r3, [r7, #8]
 800861c:	61bb      	str	r3, [r7, #24]
 800861e:	e003      	b.n	8008628 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008624:	2300      	movs	r3, #0
 8008626:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008628:	e02e      	b.n	8008688 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	9300      	str	r3, [sp, #0]
 800862e:	697b      	ldr	r3, [r7, #20]
 8008630:	2200      	movs	r2, #0
 8008632:	2180      	movs	r1, #128	@ 0x80
 8008634:	68f8      	ldr	r0, [r7, #12]
 8008636:	f000 fb1f 	bl	8008c78 <UART_WaitOnFlagUntilTimeout>
 800863a:	4603      	mov	r3, r0
 800863c:	2b00      	cmp	r3, #0
 800863e:	d005      	beq.n	800864c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	2220      	movs	r2, #32
 8008644:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008648:	2303      	movs	r3, #3
 800864a:	e03a      	b.n	80086c2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800864c:	69fb      	ldr	r3, [r7, #28]
 800864e:	2b00      	cmp	r3, #0
 8008650:	d10b      	bne.n	800866a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008652:	69bb      	ldr	r3, [r7, #24]
 8008654:	881b      	ldrh	r3, [r3, #0]
 8008656:	461a      	mov	r2, r3
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008660:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008662:	69bb      	ldr	r3, [r7, #24]
 8008664:	3302      	adds	r3, #2
 8008666:	61bb      	str	r3, [r7, #24]
 8008668:	e007      	b.n	800867a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800866a:	69fb      	ldr	r3, [r7, #28]
 800866c:	781a      	ldrb	r2, [r3, #0]
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008674:	69fb      	ldr	r3, [r7, #28]
 8008676:	3301      	adds	r3, #1
 8008678:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800867e:	b29b      	uxth	r3, r3
 8008680:	3b01      	subs	r3, #1
 8008682:	b29a      	uxth	r2, r3
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800868c:	b29b      	uxth	r3, r3
 800868e:	2b00      	cmp	r3, #0
 8008690:	d1cb      	bne.n	800862a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	9300      	str	r3, [sp, #0]
 8008696:	697b      	ldr	r3, [r7, #20]
 8008698:	2200      	movs	r2, #0
 800869a:	2140      	movs	r1, #64	@ 0x40
 800869c:	68f8      	ldr	r0, [r7, #12]
 800869e:	f000 faeb 	bl	8008c78 <UART_WaitOnFlagUntilTimeout>
 80086a2:	4603      	mov	r3, r0
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d005      	beq.n	80086b4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	2220      	movs	r2, #32
 80086ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80086b0:	2303      	movs	r3, #3
 80086b2:	e006      	b.n	80086c2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	2220      	movs	r2, #32
 80086b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80086bc:	2300      	movs	r3, #0
 80086be:	e000      	b.n	80086c2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80086c0:	2302      	movs	r3, #2
  }
}
 80086c2:	4618      	mov	r0, r3
 80086c4:	3720      	adds	r7, #32
 80086c6:	46bd      	mov	sp, r7
 80086c8:	bd80      	pop	{r7, pc}

080086ca <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80086ca:	b580      	push	{r7, lr}
 80086cc:	b084      	sub	sp, #16
 80086ce:	af00      	add	r7, sp, #0
 80086d0:	60f8      	str	r0, [r7, #12]
 80086d2:	60b9      	str	r1, [r7, #8]
 80086d4:	4613      	mov	r3, r2
 80086d6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80086de:	b2db      	uxtb	r3, r3
 80086e0:	2b20      	cmp	r3, #32
 80086e2:	d112      	bne.n	800870a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80086e4:	68bb      	ldr	r3, [r7, #8]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d002      	beq.n	80086f0 <HAL_UART_Receive_IT+0x26>
 80086ea:	88fb      	ldrh	r3, [r7, #6]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d101      	bne.n	80086f4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80086f0:	2301      	movs	r3, #1
 80086f2:	e00b      	b.n	800870c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	2200      	movs	r2, #0
 80086f8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80086fa:	88fb      	ldrh	r3, [r7, #6]
 80086fc:	461a      	mov	r2, r3
 80086fe:	68b9      	ldr	r1, [r7, #8]
 8008700:	68f8      	ldr	r0, [r7, #12]
 8008702:	f000 fb12 	bl	8008d2a <UART_Start_Receive_IT>
 8008706:	4603      	mov	r3, r0
 8008708:	e000      	b.n	800870c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800870a:	2302      	movs	r3, #2
  }
}
 800870c:	4618      	mov	r0, r3
 800870e:	3710      	adds	r7, #16
 8008710:	46bd      	mov	sp, r7
 8008712:	bd80      	pop	{r7, pc}

08008714 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008714:	b580      	push	{r7, lr}
 8008716:	b0ba      	sub	sp, #232	@ 0xe8
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	68db      	ldr	r3, [r3, #12]
 800872c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	695b      	ldr	r3, [r3, #20]
 8008736:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800873a:	2300      	movs	r3, #0
 800873c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008740:	2300      	movs	r3, #0
 8008742:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008746:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800874a:	f003 030f 	and.w	r3, r3, #15
 800874e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008752:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008756:	2b00      	cmp	r3, #0
 8008758:	d10f      	bne.n	800877a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800875a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800875e:	f003 0320 	and.w	r3, r3, #32
 8008762:	2b00      	cmp	r3, #0
 8008764:	d009      	beq.n	800877a <HAL_UART_IRQHandler+0x66>
 8008766:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800876a:	f003 0320 	and.w	r3, r3, #32
 800876e:	2b00      	cmp	r3, #0
 8008770:	d003      	beq.n	800877a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008772:	6878      	ldr	r0, [r7, #4]
 8008774:	f000 fbf2 	bl	8008f5c <UART_Receive_IT>
      return;
 8008778:	e25b      	b.n	8008c32 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800877a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800877e:	2b00      	cmp	r3, #0
 8008780:	f000 80de 	beq.w	8008940 <HAL_UART_IRQHandler+0x22c>
 8008784:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008788:	f003 0301 	and.w	r3, r3, #1
 800878c:	2b00      	cmp	r3, #0
 800878e:	d106      	bne.n	800879e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008790:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008794:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008798:	2b00      	cmp	r3, #0
 800879a:	f000 80d1 	beq.w	8008940 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800879e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087a2:	f003 0301 	and.w	r3, r3, #1
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d00b      	beq.n	80087c2 <HAL_UART_IRQHandler+0xae>
 80087aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d005      	beq.n	80087c2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087ba:	f043 0201 	orr.w	r2, r3, #1
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80087c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087c6:	f003 0304 	and.w	r3, r3, #4
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d00b      	beq.n	80087e6 <HAL_UART_IRQHandler+0xd2>
 80087ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80087d2:	f003 0301 	and.w	r3, r3, #1
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d005      	beq.n	80087e6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087de:	f043 0202 	orr.w	r2, r3, #2
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80087e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087ea:	f003 0302 	and.w	r3, r3, #2
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d00b      	beq.n	800880a <HAL_UART_IRQHandler+0xf6>
 80087f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80087f6:	f003 0301 	and.w	r3, r3, #1
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d005      	beq.n	800880a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008802:	f043 0204 	orr.w	r2, r3, #4
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800880a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800880e:	f003 0308 	and.w	r3, r3, #8
 8008812:	2b00      	cmp	r3, #0
 8008814:	d011      	beq.n	800883a <HAL_UART_IRQHandler+0x126>
 8008816:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800881a:	f003 0320 	and.w	r3, r3, #32
 800881e:	2b00      	cmp	r3, #0
 8008820:	d105      	bne.n	800882e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008822:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008826:	f003 0301 	and.w	r3, r3, #1
 800882a:	2b00      	cmp	r3, #0
 800882c:	d005      	beq.n	800883a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008832:	f043 0208 	orr.w	r2, r3, #8
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800883e:	2b00      	cmp	r3, #0
 8008840:	f000 81f2 	beq.w	8008c28 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008844:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008848:	f003 0320 	and.w	r3, r3, #32
 800884c:	2b00      	cmp	r3, #0
 800884e:	d008      	beq.n	8008862 <HAL_UART_IRQHandler+0x14e>
 8008850:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008854:	f003 0320 	and.w	r3, r3, #32
 8008858:	2b00      	cmp	r3, #0
 800885a:	d002      	beq.n	8008862 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800885c:	6878      	ldr	r0, [r7, #4]
 800885e:	f000 fb7d 	bl	8008f5c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	695b      	ldr	r3, [r3, #20]
 8008868:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800886c:	2b40      	cmp	r3, #64	@ 0x40
 800886e:	bf0c      	ite	eq
 8008870:	2301      	moveq	r3, #1
 8008872:	2300      	movne	r3, #0
 8008874:	b2db      	uxtb	r3, r3
 8008876:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800887e:	f003 0308 	and.w	r3, r3, #8
 8008882:	2b00      	cmp	r3, #0
 8008884:	d103      	bne.n	800888e <HAL_UART_IRQHandler+0x17a>
 8008886:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800888a:	2b00      	cmp	r3, #0
 800888c:	d04f      	beq.n	800892e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800888e:	6878      	ldr	r0, [r7, #4]
 8008890:	f000 fa85 	bl	8008d9e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	695b      	ldr	r3, [r3, #20]
 800889a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800889e:	2b40      	cmp	r3, #64	@ 0x40
 80088a0:	d141      	bne.n	8008926 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	3314      	adds	r3, #20
 80088a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80088b0:	e853 3f00 	ldrex	r3, [r3]
 80088b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80088b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80088bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80088c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	3314      	adds	r3, #20
 80088ca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80088ce:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80088d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088d6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80088da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80088de:	e841 2300 	strex	r3, r2, [r1]
 80088e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80088e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d1d9      	bne.n	80088a2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d013      	beq.n	800891e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088fa:	4a7e      	ldr	r2, [pc, #504]	@ (8008af4 <HAL_UART_IRQHandler+0x3e0>)
 80088fc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008902:	4618      	mov	r0, r3
 8008904:	f7fc fa1d 	bl	8004d42 <HAL_DMA_Abort_IT>
 8008908:	4603      	mov	r3, r0
 800890a:	2b00      	cmp	r3, #0
 800890c:	d016      	beq.n	800893c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008912:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008914:	687a      	ldr	r2, [r7, #4]
 8008916:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008918:	4610      	mov	r0, r2
 800891a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800891c:	e00e      	b.n	800893c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800891e:	6878      	ldr	r0, [r7, #4]
 8008920:	f000 f994 	bl	8008c4c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008924:	e00a      	b.n	800893c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f000 f990 	bl	8008c4c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800892c:	e006      	b.n	800893c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800892e:	6878      	ldr	r0, [r7, #4]
 8008930:	f000 f98c 	bl	8008c4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2200      	movs	r2, #0
 8008938:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800893a:	e175      	b.n	8008c28 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800893c:	bf00      	nop
    return;
 800893e:	e173      	b.n	8008c28 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008944:	2b01      	cmp	r3, #1
 8008946:	f040 814f 	bne.w	8008be8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800894a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800894e:	f003 0310 	and.w	r3, r3, #16
 8008952:	2b00      	cmp	r3, #0
 8008954:	f000 8148 	beq.w	8008be8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008958:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800895c:	f003 0310 	and.w	r3, r3, #16
 8008960:	2b00      	cmp	r3, #0
 8008962:	f000 8141 	beq.w	8008be8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008966:	2300      	movs	r3, #0
 8008968:	60bb      	str	r3, [r7, #8]
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	60bb      	str	r3, [r7, #8]
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	685b      	ldr	r3, [r3, #4]
 8008978:	60bb      	str	r3, [r7, #8]
 800897a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	695b      	ldr	r3, [r3, #20]
 8008982:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008986:	2b40      	cmp	r3, #64	@ 0x40
 8008988:	f040 80b6 	bne.w	8008af8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	685b      	ldr	r3, [r3, #4]
 8008994:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008998:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800899c:	2b00      	cmp	r3, #0
 800899e:	f000 8145 	beq.w	8008c2c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80089a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80089aa:	429a      	cmp	r2, r3
 80089ac:	f080 813e 	bcs.w	8008c2c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80089b6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089bc:	69db      	ldr	r3, [r3, #28]
 80089be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80089c2:	f000 8088 	beq.w	8008ad6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	330c      	adds	r3, #12
 80089cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80089d4:	e853 3f00 	ldrex	r3, [r3]
 80089d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80089dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80089e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80089e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	330c      	adds	r3, #12
 80089ee:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80089f2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80089f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089fa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80089fe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008a02:	e841 2300 	strex	r3, r2, [r1]
 8008a06:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008a0a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d1d9      	bne.n	80089c6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	3314      	adds	r3, #20
 8008a18:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a1a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008a1c:	e853 3f00 	ldrex	r3, [r3]
 8008a20:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008a22:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008a24:	f023 0301 	bic.w	r3, r3, #1
 8008a28:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	3314      	adds	r3, #20
 8008a32:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008a36:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008a3a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a3c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008a3e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008a42:	e841 2300 	strex	r3, r2, [r1]
 8008a46:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008a48:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d1e1      	bne.n	8008a12 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	3314      	adds	r3, #20
 8008a54:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a56:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008a58:	e853 3f00 	ldrex	r3, [r3]
 8008a5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008a5e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008a60:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a64:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	3314      	adds	r3, #20
 8008a6e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008a72:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008a74:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a76:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008a78:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008a7a:	e841 2300 	strex	r3, r2, [r1]
 8008a7e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008a80:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d1e3      	bne.n	8008a4e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	2220      	movs	r2, #32
 8008a8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2200      	movs	r2, #0
 8008a92:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	330c      	adds	r3, #12
 8008a9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a9e:	e853 3f00 	ldrex	r3, [r3]
 8008aa2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008aa4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008aa6:	f023 0310 	bic.w	r3, r3, #16
 8008aaa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	330c      	adds	r3, #12
 8008ab4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008ab8:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008aba:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008abc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008abe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008ac0:	e841 2300 	strex	r3, r2, [r1]
 8008ac4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008ac6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d1e3      	bne.n	8008a94 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	f7fc f8c6 	bl	8004c62 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	2202      	movs	r2, #2
 8008ada:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008ae4:	b29b      	uxth	r3, r3
 8008ae6:	1ad3      	subs	r3, r2, r3
 8008ae8:	b29b      	uxth	r3, r3
 8008aea:	4619      	mov	r1, r3
 8008aec:	6878      	ldr	r0, [r7, #4]
 8008aee:	f000 f8b7 	bl	8008c60 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008af2:	e09b      	b.n	8008c2c <HAL_UART_IRQHandler+0x518>
 8008af4:	08008e65 	.word	0x08008e65
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008b00:	b29b      	uxth	r3, r3
 8008b02:	1ad3      	subs	r3, r2, r3
 8008b04:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008b0c:	b29b      	uxth	r3, r3
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	f000 808e 	beq.w	8008c30 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008b14:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	f000 8089 	beq.w	8008c30 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	330c      	adds	r3, #12
 8008b24:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b28:	e853 3f00 	ldrex	r3, [r3]
 8008b2c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008b2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008b34:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	330c      	adds	r3, #12
 8008b3e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008b42:	647a      	str	r2, [r7, #68]	@ 0x44
 8008b44:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b46:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008b48:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008b4a:	e841 2300 	strex	r3, r2, [r1]
 8008b4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008b50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d1e3      	bne.n	8008b1e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	3314      	adds	r3, #20
 8008b5c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b60:	e853 3f00 	ldrex	r3, [r3]
 8008b64:	623b      	str	r3, [r7, #32]
   return(result);
 8008b66:	6a3b      	ldr	r3, [r7, #32]
 8008b68:	f023 0301 	bic.w	r3, r3, #1
 8008b6c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	3314      	adds	r3, #20
 8008b76:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008b7a:	633a      	str	r2, [r7, #48]	@ 0x30
 8008b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b7e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008b80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b82:	e841 2300 	strex	r3, r2, [r1]
 8008b86:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008b88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d1e3      	bne.n	8008b56 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	2220      	movs	r2, #32
 8008b92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2200      	movs	r2, #0
 8008b9a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	330c      	adds	r3, #12
 8008ba2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ba4:	693b      	ldr	r3, [r7, #16]
 8008ba6:	e853 3f00 	ldrex	r3, [r3]
 8008baa:	60fb      	str	r3, [r7, #12]
   return(result);
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	f023 0310 	bic.w	r3, r3, #16
 8008bb2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	330c      	adds	r3, #12
 8008bbc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008bc0:	61fa      	str	r2, [r7, #28]
 8008bc2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bc4:	69b9      	ldr	r1, [r7, #24]
 8008bc6:	69fa      	ldr	r2, [r7, #28]
 8008bc8:	e841 2300 	strex	r3, r2, [r1]
 8008bcc:	617b      	str	r3, [r7, #20]
   return(result);
 8008bce:	697b      	ldr	r3, [r7, #20]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d1e3      	bne.n	8008b9c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2202      	movs	r2, #2
 8008bd8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008bda:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008bde:	4619      	mov	r1, r3
 8008be0:	6878      	ldr	r0, [r7, #4]
 8008be2:	f000 f83d 	bl	8008c60 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008be6:	e023      	b.n	8008c30 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008be8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d009      	beq.n	8008c08 <HAL_UART_IRQHandler+0x4f4>
 8008bf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bf8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d003      	beq.n	8008c08 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008c00:	6878      	ldr	r0, [r7, #4]
 8008c02:	f000 f943 	bl	8008e8c <UART_Transmit_IT>
    return;
 8008c06:	e014      	b.n	8008c32 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008c08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d00e      	beq.n	8008c32 <HAL_UART_IRQHandler+0x51e>
 8008c14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d008      	beq.n	8008c32 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008c20:	6878      	ldr	r0, [r7, #4]
 8008c22:	f000 f983 	bl	8008f2c <UART_EndTransmit_IT>
    return;
 8008c26:	e004      	b.n	8008c32 <HAL_UART_IRQHandler+0x51e>
    return;
 8008c28:	bf00      	nop
 8008c2a:	e002      	b.n	8008c32 <HAL_UART_IRQHandler+0x51e>
      return;
 8008c2c:	bf00      	nop
 8008c2e:	e000      	b.n	8008c32 <HAL_UART_IRQHandler+0x51e>
      return;
 8008c30:	bf00      	nop
  }
}
 8008c32:	37e8      	adds	r7, #232	@ 0xe8
 8008c34:	46bd      	mov	sp, r7
 8008c36:	bd80      	pop	{r7, pc}

08008c38 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008c38:	b480      	push	{r7}
 8008c3a:	b083      	sub	sp, #12
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008c40:	bf00      	nop
 8008c42:	370c      	adds	r7, #12
 8008c44:	46bd      	mov	sp, r7
 8008c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4a:	4770      	bx	lr

08008c4c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008c4c:	b480      	push	{r7}
 8008c4e:	b083      	sub	sp, #12
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008c54:	bf00      	nop
 8008c56:	370c      	adds	r7, #12
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5e:	4770      	bx	lr

08008c60 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008c60:	b480      	push	{r7}
 8008c62:	b083      	sub	sp, #12
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
 8008c68:	460b      	mov	r3, r1
 8008c6a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008c6c:	bf00      	nop
 8008c6e:	370c      	adds	r7, #12
 8008c70:	46bd      	mov	sp, r7
 8008c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c76:	4770      	bx	lr

08008c78 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008c78:	b580      	push	{r7, lr}
 8008c7a:	b086      	sub	sp, #24
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	60f8      	str	r0, [r7, #12]
 8008c80:	60b9      	str	r1, [r7, #8]
 8008c82:	603b      	str	r3, [r7, #0]
 8008c84:	4613      	mov	r3, r2
 8008c86:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c88:	e03b      	b.n	8008d02 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008c8a:	6a3b      	ldr	r3, [r7, #32]
 8008c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c90:	d037      	beq.n	8008d02 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008c92:	f7fb faa5 	bl	80041e0 <HAL_GetTick>
 8008c96:	4602      	mov	r2, r0
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	1ad3      	subs	r3, r2, r3
 8008c9c:	6a3a      	ldr	r2, [r7, #32]
 8008c9e:	429a      	cmp	r2, r3
 8008ca0:	d302      	bcc.n	8008ca8 <UART_WaitOnFlagUntilTimeout+0x30>
 8008ca2:	6a3b      	ldr	r3, [r7, #32]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d101      	bne.n	8008cac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008ca8:	2303      	movs	r3, #3
 8008caa:	e03a      	b.n	8008d22 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	68db      	ldr	r3, [r3, #12]
 8008cb2:	f003 0304 	and.w	r3, r3, #4
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d023      	beq.n	8008d02 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008cba:	68bb      	ldr	r3, [r7, #8]
 8008cbc:	2b80      	cmp	r3, #128	@ 0x80
 8008cbe:	d020      	beq.n	8008d02 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008cc0:	68bb      	ldr	r3, [r7, #8]
 8008cc2:	2b40      	cmp	r3, #64	@ 0x40
 8008cc4:	d01d      	beq.n	8008d02 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	f003 0308 	and.w	r3, r3, #8
 8008cd0:	2b08      	cmp	r3, #8
 8008cd2:	d116      	bne.n	8008d02 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	617b      	str	r3, [r7, #20]
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	617b      	str	r3, [r7, #20]
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	685b      	ldr	r3, [r3, #4]
 8008ce6:	617b      	str	r3, [r7, #20]
 8008ce8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008cea:	68f8      	ldr	r0, [r7, #12]
 8008cec:	f000 f857 	bl	8008d9e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	2208      	movs	r2, #8
 8008cf4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008cfe:	2301      	movs	r3, #1
 8008d00:	e00f      	b.n	8008d22 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	681a      	ldr	r2, [r3, #0]
 8008d08:	68bb      	ldr	r3, [r7, #8]
 8008d0a:	4013      	ands	r3, r2
 8008d0c:	68ba      	ldr	r2, [r7, #8]
 8008d0e:	429a      	cmp	r2, r3
 8008d10:	bf0c      	ite	eq
 8008d12:	2301      	moveq	r3, #1
 8008d14:	2300      	movne	r3, #0
 8008d16:	b2db      	uxtb	r3, r3
 8008d18:	461a      	mov	r2, r3
 8008d1a:	79fb      	ldrb	r3, [r7, #7]
 8008d1c:	429a      	cmp	r2, r3
 8008d1e:	d0b4      	beq.n	8008c8a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008d20:	2300      	movs	r3, #0
}
 8008d22:	4618      	mov	r0, r3
 8008d24:	3718      	adds	r7, #24
 8008d26:	46bd      	mov	sp, r7
 8008d28:	bd80      	pop	{r7, pc}

08008d2a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008d2a:	b480      	push	{r7}
 8008d2c:	b085      	sub	sp, #20
 8008d2e:	af00      	add	r7, sp, #0
 8008d30:	60f8      	str	r0, [r7, #12]
 8008d32:	60b9      	str	r1, [r7, #8]
 8008d34:	4613      	mov	r3, r2
 8008d36:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	68ba      	ldr	r2, [r7, #8]
 8008d3c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	88fa      	ldrh	r2, [r7, #6]
 8008d42:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	88fa      	ldrh	r2, [r7, #6]
 8008d48:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	2222      	movs	r2, #34	@ 0x22
 8008d54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	691b      	ldr	r3, [r3, #16]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d007      	beq.n	8008d70 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	68da      	ldr	r2, [r3, #12]
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008d6e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	695a      	ldr	r2, [r3, #20]
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	f042 0201 	orr.w	r2, r2, #1
 8008d7e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	68da      	ldr	r2, [r3, #12]
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f042 0220 	orr.w	r2, r2, #32
 8008d8e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008d90:	2300      	movs	r3, #0
}
 8008d92:	4618      	mov	r0, r3
 8008d94:	3714      	adds	r7, #20
 8008d96:	46bd      	mov	sp, r7
 8008d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9c:	4770      	bx	lr

08008d9e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008d9e:	b480      	push	{r7}
 8008da0:	b095      	sub	sp, #84	@ 0x54
 8008da2:	af00      	add	r7, sp, #0
 8008da4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	330c      	adds	r3, #12
 8008dac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008db0:	e853 3f00 	ldrex	r3, [r3]
 8008db4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008db8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008dbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	330c      	adds	r3, #12
 8008dc4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008dc6:	643a      	str	r2, [r7, #64]	@ 0x40
 8008dc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008dcc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008dce:	e841 2300 	strex	r3, r2, [r1]
 8008dd2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008dd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d1e5      	bne.n	8008da6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	3314      	adds	r3, #20
 8008de0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008de2:	6a3b      	ldr	r3, [r7, #32]
 8008de4:	e853 3f00 	ldrex	r3, [r3]
 8008de8:	61fb      	str	r3, [r7, #28]
   return(result);
 8008dea:	69fb      	ldr	r3, [r7, #28]
 8008dec:	f023 0301 	bic.w	r3, r3, #1
 8008df0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	3314      	adds	r3, #20
 8008df8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008dfa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008dfc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dfe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008e00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008e02:	e841 2300 	strex	r3, r2, [r1]
 8008e06:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d1e5      	bne.n	8008dda <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e12:	2b01      	cmp	r3, #1
 8008e14:	d119      	bne.n	8008e4a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	330c      	adds	r3, #12
 8008e1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	e853 3f00 	ldrex	r3, [r3]
 8008e24:	60bb      	str	r3, [r7, #8]
   return(result);
 8008e26:	68bb      	ldr	r3, [r7, #8]
 8008e28:	f023 0310 	bic.w	r3, r3, #16
 8008e2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	330c      	adds	r3, #12
 8008e34:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008e36:	61ba      	str	r2, [r7, #24]
 8008e38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e3a:	6979      	ldr	r1, [r7, #20]
 8008e3c:	69ba      	ldr	r2, [r7, #24]
 8008e3e:	e841 2300 	strex	r3, r2, [r1]
 8008e42:	613b      	str	r3, [r7, #16]
   return(result);
 8008e44:	693b      	ldr	r3, [r7, #16]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d1e5      	bne.n	8008e16 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	2220      	movs	r2, #32
 8008e4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	2200      	movs	r2, #0
 8008e56:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008e58:	bf00      	nop
 8008e5a:	3754      	adds	r7, #84	@ 0x54
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e62:	4770      	bx	lr

08008e64 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b084      	sub	sp, #16
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e70:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	2200      	movs	r2, #0
 8008e76:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008e7e:	68f8      	ldr	r0, [r7, #12]
 8008e80:	f7ff fee4 	bl	8008c4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008e84:	bf00      	nop
 8008e86:	3710      	adds	r7, #16
 8008e88:	46bd      	mov	sp, r7
 8008e8a:	bd80      	pop	{r7, pc}

08008e8c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008e8c:	b480      	push	{r7}
 8008e8e:	b085      	sub	sp, #20
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e9a:	b2db      	uxtb	r3, r3
 8008e9c:	2b21      	cmp	r3, #33	@ 0x21
 8008e9e:	d13e      	bne.n	8008f1e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	689b      	ldr	r3, [r3, #8]
 8008ea4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ea8:	d114      	bne.n	8008ed4 <UART_Transmit_IT+0x48>
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	691b      	ldr	r3, [r3, #16]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d110      	bne.n	8008ed4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	6a1b      	ldr	r3, [r3, #32]
 8008eb6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	881b      	ldrh	r3, [r3, #0]
 8008ebc:	461a      	mov	r2, r3
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008ec6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	6a1b      	ldr	r3, [r3, #32]
 8008ecc:	1c9a      	adds	r2, r3, #2
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	621a      	str	r2, [r3, #32]
 8008ed2:	e008      	b.n	8008ee6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	6a1b      	ldr	r3, [r3, #32]
 8008ed8:	1c59      	adds	r1, r3, #1
 8008eda:	687a      	ldr	r2, [r7, #4]
 8008edc:	6211      	str	r1, [r2, #32]
 8008ede:	781a      	ldrb	r2, [r3, #0]
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008eea:	b29b      	uxth	r3, r3
 8008eec:	3b01      	subs	r3, #1
 8008eee:	b29b      	uxth	r3, r3
 8008ef0:	687a      	ldr	r2, [r7, #4]
 8008ef2:	4619      	mov	r1, r3
 8008ef4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d10f      	bne.n	8008f1a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	68da      	ldr	r2, [r3, #12]
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008f08:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	68da      	ldr	r2, [r3, #12]
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008f18:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	e000      	b.n	8008f20 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008f1e:	2302      	movs	r3, #2
  }
}
 8008f20:	4618      	mov	r0, r3
 8008f22:	3714      	adds	r7, #20
 8008f24:	46bd      	mov	sp, r7
 8008f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2a:	4770      	bx	lr

08008f2c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b082      	sub	sp, #8
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	68da      	ldr	r2, [r3, #12]
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008f42:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	2220      	movs	r2, #32
 8008f48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008f4c:	6878      	ldr	r0, [r7, #4]
 8008f4e:	f7ff fe73 	bl	8008c38 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008f52:	2300      	movs	r3, #0
}
 8008f54:	4618      	mov	r0, r3
 8008f56:	3708      	adds	r7, #8
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	bd80      	pop	{r7, pc}

08008f5c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008f5c:	b580      	push	{r7, lr}
 8008f5e:	b08c      	sub	sp, #48	@ 0x30
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008f6a:	b2db      	uxtb	r3, r3
 8008f6c:	2b22      	cmp	r3, #34	@ 0x22
 8008f6e:	f040 80ae 	bne.w	80090ce <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	689b      	ldr	r3, [r3, #8]
 8008f76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f7a:	d117      	bne.n	8008fac <UART_Receive_IT+0x50>
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	691b      	ldr	r3, [r3, #16]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d113      	bne.n	8008fac <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008f84:	2300      	movs	r3, #0
 8008f86:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f8c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	685b      	ldr	r3, [r3, #4]
 8008f94:	b29b      	uxth	r3, r3
 8008f96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f9a:	b29a      	uxth	r2, r3
 8008f9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f9e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fa4:	1c9a      	adds	r2, r3, #2
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	629a      	str	r2, [r3, #40]	@ 0x28
 8008faa:	e026      	b.n	8008ffa <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	689b      	ldr	r3, [r3, #8]
 8008fba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008fbe:	d007      	beq.n	8008fd0 <UART_Receive_IT+0x74>
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	689b      	ldr	r3, [r3, #8]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d10a      	bne.n	8008fde <UART_Receive_IT+0x82>
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	691b      	ldr	r3, [r3, #16]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d106      	bne.n	8008fde <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	685b      	ldr	r3, [r3, #4]
 8008fd6:	b2da      	uxtb	r2, r3
 8008fd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fda:	701a      	strb	r2, [r3, #0]
 8008fdc:	e008      	b.n	8008ff0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	685b      	ldr	r3, [r3, #4]
 8008fe4:	b2db      	uxtb	r3, r3
 8008fe6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008fea:	b2da      	uxtb	r2, r3
 8008fec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fee:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ff4:	1c5a      	adds	r2, r3, #1
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008ffe:	b29b      	uxth	r3, r3
 8009000:	3b01      	subs	r3, #1
 8009002:	b29b      	uxth	r3, r3
 8009004:	687a      	ldr	r2, [r7, #4]
 8009006:	4619      	mov	r1, r3
 8009008:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800900a:	2b00      	cmp	r3, #0
 800900c:	d15d      	bne.n	80090ca <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	68da      	ldr	r2, [r3, #12]
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	f022 0220 	bic.w	r2, r2, #32
 800901c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	68da      	ldr	r2, [r3, #12]
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800902c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	695a      	ldr	r2, [r3, #20]
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	f022 0201 	bic.w	r2, r2, #1
 800903c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	2220      	movs	r2, #32
 8009042:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2200      	movs	r2, #0
 800904a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009050:	2b01      	cmp	r3, #1
 8009052:	d135      	bne.n	80090c0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2200      	movs	r2, #0
 8009058:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	330c      	adds	r3, #12
 8009060:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009062:	697b      	ldr	r3, [r7, #20]
 8009064:	e853 3f00 	ldrex	r3, [r3]
 8009068:	613b      	str	r3, [r7, #16]
   return(result);
 800906a:	693b      	ldr	r3, [r7, #16]
 800906c:	f023 0310 	bic.w	r3, r3, #16
 8009070:	627b      	str	r3, [r7, #36]	@ 0x24
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	330c      	adds	r3, #12
 8009078:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800907a:	623a      	str	r2, [r7, #32]
 800907c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800907e:	69f9      	ldr	r1, [r7, #28]
 8009080:	6a3a      	ldr	r2, [r7, #32]
 8009082:	e841 2300 	strex	r3, r2, [r1]
 8009086:	61bb      	str	r3, [r7, #24]
   return(result);
 8009088:	69bb      	ldr	r3, [r7, #24]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d1e5      	bne.n	800905a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	f003 0310 	and.w	r3, r3, #16
 8009098:	2b10      	cmp	r3, #16
 800909a:	d10a      	bne.n	80090b2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800909c:	2300      	movs	r3, #0
 800909e:	60fb      	str	r3, [r7, #12]
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	60fb      	str	r3, [r7, #12]
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	685b      	ldr	r3, [r3, #4]
 80090ae:	60fb      	str	r3, [r7, #12]
 80090b0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80090b6:	4619      	mov	r1, r3
 80090b8:	6878      	ldr	r0, [r7, #4]
 80090ba:	f7ff fdd1 	bl	8008c60 <HAL_UARTEx_RxEventCallback>
 80090be:	e002      	b.n	80090c6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80090c0:	6878      	ldr	r0, [r7, #4]
 80090c2:	f7f9 ff13 	bl	8002eec <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80090c6:	2300      	movs	r3, #0
 80090c8:	e002      	b.n	80090d0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80090ca:	2300      	movs	r3, #0
 80090cc:	e000      	b.n	80090d0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80090ce:	2302      	movs	r3, #2
  }
}
 80090d0:	4618      	mov	r0, r3
 80090d2:	3730      	adds	r7, #48	@ 0x30
 80090d4:	46bd      	mov	sp, r7
 80090d6:	bd80      	pop	{r7, pc}

080090d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80090d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80090dc:	b0c0      	sub	sp, #256	@ 0x100
 80090de:	af00      	add	r7, sp, #0
 80090e0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80090e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	691b      	ldr	r3, [r3, #16]
 80090ec:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80090f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090f4:	68d9      	ldr	r1, [r3, #12]
 80090f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090fa:	681a      	ldr	r2, [r3, #0]
 80090fc:	ea40 0301 	orr.w	r3, r0, r1
 8009100:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009102:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009106:	689a      	ldr	r2, [r3, #8]
 8009108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800910c:	691b      	ldr	r3, [r3, #16]
 800910e:	431a      	orrs	r2, r3
 8009110:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009114:	695b      	ldr	r3, [r3, #20]
 8009116:	431a      	orrs	r2, r3
 8009118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800911c:	69db      	ldr	r3, [r3, #28]
 800911e:	4313      	orrs	r3, r2
 8009120:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	68db      	ldr	r3, [r3, #12]
 800912c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009130:	f021 010c 	bic.w	r1, r1, #12
 8009134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009138:	681a      	ldr	r2, [r3, #0]
 800913a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800913e:	430b      	orrs	r3, r1
 8009140:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009142:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	695b      	ldr	r3, [r3, #20]
 800914a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800914e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009152:	6999      	ldr	r1, [r3, #24]
 8009154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009158:	681a      	ldr	r2, [r3, #0]
 800915a:	ea40 0301 	orr.w	r3, r0, r1
 800915e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009160:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009164:	681a      	ldr	r2, [r3, #0]
 8009166:	4b8f      	ldr	r3, [pc, #572]	@ (80093a4 <UART_SetConfig+0x2cc>)
 8009168:	429a      	cmp	r2, r3
 800916a:	d005      	beq.n	8009178 <UART_SetConfig+0xa0>
 800916c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009170:	681a      	ldr	r2, [r3, #0]
 8009172:	4b8d      	ldr	r3, [pc, #564]	@ (80093a8 <UART_SetConfig+0x2d0>)
 8009174:	429a      	cmp	r2, r3
 8009176:	d104      	bne.n	8009182 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009178:	f7fd fc7e 	bl	8006a78 <HAL_RCC_GetPCLK2Freq>
 800917c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009180:	e003      	b.n	800918a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009182:	f7fd fc65 	bl	8006a50 <HAL_RCC_GetPCLK1Freq>
 8009186:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800918a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800918e:	69db      	ldr	r3, [r3, #28]
 8009190:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009194:	f040 810c 	bne.w	80093b0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009198:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800919c:	2200      	movs	r2, #0
 800919e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80091a2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80091a6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80091aa:	4622      	mov	r2, r4
 80091ac:	462b      	mov	r3, r5
 80091ae:	1891      	adds	r1, r2, r2
 80091b0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80091b2:	415b      	adcs	r3, r3
 80091b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80091b6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80091ba:	4621      	mov	r1, r4
 80091bc:	eb12 0801 	adds.w	r8, r2, r1
 80091c0:	4629      	mov	r1, r5
 80091c2:	eb43 0901 	adc.w	r9, r3, r1
 80091c6:	f04f 0200 	mov.w	r2, #0
 80091ca:	f04f 0300 	mov.w	r3, #0
 80091ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80091d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80091d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80091da:	4690      	mov	r8, r2
 80091dc:	4699      	mov	r9, r3
 80091de:	4623      	mov	r3, r4
 80091e0:	eb18 0303 	adds.w	r3, r8, r3
 80091e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80091e8:	462b      	mov	r3, r5
 80091ea:	eb49 0303 	adc.w	r3, r9, r3
 80091ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80091f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091f6:	685b      	ldr	r3, [r3, #4]
 80091f8:	2200      	movs	r2, #0
 80091fa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80091fe:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009202:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009206:	460b      	mov	r3, r1
 8009208:	18db      	adds	r3, r3, r3
 800920a:	653b      	str	r3, [r7, #80]	@ 0x50
 800920c:	4613      	mov	r3, r2
 800920e:	eb42 0303 	adc.w	r3, r2, r3
 8009212:	657b      	str	r3, [r7, #84]	@ 0x54
 8009214:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009218:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800921c:	f7f7 fd34 	bl	8000c88 <__aeabi_uldivmod>
 8009220:	4602      	mov	r2, r0
 8009222:	460b      	mov	r3, r1
 8009224:	4b61      	ldr	r3, [pc, #388]	@ (80093ac <UART_SetConfig+0x2d4>)
 8009226:	fba3 2302 	umull	r2, r3, r3, r2
 800922a:	095b      	lsrs	r3, r3, #5
 800922c:	011c      	lsls	r4, r3, #4
 800922e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009232:	2200      	movs	r2, #0
 8009234:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009238:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800923c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009240:	4642      	mov	r2, r8
 8009242:	464b      	mov	r3, r9
 8009244:	1891      	adds	r1, r2, r2
 8009246:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009248:	415b      	adcs	r3, r3
 800924a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800924c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009250:	4641      	mov	r1, r8
 8009252:	eb12 0a01 	adds.w	sl, r2, r1
 8009256:	4649      	mov	r1, r9
 8009258:	eb43 0b01 	adc.w	fp, r3, r1
 800925c:	f04f 0200 	mov.w	r2, #0
 8009260:	f04f 0300 	mov.w	r3, #0
 8009264:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009268:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800926c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009270:	4692      	mov	sl, r2
 8009272:	469b      	mov	fp, r3
 8009274:	4643      	mov	r3, r8
 8009276:	eb1a 0303 	adds.w	r3, sl, r3
 800927a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800927e:	464b      	mov	r3, r9
 8009280:	eb4b 0303 	adc.w	r3, fp, r3
 8009284:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009288:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800928c:	685b      	ldr	r3, [r3, #4]
 800928e:	2200      	movs	r2, #0
 8009290:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009294:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009298:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800929c:	460b      	mov	r3, r1
 800929e:	18db      	adds	r3, r3, r3
 80092a0:	643b      	str	r3, [r7, #64]	@ 0x40
 80092a2:	4613      	mov	r3, r2
 80092a4:	eb42 0303 	adc.w	r3, r2, r3
 80092a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80092aa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80092ae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80092b2:	f7f7 fce9 	bl	8000c88 <__aeabi_uldivmod>
 80092b6:	4602      	mov	r2, r0
 80092b8:	460b      	mov	r3, r1
 80092ba:	4611      	mov	r1, r2
 80092bc:	4b3b      	ldr	r3, [pc, #236]	@ (80093ac <UART_SetConfig+0x2d4>)
 80092be:	fba3 2301 	umull	r2, r3, r3, r1
 80092c2:	095b      	lsrs	r3, r3, #5
 80092c4:	2264      	movs	r2, #100	@ 0x64
 80092c6:	fb02 f303 	mul.w	r3, r2, r3
 80092ca:	1acb      	subs	r3, r1, r3
 80092cc:	00db      	lsls	r3, r3, #3
 80092ce:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80092d2:	4b36      	ldr	r3, [pc, #216]	@ (80093ac <UART_SetConfig+0x2d4>)
 80092d4:	fba3 2302 	umull	r2, r3, r3, r2
 80092d8:	095b      	lsrs	r3, r3, #5
 80092da:	005b      	lsls	r3, r3, #1
 80092dc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80092e0:	441c      	add	r4, r3
 80092e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80092e6:	2200      	movs	r2, #0
 80092e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80092ec:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80092f0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80092f4:	4642      	mov	r2, r8
 80092f6:	464b      	mov	r3, r9
 80092f8:	1891      	adds	r1, r2, r2
 80092fa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80092fc:	415b      	adcs	r3, r3
 80092fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009300:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009304:	4641      	mov	r1, r8
 8009306:	1851      	adds	r1, r2, r1
 8009308:	6339      	str	r1, [r7, #48]	@ 0x30
 800930a:	4649      	mov	r1, r9
 800930c:	414b      	adcs	r3, r1
 800930e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009310:	f04f 0200 	mov.w	r2, #0
 8009314:	f04f 0300 	mov.w	r3, #0
 8009318:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800931c:	4659      	mov	r1, fp
 800931e:	00cb      	lsls	r3, r1, #3
 8009320:	4651      	mov	r1, sl
 8009322:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009326:	4651      	mov	r1, sl
 8009328:	00ca      	lsls	r2, r1, #3
 800932a:	4610      	mov	r0, r2
 800932c:	4619      	mov	r1, r3
 800932e:	4603      	mov	r3, r0
 8009330:	4642      	mov	r2, r8
 8009332:	189b      	adds	r3, r3, r2
 8009334:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009338:	464b      	mov	r3, r9
 800933a:	460a      	mov	r2, r1
 800933c:	eb42 0303 	adc.w	r3, r2, r3
 8009340:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009344:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009348:	685b      	ldr	r3, [r3, #4]
 800934a:	2200      	movs	r2, #0
 800934c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009350:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009354:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009358:	460b      	mov	r3, r1
 800935a:	18db      	adds	r3, r3, r3
 800935c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800935e:	4613      	mov	r3, r2
 8009360:	eb42 0303 	adc.w	r3, r2, r3
 8009364:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009366:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800936a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800936e:	f7f7 fc8b 	bl	8000c88 <__aeabi_uldivmod>
 8009372:	4602      	mov	r2, r0
 8009374:	460b      	mov	r3, r1
 8009376:	4b0d      	ldr	r3, [pc, #52]	@ (80093ac <UART_SetConfig+0x2d4>)
 8009378:	fba3 1302 	umull	r1, r3, r3, r2
 800937c:	095b      	lsrs	r3, r3, #5
 800937e:	2164      	movs	r1, #100	@ 0x64
 8009380:	fb01 f303 	mul.w	r3, r1, r3
 8009384:	1ad3      	subs	r3, r2, r3
 8009386:	00db      	lsls	r3, r3, #3
 8009388:	3332      	adds	r3, #50	@ 0x32
 800938a:	4a08      	ldr	r2, [pc, #32]	@ (80093ac <UART_SetConfig+0x2d4>)
 800938c:	fba2 2303 	umull	r2, r3, r2, r3
 8009390:	095b      	lsrs	r3, r3, #5
 8009392:	f003 0207 	and.w	r2, r3, #7
 8009396:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	4422      	add	r2, r4
 800939e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80093a0:	e106      	b.n	80095b0 <UART_SetConfig+0x4d8>
 80093a2:	bf00      	nop
 80093a4:	40011000 	.word	0x40011000
 80093a8:	40011400 	.word	0x40011400
 80093ac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80093b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80093b4:	2200      	movs	r2, #0
 80093b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80093ba:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80093be:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80093c2:	4642      	mov	r2, r8
 80093c4:	464b      	mov	r3, r9
 80093c6:	1891      	adds	r1, r2, r2
 80093c8:	6239      	str	r1, [r7, #32]
 80093ca:	415b      	adcs	r3, r3
 80093cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80093ce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80093d2:	4641      	mov	r1, r8
 80093d4:	1854      	adds	r4, r2, r1
 80093d6:	4649      	mov	r1, r9
 80093d8:	eb43 0501 	adc.w	r5, r3, r1
 80093dc:	f04f 0200 	mov.w	r2, #0
 80093e0:	f04f 0300 	mov.w	r3, #0
 80093e4:	00eb      	lsls	r3, r5, #3
 80093e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80093ea:	00e2      	lsls	r2, r4, #3
 80093ec:	4614      	mov	r4, r2
 80093ee:	461d      	mov	r5, r3
 80093f0:	4643      	mov	r3, r8
 80093f2:	18e3      	adds	r3, r4, r3
 80093f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80093f8:	464b      	mov	r3, r9
 80093fa:	eb45 0303 	adc.w	r3, r5, r3
 80093fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009402:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009406:	685b      	ldr	r3, [r3, #4]
 8009408:	2200      	movs	r2, #0
 800940a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800940e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009412:	f04f 0200 	mov.w	r2, #0
 8009416:	f04f 0300 	mov.w	r3, #0
 800941a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800941e:	4629      	mov	r1, r5
 8009420:	008b      	lsls	r3, r1, #2
 8009422:	4621      	mov	r1, r4
 8009424:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009428:	4621      	mov	r1, r4
 800942a:	008a      	lsls	r2, r1, #2
 800942c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009430:	f7f7 fc2a 	bl	8000c88 <__aeabi_uldivmod>
 8009434:	4602      	mov	r2, r0
 8009436:	460b      	mov	r3, r1
 8009438:	4b60      	ldr	r3, [pc, #384]	@ (80095bc <UART_SetConfig+0x4e4>)
 800943a:	fba3 2302 	umull	r2, r3, r3, r2
 800943e:	095b      	lsrs	r3, r3, #5
 8009440:	011c      	lsls	r4, r3, #4
 8009442:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009446:	2200      	movs	r2, #0
 8009448:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800944c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009450:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009454:	4642      	mov	r2, r8
 8009456:	464b      	mov	r3, r9
 8009458:	1891      	adds	r1, r2, r2
 800945a:	61b9      	str	r1, [r7, #24]
 800945c:	415b      	adcs	r3, r3
 800945e:	61fb      	str	r3, [r7, #28]
 8009460:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009464:	4641      	mov	r1, r8
 8009466:	1851      	adds	r1, r2, r1
 8009468:	6139      	str	r1, [r7, #16]
 800946a:	4649      	mov	r1, r9
 800946c:	414b      	adcs	r3, r1
 800946e:	617b      	str	r3, [r7, #20]
 8009470:	f04f 0200 	mov.w	r2, #0
 8009474:	f04f 0300 	mov.w	r3, #0
 8009478:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800947c:	4659      	mov	r1, fp
 800947e:	00cb      	lsls	r3, r1, #3
 8009480:	4651      	mov	r1, sl
 8009482:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009486:	4651      	mov	r1, sl
 8009488:	00ca      	lsls	r2, r1, #3
 800948a:	4610      	mov	r0, r2
 800948c:	4619      	mov	r1, r3
 800948e:	4603      	mov	r3, r0
 8009490:	4642      	mov	r2, r8
 8009492:	189b      	adds	r3, r3, r2
 8009494:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009498:	464b      	mov	r3, r9
 800949a:	460a      	mov	r2, r1
 800949c:	eb42 0303 	adc.w	r3, r2, r3
 80094a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80094a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094a8:	685b      	ldr	r3, [r3, #4]
 80094aa:	2200      	movs	r2, #0
 80094ac:	67bb      	str	r3, [r7, #120]	@ 0x78
 80094ae:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80094b0:	f04f 0200 	mov.w	r2, #0
 80094b4:	f04f 0300 	mov.w	r3, #0
 80094b8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80094bc:	4649      	mov	r1, r9
 80094be:	008b      	lsls	r3, r1, #2
 80094c0:	4641      	mov	r1, r8
 80094c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80094c6:	4641      	mov	r1, r8
 80094c8:	008a      	lsls	r2, r1, #2
 80094ca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80094ce:	f7f7 fbdb 	bl	8000c88 <__aeabi_uldivmod>
 80094d2:	4602      	mov	r2, r0
 80094d4:	460b      	mov	r3, r1
 80094d6:	4611      	mov	r1, r2
 80094d8:	4b38      	ldr	r3, [pc, #224]	@ (80095bc <UART_SetConfig+0x4e4>)
 80094da:	fba3 2301 	umull	r2, r3, r3, r1
 80094de:	095b      	lsrs	r3, r3, #5
 80094e0:	2264      	movs	r2, #100	@ 0x64
 80094e2:	fb02 f303 	mul.w	r3, r2, r3
 80094e6:	1acb      	subs	r3, r1, r3
 80094e8:	011b      	lsls	r3, r3, #4
 80094ea:	3332      	adds	r3, #50	@ 0x32
 80094ec:	4a33      	ldr	r2, [pc, #204]	@ (80095bc <UART_SetConfig+0x4e4>)
 80094ee:	fba2 2303 	umull	r2, r3, r2, r3
 80094f2:	095b      	lsrs	r3, r3, #5
 80094f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80094f8:	441c      	add	r4, r3
 80094fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80094fe:	2200      	movs	r2, #0
 8009500:	673b      	str	r3, [r7, #112]	@ 0x70
 8009502:	677a      	str	r2, [r7, #116]	@ 0x74
 8009504:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009508:	4642      	mov	r2, r8
 800950a:	464b      	mov	r3, r9
 800950c:	1891      	adds	r1, r2, r2
 800950e:	60b9      	str	r1, [r7, #8]
 8009510:	415b      	adcs	r3, r3
 8009512:	60fb      	str	r3, [r7, #12]
 8009514:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009518:	4641      	mov	r1, r8
 800951a:	1851      	adds	r1, r2, r1
 800951c:	6039      	str	r1, [r7, #0]
 800951e:	4649      	mov	r1, r9
 8009520:	414b      	adcs	r3, r1
 8009522:	607b      	str	r3, [r7, #4]
 8009524:	f04f 0200 	mov.w	r2, #0
 8009528:	f04f 0300 	mov.w	r3, #0
 800952c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009530:	4659      	mov	r1, fp
 8009532:	00cb      	lsls	r3, r1, #3
 8009534:	4651      	mov	r1, sl
 8009536:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800953a:	4651      	mov	r1, sl
 800953c:	00ca      	lsls	r2, r1, #3
 800953e:	4610      	mov	r0, r2
 8009540:	4619      	mov	r1, r3
 8009542:	4603      	mov	r3, r0
 8009544:	4642      	mov	r2, r8
 8009546:	189b      	adds	r3, r3, r2
 8009548:	66bb      	str	r3, [r7, #104]	@ 0x68
 800954a:	464b      	mov	r3, r9
 800954c:	460a      	mov	r2, r1
 800954e:	eb42 0303 	adc.w	r3, r2, r3
 8009552:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009554:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009558:	685b      	ldr	r3, [r3, #4]
 800955a:	2200      	movs	r2, #0
 800955c:	663b      	str	r3, [r7, #96]	@ 0x60
 800955e:	667a      	str	r2, [r7, #100]	@ 0x64
 8009560:	f04f 0200 	mov.w	r2, #0
 8009564:	f04f 0300 	mov.w	r3, #0
 8009568:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800956c:	4649      	mov	r1, r9
 800956e:	008b      	lsls	r3, r1, #2
 8009570:	4641      	mov	r1, r8
 8009572:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009576:	4641      	mov	r1, r8
 8009578:	008a      	lsls	r2, r1, #2
 800957a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800957e:	f7f7 fb83 	bl	8000c88 <__aeabi_uldivmod>
 8009582:	4602      	mov	r2, r0
 8009584:	460b      	mov	r3, r1
 8009586:	4b0d      	ldr	r3, [pc, #52]	@ (80095bc <UART_SetConfig+0x4e4>)
 8009588:	fba3 1302 	umull	r1, r3, r3, r2
 800958c:	095b      	lsrs	r3, r3, #5
 800958e:	2164      	movs	r1, #100	@ 0x64
 8009590:	fb01 f303 	mul.w	r3, r1, r3
 8009594:	1ad3      	subs	r3, r2, r3
 8009596:	011b      	lsls	r3, r3, #4
 8009598:	3332      	adds	r3, #50	@ 0x32
 800959a:	4a08      	ldr	r2, [pc, #32]	@ (80095bc <UART_SetConfig+0x4e4>)
 800959c:	fba2 2303 	umull	r2, r3, r2, r3
 80095a0:	095b      	lsrs	r3, r3, #5
 80095a2:	f003 020f 	and.w	r2, r3, #15
 80095a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	4422      	add	r2, r4
 80095ae:	609a      	str	r2, [r3, #8]
}
 80095b0:	bf00      	nop
 80095b2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80095b6:	46bd      	mov	sp, r7
 80095b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80095bc:	51eb851f 	.word	0x51eb851f

080095c0 <_ICM20948_SelectUserBank>:

#include "ICM20948.h"

static float accel_offset[3] = {0,0,0};

HAL_StatusTypeDef _ICM20948_SelectUserBank(I2C_HandleTypeDef * hi2c, uint8_t const selectI2cAddress, int userBankNum) {
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b08a      	sub	sp, #40	@ 0x28
 80095c4:	af04      	add	r7, sp, #16
 80095c6:	60f8      	str	r0, [r7, #12]
 80095c8:	460b      	mov	r3, r1
 80095ca:	607a      	str	r2, [r7, #4]
 80095cc:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef status = HAL_OK;
 80095ce:	2300      	movs	r3, #0
 80095d0:	75fb      	strb	r3, [r7, #23]
	uint8_t writeData = userBankNum << BIT_4;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	b2db      	uxtb	r3, r3
 80095d6:	011b      	lsls	r3, r3, #4
 80095d8:	b2db      	uxtb	r3, r3
 80095da:	757b      	strb	r3, [r7, #21]
	uint8_t deviceI2CAddress = (selectI2cAddress == 0)? ICM20948__I2C_SLAVE_ADDRESS_1: ICM20948__I2C_SLAVE_ADDRESS_2;
 80095dc:	7afb      	ldrb	r3, [r7, #11]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d101      	bne.n	80095e6 <_ICM20948_SelectUserBank+0x26>
 80095e2:	2368      	movs	r3, #104	@ 0x68
 80095e4:	e000      	b.n	80095e8 <_ICM20948_SelectUserBank+0x28>
 80095e6:	2369      	movs	r3, #105	@ 0x69
 80095e8:	75bb      	strb	r3, [r7, #22]

	status = HAL_I2C_Mem_Write(
 80095ea:	7dbb      	ldrb	r3, [r7, #22]
 80095ec:	b29b      	uxth	r3, r3
 80095ee:	005b      	lsls	r3, r3, #1
 80095f0:	b299      	uxth	r1, r3
 80095f2:	230a      	movs	r3, #10
 80095f4:	9302      	str	r3, [sp, #8]
 80095f6:	2301      	movs	r3, #1
 80095f8:	9301      	str	r3, [sp, #4]
 80095fa:	f107 0315 	add.w	r3, r7, #21
 80095fe:	9300      	str	r3, [sp, #0]
 8009600:	2301      	movs	r3, #1
 8009602:	227f      	movs	r2, #127	@ 0x7f
 8009604:	68f8      	ldr	r0, [r7, #12]
 8009606:	f7fb feeb 	bl	80053e0 <HAL_I2C_Mem_Write>
 800960a:	4603      	mov	r3, r0
 800960c:	75fb      	strb	r3, [r7, #23]
			I2C_MEMADD_SIZE_8BIT,
			&writeData,
			I2C_MEMADD_SIZE_8BIT,
			10);

	return status;
 800960e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009610:	4618      	mov	r0, r3
 8009612:	3718      	adds	r7, #24
 8009614:	46bd      	mov	sp, r7
 8009616:	bd80      	pop	{r7, pc}

08009618 <_ICM20948_WriteByte>:

HAL_StatusTypeDef _ICM20948_WriteByte(I2C_HandleTypeDef * hi2c, uint8_t const selectI2cAddress, uint8_t const registerAddress, uint8_t writeData) {
 8009618:	b580      	push	{r7, lr}
 800961a:	b088      	sub	sp, #32
 800961c:	af04      	add	r7, sp, #16
 800961e:	6078      	str	r0, [r7, #4]
 8009620:	4608      	mov	r0, r1
 8009622:	4611      	mov	r1, r2
 8009624:	461a      	mov	r2, r3
 8009626:	4603      	mov	r3, r0
 8009628:	70fb      	strb	r3, [r7, #3]
 800962a:	460b      	mov	r3, r1
 800962c:	70bb      	strb	r3, [r7, #2]
 800962e:	4613      	mov	r3, r2
 8009630:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef status = HAL_OK;
 8009632:	2300      	movs	r3, #0
 8009634:	73fb      	strb	r3, [r7, #15]
	uint8_t deviceI2CAddress = (selectI2cAddress == 0)? ICM20948__I2C_SLAVE_ADDRESS_1: ICM20948__I2C_SLAVE_ADDRESS_2;
 8009636:	78fb      	ldrb	r3, [r7, #3]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d101      	bne.n	8009640 <_ICM20948_WriteByte+0x28>
 800963c:	2368      	movs	r3, #104	@ 0x68
 800963e:	e000      	b.n	8009642 <_ICM20948_WriteByte+0x2a>
 8009640:	2369      	movs	r3, #105	@ 0x69
 8009642:	73bb      	strb	r3, [r7, #14]

	status = HAL_I2C_Mem_Write(
 8009644:	7bbb      	ldrb	r3, [r7, #14]
 8009646:	b29b      	uxth	r3, r3
 8009648:	005b      	lsls	r3, r3, #1
 800964a:	b299      	uxth	r1, r3
 800964c:	78bb      	ldrb	r3, [r7, #2]
 800964e:	b29a      	uxth	r2, r3
 8009650:	230a      	movs	r3, #10
 8009652:	9302      	str	r3, [sp, #8]
 8009654:	2301      	movs	r3, #1
 8009656:	9301      	str	r3, [sp, #4]
 8009658:	1c7b      	adds	r3, r7, #1
 800965a:	9300      	str	r3, [sp, #0]
 800965c:	2301      	movs	r3, #1
 800965e:	6878      	ldr	r0, [r7, #4]
 8009660:	f7fb febe 	bl	80053e0 <HAL_I2C_Mem_Write>
 8009664:	4603      	mov	r3, r0
 8009666:	73fb      	strb	r3, [r7, #15]
			I2C_MEMADD_SIZE_8BIT,
			&writeData,
			I2C_MEMADD_SIZE_8BIT,
			10);

	return status;
 8009668:	7bfb      	ldrb	r3, [r7, #15]
}
 800966a:	4618      	mov	r0, r3
 800966c:	3710      	adds	r7, #16
 800966e:	46bd      	mov	sp, r7
 8009670:	bd80      	pop	{r7, pc}

08009672 <_ICM20948_BrustRead>:
			10);

	return status;
}

HAL_StatusTypeDef _ICM20948_BrustRead(I2C_HandleTypeDef * hi2c, uint8_t const selectI2cAddress, uint8_t const startAddress, uint16_t const amountOfRegistersToRead, uint8_t * readData) {
 8009672:	b580      	push	{r7, lr}
 8009674:	b088      	sub	sp, #32
 8009676:	af04      	add	r7, sp, #16
 8009678:	6078      	str	r0, [r7, #4]
 800967a:	4608      	mov	r0, r1
 800967c:	4611      	mov	r1, r2
 800967e:	461a      	mov	r2, r3
 8009680:	4603      	mov	r3, r0
 8009682:	70fb      	strb	r3, [r7, #3]
 8009684:	460b      	mov	r3, r1
 8009686:	70bb      	strb	r3, [r7, #2]
 8009688:	4613      	mov	r3, r2
 800968a:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800968c:	2300      	movs	r3, #0
 800968e:	73fb      	strb	r3, [r7, #15]
	uint8_t deviceI2CAddress = (selectI2cAddress == 0)? ICM20948__I2C_SLAVE_ADDRESS_1: ICM20948__I2C_SLAVE_ADDRESS_2;
 8009690:	78fb      	ldrb	r3, [r7, #3]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d101      	bne.n	800969a <_ICM20948_BrustRead+0x28>
 8009696:	2368      	movs	r3, #104	@ 0x68
 8009698:	e000      	b.n	800969c <_ICM20948_BrustRead+0x2a>
 800969a:	2369      	movs	r3, #105	@ 0x69
 800969c:	73bb      	strb	r3, [r7, #14]

	status = HAL_I2C_Mem_Read(
 800969e:	7bbb      	ldrb	r3, [r7, #14]
 80096a0:	b29b      	uxth	r3, r3
 80096a2:	005b      	lsls	r3, r3, #1
 80096a4:	b299      	uxth	r1, r3
 80096a6:	78bb      	ldrb	r3, [r7, #2]
 80096a8:	b29a      	uxth	r2, r3
 80096aa:	230a      	movs	r3, #10
 80096ac:	9302      	str	r3, [sp, #8]
 80096ae:	883b      	ldrh	r3, [r7, #0]
 80096b0:	9301      	str	r3, [sp, #4]
 80096b2:	69bb      	ldr	r3, [r7, #24]
 80096b4:	9300      	str	r3, [sp, #0]
 80096b6:	2301      	movs	r3, #1
 80096b8:	6878      	ldr	r0, [r7, #4]
 80096ba:	f7fb ff8b 	bl	80055d4 <HAL_I2C_Mem_Read>
 80096be:	4603      	mov	r3, r0
 80096c0:	73fb      	strb	r3, [r7, #15]
			I2C_MEMADD_SIZE_8BIT,
			readData,
			amountOfRegistersToRead * I2C_MEMADD_SIZE_8BIT,
			10);

	return status;
 80096c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80096c4:	4618      	mov	r0, r3
 80096c6:	3710      	adds	r7, #16
 80096c8:	46bd      	mov	sp, r7
 80096ca:	bd80      	pop	{r7, pc}

080096cc <_ICM20948_BurstWrite>:

HAL_StatusTypeDef _ICM20948_BurstWrite(I2C_HandleTypeDef * hi2c, uint8_t const selectI2cAddress, uint8_t const startAddress, uint16_t const amountOfRegistersToWrite, uint8_t * writeData) {
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b088      	sub	sp, #32
 80096d0:	af04      	add	r7, sp, #16
 80096d2:	6078      	str	r0, [r7, #4]
 80096d4:	4608      	mov	r0, r1
 80096d6:	4611      	mov	r1, r2
 80096d8:	461a      	mov	r2, r3
 80096da:	4603      	mov	r3, r0
 80096dc:	70fb      	strb	r3, [r7, #3]
 80096de:	460b      	mov	r3, r1
 80096e0:	70bb      	strb	r3, [r7, #2]
 80096e2:	4613      	mov	r3, r2
 80096e4:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80096e6:	2300      	movs	r3, #0
 80096e8:	73fb      	strb	r3, [r7, #15]
	uint8_t deviceI2CAddress = (selectI2cAddress == 0)? ICM20948__I2C_SLAVE_ADDRESS_1: ICM20948__I2C_SLAVE_ADDRESS_2;
 80096ea:	78fb      	ldrb	r3, [r7, #3]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d101      	bne.n	80096f4 <_ICM20948_BurstWrite+0x28>
 80096f0:	2368      	movs	r3, #104	@ 0x68
 80096f2:	e000      	b.n	80096f6 <_ICM20948_BurstWrite+0x2a>
 80096f4:	2369      	movs	r3, #105	@ 0x69
 80096f6:	73bb      	strb	r3, [r7, #14]

	status = HAL_I2C_Mem_Write(
 80096f8:	7bbb      	ldrb	r3, [r7, #14]
 80096fa:	b29b      	uxth	r3, r3
 80096fc:	005b      	lsls	r3, r3, #1
 80096fe:	b299      	uxth	r1, r3
 8009700:	78bb      	ldrb	r3, [r7, #2]
 8009702:	b29a      	uxth	r2, r3
 8009704:	230a      	movs	r3, #10
 8009706:	9302      	str	r3, [sp, #8]
 8009708:	883b      	ldrh	r3, [r7, #0]
 800970a:	9301      	str	r3, [sp, #4]
 800970c:	69bb      	ldr	r3, [r7, #24]
 800970e:	9300      	str	r3, [sp, #0]
 8009710:	2301      	movs	r3, #1
 8009712:	6878      	ldr	r0, [r7, #4]
 8009714:	f7fb fe64 	bl	80053e0 <HAL_I2C_Mem_Write>
 8009718:	4603      	mov	r3, r0
 800971a:	73fb      	strb	r3, [r7, #15]
			I2C_MEMADD_SIZE_8BIT,
			writeData,
			amountOfRegistersToWrite * I2C_MEMADD_SIZE_8BIT,
			10);

	return status;
 800971c:	7bfb      	ldrb	r3, [r7, #15]
}
 800971e:	4618      	mov	r0, r3
 8009720:	3710      	adds	r7, #16
 8009722:	46bd      	mov	sp, r7
 8009724:	bd80      	pop	{r7, pc}

08009726 <_AK09916_WriteByte>:

HAL_StatusTypeDef _AK09916_WriteByte(I2C_HandleTypeDef * hi2c, uint8_t const registerAddress, uint8_t writeData) {
 8009726:	b580      	push	{r7, lr}
 8009728:	b088      	sub	sp, #32
 800972a:	af04      	add	r7, sp, #16
 800972c:	6078      	str	r0, [r7, #4]
 800972e:	460b      	mov	r3, r1
 8009730:	70fb      	strb	r3, [r7, #3]
 8009732:	4613      	mov	r3, r2
 8009734:	70bb      	strb	r3, [r7, #2]
	HAL_StatusTypeDef status = HAL_OK;
 8009736:	2300      	movs	r3, #0
 8009738:	73fb      	strb	r3, [r7, #15]

	status = HAL_I2C_Mem_Write(
 800973a:	78fb      	ldrb	r3, [r7, #3]
 800973c:	b29a      	uxth	r2, r3
 800973e:	230a      	movs	r3, #10
 8009740:	9302      	str	r3, [sp, #8]
 8009742:	2301      	movs	r3, #1
 8009744:	9301      	str	r3, [sp, #4]
 8009746:	1cbb      	adds	r3, r7, #2
 8009748:	9300      	str	r3, [sp, #0]
 800974a:	2301      	movs	r3, #1
 800974c:	2118      	movs	r1, #24
 800974e:	6878      	ldr	r0, [r7, #4]
 8009750:	f7fb fe46 	bl	80053e0 <HAL_I2C_Mem_Write>
 8009754:	4603      	mov	r3, r0
 8009756:	73fb      	strb	r3, [r7, #15]
			I2C_MEMADD_SIZE_8BIT,
			&writeData,
			I2C_MEMADD_SIZE_8BIT,
			10);

	return status;
 8009758:	7bfb      	ldrb	r3, [r7, #15]
}
 800975a:	4618      	mov	r0, r3
 800975c:	3710      	adds	r7, #16
 800975e:	46bd      	mov	sp, r7
 8009760:	bd80      	pop	{r7, pc}

08009762 <ICM20948_init>:
	}
	
	return 0;
}

void ICM20948_init(I2C_HandleTypeDef * hi2c, uint8_t const selectI2cAddress, uint8_t const selectGyroSensitivity, uint8_t const selectAccelSensitivity) {
 8009762:	b580      	push	{r7, lr}
 8009764:	b084      	sub	sp, #16
 8009766:	af00      	add	r7, sp, #0
 8009768:	6078      	str	r0, [r7, #4]
 800976a:	4608      	mov	r0, r1
 800976c:	4611      	mov	r1, r2
 800976e:	461a      	mov	r2, r3
 8009770:	4603      	mov	r3, r0
 8009772:	70fb      	strb	r3, [r7, #3]
 8009774:	460b      	mov	r3, r1
 8009776:	70bb      	strb	r3, [r7, #2]
 8009778:	4613      	mov	r3, r2
 800977a:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef status = HAL_OK;
 800977c:	2300      	movs	r3, #0
 800977e:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 8009780:	78fb      	ldrb	r3, [r7, #3]
 8009782:	2200      	movs	r2, #0
 8009784:	4619      	mov	r1, r3
 8009786:	6878      	ldr	r0, [r7, #4]
 8009788:	f7ff ff1a 	bl	80095c0 <_ICM20948_SelectUserBank>
 800978c:	4603      	mov	r3, r0
 800978e:	73fb      	strb	r3, [r7, #15]

	do{
	status = _ICM20948_WriteByte(
 8009790:	78f9      	ldrb	r1, [r7, #3]
 8009792:	2380      	movs	r3, #128	@ 0x80
 8009794:	2206      	movs	r2, #6
 8009796:	6878      	ldr	r0, [r7, #4]
 8009798:	f7ff ff3e 	bl	8009618 <_ICM20948_WriteByte>
 800979c:	4603      	mov	r3, r0
 800979e:	73fb      	strb	r3, [r7, #15]
			hi2c,
			selectI2cAddress,
			ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
			ICM20948_RESET);
	}
	while(status!=HAL_OK);
 80097a0:	7bfb      	ldrb	r3, [r7, #15]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d1f4      	bne.n	8009790 <ICM20948_init+0x2e>


	HAL_Delay(200);
 80097a6:	20c8      	movs	r0, #200	@ 0xc8
 80097a8:	f7fa fd26 	bl	80041f8 <HAL_Delay>

	status = _ICM20948_WriteByte(
 80097ac:	78f9      	ldrb	r1, [r7, #3]
 80097ae:	2301      	movs	r3, #1
 80097b0:	2206      	movs	r2, #6
 80097b2:	6878      	ldr	r0, [r7, #4]
 80097b4:	f7ff ff30 	bl	8009618 <_ICM20948_WriteByte>
 80097b8:	4603      	mov	r3, r0
 80097ba:	73fb      	strb	r3, [r7, #15]
			selectI2cAddress,
			ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
			ICM20948_AUTO_SELECT_CLOCK);

	//enable both gyroscope and accelerometer
	status = _ICM20948_WriteByte(
 80097bc:	78f9      	ldrb	r1, [r7, #3]
 80097be:	2300      	movs	r3, #0
 80097c0:	2207      	movs	r2, #7
 80097c2:	6878      	ldr	r0, [r7, #4]
 80097c4:	f7ff ff28 	bl	8009618 <_ICM20948_WriteByte>
 80097c8:	4603      	mov	r3, r0
 80097ca:	73fb      	strb	r3, [r7, #15]
			hi2c,
			selectI2cAddress,
			ICM20948__USER_BANK_0__PWR_MGMT_2__REGISTER,
			ICM20948_DISABLE_SENSORS); // For some reason this needs to be tested

	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_2);
 80097cc:	78fb      	ldrb	r3, [r7, #3]
 80097ce:	2202      	movs	r2, #2
 80097d0:	4619      	mov	r1, r3
 80097d2:	6878      	ldr	r0, [r7, #4]
 80097d4:	f7ff fef4 	bl	80095c0 <_ICM20948_SelectUserBank>
 80097d8:	4603      	mov	r3, r0
 80097da:	73fb      	strb	r3, [r7, #15]
	//gyroscope sampling rate settings.
	status = _ICM20948_WriteByte(
			hi2c,
			selectI2cAddress,
			ICM20948__USER_BANK_2__GYRO_CONFIG_1__REGISTER,
			0 << GYRO_DLPFCFG_BIT|selectGyroSensitivity << GYRO_FS_SEL_BIT|EN_GRYO_DLPF << GYRO_FCHOICE_BIT);
 80097dc:	78bb      	ldrb	r3, [r7, #2]
 80097de:	005b      	lsls	r3, r3, #1
 80097e0:	b25b      	sxtb	r3, r3
 80097e2:	f043 0301 	orr.w	r3, r3, #1
 80097e6:	b25b      	sxtb	r3, r3
	status = _ICM20948_WriteByte(
 80097e8:	b2db      	uxtb	r3, r3
 80097ea:	78f9      	ldrb	r1, [r7, #3]
 80097ec:	2201      	movs	r2, #1
 80097ee:	6878      	ldr	r0, [r7, #4]
 80097f0:	f7ff ff12 	bl	8009618 <_ICM20948_WriteByte>
 80097f4:	4603      	mov	r3, r0
 80097f6:	73fb      	strb	r3, [r7, #15]
	status = _ICM20948_WriteByte(
 80097f8:	78f9      	ldrb	r1, [r7, #3]
 80097fa:	2304      	movs	r3, #4
 80097fc:	2200      	movs	r2, #0
 80097fe:	6878      	ldr	r0, [r7, #4]
 8009800:	f7ff ff0a 	bl	8009618 <_ICM20948_WriteByte>
 8009804:	4603      	mov	r3, r0
 8009806:	73fb      	strb	r3, [r7, #15]
	//accelerometer sampling rate settings.
	status = _ICM20948_WriteByte(
			hi2c,
			selectI2cAddress,
			ICM20948__USER_BANK_2__ACCEL_CONFIG__REGISTER,
			1 << ACCEL_DLPFCFG_BIT|selectAccelSensitivity << ACCEL_FS_SEL_BIT|0x01 << ACCEL_FCHOICE_BIT);
 8009808:	787b      	ldrb	r3, [r7, #1]
 800980a:	005b      	lsls	r3, r3, #1
 800980c:	b25b      	sxtb	r3, r3
 800980e:	f043 0309 	orr.w	r3, r3, #9
 8009812:	b25b      	sxtb	r3, r3
	status = _ICM20948_WriteByte(
 8009814:	b2db      	uxtb	r3, r3
 8009816:	78f9      	ldrb	r1, [r7, #3]
 8009818:	2214      	movs	r2, #20
 800981a:	6878      	ldr	r0, [r7, #4]
 800981c:	f7ff fefc 	bl	8009618 <_ICM20948_WriteByte>
 8009820:	4603      	mov	r3, r0
 8009822:	73fb      	strb	r3, [r7, #15]
	status = _ICM20948_WriteByte(
 8009824:	78f9      	ldrb	r1, [r7, #3]
 8009826:	2304      	movs	r3, #4
 8009828:	2211      	movs	r2, #17
 800982a:	6878      	ldr	r0, [r7, #4]
 800982c:	f7ff fef4 	bl	8009618 <_ICM20948_WriteByte>
 8009830:	4603      	mov	r3, r0
 8009832:	73fb      	strb	r3, [r7, #15]
			selectI2cAddress,
			ICM20948__USER_BANK_2__ACCEL_SMPLRT_DIV_2__REGISTER,
			4);


	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 8009834:	78fb      	ldrb	r3, [r7, #3]
 8009836:	2200      	movs	r2, #0
 8009838:	4619      	mov	r1, r3
 800983a:	6878      	ldr	r0, [r7, #4]
 800983c:	f7ff fec0 	bl	80095c0 <_ICM20948_SelectUserBank>
 8009840:	4603      	mov	r3, r0
 8009842:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
 8009844:	78f9      	ldrb	r1, [r7, #3]
 8009846:	2302      	movs	r3, #2
 8009848:	220f      	movs	r2, #15
 800984a:	6878      	ldr	r0, [r7, #4]
 800984c:	f7ff fee4 	bl	8009618 <_ICM20948_WriteByte>
 8009850:	4603      	mov	r3, r0
 8009852:	73fb      	strb	r3, [r7, #15]
			hi2c,
			selectI2cAddress,
			ICM20948__USER_BANK_0__INT_PIN_CFG__REGISTER,
			0x02); // Don't understand how this works

	status = _AK09916_WriteByte(
 8009854:	2208      	movs	r2, #8
 8009856:	2131      	movs	r1, #49	@ 0x31
 8009858:	6878      	ldr	r0, [r7, #4]
 800985a:	f7ff ff64 	bl	8009726 <_AK09916_WriteByte>
 800985e:	4603      	mov	r3, r0
 8009860:	73fb      	strb	r3, [r7, #15]
			hi2c,
			AK09916__CNTL2__REGISTER,
			0x08);
}
 8009862:	bf00      	nop
 8009864:	3710      	adds	r7, #16
 8009866:	46bd      	mov	sp, r7
 8009868:	bd80      	pop	{r7, pc}
 800986a:	0000      	movs	r0, r0
 800986c:	0000      	movs	r0, r0
	...

08009870 <ICM20948_readGyroscope_all>:
			break;
	}

}

void ICM20948_readGyroscope_all(I2C_HandleTypeDef * hi2c, uint8_t const selectI2cAddress, uint8_t const selectGyroSensitivity, float reading[3]) {
 8009870:	b590      	push	{r4, r7, lr}
 8009872:	b08f      	sub	sp, #60	@ 0x3c
 8009874:	af02      	add	r7, sp, #8
 8009876:	60f8      	str	r0, [r7, #12]
 8009878:	607b      	str	r3, [r7, #4]
 800987a:	460b      	mov	r3, r1
 800987c:	72fb      	strb	r3, [r7, #11]
 800987e:	4613      	mov	r3, r2
 8009880:	72bb      	strb	r3, [r7, #10]
	uint8_t readData[6];

	//_ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
	_ICM20948_BrustRead(hi2c, selectI2cAddress, ICM20948__USER_BANK_0__GYRO_XOUT_H__REGISTER, 6, readData);
 8009882:	7af9      	ldrb	r1, [r7, #11]
 8009884:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8009888:	9300      	str	r3, [sp, #0]
 800988a:	2306      	movs	r3, #6
 800988c:	2233      	movs	r2, #51	@ 0x33
 800988e:	68f8      	ldr	r0, [r7, #12]
 8009890:	f7ff feef 	bl	8009672 <_ICM20948_BrustRead>

	int16_t rD_int[3];
		rD_int[X] = readData[X_HIGH_BYTE]<<8|readData[X_LOW_BYTE];
 8009894:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009898:	021b      	lsls	r3, r3, #8
 800989a:	b21a      	sxth	r2, r3
 800989c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80098a0:	b21b      	sxth	r3, r3
 80098a2:	4313      	orrs	r3, r2
 80098a4:	b21b      	sxth	r3, r3
 80098a6:	843b      	strh	r3, [r7, #32]
		rD_int[Y] = readData[Y_HIGH_BYTE]<<8|readData[Y_LOW_BYTE];
 80098a8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80098ac:	021b      	lsls	r3, r3, #8
 80098ae:	b21a      	sxth	r2, r3
 80098b0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80098b4:	b21b      	sxth	r3, r3
 80098b6:	4313      	orrs	r3, r2
 80098b8:	b21b      	sxth	r3, r3
 80098ba:	847b      	strh	r3, [r7, #34]	@ 0x22
		rD_int[Z] = readData[Z_HIGH_BYTE]<<8|readData[Z_LOW_BYTE];
 80098bc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80098c0:	021b      	lsls	r3, r3, #8
 80098c2:	b21a      	sxth	r2, r3
 80098c4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80098c8:	b21b      	sxth	r3, r3
 80098ca:	4313      	orrs	r3, r2
 80098cc:	b21b      	sxth	r3, r3
 80098ce:	84bb      	strh	r3, [r7, #36]	@ 0x24

		float rD[3];
		rD[X] = (float) rD_int[X];
 80098d0:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80098d4:	ee07 3a90 	vmov	s15, r3
 80098d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80098dc:	edc7 7a05 	vstr	s15, [r7, #20]
		rD[Y] = (float) rD_int[Y];
 80098e0:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 80098e4:	ee07 3a90 	vmov	s15, r3
 80098e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80098ec:	edc7 7a06 	vstr	s15, [r7, #24]
		rD[Z] = (float) rD_int[Z];
 80098f0:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80098f4:	ee07 3a90 	vmov	s15, r3
 80098f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80098fc:	edc7 7a07 	vstr	s15, [r7, #28]

	//*gyroZ = (float) -reading;
	switch (selectGyroSensitivity) {
 8009900:	7abb      	ldrb	r3, [r7, #10]
 8009902:	2b03      	cmp	r3, #3
 8009904:	f200 80bc 	bhi.w	8009a80 <ICM20948_readGyroscope_all+0x210>
 8009908:	a201      	add	r2, pc, #4	@ (adr r2, 8009910 <ICM20948_readGyroscope_all+0xa0>)
 800990a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800990e:	bf00      	nop
 8009910:	08009921 	.word	0x08009921
 8009914:	0800995d 	.word	0x0800995d
 8009918:	08009999 	.word	0x08009999
 800991c:	08009a0d 	.word	0x08009a0d
		case GYRO_FULL_SCALE_250DPS:
			reading[X] =rD[X] / GRYO_SENSITIVITY_SCALE_FACTOR_250DPS;
 8009920:	ed97 7a05 	vldr	s14, [r7, #20]
 8009924:	eddf 6a5c 	vldr	s13, [pc, #368]	@ 8009a98 <ICM20948_readGyroscope_all+0x228>
 8009928:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	edc3 7a00 	vstr	s15, [r3]
			reading[Y] =rD[Y] / GRYO_SENSITIVITY_SCALE_FACTOR_250DPS;
 8009932:	ed97 7a06 	vldr	s14, [r7, #24]
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	3304      	adds	r3, #4
 800993a:	eddf 6a57 	vldr	s13, [pc, #348]	@ 8009a98 <ICM20948_readGyroscope_all+0x228>
 800993e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009942:	edc3 7a00 	vstr	s15, [r3]
			reading[Z] =rD[Z] / GRYO_SENSITIVITY_SCALE_FACTOR_250DPS;
 8009946:	ed97 7a07 	vldr	s14, [r7, #28]
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	3308      	adds	r3, #8
 800994e:	eddf 6a52 	vldr	s13, [pc, #328]	@ 8009a98 <ICM20948_readGyroscope_all+0x228>
 8009952:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009956:	edc3 7a00 	vstr	s15, [r3]
			break;
 800995a:	e091      	b.n	8009a80 <ICM20948_readGyroscope_all+0x210>
		case GYRO_FULL_SCALE_500DPS:
			reading[X] =rD[X] / GRYO_SENSITIVITY_SCALE_FACTOR_500DPS;
 800995c:	ed97 7a05 	vldr	s14, [r7, #20]
 8009960:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8009a9c <ICM20948_readGyroscope_all+0x22c>
 8009964:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	edc3 7a00 	vstr	s15, [r3]
			reading[Y] =rD[Y] / GRYO_SENSITIVITY_SCALE_FACTOR_500DPS;
 800996e:	ed97 7a06 	vldr	s14, [r7, #24]
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	3304      	adds	r3, #4
 8009976:	eddf 6a49 	vldr	s13, [pc, #292]	@ 8009a9c <ICM20948_readGyroscope_all+0x22c>
 800997a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800997e:	edc3 7a00 	vstr	s15, [r3]
			reading[Z] =rD[Z] / GRYO_SENSITIVITY_SCALE_FACTOR_500DPS;
 8009982:	ed97 7a07 	vldr	s14, [r7, #28]
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	3308      	adds	r3, #8
 800998a:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8009a9c <ICM20948_readGyroscope_all+0x22c>
 800998e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009992:	edc3 7a00 	vstr	s15, [r3]
			break;
 8009996:	e073      	b.n	8009a80 <ICM20948_readGyroscope_all+0x210>
		case GYRO_FULL_SCALE_1000DPS:
			reading[X] =rD[X] / GRYO_SENSITIVITY_SCALE_FACTOR_1000DPS;
 8009998:	697b      	ldr	r3, [r7, #20]
 800999a:	4618      	mov	r0, r3
 800999c:	f7f6 fdd4 	bl	8000548 <__aeabi_f2d>
 80099a0:	a339      	add	r3, pc, #228	@ (adr r3, 8009a88 <ICM20948_readGyroscope_all+0x218>)
 80099a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a6:	f7f6 ff51 	bl	800084c <__aeabi_ddiv>
 80099aa:	4602      	mov	r2, r0
 80099ac:	460b      	mov	r3, r1
 80099ae:	4610      	mov	r0, r2
 80099b0:	4619      	mov	r1, r3
 80099b2:	f7f7 f919 	bl	8000be8 <__aeabi_d2f>
 80099b6:	4602      	mov	r2, r0
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	601a      	str	r2, [r3, #0]
			reading[Y] =rD[Y] / GRYO_SENSITIVITY_SCALE_FACTOR_1000DPS;
 80099bc:	69bb      	ldr	r3, [r7, #24]
 80099be:	4618      	mov	r0, r3
 80099c0:	f7f6 fdc2 	bl	8000548 <__aeabi_f2d>
 80099c4:	a330      	add	r3, pc, #192	@ (adr r3, 8009a88 <ICM20948_readGyroscope_all+0x218>)
 80099c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ca:	f7f6 ff3f 	bl	800084c <__aeabi_ddiv>
 80099ce:	4602      	mov	r2, r0
 80099d0:	460b      	mov	r3, r1
 80099d2:	4610      	mov	r0, r2
 80099d4:	4619      	mov	r1, r3
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	1d1c      	adds	r4, r3, #4
 80099da:	f7f7 f905 	bl	8000be8 <__aeabi_d2f>
 80099de:	4603      	mov	r3, r0
 80099e0:	6023      	str	r3, [r4, #0]
			reading[Z] =rD[Z] / GRYO_SENSITIVITY_SCALE_FACTOR_1000DPS;
 80099e2:	69fb      	ldr	r3, [r7, #28]
 80099e4:	4618      	mov	r0, r3
 80099e6:	f7f6 fdaf 	bl	8000548 <__aeabi_f2d>
 80099ea:	a327      	add	r3, pc, #156	@ (adr r3, 8009a88 <ICM20948_readGyroscope_all+0x218>)
 80099ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099f0:	f7f6 ff2c 	bl	800084c <__aeabi_ddiv>
 80099f4:	4602      	mov	r2, r0
 80099f6:	460b      	mov	r3, r1
 80099f8:	4610      	mov	r0, r2
 80099fa:	4619      	mov	r1, r3
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	f103 0408 	add.w	r4, r3, #8
 8009a02:	f7f7 f8f1 	bl	8000be8 <__aeabi_d2f>
 8009a06:	4603      	mov	r3, r0
 8009a08:	6023      	str	r3, [r4, #0]
			break;
 8009a0a:	e039      	b.n	8009a80 <ICM20948_readGyroscope_all+0x210>
		case GYRO_FULL_SCALE_2000DPS:
			reading[X] =rD[X] / GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS;
 8009a0c:	697b      	ldr	r3, [r7, #20]
 8009a0e:	4618      	mov	r0, r3
 8009a10:	f7f6 fd9a 	bl	8000548 <__aeabi_f2d>
 8009a14:	a31e      	add	r3, pc, #120	@ (adr r3, 8009a90 <ICM20948_readGyroscope_all+0x220>)
 8009a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a1a:	f7f6 ff17 	bl	800084c <__aeabi_ddiv>
 8009a1e:	4602      	mov	r2, r0
 8009a20:	460b      	mov	r3, r1
 8009a22:	4610      	mov	r0, r2
 8009a24:	4619      	mov	r1, r3
 8009a26:	f7f7 f8df 	bl	8000be8 <__aeabi_d2f>
 8009a2a:	4602      	mov	r2, r0
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	601a      	str	r2, [r3, #0]
			reading[Y] =rD[Y] / GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS;
 8009a30:	69bb      	ldr	r3, [r7, #24]
 8009a32:	4618      	mov	r0, r3
 8009a34:	f7f6 fd88 	bl	8000548 <__aeabi_f2d>
 8009a38:	a315      	add	r3, pc, #84	@ (adr r3, 8009a90 <ICM20948_readGyroscope_all+0x220>)
 8009a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a3e:	f7f6 ff05 	bl	800084c <__aeabi_ddiv>
 8009a42:	4602      	mov	r2, r0
 8009a44:	460b      	mov	r3, r1
 8009a46:	4610      	mov	r0, r2
 8009a48:	4619      	mov	r1, r3
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	1d1c      	adds	r4, r3, #4
 8009a4e:	f7f7 f8cb 	bl	8000be8 <__aeabi_d2f>
 8009a52:	4603      	mov	r3, r0
 8009a54:	6023      	str	r3, [r4, #0]
			reading[Z] =rD[Z] / GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS;
 8009a56:	69fb      	ldr	r3, [r7, #28]
 8009a58:	4618      	mov	r0, r3
 8009a5a:	f7f6 fd75 	bl	8000548 <__aeabi_f2d>
 8009a5e:	a30c      	add	r3, pc, #48	@ (adr r3, 8009a90 <ICM20948_readGyroscope_all+0x220>)
 8009a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a64:	f7f6 fef2 	bl	800084c <__aeabi_ddiv>
 8009a68:	4602      	mov	r2, r0
 8009a6a:	460b      	mov	r3, r1
 8009a6c:	4610      	mov	r0, r2
 8009a6e:	4619      	mov	r1, r3
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	f103 0408 	add.w	r4, r3, #8
 8009a76:	f7f7 f8b7 	bl	8000be8 <__aeabi_d2f>
 8009a7a:	4603      	mov	r3, r0
 8009a7c:	6023      	str	r3, [r4, #0]
			break;
 8009a7e:	bf00      	nop
	}

}
 8009a80:	bf00      	nop
 8009a82:	3734      	adds	r7, #52	@ 0x34
 8009a84:	46bd      	mov	sp, r7
 8009a86:	bd90      	pop	{r4, r7, pc}
 8009a88:	66666666 	.word	0x66666666
 8009a8c:	40406666 	.word	0x40406666
 8009a90:	66666666 	.word	0x66666666
 8009a94:	40306666 	.word	0x40306666
 8009a98:	43030000 	.word	0x43030000
 8009a9c:	42830000 	.word	0x42830000

08009aa0 <ICM20948_readAccelerometer_all>:

void ICM20948_readAccelerometer_all(I2C_HandleTypeDef * hi2c, uint8_t const selectI2cAddress, uint8_t const selectAccelSensitivity, float readings[3]) {
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b08e      	sub	sp, #56	@ 0x38
 8009aa4:	af02      	add	r7, sp, #8
 8009aa6:	60f8      	str	r0, [r7, #12]
 8009aa8:	607b      	str	r3, [r7, #4]
 8009aaa:	460b      	mov	r3, r1
 8009aac:	72fb      	strb	r3, [r7, #11]
 8009aae:	4613      	mov	r3, r2
 8009ab0:	72bb      	strb	r3, [r7, #10]
	uint8_t readData[6];

//	_ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
	_ICM20948_BrustRead(hi2c, selectI2cAddress, ICM20948__USER_BANK_0__ACCEL_XOUT_H__REGISTER, 6, readData);
 8009ab2:	7af9      	ldrb	r1, [r7, #11]
 8009ab4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8009ab8:	9300      	str	r3, [sp, #0]
 8009aba:	2306      	movs	r3, #6
 8009abc:	222d      	movs	r2, #45	@ 0x2d
 8009abe:	68f8      	ldr	r0, [r7, #12]
 8009ac0:	f7ff fdd7 	bl	8009672 <_ICM20948_BrustRead>


	int16_t rD_int[3];
	rD_int[X] = readData[X_HIGH_BYTE]<<8|readData[X_LOW_BYTE];
 8009ac4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009ac8:	021b      	lsls	r3, r3, #8
 8009aca:	b21a      	sxth	r2, r3
 8009acc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009ad0:	b21b      	sxth	r3, r3
 8009ad2:	4313      	orrs	r3, r2
 8009ad4:	b21b      	sxth	r3, r3
 8009ad6:	843b      	strh	r3, [r7, #32]
	rD_int[Y] = readData[Y_HIGH_BYTE]<<8|readData[Y_LOW_BYTE];
 8009ad8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8009adc:	021b      	lsls	r3, r3, #8
 8009ade:	b21a      	sxth	r2, r3
 8009ae0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009ae4:	b21b      	sxth	r3, r3
 8009ae6:	4313      	orrs	r3, r2
 8009ae8:	b21b      	sxth	r3, r3
 8009aea:	847b      	strh	r3, [r7, #34]	@ 0x22
	rD_int[Z] = readData[Z_HIGH_BYTE]<<8|readData[Z_LOW_BYTE];
 8009aec:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009af0:	021b      	lsls	r3, r3, #8
 8009af2:	b21a      	sxth	r2, r3
 8009af4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8009af8:	b21b      	sxth	r3, r3
 8009afa:	4313      	orrs	r3, r2
 8009afc:	b21b      	sxth	r3, r3
 8009afe:	84bb      	strh	r3, [r7, #36]	@ 0x24

	float rD[3];
	rD[X] = (float) rD_int[X];
 8009b00:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8009b04:	ee07 3a90 	vmov	s15, r3
 8009b08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009b0c:	edc7 7a05 	vstr	s15, [r7, #20]
	rD[Y] = (float) rD_int[Y];
 8009b10:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8009b14:	ee07 3a90 	vmov	s15, r3
 8009b18:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009b1c:	edc7 7a06 	vstr	s15, [r7, #24]
	rD[Z] = (float) rD_int[Z];
 8009b20:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8009b24:	ee07 3a90 	vmov	s15, r3
 8009b28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009b2c:	edc7 7a07 	vstr	s15, [r7, #28]

	switch (selectAccelSensitivity) {
 8009b30:	7abb      	ldrb	r3, [r7, #10]
 8009b32:	2b03      	cmp	r3, #3
 8009b34:	f200 8084 	bhi.w	8009c40 <ICM20948_readAccelerometer_all+0x1a0>
 8009b38:	a201      	add	r2, pc, #4	@ (adr r2, 8009b40 <ICM20948_readAccelerometer_all+0xa0>)
 8009b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b3e:	bf00      	nop
 8009b40:	08009b51 	.word	0x08009b51
 8009b44:	08009b8d 	.word	0x08009b8d
 8009b48:	08009bc9 	.word	0x08009bc9
 8009b4c:	08009c05 	.word	0x08009c05
		case ACCEL_FULL_SCALE_2G:
			readings[X] = rD[X] / ACCEL_SENSITIVITY_SCALE_FACTOR_2G;
 8009b50:	ed97 7a05 	vldr	s14, [r7, #20]
 8009b54:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009c94 <ICM20948_readAccelerometer_all+0x1f4>
 8009b58:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	edc3 7a00 	vstr	s15, [r3]
			readings[Y] = rD[Y] / ACCEL_SENSITIVITY_SCALE_FACTOR_2G;
 8009b62:	ed97 7a06 	vldr	s14, [r7, #24]
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	3304      	adds	r3, #4
 8009b6a:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 8009c94 <ICM20948_readAccelerometer_all+0x1f4>
 8009b6e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009b72:	edc3 7a00 	vstr	s15, [r3]
			readings[Z] = rD[Z] / ACCEL_SENSITIVITY_SCALE_FACTOR_2G;
 8009b76:	ed97 7a07 	vldr	s14, [r7, #28]
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	3308      	adds	r3, #8
 8009b7e:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8009c94 <ICM20948_readAccelerometer_all+0x1f4>
 8009b82:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009b86:	edc3 7a00 	vstr	s15, [r3]
			break;
 8009b8a:	e059      	b.n	8009c40 <ICM20948_readAccelerometer_all+0x1a0>
		case ACCEL_FULL_SCALE_4G:
			readings[X] = rD[X] / ACCEL_SENSITIVITY_SCALE_FACTOR_4G;
 8009b8c:	ed97 7a05 	vldr	s14, [r7, #20]
 8009b90:	eddf 6a41 	vldr	s13, [pc, #260]	@ 8009c98 <ICM20948_readAccelerometer_all+0x1f8>
 8009b94:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	edc3 7a00 	vstr	s15, [r3]
			readings[Y] = rD[Y] / ACCEL_SENSITIVITY_SCALE_FACTOR_4G;
 8009b9e:	ed97 7a06 	vldr	s14, [r7, #24]
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	3304      	adds	r3, #4
 8009ba6:	eddf 6a3c 	vldr	s13, [pc, #240]	@ 8009c98 <ICM20948_readAccelerometer_all+0x1f8>
 8009baa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009bae:	edc3 7a00 	vstr	s15, [r3]
			readings[Z] = rD[Z] / ACCEL_SENSITIVITY_SCALE_FACTOR_4G;
 8009bb2:	ed97 7a07 	vldr	s14, [r7, #28]
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	3308      	adds	r3, #8
 8009bba:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8009c98 <ICM20948_readAccelerometer_all+0x1f8>
 8009bbe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009bc2:	edc3 7a00 	vstr	s15, [r3]
			break;
 8009bc6:	e03b      	b.n	8009c40 <ICM20948_readAccelerometer_all+0x1a0>
		case ACCEL_FULL_SCALE_8G:
			readings[X] = rD[X] / ACCEL_SENSITIVITY_SCALE_FACTOR_8G;
 8009bc8:	ed97 7a05 	vldr	s14, [r7, #20]
 8009bcc:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8009c9c <ICM20948_readAccelerometer_all+0x1fc>
 8009bd0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	edc3 7a00 	vstr	s15, [r3]
			readings[Y] = rD[Y] / ACCEL_SENSITIVITY_SCALE_FACTOR_8G;
 8009bda:	ed97 7a06 	vldr	s14, [r7, #24]
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	3304      	adds	r3, #4
 8009be2:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 8009c9c <ICM20948_readAccelerometer_all+0x1fc>
 8009be6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009bea:	edc3 7a00 	vstr	s15, [r3]
			readings[Z] = rD[Z] / ACCEL_SENSITIVITY_SCALE_FACTOR_8G;
 8009bee:	ed97 7a07 	vldr	s14, [r7, #28]
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	3308      	adds	r3, #8
 8009bf6:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8009c9c <ICM20948_readAccelerometer_all+0x1fc>
 8009bfa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009bfe:	edc3 7a00 	vstr	s15, [r3]
			break;
 8009c02:	e01d      	b.n	8009c40 <ICM20948_readAccelerometer_all+0x1a0>
		case ACCEL_FULL_SCALE_16G:
			readings[X] = rD[X] / ACCEL_SENSITIVITY_SCALE_FACTOR_16G;
 8009c04:	ed97 7a05 	vldr	s14, [r7, #20]
 8009c08:	eddf 6a25 	vldr	s13, [pc, #148]	@ 8009ca0 <ICM20948_readAccelerometer_all+0x200>
 8009c0c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	edc3 7a00 	vstr	s15, [r3]
			readings[Y] = rD[Y] / ACCEL_SENSITIVITY_SCALE_FACTOR_16G;
 8009c16:	ed97 7a06 	vldr	s14, [r7, #24]
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	3304      	adds	r3, #4
 8009c1e:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8009ca0 <ICM20948_readAccelerometer_all+0x200>
 8009c22:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009c26:	edc3 7a00 	vstr	s15, [r3]
			readings[Z] = rD[Z] / ACCEL_SENSITIVITY_SCALE_FACTOR_16G;
 8009c2a:	ed97 7a07 	vldr	s14, [r7, #28]
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	3308      	adds	r3, #8
 8009c32:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 8009ca0 <ICM20948_readAccelerometer_all+0x200>
 8009c36:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009c3a:	edc3 7a00 	vstr	s15, [r3]
			break;
 8009c3e:	bf00      	nop
	}
	readings[X] -=accel_offset[X];
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	ed93 7a00 	vldr	s14, [r3]
 8009c46:	4b17      	ldr	r3, [pc, #92]	@ (8009ca4 <ICM20948_readAccelerometer_all+0x204>)
 8009c48:	edd3 7a00 	vldr	s15, [r3]
 8009c4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	edc3 7a00 	vstr	s15, [r3]
	readings[Y] -=accel_offset[Y];
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	3304      	adds	r3, #4
 8009c5a:	ed93 7a00 	vldr	s14, [r3]
 8009c5e:	4b11      	ldr	r3, [pc, #68]	@ (8009ca4 <ICM20948_readAccelerometer_all+0x204>)
 8009c60:	edd3 7a01 	vldr	s15, [r3, #4]
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	3304      	adds	r3, #4
 8009c68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009c6c:	edc3 7a00 	vstr	s15, [r3]
	readings[Z] -=accel_offset[Z];
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	3308      	adds	r3, #8
 8009c74:	ed93 7a00 	vldr	s14, [r3]
 8009c78:	4b0a      	ldr	r3, [pc, #40]	@ (8009ca4 <ICM20948_readAccelerometer_all+0x204>)
 8009c7a:	edd3 7a02 	vldr	s15, [r3, #8]
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	3308      	adds	r3, #8
 8009c82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009c86:	edc3 7a00 	vstr	s15, [r3]
}
 8009c8a:	bf00      	nop
 8009c8c:	3730      	adds	r7, #48	@ 0x30
 8009c8e:	46bd      	mov	sp, r7
 8009c90:	bd80      	pop	{r7, pc}
 8009c92:	bf00      	nop
 8009c94:	46800000 	.word	0x46800000
 8009c98:	46000000 	.word	0x46000000
 8009c9c:	45800000 	.word	0x45800000
 8009ca0:	45000000 	.word	0x45000000
 8009ca4:	20000600 	.word	0x20000600

08009ca8 <ICM20948_CalibrateGyro>:
			mag[i] = reading * MAG_SENSITIVITY_SCALE_FACTOR;
		}
	}

void ICM20948_CalibrateGyro(I2C_HandleTypeDef * hi2c,const uint8_t sensitivity,int samples)
{
 8009ca8:	b580      	push	{r7, lr}
 8009caa:	b090      	sub	sp, #64	@ 0x40
 8009cac:	af02      	add	r7, sp, #8
 8009cae:	60f8      	str	r0, [r7, #12]
 8009cb0:	460b      	mov	r3, r1
 8009cb2:	607a      	str	r2, [r7, #4]
 8009cb4:	72fb      	strb	r3, [r7, #11]
	//float temp[3]={};
	int32_t gyro_bias[3] = {0};
 8009cb6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8009cba:	2200      	movs	r2, #0
 8009cbc:	601a      	str	r2, [r3, #0]
 8009cbe:	605a      	str	r2, [r3, #4]
 8009cc0:	609a      	str	r2, [r3, #8]
	uint8_t gyro_offset[6] = {0};
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	623b      	str	r3, [r7, #32]
 8009cc6:	2300      	movs	r3, #0
 8009cc8:	84bb      	strh	r3, [r7, #36]	@ 0x24

		for(int i = 0; i < samples; i++)
 8009cca:	2300      	movs	r3, #0
 8009ccc:	637b      	str	r3, [r7, #52]	@ 0x34
 8009cce:	e032      	b.n	8009d36 <ICM20948_CalibrateGyro+0x8e>
		{
			uint8_t readData[6];
			//_ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
			_ICM20948_BrustRead(hi2c, 0, ICM20948__USER_BANK_0__GYRO_XOUT_H__REGISTER, 6, readData);
 8009cd0:	f107 0318 	add.w	r3, r7, #24
 8009cd4:	9300      	str	r3, [sp, #0]
 8009cd6:	2306      	movs	r3, #6
 8009cd8:	2233      	movs	r2, #51	@ 0x33
 8009cda:	2100      	movs	r1, #0
 8009cdc:	68f8      	ldr	r0, [r7, #12]
 8009cde:	f7ff fcc8 	bl	8009672 <_ICM20948_BrustRead>

			int16_t temp[3];
			temp[X] = readData[X_HIGH_BYTE]<<8|readData[X_LOW_BYTE];
 8009ce2:	7e3b      	ldrb	r3, [r7, #24]
 8009ce4:	021b      	lsls	r3, r3, #8
 8009ce6:	b21a      	sxth	r2, r3
 8009ce8:	7e7b      	ldrb	r3, [r7, #25]
 8009cea:	b21b      	sxth	r3, r3
 8009cec:	4313      	orrs	r3, r2
 8009cee:	b21b      	sxth	r3, r3
 8009cf0:	823b      	strh	r3, [r7, #16]
			temp[Y] = readData[Y_HIGH_BYTE]<<8|readData[Y_LOW_BYTE];
 8009cf2:	7ebb      	ldrb	r3, [r7, #26]
 8009cf4:	021b      	lsls	r3, r3, #8
 8009cf6:	b21a      	sxth	r2, r3
 8009cf8:	7efb      	ldrb	r3, [r7, #27]
 8009cfa:	b21b      	sxth	r3, r3
 8009cfc:	4313      	orrs	r3, r2
 8009cfe:	b21b      	sxth	r3, r3
 8009d00:	827b      	strh	r3, [r7, #18]
			temp[Z] = readData[Z_HIGH_BYTE]<<8|readData[Z_LOW_BYTE];
 8009d02:	7f3b      	ldrb	r3, [r7, #28]
 8009d04:	021b      	lsls	r3, r3, #8
 8009d06:	b21a      	sxth	r2, r3
 8009d08:	7f7b      	ldrb	r3, [r7, #29]
 8009d0a:	b21b      	sxth	r3, r3
 8009d0c:	4313      	orrs	r3, r2
 8009d0e:	b21b      	sxth	r3, r3
 8009d10:	82bb      	strh	r3, [r7, #20]

			gyro_bias[0] += temp[0];
 8009d12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d14:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8009d18:	4413      	add	r3, r2
 8009d1a:	62bb      	str	r3, [r7, #40]	@ 0x28
			gyro_bias[1] += temp[1];
 8009d1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d1e:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8009d22:	4413      	add	r3, r2
 8009d24:	62fb      	str	r3, [r7, #44]	@ 0x2c
			gyro_bias[2] += temp[2];
 8009d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d28:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8009d2c:	4413      	add	r3, r2
 8009d2e:	633b      	str	r3, [r7, #48]	@ 0x30
		for(int i = 0; i < samples; i++)
 8009d30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d32:	3301      	adds	r3, #1
 8009d34:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d36:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	429a      	cmp	r2, r3
 8009d3c:	dbc8      	blt.n	8009cd0 <ICM20948_CalibrateGyro+0x28>
		}

		gyro_bias[0] /= samples;
 8009d3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	fb92 f3f3 	sdiv	r3, r2, r3
 8009d46:	62bb      	str	r3, [r7, #40]	@ 0x28
		gyro_bias[1] /= samples;
 8009d48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	fb92 f3f3 	sdiv	r3, r2, r3
 8009d50:	62fb      	str	r3, [r7, #44]	@ 0x2c
		gyro_bias[2] /= samples;
 8009d52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	fb92 f3f3 	sdiv	r3, r2, r3
 8009d5a:	633b      	str	r3, [r7, #48]	@ 0x30

		// Construct the gyro biases for push to the hardware gyro bias registers,
		// which are reset to zero upon device startup.
		// Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format.
		// Biases are additive, so change sign on calculated average gyro biases
		gyro_offset[0] = (-gyro_bias[0] * 2  >> 8) & 0xFF;
 8009d5c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009d5e:	4613      	mov	r3, r2
 8009d60:	07db      	lsls	r3, r3, #31
 8009d62:	1a9b      	subs	r3, r3, r2
 8009d64:	005b      	lsls	r3, r3, #1
 8009d66:	121b      	asrs	r3, r3, #8
 8009d68:	b2db      	uxtb	r3, r3
 8009d6a:	f887 3020 	strb.w	r3, [r7, #32]
		gyro_offset[1] = (-gyro_bias[0] * 2)       & 0xFF;
 8009d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d70:	b2db      	uxtb	r3, r3
 8009d72:	461a      	mov	r2, r3
 8009d74:	01d2      	lsls	r2, r2, #7
 8009d76:	1ad3      	subs	r3, r2, r3
 8009d78:	005b      	lsls	r3, r3, #1
 8009d7a:	b2db      	uxtb	r3, r3
 8009d7c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
		gyro_offset[2] = (-gyro_bias[1] * 2  >> 8) & 0xFF;
 8009d80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d82:	4613      	mov	r3, r2
 8009d84:	07db      	lsls	r3, r3, #31
 8009d86:	1a9b      	subs	r3, r3, r2
 8009d88:	005b      	lsls	r3, r3, #1
 8009d8a:	121b      	asrs	r3, r3, #8
 8009d8c:	b2db      	uxtb	r3, r3
 8009d8e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
		gyro_offset[3] = (-gyro_bias[1] * 2)       & 0xFF;
 8009d92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d94:	b2db      	uxtb	r3, r3
 8009d96:	461a      	mov	r2, r3
 8009d98:	01d2      	lsls	r2, r2, #7
 8009d9a:	1ad3      	subs	r3, r2, r3
 8009d9c:	005b      	lsls	r3, r3, #1
 8009d9e:	b2db      	uxtb	r3, r3
 8009da0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		gyro_offset[4] = (-gyro_bias[2] * 2  >> 8) & 0xFF;
 8009da4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009da6:	4613      	mov	r3, r2
 8009da8:	07db      	lsls	r3, r3, #31
 8009daa:	1a9b      	subs	r3, r3, r2
 8009dac:	005b      	lsls	r3, r3, #1
 8009dae:	121b      	asrs	r3, r3, #8
 8009db0:	b2db      	uxtb	r3, r3
 8009db2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
		gyro_offset[5] = (-gyro_bias[2] * 2)       & 0xFF;
 8009db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009db8:	b2db      	uxtb	r3, r3
 8009dba:	461a      	mov	r2, r3
 8009dbc:	01d2      	lsls	r2, r2, #7
 8009dbe:	1ad3      	subs	r3, r2, r3
 8009dc0:	005b      	lsls	r3, r3, #1
 8009dc2:	b2db      	uxtb	r3, r3
 8009dc4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

		_ICM20948_SelectUserBank(hi2c,0, USER_BANK_2);
 8009dc8:	2202      	movs	r2, #2
 8009dca:	2100      	movs	r1, #0
 8009dcc:	68f8      	ldr	r0, [r7, #12]
 8009dce:	f7ff fbf7 	bl	80095c0 <_ICM20948_SelectUserBank>
//				_ICM20948_WriteByte(hi2c,0,ICM20948__USER_BANK_2__XG_OFFSET_H__REGISTER+2,gyro_offset[2]);
//				_ICM20948_WriteByte(hi2c,0,ICM20948__USER_BANK_2__XG_OFFSET_H__REGISTER+3,gyro_offset[3]);
//				_ICM20948_WriteByte(hi2c,0,ICM20948__USER_BANK_2__XG_OFFSET_H__REGISTER+4,gyro_offset[4]);
//				_ICM20948_WriteByte(hi2c,0,ICM20948__USER_BANK_2__XG_OFFSET_H__REGISTER+5,gyro_offset[5]);

		_ICM20948_BurstWrite(hi2c,0,ICM20948__USER_BANK_2__XG_OFFSET_H__REGISTER,6,gyro_offset);
 8009dd2:	f107 0320 	add.w	r3, r7, #32
 8009dd6:	9300      	str	r3, [sp, #0]
 8009dd8:	2306      	movs	r3, #6
 8009dda:	2203      	movs	r2, #3
 8009ddc:	2100      	movs	r1, #0
 8009dde:	68f8      	ldr	r0, [r7, #12]
 8009de0:	f7ff fc74 	bl	80096cc <_ICM20948_BurstWrite>
		_ICM20948_SelectUserBank(hi2c,0, USER_BANK_0);
 8009de4:	2200      	movs	r2, #0
 8009de6:	2100      	movs	r1, #0
 8009de8:	68f8      	ldr	r0, [r7, #12]
 8009dea:	f7ff fbe9 	bl	80095c0 <_ICM20948_SelectUserBank>
	}
 8009dee:	bf00      	nop
 8009df0:	3738      	adds	r7, #56	@ 0x38
 8009df2:	46bd      	mov	sp, r7
 8009df4:	bd80      	pop	{r7, pc}
	...

08009df8 <ICM20948_CalibrateAccel>:

void ICM20948_CalibrateAccel(I2C_HandleTypeDef * hi2c,const uint8_t sensitivity,int samples)
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b08c      	sub	sp, #48	@ 0x30
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	60f8      	str	r0, [r7, #12]
 8009e00:	460b      	mov	r3, r1
 8009e02:	607a      	str	r2, [r7, #4]
 8009e04:	72fb      	strb	r3, [r7, #11]
	float accel_bias[3] = {0};
 8009e06:	f107 0320 	add.w	r3, r7, #32
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	601a      	str	r2, [r3, #0]
 8009e0e:	605a      	str	r2, [r3, #4]
 8009e10:	609a      	str	r2, [r3, #8]

			for(int i = 0; i < samples; i++)
 8009e12:	2300      	movs	r3, #0
 8009e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009e16:	e025      	b.n	8009e64 <ICM20948_CalibrateAccel+0x6c>
			{

				//_ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
				float temp[3];
				ICM20948_readAccelerometer_all(hi2c, 0, sensitivity, temp);
 8009e18:	f107 0314 	add.w	r3, r7, #20
 8009e1c:	7afa      	ldrb	r2, [r7, #11]
 8009e1e:	2100      	movs	r1, #0
 8009e20:	68f8      	ldr	r0, [r7, #12]
 8009e22:	f7ff fe3d 	bl	8009aa0 <ICM20948_readAccelerometer_all>


				accel_bias[0] += temp[0];
 8009e26:	ed97 7a08 	vldr	s14, [r7, #32]
 8009e2a:	edd7 7a05 	vldr	s15, [r7, #20]
 8009e2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009e32:	edc7 7a08 	vstr	s15, [r7, #32]
				accel_bias[1] += temp[1];
 8009e36:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8009e3a:	edd7 7a06 	vldr	s15, [r7, #24]
 8009e3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009e42:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
				accel_bias[2] += (temp[2]-1.0f);//ignore the gravity
 8009e46:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8009e4a:	edd7 7a07 	vldr	s15, [r7, #28]
 8009e4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009e52:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009e56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009e5a:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
			for(int i = 0; i < samples; i++)
 8009e5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e60:	3301      	adds	r3, #1
 8009e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009e64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	429a      	cmp	r2, r3
 8009e6a:	dbd5      	blt.n	8009e18 <ICM20948_CalibrateAccel+0x20>
			}

			accel_offset[0] =accel_bias[0]/ samples;
 8009e6c:	edd7 6a08 	vldr	s13, [r7, #32]
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	ee07 3a90 	vmov	s15, r3
 8009e76:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009e7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009e7e:	4b0f      	ldr	r3, [pc, #60]	@ (8009ebc <ICM20948_CalibrateAccel+0xc4>)
 8009e80:	edc3 7a00 	vstr	s15, [r3]
			accel_offset[1] =accel_bias[1]/ samples;
 8009e84:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	ee07 3a90 	vmov	s15, r3
 8009e8e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009e92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009e96:	4b09      	ldr	r3, [pc, #36]	@ (8009ebc <ICM20948_CalibrateAccel+0xc4>)
 8009e98:	edc3 7a01 	vstr	s15, [r3, #4]
			accel_offset[2] =accel_bias[2]/ samples;
 8009e9c:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	ee07 3a90 	vmov	s15, r3
 8009ea6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009eaa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009eae:	4b03      	ldr	r3, [pc, #12]	@ (8009ebc <ICM20948_CalibrateAccel+0xc4>)
 8009eb0:	edc3 7a02 	vstr	s15, [r3, #8]
	}
 8009eb4:	bf00      	nop
 8009eb6:	3730      	adds	r7, #48	@ 0x30
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	bd80      	pop	{r7, pc}
 8009ebc:	20000600 	.word	0x20000600

08009ec0 <__NVIC_SetPriority>:
{
 8009ec0:	b480      	push	{r7}
 8009ec2:	b083      	sub	sp, #12
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	4603      	mov	r3, r0
 8009ec8:	6039      	str	r1, [r7, #0]
 8009eca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009ecc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	db0a      	blt.n	8009eea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	b2da      	uxtb	r2, r3
 8009ed8:	490c      	ldr	r1, [pc, #48]	@ (8009f0c <__NVIC_SetPriority+0x4c>)
 8009eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009ede:	0112      	lsls	r2, r2, #4
 8009ee0:	b2d2      	uxtb	r2, r2
 8009ee2:	440b      	add	r3, r1
 8009ee4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8009ee8:	e00a      	b.n	8009f00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009eea:	683b      	ldr	r3, [r7, #0]
 8009eec:	b2da      	uxtb	r2, r3
 8009eee:	4908      	ldr	r1, [pc, #32]	@ (8009f10 <__NVIC_SetPriority+0x50>)
 8009ef0:	79fb      	ldrb	r3, [r7, #7]
 8009ef2:	f003 030f 	and.w	r3, r3, #15
 8009ef6:	3b04      	subs	r3, #4
 8009ef8:	0112      	lsls	r2, r2, #4
 8009efa:	b2d2      	uxtb	r2, r2
 8009efc:	440b      	add	r3, r1
 8009efe:	761a      	strb	r2, [r3, #24]
}
 8009f00:	bf00      	nop
 8009f02:	370c      	adds	r7, #12
 8009f04:	46bd      	mov	sp, r7
 8009f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0a:	4770      	bx	lr
 8009f0c:	e000e100 	.word	0xe000e100
 8009f10:	e000ed00 	.word	0xe000ed00

08009f14 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009f14:	b580      	push	{r7, lr}
 8009f16:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009f18:	2100      	movs	r1, #0
 8009f1a:	f06f 0004 	mvn.w	r0, #4
 8009f1e:	f7ff ffcf 	bl	8009ec0 <__NVIC_SetPriority>
#endif
}
 8009f22:	bf00      	nop
 8009f24:	bd80      	pop	{r7, pc}
	...

08009f28 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009f28:	b480      	push	{r7}
 8009f2a:	b083      	sub	sp, #12
 8009f2c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009f2e:	f3ef 8305 	mrs	r3, IPSR
 8009f32:	603b      	str	r3, [r7, #0]
  return(result);
 8009f34:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d003      	beq.n	8009f42 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009f3a:	f06f 0305 	mvn.w	r3, #5
 8009f3e:	607b      	str	r3, [r7, #4]
 8009f40:	e00c      	b.n	8009f5c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009f42:	4b0a      	ldr	r3, [pc, #40]	@ (8009f6c <osKernelInitialize+0x44>)
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d105      	bne.n	8009f56 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009f4a:	4b08      	ldr	r3, [pc, #32]	@ (8009f6c <osKernelInitialize+0x44>)
 8009f4c:	2201      	movs	r2, #1
 8009f4e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009f50:	2300      	movs	r3, #0
 8009f52:	607b      	str	r3, [r7, #4]
 8009f54:	e002      	b.n	8009f5c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009f56:	f04f 33ff 	mov.w	r3, #4294967295
 8009f5a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009f5c:	687b      	ldr	r3, [r7, #4]
}
 8009f5e:	4618      	mov	r0, r3
 8009f60:	370c      	adds	r7, #12
 8009f62:	46bd      	mov	sp, r7
 8009f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f68:	4770      	bx	lr
 8009f6a:	bf00      	nop
 8009f6c:	2000060c 	.word	0x2000060c

08009f70 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009f70:	b580      	push	{r7, lr}
 8009f72:	b082      	sub	sp, #8
 8009f74:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009f76:	f3ef 8305 	mrs	r3, IPSR
 8009f7a:	603b      	str	r3, [r7, #0]
  return(result);
 8009f7c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d003      	beq.n	8009f8a <osKernelStart+0x1a>
    stat = osErrorISR;
 8009f82:	f06f 0305 	mvn.w	r3, #5
 8009f86:	607b      	str	r3, [r7, #4]
 8009f88:	e010      	b.n	8009fac <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009f8a:	4b0b      	ldr	r3, [pc, #44]	@ (8009fb8 <osKernelStart+0x48>)
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	2b01      	cmp	r3, #1
 8009f90:	d109      	bne.n	8009fa6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009f92:	f7ff ffbf 	bl	8009f14 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009f96:	4b08      	ldr	r3, [pc, #32]	@ (8009fb8 <osKernelStart+0x48>)
 8009f98:	2202      	movs	r2, #2
 8009f9a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009f9c:	f001 f87a 	bl	800b094 <vTaskStartScheduler>
      stat = osOK;
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	607b      	str	r3, [r7, #4]
 8009fa4:	e002      	b.n	8009fac <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009fa6:	f04f 33ff 	mov.w	r3, #4294967295
 8009faa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009fac:	687b      	ldr	r3, [r7, #4]
}
 8009fae:	4618      	mov	r0, r3
 8009fb0:	3708      	adds	r7, #8
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	bd80      	pop	{r7, pc}
 8009fb6:	bf00      	nop
 8009fb8:	2000060c 	.word	0x2000060c

08009fbc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b08e      	sub	sp, #56	@ 0x38
 8009fc0:	af04      	add	r7, sp, #16
 8009fc2:	60f8      	str	r0, [r7, #12]
 8009fc4:	60b9      	str	r1, [r7, #8]
 8009fc6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009fc8:	2300      	movs	r3, #0
 8009fca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009fcc:	f3ef 8305 	mrs	r3, IPSR
 8009fd0:	617b      	str	r3, [r7, #20]
  return(result);
 8009fd2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d17e      	bne.n	800a0d6 <osThreadNew+0x11a>
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d07b      	beq.n	800a0d6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009fde:	2380      	movs	r3, #128	@ 0x80
 8009fe0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009fe2:	2318      	movs	r3, #24
 8009fe4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8009fea:	f04f 33ff 	mov.w	r3, #4294967295
 8009fee:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d045      	beq.n	800a082 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d002      	beq.n	800a004 <osThreadNew+0x48>
        name = attr->name;
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	699b      	ldr	r3, [r3, #24]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d002      	beq.n	800a012 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	699b      	ldr	r3, [r3, #24]
 800a010:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a012:	69fb      	ldr	r3, [r7, #28]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d008      	beq.n	800a02a <osThreadNew+0x6e>
 800a018:	69fb      	ldr	r3, [r7, #28]
 800a01a:	2b38      	cmp	r3, #56	@ 0x38
 800a01c:	d805      	bhi.n	800a02a <osThreadNew+0x6e>
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	685b      	ldr	r3, [r3, #4]
 800a022:	f003 0301 	and.w	r3, r3, #1
 800a026:	2b00      	cmp	r3, #0
 800a028:	d001      	beq.n	800a02e <osThreadNew+0x72>
        return (NULL);
 800a02a:	2300      	movs	r3, #0
 800a02c:	e054      	b.n	800a0d8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	695b      	ldr	r3, [r3, #20]
 800a032:	2b00      	cmp	r3, #0
 800a034:	d003      	beq.n	800a03e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	695b      	ldr	r3, [r3, #20]
 800a03a:	089b      	lsrs	r3, r3, #2
 800a03c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	689b      	ldr	r3, [r3, #8]
 800a042:	2b00      	cmp	r3, #0
 800a044:	d00e      	beq.n	800a064 <osThreadNew+0xa8>
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	68db      	ldr	r3, [r3, #12]
 800a04a:	2b5b      	cmp	r3, #91	@ 0x5b
 800a04c:	d90a      	bls.n	800a064 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a052:	2b00      	cmp	r3, #0
 800a054:	d006      	beq.n	800a064 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	695b      	ldr	r3, [r3, #20]
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d002      	beq.n	800a064 <osThreadNew+0xa8>
        mem = 1;
 800a05e:	2301      	movs	r3, #1
 800a060:	61bb      	str	r3, [r7, #24]
 800a062:	e010      	b.n	800a086 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	689b      	ldr	r3, [r3, #8]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d10c      	bne.n	800a086 <osThreadNew+0xca>
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	68db      	ldr	r3, [r3, #12]
 800a070:	2b00      	cmp	r3, #0
 800a072:	d108      	bne.n	800a086 <osThreadNew+0xca>
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	691b      	ldr	r3, [r3, #16]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d104      	bne.n	800a086 <osThreadNew+0xca>
          mem = 0;
 800a07c:	2300      	movs	r3, #0
 800a07e:	61bb      	str	r3, [r7, #24]
 800a080:	e001      	b.n	800a086 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800a082:	2300      	movs	r3, #0
 800a084:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a086:	69bb      	ldr	r3, [r7, #24]
 800a088:	2b01      	cmp	r3, #1
 800a08a:	d110      	bne.n	800a0ae <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800a090:	687a      	ldr	r2, [r7, #4]
 800a092:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a094:	9202      	str	r2, [sp, #8]
 800a096:	9301      	str	r3, [sp, #4]
 800a098:	69fb      	ldr	r3, [r7, #28]
 800a09a:	9300      	str	r3, [sp, #0]
 800a09c:	68bb      	ldr	r3, [r7, #8]
 800a09e:	6a3a      	ldr	r2, [r7, #32]
 800a0a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a0a2:	68f8      	ldr	r0, [r7, #12]
 800a0a4:	f000 fe1a 	bl	800acdc <xTaskCreateStatic>
 800a0a8:	4603      	mov	r3, r0
 800a0aa:	613b      	str	r3, [r7, #16]
 800a0ac:	e013      	b.n	800a0d6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800a0ae:	69bb      	ldr	r3, [r7, #24]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d110      	bne.n	800a0d6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a0b4:	6a3b      	ldr	r3, [r7, #32]
 800a0b6:	b29a      	uxth	r2, r3
 800a0b8:	f107 0310 	add.w	r3, r7, #16
 800a0bc:	9301      	str	r3, [sp, #4]
 800a0be:	69fb      	ldr	r3, [r7, #28]
 800a0c0:	9300      	str	r3, [sp, #0]
 800a0c2:	68bb      	ldr	r3, [r7, #8]
 800a0c4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a0c6:	68f8      	ldr	r0, [r7, #12]
 800a0c8:	f000 fe68 	bl	800ad9c <xTaskCreate>
 800a0cc:	4603      	mov	r3, r0
 800a0ce:	2b01      	cmp	r3, #1
 800a0d0:	d001      	beq.n	800a0d6 <osThreadNew+0x11a>
            hTask = NULL;
 800a0d2:	2300      	movs	r3, #0
 800a0d4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a0d6:	693b      	ldr	r3, [r7, #16]
}
 800a0d8:	4618      	mov	r0, r3
 800a0da:	3728      	adds	r7, #40	@ 0x28
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	bd80      	pop	{r7, pc}

0800a0e0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	b084      	sub	sp, #16
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a0e8:	f3ef 8305 	mrs	r3, IPSR
 800a0ec:	60bb      	str	r3, [r7, #8]
  return(result);
 800a0ee:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d003      	beq.n	800a0fc <osDelay+0x1c>
    stat = osErrorISR;
 800a0f4:	f06f 0305 	mvn.w	r3, #5
 800a0f8:	60fb      	str	r3, [r7, #12]
 800a0fa:	e007      	b.n	800a10c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	2b00      	cmp	r3, #0
 800a104:	d002      	beq.n	800a10c <osDelay+0x2c>
      vTaskDelay(ticks);
 800a106:	6878      	ldr	r0, [r7, #4]
 800a108:	f000 ff8e 	bl	800b028 <vTaskDelay>
    }
  }

  return (stat);
 800a10c:	68fb      	ldr	r3, [r7, #12]
}
 800a10e:	4618      	mov	r0, r3
 800a110:	3710      	adds	r7, #16
 800a112:	46bd      	mov	sp, r7
 800a114:	bd80      	pop	{r7, pc}
	...

0800a118 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a118:	b480      	push	{r7}
 800a11a:	b085      	sub	sp, #20
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	60f8      	str	r0, [r7, #12]
 800a120:	60b9      	str	r1, [r7, #8]
 800a122:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	4a07      	ldr	r2, [pc, #28]	@ (800a144 <vApplicationGetIdleTaskMemory+0x2c>)
 800a128:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a12a:	68bb      	ldr	r3, [r7, #8]
 800a12c:	4a06      	ldr	r2, [pc, #24]	@ (800a148 <vApplicationGetIdleTaskMemory+0x30>)
 800a12e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	2280      	movs	r2, #128	@ 0x80
 800a134:	601a      	str	r2, [r3, #0]
}
 800a136:	bf00      	nop
 800a138:	3714      	adds	r7, #20
 800a13a:	46bd      	mov	sp, r7
 800a13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a140:	4770      	bx	lr
 800a142:	bf00      	nop
 800a144:	20000610 	.word	0x20000610
 800a148:	2000066c 	.word	0x2000066c

0800a14c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a14c:	b480      	push	{r7}
 800a14e:	b085      	sub	sp, #20
 800a150:	af00      	add	r7, sp, #0
 800a152:	60f8      	str	r0, [r7, #12]
 800a154:	60b9      	str	r1, [r7, #8]
 800a156:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	4a07      	ldr	r2, [pc, #28]	@ (800a178 <vApplicationGetTimerTaskMemory+0x2c>)
 800a15c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a15e:	68bb      	ldr	r3, [r7, #8]
 800a160:	4a06      	ldr	r2, [pc, #24]	@ (800a17c <vApplicationGetTimerTaskMemory+0x30>)
 800a162:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a16a:	601a      	str	r2, [r3, #0]
}
 800a16c:	bf00      	nop
 800a16e:	3714      	adds	r7, #20
 800a170:	46bd      	mov	sp, r7
 800a172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a176:	4770      	bx	lr
 800a178:	2000086c 	.word	0x2000086c
 800a17c:	200008c8 	.word	0x200008c8

0800a180 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a180:	b480      	push	{r7}
 800a182:	b083      	sub	sp, #12
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	f103 0208 	add.w	r2, r3, #8
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	f04f 32ff 	mov.w	r2, #4294967295
 800a198:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	f103 0208 	add.w	r2, r3, #8
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	f103 0208 	add.w	r2, r3, #8
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	2200      	movs	r2, #0
 800a1b2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a1b4:	bf00      	nop
 800a1b6:	370c      	adds	r7, #12
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1be:	4770      	bx	lr

0800a1c0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a1c0:	b480      	push	{r7}
 800a1c2:	b083      	sub	sp, #12
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a1ce:	bf00      	nop
 800a1d0:	370c      	adds	r7, #12
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d8:	4770      	bx	lr

0800a1da <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a1da:	b480      	push	{r7}
 800a1dc:	b085      	sub	sp, #20
 800a1de:	af00      	add	r7, sp, #0
 800a1e0:	6078      	str	r0, [r7, #4]
 800a1e2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	685b      	ldr	r3, [r3, #4]
 800a1e8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a1ea:	683b      	ldr	r3, [r7, #0]
 800a1ec:	68fa      	ldr	r2, [r7, #12]
 800a1ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	689a      	ldr	r2, [r3, #8]
 800a1f4:	683b      	ldr	r3, [r7, #0]
 800a1f6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	689b      	ldr	r3, [r3, #8]
 800a1fc:	683a      	ldr	r2, [r7, #0]
 800a1fe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	683a      	ldr	r2, [r7, #0]
 800a204:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a206:	683b      	ldr	r3, [r7, #0]
 800a208:	687a      	ldr	r2, [r7, #4]
 800a20a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	1c5a      	adds	r2, r3, #1
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	601a      	str	r2, [r3, #0]
}
 800a216:	bf00      	nop
 800a218:	3714      	adds	r7, #20
 800a21a:	46bd      	mov	sp, r7
 800a21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a220:	4770      	bx	lr

0800a222 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a222:	b480      	push	{r7}
 800a224:	b085      	sub	sp, #20
 800a226:	af00      	add	r7, sp, #0
 800a228:	6078      	str	r0, [r7, #4]
 800a22a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a22c:	683b      	ldr	r3, [r7, #0]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a232:	68bb      	ldr	r3, [r7, #8]
 800a234:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a238:	d103      	bne.n	800a242 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	691b      	ldr	r3, [r3, #16]
 800a23e:	60fb      	str	r3, [r7, #12]
 800a240:	e00c      	b.n	800a25c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	3308      	adds	r3, #8
 800a246:	60fb      	str	r3, [r7, #12]
 800a248:	e002      	b.n	800a250 <vListInsert+0x2e>
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	685b      	ldr	r3, [r3, #4]
 800a24e:	60fb      	str	r3, [r7, #12]
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	685b      	ldr	r3, [r3, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	68ba      	ldr	r2, [r7, #8]
 800a258:	429a      	cmp	r2, r3
 800a25a:	d2f6      	bcs.n	800a24a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	685a      	ldr	r2, [r3, #4]
 800a260:	683b      	ldr	r3, [r7, #0]
 800a262:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a264:	683b      	ldr	r3, [r7, #0]
 800a266:	685b      	ldr	r3, [r3, #4]
 800a268:	683a      	ldr	r2, [r7, #0]
 800a26a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	68fa      	ldr	r2, [r7, #12]
 800a270:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	683a      	ldr	r2, [r7, #0]
 800a276:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a278:	683b      	ldr	r3, [r7, #0]
 800a27a:	687a      	ldr	r2, [r7, #4]
 800a27c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	1c5a      	adds	r2, r3, #1
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	601a      	str	r2, [r3, #0]
}
 800a288:	bf00      	nop
 800a28a:	3714      	adds	r7, #20
 800a28c:	46bd      	mov	sp, r7
 800a28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a292:	4770      	bx	lr

0800a294 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a294:	b480      	push	{r7}
 800a296:	b085      	sub	sp, #20
 800a298:	af00      	add	r7, sp, #0
 800a29a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	691b      	ldr	r3, [r3, #16]
 800a2a0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	685b      	ldr	r3, [r3, #4]
 800a2a6:	687a      	ldr	r2, [r7, #4]
 800a2a8:	6892      	ldr	r2, [r2, #8]
 800a2aa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	689b      	ldr	r3, [r3, #8]
 800a2b0:	687a      	ldr	r2, [r7, #4]
 800a2b2:	6852      	ldr	r2, [r2, #4]
 800a2b4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	685b      	ldr	r3, [r3, #4]
 800a2ba:	687a      	ldr	r2, [r7, #4]
 800a2bc:	429a      	cmp	r2, r3
 800a2be:	d103      	bne.n	800a2c8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	689a      	ldr	r2, [r3, #8]
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	1e5a      	subs	r2, r3, #1
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	681b      	ldr	r3, [r3, #0]
}
 800a2dc:	4618      	mov	r0, r3
 800a2de:	3714      	adds	r7, #20
 800a2e0:	46bd      	mov	sp, r7
 800a2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e6:	4770      	bx	lr

0800a2e8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a2e8:	b580      	push	{r7, lr}
 800a2ea:	b084      	sub	sp, #16
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	6078      	str	r0, [r7, #4]
 800a2f0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d10b      	bne.n	800a314 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a2fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a300:	f383 8811 	msr	BASEPRI, r3
 800a304:	f3bf 8f6f 	isb	sy
 800a308:	f3bf 8f4f 	dsb	sy
 800a30c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a30e:	bf00      	nop
 800a310:	bf00      	nop
 800a312:	e7fd      	b.n	800a310 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a314:	f002 f878 	bl	800c408 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	681a      	ldr	r2, [r3, #0]
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a320:	68f9      	ldr	r1, [r7, #12]
 800a322:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a324:	fb01 f303 	mul.w	r3, r1, r3
 800a328:	441a      	add	r2, r3
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	2200      	movs	r2, #0
 800a332:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	681a      	ldr	r2, [r3, #0]
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	681a      	ldr	r2, [r3, #0]
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a344:	3b01      	subs	r3, #1
 800a346:	68f9      	ldr	r1, [r7, #12]
 800a348:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a34a:	fb01 f303 	mul.w	r3, r1, r3
 800a34e:	441a      	add	r2, r3
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	22ff      	movs	r2, #255	@ 0xff
 800a358:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	22ff      	movs	r2, #255	@ 0xff
 800a360:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800a364:	683b      	ldr	r3, [r7, #0]
 800a366:	2b00      	cmp	r3, #0
 800a368:	d114      	bne.n	800a394 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	691b      	ldr	r3, [r3, #16]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d01a      	beq.n	800a3a8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	3310      	adds	r3, #16
 800a376:	4618      	mov	r0, r3
 800a378:	f001 f91a 	bl	800b5b0 <xTaskRemoveFromEventList>
 800a37c:	4603      	mov	r3, r0
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d012      	beq.n	800a3a8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a382:	4b0d      	ldr	r3, [pc, #52]	@ (800a3b8 <xQueueGenericReset+0xd0>)
 800a384:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a388:	601a      	str	r2, [r3, #0]
 800a38a:	f3bf 8f4f 	dsb	sy
 800a38e:	f3bf 8f6f 	isb	sy
 800a392:	e009      	b.n	800a3a8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	3310      	adds	r3, #16
 800a398:	4618      	mov	r0, r3
 800a39a:	f7ff fef1 	bl	800a180 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	3324      	adds	r3, #36	@ 0x24
 800a3a2:	4618      	mov	r0, r3
 800a3a4:	f7ff feec 	bl	800a180 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a3a8:	f002 f860 	bl	800c46c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a3ac:	2301      	movs	r3, #1
}
 800a3ae:	4618      	mov	r0, r3
 800a3b0:	3710      	adds	r7, #16
 800a3b2:	46bd      	mov	sp, r7
 800a3b4:	bd80      	pop	{r7, pc}
 800a3b6:	bf00      	nop
 800a3b8:	e000ed04 	.word	0xe000ed04

0800a3bc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a3bc:	b580      	push	{r7, lr}
 800a3be:	b08e      	sub	sp, #56	@ 0x38
 800a3c0:	af02      	add	r7, sp, #8
 800a3c2:	60f8      	str	r0, [r7, #12]
 800a3c4:	60b9      	str	r1, [r7, #8]
 800a3c6:	607a      	str	r2, [r7, #4]
 800a3c8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d10b      	bne.n	800a3e8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800a3d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3d4:	f383 8811 	msr	BASEPRI, r3
 800a3d8:	f3bf 8f6f 	isb	sy
 800a3dc:	f3bf 8f4f 	dsb	sy
 800a3e0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a3e2:	bf00      	nop
 800a3e4:	bf00      	nop
 800a3e6:	e7fd      	b.n	800a3e4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a3e8:	683b      	ldr	r3, [r7, #0]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d10b      	bne.n	800a406 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800a3ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3f2:	f383 8811 	msr	BASEPRI, r3
 800a3f6:	f3bf 8f6f 	isb	sy
 800a3fa:	f3bf 8f4f 	dsb	sy
 800a3fe:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a400:	bf00      	nop
 800a402:	bf00      	nop
 800a404:	e7fd      	b.n	800a402 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d002      	beq.n	800a412 <xQueueGenericCreateStatic+0x56>
 800a40c:	68bb      	ldr	r3, [r7, #8]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d001      	beq.n	800a416 <xQueueGenericCreateStatic+0x5a>
 800a412:	2301      	movs	r3, #1
 800a414:	e000      	b.n	800a418 <xQueueGenericCreateStatic+0x5c>
 800a416:	2300      	movs	r3, #0
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d10b      	bne.n	800a434 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800a41c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a420:	f383 8811 	msr	BASEPRI, r3
 800a424:	f3bf 8f6f 	isb	sy
 800a428:	f3bf 8f4f 	dsb	sy
 800a42c:	623b      	str	r3, [r7, #32]
}
 800a42e:	bf00      	nop
 800a430:	bf00      	nop
 800a432:	e7fd      	b.n	800a430 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	2b00      	cmp	r3, #0
 800a438:	d102      	bne.n	800a440 <xQueueGenericCreateStatic+0x84>
 800a43a:	68bb      	ldr	r3, [r7, #8]
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d101      	bne.n	800a444 <xQueueGenericCreateStatic+0x88>
 800a440:	2301      	movs	r3, #1
 800a442:	e000      	b.n	800a446 <xQueueGenericCreateStatic+0x8a>
 800a444:	2300      	movs	r3, #0
 800a446:	2b00      	cmp	r3, #0
 800a448:	d10b      	bne.n	800a462 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800a44a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a44e:	f383 8811 	msr	BASEPRI, r3
 800a452:	f3bf 8f6f 	isb	sy
 800a456:	f3bf 8f4f 	dsb	sy
 800a45a:	61fb      	str	r3, [r7, #28]
}
 800a45c:	bf00      	nop
 800a45e:	bf00      	nop
 800a460:	e7fd      	b.n	800a45e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a462:	2350      	movs	r3, #80	@ 0x50
 800a464:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a466:	697b      	ldr	r3, [r7, #20]
 800a468:	2b50      	cmp	r3, #80	@ 0x50
 800a46a:	d00b      	beq.n	800a484 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800a46c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a470:	f383 8811 	msr	BASEPRI, r3
 800a474:	f3bf 8f6f 	isb	sy
 800a478:	f3bf 8f4f 	dsb	sy
 800a47c:	61bb      	str	r3, [r7, #24]
}
 800a47e:	bf00      	nop
 800a480:	bf00      	nop
 800a482:	e7fd      	b.n	800a480 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a484:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a486:	683b      	ldr	r3, [r7, #0]
 800a488:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800a48a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d00d      	beq.n	800a4ac <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a492:	2201      	movs	r2, #1
 800a494:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a498:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800a49c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a49e:	9300      	str	r3, [sp, #0]
 800a4a0:	4613      	mov	r3, r2
 800a4a2:	687a      	ldr	r2, [r7, #4]
 800a4a4:	68b9      	ldr	r1, [r7, #8]
 800a4a6:	68f8      	ldr	r0, [r7, #12]
 800a4a8:	f000 f805 	bl	800a4b6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a4ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	3730      	adds	r7, #48	@ 0x30
 800a4b2:	46bd      	mov	sp, r7
 800a4b4:	bd80      	pop	{r7, pc}

0800a4b6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a4b6:	b580      	push	{r7, lr}
 800a4b8:	b084      	sub	sp, #16
 800a4ba:	af00      	add	r7, sp, #0
 800a4bc:	60f8      	str	r0, [r7, #12]
 800a4be:	60b9      	str	r1, [r7, #8]
 800a4c0:	607a      	str	r2, [r7, #4]
 800a4c2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a4c4:	68bb      	ldr	r3, [r7, #8]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d103      	bne.n	800a4d2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a4ca:	69bb      	ldr	r3, [r7, #24]
 800a4cc:	69ba      	ldr	r2, [r7, #24]
 800a4ce:	601a      	str	r2, [r3, #0]
 800a4d0:	e002      	b.n	800a4d8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a4d2:	69bb      	ldr	r3, [r7, #24]
 800a4d4:	687a      	ldr	r2, [r7, #4]
 800a4d6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a4d8:	69bb      	ldr	r3, [r7, #24]
 800a4da:	68fa      	ldr	r2, [r7, #12]
 800a4dc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a4de:	69bb      	ldr	r3, [r7, #24]
 800a4e0:	68ba      	ldr	r2, [r7, #8]
 800a4e2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a4e4:	2101      	movs	r1, #1
 800a4e6:	69b8      	ldr	r0, [r7, #24]
 800a4e8:	f7ff fefe 	bl	800a2e8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a4ec:	69bb      	ldr	r3, [r7, #24]
 800a4ee:	78fa      	ldrb	r2, [r7, #3]
 800a4f0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a4f4:	bf00      	nop
 800a4f6:	3710      	adds	r7, #16
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	bd80      	pop	{r7, pc}

0800a4fc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a4fc:	b580      	push	{r7, lr}
 800a4fe:	b08e      	sub	sp, #56	@ 0x38
 800a500:	af00      	add	r7, sp, #0
 800a502:	60f8      	str	r0, [r7, #12]
 800a504:	60b9      	str	r1, [r7, #8]
 800a506:	607a      	str	r2, [r7, #4]
 800a508:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a50a:	2300      	movs	r3, #0
 800a50c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a514:	2b00      	cmp	r3, #0
 800a516:	d10b      	bne.n	800a530 <xQueueGenericSend+0x34>
	__asm volatile
 800a518:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a51c:	f383 8811 	msr	BASEPRI, r3
 800a520:	f3bf 8f6f 	isb	sy
 800a524:	f3bf 8f4f 	dsb	sy
 800a528:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a52a:	bf00      	nop
 800a52c:	bf00      	nop
 800a52e:	e7fd      	b.n	800a52c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a530:	68bb      	ldr	r3, [r7, #8]
 800a532:	2b00      	cmp	r3, #0
 800a534:	d103      	bne.n	800a53e <xQueueGenericSend+0x42>
 800a536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d101      	bne.n	800a542 <xQueueGenericSend+0x46>
 800a53e:	2301      	movs	r3, #1
 800a540:	e000      	b.n	800a544 <xQueueGenericSend+0x48>
 800a542:	2300      	movs	r3, #0
 800a544:	2b00      	cmp	r3, #0
 800a546:	d10b      	bne.n	800a560 <xQueueGenericSend+0x64>
	__asm volatile
 800a548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a54c:	f383 8811 	msr	BASEPRI, r3
 800a550:	f3bf 8f6f 	isb	sy
 800a554:	f3bf 8f4f 	dsb	sy
 800a558:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a55a:	bf00      	nop
 800a55c:	bf00      	nop
 800a55e:	e7fd      	b.n	800a55c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a560:	683b      	ldr	r3, [r7, #0]
 800a562:	2b02      	cmp	r3, #2
 800a564:	d103      	bne.n	800a56e <xQueueGenericSend+0x72>
 800a566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a568:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a56a:	2b01      	cmp	r3, #1
 800a56c:	d101      	bne.n	800a572 <xQueueGenericSend+0x76>
 800a56e:	2301      	movs	r3, #1
 800a570:	e000      	b.n	800a574 <xQueueGenericSend+0x78>
 800a572:	2300      	movs	r3, #0
 800a574:	2b00      	cmp	r3, #0
 800a576:	d10b      	bne.n	800a590 <xQueueGenericSend+0x94>
	__asm volatile
 800a578:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a57c:	f383 8811 	msr	BASEPRI, r3
 800a580:	f3bf 8f6f 	isb	sy
 800a584:	f3bf 8f4f 	dsb	sy
 800a588:	623b      	str	r3, [r7, #32]
}
 800a58a:	bf00      	nop
 800a58c:	bf00      	nop
 800a58e:	e7fd      	b.n	800a58c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a590:	f001 f9ce 	bl	800b930 <xTaskGetSchedulerState>
 800a594:	4603      	mov	r3, r0
 800a596:	2b00      	cmp	r3, #0
 800a598:	d102      	bne.n	800a5a0 <xQueueGenericSend+0xa4>
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d101      	bne.n	800a5a4 <xQueueGenericSend+0xa8>
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	e000      	b.n	800a5a6 <xQueueGenericSend+0xaa>
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d10b      	bne.n	800a5c2 <xQueueGenericSend+0xc6>
	__asm volatile
 800a5aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5ae:	f383 8811 	msr	BASEPRI, r3
 800a5b2:	f3bf 8f6f 	isb	sy
 800a5b6:	f3bf 8f4f 	dsb	sy
 800a5ba:	61fb      	str	r3, [r7, #28]
}
 800a5bc:	bf00      	nop
 800a5be:	bf00      	nop
 800a5c0:	e7fd      	b.n	800a5be <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a5c2:	f001 ff21 	bl	800c408 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a5c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a5ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5ce:	429a      	cmp	r2, r3
 800a5d0:	d302      	bcc.n	800a5d8 <xQueueGenericSend+0xdc>
 800a5d2:	683b      	ldr	r3, [r7, #0]
 800a5d4:	2b02      	cmp	r3, #2
 800a5d6:	d129      	bne.n	800a62c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a5d8:	683a      	ldr	r2, [r7, #0]
 800a5da:	68b9      	ldr	r1, [r7, #8]
 800a5dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a5de:	f000 fa0f 	bl	800aa00 <prvCopyDataToQueue>
 800a5e2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a5e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d010      	beq.n	800a60e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a5ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5ee:	3324      	adds	r3, #36	@ 0x24
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	f000 ffdd 	bl	800b5b0 <xTaskRemoveFromEventList>
 800a5f6:	4603      	mov	r3, r0
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d013      	beq.n	800a624 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a5fc:	4b3f      	ldr	r3, [pc, #252]	@ (800a6fc <xQueueGenericSend+0x200>)
 800a5fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a602:	601a      	str	r2, [r3, #0]
 800a604:	f3bf 8f4f 	dsb	sy
 800a608:	f3bf 8f6f 	isb	sy
 800a60c:	e00a      	b.n	800a624 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a60e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a610:	2b00      	cmp	r3, #0
 800a612:	d007      	beq.n	800a624 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a614:	4b39      	ldr	r3, [pc, #228]	@ (800a6fc <xQueueGenericSend+0x200>)
 800a616:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a61a:	601a      	str	r2, [r3, #0]
 800a61c:	f3bf 8f4f 	dsb	sy
 800a620:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a624:	f001 ff22 	bl	800c46c <vPortExitCritical>
				return pdPASS;
 800a628:	2301      	movs	r3, #1
 800a62a:	e063      	b.n	800a6f4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d103      	bne.n	800a63a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a632:	f001 ff1b 	bl	800c46c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a636:	2300      	movs	r3, #0
 800a638:	e05c      	b.n	800a6f4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a63a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d106      	bne.n	800a64e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a640:	f107 0314 	add.w	r3, r7, #20
 800a644:	4618      	mov	r0, r3
 800a646:	f001 f817 	bl	800b678 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a64a:	2301      	movs	r3, #1
 800a64c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a64e:	f001 ff0d 	bl	800c46c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a652:	f000 fd87 	bl	800b164 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a656:	f001 fed7 	bl	800c408 <vPortEnterCritical>
 800a65a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a65c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a660:	b25b      	sxtb	r3, r3
 800a662:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a666:	d103      	bne.n	800a670 <xQueueGenericSend+0x174>
 800a668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a66a:	2200      	movs	r2, #0
 800a66c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a670:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a672:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a676:	b25b      	sxtb	r3, r3
 800a678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a67c:	d103      	bne.n	800a686 <xQueueGenericSend+0x18a>
 800a67e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a680:	2200      	movs	r2, #0
 800a682:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a686:	f001 fef1 	bl	800c46c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a68a:	1d3a      	adds	r2, r7, #4
 800a68c:	f107 0314 	add.w	r3, r7, #20
 800a690:	4611      	mov	r1, r2
 800a692:	4618      	mov	r0, r3
 800a694:	f001 f806 	bl	800b6a4 <xTaskCheckForTimeOut>
 800a698:	4603      	mov	r3, r0
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d124      	bne.n	800a6e8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a69e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a6a0:	f000 faa6 	bl	800abf0 <prvIsQueueFull>
 800a6a4:	4603      	mov	r3, r0
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d018      	beq.n	800a6dc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a6aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6ac:	3310      	adds	r3, #16
 800a6ae:	687a      	ldr	r2, [r7, #4]
 800a6b0:	4611      	mov	r1, r2
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	f000 ff2a 	bl	800b50c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a6b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a6ba:	f000 fa31 	bl	800ab20 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a6be:	f000 fd5f 	bl	800b180 <xTaskResumeAll>
 800a6c2:	4603      	mov	r3, r0
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	f47f af7c 	bne.w	800a5c2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800a6ca:	4b0c      	ldr	r3, [pc, #48]	@ (800a6fc <xQueueGenericSend+0x200>)
 800a6cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a6d0:	601a      	str	r2, [r3, #0]
 800a6d2:	f3bf 8f4f 	dsb	sy
 800a6d6:	f3bf 8f6f 	isb	sy
 800a6da:	e772      	b.n	800a5c2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a6dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a6de:	f000 fa1f 	bl	800ab20 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a6e2:	f000 fd4d 	bl	800b180 <xTaskResumeAll>
 800a6e6:	e76c      	b.n	800a5c2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a6e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a6ea:	f000 fa19 	bl	800ab20 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a6ee:	f000 fd47 	bl	800b180 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a6f2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a6f4:	4618      	mov	r0, r3
 800a6f6:	3738      	adds	r7, #56	@ 0x38
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	bd80      	pop	{r7, pc}
 800a6fc:	e000ed04 	.word	0xe000ed04

0800a700 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a700:	b580      	push	{r7, lr}
 800a702:	b090      	sub	sp, #64	@ 0x40
 800a704:	af00      	add	r7, sp, #0
 800a706:	60f8      	str	r0, [r7, #12]
 800a708:	60b9      	str	r1, [r7, #8]
 800a70a:	607a      	str	r2, [r7, #4]
 800a70c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800a712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a714:	2b00      	cmp	r3, #0
 800a716:	d10b      	bne.n	800a730 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800a718:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a71c:	f383 8811 	msr	BASEPRI, r3
 800a720:	f3bf 8f6f 	isb	sy
 800a724:	f3bf 8f4f 	dsb	sy
 800a728:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a72a:	bf00      	nop
 800a72c:	bf00      	nop
 800a72e:	e7fd      	b.n	800a72c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a730:	68bb      	ldr	r3, [r7, #8]
 800a732:	2b00      	cmp	r3, #0
 800a734:	d103      	bne.n	800a73e <xQueueGenericSendFromISR+0x3e>
 800a736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d101      	bne.n	800a742 <xQueueGenericSendFromISR+0x42>
 800a73e:	2301      	movs	r3, #1
 800a740:	e000      	b.n	800a744 <xQueueGenericSendFromISR+0x44>
 800a742:	2300      	movs	r3, #0
 800a744:	2b00      	cmp	r3, #0
 800a746:	d10b      	bne.n	800a760 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800a748:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a74c:	f383 8811 	msr	BASEPRI, r3
 800a750:	f3bf 8f6f 	isb	sy
 800a754:	f3bf 8f4f 	dsb	sy
 800a758:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a75a:	bf00      	nop
 800a75c:	bf00      	nop
 800a75e:	e7fd      	b.n	800a75c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a760:	683b      	ldr	r3, [r7, #0]
 800a762:	2b02      	cmp	r3, #2
 800a764:	d103      	bne.n	800a76e <xQueueGenericSendFromISR+0x6e>
 800a766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a768:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a76a:	2b01      	cmp	r3, #1
 800a76c:	d101      	bne.n	800a772 <xQueueGenericSendFromISR+0x72>
 800a76e:	2301      	movs	r3, #1
 800a770:	e000      	b.n	800a774 <xQueueGenericSendFromISR+0x74>
 800a772:	2300      	movs	r3, #0
 800a774:	2b00      	cmp	r3, #0
 800a776:	d10b      	bne.n	800a790 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800a778:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a77c:	f383 8811 	msr	BASEPRI, r3
 800a780:	f3bf 8f6f 	isb	sy
 800a784:	f3bf 8f4f 	dsb	sy
 800a788:	623b      	str	r3, [r7, #32]
}
 800a78a:	bf00      	nop
 800a78c:	bf00      	nop
 800a78e:	e7fd      	b.n	800a78c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a790:	f001 ff1a 	bl	800c5c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a794:	f3ef 8211 	mrs	r2, BASEPRI
 800a798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a79c:	f383 8811 	msr	BASEPRI, r3
 800a7a0:	f3bf 8f6f 	isb	sy
 800a7a4:	f3bf 8f4f 	dsb	sy
 800a7a8:	61fa      	str	r2, [r7, #28]
 800a7aa:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a7ac:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a7ae:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a7b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a7b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a7b8:	429a      	cmp	r2, r3
 800a7ba:	d302      	bcc.n	800a7c2 <xQueueGenericSendFromISR+0xc2>
 800a7bc:	683b      	ldr	r3, [r7, #0]
 800a7be:	2b02      	cmp	r3, #2
 800a7c0:	d12f      	bne.n	800a822 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a7c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7c4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a7c8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a7cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a7d2:	683a      	ldr	r2, [r7, #0]
 800a7d4:	68b9      	ldr	r1, [r7, #8]
 800a7d6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a7d8:	f000 f912 	bl	800aa00 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a7dc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800a7e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7e4:	d112      	bne.n	800a80c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a7e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d016      	beq.n	800a81c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a7ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7f0:	3324      	adds	r3, #36	@ 0x24
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	f000 fedc 	bl	800b5b0 <xTaskRemoveFromEventList>
 800a7f8:	4603      	mov	r3, r0
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d00e      	beq.n	800a81c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	2b00      	cmp	r3, #0
 800a802:	d00b      	beq.n	800a81c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	2201      	movs	r2, #1
 800a808:	601a      	str	r2, [r3, #0]
 800a80a:	e007      	b.n	800a81c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a80c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a810:	3301      	adds	r3, #1
 800a812:	b2db      	uxtb	r3, r3
 800a814:	b25a      	sxtb	r2, r3
 800a816:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a818:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a81c:	2301      	movs	r3, #1
 800a81e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800a820:	e001      	b.n	800a826 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a822:	2300      	movs	r3, #0
 800a824:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a826:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a828:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a82a:	697b      	ldr	r3, [r7, #20]
 800a82c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a830:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a832:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800a834:	4618      	mov	r0, r3
 800a836:	3740      	adds	r7, #64	@ 0x40
 800a838:	46bd      	mov	sp, r7
 800a83a:	bd80      	pop	{r7, pc}

0800a83c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a83c:	b580      	push	{r7, lr}
 800a83e:	b08c      	sub	sp, #48	@ 0x30
 800a840:	af00      	add	r7, sp, #0
 800a842:	60f8      	str	r0, [r7, #12]
 800a844:	60b9      	str	r1, [r7, #8]
 800a846:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a848:	2300      	movs	r3, #0
 800a84a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a850:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a852:	2b00      	cmp	r3, #0
 800a854:	d10b      	bne.n	800a86e <xQueueReceive+0x32>
	__asm volatile
 800a856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a85a:	f383 8811 	msr	BASEPRI, r3
 800a85e:	f3bf 8f6f 	isb	sy
 800a862:	f3bf 8f4f 	dsb	sy
 800a866:	623b      	str	r3, [r7, #32]
}
 800a868:	bf00      	nop
 800a86a:	bf00      	nop
 800a86c:	e7fd      	b.n	800a86a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a86e:	68bb      	ldr	r3, [r7, #8]
 800a870:	2b00      	cmp	r3, #0
 800a872:	d103      	bne.n	800a87c <xQueueReceive+0x40>
 800a874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d101      	bne.n	800a880 <xQueueReceive+0x44>
 800a87c:	2301      	movs	r3, #1
 800a87e:	e000      	b.n	800a882 <xQueueReceive+0x46>
 800a880:	2300      	movs	r3, #0
 800a882:	2b00      	cmp	r3, #0
 800a884:	d10b      	bne.n	800a89e <xQueueReceive+0x62>
	__asm volatile
 800a886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a88a:	f383 8811 	msr	BASEPRI, r3
 800a88e:	f3bf 8f6f 	isb	sy
 800a892:	f3bf 8f4f 	dsb	sy
 800a896:	61fb      	str	r3, [r7, #28]
}
 800a898:	bf00      	nop
 800a89a:	bf00      	nop
 800a89c:	e7fd      	b.n	800a89a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a89e:	f001 f847 	bl	800b930 <xTaskGetSchedulerState>
 800a8a2:	4603      	mov	r3, r0
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d102      	bne.n	800a8ae <xQueueReceive+0x72>
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d101      	bne.n	800a8b2 <xQueueReceive+0x76>
 800a8ae:	2301      	movs	r3, #1
 800a8b0:	e000      	b.n	800a8b4 <xQueueReceive+0x78>
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d10b      	bne.n	800a8d0 <xQueueReceive+0x94>
	__asm volatile
 800a8b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8bc:	f383 8811 	msr	BASEPRI, r3
 800a8c0:	f3bf 8f6f 	isb	sy
 800a8c4:	f3bf 8f4f 	dsb	sy
 800a8c8:	61bb      	str	r3, [r7, #24]
}
 800a8ca:	bf00      	nop
 800a8cc:	bf00      	nop
 800a8ce:	e7fd      	b.n	800a8cc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a8d0:	f001 fd9a 	bl	800c408 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a8d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8d8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a8da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d01f      	beq.n	800a920 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a8e0:	68b9      	ldr	r1, [r7, #8]
 800a8e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a8e4:	f000 f8f6 	bl	800aad4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a8e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8ea:	1e5a      	subs	r2, r3, #1
 800a8ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8ee:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a8f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8f2:	691b      	ldr	r3, [r3, #16]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d00f      	beq.n	800a918 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a8f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8fa:	3310      	adds	r3, #16
 800a8fc:	4618      	mov	r0, r3
 800a8fe:	f000 fe57 	bl	800b5b0 <xTaskRemoveFromEventList>
 800a902:	4603      	mov	r3, r0
 800a904:	2b00      	cmp	r3, #0
 800a906:	d007      	beq.n	800a918 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a908:	4b3c      	ldr	r3, [pc, #240]	@ (800a9fc <xQueueReceive+0x1c0>)
 800a90a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a90e:	601a      	str	r2, [r3, #0]
 800a910:	f3bf 8f4f 	dsb	sy
 800a914:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a918:	f001 fda8 	bl	800c46c <vPortExitCritical>
				return pdPASS;
 800a91c:	2301      	movs	r3, #1
 800a91e:	e069      	b.n	800a9f4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	2b00      	cmp	r3, #0
 800a924:	d103      	bne.n	800a92e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a926:	f001 fda1 	bl	800c46c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a92a:	2300      	movs	r3, #0
 800a92c:	e062      	b.n	800a9f4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a92e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a930:	2b00      	cmp	r3, #0
 800a932:	d106      	bne.n	800a942 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a934:	f107 0310 	add.w	r3, r7, #16
 800a938:	4618      	mov	r0, r3
 800a93a:	f000 fe9d 	bl	800b678 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a93e:	2301      	movs	r3, #1
 800a940:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a942:	f001 fd93 	bl	800c46c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a946:	f000 fc0d 	bl	800b164 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a94a:	f001 fd5d 	bl	800c408 <vPortEnterCritical>
 800a94e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a950:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a954:	b25b      	sxtb	r3, r3
 800a956:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a95a:	d103      	bne.n	800a964 <xQueueReceive+0x128>
 800a95c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a95e:	2200      	movs	r2, #0
 800a960:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a966:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a96a:	b25b      	sxtb	r3, r3
 800a96c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a970:	d103      	bne.n	800a97a <xQueueReceive+0x13e>
 800a972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a974:	2200      	movs	r2, #0
 800a976:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a97a:	f001 fd77 	bl	800c46c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a97e:	1d3a      	adds	r2, r7, #4
 800a980:	f107 0310 	add.w	r3, r7, #16
 800a984:	4611      	mov	r1, r2
 800a986:	4618      	mov	r0, r3
 800a988:	f000 fe8c 	bl	800b6a4 <xTaskCheckForTimeOut>
 800a98c:	4603      	mov	r3, r0
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d123      	bne.n	800a9da <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a992:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a994:	f000 f916 	bl	800abc4 <prvIsQueueEmpty>
 800a998:	4603      	mov	r3, r0
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d017      	beq.n	800a9ce <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a99e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9a0:	3324      	adds	r3, #36	@ 0x24
 800a9a2:	687a      	ldr	r2, [r7, #4]
 800a9a4:	4611      	mov	r1, r2
 800a9a6:	4618      	mov	r0, r3
 800a9a8:	f000 fdb0 	bl	800b50c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a9ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a9ae:	f000 f8b7 	bl	800ab20 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a9b2:	f000 fbe5 	bl	800b180 <xTaskResumeAll>
 800a9b6:	4603      	mov	r3, r0
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d189      	bne.n	800a8d0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800a9bc:	4b0f      	ldr	r3, [pc, #60]	@ (800a9fc <xQueueReceive+0x1c0>)
 800a9be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a9c2:	601a      	str	r2, [r3, #0]
 800a9c4:	f3bf 8f4f 	dsb	sy
 800a9c8:	f3bf 8f6f 	isb	sy
 800a9cc:	e780      	b.n	800a8d0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a9ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a9d0:	f000 f8a6 	bl	800ab20 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a9d4:	f000 fbd4 	bl	800b180 <xTaskResumeAll>
 800a9d8:	e77a      	b.n	800a8d0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a9da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a9dc:	f000 f8a0 	bl	800ab20 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a9e0:	f000 fbce 	bl	800b180 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a9e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a9e6:	f000 f8ed 	bl	800abc4 <prvIsQueueEmpty>
 800a9ea:	4603      	mov	r3, r0
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	f43f af6f 	beq.w	800a8d0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a9f2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	3730      	adds	r7, #48	@ 0x30
 800a9f8:	46bd      	mov	sp, r7
 800a9fa:	bd80      	pop	{r7, pc}
 800a9fc:	e000ed04 	.word	0xe000ed04

0800aa00 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800aa00:	b580      	push	{r7, lr}
 800aa02:	b086      	sub	sp, #24
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	60f8      	str	r0, [r7, #12]
 800aa08:	60b9      	str	r1, [r7, #8]
 800aa0a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa14:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d10d      	bne.n	800aa3a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d14d      	bne.n	800aac2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	689b      	ldr	r3, [r3, #8]
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	f000 ff9e 	bl	800b96c <xTaskPriorityDisinherit>
 800aa30:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	2200      	movs	r2, #0
 800aa36:	609a      	str	r2, [r3, #8]
 800aa38:	e043      	b.n	800aac2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d119      	bne.n	800aa74 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	6858      	ldr	r0, [r3, #4]
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa48:	461a      	mov	r2, r3
 800aa4a:	68b9      	ldr	r1, [r7, #8]
 800aa4c:	f003 f8db 	bl	800dc06 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	685a      	ldr	r2, [r3, #4]
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa58:	441a      	add	r2, r3
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	685a      	ldr	r2, [r3, #4]
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	689b      	ldr	r3, [r3, #8]
 800aa66:	429a      	cmp	r2, r3
 800aa68:	d32b      	bcc.n	800aac2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	681a      	ldr	r2, [r3, #0]
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	605a      	str	r2, [r3, #4]
 800aa72:	e026      	b.n	800aac2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	68d8      	ldr	r0, [r3, #12]
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa7c:	461a      	mov	r2, r3
 800aa7e:	68b9      	ldr	r1, [r7, #8]
 800aa80:	f003 f8c1 	bl	800dc06 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	68da      	ldr	r2, [r3, #12]
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa8c:	425b      	negs	r3, r3
 800aa8e:	441a      	add	r2, r3
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	68da      	ldr	r2, [r3, #12]
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	429a      	cmp	r2, r3
 800aa9e:	d207      	bcs.n	800aab0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	689a      	ldr	r2, [r3, #8]
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aaa8:	425b      	negs	r3, r3
 800aaaa:	441a      	add	r2, r3
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	2b02      	cmp	r3, #2
 800aab4:	d105      	bne.n	800aac2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800aab6:	693b      	ldr	r3, [r7, #16]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d002      	beq.n	800aac2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800aabc:	693b      	ldr	r3, [r7, #16]
 800aabe:	3b01      	subs	r3, #1
 800aac0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800aac2:	693b      	ldr	r3, [r7, #16]
 800aac4:	1c5a      	adds	r2, r3, #1
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800aaca:	697b      	ldr	r3, [r7, #20]
}
 800aacc:	4618      	mov	r0, r3
 800aace:	3718      	adds	r7, #24
 800aad0:	46bd      	mov	sp, r7
 800aad2:	bd80      	pop	{r7, pc}

0800aad4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800aad4:	b580      	push	{r7, lr}
 800aad6:	b082      	sub	sp, #8
 800aad8:	af00      	add	r7, sp, #0
 800aada:	6078      	str	r0, [r7, #4]
 800aadc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d018      	beq.n	800ab18 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	68da      	ldr	r2, [r3, #12]
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aaee:	441a      	add	r2, r3
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	68da      	ldr	r2, [r3, #12]
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	689b      	ldr	r3, [r3, #8]
 800aafc:	429a      	cmp	r2, r3
 800aafe:	d303      	bcc.n	800ab08 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681a      	ldr	r2, [r3, #0]
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	68d9      	ldr	r1, [r3, #12]
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab10:	461a      	mov	r2, r3
 800ab12:	6838      	ldr	r0, [r7, #0]
 800ab14:	f003 f877 	bl	800dc06 <memcpy>
	}
}
 800ab18:	bf00      	nop
 800ab1a:	3708      	adds	r7, #8
 800ab1c:	46bd      	mov	sp, r7
 800ab1e:	bd80      	pop	{r7, pc}

0800ab20 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ab20:	b580      	push	{r7, lr}
 800ab22:	b084      	sub	sp, #16
 800ab24:	af00      	add	r7, sp, #0
 800ab26:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ab28:	f001 fc6e 	bl	800c408 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ab32:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ab34:	e011      	b.n	800ab5a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d012      	beq.n	800ab64 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	3324      	adds	r3, #36	@ 0x24
 800ab42:	4618      	mov	r0, r3
 800ab44:	f000 fd34 	bl	800b5b0 <xTaskRemoveFromEventList>
 800ab48:	4603      	mov	r3, r0
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d001      	beq.n	800ab52 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ab4e:	f000 fe0d 	bl	800b76c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ab52:	7bfb      	ldrb	r3, [r7, #15]
 800ab54:	3b01      	subs	r3, #1
 800ab56:	b2db      	uxtb	r3, r3
 800ab58:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ab5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	dce9      	bgt.n	800ab36 <prvUnlockQueue+0x16>
 800ab62:	e000      	b.n	800ab66 <prvUnlockQueue+0x46>
					break;
 800ab64:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	22ff      	movs	r2, #255	@ 0xff
 800ab6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800ab6e:	f001 fc7d 	bl	800c46c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ab72:	f001 fc49 	bl	800c408 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ab7c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ab7e:	e011      	b.n	800aba4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	691b      	ldr	r3, [r3, #16]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d012      	beq.n	800abae <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	3310      	adds	r3, #16
 800ab8c:	4618      	mov	r0, r3
 800ab8e:	f000 fd0f 	bl	800b5b0 <xTaskRemoveFromEventList>
 800ab92:	4603      	mov	r3, r0
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d001      	beq.n	800ab9c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ab98:	f000 fde8 	bl	800b76c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ab9c:	7bbb      	ldrb	r3, [r7, #14]
 800ab9e:	3b01      	subs	r3, #1
 800aba0:	b2db      	uxtb	r3, r3
 800aba2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800aba4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	dce9      	bgt.n	800ab80 <prvUnlockQueue+0x60>
 800abac:	e000      	b.n	800abb0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800abae:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	22ff      	movs	r2, #255	@ 0xff
 800abb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800abb8:	f001 fc58 	bl	800c46c <vPortExitCritical>
}
 800abbc:	bf00      	nop
 800abbe:	3710      	adds	r7, #16
 800abc0:	46bd      	mov	sp, r7
 800abc2:	bd80      	pop	{r7, pc}

0800abc4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	b084      	sub	sp, #16
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800abcc:	f001 fc1c 	bl	800c408 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d102      	bne.n	800abde <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800abd8:	2301      	movs	r3, #1
 800abda:	60fb      	str	r3, [r7, #12]
 800abdc:	e001      	b.n	800abe2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800abde:	2300      	movs	r3, #0
 800abe0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800abe2:	f001 fc43 	bl	800c46c <vPortExitCritical>

	return xReturn;
 800abe6:	68fb      	ldr	r3, [r7, #12]
}
 800abe8:	4618      	mov	r0, r3
 800abea:	3710      	adds	r7, #16
 800abec:	46bd      	mov	sp, r7
 800abee:	bd80      	pop	{r7, pc}

0800abf0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b084      	sub	sp, #16
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800abf8:	f001 fc06 	bl	800c408 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac04:	429a      	cmp	r2, r3
 800ac06:	d102      	bne.n	800ac0e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ac08:	2301      	movs	r3, #1
 800ac0a:	60fb      	str	r3, [r7, #12]
 800ac0c:	e001      	b.n	800ac12 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ac0e:	2300      	movs	r3, #0
 800ac10:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ac12:	f001 fc2b 	bl	800c46c <vPortExitCritical>

	return xReturn;
 800ac16:	68fb      	ldr	r3, [r7, #12]
}
 800ac18:	4618      	mov	r0, r3
 800ac1a:	3710      	adds	r7, #16
 800ac1c:	46bd      	mov	sp, r7
 800ac1e:	bd80      	pop	{r7, pc}

0800ac20 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800ac20:	b480      	push	{r7}
 800ac22:	b085      	sub	sp, #20
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	6078      	str	r0, [r7, #4]
 800ac28:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	60fb      	str	r3, [r7, #12]
 800ac2e:	e014      	b.n	800ac5a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ac30:	4a0f      	ldr	r2, [pc, #60]	@ (800ac70 <vQueueAddToRegistry+0x50>)
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d10b      	bne.n	800ac54 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ac3c:	490c      	ldr	r1, [pc, #48]	@ (800ac70 <vQueueAddToRegistry+0x50>)
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	683a      	ldr	r2, [r7, #0]
 800ac42:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ac46:	4a0a      	ldr	r2, [pc, #40]	@ (800ac70 <vQueueAddToRegistry+0x50>)
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	00db      	lsls	r3, r3, #3
 800ac4c:	4413      	add	r3, r2
 800ac4e:	687a      	ldr	r2, [r7, #4]
 800ac50:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ac52:	e006      	b.n	800ac62 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	3301      	adds	r3, #1
 800ac58:	60fb      	str	r3, [r7, #12]
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	2b07      	cmp	r3, #7
 800ac5e:	d9e7      	bls.n	800ac30 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ac60:	bf00      	nop
 800ac62:	bf00      	nop
 800ac64:	3714      	adds	r7, #20
 800ac66:	46bd      	mov	sp, r7
 800ac68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac6c:	4770      	bx	lr
 800ac6e:	bf00      	nop
 800ac70:	20000cc8 	.word	0x20000cc8

0800ac74 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ac74:	b580      	push	{r7, lr}
 800ac76:	b086      	sub	sp, #24
 800ac78:	af00      	add	r7, sp, #0
 800ac7a:	60f8      	str	r0, [r7, #12]
 800ac7c:	60b9      	str	r1, [r7, #8]
 800ac7e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800ac84:	f001 fbc0 	bl	800c408 <vPortEnterCritical>
 800ac88:	697b      	ldr	r3, [r7, #20]
 800ac8a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ac8e:	b25b      	sxtb	r3, r3
 800ac90:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac94:	d103      	bne.n	800ac9e <vQueueWaitForMessageRestricted+0x2a>
 800ac96:	697b      	ldr	r3, [r7, #20]
 800ac98:	2200      	movs	r2, #0
 800ac9a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ac9e:	697b      	ldr	r3, [r7, #20]
 800aca0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800aca4:	b25b      	sxtb	r3, r3
 800aca6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acaa:	d103      	bne.n	800acb4 <vQueueWaitForMessageRestricted+0x40>
 800acac:	697b      	ldr	r3, [r7, #20]
 800acae:	2200      	movs	r2, #0
 800acb0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800acb4:	f001 fbda 	bl	800c46c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800acb8:	697b      	ldr	r3, [r7, #20]
 800acba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d106      	bne.n	800acce <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800acc0:	697b      	ldr	r3, [r7, #20]
 800acc2:	3324      	adds	r3, #36	@ 0x24
 800acc4:	687a      	ldr	r2, [r7, #4]
 800acc6:	68b9      	ldr	r1, [r7, #8]
 800acc8:	4618      	mov	r0, r3
 800acca:	f000 fc45 	bl	800b558 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800acce:	6978      	ldr	r0, [r7, #20]
 800acd0:	f7ff ff26 	bl	800ab20 <prvUnlockQueue>
	}
 800acd4:	bf00      	nop
 800acd6:	3718      	adds	r7, #24
 800acd8:	46bd      	mov	sp, r7
 800acda:	bd80      	pop	{r7, pc}

0800acdc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800acdc:	b580      	push	{r7, lr}
 800acde:	b08e      	sub	sp, #56	@ 0x38
 800ace0:	af04      	add	r7, sp, #16
 800ace2:	60f8      	str	r0, [r7, #12]
 800ace4:	60b9      	str	r1, [r7, #8]
 800ace6:	607a      	str	r2, [r7, #4]
 800ace8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800acea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acec:	2b00      	cmp	r3, #0
 800acee:	d10b      	bne.n	800ad08 <xTaskCreateStatic+0x2c>
	__asm volatile
 800acf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acf4:	f383 8811 	msr	BASEPRI, r3
 800acf8:	f3bf 8f6f 	isb	sy
 800acfc:	f3bf 8f4f 	dsb	sy
 800ad00:	623b      	str	r3, [r7, #32]
}
 800ad02:	bf00      	nop
 800ad04:	bf00      	nop
 800ad06:	e7fd      	b.n	800ad04 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800ad08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d10b      	bne.n	800ad26 <xTaskCreateStatic+0x4a>
	__asm volatile
 800ad0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad12:	f383 8811 	msr	BASEPRI, r3
 800ad16:	f3bf 8f6f 	isb	sy
 800ad1a:	f3bf 8f4f 	dsb	sy
 800ad1e:	61fb      	str	r3, [r7, #28]
}
 800ad20:	bf00      	nop
 800ad22:	bf00      	nop
 800ad24:	e7fd      	b.n	800ad22 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ad26:	235c      	movs	r3, #92	@ 0x5c
 800ad28:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ad2a:	693b      	ldr	r3, [r7, #16]
 800ad2c:	2b5c      	cmp	r3, #92	@ 0x5c
 800ad2e:	d00b      	beq.n	800ad48 <xTaskCreateStatic+0x6c>
	__asm volatile
 800ad30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad34:	f383 8811 	msr	BASEPRI, r3
 800ad38:	f3bf 8f6f 	isb	sy
 800ad3c:	f3bf 8f4f 	dsb	sy
 800ad40:	61bb      	str	r3, [r7, #24]
}
 800ad42:	bf00      	nop
 800ad44:	bf00      	nop
 800ad46:	e7fd      	b.n	800ad44 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ad48:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ad4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d01e      	beq.n	800ad8e <xTaskCreateStatic+0xb2>
 800ad50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d01b      	beq.n	800ad8e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ad56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad58:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ad5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad5c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ad5e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ad60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad62:	2202      	movs	r2, #2
 800ad64:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ad68:	2300      	movs	r3, #0
 800ad6a:	9303      	str	r3, [sp, #12]
 800ad6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad6e:	9302      	str	r3, [sp, #8]
 800ad70:	f107 0314 	add.w	r3, r7, #20
 800ad74:	9301      	str	r3, [sp, #4]
 800ad76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad78:	9300      	str	r3, [sp, #0]
 800ad7a:	683b      	ldr	r3, [r7, #0]
 800ad7c:	687a      	ldr	r2, [r7, #4]
 800ad7e:	68b9      	ldr	r1, [r7, #8]
 800ad80:	68f8      	ldr	r0, [r7, #12]
 800ad82:	f000 f850 	bl	800ae26 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ad86:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ad88:	f000 f8de 	bl	800af48 <prvAddNewTaskToReadyList>
 800ad8c:	e001      	b.n	800ad92 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800ad8e:	2300      	movs	r3, #0
 800ad90:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800ad92:	697b      	ldr	r3, [r7, #20]
	}
 800ad94:	4618      	mov	r0, r3
 800ad96:	3728      	adds	r7, #40	@ 0x28
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	bd80      	pop	{r7, pc}

0800ad9c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	b08c      	sub	sp, #48	@ 0x30
 800ada0:	af04      	add	r7, sp, #16
 800ada2:	60f8      	str	r0, [r7, #12]
 800ada4:	60b9      	str	r1, [r7, #8]
 800ada6:	603b      	str	r3, [r7, #0]
 800ada8:	4613      	mov	r3, r2
 800adaa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800adac:	88fb      	ldrh	r3, [r7, #6]
 800adae:	009b      	lsls	r3, r3, #2
 800adb0:	4618      	mov	r0, r3
 800adb2:	f001 fc4b 	bl	800c64c <pvPortMalloc>
 800adb6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800adb8:	697b      	ldr	r3, [r7, #20]
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d00e      	beq.n	800addc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800adbe:	205c      	movs	r0, #92	@ 0x5c
 800adc0:	f001 fc44 	bl	800c64c <pvPortMalloc>
 800adc4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800adc6:	69fb      	ldr	r3, [r7, #28]
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d003      	beq.n	800add4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800adcc:	69fb      	ldr	r3, [r7, #28]
 800adce:	697a      	ldr	r2, [r7, #20]
 800add0:	631a      	str	r2, [r3, #48]	@ 0x30
 800add2:	e005      	b.n	800ade0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800add4:	6978      	ldr	r0, [r7, #20]
 800add6:	f001 fd07 	bl	800c7e8 <vPortFree>
 800adda:	e001      	b.n	800ade0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800addc:	2300      	movs	r3, #0
 800adde:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ade0:	69fb      	ldr	r3, [r7, #28]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d017      	beq.n	800ae16 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ade6:	69fb      	ldr	r3, [r7, #28]
 800ade8:	2200      	movs	r2, #0
 800adea:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800adee:	88fa      	ldrh	r2, [r7, #6]
 800adf0:	2300      	movs	r3, #0
 800adf2:	9303      	str	r3, [sp, #12]
 800adf4:	69fb      	ldr	r3, [r7, #28]
 800adf6:	9302      	str	r3, [sp, #8]
 800adf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adfa:	9301      	str	r3, [sp, #4]
 800adfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adfe:	9300      	str	r3, [sp, #0]
 800ae00:	683b      	ldr	r3, [r7, #0]
 800ae02:	68b9      	ldr	r1, [r7, #8]
 800ae04:	68f8      	ldr	r0, [r7, #12]
 800ae06:	f000 f80e 	bl	800ae26 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ae0a:	69f8      	ldr	r0, [r7, #28]
 800ae0c:	f000 f89c 	bl	800af48 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ae10:	2301      	movs	r3, #1
 800ae12:	61bb      	str	r3, [r7, #24]
 800ae14:	e002      	b.n	800ae1c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ae16:	f04f 33ff 	mov.w	r3, #4294967295
 800ae1a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ae1c:	69bb      	ldr	r3, [r7, #24]
	}
 800ae1e:	4618      	mov	r0, r3
 800ae20:	3720      	adds	r7, #32
 800ae22:	46bd      	mov	sp, r7
 800ae24:	bd80      	pop	{r7, pc}

0800ae26 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ae26:	b580      	push	{r7, lr}
 800ae28:	b088      	sub	sp, #32
 800ae2a:	af00      	add	r7, sp, #0
 800ae2c:	60f8      	str	r0, [r7, #12]
 800ae2e:	60b9      	str	r1, [r7, #8]
 800ae30:	607a      	str	r2, [r7, #4]
 800ae32:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ae34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae36:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	009b      	lsls	r3, r3, #2
 800ae3c:	461a      	mov	r2, r3
 800ae3e:	21a5      	movs	r1, #165	@ 0xa5
 800ae40:	f002 fe3d 	bl	800dabe <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ae44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae46:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ae4e:	3b01      	subs	r3, #1
 800ae50:	009b      	lsls	r3, r3, #2
 800ae52:	4413      	add	r3, r2
 800ae54:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ae56:	69bb      	ldr	r3, [r7, #24]
 800ae58:	f023 0307 	bic.w	r3, r3, #7
 800ae5c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ae5e:	69bb      	ldr	r3, [r7, #24]
 800ae60:	f003 0307 	and.w	r3, r3, #7
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d00b      	beq.n	800ae80 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800ae68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae6c:	f383 8811 	msr	BASEPRI, r3
 800ae70:	f3bf 8f6f 	isb	sy
 800ae74:	f3bf 8f4f 	dsb	sy
 800ae78:	617b      	str	r3, [r7, #20]
}
 800ae7a:	bf00      	nop
 800ae7c:	bf00      	nop
 800ae7e:	e7fd      	b.n	800ae7c <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ae80:	68bb      	ldr	r3, [r7, #8]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d01f      	beq.n	800aec6 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ae86:	2300      	movs	r3, #0
 800ae88:	61fb      	str	r3, [r7, #28]
 800ae8a:	e012      	b.n	800aeb2 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ae8c:	68ba      	ldr	r2, [r7, #8]
 800ae8e:	69fb      	ldr	r3, [r7, #28]
 800ae90:	4413      	add	r3, r2
 800ae92:	7819      	ldrb	r1, [r3, #0]
 800ae94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ae96:	69fb      	ldr	r3, [r7, #28]
 800ae98:	4413      	add	r3, r2
 800ae9a:	3334      	adds	r3, #52	@ 0x34
 800ae9c:	460a      	mov	r2, r1
 800ae9e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800aea0:	68ba      	ldr	r2, [r7, #8]
 800aea2:	69fb      	ldr	r3, [r7, #28]
 800aea4:	4413      	add	r3, r2
 800aea6:	781b      	ldrb	r3, [r3, #0]
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d006      	beq.n	800aeba <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800aeac:	69fb      	ldr	r3, [r7, #28]
 800aeae:	3301      	adds	r3, #1
 800aeb0:	61fb      	str	r3, [r7, #28]
 800aeb2:	69fb      	ldr	r3, [r7, #28]
 800aeb4:	2b0f      	cmp	r3, #15
 800aeb6:	d9e9      	bls.n	800ae8c <prvInitialiseNewTask+0x66>
 800aeb8:	e000      	b.n	800aebc <prvInitialiseNewTask+0x96>
			{
				break;
 800aeba:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800aebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aebe:	2200      	movs	r2, #0
 800aec0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800aec4:	e003      	b.n	800aece <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800aec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aec8:	2200      	movs	r2, #0
 800aeca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800aece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aed0:	2b37      	cmp	r3, #55	@ 0x37
 800aed2:	d901      	bls.n	800aed8 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800aed4:	2337      	movs	r3, #55	@ 0x37
 800aed6:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800aed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aeda:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800aedc:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800aede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aee0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800aee2:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800aee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aee6:	2200      	movs	r2, #0
 800aee8:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800aeea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aeec:	3304      	adds	r3, #4
 800aeee:	4618      	mov	r0, r3
 800aef0:	f7ff f966 	bl	800a1c0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800aef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aef6:	3318      	adds	r3, #24
 800aef8:	4618      	mov	r0, r3
 800aefa:	f7ff f961 	bl	800a1c0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800aefe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af02:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af06:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800af0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af0c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800af0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af12:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800af14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af16:	2200      	movs	r2, #0
 800af18:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800af1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af1c:	2200      	movs	r2, #0
 800af1e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800af22:	683a      	ldr	r2, [r7, #0]
 800af24:	68f9      	ldr	r1, [r7, #12]
 800af26:	69b8      	ldr	r0, [r7, #24]
 800af28:	f001 f93e 	bl	800c1a8 <pxPortInitialiseStack>
 800af2c:	4602      	mov	r2, r0
 800af2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af30:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800af32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af34:	2b00      	cmp	r3, #0
 800af36:	d002      	beq.n	800af3e <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800af38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af3c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800af3e:	bf00      	nop
 800af40:	3720      	adds	r7, #32
 800af42:	46bd      	mov	sp, r7
 800af44:	bd80      	pop	{r7, pc}
	...

0800af48 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800af48:	b580      	push	{r7, lr}
 800af4a:	b082      	sub	sp, #8
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800af50:	f001 fa5a 	bl	800c408 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800af54:	4b2d      	ldr	r3, [pc, #180]	@ (800b00c <prvAddNewTaskToReadyList+0xc4>)
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	3301      	adds	r3, #1
 800af5a:	4a2c      	ldr	r2, [pc, #176]	@ (800b00c <prvAddNewTaskToReadyList+0xc4>)
 800af5c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800af5e:	4b2c      	ldr	r3, [pc, #176]	@ (800b010 <prvAddNewTaskToReadyList+0xc8>)
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	2b00      	cmp	r3, #0
 800af64:	d109      	bne.n	800af7a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800af66:	4a2a      	ldr	r2, [pc, #168]	@ (800b010 <prvAddNewTaskToReadyList+0xc8>)
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800af6c:	4b27      	ldr	r3, [pc, #156]	@ (800b00c <prvAddNewTaskToReadyList+0xc4>)
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	2b01      	cmp	r3, #1
 800af72:	d110      	bne.n	800af96 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800af74:	f000 fc1e 	bl	800b7b4 <prvInitialiseTaskLists>
 800af78:	e00d      	b.n	800af96 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800af7a:	4b26      	ldr	r3, [pc, #152]	@ (800b014 <prvAddNewTaskToReadyList+0xcc>)
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d109      	bne.n	800af96 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800af82:	4b23      	ldr	r3, [pc, #140]	@ (800b010 <prvAddNewTaskToReadyList+0xc8>)
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af8c:	429a      	cmp	r2, r3
 800af8e:	d802      	bhi.n	800af96 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800af90:	4a1f      	ldr	r2, [pc, #124]	@ (800b010 <prvAddNewTaskToReadyList+0xc8>)
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800af96:	4b20      	ldr	r3, [pc, #128]	@ (800b018 <prvAddNewTaskToReadyList+0xd0>)
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	3301      	adds	r3, #1
 800af9c:	4a1e      	ldr	r2, [pc, #120]	@ (800b018 <prvAddNewTaskToReadyList+0xd0>)
 800af9e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800afa0:	4b1d      	ldr	r3, [pc, #116]	@ (800b018 <prvAddNewTaskToReadyList+0xd0>)
 800afa2:	681a      	ldr	r2, [r3, #0]
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afac:	4b1b      	ldr	r3, [pc, #108]	@ (800b01c <prvAddNewTaskToReadyList+0xd4>)
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	429a      	cmp	r2, r3
 800afb2:	d903      	bls.n	800afbc <prvAddNewTaskToReadyList+0x74>
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afb8:	4a18      	ldr	r2, [pc, #96]	@ (800b01c <prvAddNewTaskToReadyList+0xd4>)
 800afba:	6013      	str	r3, [r2, #0]
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afc0:	4613      	mov	r3, r2
 800afc2:	009b      	lsls	r3, r3, #2
 800afc4:	4413      	add	r3, r2
 800afc6:	009b      	lsls	r3, r3, #2
 800afc8:	4a15      	ldr	r2, [pc, #84]	@ (800b020 <prvAddNewTaskToReadyList+0xd8>)
 800afca:	441a      	add	r2, r3
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	3304      	adds	r3, #4
 800afd0:	4619      	mov	r1, r3
 800afd2:	4610      	mov	r0, r2
 800afd4:	f7ff f901 	bl	800a1da <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800afd8:	f001 fa48 	bl	800c46c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800afdc:	4b0d      	ldr	r3, [pc, #52]	@ (800b014 <prvAddNewTaskToReadyList+0xcc>)
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d00e      	beq.n	800b002 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800afe4:	4b0a      	ldr	r3, [pc, #40]	@ (800b010 <prvAddNewTaskToReadyList+0xc8>)
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afee:	429a      	cmp	r2, r3
 800aff0:	d207      	bcs.n	800b002 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800aff2:	4b0c      	ldr	r3, [pc, #48]	@ (800b024 <prvAddNewTaskToReadyList+0xdc>)
 800aff4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aff8:	601a      	str	r2, [r3, #0]
 800affa:	f3bf 8f4f 	dsb	sy
 800affe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b002:	bf00      	nop
 800b004:	3708      	adds	r7, #8
 800b006:	46bd      	mov	sp, r7
 800b008:	bd80      	pop	{r7, pc}
 800b00a:	bf00      	nop
 800b00c:	200011dc 	.word	0x200011dc
 800b010:	20000d08 	.word	0x20000d08
 800b014:	200011e8 	.word	0x200011e8
 800b018:	200011f8 	.word	0x200011f8
 800b01c:	200011e4 	.word	0x200011e4
 800b020:	20000d0c 	.word	0x20000d0c
 800b024:	e000ed04 	.word	0xe000ed04

0800b028 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b028:	b580      	push	{r7, lr}
 800b02a:	b084      	sub	sp, #16
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b030:	2300      	movs	r3, #0
 800b032:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	2b00      	cmp	r3, #0
 800b038:	d018      	beq.n	800b06c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b03a:	4b14      	ldr	r3, [pc, #80]	@ (800b08c <vTaskDelay+0x64>)
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d00b      	beq.n	800b05a <vTaskDelay+0x32>
	__asm volatile
 800b042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b046:	f383 8811 	msr	BASEPRI, r3
 800b04a:	f3bf 8f6f 	isb	sy
 800b04e:	f3bf 8f4f 	dsb	sy
 800b052:	60bb      	str	r3, [r7, #8]
}
 800b054:	bf00      	nop
 800b056:	bf00      	nop
 800b058:	e7fd      	b.n	800b056 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b05a:	f000 f883 	bl	800b164 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b05e:	2100      	movs	r1, #0
 800b060:	6878      	ldr	r0, [r7, #4]
 800b062:	f000 fcf3 	bl	800ba4c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b066:	f000 f88b 	bl	800b180 <xTaskResumeAll>
 800b06a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d107      	bne.n	800b082 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800b072:	4b07      	ldr	r3, [pc, #28]	@ (800b090 <vTaskDelay+0x68>)
 800b074:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b078:	601a      	str	r2, [r3, #0]
 800b07a:	f3bf 8f4f 	dsb	sy
 800b07e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b082:	bf00      	nop
 800b084:	3710      	adds	r7, #16
 800b086:	46bd      	mov	sp, r7
 800b088:	bd80      	pop	{r7, pc}
 800b08a:	bf00      	nop
 800b08c:	20001204 	.word	0x20001204
 800b090:	e000ed04 	.word	0xe000ed04

0800b094 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b094:	b580      	push	{r7, lr}
 800b096:	b08a      	sub	sp, #40	@ 0x28
 800b098:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b09a:	2300      	movs	r3, #0
 800b09c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b09e:	2300      	movs	r3, #0
 800b0a0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b0a2:	463a      	mov	r2, r7
 800b0a4:	1d39      	adds	r1, r7, #4
 800b0a6:	f107 0308 	add.w	r3, r7, #8
 800b0aa:	4618      	mov	r0, r3
 800b0ac:	f7ff f834 	bl	800a118 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b0b0:	6839      	ldr	r1, [r7, #0]
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	68ba      	ldr	r2, [r7, #8]
 800b0b6:	9202      	str	r2, [sp, #8]
 800b0b8:	9301      	str	r3, [sp, #4]
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	9300      	str	r3, [sp, #0]
 800b0be:	2300      	movs	r3, #0
 800b0c0:	460a      	mov	r2, r1
 800b0c2:	4922      	ldr	r1, [pc, #136]	@ (800b14c <vTaskStartScheduler+0xb8>)
 800b0c4:	4822      	ldr	r0, [pc, #136]	@ (800b150 <vTaskStartScheduler+0xbc>)
 800b0c6:	f7ff fe09 	bl	800acdc <xTaskCreateStatic>
 800b0ca:	4603      	mov	r3, r0
 800b0cc:	4a21      	ldr	r2, [pc, #132]	@ (800b154 <vTaskStartScheduler+0xc0>)
 800b0ce:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b0d0:	4b20      	ldr	r3, [pc, #128]	@ (800b154 <vTaskStartScheduler+0xc0>)
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d002      	beq.n	800b0de <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b0d8:	2301      	movs	r3, #1
 800b0da:	617b      	str	r3, [r7, #20]
 800b0dc:	e001      	b.n	800b0e2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b0de:	2300      	movs	r3, #0
 800b0e0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b0e2:	697b      	ldr	r3, [r7, #20]
 800b0e4:	2b01      	cmp	r3, #1
 800b0e6:	d102      	bne.n	800b0ee <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b0e8:	f000 fd04 	bl	800baf4 <xTimerCreateTimerTask>
 800b0ec:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b0ee:	697b      	ldr	r3, [r7, #20]
 800b0f0:	2b01      	cmp	r3, #1
 800b0f2:	d116      	bne.n	800b122 <vTaskStartScheduler+0x8e>
	__asm volatile
 800b0f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0f8:	f383 8811 	msr	BASEPRI, r3
 800b0fc:	f3bf 8f6f 	isb	sy
 800b100:	f3bf 8f4f 	dsb	sy
 800b104:	613b      	str	r3, [r7, #16]
}
 800b106:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b108:	4b13      	ldr	r3, [pc, #76]	@ (800b158 <vTaskStartScheduler+0xc4>)
 800b10a:	f04f 32ff 	mov.w	r2, #4294967295
 800b10e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b110:	4b12      	ldr	r3, [pc, #72]	@ (800b15c <vTaskStartScheduler+0xc8>)
 800b112:	2201      	movs	r2, #1
 800b114:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b116:	4b12      	ldr	r3, [pc, #72]	@ (800b160 <vTaskStartScheduler+0xcc>)
 800b118:	2200      	movs	r2, #0
 800b11a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b11c:	f001 f8d0 	bl	800c2c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b120:	e00f      	b.n	800b142 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b122:	697b      	ldr	r3, [r7, #20]
 800b124:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b128:	d10b      	bne.n	800b142 <vTaskStartScheduler+0xae>
	__asm volatile
 800b12a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b12e:	f383 8811 	msr	BASEPRI, r3
 800b132:	f3bf 8f6f 	isb	sy
 800b136:	f3bf 8f4f 	dsb	sy
 800b13a:	60fb      	str	r3, [r7, #12]
}
 800b13c:	bf00      	nop
 800b13e:	bf00      	nop
 800b140:	e7fd      	b.n	800b13e <vTaskStartScheduler+0xaa>
}
 800b142:	bf00      	nop
 800b144:	3718      	adds	r7, #24
 800b146:	46bd      	mov	sp, r7
 800b148:	bd80      	pop	{r7, pc}
 800b14a:	bf00      	nop
 800b14c:	080102f8 	.word	0x080102f8
 800b150:	0800b785 	.word	0x0800b785
 800b154:	20001200 	.word	0x20001200
 800b158:	200011fc 	.word	0x200011fc
 800b15c:	200011e8 	.word	0x200011e8
 800b160:	200011e0 	.word	0x200011e0

0800b164 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b164:	b480      	push	{r7}
 800b166:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b168:	4b04      	ldr	r3, [pc, #16]	@ (800b17c <vTaskSuspendAll+0x18>)
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	3301      	adds	r3, #1
 800b16e:	4a03      	ldr	r2, [pc, #12]	@ (800b17c <vTaskSuspendAll+0x18>)
 800b170:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b172:	bf00      	nop
 800b174:	46bd      	mov	sp, r7
 800b176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b17a:	4770      	bx	lr
 800b17c:	20001204 	.word	0x20001204

0800b180 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b180:	b580      	push	{r7, lr}
 800b182:	b084      	sub	sp, #16
 800b184:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b186:	2300      	movs	r3, #0
 800b188:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b18a:	2300      	movs	r3, #0
 800b18c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b18e:	4b42      	ldr	r3, [pc, #264]	@ (800b298 <xTaskResumeAll+0x118>)
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	2b00      	cmp	r3, #0
 800b194:	d10b      	bne.n	800b1ae <xTaskResumeAll+0x2e>
	__asm volatile
 800b196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b19a:	f383 8811 	msr	BASEPRI, r3
 800b19e:	f3bf 8f6f 	isb	sy
 800b1a2:	f3bf 8f4f 	dsb	sy
 800b1a6:	603b      	str	r3, [r7, #0]
}
 800b1a8:	bf00      	nop
 800b1aa:	bf00      	nop
 800b1ac:	e7fd      	b.n	800b1aa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b1ae:	f001 f92b 	bl	800c408 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b1b2:	4b39      	ldr	r3, [pc, #228]	@ (800b298 <xTaskResumeAll+0x118>)
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	3b01      	subs	r3, #1
 800b1b8:	4a37      	ldr	r2, [pc, #220]	@ (800b298 <xTaskResumeAll+0x118>)
 800b1ba:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b1bc:	4b36      	ldr	r3, [pc, #216]	@ (800b298 <xTaskResumeAll+0x118>)
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d162      	bne.n	800b28a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b1c4:	4b35      	ldr	r3, [pc, #212]	@ (800b29c <xTaskResumeAll+0x11c>)
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d05e      	beq.n	800b28a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b1cc:	e02f      	b.n	800b22e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b1ce:	4b34      	ldr	r3, [pc, #208]	@ (800b2a0 <xTaskResumeAll+0x120>)
 800b1d0:	68db      	ldr	r3, [r3, #12]
 800b1d2:	68db      	ldr	r3, [r3, #12]
 800b1d4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	3318      	adds	r3, #24
 800b1da:	4618      	mov	r0, r3
 800b1dc:	f7ff f85a 	bl	800a294 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	3304      	adds	r3, #4
 800b1e4:	4618      	mov	r0, r3
 800b1e6:	f7ff f855 	bl	800a294 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1ee:	4b2d      	ldr	r3, [pc, #180]	@ (800b2a4 <xTaskResumeAll+0x124>)
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	429a      	cmp	r2, r3
 800b1f4:	d903      	bls.n	800b1fe <xTaskResumeAll+0x7e>
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1fa:	4a2a      	ldr	r2, [pc, #168]	@ (800b2a4 <xTaskResumeAll+0x124>)
 800b1fc:	6013      	str	r3, [r2, #0]
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b202:	4613      	mov	r3, r2
 800b204:	009b      	lsls	r3, r3, #2
 800b206:	4413      	add	r3, r2
 800b208:	009b      	lsls	r3, r3, #2
 800b20a:	4a27      	ldr	r2, [pc, #156]	@ (800b2a8 <xTaskResumeAll+0x128>)
 800b20c:	441a      	add	r2, r3
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	3304      	adds	r3, #4
 800b212:	4619      	mov	r1, r3
 800b214:	4610      	mov	r0, r2
 800b216:	f7fe ffe0 	bl	800a1da <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b21e:	4b23      	ldr	r3, [pc, #140]	@ (800b2ac <xTaskResumeAll+0x12c>)
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b224:	429a      	cmp	r2, r3
 800b226:	d302      	bcc.n	800b22e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800b228:	4b21      	ldr	r3, [pc, #132]	@ (800b2b0 <xTaskResumeAll+0x130>)
 800b22a:	2201      	movs	r2, #1
 800b22c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b22e:	4b1c      	ldr	r3, [pc, #112]	@ (800b2a0 <xTaskResumeAll+0x120>)
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	2b00      	cmp	r3, #0
 800b234:	d1cb      	bne.n	800b1ce <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d001      	beq.n	800b240 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b23c:	f000 fb58 	bl	800b8f0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b240:	4b1c      	ldr	r3, [pc, #112]	@ (800b2b4 <xTaskResumeAll+0x134>)
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d010      	beq.n	800b26e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b24c:	f000 f846 	bl	800b2dc <xTaskIncrementTick>
 800b250:	4603      	mov	r3, r0
 800b252:	2b00      	cmp	r3, #0
 800b254:	d002      	beq.n	800b25c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800b256:	4b16      	ldr	r3, [pc, #88]	@ (800b2b0 <xTaskResumeAll+0x130>)
 800b258:	2201      	movs	r2, #1
 800b25a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	3b01      	subs	r3, #1
 800b260:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	2b00      	cmp	r3, #0
 800b266:	d1f1      	bne.n	800b24c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800b268:	4b12      	ldr	r3, [pc, #72]	@ (800b2b4 <xTaskResumeAll+0x134>)
 800b26a:	2200      	movs	r2, #0
 800b26c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b26e:	4b10      	ldr	r3, [pc, #64]	@ (800b2b0 <xTaskResumeAll+0x130>)
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	2b00      	cmp	r3, #0
 800b274:	d009      	beq.n	800b28a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b276:	2301      	movs	r3, #1
 800b278:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b27a:	4b0f      	ldr	r3, [pc, #60]	@ (800b2b8 <xTaskResumeAll+0x138>)
 800b27c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b280:	601a      	str	r2, [r3, #0]
 800b282:	f3bf 8f4f 	dsb	sy
 800b286:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b28a:	f001 f8ef 	bl	800c46c <vPortExitCritical>

	return xAlreadyYielded;
 800b28e:	68bb      	ldr	r3, [r7, #8]
}
 800b290:	4618      	mov	r0, r3
 800b292:	3710      	adds	r7, #16
 800b294:	46bd      	mov	sp, r7
 800b296:	bd80      	pop	{r7, pc}
 800b298:	20001204 	.word	0x20001204
 800b29c:	200011dc 	.word	0x200011dc
 800b2a0:	2000119c 	.word	0x2000119c
 800b2a4:	200011e4 	.word	0x200011e4
 800b2a8:	20000d0c 	.word	0x20000d0c
 800b2ac:	20000d08 	.word	0x20000d08
 800b2b0:	200011f0 	.word	0x200011f0
 800b2b4:	200011ec 	.word	0x200011ec
 800b2b8:	e000ed04 	.word	0xe000ed04

0800b2bc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b2bc:	b480      	push	{r7}
 800b2be:	b083      	sub	sp, #12
 800b2c0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b2c2:	4b05      	ldr	r3, [pc, #20]	@ (800b2d8 <xTaskGetTickCount+0x1c>)
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b2c8:	687b      	ldr	r3, [r7, #4]
}
 800b2ca:	4618      	mov	r0, r3
 800b2cc:	370c      	adds	r7, #12
 800b2ce:	46bd      	mov	sp, r7
 800b2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d4:	4770      	bx	lr
 800b2d6:	bf00      	nop
 800b2d8:	200011e0 	.word	0x200011e0

0800b2dc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b2dc:	b580      	push	{r7, lr}
 800b2de:	b086      	sub	sp, #24
 800b2e0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b2e6:	4b4f      	ldr	r3, [pc, #316]	@ (800b424 <xTaskIncrementTick+0x148>)
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	f040 8090 	bne.w	800b410 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b2f0:	4b4d      	ldr	r3, [pc, #308]	@ (800b428 <xTaskIncrementTick+0x14c>)
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	3301      	adds	r3, #1
 800b2f6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b2f8:	4a4b      	ldr	r2, [pc, #300]	@ (800b428 <xTaskIncrementTick+0x14c>)
 800b2fa:	693b      	ldr	r3, [r7, #16]
 800b2fc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b2fe:	693b      	ldr	r3, [r7, #16]
 800b300:	2b00      	cmp	r3, #0
 800b302:	d121      	bne.n	800b348 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800b304:	4b49      	ldr	r3, [pc, #292]	@ (800b42c <xTaskIncrementTick+0x150>)
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d00b      	beq.n	800b326 <xTaskIncrementTick+0x4a>
	__asm volatile
 800b30e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b312:	f383 8811 	msr	BASEPRI, r3
 800b316:	f3bf 8f6f 	isb	sy
 800b31a:	f3bf 8f4f 	dsb	sy
 800b31e:	603b      	str	r3, [r7, #0]
}
 800b320:	bf00      	nop
 800b322:	bf00      	nop
 800b324:	e7fd      	b.n	800b322 <xTaskIncrementTick+0x46>
 800b326:	4b41      	ldr	r3, [pc, #260]	@ (800b42c <xTaskIncrementTick+0x150>)
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	60fb      	str	r3, [r7, #12]
 800b32c:	4b40      	ldr	r3, [pc, #256]	@ (800b430 <xTaskIncrementTick+0x154>)
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	4a3e      	ldr	r2, [pc, #248]	@ (800b42c <xTaskIncrementTick+0x150>)
 800b332:	6013      	str	r3, [r2, #0]
 800b334:	4a3e      	ldr	r2, [pc, #248]	@ (800b430 <xTaskIncrementTick+0x154>)
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	6013      	str	r3, [r2, #0]
 800b33a:	4b3e      	ldr	r3, [pc, #248]	@ (800b434 <xTaskIncrementTick+0x158>)
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	3301      	adds	r3, #1
 800b340:	4a3c      	ldr	r2, [pc, #240]	@ (800b434 <xTaskIncrementTick+0x158>)
 800b342:	6013      	str	r3, [r2, #0]
 800b344:	f000 fad4 	bl	800b8f0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b348:	4b3b      	ldr	r3, [pc, #236]	@ (800b438 <xTaskIncrementTick+0x15c>)
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	693a      	ldr	r2, [r7, #16]
 800b34e:	429a      	cmp	r2, r3
 800b350:	d349      	bcc.n	800b3e6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b352:	4b36      	ldr	r3, [pc, #216]	@ (800b42c <xTaskIncrementTick+0x150>)
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d104      	bne.n	800b366 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b35c:	4b36      	ldr	r3, [pc, #216]	@ (800b438 <xTaskIncrementTick+0x15c>)
 800b35e:	f04f 32ff 	mov.w	r2, #4294967295
 800b362:	601a      	str	r2, [r3, #0]
					break;
 800b364:	e03f      	b.n	800b3e6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b366:	4b31      	ldr	r3, [pc, #196]	@ (800b42c <xTaskIncrementTick+0x150>)
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	68db      	ldr	r3, [r3, #12]
 800b36c:	68db      	ldr	r3, [r3, #12]
 800b36e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b370:	68bb      	ldr	r3, [r7, #8]
 800b372:	685b      	ldr	r3, [r3, #4]
 800b374:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b376:	693a      	ldr	r2, [r7, #16]
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	429a      	cmp	r2, r3
 800b37c:	d203      	bcs.n	800b386 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b37e:	4a2e      	ldr	r2, [pc, #184]	@ (800b438 <xTaskIncrementTick+0x15c>)
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b384:	e02f      	b.n	800b3e6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b386:	68bb      	ldr	r3, [r7, #8]
 800b388:	3304      	adds	r3, #4
 800b38a:	4618      	mov	r0, r3
 800b38c:	f7fe ff82 	bl	800a294 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b390:	68bb      	ldr	r3, [r7, #8]
 800b392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b394:	2b00      	cmp	r3, #0
 800b396:	d004      	beq.n	800b3a2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b398:	68bb      	ldr	r3, [r7, #8]
 800b39a:	3318      	adds	r3, #24
 800b39c:	4618      	mov	r0, r3
 800b39e:	f7fe ff79 	bl	800a294 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b3a2:	68bb      	ldr	r3, [r7, #8]
 800b3a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3a6:	4b25      	ldr	r3, [pc, #148]	@ (800b43c <xTaskIncrementTick+0x160>)
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	429a      	cmp	r2, r3
 800b3ac:	d903      	bls.n	800b3b6 <xTaskIncrementTick+0xda>
 800b3ae:	68bb      	ldr	r3, [r7, #8]
 800b3b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3b2:	4a22      	ldr	r2, [pc, #136]	@ (800b43c <xTaskIncrementTick+0x160>)
 800b3b4:	6013      	str	r3, [r2, #0]
 800b3b6:	68bb      	ldr	r3, [r7, #8]
 800b3b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3ba:	4613      	mov	r3, r2
 800b3bc:	009b      	lsls	r3, r3, #2
 800b3be:	4413      	add	r3, r2
 800b3c0:	009b      	lsls	r3, r3, #2
 800b3c2:	4a1f      	ldr	r2, [pc, #124]	@ (800b440 <xTaskIncrementTick+0x164>)
 800b3c4:	441a      	add	r2, r3
 800b3c6:	68bb      	ldr	r3, [r7, #8]
 800b3c8:	3304      	adds	r3, #4
 800b3ca:	4619      	mov	r1, r3
 800b3cc:	4610      	mov	r0, r2
 800b3ce:	f7fe ff04 	bl	800a1da <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b3d2:	68bb      	ldr	r3, [r7, #8]
 800b3d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3d6:	4b1b      	ldr	r3, [pc, #108]	@ (800b444 <xTaskIncrementTick+0x168>)
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3dc:	429a      	cmp	r2, r3
 800b3de:	d3b8      	bcc.n	800b352 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800b3e0:	2301      	movs	r3, #1
 800b3e2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b3e4:	e7b5      	b.n	800b352 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b3e6:	4b17      	ldr	r3, [pc, #92]	@ (800b444 <xTaskIncrementTick+0x168>)
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3ec:	4914      	ldr	r1, [pc, #80]	@ (800b440 <xTaskIncrementTick+0x164>)
 800b3ee:	4613      	mov	r3, r2
 800b3f0:	009b      	lsls	r3, r3, #2
 800b3f2:	4413      	add	r3, r2
 800b3f4:	009b      	lsls	r3, r3, #2
 800b3f6:	440b      	add	r3, r1
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	2b01      	cmp	r3, #1
 800b3fc:	d901      	bls.n	800b402 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800b3fe:	2301      	movs	r3, #1
 800b400:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b402:	4b11      	ldr	r3, [pc, #68]	@ (800b448 <xTaskIncrementTick+0x16c>)
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	2b00      	cmp	r3, #0
 800b408:	d007      	beq.n	800b41a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800b40a:	2301      	movs	r3, #1
 800b40c:	617b      	str	r3, [r7, #20]
 800b40e:	e004      	b.n	800b41a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b410:	4b0e      	ldr	r3, [pc, #56]	@ (800b44c <xTaskIncrementTick+0x170>)
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	3301      	adds	r3, #1
 800b416:	4a0d      	ldr	r2, [pc, #52]	@ (800b44c <xTaskIncrementTick+0x170>)
 800b418:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b41a:	697b      	ldr	r3, [r7, #20]
}
 800b41c:	4618      	mov	r0, r3
 800b41e:	3718      	adds	r7, #24
 800b420:	46bd      	mov	sp, r7
 800b422:	bd80      	pop	{r7, pc}
 800b424:	20001204 	.word	0x20001204
 800b428:	200011e0 	.word	0x200011e0
 800b42c:	20001194 	.word	0x20001194
 800b430:	20001198 	.word	0x20001198
 800b434:	200011f4 	.word	0x200011f4
 800b438:	200011fc 	.word	0x200011fc
 800b43c:	200011e4 	.word	0x200011e4
 800b440:	20000d0c 	.word	0x20000d0c
 800b444:	20000d08 	.word	0x20000d08
 800b448:	200011f0 	.word	0x200011f0
 800b44c:	200011ec 	.word	0x200011ec

0800b450 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b450:	b480      	push	{r7}
 800b452:	b085      	sub	sp, #20
 800b454:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b456:	4b28      	ldr	r3, [pc, #160]	@ (800b4f8 <vTaskSwitchContext+0xa8>)
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d003      	beq.n	800b466 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b45e:	4b27      	ldr	r3, [pc, #156]	@ (800b4fc <vTaskSwitchContext+0xac>)
 800b460:	2201      	movs	r2, #1
 800b462:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b464:	e042      	b.n	800b4ec <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800b466:	4b25      	ldr	r3, [pc, #148]	@ (800b4fc <vTaskSwitchContext+0xac>)
 800b468:	2200      	movs	r2, #0
 800b46a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b46c:	4b24      	ldr	r3, [pc, #144]	@ (800b500 <vTaskSwitchContext+0xb0>)
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	60fb      	str	r3, [r7, #12]
 800b472:	e011      	b.n	800b498 <vTaskSwitchContext+0x48>
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	2b00      	cmp	r3, #0
 800b478:	d10b      	bne.n	800b492 <vTaskSwitchContext+0x42>
	__asm volatile
 800b47a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b47e:	f383 8811 	msr	BASEPRI, r3
 800b482:	f3bf 8f6f 	isb	sy
 800b486:	f3bf 8f4f 	dsb	sy
 800b48a:	607b      	str	r3, [r7, #4]
}
 800b48c:	bf00      	nop
 800b48e:	bf00      	nop
 800b490:	e7fd      	b.n	800b48e <vTaskSwitchContext+0x3e>
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	3b01      	subs	r3, #1
 800b496:	60fb      	str	r3, [r7, #12]
 800b498:	491a      	ldr	r1, [pc, #104]	@ (800b504 <vTaskSwitchContext+0xb4>)
 800b49a:	68fa      	ldr	r2, [r7, #12]
 800b49c:	4613      	mov	r3, r2
 800b49e:	009b      	lsls	r3, r3, #2
 800b4a0:	4413      	add	r3, r2
 800b4a2:	009b      	lsls	r3, r3, #2
 800b4a4:	440b      	add	r3, r1
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d0e3      	beq.n	800b474 <vTaskSwitchContext+0x24>
 800b4ac:	68fa      	ldr	r2, [r7, #12]
 800b4ae:	4613      	mov	r3, r2
 800b4b0:	009b      	lsls	r3, r3, #2
 800b4b2:	4413      	add	r3, r2
 800b4b4:	009b      	lsls	r3, r3, #2
 800b4b6:	4a13      	ldr	r2, [pc, #76]	@ (800b504 <vTaskSwitchContext+0xb4>)
 800b4b8:	4413      	add	r3, r2
 800b4ba:	60bb      	str	r3, [r7, #8]
 800b4bc:	68bb      	ldr	r3, [r7, #8]
 800b4be:	685b      	ldr	r3, [r3, #4]
 800b4c0:	685a      	ldr	r2, [r3, #4]
 800b4c2:	68bb      	ldr	r3, [r7, #8]
 800b4c4:	605a      	str	r2, [r3, #4]
 800b4c6:	68bb      	ldr	r3, [r7, #8]
 800b4c8:	685a      	ldr	r2, [r3, #4]
 800b4ca:	68bb      	ldr	r3, [r7, #8]
 800b4cc:	3308      	adds	r3, #8
 800b4ce:	429a      	cmp	r2, r3
 800b4d0:	d104      	bne.n	800b4dc <vTaskSwitchContext+0x8c>
 800b4d2:	68bb      	ldr	r3, [r7, #8]
 800b4d4:	685b      	ldr	r3, [r3, #4]
 800b4d6:	685a      	ldr	r2, [r3, #4]
 800b4d8:	68bb      	ldr	r3, [r7, #8]
 800b4da:	605a      	str	r2, [r3, #4]
 800b4dc:	68bb      	ldr	r3, [r7, #8]
 800b4de:	685b      	ldr	r3, [r3, #4]
 800b4e0:	68db      	ldr	r3, [r3, #12]
 800b4e2:	4a09      	ldr	r2, [pc, #36]	@ (800b508 <vTaskSwitchContext+0xb8>)
 800b4e4:	6013      	str	r3, [r2, #0]
 800b4e6:	4a06      	ldr	r2, [pc, #24]	@ (800b500 <vTaskSwitchContext+0xb0>)
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	6013      	str	r3, [r2, #0]
}
 800b4ec:	bf00      	nop
 800b4ee:	3714      	adds	r7, #20
 800b4f0:	46bd      	mov	sp, r7
 800b4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f6:	4770      	bx	lr
 800b4f8:	20001204 	.word	0x20001204
 800b4fc:	200011f0 	.word	0x200011f0
 800b500:	200011e4 	.word	0x200011e4
 800b504:	20000d0c 	.word	0x20000d0c
 800b508:	20000d08 	.word	0x20000d08

0800b50c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b50c:	b580      	push	{r7, lr}
 800b50e:	b084      	sub	sp, #16
 800b510:	af00      	add	r7, sp, #0
 800b512:	6078      	str	r0, [r7, #4]
 800b514:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d10b      	bne.n	800b534 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800b51c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b520:	f383 8811 	msr	BASEPRI, r3
 800b524:	f3bf 8f6f 	isb	sy
 800b528:	f3bf 8f4f 	dsb	sy
 800b52c:	60fb      	str	r3, [r7, #12]
}
 800b52e:	bf00      	nop
 800b530:	bf00      	nop
 800b532:	e7fd      	b.n	800b530 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b534:	4b07      	ldr	r3, [pc, #28]	@ (800b554 <vTaskPlaceOnEventList+0x48>)
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	3318      	adds	r3, #24
 800b53a:	4619      	mov	r1, r3
 800b53c:	6878      	ldr	r0, [r7, #4]
 800b53e:	f7fe fe70 	bl	800a222 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b542:	2101      	movs	r1, #1
 800b544:	6838      	ldr	r0, [r7, #0]
 800b546:	f000 fa81 	bl	800ba4c <prvAddCurrentTaskToDelayedList>
}
 800b54a:	bf00      	nop
 800b54c:	3710      	adds	r7, #16
 800b54e:	46bd      	mov	sp, r7
 800b550:	bd80      	pop	{r7, pc}
 800b552:	bf00      	nop
 800b554:	20000d08 	.word	0x20000d08

0800b558 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b558:	b580      	push	{r7, lr}
 800b55a:	b086      	sub	sp, #24
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	60f8      	str	r0, [r7, #12]
 800b560:	60b9      	str	r1, [r7, #8]
 800b562:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	2b00      	cmp	r3, #0
 800b568:	d10b      	bne.n	800b582 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800b56a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b56e:	f383 8811 	msr	BASEPRI, r3
 800b572:	f3bf 8f6f 	isb	sy
 800b576:	f3bf 8f4f 	dsb	sy
 800b57a:	617b      	str	r3, [r7, #20]
}
 800b57c:	bf00      	nop
 800b57e:	bf00      	nop
 800b580:	e7fd      	b.n	800b57e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b582:	4b0a      	ldr	r3, [pc, #40]	@ (800b5ac <vTaskPlaceOnEventListRestricted+0x54>)
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	3318      	adds	r3, #24
 800b588:	4619      	mov	r1, r3
 800b58a:	68f8      	ldr	r0, [r7, #12]
 800b58c:	f7fe fe25 	bl	800a1da <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	2b00      	cmp	r3, #0
 800b594:	d002      	beq.n	800b59c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800b596:	f04f 33ff 	mov.w	r3, #4294967295
 800b59a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b59c:	6879      	ldr	r1, [r7, #4]
 800b59e:	68b8      	ldr	r0, [r7, #8]
 800b5a0:	f000 fa54 	bl	800ba4c <prvAddCurrentTaskToDelayedList>
	}
 800b5a4:	bf00      	nop
 800b5a6:	3718      	adds	r7, #24
 800b5a8:	46bd      	mov	sp, r7
 800b5aa:	bd80      	pop	{r7, pc}
 800b5ac:	20000d08 	.word	0x20000d08

0800b5b0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	b086      	sub	sp, #24
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	68db      	ldr	r3, [r3, #12]
 800b5bc:	68db      	ldr	r3, [r3, #12]
 800b5be:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b5c0:	693b      	ldr	r3, [r7, #16]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d10b      	bne.n	800b5de <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800b5c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5ca:	f383 8811 	msr	BASEPRI, r3
 800b5ce:	f3bf 8f6f 	isb	sy
 800b5d2:	f3bf 8f4f 	dsb	sy
 800b5d6:	60fb      	str	r3, [r7, #12]
}
 800b5d8:	bf00      	nop
 800b5da:	bf00      	nop
 800b5dc:	e7fd      	b.n	800b5da <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b5de:	693b      	ldr	r3, [r7, #16]
 800b5e0:	3318      	adds	r3, #24
 800b5e2:	4618      	mov	r0, r3
 800b5e4:	f7fe fe56 	bl	800a294 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b5e8:	4b1d      	ldr	r3, [pc, #116]	@ (800b660 <xTaskRemoveFromEventList+0xb0>)
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d11d      	bne.n	800b62c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b5f0:	693b      	ldr	r3, [r7, #16]
 800b5f2:	3304      	adds	r3, #4
 800b5f4:	4618      	mov	r0, r3
 800b5f6:	f7fe fe4d 	bl	800a294 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b5fa:	693b      	ldr	r3, [r7, #16]
 800b5fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5fe:	4b19      	ldr	r3, [pc, #100]	@ (800b664 <xTaskRemoveFromEventList+0xb4>)
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	429a      	cmp	r2, r3
 800b604:	d903      	bls.n	800b60e <xTaskRemoveFromEventList+0x5e>
 800b606:	693b      	ldr	r3, [r7, #16]
 800b608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b60a:	4a16      	ldr	r2, [pc, #88]	@ (800b664 <xTaskRemoveFromEventList+0xb4>)
 800b60c:	6013      	str	r3, [r2, #0]
 800b60e:	693b      	ldr	r3, [r7, #16]
 800b610:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b612:	4613      	mov	r3, r2
 800b614:	009b      	lsls	r3, r3, #2
 800b616:	4413      	add	r3, r2
 800b618:	009b      	lsls	r3, r3, #2
 800b61a:	4a13      	ldr	r2, [pc, #76]	@ (800b668 <xTaskRemoveFromEventList+0xb8>)
 800b61c:	441a      	add	r2, r3
 800b61e:	693b      	ldr	r3, [r7, #16]
 800b620:	3304      	adds	r3, #4
 800b622:	4619      	mov	r1, r3
 800b624:	4610      	mov	r0, r2
 800b626:	f7fe fdd8 	bl	800a1da <vListInsertEnd>
 800b62a:	e005      	b.n	800b638 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b62c:	693b      	ldr	r3, [r7, #16]
 800b62e:	3318      	adds	r3, #24
 800b630:	4619      	mov	r1, r3
 800b632:	480e      	ldr	r0, [pc, #56]	@ (800b66c <xTaskRemoveFromEventList+0xbc>)
 800b634:	f7fe fdd1 	bl	800a1da <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b638:	693b      	ldr	r3, [r7, #16]
 800b63a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b63c:	4b0c      	ldr	r3, [pc, #48]	@ (800b670 <xTaskRemoveFromEventList+0xc0>)
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b642:	429a      	cmp	r2, r3
 800b644:	d905      	bls.n	800b652 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b646:	2301      	movs	r3, #1
 800b648:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b64a:	4b0a      	ldr	r3, [pc, #40]	@ (800b674 <xTaskRemoveFromEventList+0xc4>)
 800b64c:	2201      	movs	r2, #1
 800b64e:	601a      	str	r2, [r3, #0]
 800b650:	e001      	b.n	800b656 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800b652:	2300      	movs	r3, #0
 800b654:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b656:	697b      	ldr	r3, [r7, #20]
}
 800b658:	4618      	mov	r0, r3
 800b65a:	3718      	adds	r7, #24
 800b65c:	46bd      	mov	sp, r7
 800b65e:	bd80      	pop	{r7, pc}
 800b660:	20001204 	.word	0x20001204
 800b664:	200011e4 	.word	0x200011e4
 800b668:	20000d0c 	.word	0x20000d0c
 800b66c:	2000119c 	.word	0x2000119c
 800b670:	20000d08 	.word	0x20000d08
 800b674:	200011f0 	.word	0x200011f0

0800b678 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b678:	b480      	push	{r7}
 800b67a:	b083      	sub	sp, #12
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b680:	4b06      	ldr	r3, [pc, #24]	@ (800b69c <vTaskInternalSetTimeOutState+0x24>)
 800b682:	681a      	ldr	r2, [r3, #0]
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b688:	4b05      	ldr	r3, [pc, #20]	@ (800b6a0 <vTaskInternalSetTimeOutState+0x28>)
 800b68a:	681a      	ldr	r2, [r3, #0]
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	605a      	str	r2, [r3, #4]
}
 800b690:	bf00      	nop
 800b692:	370c      	adds	r7, #12
 800b694:	46bd      	mov	sp, r7
 800b696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b69a:	4770      	bx	lr
 800b69c:	200011f4 	.word	0x200011f4
 800b6a0:	200011e0 	.word	0x200011e0

0800b6a4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b6a4:	b580      	push	{r7, lr}
 800b6a6:	b088      	sub	sp, #32
 800b6a8:	af00      	add	r7, sp, #0
 800b6aa:	6078      	str	r0, [r7, #4]
 800b6ac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d10b      	bne.n	800b6cc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800b6b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6b8:	f383 8811 	msr	BASEPRI, r3
 800b6bc:	f3bf 8f6f 	isb	sy
 800b6c0:	f3bf 8f4f 	dsb	sy
 800b6c4:	613b      	str	r3, [r7, #16]
}
 800b6c6:	bf00      	nop
 800b6c8:	bf00      	nop
 800b6ca:	e7fd      	b.n	800b6c8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b6cc:	683b      	ldr	r3, [r7, #0]
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d10b      	bne.n	800b6ea <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800b6d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6d6:	f383 8811 	msr	BASEPRI, r3
 800b6da:	f3bf 8f6f 	isb	sy
 800b6de:	f3bf 8f4f 	dsb	sy
 800b6e2:	60fb      	str	r3, [r7, #12]
}
 800b6e4:	bf00      	nop
 800b6e6:	bf00      	nop
 800b6e8:	e7fd      	b.n	800b6e6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800b6ea:	f000 fe8d 	bl	800c408 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b6ee:	4b1d      	ldr	r3, [pc, #116]	@ (800b764 <xTaskCheckForTimeOut+0xc0>)
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	685b      	ldr	r3, [r3, #4]
 800b6f8:	69ba      	ldr	r2, [r7, #24]
 800b6fa:	1ad3      	subs	r3, r2, r3
 800b6fc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b6fe:	683b      	ldr	r3, [r7, #0]
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b706:	d102      	bne.n	800b70e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b708:	2300      	movs	r3, #0
 800b70a:	61fb      	str	r3, [r7, #28]
 800b70c:	e023      	b.n	800b756 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	681a      	ldr	r2, [r3, #0]
 800b712:	4b15      	ldr	r3, [pc, #84]	@ (800b768 <xTaskCheckForTimeOut+0xc4>)
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	429a      	cmp	r2, r3
 800b718:	d007      	beq.n	800b72a <xTaskCheckForTimeOut+0x86>
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	685b      	ldr	r3, [r3, #4]
 800b71e:	69ba      	ldr	r2, [r7, #24]
 800b720:	429a      	cmp	r2, r3
 800b722:	d302      	bcc.n	800b72a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b724:	2301      	movs	r3, #1
 800b726:	61fb      	str	r3, [r7, #28]
 800b728:	e015      	b.n	800b756 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b72a:	683b      	ldr	r3, [r7, #0]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	697a      	ldr	r2, [r7, #20]
 800b730:	429a      	cmp	r2, r3
 800b732:	d20b      	bcs.n	800b74c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b734:	683b      	ldr	r3, [r7, #0]
 800b736:	681a      	ldr	r2, [r3, #0]
 800b738:	697b      	ldr	r3, [r7, #20]
 800b73a:	1ad2      	subs	r2, r2, r3
 800b73c:	683b      	ldr	r3, [r7, #0]
 800b73e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b740:	6878      	ldr	r0, [r7, #4]
 800b742:	f7ff ff99 	bl	800b678 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b746:	2300      	movs	r3, #0
 800b748:	61fb      	str	r3, [r7, #28]
 800b74a:	e004      	b.n	800b756 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800b74c:	683b      	ldr	r3, [r7, #0]
 800b74e:	2200      	movs	r2, #0
 800b750:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b752:	2301      	movs	r3, #1
 800b754:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b756:	f000 fe89 	bl	800c46c <vPortExitCritical>

	return xReturn;
 800b75a:	69fb      	ldr	r3, [r7, #28]
}
 800b75c:	4618      	mov	r0, r3
 800b75e:	3720      	adds	r7, #32
 800b760:	46bd      	mov	sp, r7
 800b762:	bd80      	pop	{r7, pc}
 800b764:	200011e0 	.word	0x200011e0
 800b768:	200011f4 	.word	0x200011f4

0800b76c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b76c:	b480      	push	{r7}
 800b76e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b770:	4b03      	ldr	r3, [pc, #12]	@ (800b780 <vTaskMissedYield+0x14>)
 800b772:	2201      	movs	r2, #1
 800b774:	601a      	str	r2, [r3, #0]
}
 800b776:	bf00      	nop
 800b778:	46bd      	mov	sp, r7
 800b77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b77e:	4770      	bx	lr
 800b780:	200011f0 	.word	0x200011f0

0800b784 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b784:	b580      	push	{r7, lr}
 800b786:	b082      	sub	sp, #8
 800b788:	af00      	add	r7, sp, #0
 800b78a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b78c:	f000 f852 	bl	800b834 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b790:	4b06      	ldr	r3, [pc, #24]	@ (800b7ac <prvIdleTask+0x28>)
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	2b01      	cmp	r3, #1
 800b796:	d9f9      	bls.n	800b78c <prvIdleTask+0x8>
			{
				taskYIELD();
 800b798:	4b05      	ldr	r3, [pc, #20]	@ (800b7b0 <prvIdleTask+0x2c>)
 800b79a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b79e:	601a      	str	r2, [r3, #0]
 800b7a0:	f3bf 8f4f 	dsb	sy
 800b7a4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b7a8:	e7f0      	b.n	800b78c <prvIdleTask+0x8>
 800b7aa:	bf00      	nop
 800b7ac:	20000d0c 	.word	0x20000d0c
 800b7b0:	e000ed04 	.word	0xe000ed04

0800b7b4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b7b4:	b580      	push	{r7, lr}
 800b7b6:	b082      	sub	sp, #8
 800b7b8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b7ba:	2300      	movs	r3, #0
 800b7bc:	607b      	str	r3, [r7, #4]
 800b7be:	e00c      	b.n	800b7da <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b7c0:	687a      	ldr	r2, [r7, #4]
 800b7c2:	4613      	mov	r3, r2
 800b7c4:	009b      	lsls	r3, r3, #2
 800b7c6:	4413      	add	r3, r2
 800b7c8:	009b      	lsls	r3, r3, #2
 800b7ca:	4a12      	ldr	r2, [pc, #72]	@ (800b814 <prvInitialiseTaskLists+0x60>)
 800b7cc:	4413      	add	r3, r2
 800b7ce:	4618      	mov	r0, r3
 800b7d0:	f7fe fcd6 	bl	800a180 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	3301      	adds	r3, #1
 800b7d8:	607b      	str	r3, [r7, #4]
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	2b37      	cmp	r3, #55	@ 0x37
 800b7de:	d9ef      	bls.n	800b7c0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b7e0:	480d      	ldr	r0, [pc, #52]	@ (800b818 <prvInitialiseTaskLists+0x64>)
 800b7e2:	f7fe fccd 	bl	800a180 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b7e6:	480d      	ldr	r0, [pc, #52]	@ (800b81c <prvInitialiseTaskLists+0x68>)
 800b7e8:	f7fe fcca 	bl	800a180 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b7ec:	480c      	ldr	r0, [pc, #48]	@ (800b820 <prvInitialiseTaskLists+0x6c>)
 800b7ee:	f7fe fcc7 	bl	800a180 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b7f2:	480c      	ldr	r0, [pc, #48]	@ (800b824 <prvInitialiseTaskLists+0x70>)
 800b7f4:	f7fe fcc4 	bl	800a180 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b7f8:	480b      	ldr	r0, [pc, #44]	@ (800b828 <prvInitialiseTaskLists+0x74>)
 800b7fa:	f7fe fcc1 	bl	800a180 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b7fe:	4b0b      	ldr	r3, [pc, #44]	@ (800b82c <prvInitialiseTaskLists+0x78>)
 800b800:	4a05      	ldr	r2, [pc, #20]	@ (800b818 <prvInitialiseTaskLists+0x64>)
 800b802:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b804:	4b0a      	ldr	r3, [pc, #40]	@ (800b830 <prvInitialiseTaskLists+0x7c>)
 800b806:	4a05      	ldr	r2, [pc, #20]	@ (800b81c <prvInitialiseTaskLists+0x68>)
 800b808:	601a      	str	r2, [r3, #0]
}
 800b80a:	bf00      	nop
 800b80c:	3708      	adds	r7, #8
 800b80e:	46bd      	mov	sp, r7
 800b810:	bd80      	pop	{r7, pc}
 800b812:	bf00      	nop
 800b814:	20000d0c 	.word	0x20000d0c
 800b818:	2000116c 	.word	0x2000116c
 800b81c:	20001180 	.word	0x20001180
 800b820:	2000119c 	.word	0x2000119c
 800b824:	200011b0 	.word	0x200011b0
 800b828:	200011c8 	.word	0x200011c8
 800b82c:	20001194 	.word	0x20001194
 800b830:	20001198 	.word	0x20001198

0800b834 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b834:	b580      	push	{r7, lr}
 800b836:	b082      	sub	sp, #8
 800b838:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b83a:	e019      	b.n	800b870 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b83c:	f000 fde4 	bl	800c408 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b840:	4b10      	ldr	r3, [pc, #64]	@ (800b884 <prvCheckTasksWaitingTermination+0x50>)
 800b842:	68db      	ldr	r3, [r3, #12]
 800b844:	68db      	ldr	r3, [r3, #12]
 800b846:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	3304      	adds	r3, #4
 800b84c:	4618      	mov	r0, r3
 800b84e:	f7fe fd21 	bl	800a294 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b852:	4b0d      	ldr	r3, [pc, #52]	@ (800b888 <prvCheckTasksWaitingTermination+0x54>)
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	3b01      	subs	r3, #1
 800b858:	4a0b      	ldr	r2, [pc, #44]	@ (800b888 <prvCheckTasksWaitingTermination+0x54>)
 800b85a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b85c:	4b0b      	ldr	r3, [pc, #44]	@ (800b88c <prvCheckTasksWaitingTermination+0x58>)
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	3b01      	subs	r3, #1
 800b862:	4a0a      	ldr	r2, [pc, #40]	@ (800b88c <prvCheckTasksWaitingTermination+0x58>)
 800b864:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b866:	f000 fe01 	bl	800c46c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b86a:	6878      	ldr	r0, [r7, #4]
 800b86c:	f000 f810 	bl	800b890 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b870:	4b06      	ldr	r3, [pc, #24]	@ (800b88c <prvCheckTasksWaitingTermination+0x58>)
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	2b00      	cmp	r3, #0
 800b876:	d1e1      	bne.n	800b83c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b878:	bf00      	nop
 800b87a:	bf00      	nop
 800b87c:	3708      	adds	r7, #8
 800b87e:	46bd      	mov	sp, r7
 800b880:	bd80      	pop	{r7, pc}
 800b882:	bf00      	nop
 800b884:	200011b0 	.word	0x200011b0
 800b888:	200011dc 	.word	0x200011dc
 800b88c:	200011c4 	.word	0x200011c4

0800b890 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b890:	b580      	push	{r7, lr}
 800b892:	b084      	sub	sp, #16
 800b894:	af00      	add	r7, sp, #0
 800b896:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d108      	bne.n	800b8b4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	f000 ff9e 	bl	800c7e8 <vPortFree>
				vPortFree( pxTCB );
 800b8ac:	6878      	ldr	r0, [r7, #4]
 800b8ae:	f000 ff9b 	bl	800c7e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b8b2:	e019      	b.n	800b8e8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800b8ba:	2b01      	cmp	r3, #1
 800b8bc:	d103      	bne.n	800b8c6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800b8be:	6878      	ldr	r0, [r7, #4]
 800b8c0:	f000 ff92 	bl	800c7e8 <vPortFree>
	}
 800b8c4:	e010      	b.n	800b8e8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800b8cc:	2b02      	cmp	r3, #2
 800b8ce:	d00b      	beq.n	800b8e8 <prvDeleteTCB+0x58>
	__asm volatile
 800b8d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8d4:	f383 8811 	msr	BASEPRI, r3
 800b8d8:	f3bf 8f6f 	isb	sy
 800b8dc:	f3bf 8f4f 	dsb	sy
 800b8e0:	60fb      	str	r3, [r7, #12]
}
 800b8e2:	bf00      	nop
 800b8e4:	bf00      	nop
 800b8e6:	e7fd      	b.n	800b8e4 <prvDeleteTCB+0x54>
	}
 800b8e8:	bf00      	nop
 800b8ea:	3710      	adds	r7, #16
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	bd80      	pop	{r7, pc}

0800b8f0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b8f0:	b480      	push	{r7}
 800b8f2:	b083      	sub	sp, #12
 800b8f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b8f6:	4b0c      	ldr	r3, [pc, #48]	@ (800b928 <prvResetNextTaskUnblockTime+0x38>)
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d104      	bne.n	800b90a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b900:	4b0a      	ldr	r3, [pc, #40]	@ (800b92c <prvResetNextTaskUnblockTime+0x3c>)
 800b902:	f04f 32ff 	mov.w	r2, #4294967295
 800b906:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b908:	e008      	b.n	800b91c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b90a:	4b07      	ldr	r3, [pc, #28]	@ (800b928 <prvResetNextTaskUnblockTime+0x38>)
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	68db      	ldr	r3, [r3, #12]
 800b910:	68db      	ldr	r3, [r3, #12]
 800b912:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	685b      	ldr	r3, [r3, #4]
 800b918:	4a04      	ldr	r2, [pc, #16]	@ (800b92c <prvResetNextTaskUnblockTime+0x3c>)
 800b91a:	6013      	str	r3, [r2, #0]
}
 800b91c:	bf00      	nop
 800b91e:	370c      	adds	r7, #12
 800b920:	46bd      	mov	sp, r7
 800b922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b926:	4770      	bx	lr
 800b928:	20001194 	.word	0x20001194
 800b92c:	200011fc 	.word	0x200011fc

0800b930 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b930:	b480      	push	{r7}
 800b932:	b083      	sub	sp, #12
 800b934:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b936:	4b0b      	ldr	r3, [pc, #44]	@ (800b964 <xTaskGetSchedulerState+0x34>)
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d102      	bne.n	800b944 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b93e:	2301      	movs	r3, #1
 800b940:	607b      	str	r3, [r7, #4]
 800b942:	e008      	b.n	800b956 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b944:	4b08      	ldr	r3, [pc, #32]	@ (800b968 <xTaskGetSchedulerState+0x38>)
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d102      	bne.n	800b952 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b94c:	2302      	movs	r3, #2
 800b94e:	607b      	str	r3, [r7, #4]
 800b950:	e001      	b.n	800b956 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b952:	2300      	movs	r3, #0
 800b954:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b956:	687b      	ldr	r3, [r7, #4]
	}
 800b958:	4618      	mov	r0, r3
 800b95a:	370c      	adds	r7, #12
 800b95c:	46bd      	mov	sp, r7
 800b95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b962:	4770      	bx	lr
 800b964:	200011e8 	.word	0x200011e8
 800b968:	20001204 	.word	0x20001204

0800b96c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b96c:	b580      	push	{r7, lr}
 800b96e:	b086      	sub	sp, #24
 800b970:	af00      	add	r7, sp, #0
 800b972:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b978:	2300      	movs	r3, #0
 800b97a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d058      	beq.n	800ba34 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b982:	4b2f      	ldr	r3, [pc, #188]	@ (800ba40 <xTaskPriorityDisinherit+0xd4>)
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	693a      	ldr	r2, [r7, #16]
 800b988:	429a      	cmp	r2, r3
 800b98a:	d00b      	beq.n	800b9a4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b98c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b990:	f383 8811 	msr	BASEPRI, r3
 800b994:	f3bf 8f6f 	isb	sy
 800b998:	f3bf 8f4f 	dsb	sy
 800b99c:	60fb      	str	r3, [r7, #12]
}
 800b99e:	bf00      	nop
 800b9a0:	bf00      	nop
 800b9a2:	e7fd      	b.n	800b9a0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b9a4:	693b      	ldr	r3, [r7, #16]
 800b9a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d10b      	bne.n	800b9c4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b9ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9b0:	f383 8811 	msr	BASEPRI, r3
 800b9b4:	f3bf 8f6f 	isb	sy
 800b9b8:	f3bf 8f4f 	dsb	sy
 800b9bc:	60bb      	str	r3, [r7, #8]
}
 800b9be:	bf00      	nop
 800b9c0:	bf00      	nop
 800b9c2:	e7fd      	b.n	800b9c0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b9c4:	693b      	ldr	r3, [r7, #16]
 800b9c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b9c8:	1e5a      	subs	r2, r3, #1
 800b9ca:	693b      	ldr	r3, [r7, #16]
 800b9cc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b9ce:	693b      	ldr	r3, [r7, #16]
 800b9d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9d2:	693b      	ldr	r3, [r7, #16]
 800b9d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b9d6:	429a      	cmp	r2, r3
 800b9d8:	d02c      	beq.n	800ba34 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b9da:	693b      	ldr	r3, [r7, #16]
 800b9dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d128      	bne.n	800ba34 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b9e2:	693b      	ldr	r3, [r7, #16]
 800b9e4:	3304      	adds	r3, #4
 800b9e6:	4618      	mov	r0, r3
 800b9e8:	f7fe fc54 	bl	800a294 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b9ec:	693b      	ldr	r3, [r7, #16]
 800b9ee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b9f0:	693b      	ldr	r3, [r7, #16]
 800b9f2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b9f4:	693b      	ldr	r3, [r7, #16]
 800b9f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9f8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b9fc:	693b      	ldr	r3, [r7, #16]
 800b9fe:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ba00:	693b      	ldr	r3, [r7, #16]
 800ba02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba04:	4b0f      	ldr	r3, [pc, #60]	@ (800ba44 <xTaskPriorityDisinherit+0xd8>)
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	429a      	cmp	r2, r3
 800ba0a:	d903      	bls.n	800ba14 <xTaskPriorityDisinherit+0xa8>
 800ba0c:	693b      	ldr	r3, [r7, #16]
 800ba0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba10:	4a0c      	ldr	r2, [pc, #48]	@ (800ba44 <xTaskPriorityDisinherit+0xd8>)
 800ba12:	6013      	str	r3, [r2, #0]
 800ba14:	693b      	ldr	r3, [r7, #16]
 800ba16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba18:	4613      	mov	r3, r2
 800ba1a:	009b      	lsls	r3, r3, #2
 800ba1c:	4413      	add	r3, r2
 800ba1e:	009b      	lsls	r3, r3, #2
 800ba20:	4a09      	ldr	r2, [pc, #36]	@ (800ba48 <xTaskPriorityDisinherit+0xdc>)
 800ba22:	441a      	add	r2, r3
 800ba24:	693b      	ldr	r3, [r7, #16]
 800ba26:	3304      	adds	r3, #4
 800ba28:	4619      	mov	r1, r3
 800ba2a:	4610      	mov	r0, r2
 800ba2c:	f7fe fbd5 	bl	800a1da <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ba30:	2301      	movs	r3, #1
 800ba32:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ba34:	697b      	ldr	r3, [r7, #20]
	}
 800ba36:	4618      	mov	r0, r3
 800ba38:	3718      	adds	r7, #24
 800ba3a:	46bd      	mov	sp, r7
 800ba3c:	bd80      	pop	{r7, pc}
 800ba3e:	bf00      	nop
 800ba40:	20000d08 	.word	0x20000d08
 800ba44:	200011e4 	.word	0x200011e4
 800ba48:	20000d0c 	.word	0x20000d0c

0800ba4c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ba4c:	b580      	push	{r7, lr}
 800ba4e:	b084      	sub	sp, #16
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	6078      	str	r0, [r7, #4]
 800ba54:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ba56:	4b21      	ldr	r3, [pc, #132]	@ (800badc <prvAddCurrentTaskToDelayedList+0x90>)
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ba5c:	4b20      	ldr	r3, [pc, #128]	@ (800bae0 <prvAddCurrentTaskToDelayedList+0x94>)
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	3304      	adds	r3, #4
 800ba62:	4618      	mov	r0, r3
 800ba64:	f7fe fc16 	bl	800a294 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba6e:	d10a      	bne.n	800ba86 <prvAddCurrentTaskToDelayedList+0x3a>
 800ba70:	683b      	ldr	r3, [r7, #0]
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d007      	beq.n	800ba86 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ba76:	4b1a      	ldr	r3, [pc, #104]	@ (800bae0 <prvAddCurrentTaskToDelayedList+0x94>)
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	3304      	adds	r3, #4
 800ba7c:	4619      	mov	r1, r3
 800ba7e:	4819      	ldr	r0, [pc, #100]	@ (800bae4 <prvAddCurrentTaskToDelayedList+0x98>)
 800ba80:	f7fe fbab 	bl	800a1da <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ba84:	e026      	b.n	800bad4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ba86:	68fa      	ldr	r2, [r7, #12]
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	4413      	add	r3, r2
 800ba8c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ba8e:	4b14      	ldr	r3, [pc, #80]	@ (800bae0 <prvAddCurrentTaskToDelayedList+0x94>)
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	68ba      	ldr	r2, [r7, #8]
 800ba94:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ba96:	68ba      	ldr	r2, [r7, #8]
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	429a      	cmp	r2, r3
 800ba9c:	d209      	bcs.n	800bab2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ba9e:	4b12      	ldr	r3, [pc, #72]	@ (800bae8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800baa0:	681a      	ldr	r2, [r3, #0]
 800baa2:	4b0f      	ldr	r3, [pc, #60]	@ (800bae0 <prvAddCurrentTaskToDelayedList+0x94>)
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	3304      	adds	r3, #4
 800baa8:	4619      	mov	r1, r3
 800baaa:	4610      	mov	r0, r2
 800baac:	f7fe fbb9 	bl	800a222 <vListInsert>
}
 800bab0:	e010      	b.n	800bad4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bab2:	4b0e      	ldr	r3, [pc, #56]	@ (800baec <prvAddCurrentTaskToDelayedList+0xa0>)
 800bab4:	681a      	ldr	r2, [r3, #0]
 800bab6:	4b0a      	ldr	r3, [pc, #40]	@ (800bae0 <prvAddCurrentTaskToDelayedList+0x94>)
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	3304      	adds	r3, #4
 800babc:	4619      	mov	r1, r3
 800babe:	4610      	mov	r0, r2
 800bac0:	f7fe fbaf 	bl	800a222 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800bac4:	4b0a      	ldr	r3, [pc, #40]	@ (800baf0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	68ba      	ldr	r2, [r7, #8]
 800baca:	429a      	cmp	r2, r3
 800bacc:	d202      	bcs.n	800bad4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800bace:	4a08      	ldr	r2, [pc, #32]	@ (800baf0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800bad0:	68bb      	ldr	r3, [r7, #8]
 800bad2:	6013      	str	r3, [r2, #0]
}
 800bad4:	bf00      	nop
 800bad6:	3710      	adds	r7, #16
 800bad8:	46bd      	mov	sp, r7
 800bada:	bd80      	pop	{r7, pc}
 800badc:	200011e0 	.word	0x200011e0
 800bae0:	20000d08 	.word	0x20000d08
 800bae4:	200011c8 	.word	0x200011c8
 800bae8:	20001198 	.word	0x20001198
 800baec:	20001194 	.word	0x20001194
 800baf0:	200011fc 	.word	0x200011fc

0800baf4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b08a      	sub	sp, #40	@ 0x28
 800baf8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800bafa:	2300      	movs	r3, #0
 800bafc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800bafe:	f000 fb13 	bl	800c128 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800bb02:	4b1d      	ldr	r3, [pc, #116]	@ (800bb78 <xTimerCreateTimerTask+0x84>)
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d021      	beq.n	800bb4e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800bb0e:	2300      	movs	r3, #0
 800bb10:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800bb12:	1d3a      	adds	r2, r7, #4
 800bb14:	f107 0108 	add.w	r1, r7, #8
 800bb18:	f107 030c 	add.w	r3, r7, #12
 800bb1c:	4618      	mov	r0, r3
 800bb1e:	f7fe fb15 	bl	800a14c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800bb22:	6879      	ldr	r1, [r7, #4]
 800bb24:	68bb      	ldr	r3, [r7, #8]
 800bb26:	68fa      	ldr	r2, [r7, #12]
 800bb28:	9202      	str	r2, [sp, #8]
 800bb2a:	9301      	str	r3, [sp, #4]
 800bb2c:	2302      	movs	r3, #2
 800bb2e:	9300      	str	r3, [sp, #0]
 800bb30:	2300      	movs	r3, #0
 800bb32:	460a      	mov	r2, r1
 800bb34:	4911      	ldr	r1, [pc, #68]	@ (800bb7c <xTimerCreateTimerTask+0x88>)
 800bb36:	4812      	ldr	r0, [pc, #72]	@ (800bb80 <xTimerCreateTimerTask+0x8c>)
 800bb38:	f7ff f8d0 	bl	800acdc <xTaskCreateStatic>
 800bb3c:	4603      	mov	r3, r0
 800bb3e:	4a11      	ldr	r2, [pc, #68]	@ (800bb84 <xTimerCreateTimerTask+0x90>)
 800bb40:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800bb42:	4b10      	ldr	r3, [pc, #64]	@ (800bb84 <xTimerCreateTimerTask+0x90>)
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d001      	beq.n	800bb4e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800bb4a:	2301      	movs	r3, #1
 800bb4c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800bb4e:	697b      	ldr	r3, [r7, #20]
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d10b      	bne.n	800bb6c <xTimerCreateTimerTask+0x78>
	__asm volatile
 800bb54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb58:	f383 8811 	msr	BASEPRI, r3
 800bb5c:	f3bf 8f6f 	isb	sy
 800bb60:	f3bf 8f4f 	dsb	sy
 800bb64:	613b      	str	r3, [r7, #16]
}
 800bb66:	bf00      	nop
 800bb68:	bf00      	nop
 800bb6a:	e7fd      	b.n	800bb68 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800bb6c:	697b      	ldr	r3, [r7, #20]
}
 800bb6e:	4618      	mov	r0, r3
 800bb70:	3718      	adds	r7, #24
 800bb72:	46bd      	mov	sp, r7
 800bb74:	bd80      	pop	{r7, pc}
 800bb76:	bf00      	nop
 800bb78:	20001238 	.word	0x20001238
 800bb7c:	08010300 	.word	0x08010300
 800bb80:	0800bcc1 	.word	0x0800bcc1
 800bb84:	2000123c 	.word	0x2000123c

0800bb88 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800bb88:	b580      	push	{r7, lr}
 800bb8a:	b08a      	sub	sp, #40	@ 0x28
 800bb8c:	af00      	add	r7, sp, #0
 800bb8e:	60f8      	str	r0, [r7, #12]
 800bb90:	60b9      	str	r1, [r7, #8]
 800bb92:	607a      	str	r2, [r7, #4]
 800bb94:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800bb96:	2300      	movs	r3, #0
 800bb98:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d10b      	bne.n	800bbb8 <xTimerGenericCommand+0x30>
	__asm volatile
 800bba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bba4:	f383 8811 	msr	BASEPRI, r3
 800bba8:	f3bf 8f6f 	isb	sy
 800bbac:	f3bf 8f4f 	dsb	sy
 800bbb0:	623b      	str	r3, [r7, #32]
}
 800bbb2:	bf00      	nop
 800bbb4:	bf00      	nop
 800bbb6:	e7fd      	b.n	800bbb4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800bbb8:	4b19      	ldr	r3, [pc, #100]	@ (800bc20 <xTimerGenericCommand+0x98>)
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d02a      	beq.n	800bc16 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800bbc0:	68bb      	ldr	r3, [r7, #8]
 800bbc2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800bbcc:	68bb      	ldr	r3, [r7, #8]
 800bbce:	2b05      	cmp	r3, #5
 800bbd0:	dc18      	bgt.n	800bc04 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800bbd2:	f7ff fead 	bl	800b930 <xTaskGetSchedulerState>
 800bbd6:	4603      	mov	r3, r0
 800bbd8:	2b02      	cmp	r3, #2
 800bbda:	d109      	bne.n	800bbf0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800bbdc:	4b10      	ldr	r3, [pc, #64]	@ (800bc20 <xTimerGenericCommand+0x98>)
 800bbde:	6818      	ldr	r0, [r3, #0]
 800bbe0:	f107 0110 	add.w	r1, r7, #16
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bbe8:	f7fe fc88 	bl	800a4fc <xQueueGenericSend>
 800bbec:	6278      	str	r0, [r7, #36]	@ 0x24
 800bbee:	e012      	b.n	800bc16 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800bbf0:	4b0b      	ldr	r3, [pc, #44]	@ (800bc20 <xTimerGenericCommand+0x98>)
 800bbf2:	6818      	ldr	r0, [r3, #0]
 800bbf4:	f107 0110 	add.w	r1, r7, #16
 800bbf8:	2300      	movs	r3, #0
 800bbfa:	2200      	movs	r2, #0
 800bbfc:	f7fe fc7e 	bl	800a4fc <xQueueGenericSend>
 800bc00:	6278      	str	r0, [r7, #36]	@ 0x24
 800bc02:	e008      	b.n	800bc16 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800bc04:	4b06      	ldr	r3, [pc, #24]	@ (800bc20 <xTimerGenericCommand+0x98>)
 800bc06:	6818      	ldr	r0, [r3, #0]
 800bc08:	f107 0110 	add.w	r1, r7, #16
 800bc0c:	2300      	movs	r3, #0
 800bc0e:	683a      	ldr	r2, [r7, #0]
 800bc10:	f7fe fd76 	bl	800a700 <xQueueGenericSendFromISR>
 800bc14:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800bc16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800bc18:	4618      	mov	r0, r3
 800bc1a:	3728      	adds	r7, #40	@ 0x28
 800bc1c:	46bd      	mov	sp, r7
 800bc1e:	bd80      	pop	{r7, pc}
 800bc20:	20001238 	.word	0x20001238

0800bc24 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800bc24:	b580      	push	{r7, lr}
 800bc26:	b088      	sub	sp, #32
 800bc28:	af02      	add	r7, sp, #8
 800bc2a:	6078      	str	r0, [r7, #4]
 800bc2c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc2e:	4b23      	ldr	r3, [pc, #140]	@ (800bcbc <prvProcessExpiredTimer+0x98>)
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	68db      	ldr	r3, [r3, #12]
 800bc34:	68db      	ldr	r3, [r3, #12]
 800bc36:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bc38:	697b      	ldr	r3, [r7, #20]
 800bc3a:	3304      	adds	r3, #4
 800bc3c:	4618      	mov	r0, r3
 800bc3e:	f7fe fb29 	bl	800a294 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bc42:	697b      	ldr	r3, [r7, #20]
 800bc44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bc48:	f003 0304 	and.w	r3, r3, #4
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d023      	beq.n	800bc98 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800bc50:	697b      	ldr	r3, [r7, #20]
 800bc52:	699a      	ldr	r2, [r3, #24]
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	18d1      	adds	r1, r2, r3
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	683a      	ldr	r2, [r7, #0]
 800bc5c:	6978      	ldr	r0, [r7, #20]
 800bc5e:	f000 f8d5 	bl	800be0c <prvInsertTimerInActiveList>
 800bc62:	4603      	mov	r3, r0
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d020      	beq.n	800bcaa <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bc68:	2300      	movs	r3, #0
 800bc6a:	9300      	str	r3, [sp, #0]
 800bc6c:	2300      	movs	r3, #0
 800bc6e:	687a      	ldr	r2, [r7, #4]
 800bc70:	2100      	movs	r1, #0
 800bc72:	6978      	ldr	r0, [r7, #20]
 800bc74:	f7ff ff88 	bl	800bb88 <xTimerGenericCommand>
 800bc78:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800bc7a:	693b      	ldr	r3, [r7, #16]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d114      	bne.n	800bcaa <prvProcessExpiredTimer+0x86>
	__asm volatile
 800bc80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc84:	f383 8811 	msr	BASEPRI, r3
 800bc88:	f3bf 8f6f 	isb	sy
 800bc8c:	f3bf 8f4f 	dsb	sy
 800bc90:	60fb      	str	r3, [r7, #12]
}
 800bc92:	bf00      	nop
 800bc94:	bf00      	nop
 800bc96:	e7fd      	b.n	800bc94 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bc98:	697b      	ldr	r3, [r7, #20]
 800bc9a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bc9e:	f023 0301 	bic.w	r3, r3, #1
 800bca2:	b2da      	uxtb	r2, r3
 800bca4:	697b      	ldr	r3, [r7, #20]
 800bca6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bcaa:	697b      	ldr	r3, [r7, #20]
 800bcac:	6a1b      	ldr	r3, [r3, #32]
 800bcae:	6978      	ldr	r0, [r7, #20]
 800bcb0:	4798      	blx	r3
}
 800bcb2:	bf00      	nop
 800bcb4:	3718      	adds	r7, #24
 800bcb6:	46bd      	mov	sp, r7
 800bcb8:	bd80      	pop	{r7, pc}
 800bcba:	bf00      	nop
 800bcbc:	20001230 	.word	0x20001230

0800bcc0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800bcc0:	b580      	push	{r7, lr}
 800bcc2:	b084      	sub	sp, #16
 800bcc4:	af00      	add	r7, sp, #0
 800bcc6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bcc8:	f107 0308 	add.w	r3, r7, #8
 800bccc:	4618      	mov	r0, r3
 800bcce:	f000 f859 	bl	800bd84 <prvGetNextExpireTime>
 800bcd2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800bcd4:	68bb      	ldr	r3, [r7, #8]
 800bcd6:	4619      	mov	r1, r3
 800bcd8:	68f8      	ldr	r0, [r7, #12]
 800bcda:	f000 f805 	bl	800bce8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800bcde:	f000 f8d7 	bl	800be90 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bce2:	bf00      	nop
 800bce4:	e7f0      	b.n	800bcc8 <prvTimerTask+0x8>
	...

0800bce8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800bce8:	b580      	push	{r7, lr}
 800bcea:	b084      	sub	sp, #16
 800bcec:	af00      	add	r7, sp, #0
 800bcee:	6078      	str	r0, [r7, #4]
 800bcf0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800bcf2:	f7ff fa37 	bl	800b164 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bcf6:	f107 0308 	add.w	r3, r7, #8
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	f000 f866 	bl	800bdcc <prvSampleTimeNow>
 800bd00:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800bd02:	68bb      	ldr	r3, [r7, #8]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d130      	bne.n	800bd6a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800bd08:	683b      	ldr	r3, [r7, #0]
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d10a      	bne.n	800bd24 <prvProcessTimerOrBlockTask+0x3c>
 800bd0e:	687a      	ldr	r2, [r7, #4]
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	429a      	cmp	r2, r3
 800bd14:	d806      	bhi.n	800bd24 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800bd16:	f7ff fa33 	bl	800b180 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800bd1a:	68f9      	ldr	r1, [r7, #12]
 800bd1c:	6878      	ldr	r0, [r7, #4]
 800bd1e:	f7ff ff81 	bl	800bc24 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800bd22:	e024      	b.n	800bd6e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800bd24:	683b      	ldr	r3, [r7, #0]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d008      	beq.n	800bd3c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800bd2a:	4b13      	ldr	r3, [pc, #76]	@ (800bd78 <prvProcessTimerOrBlockTask+0x90>)
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d101      	bne.n	800bd38 <prvProcessTimerOrBlockTask+0x50>
 800bd34:	2301      	movs	r3, #1
 800bd36:	e000      	b.n	800bd3a <prvProcessTimerOrBlockTask+0x52>
 800bd38:	2300      	movs	r3, #0
 800bd3a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800bd3c:	4b0f      	ldr	r3, [pc, #60]	@ (800bd7c <prvProcessTimerOrBlockTask+0x94>)
 800bd3e:	6818      	ldr	r0, [r3, #0]
 800bd40:	687a      	ldr	r2, [r7, #4]
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	1ad3      	subs	r3, r2, r3
 800bd46:	683a      	ldr	r2, [r7, #0]
 800bd48:	4619      	mov	r1, r3
 800bd4a:	f7fe ff93 	bl	800ac74 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800bd4e:	f7ff fa17 	bl	800b180 <xTaskResumeAll>
 800bd52:	4603      	mov	r3, r0
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d10a      	bne.n	800bd6e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800bd58:	4b09      	ldr	r3, [pc, #36]	@ (800bd80 <prvProcessTimerOrBlockTask+0x98>)
 800bd5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bd5e:	601a      	str	r2, [r3, #0]
 800bd60:	f3bf 8f4f 	dsb	sy
 800bd64:	f3bf 8f6f 	isb	sy
}
 800bd68:	e001      	b.n	800bd6e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800bd6a:	f7ff fa09 	bl	800b180 <xTaskResumeAll>
}
 800bd6e:	bf00      	nop
 800bd70:	3710      	adds	r7, #16
 800bd72:	46bd      	mov	sp, r7
 800bd74:	bd80      	pop	{r7, pc}
 800bd76:	bf00      	nop
 800bd78:	20001234 	.word	0x20001234
 800bd7c:	20001238 	.word	0x20001238
 800bd80:	e000ed04 	.word	0xe000ed04

0800bd84 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800bd84:	b480      	push	{r7}
 800bd86:	b085      	sub	sp, #20
 800bd88:	af00      	add	r7, sp, #0
 800bd8a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bd8c:	4b0e      	ldr	r3, [pc, #56]	@ (800bdc8 <prvGetNextExpireTime+0x44>)
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d101      	bne.n	800bd9a <prvGetNextExpireTime+0x16>
 800bd96:	2201      	movs	r2, #1
 800bd98:	e000      	b.n	800bd9c <prvGetNextExpireTime+0x18>
 800bd9a:	2200      	movs	r2, #0
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d105      	bne.n	800bdb4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bda8:	4b07      	ldr	r3, [pc, #28]	@ (800bdc8 <prvGetNextExpireTime+0x44>)
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	68db      	ldr	r3, [r3, #12]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	60fb      	str	r3, [r7, #12]
 800bdb2:	e001      	b.n	800bdb8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800bdb4:	2300      	movs	r3, #0
 800bdb6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800bdb8:	68fb      	ldr	r3, [r7, #12]
}
 800bdba:	4618      	mov	r0, r3
 800bdbc:	3714      	adds	r7, #20
 800bdbe:	46bd      	mov	sp, r7
 800bdc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdc4:	4770      	bx	lr
 800bdc6:	bf00      	nop
 800bdc8:	20001230 	.word	0x20001230

0800bdcc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800bdcc:	b580      	push	{r7, lr}
 800bdce:	b084      	sub	sp, #16
 800bdd0:	af00      	add	r7, sp, #0
 800bdd2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bdd4:	f7ff fa72 	bl	800b2bc <xTaskGetTickCount>
 800bdd8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800bdda:	4b0b      	ldr	r3, [pc, #44]	@ (800be08 <prvSampleTimeNow+0x3c>)
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	68fa      	ldr	r2, [r7, #12]
 800bde0:	429a      	cmp	r2, r3
 800bde2:	d205      	bcs.n	800bdf0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bde4:	f000 f93a 	bl	800c05c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	2201      	movs	r2, #1
 800bdec:	601a      	str	r2, [r3, #0]
 800bdee:	e002      	b.n	800bdf6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	2200      	movs	r2, #0
 800bdf4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800bdf6:	4a04      	ldr	r2, [pc, #16]	@ (800be08 <prvSampleTimeNow+0x3c>)
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800bdfc:	68fb      	ldr	r3, [r7, #12]
}
 800bdfe:	4618      	mov	r0, r3
 800be00:	3710      	adds	r7, #16
 800be02:	46bd      	mov	sp, r7
 800be04:	bd80      	pop	{r7, pc}
 800be06:	bf00      	nop
 800be08:	20001240 	.word	0x20001240

0800be0c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800be0c:	b580      	push	{r7, lr}
 800be0e:	b086      	sub	sp, #24
 800be10:	af00      	add	r7, sp, #0
 800be12:	60f8      	str	r0, [r7, #12]
 800be14:	60b9      	str	r1, [r7, #8]
 800be16:	607a      	str	r2, [r7, #4]
 800be18:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800be1a:	2300      	movs	r3, #0
 800be1c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	68ba      	ldr	r2, [r7, #8]
 800be22:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	68fa      	ldr	r2, [r7, #12]
 800be28:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800be2a:	68ba      	ldr	r2, [r7, #8]
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	429a      	cmp	r2, r3
 800be30:	d812      	bhi.n	800be58 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800be32:	687a      	ldr	r2, [r7, #4]
 800be34:	683b      	ldr	r3, [r7, #0]
 800be36:	1ad2      	subs	r2, r2, r3
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	699b      	ldr	r3, [r3, #24]
 800be3c:	429a      	cmp	r2, r3
 800be3e:	d302      	bcc.n	800be46 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800be40:	2301      	movs	r3, #1
 800be42:	617b      	str	r3, [r7, #20]
 800be44:	e01b      	b.n	800be7e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800be46:	4b10      	ldr	r3, [pc, #64]	@ (800be88 <prvInsertTimerInActiveList+0x7c>)
 800be48:	681a      	ldr	r2, [r3, #0]
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	3304      	adds	r3, #4
 800be4e:	4619      	mov	r1, r3
 800be50:	4610      	mov	r0, r2
 800be52:	f7fe f9e6 	bl	800a222 <vListInsert>
 800be56:	e012      	b.n	800be7e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800be58:	687a      	ldr	r2, [r7, #4]
 800be5a:	683b      	ldr	r3, [r7, #0]
 800be5c:	429a      	cmp	r2, r3
 800be5e:	d206      	bcs.n	800be6e <prvInsertTimerInActiveList+0x62>
 800be60:	68ba      	ldr	r2, [r7, #8]
 800be62:	683b      	ldr	r3, [r7, #0]
 800be64:	429a      	cmp	r2, r3
 800be66:	d302      	bcc.n	800be6e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800be68:	2301      	movs	r3, #1
 800be6a:	617b      	str	r3, [r7, #20]
 800be6c:	e007      	b.n	800be7e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800be6e:	4b07      	ldr	r3, [pc, #28]	@ (800be8c <prvInsertTimerInActiveList+0x80>)
 800be70:	681a      	ldr	r2, [r3, #0]
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	3304      	adds	r3, #4
 800be76:	4619      	mov	r1, r3
 800be78:	4610      	mov	r0, r2
 800be7a:	f7fe f9d2 	bl	800a222 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800be7e:	697b      	ldr	r3, [r7, #20]
}
 800be80:	4618      	mov	r0, r3
 800be82:	3718      	adds	r7, #24
 800be84:	46bd      	mov	sp, r7
 800be86:	bd80      	pop	{r7, pc}
 800be88:	20001234 	.word	0x20001234
 800be8c:	20001230 	.word	0x20001230

0800be90 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800be90:	b580      	push	{r7, lr}
 800be92:	b08e      	sub	sp, #56	@ 0x38
 800be94:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800be96:	e0ce      	b.n	800c036 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	da19      	bge.n	800bed2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800be9e:	1d3b      	adds	r3, r7, #4
 800bea0:	3304      	adds	r3, #4
 800bea2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800bea4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d10b      	bne.n	800bec2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800beaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800beae:	f383 8811 	msr	BASEPRI, r3
 800beb2:	f3bf 8f6f 	isb	sy
 800beb6:	f3bf 8f4f 	dsb	sy
 800beba:	61fb      	str	r3, [r7, #28]
}
 800bebc:	bf00      	nop
 800bebe:	bf00      	nop
 800bec0:	e7fd      	b.n	800bebe <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800bec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bec8:	6850      	ldr	r0, [r2, #4]
 800beca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800becc:	6892      	ldr	r2, [r2, #8]
 800bece:	4611      	mov	r1, r2
 800bed0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	f2c0 80ae 	blt.w	800c036 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800bede:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bee0:	695b      	ldr	r3, [r3, #20]
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d004      	beq.n	800bef0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bee8:	3304      	adds	r3, #4
 800beea:	4618      	mov	r0, r3
 800beec:	f7fe f9d2 	bl	800a294 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bef0:	463b      	mov	r3, r7
 800bef2:	4618      	mov	r0, r3
 800bef4:	f7ff ff6a 	bl	800bdcc <prvSampleTimeNow>
 800bef8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	2b09      	cmp	r3, #9
 800befe:	f200 8097 	bhi.w	800c030 <prvProcessReceivedCommands+0x1a0>
 800bf02:	a201      	add	r2, pc, #4	@ (adr r2, 800bf08 <prvProcessReceivedCommands+0x78>)
 800bf04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf08:	0800bf31 	.word	0x0800bf31
 800bf0c:	0800bf31 	.word	0x0800bf31
 800bf10:	0800bf31 	.word	0x0800bf31
 800bf14:	0800bfa7 	.word	0x0800bfa7
 800bf18:	0800bfbb 	.word	0x0800bfbb
 800bf1c:	0800c007 	.word	0x0800c007
 800bf20:	0800bf31 	.word	0x0800bf31
 800bf24:	0800bf31 	.word	0x0800bf31
 800bf28:	0800bfa7 	.word	0x0800bfa7
 800bf2c:	0800bfbb 	.word	0x0800bfbb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bf30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf32:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bf36:	f043 0301 	orr.w	r3, r3, #1
 800bf3a:	b2da      	uxtb	r2, r3
 800bf3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf3e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800bf42:	68ba      	ldr	r2, [r7, #8]
 800bf44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf46:	699b      	ldr	r3, [r3, #24]
 800bf48:	18d1      	adds	r1, r2, r3
 800bf4a:	68bb      	ldr	r3, [r7, #8]
 800bf4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bf50:	f7ff ff5c 	bl	800be0c <prvInsertTimerInActiveList>
 800bf54:	4603      	mov	r3, r0
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d06c      	beq.n	800c034 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bf5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf5c:	6a1b      	ldr	r3, [r3, #32]
 800bf5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bf60:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bf62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bf68:	f003 0304 	and.w	r3, r3, #4
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d061      	beq.n	800c034 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800bf70:	68ba      	ldr	r2, [r7, #8]
 800bf72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf74:	699b      	ldr	r3, [r3, #24]
 800bf76:	441a      	add	r2, r3
 800bf78:	2300      	movs	r3, #0
 800bf7a:	9300      	str	r3, [sp, #0]
 800bf7c:	2300      	movs	r3, #0
 800bf7e:	2100      	movs	r1, #0
 800bf80:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bf82:	f7ff fe01 	bl	800bb88 <xTimerGenericCommand>
 800bf86:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800bf88:	6a3b      	ldr	r3, [r7, #32]
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d152      	bne.n	800c034 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800bf8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf92:	f383 8811 	msr	BASEPRI, r3
 800bf96:	f3bf 8f6f 	isb	sy
 800bf9a:	f3bf 8f4f 	dsb	sy
 800bf9e:	61bb      	str	r3, [r7, #24]
}
 800bfa0:	bf00      	nop
 800bfa2:	bf00      	nop
 800bfa4:	e7fd      	b.n	800bfa2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bfa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfa8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bfac:	f023 0301 	bic.w	r3, r3, #1
 800bfb0:	b2da      	uxtb	r2, r3
 800bfb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfb4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800bfb8:	e03d      	b.n	800c036 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bfba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfbc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bfc0:	f043 0301 	orr.w	r3, r3, #1
 800bfc4:	b2da      	uxtb	r2, r3
 800bfc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfc8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800bfcc:	68ba      	ldr	r2, [r7, #8]
 800bfce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfd0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800bfd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfd4:	699b      	ldr	r3, [r3, #24]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d10b      	bne.n	800bff2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800bfda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfde:	f383 8811 	msr	BASEPRI, r3
 800bfe2:	f3bf 8f6f 	isb	sy
 800bfe6:	f3bf 8f4f 	dsb	sy
 800bfea:	617b      	str	r3, [r7, #20]
}
 800bfec:	bf00      	nop
 800bfee:	bf00      	nop
 800bff0:	e7fd      	b.n	800bfee <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800bff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bff4:	699a      	ldr	r2, [r3, #24]
 800bff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bff8:	18d1      	adds	r1, r2, r3
 800bffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bffc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bffe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c000:	f7ff ff04 	bl	800be0c <prvInsertTimerInActiveList>
					break;
 800c004:	e017      	b.n	800c036 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c008:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c00c:	f003 0302 	and.w	r3, r3, #2
 800c010:	2b00      	cmp	r3, #0
 800c012:	d103      	bne.n	800c01c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800c014:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c016:	f000 fbe7 	bl	800c7e8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c01a:	e00c      	b.n	800c036 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c01c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c01e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c022:	f023 0301 	bic.w	r3, r3, #1
 800c026:	b2da      	uxtb	r2, r3
 800c028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c02a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c02e:	e002      	b.n	800c036 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800c030:	bf00      	nop
 800c032:	e000      	b.n	800c036 <prvProcessReceivedCommands+0x1a6>
					break;
 800c034:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c036:	4b08      	ldr	r3, [pc, #32]	@ (800c058 <prvProcessReceivedCommands+0x1c8>)
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	1d39      	adds	r1, r7, #4
 800c03c:	2200      	movs	r2, #0
 800c03e:	4618      	mov	r0, r3
 800c040:	f7fe fbfc 	bl	800a83c <xQueueReceive>
 800c044:	4603      	mov	r3, r0
 800c046:	2b00      	cmp	r3, #0
 800c048:	f47f af26 	bne.w	800be98 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800c04c:	bf00      	nop
 800c04e:	bf00      	nop
 800c050:	3730      	adds	r7, #48	@ 0x30
 800c052:	46bd      	mov	sp, r7
 800c054:	bd80      	pop	{r7, pc}
 800c056:	bf00      	nop
 800c058:	20001238 	.word	0x20001238

0800c05c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c05c:	b580      	push	{r7, lr}
 800c05e:	b088      	sub	sp, #32
 800c060:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c062:	e049      	b.n	800c0f8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c064:	4b2e      	ldr	r3, [pc, #184]	@ (800c120 <prvSwitchTimerLists+0xc4>)
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	68db      	ldr	r3, [r3, #12]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c06e:	4b2c      	ldr	r3, [pc, #176]	@ (800c120 <prvSwitchTimerLists+0xc4>)
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	68db      	ldr	r3, [r3, #12]
 800c074:	68db      	ldr	r3, [r3, #12]
 800c076:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	3304      	adds	r3, #4
 800c07c:	4618      	mov	r0, r3
 800c07e:	f7fe f909 	bl	800a294 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	6a1b      	ldr	r3, [r3, #32]
 800c086:	68f8      	ldr	r0, [r7, #12]
 800c088:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c090:	f003 0304 	and.w	r3, r3, #4
 800c094:	2b00      	cmp	r3, #0
 800c096:	d02f      	beq.n	800c0f8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	699b      	ldr	r3, [r3, #24]
 800c09c:	693a      	ldr	r2, [r7, #16]
 800c09e:	4413      	add	r3, r2
 800c0a0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c0a2:	68ba      	ldr	r2, [r7, #8]
 800c0a4:	693b      	ldr	r3, [r7, #16]
 800c0a6:	429a      	cmp	r2, r3
 800c0a8:	d90e      	bls.n	800c0c8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	68ba      	ldr	r2, [r7, #8]
 800c0ae:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	68fa      	ldr	r2, [r7, #12]
 800c0b4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c0b6:	4b1a      	ldr	r3, [pc, #104]	@ (800c120 <prvSwitchTimerLists+0xc4>)
 800c0b8:	681a      	ldr	r2, [r3, #0]
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	3304      	adds	r3, #4
 800c0be:	4619      	mov	r1, r3
 800c0c0:	4610      	mov	r0, r2
 800c0c2:	f7fe f8ae 	bl	800a222 <vListInsert>
 800c0c6:	e017      	b.n	800c0f8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	9300      	str	r3, [sp, #0]
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	693a      	ldr	r2, [r7, #16]
 800c0d0:	2100      	movs	r1, #0
 800c0d2:	68f8      	ldr	r0, [r7, #12]
 800c0d4:	f7ff fd58 	bl	800bb88 <xTimerGenericCommand>
 800c0d8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d10b      	bne.n	800c0f8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800c0e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0e4:	f383 8811 	msr	BASEPRI, r3
 800c0e8:	f3bf 8f6f 	isb	sy
 800c0ec:	f3bf 8f4f 	dsb	sy
 800c0f0:	603b      	str	r3, [r7, #0]
}
 800c0f2:	bf00      	nop
 800c0f4:	bf00      	nop
 800c0f6:	e7fd      	b.n	800c0f4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c0f8:	4b09      	ldr	r3, [pc, #36]	@ (800c120 <prvSwitchTimerLists+0xc4>)
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d1b0      	bne.n	800c064 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c102:	4b07      	ldr	r3, [pc, #28]	@ (800c120 <prvSwitchTimerLists+0xc4>)
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c108:	4b06      	ldr	r3, [pc, #24]	@ (800c124 <prvSwitchTimerLists+0xc8>)
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	4a04      	ldr	r2, [pc, #16]	@ (800c120 <prvSwitchTimerLists+0xc4>)
 800c10e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c110:	4a04      	ldr	r2, [pc, #16]	@ (800c124 <prvSwitchTimerLists+0xc8>)
 800c112:	697b      	ldr	r3, [r7, #20]
 800c114:	6013      	str	r3, [r2, #0]
}
 800c116:	bf00      	nop
 800c118:	3718      	adds	r7, #24
 800c11a:	46bd      	mov	sp, r7
 800c11c:	bd80      	pop	{r7, pc}
 800c11e:	bf00      	nop
 800c120:	20001230 	.word	0x20001230
 800c124:	20001234 	.word	0x20001234

0800c128 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c128:	b580      	push	{r7, lr}
 800c12a:	b082      	sub	sp, #8
 800c12c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c12e:	f000 f96b 	bl	800c408 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c132:	4b15      	ldr	r3, [pc, #84]	@ (800c188 <prvCheckForValidListAndQueue+0x60>)
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	2b00      	cmp	r3, #0
 800c138:	d120      	bne.n	800c17c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c13a:	4814      	ldr	r0, [pc, #80]	@ (800c18c <prvCheckForValidListAndQueue+0x64>)
 800c13c:	f7fe f820 	bl	800a180 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c140:	4813      	ldr	r0, [pc, #76]	@ (800c190 <prvCheckForValidListAndQueue+0x68>)
 800c142:	f7fe f81d 	bl	800a180 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c146:	4b13      	ldr	r3, [pc, #76]	@ (800c194 <prvCheckForValidListAndQueue+0x6c>)
 800c148:	4a10      	ldr	r2, [pc, #64]	@ (800c18c <prvCheckForValidListAndQueue+0x64>)
 800c14a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c14c:	4b12      	ldr	r3, [pc, #72]	@ (800c198 <prvCheckForValidListAndQueue+0x70>)
 800c14e:	4a10      	ldr	r2, [pc, #64]	@ (800c190 <prvCheckForValidListAndQueue+0x68>)
 800c150:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c152:	2300      	movs	r3, #0
 800c154:	9300      	str	r3, [sp, #0]
 800c156:	4b11      	ldr	r3, [pc, #68]	@ (800c19c <prvCheckForValidListAndQueue+0x74>)
 800c158:	4a11      	ldr	r2, [pc, #68]	@ (800c1a0 <prvCheckForValidListAndQueue+0x78>)
 800c15a:	2110      	movs	r1, #16
 800c15c:	200a      	movs	r0, #10
 800c15e:	f7fe f92d 	bl	800a3bc <xQueueGenericCreateStatic>
 800c162:	4603      	mov	r3, r0
 800c164:	4a08      	ldr	r2, [pc, #32]	@ (800c188 <prvCheckForValidListAndQueue+0x60>)
 800c166:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c168:	4b07      	ldr	r3, [pc, #28]	@ (800c188 <prvCheckForValidListAndQueue+0x60>)
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d005      	beq.n	800c17c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c170:	4b05      	ldr	r3, [pc, #20]	@ (800c188 <prvCheckForValidListAndQueue+0x60>)
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	490b      	ldr	r1, [pc, #44]	@ (800c1a4 <prvCheckForValidListAndQueue+0x7c>)
 800c176:	4618      	mov	r0, r3
 800c178:	f7fe fd52 	bl	800ac20 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c17c:	f000 f976 	bl	800c46c <vPortExitCritical>
}
 800c180:	bf00      	nop
 800c182:	46bd      	mov	sp, r7
 800c184:	bd80      	pop	{r7, pc}
 800c186:	bf00      	nop
 800c188:	20001238 	.word	0x20001238
 800c18c:	20001208 	.word	0x20001208
 800c190:	2000121c 	.word	0x2000121c
 800c194:	20001230 	.word	0x20001230
 800c198:	20001234 	.word	0x20001234
 800c19c:	200012e4 	.word	0x200012e4
 800c1a0:	20001244 	.word	0x20001244
 800c1a4:	08010308 	.word	0x08010308

0800c1a8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c1a8:	b480      	push	{r7}
 800c1aa:	b085      	sub	sp, #20
 800c1ac:	af00      	add	r7, sp, #0
 800c1ae:	60f8      	str	r0, [r7, #12]
 800c1b0:	60b9      	str	r1, [r7, #8]
 800c1b2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	3b04      	subs	r3, #4
 800c1b8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c1c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	3b04      	subs	r3, #4
 800c1c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c1c8:	68bb      	ldr	r3, [r7, #8]
 800c1ca:	f023 0201 	bic.w	r2, r3, #1
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	3b04      	subs	r3, #4
 800c1d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c1d8:	4a0c      	ldr	r2, [pc, #48]	@ (800c20c <pxPortInitialiseStack+0x64>)
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	3b14      	subs	r3, #20
 800c1e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c1e4:	687a      	ldr	r2, [r7, #4]
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	3b04      	subs	r3, #4
 800c1ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	f06f 0202 	mvn.w	r2, #2
 800c1f6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	3b20      	subs	r3, #32
 800c1fc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c1fe:	68fb      	ldr	r3, [r7, #12]
}
 800c200:	4618      	mov	r0, r3
 800c202:	3714      	adds	r7, #20
 800c204:	46bd      	mov	sp, r7
 800c206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c20a:	4770      	bx	lr
 800c20c:	0800c211 	.word	0x0800c211

0800c210 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c210:	b480      	push	{r7}
 800c212:	b085      	sub	sp, #20
 800c214:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c216:	2300      	movs	r3, #0
 800c218:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c21a:	4b13      	ldr	r3, [pc, #76]	@ (800c268 <prvTaskExitError+0x58>)
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c222:	d00b      	beq.n	800c23c <prvTaskExitError+0x2c>
	__asm volatile
 800c224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c228:	f383 8811 	msr	BASEPRI, r3
 800c22c:	f3bf 8f6f 	isb	sy
 800c230:	f3bf 8f4f 	dsb	sy
 800c234:	60fb      	str	r3, [r7, #12]
}
 800c236:	bf00      	nop
 800c238:	bf00      	nop
 800c23a:	e7fd      	b.n	800c238 <prvTaskExitError+0x28>
	__asm volatile
 800c23c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c240:	f383 8811 	msr	BASEPRI, r3
 800c244:	f3bf 8f6f 	isb	sy
 800c248:	f3bf 8f4f 	dsb	sy
 800c24c:	60bb      	str	r3, [r7, #8]
}
 800c24e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c250:	bf00      	nop
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	2b00      	cmp	r3, #0
 800c256:	d0fc      	beq.n	800c252 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c258:	bf00      	nop
 800c25a:	bf00      	nop
 800c25c:	3714      	adds	r7, #20
 800c25e:	46bd      	mov	sp, r7
 800c260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c264:	4770      	bx	lr
 800c266:	bf00      	nop
 800c268:	20000034 	.word	0x20000034
 800c26c:	00000000 	.word	0x00000000

0800c270 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c270:	4b07      	ldr	r3, [pc, #28]	@ (800c290 <pxCurrentTCBConst2>)
 800c272:	6819      	ldr	r1, [r3, #0]
 800c274:	6808      	ldr	r0, [r1, #0]
 800c276:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c27a:	f380 8809 	msr	PSP, r0
 800c27e:	f3bf 8f6f 	isb	sy
 800c282:	f04f 0000 	mov.w	r0, #0
 800c286:	f380 8811 	msr	BASEPRI, r0
 800c28a:	4770      	bx	lr
 800c28c:	f3af 8000 	nop.w

0800c290 <pxCurrentTCBConst2>:
 800c290:	20000d08 	.word	0x20000d08
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c294:	bf00      	nop
 800c296:	bf00      	nop

0800c298 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c298:	4808      	ldr	r0, [pc, #32]	@ (800c2bc <prvPortStartFirstTask+0x24>)
 800c29a:	6800      	ldr	r0, [r0, #0]
 800c29c:	6800      	ldr	r0, [r0, #0]
 800c29e:	f380 8808 	msr	MSP, r0
 800c2a2:	f04f 0000 	mov.w	r0, #0
 800c2a6:	f380 8814 	msr	CONTROL, r0
 800c2aa:	b662      	cpsie	i
 800c2ac:	b661      	cpsie	f
 800c2ae:	f3bf 8f4f 	dsb	sy
 800c2b2:	f3bf 8f6f 	isb	sy
 800c2b6:	df00      	svc	0
 800c2b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c2ba:	bf00      	nop
 800c2bc:	e000ed08 	.word	0xe000ed08

0800c2c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c2c0:	b580      	push	{r7, lr}
 800c2c2:	b086      	sub	sp, #24
 800c2c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c2c6:	4b47      	ldr	r3, [pc, #284]	@ (800c3e4 <xPortStartScheduler+0x124>)
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	4a47      	ldr	r2, [pc, #284]	@ (800c3e8 <xPortStartScheduler+0x128>)
 800c2cc:	4293      	cmp	r3, r2
 800c2ce:	d10b      	bne.n	800c2e8 <xPortStartScheduler+0x28>
	__asm volatile
 800c2d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2d4:	f383 8811 	msr	BASEPRI, r3
 800c2d8:	f3bf 8f6f 	isb	sy
 800c2dc:	f3bf 8f4f 	dsb	sy
 800c2e0:	613b      	str	r3, [r7, #16]
}
 800c2e2:	bf00      	nop
 800c2e4:	bf00      	nop
 800c2e6:	e7fd      	b.n	800c2e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c2e8:	4b3e      	ldr	r3, [pc, #248]	@ (800c3e4 <xPortStartScheduler+0x124>)
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	4a3f      	ldr	r2, [pc, #252]	@ (800c3ec <xPortStartScheduler+0x12c>)
 800c2ee:	4293      	cmp	r3, r2
 800c2f0:	d10b      	bne.n	800c30a <xPortStartScheduler+0x4a>
	__asm volatile
 800c2f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2f6:	f383 8811 	msr	BASEPRI, r3
 800c2fa:	f3bf 8f6f 	isb	sy
 800c2fe:	f3bf 8f4f 	dsb	sy
 800c302:	60fb      	str	r3, [r7, #12]
}
 800c304:	bf00      	nop
 800c306:	bf00      	nop
 800c308:	e7fd      	b.n	800c306 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c30a:	4b39      	ldr	r3, [pc, #228]	@ (800c3f0 <xPortStartScheduler+0x130>)
 800c30c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c30e:	697b      	ldr	r3, [r7, #20]
 800c310:	781b      	ldrb	r3, [r3, #0]
 800c312:	b2db      	uxtb	r3, r3
 800c314:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c316:	697b      	ldr	r3, [r7, #20]
 800c318:	22ff      	movs	r2, #255	@ 0xff
 800c31a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c31c:	697b      	ldr	r3, [r7, #20]
 800c31e:	781b      	ldrb	r3, [r3, #0]
 800c320:	b2db      	uxtb	r3, r3
 800c322:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c324:	78fb      	ldrb	r3, [r7, #3]
 800c326:	b2db      	uxtb	r3, r3
 800c328:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c32c:	b2da      	uxtb	r2, r3
 800c32e:	4b31      	ldr	r3, [pc, #196]	@ (800c3f4 <xPortStartScheduler+0x134>)
 800c330:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c332:	4b31      	ldr	r3, [pc, #196]	@ (800c3f8 <xPortStartScheduler+0x138>)
 800c334:	2207      	movs	r2, #7
 800c336:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c338:	e009      	b.n	800c34e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800c33a:	4b2f      	ldr	r3, [pc, #188]	@ (800c3f8 <xPortStartScheduler+0x138>)
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	3b01      	subs	r3, #1
 800c340:	4a2d      	ldr	r2, [pc, #180]	@ (800c3f8 <xPortStartScheduler+0x138>)
 800c342:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c344:	78fb      	ldrb	r3, [r7, #3]
 800c346:	b2db      	uxtb	r3, r3
 800c348:	005b      	lsls	r3, r3, #1
 800c34a:	b2db      	uxtb	r3, r3
 800c34c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c34e:	78fb      	ldrb	r3, [r7, #3]
 800c350:	b2db      	uxtb	r3, r3
 800c352:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c356:	2b80      	cmp	r3, #128	@ 0x80
 800c358:	d0ef      	beq.n	800c33a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c35a:	4b27      	ldr	r3, [pc, #156]	@ (800c3f8 <xPortStartScheduler+0x138>)
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	f1c3 0307 	rsb	r3, r3, #7
 800c362:	2b04      	cmp	r3, #4
 800c364:	d00b      	beq.n	800c37e <xPortStartScheduler+0xbe>
	__asm volatile
 800c366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c36a:	f383 8811 	msr	BASEPRI, r3
 800c36e:	f3bf 8f6f 	isb	sy
 800c372:	f3bf 8f4f 	dsb	sy
 800c376:	60bb      	str	r3, [r7, #8]
}
 800c378:	bf00      	nop
 800c37a:	bf00      	nop
 800c37c:	e7fd      	b.n	800c37a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c37e:	4b1e      	ldr	r3, [pc, #120]	@ (800c3f8 <xPortStartScheduler+0x138>)
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	021b      	lsls	r3, r3, #8
 800c384:	4a1c      	ldr	r2, [pc, #112]	@ (800c3f8 <xPortStartScheduler+0x138>)
 800c386:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c388:	4b1b      	ldr	r3, [pc, #108]	@ (800c3f8 <xPortStartScheduler+0x138>)
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c390:	4a19      	ldr	r2, [pc, #100]	@ (800c3f8 <xPortStartScheduler+0x138>)
 800c392:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	b2da      	uxtb	r2, r3
 800c398:	697b      	ldr	r3, [r7, #20]
 800c39a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c39c:	4b17      	ldr	r3, [pc, #92]	@ (800c3fc <xPortStartScheduler+0x13c>)
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	4a16      	ldr	r2, [pc, #88]	@ (800c3fc <xPortStartScheduler+0x13c>)
 800c3a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c3a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c3a8:	4b14      	ldr	r3, [pc, #80]	@ (800c3fc <xPortStartScheduler+0x13c>)
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	4a13      	ldr	r2, [pc, #76]	@ (800c3fc <xPortStartScheduler+0x13c>)
 800c3ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c3b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c3b4:	f000 f8da 	bl	800c56c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c3b8:	4b11      	ldr	r3, [pc, #68]	@ (800c400 <xPortStartScheduler+0x140>)
 800c3ba:	2200      	movs	r2, #0
 800c3bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c3be:	f000 f8f9 	bl	800c5b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c3c2:	4b10      	ldr	r3, [pc, #64]	@ (800c404 <xPortStartScheduler+0x144>)
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	4a0f      	ldr	r2, [pc, #60]	@ (800c404 <xPortStartScheduler+0x144>)
 800c3c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c3cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c3ce:	f7ff ff63 	bl	800c298 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c3d2:	f7ff f83d 	bl	800b450 <vTaskSwitchContext>
	prvTaskExitError();
 800c3d6:	f7ff ff1b 	bl	800c210 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c3da:	2300      	movs	r3, #0
}
 800c3dc:	4618      	mov	r0, r3
 800c3de:	3718      	adds	r7, #24
 800c3e0:	46bd      	mov	sp, r7
 800c3e2:	bd80      	pop	{r7, pc}
 800c3e4:	e000ed00 	.word	0xe000ed00
 800c3e8:	410fc271 	.word	0x410fc271
 800c3ec:	410fc270 	.word	0x410fc270
 800c3f0:	e000e400 	.word	0xe000e400
 800c3f4:	20001334 	.word	0x20001334
 800c3f8:	20001338 	.word	0x20001338
 800c3fc:	e000ed20 	.word	0xe000ed20
 800c400:	20000034 	.word	0x20000034
 800c404:	e000ef34 	.word	0xe000ef34

0800c408 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c408:	b480      	push	{r7}
 800c40a:	b083      	sub	sp, #12
 800c40c:	af00      	add	r7, sp, #0
	__asm volatile
 800c40e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c412:	f383 8811 	msr	BASEPRI, r3
 800c416:	f3bf 8f6f 	isb	sy
 800c41a:	f3bf 8f4f 	dsb	sy
 800c41e:	607b      	str	r3, [r7, #4]
}
 800c420:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c422:	4b10      	ldr	r3, [pc, #64]	@ (800c464 <vPortEnterCritical+0x5c>)
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	3301      	adds	r3, #1
 800c428:	4a0e      	ldr	r2, [pc, #56]	@ (800c464 <vPortEnterCritical+0x5c>)
 800c42a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c42c:	4b0d      	ldr	r3, [pc, #52]	@ (800c464 <vPortEnterCritical+0x5c>)
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	2b01      	cmp	r3, #1
 800c432:	d110      	bne.n	800c456 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c434:	4b0c      	ldr	r3, [pc, #48]	@ (800c468 <vPortEnterCritical+0x60>)
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	b2db      	uxtb	r3, r3
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d00b      	beq.n	800c456 <vPortEnterCritical+0x4e>
	__asm volatile
 800c43e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c442:	f383 8811 	msr	BASEPRI, r3
 800c446:	f3bf 8f6f 	isb	sy
 800c44a:	f3bf 8f4f 	dsb	sy
 800c44e:	603b      	str	r3, [r7, #0]
}
 800c450:	bf00      	nop
 800c452:	bf00      	nop
 800c454:	e7fd      	b.n	800c452 <vPortEnterCritical+0x4a>
	}
}
 800c456:	bf00      	nop
 800c458:	370c      	adds	r7, #12
 800c45a:	46bd      	mov	sp, r7
 800c45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c460:	4770      	bx	lr
 800c462:	bf00      	nop
 800c464:	20000034 	.word	0x20000034
 800c468:	e000ed04 	.word	0xe000ed04

0800c46c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c46c:	b480      	push	{r7}
 800c46e:	b083      	sub	sp, #12
 800c470:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c472:	4b12      	ldr	r3, [pc, #72]	@ (800c4bc <vPortExitCritical+0x50>)
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	2b00      	cmp	r3, #0
 800c478:	d10b      	bne.n	800c492 <vPortExitCritical+0x26>
	__asm volatile
 800c47a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c47e:	f383 8811 	msr	BASEPRI, r3
 800c482:	f3bf 8f6f 	isb	sy
 800c486:	f3bf 8f4f 	dsb	sy
 800c48a:	607b      	str	r3, [r7, #4]
}
 800c48c:	bf00      	nop
 800c48e:	bf00      	nop
 800c490:	e7fd      	b.n	800c48e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c492:	4b0a      	ldr	r3, [pc, #40]	@ (800c4bc <vPortExitCritical+0x50>)
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	3b01      	subs	r3, #1
 800c498:	4a08      	ldr	r2, [pc, #32]	@ (800c4bc <vPortExitCritical+0x50>)
 800c49a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c49c:	4b07      	ldr	r3, [pc, #28]	@ (800c4bc <vPortExitCritical+0x50>)
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d105      	bne.n	800c4b0 <vPortExitCritical+0x44>
 800c4a4:	2300      	movs	r3, #0
 800c4a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c4a8:	683b      	ldr	r3, [r7, #0]
 800c4aa:	f383 8811 	msr	BASEPRI, r3
}
 800c4ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c4b0:	bf00      	nop
 800c4b2:	370c      	adds	r7, #12
 800c4b4:	46bd      	mov	sp, r7
 800c4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ba:	4770      	bx	lr
 800c4bc:	20000034 	.word	0x20000034

0800c4c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c4c0:	f3ef 8009 	mrs	r0, PSP
 800c4c4:	f3bf 8f6f 	isb	sy
 800c4c8:	4b15      	ldr	r3, [pc, #84]	@ (800c520 <pxCurrentTCBConst>)
 800c4ca:	681a      	ldr	r2, [r3, #0]
 800c4cc:	f01e 0f10 	tst.w	lr, #16
 800c4d0:	bf08      	it	eq
 800c4d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c4d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4da:	6010      	str	r0, [r2, #0]
 800c4dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c4e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c4e4:	f380 8811 	msr	BASEPRI, r0
 800c4e8:	f3bf 8f4f 	dsb	sy
 800c4ec:	f3bf 8f6f 	isb	sy
 800c4f0:	f7fe ffae 	bl	800b450 <vTaskSwitchContext>
 800c4f4:	f04f 0000 	mov.w	r0, #0
 800c4f8:	f380 8811 	msr	BASEPRI, r0
 800c4fc:	bc09      	pop	{r0, r3}
 800c4fe:	6819      	ldr	r1, [r3, #0]
 800c500:	6808      	ldr	r0, [r1, #0]
 800c502:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c506:	f01e 0f10 	tst.w	lr, #16
 800c50a:	bf08      	it	eq
 800c50c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c510:	f380 8809 	msr	PSP, r0
 800c514:	f3bf 8f6f 	isb	sy
 800c518:	4770      	bx	lr
 800c51a:	bf00      	nop
 800c51c:	f3af 8000 	nop.w

0800c520 <pxCurrentTCBConst>:
 800c520:	20000d08 	.word	0x20000d08
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c524:	bf00      	nop
 800c526:	bf00      	nop

0800c528 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c528:	b580      	push	{r7, lr}
 800c52a:	b082      	sub	sp, #8
 800c52c:	af00      	add	r7, sp, #0
	__asm volatile
 800c52e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c532:	f383 8811 	msr	BASEPRI, r3
 800c536:	f3bf 8f6f 	isb	sy
 800c53a:	f3bf 8f4f 	dsb	sy
 800c53e:	607b      	str	r3, [r7, #4]
}
 800c540:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c542:	f7fe fecb 	bl	800b2dc <xTaskIncrementTick>
 800c546:	4603      	mov	r3, r0
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d003      	beq.n	800c554 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c54c:	4b06      	ldr	r3, [pc, #24]	@ (800c568 <xPortSysTickHandler+0x40>)
 800c54e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c552:	601a      	str	r2, [r3, #0]
 800c554:	2300      	movs	r3, #0
 800c556:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c558:	683b      	ldr	r3, [r7, #0]
 800c55a:	f383 8811 	msr	BASEPRI, r3
}
 800c55e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c560:	bf00      	nop
 800c562:	3708      	adds	r7, #8
 800c564:	46bd      	mov	sp, r7
 800c566:	bd80      	pop	{r7, pc}
 800c568:	e000ed04 	.word	0xe000ed04

0800c56c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c56c:	b480      	push	{r7}
 800c56e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c570:	4b0b      	ldr	r3, [pc, #44]	@ (800c5a0 <vPortSetupTimerInterrupt+0x34>)
 800c572:	2200      	movs	r2, #0
 800c574:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c576:	4b0b      	ldr	r3, [pc, #44]	@ (800c5a4 <vPortSetupTimerInterrupt+0x38>)
 800c578:	2200      	movs	r2, #0
 800c57a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c57c:	4b0a      	ldr	r3, [pc, #40]	@ (800c5a8 <vPortSetupTimerInterrupt+0x3c>)
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	4a0a      	ldr	r2, [pc, #40]	@ (800c5ac <vPortSetupTimerInterrupt+0x40>)
 800c582:	fba2 2303 	umull	r2, r3, r2, r3
 800c586:	099b      	lsrs	r3, r3, #6
 800c588:	4a09      	ldr	r2, [pc, #36]	@ (800c5b0 <vPortSetupTimerInterrupt+0x44>)
 800c58a:	3b01      	subs	r3, #1
 800c58c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c58e:	4b04      	ldr	r3, [pc, #16]	@ (800c5a0 <vPortSetupTimerInterrupt+0x34>)
 800c590:	2207      	movs	r2, #7
 800c592:	601a      	str	r2, [r3, #0]
}
 800c594:	bf00      	nop
 800c596:	46bd      	mov	sp, r7
 800c598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c59c:	4770      	bx	lr
 800c59e:	bf00      	nop
 800c5a0:	e000e010 	.word	0xe000e010
 800c5a4:	e000e018 	.word	0xe000e018
 800c5a8:	20000028 	.word	0x20000028
 800c5ac:	10624dd3 	.word	0x10624dd3
 800c5b0:	e000e014 	.word	0xe000e014

0800c5b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c5b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c5c4 <vPortEnableVFP+0x10>
 800c5b8:	6801      	ldr	r1, [r0, #0]
 800c5ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c5be:	6001      	str	r1, [r0, #0]
 800c5c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c5c2:	bf00      	nop
 800c5c4:	e000ed88 	.word	0xe000ed88

0800c5c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c5c8:	b480      	push	{r7}
 800c5ca:	b085      	sub	sp, #20
 800c5cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c5ce:	f3ef 8305 	mrs	r3, IPSR
 800c5d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	2b0f      	cmp	r3, #15
 800c5d8:	d915      	bls.n	800c606 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c5da:	4a18      	ldr	r2, [pc, #96]	@ (800c63c <vPortValidateInterruptPriority+0x74>)
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	4413      	add	r3, r2
 800c5e0:	781b      	ldrb	r3, [r3, #0]
 800c5e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c5e4:	4b16      	ldr	r3, [pc, #88]	@ (800c640 <vPortValidateInterruptPriority+0x78>)
 800c5e6:	781b      	ldrb	r3, [r3, #0]
 800c5e8:	7afa      	ldrb	r2, [r7, #11]
 800c5ea:	429a      	cmp	r2, r3
 800c5ec:	d20b      	bcs.n	800c606 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c5ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5f2:	f383 8811 	msr	BASEPRI, r3
 800c5f6:	f3bf 8f6f 	isb	sy
 800c5fa:	f3bf 8f4f 	dsb	sy
 800c5fe:	607b      	str	r3, [r7, #4]
}
 800c600:	bf00      	nop
 800c602:	bf00      	nop
 800c604:	e7fd      	b.n	800c602 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c606:	4b0f      	ldr	r3, [pc, #60]	@ (800c644 <vPortValidateInterruptPriority+0x7c>)
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c60e:	4b0e      	ldr	r3, [pc, #56]	@ (800c648 <vPortValidateInterruptPriority+0x80>)
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	429a      	cmp	r2, r3
 800c614:	d90b      	bls.n	800c62e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800c616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c61a:	f383 8811 	msr	BASEPRI, r3
 800c61e:	f3bf 8f6f 	isb	sy
 800c622:	f3bf 8f4f 	dsb	sy
 800c626:	603b      	str	r3, [r7, #0]
}
 800c628:	bf00      	nop
 800c62a:	bf00      	nop
 800c62c:	e7fd      	b.n	800c62a <vPortValidateInterruptPriority+0x62>
	}
 800c62e:	bf00      	nop
 800c630:	3714      	adds	r7, #20
 800c632:	46bd      	mov	sp, r7
 800c634:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c638:	4770      	bx	lr
 800c63a:	bf00      	nop
 800c63c:	e000e3f0 	.word	0xe000e3f0
 800c640:	20001334 	.word	0x20001334
 800c644:	e000ed0c 	.word	0xe000ed0c
 800c648:	20001338 	.word	0x20001338

0800c64c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c64c:	b580      	push	{r7, lr}
 800c64e:	b08a      	sub	sp, #40	@ 0x28
 800c650:	af00      	add	r7, sp, #0
 800c652:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c654:	2300      	movs	r3, #0
 800c656:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c658:	f7fe fd84 	bl	800b164 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c65c:	4b5c      	ldr	r3, [pc, #368]	@ (800c7d0 <pvPortMalloc+0x184>)
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	2b00      	cmp	r3, #0
 800c662:	d101      	bne.n	800c668 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c664:	f000 f924 	bl	800c8b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c668:	4b5a      	ldr	r3, [pc, #360]	@ (800c7d4 <pvPortMalloc+0x188>)
 800c66a:	681a      	ldr	r2, [r3, #0]
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	4013      	ands	r3, r2
 800c670:	2b00      	cmp	r3, #0
 800c672:	f040 8095 	bne.w	800c7a0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d01e      	beq.n	800c6ba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800c67c:	2208      	movs	r2, #8
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	4413      	add	r3, r2
 800c682:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	f003 0307 	and.w	r3, r3, #7
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d015      	beq.n	800c6ba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	f023 0307 	bic.w	r3, r3, #7
 800c694:	3308      	adds	r3, #8
 800c696:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	f003 0307 	and.w	r3, r3, #7
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d00b      	beq.n	800c6ba <pvPortMalloc+0x6e>
	__asm volatile
 800c6a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6a6:	f383 8811 	msr	BASEPRI, r3
 800c6aa:	f3bf 8f6f 	isb	sy
 800c6ae:	f3bf 8f4f 	dsb	sy
 800c6b2:	617b      	str	r3, [r7, #20]
}
 800c6b4:	bf00      	nop
 800c6b6:	bf00      	nop
 800c6b8:	e7fd      	b.n	800c6b6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d06f      	beq.n	800c7a0 <pvPortMalloc+0x154>
 800c6c0:	4b45      	ldr	r3, [pc, #276]	@ (800c7d8 <pvPortMalloc+0x18c>)
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	687a      	ldr	r2, [r7, #4]
 800c6c6:	429a      	cmp	r2, r3
 800c6c8:	d86a      	bhi.n	800c7a0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c6ca:	4b44      	ldr	r3, [pc, #272]	@ (800c7dc <pvPortMalloc+0x190>)
 800c6cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c6ce:	4b43      	ldr	r3, [pc, #268]	@ (800c7dc <pvPortMalloc+0x190>)
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c6d4:	e004      	b.n	800c6e0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800c6d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c6da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c6e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6e2:	685b      	ldr	r3, [r3, #4]
 800c6e4:	687a      	ldr	r2, [r7, #4]
 800c6e6:	429a      	cmp	r2, r3
 800c6e8:	d903      	bls.n	800c6f2 <pvPortMalloc+0xa6>
 800c6ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d1f1      	bne.n	800c6d6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c6f2:	4b37      	ldr	r3, [pc, #220]	@ (800c7d0 <pvPortMalloc+0x184>)
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c6f8:	429a      	cmp	r2, r3
 800c6fa:	d051      	beq.n	800c7a0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c6fc:	6a3b      	ldr	r3, [r7, #32]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	2208      	movs	r2, #8
 800c702:	4413      	add	r3, r2
 800c704:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c708:	681a      	ldr	r2, [r3, #0]
 800c70a:	6a3b      	ldr	r3, [r7, #32]
 800c70c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c70e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c710:	685a      	ldr	r2, [r3, #4]
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	1ad2      	subs	r2, r2, r3
 800c716:	2308      	movs	r3, #8
 800c718:	005b      	lsls	r3, r3, #1
 800c71a:	429a      	cmp	r2, r3
 800c71c:	d920      	bls.n	800c760 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c71e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	4413      	add	r3, r2
 800c724:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c726:	69bb      	ldr	r3, [r7, #24]
 800c728:	f003 0307 	and.w	r3, r3, #7
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d00b      	beq.n	800c748 <pvPortMalloc+0xfc>
	__asm volatile
 800c730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c734:	f383 8811 	msr	BASEPRI, r3
 800c738:	f3bf 8f6f 	isb	sy
 800c73c:	f3bf 8f4f 	dsb	sy
 800c740:	613b      	str	r3, [r7, #16]
}
 800c742:	bf00      	nop
 800c744:	bf00      	nop
 800c746:	e7fd      	b.n	800c744 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c74a:	685a      	ldr	r2, [r3, #4]
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	1ad2      	subs	r2, r2, r3
 800c750:	69bb      	ldr	r3, [r7, #24]
 800c752:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c756:	687a      	ldr	r2, [r7, #4]
 800c758:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c75a:	69b8      	ldr	r0, [r7, #24]
 800c75c:	f000 f90a 	bl	800c974 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c760:	4b1d      	ldr	r3, [pc, #116]	@ (800c7d8 <pvPortMalloc+0x18c>)
 800c762:	681a      	ldr	r2, [r3, #0]
 800c764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c766:	685b      	ldr	r3, [r3, #4]
 800c768:	1ad3      	subs	r3, r2, r3
 800c76a:	4a1b      	ldr	r2, [pc, #108]	@ (800c7d8 <pvPortMalloc+0x18c>)
 800c76c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c76e:	4b1a      	ldr	r3, [pc, #104]	@ (800c7d8 <pvPortMalloc+0x18c>)
 800c770:	681a      	ldr	r2, [r3, #0]
 800c772:	4b1b      	ldr	r3, [pc, #108]	@ (800c7e0 <pvPortMalloc+0x194>)
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	429a      	cmp	r2, r3
 800c778:	d203      	bcs.n	800c782 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c77a:	4b17      	ldr	r3, [pc, #92]	@ (800c7d8 <pvPortMalloc+0x18c>)
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	4a18      	ldr	r2, [pc, #96]	@ (800c7e0 <pvPortMalloc+0x194>)
 800c780:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c784:	685a      	ldr	r2, [r3, #4]
 800c786:	4b13      	ldr	r3, [pc, #76]	@ (800c7d4 <pvPortMalloc+0x188>)
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	431a      	orrs	r2, r3
 800c78c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c78e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c792:	2200      	movs	r2, #0
 800c794:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c796:	4b13      	ldr	r3, [pc, #76]	@ (800c7e4 <pvPortMalloc+0x198>)
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	3301      	adds	r3, #1
 800c79c:	4a11      	ldr	r2, [pc, #68]	@ (800c7e4 <pvPortMalloc+0x198>)
 800c79e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c7a0:	f7fe fcee 	bl	800b180 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c7a4:	69fb      	ldr	r3, [r7, #28]
 800c7a6:	f003 0307 	and.w	r3, r3, #7
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d00b      	beq.n	800c7c6 <pvPortMalloc+0x17a>
	__asm volatile
 800c7ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7b2:	f383 8811 	msr	BASEPRI, r3
 800c7b6:	f3bf 8f6f 	isb	sy
 800c7ba:	f3bf 8f4f 	dsb	sy
 800c7be:	60fb      	str	r3, [r7, #12]
}
 800c7c0:	bf00      	nop
 800c7c2:	bf00      	nop
 800c7c4:	e7fd      	b.n	800c7c2 <pvPortMalloc+0x176>
	return pvReturn;
 800c7c6:	69fb      	ldr	r3, [r7, #28]
}
 800c7c8:	4618      	mov	r0, r3
 800c7ca:	3728      	adds	r7, #40	@ 0x28
 800c7cc:	46bd      	mov	sp, r7
 800c7ce:	bd80      	pop	{r7, pc}
 800c7d0:	20004f44 	.word	0x20004f44
 800c7d4:	20004f58 	.word	0x20004f58
 800c7d8:	20004f48 	.word	0x20004f48
 800c7dc:	20004f3c 	.word	0x20004f3c
 800c7e0:	20004f4c 	.word	0x20004f4c
 800c7e4:	20004f50 	.word	0x20004f50

0800c7e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c7e8:	b580      	push	{r7, lr}
 800c7ea:	b086      	sub	sp, #24
 800c7ec:	af00      	add	r7, sp, #0
 800c7ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d04f      	beq.n	800c89a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c7fa:	2308      	movs	r3, #8
 800c7fc:	425b      	negs	r3, r3
 800c7fe:	697a      	ldr	r2, [r7, #20]
 800c800:	4413      	add	r3, r2
 800c802:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c804:	697b      	ldr	r3, [r7, #20]
 800c806:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c808:	693b      	ldr	r3, [r7, #16]
 800c80a:	685a      	ldr	r2, [r3, #4]
 800c80c:	4b25      	ldr	r3, [pc, #148]	@ (800c8a4 <vPortFree+0xbc>)
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	4013      	ands	r3, r2
 800c812:	2b00      	cmp	r3, #0
 800c814:	d10b      	bne.n	800c82e <vPortFree+0x46>
	__asm volatile
 800c816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c81a:	f383 8811 	msr	BASEPRI, r3
 800c81e:	f3bf 8f6f 	isb	sy
 800c822:	f3bf 8f4f 	dsb	sy
 800c826:	60fb      	str	r3, [r7, #12]
}
 800c828:	bf00      	nop
 800c82a:	bf00      	nop
 800c82c:	e7fd      	b.n	800c82a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c82e:	693b      	ldr	r3, [r7, #16]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	2b00      	cmp	r3, #0
 800c834:	d00b      	beq.n	800c84e <vPortFree+0x66>
	__asm volatile
 800c836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c83a:	f383 8811 	msr	BASEPRI, r3
 800c83e:	f3bf 8f6f 	isb	sy
 800c842:	f3bf 8f4f 	dsb	sy
 800c846:	60bb      	str	r3, [r7, #8]
}
 800c848:	bf00      	nop
 800c84a:	bf00      	nop
 800c84c:	e7fd      	b.n	800c84a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c84e:	693b      	ldr	r3, [r7, #16]
 800c850:	685a      	ldr	r2, [r3, #4]
 800c852:	4b14      	ldr	r3, [pc, #80]	@ (800c8a4 <vPortFree+0xbc>)
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	4013      	ands	r3, r2
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d01e      	beq.n	800c89a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c85c:	693b      	ldr	r3, [r7, #16]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	2b00      	cmp	r3, #0
 800c862:	d11a      	bne.n	800c89a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c864:	693b      	ldr	r3, [r7, #16]
 800c866:	685a      	ldr	r2, [r3, #4]
 800c868:	4b0e      	ldr	r3, [pc, #56]	@ (800c8a4 <vPortFree+0xbc>)
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	43db      	mvns	r3, r3
 800c86e:	401a      	ands	r2, r3
 800c870:	693b      	ldr	r3, [r7, #16]
 800c872:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c874:	f7fe fc76 	bl	800b164 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c878:	693b      	ldr	r3, [r7, #16]
 800c87a:	685a      	ldr	r2, [r3, #4]
 800c87c:	4b0a      	ldr	r3, [pc, #40]	@ (800c8a8 <vPortFree+0xc0>)
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	4413      	add	r3, r2
 800c882:	4a09      	ldr	r2, [pc, #36]	@ (800c8a8 <vPortFree+0xc0>)
 800c884:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c886:	6938      	ldr	r0, [r7, #16]
 800c888:	f000 f874 	bl	800c974 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c88c:	4b07      	ldr	r3, [pc, #28]	@ (800c8ac <vPortFree+0xc4>)
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	3301      	adds	r3, #1
 800c892:	4a06      	ldr	r2, [pc, #24]	@ (800c8ac <vPortFree+0xc4>)
 800c894:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c896:	f7fe fc73 	bl	800b180 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c89a:	bf00      	nop
 800c89c:	3718      	adds	r7, #24
 800c89e:	46bd      	mov	sp, r7
 800c8a0:	bd80      	pop	{r7, pc}
 800c8a2:	bf00      	nop
 800c8a4:	20004f58 	.word	0x20004f58
 800c8a8:	20004f48 	.word	0x20004f48
 800c8ac:	20004f54 	.word	0x20004f54

0800c8b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c8b0:	b480      	push	{r7}
 800c8b2:	b085      	sub	sp, #20
 800c8b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c8b6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800c8ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c8bc:	4b27      	ldr	r3, [pc, #156]	@ (800c95c <prvHeapInit+0xac>)
 800c8be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	f003 0307 	and.w	r3, r3, #7
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d00c      	beq.n	800c8e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	3307      	adds	r3, #7
 800c8ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	f023 0307 	bic.w	r3, r3, #7
 800c8d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c8d8:	68ba      	ldr	r2, [r7, #8]
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	1ad3      	subs	r3, r2, r3
 800c8de:	4a1f      	ldr	r2, [pc, #124]	@ (800c95c <prvHeapInit+0xac>)
 800c8e0:	4413      	add	r3, r2
 800c8e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c8e8:	4a1d      	ldr	r2, [pc, #116]	@ (800c960 <prvHeapInit+0xb0>)
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c8ee:	4b1c      	ldr	r3, [pc, #112]	@ (800c960 <prvHeapInit+0xb0>)
 800c8f0:	2200      	movs	r2, #0
 800c8f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	68ba      	ldr	r2, [r7, #8]
 800c8f8:	4413      	add	r3, r2
 800c8fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c8fc:	2208      	movs	r2, #8
 800c8fe:	68fb      	ldr	r3, [r7, #12]
 800c900:	1a9b      	subs	r3, r3, r2
 800c902:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	f023 0307 	bic.w	r3, r3, #7
 800c90a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	4a15      	ldr	r2, [pc, #84]	@ (800c964 <prvHeapInit+0xb4>)
 800c910:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c912:	4b14      	ldr	r3, [pc, #80]	@ (800c964 <prvHeapInit+0xb4>)
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	2200      	movs	r2, #0
 800c918:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c91a:	4b12      	ldr	r3, [pc, #72]	@ (800c964 <prvHeapInit+0xb4>)
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	2200      	movs	r2, #0
 800c920:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c926:	683b      	ldr	r3, [r7, #0]
 800c928:	68fa      	ldr	r2, [r7, #12]
 800c92a:	1ad2      	subs	r2, r2, r3
 800c92c:	683b      	ldr	r3, [r7, #0]
 800c92e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c930:	4b0c      	ldr	r3, [pc, #48]	@ (800c964 <prvHeapInit+0xb4>)
 800c932:	681a      	ldr	r2, [r3, #0]
 800c934:	683b      	ldr	r3, [r7, #0]
 800c936:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c938:	683b      	ldr	r3, [r7, #0]
 800c93a:	685b      	ldr	r3, [r3, #4]
 800c93c:	4a0a      	ldr	r2, [pc, #40]	@ (800c968 <prvHeapInit+0xb8>)
 800c93e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c940:	683b      	ldr	r3, [r7, #0]
 800c942:	685b      	ldr	r3, [r3, #4]
 800c944:	4a09      	ldr	r2, [pc, #36]	@ (800c96c <prvHeapInit+0xbc>)
 800c946:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c948:	4b09      	ldr	r3, [pc, #36]	@ (800c970 <prvHeapInit+0xc0>)
 800c94a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c94e:	601a      	str	r2, [r3, #0]
}
 800c950:	bf00      	nop
 800c952:	3714      	adds	r7, #20
 800c954:	46bd      	mov	sp, r7
 800c956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c95a:	4770      	bx	lr
 800c95c:	2000133c 	.word	0x2000133c
 800c960:	20004f3c 	.word	0x20004f3c
 800c964:	20004f44 	.word	0x20004f44
 800c968:	20004f4c 	.word	0x20004f4c
 800c96c:	20004f48 	.word	0x20004f48
 800c970:	20004f58 	.word	0x20004f58

0800c974 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c974:	b480      	push	{r7}
 800c976:	b085      	sub	sp, #20
 800c978:	af00      	add	r7, sp, #0
 800c97a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c97c:	4b28      	ldr	r3, [pc, #160]	@ (800ca20 <prvInsertBlockIntoFreeList+0xac>)
 800c97e:	60fb      	str	r3, [r7, #12]
 800c980:	e002      	b.n	800c988 <prvInsertBlockIntoFreeList+0x14>
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	60fb      	str	r3, [r7, #12]
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	687a      	ldr	r2, [r7, #4]
 800c98e:	429a      	cmp	r2, r3
 800c990:	d8f7      	bhi.n	800c982 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	685b      	ldr	r3, [r3, #4]
 800c99a:	68ba      	ldr	r2, [r7, #8]
 800c99c:	4413      	add	r3, r2
 800c99e:	687a      	ldr	r2, [r7, #4]
 800c9a0:	429a      	cmp	r2, r3
 800c9a2:	d108      	bne.n	800c9b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	685a      	ldr	r2, [r3, #4]
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	685b      	ldr	r3, [r3, #4]
 800c9ac:	441a      	add	r2, r3
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	685b      	ldr	r3, [r3, #4]
 800c9be:	68ba      	ldr	r2, [r7, #8]
 800c9c0:	441a      	add	r2, r3
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	429a      	cmp	r2, r3
 800c9c8:	d118      	bne.n	800c9fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	681a      	ldr	r2, [r3, #0]
 800c9ce:	4b15      	ldr	r3, [pc, #84]	@ (800ca24 <prvInsertBlockIntoFreeList+0xb0>)
 800c9d0:	681b      	ldr	r3, [r3, #0]
 800c9d2:	429a      	cmp	r2, r3
 800c9d4:	d00d      	beq.n	800c9f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	685a      	ldr	r2, [r3, #4]
 800c9da:	68fb      	ldr	r3, [r7, #12]
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	685b      	ldr	r3, [r3, #4]
 800c9e0:	441a      	add	r2, r3
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	681a      	ldr	r2, [r3, #0]
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	601a      	str	r2, [r3, #0]
 800c9f0:	e008      	b.n	800ca04 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c9f2:	4b0c      	ldr	r3, [pc, #48]	@ (800ca24 <prvInsertBlockIntoFreeList+0xb0>)
 800c9f4:	681a      	ldr	r2, [r3, #0]
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	601a      	str	r2, [r3, #0]
 800c9fa:	e003      	b.n	800ca04 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	681a      	ldr	r2, [r3, #0]
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ca04:	68fa      	ldr	r2, [r7, #12]
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	429a      	cmp	r2, r3
 800ca0a:	d002      	beq.n	800ca12 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	687a      	ldr	r2, [r7, #4]
 800ca10:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ca12:	bf00      	nop
 800ca14:	3714      	adds	r7, #20
 800ca16:	46bd      	mov	sp, r7
 800ca18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca1c:	4770      	bx	lr
 800ca1e:	bf00      	nop
 800ca20:	20004f3c 	.word	0x20004f3c
 800ca24:	20004f44 	.word	0x20004f44

0800ca28 <OLED_Refresh_Gram>:

#include "../../PeripheralDriver/Inc/oledfont.h"

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	b082      	sub	sp, #8
 800ca2c:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 800ca2e:	2300      	movs	r3, #0
 800ca30:	71fb      	strb	r3, [r7, #7]
 800ca32:	e026      	b.n	800ca82 <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 800ca34:	79fb      	ldrb	r3, [r7, #7]
 800ca36:	3b50      	subs	r3, #80	@ 0x50
 800ca38:	b2db      	uxtb	r3, r3
 800ca3a:	2100      	movs	r1, #0
 800ca3c:	4618      	mov	r0, r3
 800ca3e:	f000 f82b 	bl	800ca98 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 800ca42:	2100      	movs	r1, #0
 800ca44:	2000      	movs	r0, #0
 800ca46:	f000 f827 	bl	800ca98 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 800ca4a:	2100      	movs	r1, #0
 800ca4c:	2010      	movs	r0, #16
 800ca4e:	f000 f823 	bl	800ca98 <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 800ca52:	2300      	movs	r3, #0
 800ca54:	71bb      	strb	r3, [r7, #6]
 800ca56:	e00d      	b.n	800ca74 <OLED_Refresh_Gram+0x4c>
 800ca58:	79ba      	ldrb	r2, [r7, #6]
 800ca5a:	79fb      	ldrb	r3, [r7, #7]
 800ca5c:	490d      	ldr	r1, [pc, #52]	@ (800ca94 <OLED_Refresh_Gram+0x6c>)
 800ca5e:	00d2      	lsls	r2, r2, #3
 800ca60:	440a      	add	r2, r1
 800ca62:	4413      	add	r3, r2
 800ca64:	781b      	ldrb	r3, [r3, #0]
 800ca66:	2101      	movs	r1, #1
 800ca68:	4618      	mov	r0, r3
 800ca6a:	f000 f815 	bl	800ca98 <OLED_WR_Byte>
 800ca6e:	79bb      	ldrb	r3, [r7, #6]
 800ca70:	3301      	adds	r3, #1
 800ca72:	71bb      	strb	r3, [r7, #6]
 800ca74:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	daed      	bge.n	800ca58 <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 800ca7c:	79fb      	ldrb	r3, [r7, #7]
 800ca7e:	3301      	adds	r3, #1
 800ca80:	71fb      	strb	r3, [r7, #7]
 800ca82:	79fb      	ldrb	r3, [r7, #7]
 800ca84:	2b07      	cmp	r3, #7
 800ca86:	d9d5      	bls.n	800ca34 <OLED_Refresh_Gram+0xc>
	}   
}
 800ca88:	bf00      	nop
 800ca8a:	bf00      	nop
 800ca8c:	3708      	adds	r7, #8
 800ca8e:	46bd      	mov	sp, r7
 800ca90:	bd80      	pop	{r7, pc}
 800ca92:	bf00      	nop
 800ca94:	20004f5c 	.word	0x20004f5c

0800ca98 <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 800ca98:	b580      	push	{r7, lr}
 800ca9a:	b084      	sub	sp, #16
 800ca9c:	af00      	add	r7, sp, #0
 800ca9e:	4603      	mov	r3, r0
 800caa0:	460a      	mov	r2, r1
 800caa2:	71fb      	strb	r3, [r7, #7]
 800caa4:	4613      	mov	r3, r2
 800caa6:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 800caa8:	79bb      	ldrb	r3, [r7, #6]
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d006      	beq.n	800cabc <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 800caae:	2201      	movs	r2, #1
 800cab0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800cab4:	481c      	ldr	r0, [pc, #112]	@ (800cb28 <OLED_WR_Byte+0x90>)
 800cab6:	f7f8 fb1b 	bl	80050f0 <HAL_GPIO_WritePin>
 800caba:	e005      	b.n	800cac8 <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 800cabc:	2200      	movs	r2, #0
 800cabe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800cac2:	4819      	ldr	r0, [pc, #100]	@ (800cb28 <OLED_WR_Byte+0x90>)
 800cac4:	f7f8 fb14 	bl	80050f0 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 800cac8:	2300      	movs	r3, #0
 800caca:	73fb      	strb	r3, [r7, #15]
 800cacc:	e01e      	b.n	800cb0c <OLED_WR_Byte+0x74>
	{			  
		OLED_SCLK_Clr();
 800cace:	2200      	movs	r2, #0
 800cad0:	2120      	movs	r1, #32
 800cad2:	4815      	ldr	r0, [pc, #84]	@ (800cb28 <OLED_WR_Byte+0x90>)
 800cad4:	f7f8 fb0c 	bl	80050f0 <HAL_GPIO_WritePin>
		if(dat&0x80)
 800cad8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cadc:	2b00      	cmp	r3, #0
 800cade:	da05      	bge.n	800caec <OLED_WR_Byte+0x54>
		   OLED_SDIN_Set();
 800cae0:	2201      	movs	r2, #1
 800cae2:	2140      	movs	r1, #64	@ 0x40
 800cae4:	4810      	ldr	r0, [pc, #64]	@ (800cb28 <OLED_WR_Byte+0x90>)
 800cae6:	f7f8 fb03 	bl	80050f0 <HAL_GPIO_WritePin>
 800caea:	e004      	b.n	800caf6 <OLED_WR_Byte+0x5e>
		else 
		   OLED_SDIN_Clr();
 800caec:	2200      	movs	r2, #0
 800caee:	2140      	movs	r1, #64	@ 0x40
 800caf0:	480d      	ldr	r0, [pc, #52]	@ (800cb28 <OLED_WR_Byte+0x90>)
 800caf2:	f7f8 fafd 	bl	80050f0 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 800caf6:	2201      	movs	r2, #1
 800caf8:	2120      	movs	r1, #32
 800cafa:	480b      	ldr	r0, [pc, #44]	@ (800cb28 <OLED_WR_Byte+0x90>)
 800cafc:	f7f8 faf8 	bl	80050f0 <HAL_GPIO_WritePin>
		dat<<=1;   
 800cb00:	79fb      	ldrb	r3, [r7, #7]
 800cb02:	005b      	lsls	r3, r3, #1
 800cb04:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 800cb06:	7bfb      	ldrb	r3, [r7, #15]
 800cb08:	3301      	adds	r3, #1
 800cb0a:	73fb      	strb	r3, [r7, #15]
 800cb0c:	7bfb      	ldrb	r3, [r7, #15]
 800cb0e:	2b07      	cmp	r3, #7
 800cb10:	d9dd      	bls.n	800cace <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 800cb12:	2201      	movs	r2, #1
 800cb14:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800cb18:	4803      	ldr	r0, [pc, #12]	@ (800cb28 <OLED_WR_Byte+0x90>)
 800cb1a:	f7f8 fae9 	bl	80050f0 <HAL_GPIO_WritePin>
} 
 800cb1e:	bf00      	nop
 800cb20:	3710      	adds	r7, #16
 800cb22:	46bd      	mov	sp, r7
 800cb24:	bd80      	pop	{r7, pc}
 800cb26:	bf00      	nop
 800cb28:	40021000 	.word	0x40021000

0800cb2c <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 800cb2c:	b580      	push	{r7, lr}
 800cb2e:	b082      	sub	sp, #8
 800cb30:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 800cb32:	2300      	movs	r3, #0
 800cb34:	71fb      	strb	r3, [r7, #7]
 800cb36:	e014      	b.n	800cb62 <OLED_Clear+0x36>
 800cb38:	2300      	movs	r3, #0
 800cb3a:	71bb      	strb	r3, [r7, #6]
 800cb3c:	e00a      	b.n	800cb54 <OLED_Clear+0x28>
 800cb3e:	79ba      	ldrb	r2, [r7, #6]
 800cb40:	79fb      	ldrb	r3, [r7, #7]
 800cb42:	490c      	ldr	r1, [pc, #48]	@ (800cb74 <OLED_Clear+0x48>)
 800cb44:	00d2      	lsls	r2, r2, #3
 800cb46:	440a      	add	r2, r1
 800cb48:	4413      	add	r3, r2
 800cb4a:	2200      	movs	r2, #0
 800cb4c:	701a      	strb	r2, [r3, #0]
 800cb4e:	79bb      	ldrb	r3, [r7, #6]
 800cb50:	3301      	adds	r3, #1
 800cb52:	71bb      	strb	r3, [r7, #6]
 800cb54:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	daf0      	bge.n	800cb3e <OLED_Clear+0x12>
 800cb5c:	79fb      	ldrb	r3, [r7, #7]
 800cb5e:	3301      	adds	r3, #1
 800cb60:	71fb      	strb	r3, [r7, #7]
 800cb62:	79fb      	ldrb	r3, [r7, #7]
 800cb64:	2b07      	cmp	r3, #7
 800cb66:	d9e7      	bls.n	800cb38 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 800cb68:	f7ff ff5e 	bl	800ca28 <OLED_Refresh_Gram>
}
 800cb6c:	bf00      	nop
 800cb6e:	3708      	adds	r7, #8
 800cb70:	46bd      	mov	sp, r7
 800cb72:	bd80      	pop	{r7, pc}
 800cb74:	20004f5c 	.word	0x20004f5c

0800cb78 <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 800cb78:	b480      	push	{r7}
 800cb7a:	b085      	sub	sp, #20
 800cb7c:	af00      	add	r7, sp, #0
 800cb7e:	4603      	mov	r3, r0
 800cb80:	71fb      	strb	r3, [r7, #7]
 800cb82:	460b      	mov	r3, r1
 800cb84:	71bb      	strb	r3, [r7, #6]
 800cb86:	4613      	mov	r3, r2
 800cb88:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 800cb8a:	2300      	movs	r3, #0
 800cb8c:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 800cb8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	db41      	blt.n	800cc1a <OLED_DrawPoint+0xa2>
 800cb96:	79bb      	ldrb	r3, [r7, #6]
 800cb98:	2b3f      	cmp	r3, #63	@ 0x3f
 800cb9a:	d83e      	bhi.n	800cc1a <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 800cb9c:	79bb      	ldrb	r3, [r7, #6]
 800cb9e:	08db      	lsrs	r3, r3, #3
 800cba0:	b2db      	uxtb	r3, r3
 800cba2:	f1c3 0307 	rsb	r3, r3, #7
 800cba6:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 800cba8:	79bb      	ldrb	r3, [r7, #6]
 800cbaa:	f003 0307 	and.w	r3, r3, #7
 800cbae:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 800cbb0:	7b7b      	ldrb	r3, [r7, #13]
 800cbb2:	f1c3 0307 	rsb	r3, r3, #7
 800cbb6:	2201      	movs	r2, #1
 800cbb8:	fa02 f303 	lsl.w	r3, r2, r3
 800cbbc:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 800cbbe:	797b      	ldrb	r3, [r7, #5]
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d012      	beq.n	800cbea <OLED_DrawPoint+0x72>
 800cbc4:	79fa      	ldrb	r2, [r7, #7]
 800cbc6:	7bbb      	ldrb	r3, [r7, #14]
 800cbc8:	4917      	ldr	r1, [pc, #92]	@ (800cc28 <OLED_DrawPoint+0xb0>)
 800cbca:	00d2      	lsls	r2, r2, #3
 800cbcc:	440a      	add	r2, r1
 800cbce:	4413      	add	r3, r2
 800cbd0:	7818      	ldrb	r0, [r3, #0]
 800cbd2:	79fa      	ldrb	r2, [r7, #7]
 800cbd4:	7bbb      	ldrb	r3, [r7, #14]
 800cbd6:	7bf9      	ldrb	r1, [r7, #15]
 800cbd8:	4301      	orrs	r1, r0
 800cbda:	b2c8      	uxtb	r0, r1
 800cbdc:	4912      	ldr	r1, [pc, #72]	@ (800cc28 <OLED_DrawPoint+0xb0>)
 800cbde:	00d2      	lsls	r2, r2, #3
 800cbe0:	440a      	add	r2, r1
 800cbe2:	4413      	add	r3, r2
 800cbe4:	4602      	mov	r2, r0
 800cbe6:	701a      	strb	r2, [r3, #0]
 800cbe8:	e018      	b.n	800cc1c <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 800cbea:	79fa      	ldrb	r2, [r7, #7]
 800cbec:	7bbb      	ldrb	r3, [r7, #14]
 800cbee:	490e      	ldr	r1, [pc, #56]	@ (800cc28 <OLED_DrawPoint+0xb0>)
 800cbf0:	00d2      	lsls	r2, r2, #3
 800cbf2:	440a      	add	r2, r1
 800cbf4:	4413      	add	r3, r2
 800cbf6:	781b      	ldrb	r3, [r3, #0]
 800cbf8:	b25a      	sxtb	r2, r3
 800cbfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cbfe:	43db      	mvns	r3, r3
 800cc00:	b25b      	sxtb	r3, r3
 800cc02:	4013      	ands	r3, r2
 800cc04:	b259      	sxtb	r1, r3
 800cc06:	79fa      	ldrb	r2, [r7, #7]
 800cc08:	7bbb      	ldrb	r3, [r7, #14]
 800cc0a:	b2c8      	uxtb	r0, r1
 800cc0c:	4906      	ldr	r1, [pc, #24]	@ (800cc28 <OLED_DrawPoint+0xb0>)
 800cc0e:	00d2      	lsls	r2, r2, #3
 800cc10:	440a      	add	r2, r1
 800cc12:	4413      	add	r3, r2
 800cc14:	4602      	mov	r2, r0
 800cc16:	701a      	strb	r2, [r3, #0]
 800cc18:	e000      	b.n	800cc1c <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 800cc1a:	bf00      	nop
}
 800cc1c:	3714      	adds	r7, #20
 800cc1e:	46bd      	mov	sp, r7
 800cc20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc24:	4770      	bx	lr
 800cc26:	bf00      	nop
 800cc28:	20004f5c 	.word	0x20004f5c

0800cc2c <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 800cc2c:	b590      	push	{r4, r7, lr}
 800cc2e:	b085      	sub	sp, #20
 800cc30:	af00      	add	r7, sp, #0
 800cc32:	4604      	mov	r4, r0
 800cc34:	4608      	mov	r0, r1
 800cc36:	4611      	mov	r1, r2
 800cc38:	461a      	mov	r2, r3
 800cc3a:	4623      	mov	r3, r4
 800cc3c:	71fb      	strb	r3, [r7, #7]
 800cc3e:	4603      	mov	r3, r0
 800cc40:	71bb      	strb	r3, [r7, #6]
 800cc42:	460b      	mov	r3, r1
 800cc44:	717b      	strb	r3, [r7, #5]
 800cc46:	4613      	mov	r3, r2
 800cc48:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 800cc4a:	79bb      	ldrb	r3, [r7, #6]
 800cc4c:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 800cc4e:	797b      	ldrb	r3, [r7, #5]
 800cc50:	3b20      	subs	r3, #32
 800cc52:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 800cc54:	2300      	movs	r3, #0
 800cc56:	73bb      	strb	r3, [r7, #14]
 800cc58:	e04d      	b.n	800ccf6 <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 800cc5a:	793b      	ldrb	r3, [r7, #4]
 800cc5c:	2b0c      	cmp	r3, #12
 800cc5e:	d10b      	bne.n	800cc78 <OLED_ShowChar+0x4c>
 800cc60:	797a      	ldrb	r2, [r7, #5]
 800cc62:	7bb9      	ldrb	r1, [r7, #14]
 800cc64:	4828      	ldr	r0, [pc, #160]	@ (800cd08 <OLED_ShowChar+0xdc>)
 800cc66:	4613      	mov	r3, r2
 800cc68:	005b      	lsls	r3, r3, #1
 800cc6a:	4413      	add	r3, r2
 800cc6c:	009b      	lsls	r3, r3, #2
 800cc6e:	4403      	add	r3, r0
 800cc70:	440b      	add	r3, r1
 800cc72:	781b      	ldrb	r3, [r3, #0]
 800cc74:	73fb      	strb	r3, [r7, #15]
 800cc76:	e007      	b.n	800cc88 <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 800cc78:	797a      	ldrb	r2, [r7, #5]
 800cc7a:	7bbb      	ldrb	r3, [r7, #14]
 800cc7c:	4923      	ldr	r1, [pc, #140]	@ (800cd0c <OLED_ShowChar+0xe0>)
 800cc7e:	0112      	lsls	r2, r2, #4
 800cc80:	440a      	add	r2, r1
 800cc82:	4413      	add	r3, r2
 800cc84:	781b      	ldrb	r3, [r3, #0]
 800cc86:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 800cc88:	2300      	movs	r3, #0
 800cc8a:	737b      	strb	r3, [r7, #13]
 800cc8c:	e02d      	b.n	800ccea <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 800cc8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	da07      	bge.n	800cca6 <OLED_ShowChar+0x7a>
 800cc96:	f897 2020 	ldrb.w	r2, [r7, #32]
 800cc9a:	79b9      	ldrb	r1, [r7, #6]
 800cc9c:	79fb      	ldrb	r3, [r7, #7]
 800cc9e:	4618      	mov	r0, r3
 800cca0:	f7ff ff6a 	bl	800cb78 <OLED_DrawPoint>
 800cca4:	e00c      	b.n	800ccc0 <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 800cca6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	bf0c      	ite	eq
 800ccae:	2301      	moveq	r3, #1
 800ccb0:	2300      	movne	r3, #0
 800ccb2:	b2db      	uxtb	r3, r3
 800ccb4:	461a      	mov	r2, r3
 800ccb6:	79b9      	ldrb	r1, [r7, #6]
 800ccb8:	79fb      	ldrb	r3, [r7, #7]
 800ccba:	4618      	mov	r0, r3
 800ccbc:	f7ff ff5c 	bl	800cb78 <OLED_DrawPoint>
			temp<<=1;
 800ccc0:	7bfb      	ldrb	r3, [r7, #15]
 800ccc2:	005b      	lsls	r3, r3, #1
 800ccc4:	73fb      	strb	r3, [r7, #15]
			y++;
 800ccc6:	79bb      	ldrb	r3, [r7, #6]
 800ccc8:	3301      	adds	r3, #1
 800ccca:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 800cccc:	79ba      	ldrb	r2, [r7, #6]
 800ccce:	7b3b      	ldrb	r3, [r7, #12]
 800ccd0:	1ad2      	subs	r2, r2, r3
 800ccd2:	793b      	ldrb	r3, [r7, #4]
 800ccd4:	429a      	cmp	r2, r3
 800ccd6:	d105      	bne.n	800cce4 <OLED_ShowChar+0xb8>
			{
				y=y0;
 800ccd8:	7b3b      	ldrb	r3, [r7, #12]
 800ccda:	71bb      	strb	r3, [r7, #6]
				x++;
 800ccdc:	79fb      	ldrb	r3, [r7, #7]
 800ccde:	3301      	adds	r3, #1
 800cce0:	71fb      	strb	r3, [r7, #7]
				break;
 800cce2:	e005      	b.n	800ccf0 <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 800cce4:	7b7b      	ldrb	r3, [r7, #13]
 800cce6:	3301      	adds	r3, #1
 800cce8:	737b      	strb	r3, [r7, #13]
 800ccea:	7b7b      	ldrb	r3, [r7, #13]
 800ccec:	2b07      	cmp	r3, #7
 800ccee:	d9ce      	bls.n	800cc8e <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 800ccf0:	7bbb      	ldrb	r3, [r7, #14]
 800ccf2:	3301      	adds	r3, #1
 800ccf4:	73bb      	strb	r3, [r7, #14]
 800ccf6:	7bba      	ldrb	r2, [r7, #14]
 800ccf8:	793b      	ldrb	r3, [r7, #4]
 800ccfa:	429a      	cmp	r2, r3
 800ccfc:	d3ad      	bcc.n	800cc5a <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 800ccfe:	bf00      	nop
 800cd00:	bf00      	nop
 800cd02:	3714      	adds	r7, #20
 800cd04:	46bd      	mov	sp, r7
 800cd06:	bd90      	pop	{r4, r7, pc}
 800cd08:	080103dc 	.word	0x080103dc
 800cd0c:	08010850 	.word	0x08010850

0800cd10 <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 800cd10:	b580      	push	{r7, lr}
 800cd12:	b084      	sub	sp, #16
 800cd14:	af02      	add	r7, sp, #8
 800cd16:	4603      	mov	r3, r0
 800cd18:	603a      	str	r2, [r7, #0]
 800cd1a:	71fb      	strb	r3, [r7, #7]
 800cd1c:	460b      	mov	r3, r1
 800cd1e:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 800cd20:	e01f      	b.n	800cd62 <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 800cd22:	79fb      	ldrb	r3, [r7, #7]
 800cd24:	2b7a      	cmp	r3, #122	@ 0x7a
 800cd26:	d904      	bls.n	800cd32 <OLED_ShowString+0x22>
 800cd28:	2300      	movs	r3, #0
 800cd2a:	71fb      	strb	r3, [r7, #7]
 800cd2c:	79bb      	ldrb	r3, [r7, #6]
 800cd2e:	3310      	adds	r3, #16
 800cd30:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 800cd32:	79bb      	ldrb	r3, [r7, #6]
 800cd34:	2b3a      	cmp	r3, #58	@ 0x3a
 800cd36:	d905      	bls.n	800cd44 <OLED_ShowString+0x34>
 800cd38:	2300      	movs	r3, #0
 800cd3a:	71fb      	strb	r3, [r7, #7]
 800cd3c:	79fb      	ldrb	r3, [r7, #7]
 800cd3e:	71bb      	strb	r3, [r7, #6]
 800cd40:	f7ff fef4 	bl	800cb2c <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 800cd44:	683b      	ldr	r3, [r7, #0]
 800cd46:	781a      	ldrb	r2, [r3, #0]
 800cd48:	79b9      	ldrb	r1, [r7, #6]
 800cd4a:	79f8      	ldrb	r0, [r7, #7]
 800cd4c:	2301      	movs	r3, #1
 800cd4e:	9300      	str	r3, [sp, #0]
 800cd50:	230c      	movs	r3, #12
 800cd52:	f7ff ff6b 	bl	800cc2c <OLED_ShowChar>
        x+=8;
 800cd56:	79fb      	ldrb	r3, [r7, #7]
 800cd58:	3308      	adds	r3, #8
 800cd5a:	71fb      	strb	r3, [r7, #7]
        p++;
 800cd5c:	683b      	ldr	r3, [r7, #0]
 800cd5e:	3301      	adds	r3, #1
 800cd60:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 800cd62:	683b      	ldr	r3, [r7, #0]
 800cd64:	781b      	ldrb	r3, [r3, #0]
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d1db      	bne.n	800cd22 <OLED_ShowString+0x12>
    }  
}	 
 800cd6a:	bf00      	nop
 800cd6c:	bf00      	nop
 800cd6e:	3708      	adds	r7, #8
 800cd70:	46bd      	mov	sp, r7
 800cd72:	bd80      	pop	{r7, pc}

0800cd74 <OLED_Init>:

void OLED_Init(void)
{
 800cd74:	b580      	push	{r7, lr}
 800cd76:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 800cd78:	f7f9 fa12 	bl	80061a0 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 800cd7c:	4b41      	ldr	r3, [pc, #260]	@ (800ce84 <OLED_Init+0x110>)
 800cd7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cd80:	4a40      	ldr	r2, [pc, #256]	@ (800ce84 <OLED_Init+0x110>)
 800cd82:	f023 0301 	bic.w	r3, r3, #1
 800cd86:	6713      	str	r3, [r2, #112]	@ 0x70
 800cd88:	4b3e      	ldr	r3, [pc, #248]	@ (800ce84 <OLED_Init+0x110>)
 800cd8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cd8c:	4a3d      	ldr	r2, [pc, #244]	@ (800ce84 <OLED_Init+0x110>)
 800cd8e:	f023 0304 	bic.w	r3, r3, #4
 800cd92:	6713      	str	r3, [r2, #112]	@ 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 800cd94:	f7f9 fa18 	bl	80061c8 <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 800cd98:	2200      	movs	r2, #0
 800cd9a:	2180      	movs	r1, #128	@ 0x80
 800cd9c:	483a      	ldr	r0, [pc, #232]	@ (800ce88 <OLED_Init+0x114>)
 800cd9e:	f7f8 f9a7 	bl	80050f0 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800cda2:	2064      	movs	r0, #100	@ 0x64
 800cda4:	f7f7 fa28 	bl	80041f8 <HAL_Delay>
	OLED_RST_Set();
 800cda8:	2201      	movs	r2, #1
 800cdaa:	2180      	movs	r1, #128	@ 0x80
 800cdac:	4836      	ldr	r0, [pc, #216]	@ (800ce88 <OLED_Init+0x114>)
 800cdae:	f7f8 f99f 	bl	80050f0 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 800cdb2:	2100      	movs	r1, #0
 800cdb4:	20ae      	movs	r0, #174	@ 0xae
 800cdb6:	f7ff fe6f 	bl	800ca98 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 800cdba:	2100      	movs	r1, #0
 800cdbc:	20d5      	movs	r0, #213	@ 0xd5
 800cdbe:	f7ff fe6b 	bl	800ca98 <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 800cdc2:	2100      	movs	r1, #0
 800cdc4:	2050      	movs	r0, #80	@ 0x50
 800cdc6:	f7ff fe67 	bl	800ca98 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 800cdca:	2100      	movs	r1, #0
 800cdcc:	20a8      	movs	r0, #168	@ 0xa8
 800cdce:	f7ff fe63 	bl	800ca98 <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 800cdd2:	2100      	movs	r1, #0
 800cdd4:	203f      	movs	r0, #63	@ 0x3f
 800cdd6:	f7ff fe5f 	bl	800ca98 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 800cdda:	2100      	movs	r1, #0
 800cddc:	20d3      	movs	r0, #211	@ 0xd3
 800cdde:	f7ff fe5b 	bl	800ca98 <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 800cde2:	2100      	movs	r1, #0
 800cde4:	2000      	movs	r0, #0
 800cde6:	f7ff fe57 	bl	800ca98 <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 800cdea:	2100      	movs	r1, #0
 800cdec:	2040      	movs	r0, #64	@ 0x40
 800cdee:	f7ff fe53 	bl	800ca98 <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 800cdf2:	2100      	movs	r1, #0
 800cdf4:	208d      	movs	r0, #141	@ 0x8d
 800cdf6:	f7ff fe4f 	bl	800ca98 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 800cdfa:	2100      	movs	r1, #0
 800cdfc:	2014      	movs	r0, #20
 800cdfe:	f7ff fe4b 	bl	800ca98 <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 800ce02:	2100      	movs	r1, #0
 800ce04:	2020      	movs	r0, #32
 800ce06:	f7ff fe47 	bl	800ca98 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 800ce0a:	2100      	movs	r1, #0
 800ce0c:	2002      	movs	r0, #2
 800ce0e:	f7ff fe43 	bl	800ca98 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 800ce12:	2100      	movs	r1, #0
 800ce14:	20a1      	movs	r0, #161	@ 0xa1
 800ce16:	f7ff fe3f 	bl	800ca98 <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 800ce1a:	2100      	movs	r1, #0
 800ce1c:	20c0      	movs	r0, #192	@ 0xc0
 800ce1e:	f7ff fe3b 	bl	800ca98 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 800ce22:	2100      	movs	r1, #0
 800ce24:	20da      	movs	r0, #218	@ 0xda
 800ce26:	f7ff fe37 	bl	800ca98 <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 800ce2a:	2100      	movs	r1, #0
 800ce2c:	2012      	movs	r0, #18
 800ce2e:	f7ff fe33 	bl	800ca98 <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 800ce32:	2100      	movs	r1, #0
 800ce34:	2081      	movs	r0, #129	@ 0x81
 800ce36:	f7ff fe2f 	bl	800ca98 <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 800ce3a:	2100      	movs	r1, #0
 800ce3c:	20ef      	movs	r0, #239	@ 0xef
 800ce3e:	f7ff fe2b 	bl	800ca98 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 800ce42:	2100      	movs	r1, #0
 800ce44:	20d9      	movs	r0, #217	@ 0xd9
 800ce46:	f7ff fe27 	bl	800ca98 <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 800ce4a:	2100      	movs	r1, #0
 800ce4c:	20f1      	movs	r0, #241	@ 0xf1
 800ce4e:	f7ff fe23 	bl	800ca98 <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 800ce52:	2100      	movs	r1, #0
 800ce54:	20db      	movs	r0, #219	@ 0xdb
 800ce56:	f7ff fe1f 	bl	800ca98 <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 800ce5a:	2100      	movs	r1, #0
 800ce5c:	2030      	movs	r0, #48	@ 0x30
 800ce5e:	f7ff fe1b 	bl	800ca98 <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 800ce62:	2100      	movs	r1, #0
 800ce64:	20a4      	movs	r0, #164	@ 0xa4
 800ce66:	f7ff fe17 	bl	800ca98 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 800ce6a:	2100      	movs	r1, #0
 800ce6c:	20a6      	movs	r0, #166	@ 0xa6
 800ce6e:	f7ff fe13 	bl	800ca98 <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 800ce72:	2100      	movs	r1, #0
 800ce74:	20af      	movs	r0, #175	@ 0xaf
 800ce76:	f7ff fe0f 	bl	800ca98 <OLED_WR_Byte>
	OLED_Clear(); 
 800ce7a:	f7ff fe57 	bl	800cb2c <OLED_Clear>
 800ce7e:	bf00      	nop
 800ce80:	bd80      	pop	{r7, pc}
 800ce82:	bf00      	nop
 800ce84:	40023800 	.word	0x40023800
 800ce88:	40021000 	.word	0x40021000

0800ce8c <atoi>:
 800ce8c:	220a      	movs	r2, #10
 800ce8e:	2100      	movs	r1, #0
 800ce90:	f000 b87a 	b.w	800cf88 <strtol>

0800ce94 <_strtol_l.constprop.0>:
 800ce94:	2b24      	cmp	r3, #36	@ 0x24
 800ce96:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce9a:	4686      	mov	lr, r0
 800ce9c:	4690      	mov	r8, r2
 800ce9e:	d801      	bhi.n	800cea4 <_strtol_l.constprop.0+0x10>
 800cea0:	2b01      	cmp	r3, #1
 800cea2:	d106      	bne.n	800ceb2 <_strtol_l.constprop.0+0x1e>
 800cea4:	f000 fe82 	bl	800dbac <__errno>
 800cea8:	2316      	movs	r3, #22
 800ceaa:	6003      	str	r3, [r0, #0]
 800ceac:	2000      	movs	r0, #0
 800ceae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ceb2:	4834      	ldr	r0, [pc, #208]	@ (800cf84 <_strtol_l.constprop.0+0xf0>)
 800ceb4:	460d      	mov	r5, r1
 800ceb6:	462a      	mov	r2, r5
 800ceb8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cebc:	5d06      	ldrb	r6, [r0, r4]
 800cebe:	f016 0608 	ands.w	r6, r6, #8
 800cec2:	d1f8      	bne.n	800ceb6 <_strtol_l.constprop.0+0x22>
 800cec4:	2c2d      	cmp	r4, #45	@ 0x2d
 800cec6:	d12d      	bne.n	800cf24 <_strtol_l.constprop.0+0x90>
 800cec8:	782c      	ldrb	r4, [r5, #0]
 800ceca:	2601      	movs	r6, #1
 800cecc:	1c95      	adds	r5, r2, #2
 800cece:	f033 0210 	bics.w	r2, r3, #16
 800ced2:	d109      	bne.n	800cee8 <_strtol_l.constprop.0+0x54>
 800ced4:	2c30      	cmp	r4, #48	@ 0x30
 800ced6:	d12a      	bne.n	800cf2e <_strtol_l.constprop.0+0x9a>
 800ced8:	782a      	ldrb	r2, [r5, #0]
 800ceda:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cede:	2a58      	cmp	r2, #88	@ 0x58
 800cee0:	d125      	bne.n	800cf2e <_strtol_l.constprop.0+0x9a>
 800cee2:	786c      	ldrb	r4, [r5, #1]
 800cee4:	2310      	movs	r3, #16
 800cee6:	3502      	adds	r5, #2
 800cee8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ceec:	f10c 3cff 	add.w	ip, ip, #4294967295
 800cef0:	2200      	movs	r2, #0
 800cef2:	fbbc f9f3 	udiv	r9, ip, r3
 800cef6:	4610      	mov	r0, r2
 800cef8:	fb03 ca19 	mls	sl, r3, r9, ip
 800cefc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800cf00:	2f09      	cmp	r7, #9
 800cf02:	d81b      	bhi.n	800cf3c <_strtol_l.constprop.0+0xa8>
 800cf04:	463c      	mov	r4, r7
 800cf06:	42a3      	cmp	r3, r4
 800cf08:	dd27      	ble.n	800cf5a <_strtol_l.constprop.0+0xc6>
 800cf0a:	1c57      	adds	r7, r2, #1
 800cf0c:	d007      	beq.n	800cf1e <_strtol_l.constprop.0+0x8a>
 800cf0e:	4581      	cmp	r9, r0
 800cf10:	d320      	bcc.n	800cf54 <_strtol_l.constprop.0+0xc0>
 800cf12:	d101      	bne.n	800cf18 <_strtol_l.constprop.0+0x84>
 800cf14:	45a2      	cmp	sl, r4
 800cf16:	db1d      	blt.n	800cf54 <_strtol_l.constprop.0+0xc0>
 800cf18:	fb00 4003 	mla	r0, r0, r3, r4
 800cf1c:	2201      	movs	r2, #1
 800cf1e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cf22:	e7eb      	b.n	800cefc <_strtol_l.constprop.0+0x68>
 800cf24:	2c2b      	cmp	r4, #43	@ 0x2b
 800cf26:	bf04      	itt	eq
 800cf28:	782c      	ldrbeq	r4, [r5, #0]
 800cf2a:	1c95      	addeq	r5, r2, #2
 800cf2c:	e7cf      	b.n	800cece <_strtol_l.constprop.0+0x3a>
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d1da      	bne.n	800cee8 <_strtol_l.constprop.0+0x54>
 800cf32:	2c30      	cmp	r4, #48	@ 0x30
 800cf34:	bf0c      	ite	eq
 800cf36:	2308      	moveq	r3, #8
 800cf38:	230a      	movne	r3, #10
 800cf3a:	e7d5      	b.n	800cee8 <_strtol_l.constprop.0+0x54>
 800cf3c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800cf40:	2f19      	cmp	r7, #25
 800cf42:	d801      	bhi.n	800cf48 <_strtol_l.constprop.0+0xb4>
 800cf44:	3c37      	subs	r4, #55	@ 0x37
 800cf46:	e7de      	b.n	800cf06 <_strtol_l.constprop.0+0x72>
 800cf48:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800cf4c:	2f19      	cmp	r7, #25
 800cf4e:	d804      	bhi.n	800cf5a <_strtol_l.constprop.0+0xc6>
 800cf50:	3c57      	subs	r4, #87	@ 0x57
 800cf52:	e7d8      	b.n	800cf06 <_strtol_l.constprop.0+0x72>
 800cf54:	f04f 32ff 	mov.w	r2, #4294967295
 800cf58:	e7e1      	b.n	800cf1e <_strtol_l.constprop.0+0x8a>
 800cf5a:	1c53      	adds	r3, r2, #1
 800cf5c:	d108      	bne.n	800cf70 <_strtol_l.constprop.0+0xdc>
 800cf5e:	2322      	movs	r3, #34	@ 0x22
 800cf60:	f8ce 3000 	str.w	r3, [lr]
 800cf64:	4660      	mov	r0, ip
 800cf66:	f1b8 0f00 	cmp.w	r8, #0
 800cf6a:	d0a0      	beq.n	800ceae <_strtol_l.constprop.0+0x1a>
 800cf6c:	1e69      	subs	r1, r5, #1
 800cf6e:	e006      	b.n	800cf7e <_strtol_l.constprop.0+0xea>
 800cf70:	b106      	cbz	r6, 800cf74 <_strtol_l.constprop.0+0xe0>
 800cf72:	4240      	negs	r0, r0
 800cf74:	f1b8 0f00 	cmp.w	r8, #0
 800cf78:	d099      	beq.n	800ceae <_strtol_l.constprop.0+0x1a>
 800cf7a:	2a00      	cmp	r2, #0
 800cf7c:	d1f6      	bne.n	800cf6c <_strtol_l.constprop.0+0xd8>
 800cf7e:	f8c8 1000 	str.w	r1, [r8]
 800cf82:	e794      	b.n	800ceae <_strtol_l.constprop.0+0x1a>
 800cf84:	08010e41 	.word	0x08010e41

0800cf88 <strtol>:
 800cf88:	4613      	mov	r3, r2
 800cf8a:	460a      	mov	r2, r1
 800cf8c:	4601      	mov	r1, r0
 800cf8e:	4802      	ldr	r0, [pc, #8]	@ (800cf98 <strtol+0x10>)
 800cf90:	6800      	ldr	r0, [r0, #0]
 800cf92:	f7ff bf7f 	b.w	800ce94 <_strtol_l.constprop.0>
 800cf96:	bf00      	nop
 800cf98:	20000044 	.word	0x20000044

0800cf9c <__cvt>:
 800cf9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cfa0:	ec57 6b10 	vmov	r6, r7, d0
 800cfa4:	2f00      	cmp	r7, #0
 800cfa6:	460c      	mov	r4, r1
 800cfa8:	4619      	mov	r1, r3
 800cfaa:	463b      	mov	r3, r7
 800cfac:	bfbb      	ittet	lt
 800cfae:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800cfb2:	461f      	movlt	r7, r3
 800cfb4:	2300      	movge	r3, #0
 800cfb6:	232d      	movlt	r3, #45	@ 0x2d
 800cfb8:	700b      	strb	r3, [r1, #0]
 800cfba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cfbc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800cfc0:	4691      	mov	r9, r2
 800cfc2:	f023 0820 	bic.w	r8, r3, #32
 800cfc6:	bfbc      	itt	lt
 800cfc8:	4632      	movlt	r2, r6
 800cfca:	4616      	movlt	r6, r2
 800cfcc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cfd0:	d005      	beq.n	800cfde <__cvt+0x42>
 800cfd2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800cfd6:	d100      	bne.n	800cfda <__cvt+0x3e>
 800cfd8:	3401      	adds	r4, #1
 800cfda:	2102      	movs	r1, #2
 800cfdc:	e000      	b.n	800cfe0 <__cvt+0x44>
 800cfde:	2103      	movs	r1, #3
 800cfe0:	ab03      	add	r3, sp, #12
 800cfe2:	9301      	str	r3, [sp, #4]
 800cfe4:	ab02      	add	r3, sp, #8
 800cfe6:	9300      	str	r3, [sp, #0]
 800cfe8:	ec47 6b10 	vmov	d0, r6, r7
 800cfec:	4653      	mov	r3, sl
 800cfee:	4622      	mov	r2, r4
 800cff0:	f000 fea2 	bl	800dd38 <_dtoa_r>
 800cff4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800cff8:	4605      	mov	r5, r0
 800cffa:	d119      	bne.n	800d030 <__cvt+0x94>
 800cffc:	f019 0f01 	tst.w	r9, #1
 800d000:	d00e      	beq.n	800d020 <__cvt+0x84>
 800d002:	eb00 0904 	add.w	r9, r0, r4
 800d006:	2200      	movs	r2, #0
 800d008:	2300      	movs	r3, #0
 800d00a:	4630      	mov	r0, r6
 800d00c:	4639      	mov	r1, r7
 800d00e:	f7f3 fd5b 	bl	8000ac8 <__aeabi_dcmpeq>
 800d012:	b108      	cbz	r0, 800d018 <__cvt+0x7c>
 800d014:	f8cd 900c 	str.w	r9, [sp, #12]
 800d018:	2230      	movs	r2, #48	@ 0x30
 800d01a:	9b03      	ldr	r3, [sp, #12]
 800d01c:	454b      	cmp	r3, r9
 800d01e:	d31e      	bcc.n	800d05e <__cvt+0xc2>
 800d020:	9b03      	ldr	r3, [sp, #12]
 800d022:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d024:	1b5b      	subs	r3, r3, r5
 800d026:	4628      	mov	r0, r5
 800d028:	6013      	str	r3, [r2, #0]
 800d02a:	b004      	add	sp, #16
 800d02c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d030:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d034:	eb00 0904 	add.w	r9, r0, r4
 800d038:	d1e5      	bne.n	800d006 <__cvt+0x6a>
 800d03a:	7803      	ldrb	r3, [r0, #0]
 800d03c:	2b30      	cmp	r3, #48	@ 0x30
 800d03e:	d10a      	bne.n	800d056 <__cvt+0xba>
 800d040:	2200      	movs	r2, #0
 800d042:	2300      	movs	r3, #0
 800d044:	4630      	mov	r0, r6
 800d046:	4639      	mov	r1, r7
 800d048:	f7f3 fd3e 	bl	8000ac8 <__aeabi_dcmpeq>
 800d04c:	b918      	cbnz	r0, 800d056 <__cvt+0xba>
 800d04e:	f1c4 0401 	rsb	r4, r4, #1
 800d052:	f8ca 4000 	str.w	r4, [sl]
 800d056:	f8da 3000 	ldr.w	r3, [sl]
 800d05a:	4499      	add	r9, r3
 800d05c:	e7d3      	b.n	800d006 <__cvt+0x6a>
 800d05e:	1c59      	adds	r1, r3, #1
 800d060:	9103      	str	r1, [sp, #12]
 800d062:	701a      	strb	r2, [r3, #0]
 800d064:	e7d9      	b.n	800d01a <__cvt+0x7e>

0800d066 <__exponent>:
 800d066:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d068:	2900      	cmp	r1, #0
 800d06a:	bfba      	itte	lt
 800d06c:	4249      	neglt	r1, r1
 800d06e:	232d      	movlt	r3, #45	@ 0x2d
 800d070:	232b      	movge	r3, #43	@ 0x2b
 800d072:	2909      	cmp	r1, #9
 800d074:	7002      	strb	r2, [r0, #0]
 800d076:	7043      	strb	r3, [r0, #1]
 800d078:	dd29      	ble.n	800d0ce <__exponent+0x68>
 800d07a:	f10d 0307 	add.w	r3, sp, #7
 800d07e:	461d      	mov	r5, r3
 800d080:	270a      	movs	r7, #10
 800d082:	461a      	mov	r2, r3
 800d084:	fbb1 f6f7 	udiv	r6, r1, r7
 800d088:	fb07 1416 	mls	r4, r7, r6, r1
 800d08c:	3430      	adds	r4, #48	@ 0x30
 800d08e:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d092:	460c      	mov	r4, r1
 800d094:	2c63      	cmp	r4, #99	@ 0x63
 800d096:	f103 33ff 	add.w	r3, r3, #4294967295
 800d09a:	4631      	mov	r1, r6
 800d09c:	dcf1      	bgt.n	800d082 <__exponent+0x1c>
 800d09e:	3130      	adds	r1, #48	@ 0x30
 800d0a0:	1e94      	subs	r4, r2, #2
 800d0a2:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d0a6:	1c41      	adds	r1, r0, #1
 800d0a8:	4623      	mov	r3, r4
 800d0aa:	42ab      	cmp	r3, r5
 800d0ac:	d30a      	bcc.n	800d0c4 <__exponent+0x5e>
 800d0ae:	f10d 0309 	add.w	r3, sp, #9
 800d0b2:	1a9b      	subs	r3, r3, r2
 800d0b4:	42ac      	cmp	r4, r5
 800d0b6:	bf88      	it	hi
 800d0b8:	2300      	movhi	r3, #0
 800d0ba:	3302      	adds	r3, #2
 800d0bc:	4403      	add	r3, r0
 800d0be:	1a18      	subs	r0, r3, r0
 800d0c0:	b003      	add	sp, #12
 800d0c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d0c4:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d0c8:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d0cc:	e7ed      	b.n	800d0aa <__exponent+0x44>
 800d0ce:	2330      	movs	r3, #48	@ 0x30
 800d0d0:	3130      	adds	r1, #48	@ 0x30
 800d0d2:	7083      	strb	r3, [r0, #2]
 800d0d4:	70c1      	strb	r1, [r0, #3]
 800d0d6:	1d03      	adds	r3, r0, #4
 800d0d8:	e7f1      	b.n	800d0be <__exponent+0x58>
	...

0800d0dc <_printf_float>:
 800d0dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0e0:	b08d      	sub	sp, #52	@ 0x34
 800d0e2:	460c      	mov	r4, r1
 800d0e4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d0e8:	4616      	mov	r6, r2
 800d0ea:	461f      	mov	r7, r3
 800d0ec:	4605      	mov	r5, r0
 800d0ee:	f000 fd13 	bl	800db18 <_localeconv_r>
 800d0f2:	6803      	ldr	r3, [r0, #0]
 800d0f4:	9304      	str	r3, [sp, #16]
 800d0f6:	4618      	mov	r0, r3
 800d0f8:	f7f3 f8ba 	bl	8000270 <strlen>
 800d0fc:	2300      	movs	r3, #0
 800d0fe:	930a      	str	r3, [sp, #40]	@ 0x28
 800d100:	f8d8 3000 	ldr.w	r3, [r8]
 800d104:	9005      	str	r0, [sp, #20]
 800d106:	3307      	adds	r3, #7
 800d108:	f023 0307 	bic.w	r3, r3, #7
 800d10c:	f103 0208 	add.w	r2, r3, #8
 800d110:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d114:	f8d4 b000 	ldr.w	fp, [r4]
 800d118:	f8c8 2000 	str.w	r2, [r8]
 800d11c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d120:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800d124:	9307      	str	r3, [sp, #28]
 800d126:	f8cd 8018 	str.w	r8, [sp, #24]
 800d12a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800d12e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d132:	4b9c      	ldr	r3, [pc, #624]	@ (800d3a4 <_printf_float+0x2c8>)
 800d134:	f04f 32ff 	mov.w	r2, #4294967295
 800d138:	f7f3 fcf8 	bl	8000b2c <__aeabi_dcmpun>
 800d13c:	bb70      	cbnz	r0, 800d19c <_printf_float+0xc0>
 800d13e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d142:	4b98      	ldr	r3, [pc, #608]	@ (800d3a4 <_printf_float+0x2c8>)
 800d144:	f04f 32ff 	mov.w	r2, #4294967295
 800d148:	f7f3 fcd2 	bl	8000af0 <__aeabi_dcmple>
 800d14c:	bb30      	cbnz	r0, 800d19c <_printf_float+0xc0>
 800d14e:	2200      	movs	r2, #0
 800d150:	2300      	movs	r3, #0
 800d152:	4640      	mov	r0, r8
 800d154:	4649      	mov	r1, r9
 800d156:	f7f3 fcc1 	bl	8000adc <__aeabi_dcmplt>
 800d15a:	b110      	cbz	r0, 800d162 <_printf_float+0x86>
 800d15c:	232d      	movs	r3, #45	@ 0x2d
 800d15e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d162:	4a91      	ldr	r2, [pc, #580]	@ (800d3a8 <_printf_float+0x2cc>)
 800d164:	4b91      	ldr	r3, [pc, #580]	@ (800d3ac <_printf_float+0x2d0>)
 800d166:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d16a:	bf94      	ite	ls
 800d16c:	4690      	movls	r8, r2
 800d16e:	4698      	movhi	r8, r3
 800d170:	2303      	movs	r3, #3
 800d172:	6123      	str	r3, [r4, #16]
 800d174:	f02b 0304 	bic.w	r3, fp, #4
 800d178:	6023      	str	r3, [r4, #0]
 800d17a:	f04f 0900 	mov.w	r9, #0
 800d17e:	9700      	str	r7, [sp, #0]
 800d180:	4633      	mov	r3, r6
 800d182:	aa0b      	add	r2, sp, #44	@ 0x2c
 800d184:	4621      	mov	r1, r4
 800d186:	4628      	mov	r0, r5
 800d188:	f000 f9d2 	bl	800d530 <_printf_common>
 800d18c:	3001      	adds	r0, #1
 800d18e:	f040 808d 	bne.w	800d2ac <_printf_float+0x1d0>
 800d192:	f04f 30ff 	mov.w	r0, #4294967295
 800d196:	b00d      	add	sp, #52	@ 0x34
 800d198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d19c:	4642      	mov	r2, r8
 800d19e:	464b      	mov	r3, r9
 800d1a0:	4640      	mov	r0, r8
 800d1a2:	4649      	mov	r1, r9
 800d1a4:	f7f3 fcc2 	bl	8000b2c <__aeabi_dcmpun>
 800d1a8:	b140      	cbz	r0, 800d1bc <_printf_float+0xe0>
 800d1aa:	464b      	mov	r3, r9
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	bfbc      	itt	lt
 800d1b0:	232d      	movlt	r3, #45	@ 0x2d
 800d1b2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d1b6:	4a7e      	ldr	r2, [pc, #504]	@ (800d3b0 <_printf_float+0x2d4>)
 800d1b8:	4b7e      	ldr	r3, [pc, #504]	@ (800d3b4 <_printf_float+0x2d8>)
 800d1ba:	e7d4      	b.n	800d166 <_printf_float+0x8a>
 800d1bc:	6863      	ldr	r3, [r4, #4]
 800d1be:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800d1c2:	9206      	str	r2, [sp, #24]
 800d1c4:	1c5a      	adds	r2, r3, #1
 800d1c6:	d13b      	bne.n	800d240 <_printf_float+0x164>
 800d1c8:	2306      	movs	r3, #6
 800d1ca:	6063      	str	r3, [r4, #4]
 800d1cc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800d1d0:	2300      	movs	r3, #0
 800d1d2:	6022      	str	r2, [r4, #0]
 800d1d4:	9303      	str	r3, [sp, #12]
 800d1d6:	ab0a      	add	r3, sp, #40	@ 0x28
 800d1d8:	e9cd a301 	strd	sl, r3, [sp, #4]
 800d1dc:	ab09      	add	r3, sp, #36	@ 0x24
 800d1de:	9300      	str	r3, [sp, #0]
 800d1e0:	6861      	ldr	r1, [r4, #4]
 800d1e2:	ec49 8b10 	vmov	d0, r8, r9
 800d1e6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800d1ea:	4628      	mov	r0, r5
 800d1ec:	f7ff fed6 	bl	800cf9c <__cvt>
 800d1f0:	9b06      	ldr	r3, [sp, #24]
 800d1f2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d1f4:	2b47      	cmp	r3, #71	@ 0x47
 800d1f6:	4680      	mov	r8, r0
 800d1f8:	d129      	bne.n	800d24e <_printf_float+0x172>
 800d1fa:	1cc8      	adds	r0, r1, #3
 800d1fc:	db02      	blt.n	800d204 <_printf_float+0x128>
 800d1fe:	6863      	ldr	r3, [r4, #4]
 800d200:	4299      	cmp	r1, r3
 800d202:	dd41      	ble.n	800d288 <_printf_float+0x1ac>
 800d204:	f1aa 0a02 	sub.w	sl, sl, #2
 800d208:	fa5f fa8a 	uxtb.w	sl, sl
 800d20c:	3901      	subs	r1, #1
 800d20e:	4652      	mov	r2, sl
 800d210:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d214:	9109      	str	r1, [sp, #36]	@ 0x24
 800d216:	f7ff ff26 	bl	800d066 <__exponent>
 800d21a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d21c:	1813      	adds	r3, r2, r0
 800d21e:	2a01      	cmp	r2, #1
 800d220:	4681      	mov	r9, r0
 800d222:	6123      	str	r3, [r4, #16]
 800d224:	dc02      	bgt.n	800d22c <_printf_float+0x150>
 800d226:	6822      	ldr	r2, [r4, #0]
 800d228:	07d2      	lsls	r2, r2, #31
 800d22a:	d501      	bpl.n	800d230 <_printf_float+0x154>
 800d22c:	3301      	adds	r3, #1
 800d22e:	6123      	str	r3, [r4, #16]
 800d230:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800d234:	2b00      	cmp	r3, #0
 800d236:	d0a2      	beq.n	800d17e <_printf_float+0xa2>
 800d238:	232d      	movs	r3, #45	@ 0x2d
 800d23a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d23e:	e79e      	b.n	800d17e <_printf_float+0xa2>
 800d240:	9a06      	ldr	r2, [sp, #24]
 800d242:	2a47      	cmp	r2, #71	@ 0x47
 800d244:	d1c2      	bne.n	800d1cc <_printf_float+0xf0>
 800d246:	2b00      	cmp	r3, #0
 800d248:	d1c0      	bne.n	800d1cc <_printf_float+0xf0>
 800d24a:	2301      	movs	r3, #1
 800d24c:	e7bd      	b.n	800d1ca <_printf_float+0xee>
 800d24e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d252:	d9db      	bls.n	800d20c <_printf_float+0x130>
 800d254:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800d258:	d118      	bne.n	800d28c <_printf_float+0x1b0>
 800d25a:	2900      	cmp	r1, #0
 800d25c:	6863      	ldr	r3, [r4, #4]
 800d25e:	dd0b      	ble.n	800d278 <_printf_float+0x19c>
 800d260:	6121      	str	r1, [r4, #16]
 800d262:	b913      	cbnz	r3, 800d26a <_printf_float+0x18e>
 800d264:	6822      	ldr	r2, [r4, #0]
 800d266:	07d0      	lsls	r0, r2, #31
 800d268:	d502      	bpl.n	800d270 <_printf_float+0x194>
 800d26a:	3301      	adds	r3, #1
 800d26c:	440b      	add	r3, r1
 800d26e:	6123      	str	r3, [r4, #16]
 800d270:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d272:	f04f 0900 	mov.w	r9, #0
 800d276:	e7db      	b.n	800d230 <_printf_float+0x154>
 800d278:	b913      	cbnz	r3, 800d280 <_printf_float+0x1a4>
 800d27a:	6822      	ldr	r2, [r4, #0]
 800d27c:	07d2      	lsls	r2, r2, #31
 800d27e:	d501      	bpl.n	800d284 <_printf_float+0x1a8>
 800d280:	3302      	adds	r3, #2
 800d282:	e7f4      	b.n	800d26e <_printf_float+0x192>
 800d284:	2301      	movs	r3, #1
 800d286:	e7f2      	b.n	800d26e <_printf_float+0x192>
 800d288:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d28c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d28e:	4299      	cmp	r1, r3
 800d290:	db05      	blt.n	800d29e <_printf_float+0x1c2>
 800d292:	6823      	ldr	r3, [r4, #0]
 800d294:	6121      	str	r1, [r4, #16]
 800d296:	07d8      	lsls	r0, r3, #31
 800d298:	d5ea      	bpl.n	800d270 <_printf_float+0x194>
 800d29a:	1c4b      	adds	r3, r1, #1
 800d29c:	e7e7      	b.n	800d26e <_printf_float+0x192>
 800d29e:	2900      	cmp	r1, #0
 800d2a0:	bfd4      	ite	le
 800d2a2:	f1c1 0202 	rsble	r2, r1, #2
 800d2a6:	2201      	movgt	r2, #1
 800d2a8:	4413      	add	r3, r2
 800d2aa:	e7e0      	b.n	800d26e <_printf_float+0x192>
 800d2ac:	6823      	ldr	r3, [r4, #0]
 800d2ae:	055a      	lsls	r2, r3, #21
 800d2b0:	d407      	bmi.n	800d2c2 <_printf_float+0x1e6>
 800d2b2:	6923      	ldr	r3, [r4, #16]
 800d2b4:	4642      	mov	r2, r8
 800d2b6:	4631      	mov	r1, r6
 800d2b8:	4628      	mov	r0, r5
 800d2ba:	47b8      	blx	r7
 800d2bc:	3001      	adds	r0, #1
 800d2be:	d12b      	bne.n	800d318 <_printf_float+0x23c>
 800d2c0:	e767      	b.n	800d192 <_printf_float+0xb6>
 800d2c2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d2c6:	f240 80dd 	bls.w	800d484 <_printf_float+0x3a8>
 800d2ca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d2ce:	2200      	movs	r2, #0
 800d2d0:	2300      	movs	r3, #0
 800d2d2:	f7f3 fbf9 	bl	8000ac8 <__aeabi_dcmpeq>
 800d2d6:	2800      	cmp	r0, #0
 800d2d8:	d033      	beq.n	800d342 <_printf_float+0x266>
 800d2da:	4a37      	ldr	r2, [pc, #220]	@ (800d3b8 <_printf_float+0x2dc>)
 800d2dc:	2301      	movs	r3, #1
 800d2de:	4631      	mov	r1, r6
 800d2e0:	4628      	mov	r0, r5
 800d2e2:	47b8      	blx	r7
 800d2e4:	3001      	adds	r0, #1
 800d2e6:	f43f af54 	beq.w	800d192 <_printf_float+0xb6>
 800d2ea:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d2ee:	4543      	cmp	r3, r8
 800d2f0:	db02      	blt.n	800d2f8 <_printf_float+0x21c>
 800d2f2:	6823      	ldr	r3, [r4, #0]
 800d2f4:	07d8      	lsls	r0, r3, #31
 800d2f6:	d50f      	bpl.n	800d318 <_printf_float+0x23c>
 800d2f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d2fc:	4631      	mov	r1, r6
 800d2fe:	4628      	mov	r0, r5
 800d300:	47b8      	blx	r7
 800d302:	3001      	adds	r0, #1
 800d304:	f43f af45 	beq.w	800d192 <_printf_float+0xb6>
 800d308:	f04f 0900 	mov.w	r9, #0
 800d30c:	f108 38ff 	add.w	r8, r8, #4294967295
 800d310:	f104 0a1a 	add.w	sl, r4, #26
 800d314:	45c8      	cmp	r8, r9
 800d316:	dc09      	bgt.n	800d32c <_printf_float+0x250>
 800d318:	6823      	ldr	r3, [r4, #0]
 800d31a:	079b      	lsls	r3, r3, #30
 800d31c:	f100 8103 	bmi.w	800d526 <_printf_float+0x44a>
 800d320:	68e0      	ldr	r0, [r4, #12]
 800d322:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d324:	4298      	cmp	r0, r3
 800d326:	bfb8      	it	lt
 800d328:	4618      	movlt	r0, r3
 800d32a:	e734      	b.n	800d196 <_printf_float+0xba>
 800d32c:	2301      	movs	r3, #1
 800d32e:	4652      	mov	r2, sl
 800d330:	4631      	mov	r1, r6
 800d332:	4628      	mov	r0, r5
 800d334:	47b8      	blx	r7
 800d336:	3001      	adds	r0, #1
 800d338:	f43f af2b 	beq.w	800d192 <_printf_float+0xb6>
 800d33c:	f109 0901 	add.w	r9, r9, #1
 800d340:	e7e8      	b.n	800d314 <_printf_float+0x238>
 800d342:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d344:	2b00      	cmp	r3, #0
 800d346:	dc39      	bgt.n	800d3bc <_printf_float+0x2e0>
 800d348:	4a1b      	ldr	r2, [pc, #108]	@ (800d3b8 <_printf_float+0x2dc>)
 800d34a:	2301      	movs	r3, #1
 800d34c:	4631      	mov	r1, r6
 800d34e:	4628      	mov	r0, r5
 800d350:	47b8      	blx	r7
 800d352:	3001      	adds	r0, #1
 800d354:	f43f af1d 	beq.w	800d192 <_printf_float+0xb6>
 800d358:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d35c:	ea59 0303 	orrs.w	r3, r9, r3
 800d360:	d102      	bne.n	800d368 <_printf_float+0x28c>
 800d362:	6823      	ldr	r3, [r4, #0]
 800d364:	07d9      	lsls	r1, r3, #31
 800d366:	d5d7      	bpl.n	800d318 <_printf_float+0x23c>
 800d368:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d36c:	4631      	mov	r1, r6
 800d36e:	4628      	mov	r0, r5
 800d370:	47b8      	blx	r7
 800d372:	3001      	adds	r0, #1
 800d374:	f43f af0d 	beq.w	800d192 <_printf_float+0xb6>
 800d378:	f04f 0a00 	mov.w	sl, #0
 800d37c:	f104 0b1a 	add.w	fp, r4, #26
 800d380:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d382:	425b      	negs	r3, r3
 800d384:	4553      	cmp	r3, sl
 800d386:	dc01      	bgt.n	800d38c <_printf_float+0x2b0>
 800d388:	464b      	mov	r3, r9
 800d38a:	e793      	b.n	800d2b4 <_printf_float+0x1d8>
 800d38c:	2301      	movs	r3, #1
 800d38e:	465a      	mov	r2, fp
 800d390:	4631      	mov	r1, r6
 800d392:	4628      	mov	r0, r5
 800d394:	47b8      	blx	r7
 800d396:	3001      	adds	r0, #1
 800d398:	f43f aefb 	beq.w	800d192 <_printf_float+0xb6>
 800d39c:	f10a 0a01 	add.w	sl, sl, #1
 800d3a0:	e7ee      	b.n	800d380 <_printf_float+0x2a4>
 800d3a2:	bf00      	nop
 800d3a4:	7fefffff 	.word	0x7fefffff
 800d3a8:	08010f41 	.word	0x08010f41
 800d3ac:	08010f45 	.word	0x08010f45
 800d3b0:	08010f49 	.word	0x08010f49
 800d3b4:	08010f4d 	.word	0x08010f4d
 800d3b8:	08010f51 	.word	0x08010f51
 800d3bc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d3be:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d3c2:	4553      	cmp	r3, sl
 800d3c4:	bfa8      	it	ge
 800d3c6:	4653      	movge	r3, sl
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	4699      	mov	r9, r3
 800d3cc:	dc36      	bgt.n	800d43c <_printf_float+0x360>
 800d3ce:	f04f 0b00 	mov.w	fp, #0
 800d3d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d3d6:	f104 021a 	add.w	r2, r4, #26
 800d3da:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d3dc:	9306      	str	r3, [sp, #24]
 800d3de:	eba3 0309 	sub.w	r3, r3, r9
 800d3e2:	455b      	cmp	r3, fp
 800d3e4:	dc31      	bgt.n	800d44a <_printf_float+0x36e>
 800d3e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3e8:	459a      	cmp	sl, r3
 800d3ea:	dc3a      	bgt.n	800d462 <_printf_float+0x386>
 800d3ec:	6823      	ldr	r3, [r4, #0]
 800d3ee:	07da      	lsls	r2, r3, #31
 800d3f0:	d437      	bmi.n	800d462 <_printf_float+0x386>
 800d3f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3f4:	ebaa 0903 	sub.w	r9, sl, r3
 800d3f8:	9b06      	ldr	r3, [sp, #24]
 800d3fa:	ebaa 0303 	sub.w	r3, sl, r3
 800d3fe:	4599      	cmp	r9, r3
 800d400:	bfa8      	it	ge
 800d402:	4699      	movge	r9, r3
 800d404:	f1b9 0f00 	cmp.w	r9, #0
 800d408:	dc33      	bgt.n	800d472 <_printf_float+0x396>
 800d40a:	f04f 0800 	mov.w	r8, #0
 800d40e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d412:	f104 0b1a 	add.w	fp, r4, #26
 800d416:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d418:	ebaa 0303 	sub.w	r3, sl, r3
 800d41c:	eba3 0309 	sub.w	r3, r3, r9
 800d420:	4543      	cmp	r3, r8
 800d422:	f77f af79 	ble.w	800d318 <_printf_float+0x23c>
 800d426:	2301      	movs	r3, #1
 800d428:	465a      	mov	r2, fp
 800d42a:	4631      	mov	r1, r6
 800d42c:	4628      	mov	r0, r5
 800d42e:	47b8      	blx	r7
 800d430:	3001      	adds	r0, #1
 800d432:	f43f aeae 	beq.w	800d192 <_printf_float+0xb6>
 800d436:	f108 0801 	add.w	r8, r8, #1
 800d43a:	e7ec      	b.n	800d416 <_printf_float+0x33a>
 800d43c:	4642      	mov	r2, r8
 800d43e:	4631      	mov	r1, r6
 800d440:	4628      	mov	r0, r5
 800d442:	47b8      	blx	r7
 800d444:	3001      	adds	r0, #1
 800d446:	d1c2      	bne.n	800d3ce <_printf_float+0x2f2>
 800d448:	e6a3      	b.n	800d192 <_printf_float+0xb6>
 800d44a:	2301      	movs	r3, #1
 800d44c:	4631      	mov	r1, r6
 800d44e:	4628      	mov	r0, r5
 800d450:	9206      	str	r2, [sp, #24]
 800d452:	47b8      	blx	r7
 800d454:	3001      	adds	r0, #1
 800d456:	f43f ae9c 	beq.w	800d192 <_printf_float+0xb6>
 800d45a:	9a06      	ldr	r2, [sp, #24]
 800d45c:	f10b 0b01 	add.w	fp, fp, #1
 800d460:	e7bb      	b.n	800d3da <_printf_float+0x2fe>
 800d462:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d466:	4631      	mov	r1, r6
 800d468:	4628      	mov	r0, r5
 800d46a:	47b8      	blx	r7
 800d46c:	3001      	adds	r0, #1
 800d46e:	d1c0      	bne.n	800d3f2 <_printf_float+0x316>
 800d470:	e68f      	b.n	800d192 <_printf_float+0xb6>
 800d472:	9a06      	ldr	r2, [sp, #24]
 800d474:	464b      	mov	r3, r9
 800d476:	4442      	add	r2, r8
 800d478:	4631      	mov	r1, r6
 800d47a:	4628      	mov	r0, r5
 800d47c:	47b8      	blx	r7
 800d47e:	3001      	adds	r0, #1
 800d480:	d1c3      	bne.n	800d40a <_printf_float+0x32e>
 800d482:	e686      	b.n	800d192 <_printf_float+0xb6>
 800d484:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d488:	f1ba 0f01 	cmp.w	sl, #1
 800d48c:	dc01      	bgt.n	800d492 <_printf_float+0x3b6>
 800d48e:	07db      	lsls	r3, r3, #31
 800d490:	d536      	bpl.n	800d500 <_printf_float+0x424>
 800d492:	2301      	movs	r3, #1
 800d494:	4642      	mov	r2, r8
 800d496:	4631      	mov	r1, r6
 800d498:	4628      	mov	r0, r5
 800d49a:	47b8      	blx	r7
 800d49c:	3001      	adds	r0, #1
 800d49e:	f43f ae78 	beq.w	800d192 <_printf_float+0xb6>
 800d4a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d4a6:	4631      	mov	r1, r6
 800d4a8:	4628      	mov	r0, r5
 800d4aa:	47b8      	blx	r7
 800d4ac:	3001      	adds	r0, #1
 800d4ae:	f43f ae70 	beq.w	800d192 <_printf_float+0xb6>
 800d4b2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d4b6:	2200      	movs	r2, #0
 800d4b8:	2300      	movs	r3, #0
 800d4ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d4be:	f7f3 fb03 	bl	8000ac8 <__aeabi_dcmpeq>
 800d4c2:	b9c0      	cbnz	r0, 800d4f6 <_printf_float+0x41a>
 800d4c4:	4653      	mov	r3, sl
 800d4c6:	f108 0201 	add.w	r2, r8, #1
 800d4ca:	4631      	mov	r1, r6
 800d4cc:	4628      	mov	r0, r5
 800d4ce:	47b8      	blx	r7
 800d4d0:	3001      	adds	r0, #1
 800d4d2:	d10c      	bne.n	800d4ee <_printf_float+0x412>
 800d4d4:	e65d      	b.n	800d192 <_printf_float+0xb6>
 800d4d6:	2301      	movs	r3, #1
 800d4d8:	465a      	mov	r2, fp
 800d4da:	4631      	mov	r1, r6
 800d4dc:	4628      	mov	r0, r5
 800d4de:	47b8      	blx	r7
 800d4e0:	3001      	adds	r0, #1
 800d4e2:	f43f ae56 	beq.w	800d192 <_printf_float+0xb6>
 800d4e6:	f108 0801 	add.w	r8, r8, #1
 800d4ea:	45d0      	cmp	r8, sl
 800d4ec:	dbf3      	blt.n	800d4d6 <_printf_float+0x3fa>
 800d4ee:	464b      	mov	r3, r9
 800d4f0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d4f4:	e6df      	b.n	800d2b6 <_printf_float+0x1da>
 800d4f6:	f04f 0800 	mov.w	r8, #0
 800d4fa:	f104 0b1a 	add.w	fp, r4, #26
 800d4fe:	e7f4      	b.n	800d4ea <_printf_float+0x40e>
 800d500:	2301      	movs	r3, #1
 800d502:	4642      	mov	r2, r8
 800d504:	e7e1      	b.n	800d4ca <_printf_float+0x3ee>
 800d506:	2301      	movs	r3, #1
 800d508:	464a      	mov	r2, r9
 800d50a:	4631      	mov	r1, r6
 800d50c:	4628      	mov	r0, r5
 800d50e:	47b8      	blx	r7
 800d510:	3001      	adds	r0, #1
 800d512:	f43f ae3e 	beq.w	800d192 <_printf_float+0xb6>
 800d516:	f108 0801 	add.w	r8, r8, #1
 800d51a:	68e3      	ldr	r3, [r4, #12]
 800d51c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d51e:	1a5b      	subs	r3, r3, r1
 800d520:	4543      	cmp	r3, r8
 800d522:	dcf0      	bgt.n	800d506 <_printf_float+0x42a>
 800d524:	e6fc      	b.n	800d320 <_printf_float+0x244>
 800d526:	f04f 0800 	mov.w	r8, #0
 800d52a:	f104 0919 	add.w	r9, r4, #25
 800d52e:	e7f4      	b.n	800d51a <_printf_float+0x43e>

0800d530 <_printf_common>:
 800d530:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d534:	4616      	mov	r6, r2
 800d536:	4698      	mov	r8, r3
 800d538:	688a      	ldr	r2, [r1, #8]
 800d53a:	690b      	ldr	r3, [r1, #16]
 800d53c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d540:	4293      	cmp	r3, r2
 800d542:	bfb8      	it	lt
 800d544:	4613      	movlt	r3, r2
 800d546:	6033      	str	r3, [r6, #0]
 800d548:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d54c:	4607      	mov	r7, r0
 800d54e:	460c      	mov	r4, r1
 800d550:	b10a      	cbz	r2, 800d556 <_printf_common+0x26>
 800d552:	3301      	adds	r3, #1
 800d554:	6033      	str	r3, [r6, #0]
 800d556:	6823      	ldr	r3, [r4, #0]
 800d558:	0699      	lsls	r1, r3, #26
 800d55a:	bf42      	ittt	mi
 800d55c:	6833      	ldrmi	r3, [r6, #0]
 800d55e:	3302      	addmi	r3, #2
 800d560:	6033      	strmi	r3, [r6, #0]
 800d562:	6825      	ldr	r5, [r4, #0]
 800d564:	f015 0506 	ands.w	r5, r5, #6
 800d568:	d106      	bne.n	800d578 <_printf_common+0x48>
 800d56a:	f104 0a19 	add.w	sl, r4, #25
 800d56e:	68e3      	ldr	r3, [r4, #12]
 800d570:	6832      	ldr	r2, [r6, #0]
 800d572:	1a9b      	subs	r3, r3, r2
 800d574:	42ab      	cmp	r3, r5
 800d576:	dc26      	bgt.n	800d5c6 <_printf_common+0x96>
 800d578:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d57c:	6822      	ldr	r2, [r4, #0]
 800d57e:	3b00      	subs	r3, #0
 800d580:	bf18      	it	ne
 800d582:	2301      	movne	r3, #1
 800d584:	0692      	lsls	r2, r2, #26
 800d586:	d42b      	bmi.n	800d5e0 <_printf_common+0xb0>
 800d588:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d58c:	4641      	mov	r1, r8
 800d58e:	4638      	mov	r0, r7
 800d590:	47c8      	blx	r9
 800d592:	3001      	adds	r0, #1
 800d594:	d01e      	beq.n	800d5d4 <_printf_common+0xa4>
 800d596:	6823      	ldr	r3, [r4, #0]
 800d598:	6922      	ldr	r2, [r4, #16]
 800d59a:	f003 0306 	and.w	r3, r3, #6
 800d59e:	2b04      	cmp	r3, #4
 800d5a0:	bf02      	ittt	eq
 800d5a2:	68e5      	ldreq	r5, [r4, #12]
 800d5a4:	6833      	ldreq	r3, [r6, #0]
 800d5a6:	1aed      	subeq	r5, r5, r3
 800d5a8:	68a3      	ldr	r3, [r4, #8]
 800d5aa:	bf0c      	ite	eq
 800d5ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d5b0:	2500      	movne	r5, #0
 800d5b2:	4293      	cmp	r3, r2
 800d5b4:	bfc4      	itt	gt
 800d5b6:	1a9b      	subgt	r3, r3, r2
 800d5b8:	18ed      	addgt	r5, r5, r3
 800d5ba:	2600      	movs	r6, #0
 800d5bc:	341a      	adds	r4, #26
 800d5be:	42b5      	cmp	r5, r6
 800d5c0:	d11a      	bne.n	800d5f8 <_printf_common+0xc8>
 800d5c2:	2000      	movs	r0, #0
 800d5c4:	e008      	b.n	800d5d8 <_printf_common+0xa8>
 800d5c6:	2301      	movs	r3, #1
 800d5c8:	4652      	mov	r2, sl
 800d5ca:	4641      	mov	r1, r8
 800d5cc:	4638      	mov	r0, r7
 800d5ce:	47c8      	blx	r9
 800d5d0:	3001      	adds	r0, #1
 800d5d2:	d103      	bne.n	800d5dc <_printf_common+0xac>
 800d5d4:	f04f 30ff 	mov.w	r0, #4294967295
 800d5d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5dc:	3501      	adds	r5, #1
 800d5de:	e7c6      	b.n	800d56e <_printf_common+0x3e>
 800d5e0:	18e1      	adds	r1, r4, r3
 800d5e2:	1c5a      	adds	r2, r3, #1
 800d5e4:	2030      	movs	r0, #48	@ 0x30
 800d5e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d5ea:	4422      	add	r2, r4
 800d5ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d5f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d5f4:	3302      	adds	r3, #2
 800d5f6:	e7c7      	b.n	800d588 <_printf_common+0x58>
 800d5f8:	2301      	movs	r3, #1
 800d5fa:	4622      	mov	r2, r4
 800d5fc:	4641      	mov	r1, r8
 800d5fe:	4638      	mov	r0, r7
 800d600:	47c8      	blx	r9
 800d602:	3001      	adds	r0, #1
 800d604:	d0e6      	beq.n	800d5d4 <_printf_common+0xa4>
 800d606:	3601      	adds	r6, #1
 800d608:	e7d9      	b.n	800d5be <_printf_common+0x8e>
	...

0800d60c <_printf_i>:
 800d60c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d610:	7e0f      	ldrb	r7, [r1, #24]
 800d612:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d614:	2f78      	cmp	r7, #120	@ 0x78
 800d616:	4691      	mov	r9, r2
 800d618:	4680      	mov	r8, r0
 800d61a:	460c      	mov	r4, r1
 800d61c:	469a      	mov	sl, r3
 800d61e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d622:	d807      	bhi.n	800d634 <_printf_i+0x28>
 800d624:	2f62      	cmp	r7, #98	@ 0x62
 800d626:	d80a      	bhi.n	800d63e <_printf_i+0x32>
 800d628:	2f00      	cmp	r7, #0
 800d62a:	f000 80d2 	beq.w	800d7d2 <_printf_i+0x1c6>
 800d62e:	2f58      	cmp	r7, #88	@ 0x58
 800d630:	f000 80b9 	beq.w	800d7a6 <_printf_i+0x19a>
 800d634:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d638:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d63c:	e03a      	b.n	800d6b4 <_printf_i+0xa8>
 800d63e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d642:	2b15      	cmp	r3, #21
 800d644:	d8f6      	bhi.n	800d634 <_printf_i+0x28>
 800d646:	a101      	add	r1, pc, #4	@ (adr r1, 800d64c <_printf_i+0x40>)
 800d648:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d64c:	0800d6a5 	.word	0x0800d6a5
 800d650:	0800d6b9 	.word	0x0800d6b9
 800d654:	0800d635 	.word	0x0800d635
 800d658:	0800d635 	.word	0x0800d635
 800d65c:	0800d635 	.word	0x0800d635
 800d660:	0800d635 	.word	0x0800d635
 800d664:	0800d6b9 	.word	0x0800d6b9
 800d668:	0800d635 	.word	0x0800d635
 800d66c:	0800d635 	.word	0x0800d635
 800d670:	0800d635 	.word	0x0800d635
 800d674:	0800d635 	.word	0x0800d635
 800d678:	0800d7b9 	.word	0x0800d7b9
 800d67c:	0800d6e3 	.word	0x0800d6e3
 800d680:	0800d773 	.word	0x0800d773
 800d684:	0800d635 	.word	0x0800d635
 800d688:	0800d635 	.word	0x0800d635
 800d68c:	0800d7db 	.word	0x0800d7db
 800d690:	0800d635 	.word	0x0800d635
 800d694:	0800d6e3 	.word	0x0800d6e3
 800d698:	0800d635 	.word	0x0800d635
 800d69c:	0800d635 	.word	0x0800d635
 800d6a0:	0800d77b 	.word	0x0800d77b
 800d6a4:	6833      	ldr	r3, [r6, #0]
 800d6a6:	1d1a      	adds	r2, r3, #4
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	6032      	str	r2, [r6, #0]
 800d6ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d6b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d6b4:	2301      	movs	r3, #1
 800d6b6:	e09d      	b.n	800d7f4 <_printf_i+0x1e8>
 800d6b8:	6833      	ldr	r3, [r6, #0]
 800d6ba:	6820      	ldr	r0, [r4, #0]
 800d6bc:	1d19      	adds	r1, r3, #4
 800d6be:	6031      	str	r1, [r6, #0]
 800d6c0:	0606      	lsls	r6, r0, #24
 800d6c2:	d501      	bpl.n	800d6c8 <_printf_i+0xbc>
 800d6c4:	681d      	ldr	r5, [r3, #0]
 800d6c6:	e003      	b.n	800d6d0 <_printf_i+0xc4>
 800d6c8:	0645      	lsls	r5, r0, #25
 800d6ca:	d5fb      	bpl.n	800d6c4 <_printf_i+0xb8>
 800d6cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d6d0:	2d00      	cmp	r5, #0
 800d6d2:	da03      	bge.n	800d6dc <_printf_i+0xd0>
 800d6d4:	232d      	movs	r3, #45	@ 0x2d
 800d6d6:	426d      	negs	r5, r5
 800d6d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d6dc:	4859      	ldr	r0, [pc, #356]	@ (800d844 <_printf_i+0x238>)
 800d6de:	230a      	movs	r3, #10
 800d6e0:	e011      	b.n	800d706 <_printf_i+0xfa>
 800d6e2:	6821      	ldr	r1, [r4, #0]
 800d6e4:	6833      	ldr	r3, [r6, #0]
 800d6e6:	0608      	lsls	r0, r1, #24
 800d6e8:	f853 5b04 	ldr.w	r5, [r3], #4
 800d6ec:	d402      	bmi.n	800d6f4 <_printf_i+0xe8>
 800d6ee:	0649      	lsls	r1, r1, #25
 800d6f0:	bf48      	it	mi
 800d6f2:	b2ad      	uxthmi	r5, r5
 800d6f4:	2f6f      	cmp	r7, #111	@ 0x6f
 800d6f6:	4853      	ldr	r0, [pc, #332]	@ (800d844 <_printf_i+0x238>)
 800d6f8:	6033      	str	r3, [r6, #0]
 800d6fa:	bf14      	ite	ne
 800d6fc:	230a      	movne	r3, #10
 800d6fe:	2308      	moveq	r3, #8
 800d700:	2100      	movs	r1, #0
 800d702:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d706:	6866      	ldr	r6, [r4, #4]
 800d708:	60a6      	str	r6, [r4, #8]
 800d70a:	2e00      	cmp	r6, #0
 800d70c:	bfa2      	ittt	ge
 800d70e:	6821      	ldrge	r1, [r4, #0]
 800d710:	f021 0104 	bicge.w	r1, r1, #4
 800d714:	6021      	strge	r1, [r4, #0]
 800d716:	b90d      	cbnz	r5, 800d71c <_printf_i+0x110>
 800d718:	2e00      	cmp	r6, #0
 800d71a:	d04b      	beq.n	800d7b4 <_printf_i+0x1a8>
 800d71c:	4616      	mov	r6, r2
 800d71e:	fbb5 f1f3 	udiv	r1, r5, r3
 800d722:	fb03 5711 	mls	r7, r3, r1, r5
 800d726:	5dc7      	ldrb	r7, [r0, r7]
 800d728:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d72c:	462f      	mov	r7, r5
 800d72e:	42bb      	cmp	r3, r7
 800d730:	460d      	mov	r5, r1
 800d732:	d9f4      	bls.n	800d71e <_printf_i+0x112>
 800d734:	2b08      	cmp	r3, #8
 800d736:	d10b      	bne.n	800d750 <_printf_i+0x144>
 800d738:	6823      	ldr	r3, [r4, #0]
 800d73a:	07df      	lsls	r7, r3, #31
 800d73c:	d508      	bpl.n	800d750 <_printf_i+0x144>
 800d73e:	6923      	ldr	r3, [r4, #16]
 800d740:	6861      	ldr	r1, [r4, #4]
 800d742:	4299      	cmp	r1, r3
 800d744:	bfde      	ittt	le
 800d746:	2330      	movle	r3, #48	@ 0x30
 800d748:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d74c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d750:	1b92      	subs	r2, r2, r6
 800d752:	6122      	str	r2, [r4, #16]
 800d754:	f8cd a000 	str.w	sl, [sp]
 800d758:	464b      	mov	r3, r9
 800d75a:	aa03      	add	r2, sp, #12
 800d75c:	4621      	mov	r1, r4
 800d75e:	4640      	mov	r0, r8
 800d760:	f7ff fee6 	bl	800d530 <_printf_common>
 800d764:	3001      	adds	r0, #1
 800d766:	d14a      	bne.n	800d7fe <_printf_i+0x1f2>
 800d768:	f04f 30ff 	mov.w	r0, #4294967295
 800d76c:	b004      	add	sp, #16
 800d76e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d772:	6823      	ldr	r3, [r4, #0]
 800d774:	f043 0320 	orr.w	r3, r3, #32
 800d778:	6023      	str	r3, [r4, #0]
 800d77a:	4833      	ldr	r0, [pc, #204]	@ (800d848 <_printf_i+0x23c>)
 800d77c:	2778      	movs	r7, #120	@ 0x78
 800d77e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d782:	6823      	ldr	r3, [r4, #0]
 800d784:	6831      	ldr	r1, [r6, #0]
 800d786:	061f      	lsls	r7, r3, #24
 800d788:	f851 5b04 	ldr.w	r5, [r1], #4
 800d78c:	d402      	bmi.n	800d794 <_printf_i+0x188>
 800d78e:	065f      	lsls	r7, r3, #25
 800d790:	bf48      	it	mi
 800d792:	b2ad      	uxthmi	r5, r5
 800d794:	6031      	str	r1, [r6, #0]
 800d796:	07d9      	lsls	r1, r3, #31
 800d798:	bf44      	itt	mi
 800d79a:	f043 0320 	orrmi.w	r3, r3, #32
 800d79e:	6023      	strmi	r3, [r4, #0]
 800d7a0:	b11d      	cbz	r5, 800d7aa <_printf_i+0x19e>
 800d7a2:	2310      	movs	r3, #16
 800d7a4:	e7ac      	b.n	800d700 <_printf_i+0xf4>
 800d7a6:	4827      	ldr	r0, [pc, #156]	@ (800d844 <_printf_i+0x238>)
 800d7a8:	e7e9      	b.n	800d77e <_printf_i+0x172>
 800d7aa:	6823      	ldr	r3, [r4, #0]
 800d7ac:	f023 0320 	bic.w	r3, r3, #32
 800d7b0:	6023      	str	r3, [r4, #0]
 800d7b2:	e7f6      	b.n	800d7a2 <_printf_i+0x196>
 800d7b4:	4616      	mov	r6, r2
 800d7b6:	e7bd      	b.n	800d734 <_printf_i+0x128>
 800d7b8:	6833      	ldr	r3, [r6, #0]
 800d7ba:	6825      	ldr	r5, [r4, #0]
 800d7bc:	6961      	ldr	r1, [r4, #20]
 800d7be:	1d18      	adds	r0, r3, #4
 800d7c0:	6030      	str	r0, [r6, #0]
 800d7c2:	062e      	lsls	r6, r5, #24
 800d7c4:	681b      	ldr	r3, [r3, #0]
 800d7c6:	d501      	bpl.n	800d7cc <_printf_i+0x1c0>
 800d7c8:	6019      	str	r1, [r3, #0]
 800d7ca:	e002      	b.n	800d7d2 <_printf_i+0x1c6>
 800d7cc:	0668      	lsls	r0, r5, #25
 800d7ce:	d5fb      	bpl.n	800d7c8 <_printf_i+0x1bc>
 800d7d0:	8019      	strh	r1, [r3, #0]
 800d7d2:	2300      	movs	r3, #0
 800d7d4:	6123      	str	r3, [r4, #16]
 800d7d6:	4616      	mov	r6, r2
 800d7d8:	e7bc      	b.n	800d754 <_printf_i+0x148>
 800d7da:	6833      	ldr	r3, [r6, #0]
 800d7dc:	1d1a      	adds	r2, r3, #4
 800d7de:	6032      	str	r2, [r6, #0]
 800d7e0:	681e      	ldr	r6, [r3, #0]
 800d7e2:	6862      	ldr	r2, [r4, #4]
 800d7e4:	2100      	movs	r1, #0
 800d7e6:	4630      	mov	r0, r6
 800d7e8:	f7f2 fcf2 	bl	80001d0 <memchr>
 800d7ec:	b108      	cbz	r0, 800d7f2 <_printf_i+0x1e6>
 800d7ee:	1b80      	subs	r0, r0, r6
 800d7f0:	6060      	str	r0, [r4, #4]
 800d7f2:	6863      	ldr	r3, [r4, #4]
 800d7f4:	6123      	str	r3, [r4, #16]
 800d7f6:	2300      	movs	r3, #0
 800d7f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d7fc:	e7aa      	b.n	800d754 <_printf_i+0x148>
 800d7fe:	6923      	ldr	r3, [r4, #16]
 800d800:	4632      	mov	r2, r6
 800d802:	4649      	mov	r1, r9
 800d804:	4640      	mov	r0, r8
 800d806:	47d0      	blx	sl
 800d808:	3001      	adds	r0, #1
 800d80a:	d0ad      	beq.n	800d768 <_printf_i+0x15c>
 800d80c:	6823      	ldr	r3, [r4, #0]
 800d80e:	079b      	lsls	r3, r3, #30
 800d810:	d413      	bmi.n	800d83a <_printf_i+0x22e>
 800d812:	68e0      	ldr	r0, [r4, #12]
 800d814:	9b03      	ldr	r3, [sp, #12]
 800d816:	4298      	cmp	r0, r3
 800d818:	bfb8      	it	lt
 800d81a:	4618      	movlt	r0, r3
 800d81c:	e7a6      	b.n	800d76c <_printf_i+0x160>
 800d81e:	2301      	movs	r3, #1
 800d820:	4632      	mov	r2, r6
 800d822:	4649      	mov	r1, r9
 800d824:	4640      	mov	r0, r8
 800d826:	47d0      	blx	sl
 800d828:	3001      	adds	r0, #1
 800d82a:	d09d      	beq.n	800d768 <_printf_i+0x15c>
 800d82c:	3501      	adds	r5, #1
 800d82e:	68e3      	ldr	r3, [r4, #12]
 800d830:	9903      	ldr	r1, [sp, #12]
 800d832:	1a5b      	subs	r3, r3, r1
 800d834:	42ab      	cmp	r3, r5
 800d836:	dcf2      	bgt.n	800d81e <_printf_i+0x212>
 800d838:	e7eb      	b.n	800d812 <_printf_i+0x206>
 800d83a:	2500      	movs	r5, #0
 800d83c:	f104 0619 	add.w	r6, r4, #25
 800d840:	e7f5      	b.n	800d82e <_printf_i+0x222>
 800d842:	bf00      	nop
 800d844:	08010f53 	.word	0x08010f53
 800d848:	08010f64 	.word	0x08010f64

0800d84c <std>:
 800d84c:	2300      	movs	r3, #0
 800d84e:	b510      	push	{r4, lr}
 800d850:	4604      	mov	r4, r0
 800d852:	e9c0 3300 	strd	r3, r3, [r0]
 800d856:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d85a:	6083      	str	r3, [r0, #8]
 800d85c:	8181      	strh	r1, [r0, #12]
 800d85e:	6643      	str	r3, [r0, #100]	@ 0x64
 800d860:	81c2      	strh	r2, [r0, #14]
 800d862:	6183      	str	r3, [r0, #24]
 800d864:	4619      	mov	r1, r3
 800d866:	2208      	movs	r2, #8
 800d868:	305c      	adds	r0, #92	@ 0x5c
 800d86a:	f000 f928 	bl	800dabe <memset>
 800d86e:	4b0d      	ldr	r3, [pc, #52]	@ (800d8a4 <std+0x58>)
 800d870:	6263      	str	r3, [r4, #36]	@ 0x24
 800d872:	4b0d      	ldr	r3, [pc, #52]	@ (800d8a8 <std+0x5c>)
 800d874:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d876:	4b0d      	ldr	r3, [pc, #52]	@ (800d8ac <std+0x60>)
 800d878:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d87a:	4b0d      	ldr	r3, [pc, #52]	@ (800d8b0 <std+0x64>)
 800d87c:	6323      	str	r3, [r4, #48]	@ 0x30
 800d87e:	4b0d      	ldr	r3, [pc, #52]	@ (800d8b4 <std+0x68>)
 800d880:	6224      	str	r4, [r4, #32]
 800d882:	429c      	cmp	r4, r3
 800d884:	d006      	beq.n	800d894 <std+0x48>
 800d886:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d88a:	4294      	cmp	r4, r2
 800d88c:	d002      	beq.n	800d894 <std+0x48>
 800d88e:	33d0      	adds	r3, #208	@ 0xd0
 800d890:	429c      	cmp	r4, r3
 800d892:	d105      	bne.n	800d8a0 <std+0x54>
 800d894:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d898:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d89c:	f000 b9b0 	b.w	800dc00 <__retarget_lock_init_recursive>
 800d8a0:	bd10      	pop	{r4, pc}
 800d8a2:	bf00      	nop
 800d8a4:	0800da39 	.word	0x0800da39
 800d8a8:	0800da5b 	.word	0x0800da5b
 800d8ac:	0800da93 	.word	0x0800da93
 800d8b0:	0800dab7 	.word	0x0800dab7
 800d8b4:	2000535c 	.word	0x2000535c

0800d8b8 <stdio_exit_handler>:
 800d8b8:	4a02      	ldr	r2, [pc, #8]	@ (800d8c4 <stdio_exit_handler+0xc>)
 800d8ba:	4903      	ldr	r1, [pc, #12]	@ (800d8c8 <stdio_exit_handler+0x10>)
 800d8bc:	4803      	ldr	r0, [pc, #12]	@ (800d8cc <stdio_exit_handler+0x14>)
 800d8be:	f000 b869 	b.w	800d994 <_fwalk_sglue>
 800d8c2:	bf00      	nop
 800d8c4:	20000038 	.word	0x20000038
 800d8c8:	0800f57d 	.word	0x0800f57d
 800d8cc:	20000048 	.word	0x20000048

0800d8d0 <cleanup_stdio>:
 800d8d0:	6841      	ldr	r1, [r0, #4]
 800d8d2:	4b0c      	ldr	r3, [pc, #48]	@ (800d904 <cleanup_stdio+0x34>)
 800d8d4:	4299      	cmp	r1, r3
 800d8d6:	b510      	push	{r4, lr}
 800d8d8:	4604      	mov	r4, r0
 800d8da:	d001      	beq.n	800d8e0 <cleanup_stdio+0x10>
 800d8dc:	f001 fe4e 	bl	800f57c <_fflush_r>
 800d8e0:	68a1      	ldr	r1, [r4, #8]
 800d8e2:	4b09      	ldr	r3, [pc, #36]	@ (800d908 <cleanup_stdio+0x38>)
 800d8e4:	4299      	cmp	r1, r3
 800d8e6:	d002      	beq.n	800d8ee <cleanup_stdio+0x1e>
 800d8e8:	4620      	mov	r0, r4
 800d8ea:	f001 fe47 	bl	800f57c <_fflush_r>
 800d8ee:	68e1      	ldr	r1, [r4, #12]
 800d8f0:	4b06      	ldr	r3, [pc, #24]	@ (800d90c <cleanup_stdio+0x3c>)
 800d8f2:	4299      	cmp	r1, r3
 800d8f4:	d004      	beq.n	800d900 <cleanup_stdio+0x30>
 800d8f6:	4620      	mov	r0, r4
 800d8f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d8fc:	f001 be3e 	b.w	800f57c <_fflush_r>
 800d900:	bd10      	pop	{r4, pc}
 800d902:	bf00      	nop
 800d904:	2000535c 	.word	0x2000535c
 800d908:	200053c4 	.word	0x200053c4
 800d90c:	2000542c 	.word	0x2000542c

0800d910 <global_stdio_init.part.0>:
 800d910:	b510      	push	{r4, lr}
 800d912:	4b0b      	ldr	r3, [pc, #44]	@ (800d940 <global_stdio_init.part.0+0x30>)
 800d914:	4c0b      	ldr	r4, [pc, #44]	@ (800d944 <global_stdio_init.part.0+0x34>)
 800d916:	4a0c      	ldr	r2, [pc, #48]	@ (800d948 <global_stdio_init.part.0+0x38>)
 800d918:	601a      	str	r2, [r3, #0]
 800d91a:	4620      	mov	r0, r4
 800d91c:	2200      	movs	r2, #0
 800d91e:	2104      	movs	r1, #4
 800d920:	f7ff ff94 	bl	800d84c <std>
 800d924:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d928:	2201      	movs	r2, #1
 800d92a:	2109      	movs	r1, #9
 800d92c:	f7ff ff8e 	bl	800d84c <std>
 800d930:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d934:	2202      	movs	r2, #2
 800d936:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d93a:	2112      	movs	r1, #18
 800d93c:	f7ff bf86 	b.w	800d84c <std>
 800d940:	20005494 	.word	0x20005494
 800d944:	2000535c 	.word	0x2000535c
 800d948:	0800d8b9 	.word	0x0800d8b9

0800d94c <__sfp_lock_acquire>:
 800d94c:	4801      	ldr	r0, [pc, #4]	@ (800d954 <__sfp_lock_acquire+0x8>)
 800d94e:	f000 b958 	b.w	800dc02 <__retarget_lock_acquire_recursive>
 800d952:	bf00      	nop
 800d954:	2000549d 	.word	0x2000549d

0800d958 <__sfp_lock_release>:
 800d958:	4801      	ldr	r0, [pc, #4]	@ (800d960 <__sfp_lock_release+0x8>)
 800d95a:	f000 b953 	b.w	800dc04 <__retarget_lock_release_recursive>
 800d95e:	bf00      	nop
 800d960:	2000549d 	.word	0x2000549d

0800d964 <__sinit>:
 800d964:	b510      	push	{r4, lr}
 800d966:	4604      	mov	r4, r0
 800d968:	f7ff fff0 	bl	800d94c <__sfp_lock_acquire>
 800d96c:	6a23      	ldr	r3, [r4, #32]
 800d96e:	b11b      	cbz	r3, 800d978 <__sinit+0x14>
 800d970:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d974:	f7ff bff0 	b.w	800d958 <__sfp_lock_release>
 800d978:	4b04      	ldr	r3, [pc, #16]	@ (800d98c <__sinit+0x28>)
 800d97a:	6223      	str	r3, [r4, #32]
 800d97c:	4b04      	ldr	r3, [pc, #16]	@ (800d990 <__sinit+0x2c>)
 800d97e:	681b      	ldr	r3, [r3, #0]
 800d980:	2b00      	cmp	r3, #0
 800d982:	d1f5      	bne.n	800d970 <__sinit+0xc>
 800d984:	f7ff ffc4 	bl	800d910 <global_stdio_init.part.0>
 800d988:	e7f2      	b.n	800d970 <__sinit+0xc>
 800d98a:	bf00      	nop
 800d98c:	0800d8d1 	.word	0x0800d8d1
 800d990:	20005494 	.word	0x20005494

0800d994 <_fwalk_sglue>:
 800d994:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d998:	4607      	mov	r7, r0
 800d99a:	4688      	mov	r8, r1
 800d99c:	4614      	mov	r4, r2
 800d99e:	2600      	movs	r6, #0
 800d9a0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d9a4:	f1b9 0901 	subs.w	r9, r9, #1
 800d9a8:	d505      	bpl.n	800d9b6 <_fwalk_sglue+0x22>
 800d9aa:	6824      	ldr	r4, [r4, #0]
 800d9ac:	2c00      	cmp	r4, #0
 800d9ae:	d1f7      	bne.n	800d9a0 <_fwalk_sglue+0xc>
 800d9b0:	4630      	mov	r0, r6
 800d9b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d9b6:	89ab      	ldrh	r3, [r5, #12]
 800d9b8:	2b01      	cmp	r3, #1
 800d9ba:	d907      	bls.n	800d9cc <_fwalk_sglue+0x38>
 800d9bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d9c0:	3301      	adds	r3, #1
 800d9c2:	d003      	beq.n	800d9cc <_fwalk_sglue+0x38>
 800d9c4:	4629      	mov	r1, r5
 800d9c6:	4638      	mov	r0, r7
 800d9c8:	47c0      	blx	r8
 800d9ca:	4306      	orrs	r6, r0
 800d9cc:	3568      	adds	r5, #104	@ 0x68
 800d9ce:	e7e9      	b.n	800d9a4 <_fwalk_sglue+0x10>

0800d9d0 <sniprintf>:
 800d9d0:	b40c      	push	{r2, r3}
 800d9d2:	b530      	push	{r4, r5, lr}
 800d9d4:	4b17      	ldr	r3, [pc, #92]	@ (800da34 <sniprintf+0x64>)
 800d9d6:	1e0c      	subs	r4, r1, #0
 800d9d8:	681d      	ldr	r5, [r3, #0]
 800d9da:	b09d      	sub	sp, #116	@ 0x74
 800d9dc:	da08      	bge.n	800d9f0 <sniprintf+0x20>
 800d9de:	238b      	movs	r3, #139	@ 0x8b
 800d9e0:	602b      	str	r3, [r5, #0]
 800d9e2:	f04f 30ff 	mov.w	r0, #4294967295
 800d9e6:	b01d      	add	sp, #116	@ 0x74
 800d9e8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d9ec:	b002      	add	sp, #8
 800d9ee:	4770      	bx	lr
 800d9f0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d9f4:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d9f8:	bf14      	ite	ne
 800d9fa:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d9fe:	4623      	moveq	r3, r4
 800da00:	9304      	str	r3, [sp, #16]
 800da02:	9307      	str	r3, [sp, #28]
 800da04:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800da08:	9002      	str	r0, [sp, #8]
 800da0a:	9006      	str	r0, [sp, #24]
 800da0c:	f8ad 3016 	strh.w	r3, [sp, #22]
 800da10:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800da12:	ab21      	add	r3, sp, #132	@ 0x84
 800da14:	a902      	add	r1, sp, #8
 800da16:	4628      	mov	r0, r5
 800da18:	9301      	str	r3, [sp, #4]
 800da1a:	f001 fc2f 	bl	800f27c <_svfiprintf_r>
 800da1e:	1c43      	adds	r3, r0, #1
 800da20:	bfbc      	itt	lt
 800da22:	238b      	movlt	r3, #139	@ 0x8b
 800da24:	602b      	strlt	r3, [r5, #0]
 800da26:	2c00      	cmp	r4, #0
 800da28:	d0dd      	beq.n	800d9e6 <sniprintf+0x16>
 800da2a:	9b02      	ldr	r3, [sp, #8]
 800da2c:	2200      	movs	r2, #0
 800da2e:	701a      	strb	r2, [r3, #0]
 800da30:	e7d9      	b.n	800d9e6 <sniprintf+0x16>
 800da32:	bf00      	nop
 800da34:	20000044 	.word	0x20000044

0800da38 <__sread>:
 800da38:	b510      	push	{r4, lr}
 800da3a:	460c      	mov	r4, r1
 800da3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da40:	f000 f890 	bl	800db64 <_read_r>
 800da44:	2800      	cmp	r0, #0
 800da46:	bfab      	itete	ge
 800da48:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800da4a:	89a3      	ldrhlt	r3, [r4, #12]
 800da4c:	181b      	addge	r3, r3, r0
 800da4e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800da52:	bfac      	ite	ge
 800da54:	6563      	strge	r3, [r4, #84]	@ 0x54
 800da56:	81a3      	strhlt	r3, [r4, #12]
 800da58:	bd10      	pop	{r4, pc}

0800da5a <__swrite>:
 800da5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da5e:	461f      	mov	r7, r3
 800da60:	898b      	ldrh	r3, [r1, #12]
 800da62:	05db      	lsls	r3, r3, #23
 800da64:	4605      	mov	r5, r0
 800da66:	460c      	mov	r4, r1
 800da68:	4616      	mov	r6, r2
 800da6a:	d505      	bpl.n	800da78 <__swrite+0x1e>
 800da6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da70:	2302      	movs	r3, #2
 800da72:	2200      	movs	r2, #0
 800da74:	f000 f864 	bl	800db40 <_lseek_r>
 800da78:	89a3      	ldrh	r3, [r4, #12]
 800da7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800da7e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800da82:	81a3      	strh	r3, [r4, #12]
 800da84:	4632      	mov	r2, r6
 800da86:	463b      	mov	r3, r7
 800da88:	4628      	mov	r0, r5
 800da8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800da8e:	f000 b87b 	b.w	800db88 <_write_r>

0800da92 <__sseek>:
 800da92:	b510      	push	{r4, lr}
 800da94:	460c      	mov	r4, r1
 800da96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da9a:	f000 f851 	bl	800db40 <_lseek_r>
 800da9e:	1c43      	adds	r3, r0, #1
 800daa0:	89a3      	ldrh	r3, [r4, #12]
 800daa2:	bf15      	itete	ne
 800daa4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800daa6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800daaa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800daae:	81a3      	strheq	r3, [r4, #12]
 800dab0:	bf18      	it	ne
 800dab2:	81a3      	strhne	r3, [r4, #12]
 800dab4:	bd10      	pop	{r4, pc}

0800dab6 <__sclose>:
 800dab6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800daba:	f000 b831 	b.w	800db20 <_close_r>

0800dabe <memset>:
 800dabe:	4402      	add	r2, r0
 800dac0:	4603      	mov	r3, r0
 800dac2:	4293      	cmp	r3, r2
 800dac4:	d100      	bne.n	800dac8 <memset+0xa>
 800dac6:	4770      	bx	lr
 800dac8:	f803 1b01 	strb.w	r1, [r3], #1
 800dacc:	e7f9      	b.n	800dac2 <memset+0x4>

0800dace <strncmp>:
 800dace:	b510      	push	{r4, lr}
 800dad0:	b16a      	cbz	r2, 800daee <strncmp+0x20>
 800dad2:	3901      	subs	r1, #1
 800dad4:	1884      	adds	r4, r0, r2
 800dad6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dada:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800dade:	429a      	cmp	r2, r3
 800dae0:	d103      	bne.n	800daea <strncmp+0x1c>
 800dae2:	42a0      	cmp	r0, r4
 800dae4:	d001      	beq.n	800daea <strncmp+0x1c>
 800dae6:	2a00      	cmp	r2, #0
 800dae8:	d1f5      	bne.n	800dad6 <strncmp+0x8>
 800daea:	1ad0      	subs	r0, r2, r3
 800daec:	bd10      	pop	{r4, pc}
 800daee:	4610      	mov	r0, r2
 800daf0:	e7fc      	b.n	800daec <strncmp+0x1e>

0800daf2 <strncpy>:
 800daf2:	b510      	push	{r4, lr}
 800daf4:	3901      	subs	r1, #1
 800daf6:	4603      	mov	r3, r0
 800daf8:	b132      	cbz	r2, 800db08 <strncpy+0x16>
 800dafa:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800dafe:	f803 4b01 	strb.w	r4, [r3], #1
 800db02:	3a01      	subs	r2, #1
 800db04:	2c00      	cmp	r4, #0
 800db06:	d1f7      	bne.n	800daf8 <strncpy+0x6>
 800db08:	441a      	add	r2, r3
 800db0a:	2100      	movs	r1, #0
 800db0c:	4293      	cmp	r3, r2
 800db0e:	d100      	bne.n	800db12 <strncpy+0x20>
 800db10:	bd10      	pop	{r4, pc}
 800db12:	f803 1b01 	strb.w	r1, [r3], #1
 800db16:	e7f9      	b.n	800db0c <strncpy+0x1a>

0800db18 <_localeconv_r>:
 800db18:	4800      	ldr	r0, [pc, #0]	@ (800db1c <_localeconv_r+0x4>)
 800db1a:	4770      	bx	lr
 800db1c:	20000184 	.word	0x20000184

0800db20 <_close_r>:
 800db20:	b538      	push	{r3, r4, r5, lr}
 800db22:	4d06      	ldr	r5, [pc, #24]	@ (800db3c <_close_r+0x1c>)
 800db24:	2300      	movs	r3, #0
 800db26:	4604      	mov	r4, r0
 800db28:	4608      	mov	r0, r1
 800db2a:	602b      	str	r3, [r5, #0]
 800db2c:	f7f6 fa4c 	bl	8003fc8 <_close>
 800db30:	1c43      	adds	r3, r0, #1
 800db32:	d102      	bne.n	800db3a <_close_r+0x1a>
 800db34:	682b      	ldr	r3, [r5, #0]
 800db36:	b103      	cbz	r3, 800db3a <_close_r+0x1a>
 800db38:	6023      	str	r3, [r4, #0]
 800db3a:	bd38      	pop	{r3, r4, r5, pc}
 800db3c:	20005498 	.word	0x20005498

0800db40 <_lseek_r>:
 800db40:	b538      	push	{r3, r4, r5, lr}
 800db42:	4d07      	ldr	r5, [pc, #28]	@ (800db60 <_lseek_r+0x20>)
 800db44:	4604      	mov	r4, r0
 800db46:	4608      	mov	r0, r1
 800db48:	4611      	mov	r1, r2
 800db4a:	2200      	movs	r2, #0
 800db4c:	602a      	str	r2, [r5, #0]
 800db4e:	461a      	mov	r2, r3
 800db50:	f7f6 fa61 	bl	8004016 <_lseek>
 800db54:	1c43      	adds	r3, r0, #1
 800db56:	d102      	bne.n	800db5e <_lseek_r+0x1e>
 800db58:	682b      	ldr	r3, [r5, #0]
 800db5a:	b103      	cbz	r3, 800db5e <_lseek_r+0x1e>
 800db5c:	6023      	str	r3, [r4, #0]
 800db5e:	bd38      	pop	{r3, r4, r5, pc}
 800db60:	20005498 	.word	0x20005498

0800db64 <_read_r>:
 800db64:	b538      	push	{r3, r4, r5, lr}
 800db66:	4d07      	ldr	r5, [pc, #28]	@ (800db84 <_read_r+0x20>)
 800db68:	4604      	mov	r4, r0
 800db6a:	4608      	mov	r0, r1
 800db6c:	4611      	mov	r1, r2
 800db6e:	2200      	movs	r2, #0
 800db70:	602a      	str	r2, [r5, #0]
 800db72:	461a      	mov	r2, r3
 800db74:	f7f6 f9ef 	bl	8003f56 <_read>
 800db78:	1c43      	adds	r3, r0, #1
 800db7a:	d102      	bne.n	800db82 <_read_r+0x1e>
 800db7c:	682b      	ldr	r3, [r5, #0]
 800db7e:	b103      	cbz	r3, 800db82 <_read_r+0x1e>
 800db80:	6023      	str	r3, [r4, #0]
 800db82:	bd38      	pop	{r3, r4, r5, pc}
 800db84:	20005498 	.word	0x20005498

0800db88 <_write_r>:
 800db88:	b538      	push	{r3, r4, r5, lr}
 800db8a:	4d07      	ldr	r5, [pc, #28]	@ (800dba8 <_write_r+0x20>)
 800db8c:	4604      	mov	r4, r0
 800db8e:	4608      	mov	r0, r1
 800db90:	4611      	mov	r1, r2
 800db92:	2200      	movs	r2, #0
 800db94:	602a      	str	r2, [r5, #0]
 800db96:	461a      	mov	r2, r3
 800db98:	f7f6 f9fa 	bl	8003f90 <_write>
 800db9c:	1c43      	adds	r3, r0, #1
 800db9e:	d102      	bne.n	800dba6 <_write_r+0x1e>
 800dba0:	682b      	ldr	r3, [r5, #0]
 800dba2:	b103      	cbz	r3, 800dba6 <_write_r+0x1e>
 800dba4:	6023      	str	r3, [r4, #0]
 800dba6:	bd38      	pop	{r3, r4, r5, pc}
 800dba8:	20005498 	.word	0x20005498

0800dbac <__errno>:
 800dbac:	4b01      	ldr	r3, [pc, #4]	@ (800dbb4 <__errno+0x8>)
 800dbae:	6818      	ldr	r0, [r3, #0]
 800dbb0:	4770      	bx	lr
 800dbb2:	bf00      	nop
 800dbb4:	20000044 	.word	0x20000044

0800dbb8 <__libc_init_array>:
 800dbb8:	b570      	push	{r4, r5, r6, lr}
 800dbba:	4d0d      	ldr	r5, [pc, #52]	@ (800dbf0 <__libc_init_array+0x38>)
 800dbbc:	4c0d      	ldr	r4, [pc, #52]	@ (800dbf4 <__libc_init_array+0x3c>)
 800dbbe:	1b64      	subs	r4, r4, r5
 800dbc0:	10a4      	asrs	r4, r4, #2
 800dbc2:	2600      	movs	r6, #0
 800dbc4:	42a6      	cmp	r6, r4
 800dbc6:	d109      	bne.n	800dbdc <__libc_init_array+0x24>
 800dbc8:	4d0b      	ldr	r5, [pc, #44]	@ (800dbf8 <__libc_init_array+0x40>)
 800dbca:	4c0c      	ldr	r4, [pc, #48]	@ (800dbfc <__libc_init_array+0x44>)
 800dbcc:	f002 fad0 	bl	8010170 <_init>
 800dbd0:	1b64      	subs	r4, r4, r5
 800dbd2:	10a4      	asrs	r4, r4, #2
 800dbd4:	2600      	movs	r6, #0
 800dbd6:	42a6      	cmp	r6, r4
 800dbd8:	d105      	bne.n	800dbe6 <__libc_init_array+0x2e>
 800dbda:	bd70      	pop	{r4, r5, r6, pc}
 800dbdc:	f855 3b04 	ldr.w	r3, [r5], #4
 800dbe0:	4798      	blx	r3
 800dbe2:	3601      	adds	r6, #1
 800dbe4:	e7ee      	b.n	800dbc4 <__libc_init_array+0xc>
 800dbe6:	f855 3b04 	ldr.w	r3, [r5], #4
 800dbea:	4798      	blx	r3
 800dbec:	3601      	adds	r6, #1
 800dbee:	e7f2      	b.n	800dbd6 <__libc_init_array+0x1e>
 800dbf0:	08011228 	.word	0x08011228
 800dbf4:	08011228 	.word	0x08011228
 800dbf8:	08011228 	.word	0x08011228
 800dbfc:	0801122c 	.word	0x0801122c

0800dc00 <__retarget_lock_init_recursive>:
 800dc00:	4770      	bx	lr

0800dc02 <__retarget_lock_acquire_recursive>:
 800dc02:	4770      	bx	lr

0800dc04 <__retarget_lock_release_recursive>:
 800dc04:	4770      	bx	lr

0800dc06 <memcpy>:
 800dc06:	440a      	add	r2, r1
 800dc08:	4291      	cmp	r1, r2
 800dc0a:	f100 33ff 	add.w	r3, r0, #4294967295
 800dc0e:	d100      	bne.n	800dc12 <memcpy+0xc>
 800dc10:	4770      	bx	lr
 800dc12:	b510      	push	{r4, lr}
 800dc14:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dc18:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dc1c:	4291      	cmp	r1, r2
 800dc1e:	d1f9      	bne.n	800dc14 <memcpy+0xe>
 800dc20:	bd10      	pop	{r4, pc}

0800dc22 <quorem>:
 800dc22:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc26:	6903      	ldr	r3, [r0, #16]
 800dc28:	690c      	ldr	r4, [r1, #16]
 800dc2a:	42a3      	cmp	r3, r4
 800dc2c:	4607      	mov	r7, r0
 800dc2e:	db7e      	blt.n	800dd2e <quorem+0x10c>
 800dc30:	3c01      	subs	r4, #1
 800dc32:	f101 0814 	add.w	r8, r1, #20
 800dc36:	00a3      	lsls	r3, r4, #2
 800dc38:	f100 0514 	add.w	r5, r0, #20
 800dc3c:	9300      	str	r3, [sp, #0]
 800dc3e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dc42:	9301      	str	r3, [sp, #4]
 800dc44:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800dc48:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dc4c:	3301      	adds	r3, #1
 800dc4e:	429a      	cmp	r2, r3
 800dc50:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800dc54:	fbb2 f6f3 	udiv	r6, r2, r3
 800dc58:	d32e      	bcc.n	800dcb8 <quorem+0x96>
 800dc5a:	f04f 0a00 	mov.w	sl, #0
 800dc5e:	46c4      	mov	ip, r8
 800dc60:	46ae      	mov	lr, r5
 800dc62:	46d3      	mov	fp, sl
 800dc64:	f85c 3b04 	ldr.w	r3, [ip], #4
 800dc68:	b298      	uxth	r0, r3
 800dc6a:	fb06 a000 	mla	r0, r6, r0, sl
 800dc6e:	0c02      	lsrs	r2, r0, #16
 800dc70:	0c1b      	lsrs	r3, r3, #16
 800dc72:	fb06 2303 	mla	r3, r6, r3, r2
 800dc76:	f8de 2000 	ldr.w	r2, [lr]
 800dc7a:	b280      	uxth	r0, r0
 800dc7c:	b292      	uxth	r2, r2
 800dc7e:	1a12      	subs	r2, r2, r0
 800dc80:	445a      	add	r2, fp
 800dc82:	f8de 0000 	ldr.w	r0, [lr]
 800dc86:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dc8a:	b29b      	uxth	r3, r3
 800dc8c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800dc90:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800dc94:	b292      	uxth	r2, r2
 800dc96:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800dc9a:	45e1      	cmp	r9, ip
 800dc9c:	f84e 2b04 	str.w	r2, [lr], #4
 800dca0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800dca4:	d2de      	bcs.n	800dc64 <quorem+0x42>
 800dca6:	9b00      	ldr	r3, [sp, #0]
 800dca8:	58eb      	ldr	r3, [r5, r3]
 800dcaa:	b92b      	cbnz	r3, 800dcb8 <quorem+0x96>
 800dcac:	9b01      	ldr	r3, [sp, #4]
 800dcae:	3b04      	subs	r3, #4
 800dcb0:	429d      	cmp	r5, r3
 800dcb2:	461a      	mov	r2, r3
 800dcb4:	d32f      	bcc.n	800dd16 <quorem+0xf4>
 800dcb6:	613c      	str	r4, [r7, #16]
 800dcb8:	4638      	mov	r0, r7
 800dcba:	f001 f97b 	bl	800efb4 <__mcmp>
 800dcbe:	2800      	cmp	r0, #0
 800dcc0:	db25      	blt.n	800dd0e <quorem+0xec>
 800dcc2:	4629      	mov	r1, r5
 800dcc4:	2000      	movs	r0, #0
 800dcc6:	f858 2b04 	ldr.w	r2, [r8], #4
 800dcca:	f8d1 c000 	ldr.w	ip, [r1]
 800dcce:	fa1f fe82 	uxth.w	lr, r2
 800dcd2:	fa1f f38c 	uxth.w	r3, ip
 800dcd6:	eba3 030e 	sub.w	r3, r3, lr
 800dcda:	4403      	add	r3, r0
 800dcdc:	0c12      	lsrs	r2, r2, #16
 800dcde:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800dce2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800dce6:	b29b      	uxth	r3, r3
 800dce8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dcec:	45c1      	cmp	r9, r8
 800dcee:	f841 3b04 	str.w	r3, [r1], #4
 800dcf2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800dcf6:	d2e6      	bcs.n	800dcc6 <quorem+0xa4>
 800dcf8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dcfc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dd00:	b922      	cbnz	r2, 800dd0c <quorem+0xea>
 800dd02:	3b04      	subs	r3, #4
 800dd04:	429d      	cmp	r5, r3
 800dd06:	461a      	mov	r2, r3
 800dd08:	d30b      	bcc.n	800dd22 <quorem+0x100>
 800dd0a:	613c      	str	r4, [r7, #16]
 800dd0c:	3601      	adds	r6, #1
 800dd0e:	4630      	mov	r0, r6
 800dd10:	b003      	add	sp, #12
 800dd12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd16:	6812      	ldr	r2, [r2, #0]
 800dd18:	3b04      	subs	r3, #4
 800dd1a:	2a00      	cmp	r2, #0
 800dd1c:	d1cb      	bne.n	800dcb6 <quorem+0x94>
 800dd1e:	3c01      	subs	r4, #1
 800dd20:	e7c6      	b.n	800dcb0 <quorem+0x8e>
 800dd22:	6812      	ldr	r2, [r2, #0]
 800dd24:	3b04      	subs	r3, #4
 800dd26:	2a00      	cmp	r2, #0
 800dd28:	d1ef      	bne.n	800dd0a <quorem+0xe8>
 800dd2a:	3c01      	subs	r4, #1
 800dd2c:	e7ea      	b.n	800dd04 <quorem+0xe2>
 800dd2e:	2000      	movs	r0, #0
 800dd30:	e7ee      	b.n	800dd10 <quorem+0xee>
 800dd32:	0000      	movs	r0, r0
 800dd34:	0000      	movs	r0, r0
	...

0800dd38 <_dtoa_r>:
 800dd38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd3c:	69c7      	ldr	r7, [r0, #28]
 800dd3e:	b099      	sub	sp, #100	@ 0x64
 800dd40:	ed8d 0b02 	vstr	d0, [sp, #8]
 800dd44:	ec55 4b10 	vmov	r4, r5, d0
 800dd48:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800dd4a:	9109      	str	r1, [sp, #36]	@ 0x24
 800dd4c:	4683      	mov	fp, r0
 800dd4e:	920e      	str	r2, [sp, #56]	@ 0x38
 800dd50:	9313      	str	r3, [sp, #76]	@ 0x4c
 800dd52:	b97f      	cbnz	r7, 800dd74 <_dtoa_r+0x3c>
 800dd54:	2010      	movs	r0, #16
 800dd56:	f000 fdfd 	bl	800e954 <malloc>
 800dd5a:	4602      	mov	r2, r0
 800dd5c:	f8cb 001c 	str.w	r0, [fp, #28]
 800dd60:	b920      	cbnz	r0, 800dd6c <_dtoa_r+0x34>
 800dd62:	4ba7      	ldr	r3, [pc, #668]	@ (800e000 <_dtoa_r+0x2c8>)
 800dd64:	21ef      	movs	r1, #239	@ 0xef
 800dd66:	48a7      	ldr	r0, [pc, #668]	@ (800e004 <_dtoa_r+0x2cc>)
 800dd68:	f001 fc5a 	bl	800f620 <__assert_func>
 800dd6c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800dd70:	6007      	str	r7, [r0, #0]
 800dd72:	60c7      	str	r7, [r0, #12]
 800dd74:	f8db 301c 	ldr.w	r3, [fp, #28]
 800dd78:	6819      	ldr	r1, [r3, #0]
 800dd7a:	b159      	cbz	r1, 800dd94 <_dtoa_r+0x5c>
 800dd7c:	685a      	ldr	r2, [r3, #4]
 800dd7e:	604a      	str	r2, [r1, #4]
 800dd80:	2301      	movs	r3, #1
 800dd82:	4093      	lsls	r3, r2
 800dd84:	608b      	str	r3, [r1, #8]
 800dd86:	4658      	mov	r0, fp
 800dd88:	f000 feda 	bl	800eb40 <_Bfree>
 800dd8c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800dd90:	2200      	movs	r2, #0
 800dd92:	601a      	str	r2, [r3, #0]
 800dd94:	1e2b      	subs	r3, r5, #0
 800dd96:	bfb9      	ittee	lt
 800dd98:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800dd9c:	9303      	strlt	r3, [sp, #12]
 800dd9e:	2300      	movge	r3, #0
 800dda0:	6033      	strge	r3, [r6, #0]
 800dda2:	9f03      	ldr	r7, [sp, #12]
 800dda4:	4b98      	ldr	r3, [pc, #608]	@ (800e008 <_dtoa_r+0x2d0>)
 800dda6:	bfbc      	itt	lt
 800dda8:	2201      	movlt	r2, #1
 800ddaa:	6032      	strlt	r2, [r6, #0]
 800ddac:	43bb      	bics	r3, r7
 800ddae:	d112      	bne.n	800ddd6 <_dtoa_r+0x9e>
 800ddb0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ddb2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ddb6:	6013      	str	r3, [r2, #0]
 800ddb8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ddbc:	4323      	orrs	r3, r4
 800ddbe:	f000 854d 	beq.w	800e85c <_dtoa_r+0xb24>
 800ddc2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ddc4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800e01c <_dtoa_r+0x2e4>
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	f000 854f 	beq.w	800e86c <_dtoa_r+0xb34>
 800ddce:	f10a 0303 	add.w	r3, sl, #3
 800ddd2:	f000 bd49 	b.w	800e868 <_dtoa_r+0xb30>
 800ddd6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ddda:	2200      	movs	r2, #0
 800dddc:	ec51 0b17 	vmov	r0, r1, d7
 800dde0:	2300      	movs	r3, #0
 800dde2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800dde6:	f7f2 fe6f 	bl	8000ac8 <__aeabi_dcmpeq>
 800ddea:	4680      	mov	r8, r0
 800ddec:	b158      	cbz	r0, 800de06 <_dtoa_r+0xce>
 800ddee:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ddf0:	2301      	movs	r3, #1
 800ddf2:	6013      	str	r3, [r2, #0]
 800ddf4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ddf6:	b113      	cbz	r3, 800ddfe <_dtoa_r+0xc6>
 800ddf8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ddfa:	4b84      	ldr	r3, [pc, #528]	@ (800e00c <_dtoa_r+0x2d4>)
 800ddfc:	6013      	str	r3, [r2, #0]
 800ddfe:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800e020 <_dtoa_r+0x2e8>
 800de02:	f000 bd33 	b.w	800e86c <_dtoa_r+0xb34>
 800de06:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800de0a:	aa16      	add	r2, sp, #88	@ 0x58
 800de0c:	a917      	add	r1, sp, #92	@ 0x5c
 800de0e:	4658      	mov	r0, fp
 800de10:	f001 f980 	bl	800f114 <__d2b>
 800de14:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800de18:	4681      	mov	r9, r0
 800de1a:	2e00      	cmp	r6, #0
 800de1c:	d077      	beq.n	800df0e <_dtoa_r+0x1d6>
 800de1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800de20:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800de24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800de28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800de2c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800de30:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800de34:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800de38:	4619      	mov	r1, r3
 800de3a:	2200      	movs	r2, #0
 800de3c:	4b74      	ldr	r3, [pc, #464]	@ (800e010 <_dtoa_r+0x2d8>)
 800de3e:	f7f2 fa23 	bl	8000288 <__aeabi_dsub>
 800de42:	a369      	add	r3, pc, #420	@ (adr r3, 800dfe8 <_dtoa_r+0x2b0>)
 800de44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de48:	f7f2 fbd6 	bl	80005f8 <__aeabi_dmul>
 800de4c:	a368      	add	r3, pc, #416	@ (adr r3, 800dff0 <_dtoa_r+0x2b8>)
 800de4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de52:	f7f2 fa1b 	bl	800028c <__adddf3>
 800de56:	4604      	mov	r4, r0
 800de58:	4630      	mov	r0, r6
 800de5a:	460d      	mov	r5, r1
 800de5c:	f7f2 fb62 	bl	8000524 <__aeabi_i2d>
 800de60:	a365      	add	r3, pc, #404	@ (adr r3, 800dff8 <_dtoa_r+0x2c0>)
 800de62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de66:	f7f2 fbc7 	bl	80005f8 <__aeabi_dmul>
 800de6a:	4602      	mov	r2, r0
 800de6c:	460b      	mov	r3, r1
 800de6e:	4620      	mov	r0, r4
 800de70:	4629      	mov	r1, r5
 800de72:	f7f2 fa0b 	bl	800028c <__adddf3>
 800de76:	4604      	mov	r4, r0
 800de78:	460d      	mov	r5, r1
 800de7a:	f7f2 fe6d 	bl	8000b58 <__aeabi_d2iz>
 800de7e:	2200      	movs	r2, #0
 800de80:	4607      	mov	r7, r0
 800de82:	2300      	movs	r3, #0
 800de84:	4620      	mov	r0, r4
 800de86:	4629      	mov	r1, r5
 800de88:	f7f2 fe28 	bl	8000adc <__aeabi_dcmplt>
 800de8c:	b140      	cbz	r0, 800dea0 <_dtoa_r+0x168>
 800de8e:	4638      	mov	r0, r7
 800de90:	f7f2 fb48 	bl	8000524 <__aeabi_i2d>
 800de94:	4622      	mov	r2, r4
 800de96:	462b      	mov	r3, r5
 800de98:	f7f2 fe16 	bl	8000ac8 <__aeabi_dcmpeq>
 800de9c:	b900      	cbnz	r0, 800dea0 <_dtoa_r+0x168>
 800de9e:	3f01      	subs	r7, #1
 800dea0:	2f16      	cmp	r7, #22
 800dea2:	d851      	bhi.n	800df48 <_dtoa_r+0x210>
 800dea4:	4b5b      	ldr	r3, [pc, #364]	@ (800e014 <_dtoa_r+0x2dc>)
 800dea6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800deaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800deb2:	f7f2 fe13 	bl	8000adc <__aeabi_dcmplt>
 800deb6:	2800      	cmp	r0, #0
 800deb8:	d048      	beq.n	800df4c <_dtoa_r+0x214>
 800deba:	3f01      	subs	r7, #1
 800debc:	2300      	movs	r3, #0
 800debe:	9312      	str	r3, [sp, #72]	@ 0x48
 800dec0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800dec2:	1b9b      	subs	r3, r3, r6
 800dec4:	1e5a      	subs	r2, r3, #1
 800dec6:	bf44      	itt	mi
 800dec8:	f1c3 0801 	rsbmi	r8, r3, #1
 800decc:	2300      	movmi	r3, #0
 800dece:	9208      	str	r2, [sp, #32]
 800ded0:	bf54      	ite	pl
 800ded2:	f04f 0800 	movpl.w	r8, #0
 800ded6:	9308      	strmi	r3, [sp, #32]
 800ded8:	2f00      	cmp	r7, #0
 800deda:	db39      	blt.n	800df50 <_dtoa_r+0x218>
 800dedc:	9b08      	ldr	r3, [sp, #32]
 800dede:	970f      	str	r7, [sp, #60]	@ 0x3c
 800dee0:	443b      	add	r3, r7
 800dee2:	9308      	str	r3, [sp, #32]
 800dee4:	2300      	movs	r3, #0
 800dee6:	930a      	str	r3, [sp, #40]	@ 0x28
 800dee8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800deea:	2b09      	cmp	r3, #9
 800deec:	d864      	bhi.n	800dfb8 <_dtoa_r+0x280>
 800deee:	2b05      	cmp	r3, #5
 800def0:	bfc4      	itt	gt
 800def2:	3b04      	subgt	r3, #4
 800def4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800def6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800def8:	f1a3 0302 	sub.w	r3, r3, #2
 800defc:	bfcc      	ite	gt
 800defe:	2400      	movgt	r4, #0
 800df00:	2401      	movle	r4, #1
 800df02:	2b03      	cmp	r3, #3
 800df04:	d863      	bhi.n	800dfce <_dtoa_r+0x296>
 800df06:	e8df f003 	tbb	[pc, r3]
 800df0a:	372a      	.short	0x372a
 800df0c:	5535      	.short	0x5535
 800df0e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800df12:	441e      	add	r6, r3
 800df14:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800df18:	2b20      	cmp	r3, #32
 800df1a:	bfc1      	itttt	gt
 800df1c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800df20:	409f      	lslgt	r7, r3
 800df22:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800df26:	fa24 f303 	lsrgt.w	r3, r4, r3
 800df2a:	bfd6      	itet	le
 800df2c:	f1c3 0320 	rsble	r3, r3, #32
 800df30:	ea47 0003 	orrgt.w	r0, r7, r3
 800df34:	fa04 f003 	lslle.w	r0, r4, r3
 800df38:	f7f2 fae4 	bl	8000504 <__aeabi_ui2d>
 800df3c:	2201      	movs	r2, #1
 800df3e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800df42:	3e01      	subs	r6, #1
 800df44:	9214      	str	r2, [sp, #80]	@ 0x50
 800df46:	e777      	b.n	800de38 <_dtoa_r+0x100>
 800df48:	2301      	movs	r3, #1
 800df4a:	e7b8      	b.n	800debe <_dtoa_r+0x186>
 800df4c:	9012      	str	r0, [sp, #72]	@ 0x48
 800df4e:	e7b7      	b.n	800dec0 <_dtoa_r+0x188>
 800df50:	427b      	negs	r3, r7
 800df52:	930a      	str	r3, [sp, #40]	@ 0x28
 800df54:	2300      	movs	r3, #0
 800df56:	eba8 0807 	sub.w	r8, r8, r7
 800df5a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800df5c:	e7c4      	b.n	800dee8 <_dtoa_r+0x1b0>
 800df5e:	2300      	movs	r3, #0
 800df60:	930b      	str	r3, [sp, #44]	@ 0x2c
 800df62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800df64:	2b00      	cmp	r3, #0
 800df66:	dc35      	bgt.n	800dfd4 <_dtoa_r+0x29c>
 800df68:	2301      	movs	r3, #1
 800df6a:	9300      	str	r3, [sp, #0]
 800df6c:	9307      	str	r3, [sp, #28]
 800df6e:	461a      	mov	r2, r3
 800df70:	920e      	str	r2, [sp, #56]	@ 0x38
 800df72:	e00b      	b.n	800df8c <_dtoa_r+0x254>
 800df74:	2301      	movs	r3, #1
 800df76:	e7f3      	b.n	800df60 <_dtoa_r+0x228>
 800df78:	2300      	movs	r3, #0
 800df7a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800df7c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800df7e:	18fb      	adds	r3, r7, r3
 800df80:	9300      	str	r3, [sp, #0]
 800df82:	3301      	adds	r3, #1
 800df84:	2b01      	cmp	r3, #1
 800df86:	9307      	str	r3, [sp, #28]
 800df88:	bfb8      	it	lt
 800df8a:	2301      	movlt	r3, #1
 800df8c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800df90:	2100      	movs	r1, #0
 800df92:	2204      	movs	r2, #4
 800df94:	f102 0514 	add.w	r5, r2, #20
 800df98:	429d      	cmp	r5, r3
 800df9a:	d91f      	bls.n	800dfdc <_dtoa_r+0x2a4>
 800df9c:	6041      	str	r1, [r0, #4]
 800df9e:	4658      	mov	r0, fp
 800dfa0:	f000 fd8e 	bl	800eac0 <_Balloc>
 800dfa4:	4682      	mov	sl, r0
 800dfa6:	2800      	cmp	r0, #0
 800dfa8:	d13c      	bne.n	800e024 <_dtoa_r+0x2ec>
 800dfaa:	4b1b      	ldr	r3, [pc, #108]	@ (800e018 <_dtoa_r+0x2e0>)
 800dfac:	4602      	mov	r2, r0
 800dfae:	f240 11af 	movw	r1, #431	@ 0x1af
 800dfb2:	e6d8      	b.n	800dd66 <_dtoa_r+0x2e>
 800dfb4:	2301      	movs	r3, #1
 800dfb6:	e7e0      	b.n	800df7a <_dtoa_r+0x242>
 800dfb8:	2401      	movs	r4, #1
 800dfba:	2300      	movs	r3, #0
 800dfbc:	9309      	str	r3, [sp, #36]	@ 0x24
 800dfbe:	940b      	str	r4, [sp, #44]	@ 0x2c
 800dfc0:	f04f 33ff 	mov.w	r3, #4294967295
 800dfc4:	9300      	str	r3, [sp, #0]
 800dfc6:	9307      	str	r3, [sp, #28]
 800dfc8:	2200      	movs	r2, #0
 800dfca:	2312      	movs	r3, #18
 800dfcc:	e7d0      	b.n	800df70 <_dtoa_r+0x238>
 800dfce:	2301      	movs	r3, #1
 800dfd0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dfd2:	e7f5      	b.n	800dfc0 <_dtoa_r+0x288>
 800dfd4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dfd6:	9300      	str	r3, [sp, #0]
 800dfd8:	9307      	str	r3, [sp, #28]
 800dfda:	e7d7      	b.n	800df8c <_dtoa_r+0x254>
 800dfdc:	3101      	adds	r1, #1
 800dfde:	0052      	lsls	r2, r2, #1
 800dfe0:	e7d8      	b.n	800df94 <_dtoa_r+0x25c>
 800dfe2:	bf00      	nop
 800dfe4:	f3af 8000 	nop.w
 800dfe8:	636f4361 	.word	0x636f4361
 800dfec:	3fd287a7 	.word	0x3fd287a7
 800dff0:	8b60c8b3 	.word	0x8b60c8b3
 800dff4:	3fc68a28 	.word	0x3fc68a28
 800dff8:	509f79fb 	.word	0x509f79fb
 800dffc:	3fd34413 	.word	0x3fd34413
 800e000:	08010f82 	.word	0x08010f82
 800e004:	08010f99 	.word	0x08010f99
 800e008:	7ff00000 	.word	0x7ff00000
 800e00c:	08010f52 	.word	0x08010f52
 800e010:	3ff80000 	.word	0x3ff80000
 800e014:	08011090 	.word	0x08011090
 800e018:	08010ff1 	.word	0x08010ff1
 800e01c:	08010f7e 	.word	0x08010f7e
 800e020:	08010f51 	.word	0x08010f51
 800e024:	f8db 301c 	ldr.w	r3, [fp, #28]
 800e028:	6018      	str	r0, [r3, #0]
 800e02a:	9b07      	ldr	r3, [sp, #28]
 800e02c:	2b0e      	cmp	r3, #14
 800e02e:	f200 80a4 	bhi.w	800e17a <_dtoa_r+0x442>
 800e032:	2c00      	cmp	r4, #0
 800e034:	f000 80a1 	beq.w	800e17a <_dtoa_r+0x442>
 800e038:	2f00      	cmp	r7, #0
 800e03a:	dd33      	ble.n	800e0a4 <_dtoa_r+0x36c>
 800e03c:	4bad      	ldr	r3, [pc, #692]	@ (800e2f4 <_dtoa_r+0x5bc>)
 800e03e:	f007 020f 	and.w	r2, r7, #15
 800e042:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e046:	ed93 7b00 	vldr	d7, [r3]
 800e04a:	05f8      	lsls	r0, r7, #23
 800e04c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800e050:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e054:	d516      	bpl.n	800e084 <_dtoa_r+0x34c>
 800e056:	4ba8      	ldr	r3, [pc, #672]	@ (800e2f8 <_dtoa_r+0x5c0>)
 800e058:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e05c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e060:	f7f2 fbf4 	bl	800084c <__aeabi_ddiv>
 800e064:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e068:	f004 040f 	and.w	r4, r4, #15
 800e06c:	2603      	movs	r6, #3
 800e06e:	4da2      	ldr	r5, [pc, #648]	@ (800e2f8 <_dtoa_r+0x5c0>)
 800e070:	b954      	cbnz	r4, 800e088 <_dtoa_r+0x350>
 800e072:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e076:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e07a:	f7f2 fbe7 	bl	800084c <__aeabi_ddiv>
 800e07e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e082:	e028      	b.n	800e0d6 <_dtoa_r+0x39e>
 800e084:	2602      	movs	r6, #2
 800e086:	e7f2      	b.n	800e06e <_dtoa_r+0x336>
 800e088:	07e1      	lsls	r1, r4, #31
 800e08a:	d508      	bpl.n	800e09e <_dtoa_r+0x366>
 800e08c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e090:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e094:	f7f2 fab0 	bl	80005f8 <__aeabi_dmul>
 800e098:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e09c:	3601      	adds	r6, #1
 800e09e:	1064      	asrs	r4, r4, #1
 800e0a0:	3508      	adds	r5, #8
 800e0a2:	e7e5      	b.n	800e070 <_dtoa_r+0x338>
 800e0a4:	f000 80d2 	beq.w	800e24c <_dtoa_r+0x514>
 800e0a8:	427c      	negs	r4, r7
 800e0aa:	4b92      	ldr	r3, [pc, #584]	@ (800e2f4 <_dtoa_r+0x5bc>)
 800e0ac:	4d92      	ldr	r5, [pc, #584]	@ (800e2f8 <_dtoa_r+0x5c0>)
 800e0ae:	f004 020f 	and.w	r2, r4, #15
 800e0b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e0b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0ba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e0be:	f7f2 fa9b 	bl	80005f8 <__aeabi_dmul>
 800e0c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e0c6:	1124      	asrs	r4, r4, #4
 800e0c8:	2300      	movs	r3, #0
 800e0ca:	2602      	movs	r6, #2
 800e0cc:	2c00      	cmp	r4, #0
 800e0ce:	f040 80b2 	bne.w	800e236 <_dtoa_r+0x4fe>
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	d1d3      	bne.n	800e07e <_dtoa_r+0x346>
 800e0d6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e0d8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	f000 80b7 	beq.w	800e250 <_dtoa_r+0x518>
 800e0e2:	4b86      	ldr	r3, [pc, #536]	@ (800e2fc <_dtoa_r+0x5c4>)
 800e0e4:	2200      	movs	r2, #0
 800e0e6:	4620      	mov	r0, r4
 800e0e8:	4629      	mov	r1, r5
 800e0ea:	f7f2 fcf7 	bl	8000adc <__aeabi_dcmplt>
 800e0ee:	2800      	cmp	r0, #0
 800e0f0:	f000 80ae 	beq.w	800e250 <_dtoa_r+0x518>
 800e0f4:	9b07      	ldr	r3, [sp, #28]
 800e0f6:	2b00      	cmp	r3, #0
 800e0f8:	f000 80aa 	beq.w	800e250 <_dtoa_r+0x518>
 800e0fc:	9b00      	ldr	r3, [sp, #0]
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	dd37      	ble.n	800e172 <_dtoa_r+0x43a>
 800e102:	1e7b      	subs	r3, r7, #1
 800e104:	9304      	str	r3, [sp, #16]
 800e106:	4620      	mov	r0, r4
 800e108:	4b7d      	ldr	r3, [pc, #500]	@ (800e300 <_dtoa_r+0x5c8>)
 800e10a:	2200      	movs	r2, #0
 800e10c:	4629      	mov	r1, r5
 800e10e:	f7f2 fa73 	bl	80005f8 <__aeabi_dmul>
 800e112:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e116:	9c00      	ldr	r4, [sp, #0]
 800e118:	3601      	adds	r6, #1
 800e11a:	4630      	mov	r0, r6
 800e11c:	f7f2 fa02 	bl	8000524 <__aeabi_i2d>
 800e120:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e124:	f7f2 fa68 	bl	80005f8 <__aeabi_dmul>
 800e128:	4b76      	ldr	r3, [pc, #472]	@ (800e304 <_dtoa_r+0x5cc>)
 800e12a:	2200      	movs	r2, #0
 800e12c:	f7f2 f8ae 	bl	800028c <__adddf3>
 800e130:	4605      	mov	r5, r0
 800e132:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e136:	2c00      	cmp	r4, #0
 800e138:	f040 808d 	bne.w	800e256 <_dtoa_r+0x51e>
 800e13c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e140:	4b71      	ldr	r3, [pc, #452]	@ (800e308 <_dtoa_r+0x5d0>)
 800e142:	2200      	movs	r2, #0
 800e144:	f7f2 f8a0 	bl	8000288 <__aeabi_dsub>
 800e148:	4602      	mov	r2, r0
 800e14a:	460b      	mov	r3, r1
 800e14c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e150:	462a      	mov	r2, r5
 800e152:	4633      	mov	r3, r6
 800e154:	f7f2 fce0 	bl	8000b18 <__aeabi_dcmpgt>
 800e158:	2800      	cmp	r0, #0
 800e15a:	f040 828b 	bne.w	800e674 <_dtoa_r+0x93c>
 800e15e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e162:	462a      	mov	r2, r5
 800e164:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e168:	f7f2 fcb8 	bl	8000adc <__aeabi_dcmplt>
 800e16c:	2800      	cmp	r0, #0
 800e16e:	f040 8128 	bne.w	800e3c2 <_dtoa_r+0x68a>
 800e172:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800e176:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800e17a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	f2c0 815a 	blt.w	800e436 <_dtoa_r+0x6fe>
 800e182:	2f0e      	cmp	r7, #14
 800e184:	f300 8157 	bgt.w	800e436 <_dtoa_r+0x6fe>
 800e188:	4b5a      	ldr	r3, [pc, #360]	@ (800e2f4 <_dtoa_r+0x5bc>)
 800e18a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e18e:	ed93 7b00 	vldr	d7, [r3]
 800e192:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e194:	2b00      	cmp	r3, #0
 800e196:	ed8d 7b00 	vstr	d7, [sp]
 800e19a:	da03      	bge.n	800e1a4 <_dtoa_r+0x46c>
 800e19c:	9b07      	ldr	r3, [sp, #28]
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	f340 8101 	ble.w	800e3a6 <_dtoa_r+0x66e>
 800e1a4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800e1a8:	4656      	mov	r6, sl
 800e1aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e1ae:	4620      	mov	r0, r4
 800e1b0:	4629      	mov	r1, r5
 800e1b2:	f7f2 fb4b 	bl	800084c <__aeabi_ddiv>
 800e1b6:	f7f2 fccf 	bl	8000b58 <__aeabi_d2iz>
 800e1ba:	4680      	mov	r8, r0
 800e1bc:	f7f2 f9b2 	bl	8000524 <__aeabi_i2d>
 800e1c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e1c4:	f7f2 fa18 	bl	80005f8 <__aeabi_dmul>
 800e1c8:	4602      	mov	r2, r0
 800e1ca:	460b      	mov	r3, r1
 800e1cc:	4620      	mov	r0, r4
 800e1ce:	4629      	mov	r1, r5
 800e1d0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e1d4:	f7f2 f858 	bl	8000288 <__aeabi_dsub>
 800e1d8:	f806 4b01 	strb.w	r4, [r6], #1
 800e1dc:	9d07      	ldr	r5, [sp, #28]
 800e1de:	eba6 040a 	sub.w	r4, r6, sl
 800e1e2:	42a5      	cmp	r5, r4
 800e1e4:	4602      	mov	r2, r0
 800e1e6:	460b      	mov	r3, r1
 800e1e8:	f040 8117 	bne.w	800e41a <_dtoa_r+0x6e2>
 800e1ec:	f7f2 f84e 	bl	800028c <__adddf3>
 800e1f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e1f4:	4604      	mov	r4, r0
 800e1f6:	460d      	mov	r5, r1
 800e1f8:	f7f2 fc8e 	bl	8000b18 <__aeabi_dcmpgt>
 800e1fc:	2800      	cmp	r0, #0
 800e1fe:	f040 80f9 	bne.w	800e3f4 <_dtoa_r+0x6bc>
 800e202:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e206:	4620      	mov	r0, r4
 800e208:	4629      	mov	r1, r5
 800e20a:	f7f2 fc5d 	bl	8000ac8 <__aeabi_dcmpeq>
 800e20e:	b118      	cbz	r0, 800e218 <_dtoa_r+0x4e0>
 800e210:	f018 0f01 	tst.w	r8, #1
 800e214:	f040 80ee 	bne.w	800e3f4 <_dtoa_r+0x6bc>
 800e218:	4649      	mov	r1, r9
 800e21a:	4658      	mov	r0, fp
 800e21c:	f000 fc90 	bl	800eb40 <_Bfree>
 800e220:	2300      	movs	r3, #0
 800e222:	7033      	strb	r3, [r6, #0]
 800e224:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e226:	3701      	adds	r7, #1
 800e228:	601f      	str	r7, [r3, #0]
 800e22a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	f000 831d 	beq.w	800e86c <_dtoa_r+0xb34>
 800e232:	601e      	str	r6, [r3, #0]
 800e234:	e31a      	b.n	800e86c <_dtoa_r+0xb34>
 800e236:	07e2      	lsls	r2, r4, #31
 800e238:	d505      	bpl.n	800e246 <_dtoa_r+0x50e>
 800e23a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e23e:	f7f2 f9db 	bl	80005f8 <__aeabi_dmul>
 800e242:	3601      	adds	r6, #1
 800e244:	2301      	movs	r3, #1
 800e246:	1064      	asrs	r4, r4, #1
 800e248:	3508      	adds	r5, #8
 800e24a:	e73f      	b.n	800e0cc <_dtoa_r+0x394>
 800e24c:	2602      	movs	r6, #2
 800e24e:	e742      	b.n	800e0d6 <_dtoa_r+0x39e>
 800e250:	9c07      	ldr	r4, [sp, #28]
 800e252:	9704      	str	r7, [sp, #16]
 800e254:	e761      	b.n	800e11a <_dtoa_r+0x3e2>
 800e256:	4b27      	ldr	r3, [pc, #156]	@ (800e2f4 <_dtoa_r+0x5bc>)
 800e258:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e25a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e25e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e262:	4454      	add	r4, sl
 800e264:	2900      	cmp	r1, #0
 800e266:	d053      	beq.n	800e310 <_dtoa_r+0x5d8>
 800e268:	4928      	ldr	r1, [pc, #160]	@ (800e30c <_dtoa_r+0x5d4>)
 800e26a:	2000      	movs	r0, #0
 800e26c:	f7f2 faee 	bl	800084c <__aeabi_ddiv>
 800e270:	4633      	mov	r3, r6
 800e272:	462a      	mov	r2, r5
 800e274:	f7f2 f808 	bl	8000288 <__aeabi_dsub>
 800e278:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e27c:	4656      	mov	r6, sl
 800e27e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e282:	f7f2 fc69 	bl	8000b58 <__aeabi_d2iz>
 800e286:	4605      	mov	r5, r0
 800e288:	f7f2 f94c 	bl	8000524 <__aeabi_i2d>
 800e28c:	4602      	mov	r2, r0
 800e28e:	460b      	mov	r3, r1
 800e290:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e294:	f7f1 fff8 	bl	8000288 <__aeabi_dsub>
 800e298:	3530      	adds	r5, #48	@ 0x30
 800e29a:	4602      	mov	r2, r0
 800e29c:	460b      	mov	r3, r1
 800e29e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e2a2:	f806 5b01 	strb.w	r5, [r6], #1
 800e2a6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e2aa:	f7f2 fc17 	bl	8000adc <__aeabi_dcmplt>
 800e2ae:	2800      	cmp	r0, #0
 800e2b0:	d171      	bne.n	800e396 <_dtoa_r+0x65e>
 800e2b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e2b6:	4911      	ldr	r1, [pc, #68]	@ (800e2fc <_dtoa_r+0x5c4>)
 800e2b8:	2000      	movs	r0, #0
 800e2ba:	f7f1 ffe5 	bl	8000288 <__aeabi_dsub>
 800e2be:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e2c2:	f7f2 fc0b 	bl	8000adc <__aeabi_dcmplt>
 800e2c6:	2800      	cmp	r0, #0
 800e2c8:	f040 8095 	bne.w	800e3f6 <_dtoa_r+0x6be>
 800e2cc:	42a6      	cmp	r6, r4
 800e2ce:	f43f af50 	beq.w	800e172 <_dtoa_r+0x43a>
 800e2d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e2d6:	4b0a      	ldr	r3, [pc, #40]	@ (800e300 <_dtoa_r+0x5c8>)
 800e2d8:	2200      	movs	r2, #0
 800e2da:	f7f2 f98d 	bl	80005f8 <__aeabi_dmul>
 800e2de:	4b08      	ldr	r3, [pc, #32]	@ (800e300 <_dtoa_r+0x5c8>)
 800e2e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e2e4:	2200      	movs	r2, #0
 800e2e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e2ea:	f7f2 f985 	bl	80005f8 <__aeabi_dmul>
 800e2ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e2f2:	e7c4      	b.n	800e27e <_dtoa_r+0x546>
 800e2f4:	08011090 	.word	0x08011090
 800e2f8:	08011068 	.word	0x08011068
 800e2fc:	3ff00000 	.word	0x3ff00000
 800e300:	40240000 	.word	0x40240000
 800e304:	401c0000 	.word	0x401c0000
 800e308:	40140000 	.word	0x40140000
 800e30c:	3fe00000 	.word	0x3fe00000
 800e310:	4631      	mov	r1, r6
 800e312:	4628      	mov	r0, r5
 800e314:	f7f2 f970 	bl	80005f8 <__aeabi_dmul>
 800e318:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e31c:	9415      	str	r4, [sp, #84]	@ 0x54
 800e31e:	4656      	mov	r6, sl
 800e320:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e324:	f7f2 fc18 	bl	8000b58 <__aeabi_d2iz>
 800e328:	4605      	mov	r5, r0
 800e32a:	f7f2 f8fb 	bl	8000524 <__aeabi_i2d>
 800e32e:	4602      	mov	r2, r0
 800e330:	460b      	mov	r3, r1
 800e332:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e336:	f7f1 ffa7 	bl	8000288 <__aeabi_dsub>
 800e33a:	3530      	adds	r5, #48	@ 0x30
 800e33c:	f806 5b01 	strb.w	r5, [r6], #1
 800e340:	4602      	mov	r2, r0
 800e342:	460b      	mov	r3, r1
 800e344:	42a6      	cmp	r6, r4
 800e346:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e34a:	f04f 0200 	mov.w	r2, #0
 800e34e:	d124      	bne.n	800e39a <_dtoa_r+0x662>
 800e350:	4bac      	ldr	r3, [pc, #688]	@ (800e604 <_dtoa_r+0x8cc>)
 800e352:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e356:	f7f1 ff99 	bl	800028c <__adddf3>
 800e35a:	4602      	mov	r2, r0
 800e35c:	460b      	mov	r3, r1
 800e35e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e362:	f7f2 fbd9 	bl	8000b18 <__aeabi_dcmpgt>
 800e366:	2800      	cmp	r0, #0
 800e368:	d145      	bne.n	800e3f6 <_dtoa_r+0x6be>
 800e36a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e36e:	49a5      	ldr	r1, [pc, #660]	@ (800e604 <_dtoa_r+0x8cc>)
 800e370:	2000      	movs	r0, #0
 800e372:	f7f1 ff89 	bl	8000288 <__aeabi_dsub>
 800e376:	4602      	mov	r2, r0
 800e378:	460b      	mov	r3, r1
 800e37a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e37e:	f7f2 fbad 	bl	8000adc <__aeabi_dcmplt>
 800e382:	2800      	cmp	r0, #0
 800e384:	f43f aef5 	beq.w	800e172 <_dtoa_r+0x43a>
 800e388:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800e38a:	1e73      	subs	r3, r6, #1
 800e38c:	9315      	str	r3, [sp, #84]	@ 0x54
 800e38e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e392:	2b30      	cmp	r3, #48	@ 0x30
 800e394:	d0f8      	beq.n	800e388 <_dtoa_r+0x650>
 800e396:	9f04      	ldr	r7, [sp, #16]
 800e398:	e73e      	b.n	800e218 <_dtoa_r+0x4e0>
 800e39a:	4b9b      	ldr	r3, [pc, #620]	@ (800e608 <_dtoa_r+0x8d0>)
 800e39c:	f7f2 f92c 	bl	80005f8 <__aeabi_dmul>
 800e3a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e3a4:	e7bc      	b.n	800e320 <_dtoa_r+0x5e8>
 800e3a6:	d10c      	bne.n	800e3c2 <_dtoa_r+0x68a>
 800e3a8:	4b98      	ldr	r3, [pc, #608]	@ (800e60c <_dtoa_r+0x8d4>)
 800e3aa:	2200      	movs	r2, #0
 800e3ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e3b0:	f7f2 f922 	bl	80005f8 <__aeabi_dmul>
 800e3b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e3b8:	f7f2 fba4 	bl	8000b04 <__aeabi_dcmpge>
 800e3bc:	2800      	cmp	r0, #0
 800e3be:	f000 8157 	beq.w	800e670 <_dtoa_r+0x938>
 800e3c2:	2400      	movs	r4, #0
 800e3c4:	4625      	mov	r5, r4
 800e3c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e3c8:	43db      	mvns	r3, r3
 800e3ca:	9304      	str	r3, [sp, #16]
 800e3cc:	4656      	mov	r6, sl
 800e3ce:	2700      	movs	r7, #0
 800e3d0:	4621      	mov	r1, r4
 800e3d2:	4658      	mov	r0, fp
 800e3d4:	f000 fbb4 	bl	800eb40 <_Bfree>
 800e3d8:	2d00      	cmp	r5, #0
 800e3da:	d0dc      	beq.n	800e396 <_dtoa_r+0x65e>
 800e3dc:	b12f      	cbz	r7, 800e3ea <_dtoa_r+0x6b2>
 800e3de:	42af      	cmp	r7, r5
 800e3e0:	d003      	beq.n	800e3ea <_dtoa_r+0x6b2>
 800e3e2:	4639      	mov	r1, r7
 800e3e4:	4658      	mov	r0, fp
 800e3e6:	f000 fbab 	bl	800eb40 <_Bfree>
 800e3ea:	4629      	mov	r1, r5
 800e3ec:	4658      	mov	r0, fp
 800e3ee:	f000 fba7 	bl	800eb40 <_Bfree>
 800e3f2:	e7d0      	b.n	800e396 <_dtoa_r+0x65e>
 800e3f4:	9704      	str	r7, [sp, #16]
 800e3f6:	4633      	mov	r3, r6
 800e3f8:	461e      	mov	r6, r3
 800e3fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e3fe:	2a39      	cmp	r2, #57	@ 0x39
 800e400:	d107      	bne.n	800e412 <_dtoa_r+0x6da>
 800e402:	459a      	cmp	sl, r3
 800e404:	d1f8      	bne.n	800e3f8 <_dtoa_r+0x6c0>
 800e406:	9a04      	ldr	r2, [sp, #16]
 800e408:	3201      	adds	r2, #1
 800e40a:	9204      	str	r2, [sp, #16]
 800e40c:	2230      	movs	r2, #48	@ 0x30
 800e40e:	f88a 2000 	strb.w	r2, [sl]
 800e412:	781a      	ldrb	r2, [r3, #0]
 800e414:	3201      	adds	r2, #1
 800e416:	701a      	strb	r2, [r3, #0]
 800e418:	e7bd      	b.n	800e396 <_dtoa_r+0x65e>
 800e41a:	4b7b      	ldr	r3, [pc, #492]	@ (800e608 <_dtoa_r+0x8d0>)
 800e41c:	2200      	movs	r2, #0
 800e41e:	f7f2 f8eb 	bl	80005f8 <__aeabi_dmul>
 800e422:	2200      	movs	r2, #0
 800e424:	2300      	movs	r3, #0
 800e426:	4604      	mov	r4, r0
 800e428:	460d      	mov	r5, r1
 800e42a:	f7f2 fb4d 	bl	8000ac8 <__aeabi_dcmpeq>
 800e42e:	2800      	cmp	r0, #0
 800e430:	f43f aebb 	beq.w	800e1aa <_dtoa_r+0x472>
 800e434:	e6f0      	b.n	800e218 <_dtoa_r+0x4e0>
 800e436:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800e438:	2a00      	cmp	r2, #0
 800e43a:	f000 80db 	beq.w	800e5f4 <_dtoa_r+0x8bc>
 800e43e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e440:	2a01      	cmp	r2, #1
 800e442:	f300 80bf 	bgt.w	800e5c4 <_dtoa_r+0x88c>
 800e446:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800e448:	2a00      	cmp	r2, #0
 800e44a:	f000 80b7 	beq.w	800e5bc <_dtoa_r+0x884>
 800e44e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e452:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800e454:	4646      	mov	r6, r8
 800e456:	9a08      	ldr	r2, [sp, #32]
 800e458:	2101      	movs	r1, #1
 800e45a:	441a      	add	r2, r3
 800e45c:	4658      	mov	r0, fp
 800e45e:	4498      	add	r8, r3
 800e460:	9208      	str	r2, [sp, #32]
 800e462:	f000 fc21 	bl	800eca8 <__i2b>
 800e466:	4605      	mov	r5, r0
 800e468:	b15e      	cbz	r6, 800e482 <_dtoa_r+0x74a>
 800e46a:	9b08      	ldr	r3, [sp, #32]
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	dd08      	ble.n	800e482 <_dtoa_r+0x74a>
 800e470:	42b3      	cmp	r3, r6
 800e472:	9a08      	ldr	r2, [sp, #32]
 800e474:	bfa8      	it	ge
 800e476:	4633      	movge	r3, r6
 800e478:	eba8 0803 	sub.w	r8, r8, r3
 800e47c:	1af6      	subs	r6, r6, r3
 800e47e:	1ad3      	subs	r3, r2, r3
 800e480:	9308      	str	r3, [sp, #32]
 800e482:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e484:	b1f3      	cbz	r3, 800e4c4 <_dtoa_r+0x78c>
 800e486:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e488:	2b00      	cmp	r3, #0
 800e48a:	f000 80b7 	beq.w	800e5fc <_dtoa_r+0x8c4>
 800e48e:	b18c      	cbz	r4, 800e4b4 <_dtoa_r+0x77c>
 800e490:	4629      	mov	r1, r5
 800e492:	4622      	mov	r2, r4
 800e494:	4658      	mov	r0, fp
 800e496:	f000 fcc7 	bl	800ee28 <__pow5mult>
 800e49a:	464a      	mov	r2, r9
 800e49c:	4601      	mov	r1, r0
 800e49e:	4605      	mov	r5, r0
 800e4a0:	4658      	mov	r0, fp
 800e4a2:	f000 fc17 	bl	800ecd4 <__multiply>
 800e4a6:	4649      	mov	r1, r9
 800e4a8:	9004      	str	r0, [sp, #16]
 800e4aa:	4658      	mov	r0, fp
 800e4ac:	f000 fb48 	bl	800eb40 <_Bfree>
 800e4b0:	9b04      	ldr	r3, [sp, #16]
 800e4b2:	4699      	mov	r9, r3
 800e4b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e4b6:	1b1a      	subs	r2, r3, r4
 800e4b8:	d004      	beq.n	800e4c4 <_dtoa_r+0x78c>
 800e4ba:	4649      	mov	r1, r9
 800e4bc:	4658      	mov	r0, fp
 800e4be:	f000 fcb3 	bl	800ee28 <__pow5mult>
 800e4c2:	4681      	mov	r9, r0
 800e4c4:	2101      	movs	r1, #1
 800e4c6:	4658      	mov	r0, fp
 800e4c8:	f000 fbee 	bl	800eca8 <__i2b>
 800e4cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e4ce:	4604      	mov	r4, r0
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	f000 81cf 	beq.w	800e874 <_dtoa_r+0xb3c>
 800e4d6:	461a      	mov	r2, r3
 800e4d8:	4601      	mov	r1, r0
 800e4da:	4658      	mov	r0, fp
 800e4dc:	f000 fca4 	bl	800ee28 <__pow5mult>
 800e4e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e4e2:	2b01      	cmp	r3, #1
 800e4e4:	4604      	mov	r4, r0
 800e4e6:	f300 8095 	bgt.w	800e614 <_dtoa_r+0x8dc>
 800e4ea:	9b02      	ldr	r3, [sp, #8]
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	f040 8087 	bne.w	800e600 <_dtoa_r+0x8c8>
 800e4f2:	9b03      	ldr	r3, [sp, #12]
 800e4f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	f040 8089 	bne.w	800e610 <_dtoa_r+0x8d8>
 800e4fe:	9b03      	ldr	r3, [sp, #12]
 800e500:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e504:	0d1b      	lsrs	r3, r3, #20
 800e506:	051b      	lsls	r3, r3, #20
 800e508:	b12b      	cbz	r3, 800e516 <_dtoa_r+0x7de>
 800e50a:	9b08      	ldr	r3, [sp, #32]
 800e50c:	3301      	adds	r3, #1
 800e50e:	9308      	str	r3, [sp, #32]
 800e510:	f108 0801 	add.w	r8, r8, #1
 800e514:	2301      	movs	r3, #1
 800e516:	930a      	str	r3, [sp, #40]	@ 0x28
 800e518:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e51a:	2b00      	cmp	r3, #0
 800e51c:	f000 81b0 	beq.w	800e880 <_dtoa_r+0xb48>
 800e520:	6923      	ldr	r3, [r4, #16]
 800e522:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e526:	6918      	ldr	r0, [r3, #16]
 800e528:	f000 fb72 	bl	800ec10 <__hi0bits>
 800e52c:	f1c0 0020 	rsb	r0, r0, #32
 800e530:	9b08      	ldr	r3, [sp, #32]
 800e532:	4418      	add	r0, r3
 800e534:	f010 001f 	ands.w	r0, r0, #31
 800e538:	d077      	beq.n	800e62a <_dtoa_r+0x8f2>
 800e53a:	f1c0 0320 	rsb	r3, r0, #32
 800e53e:	2b04      	cmp	r3, #4
 800e540:	dd6b      	ble.n	800e61a <_dtoa_r+0x8e2>
 800e542:	9b08      	ldr	r3, [sp, #32]
 800e544:	f1c0 001c 	rsb	r0, r0, #28
 800e548:	4403      	add	r3, r0
 800e54a:	4480      	add	r8, r0
 800e54c:	4406      	add	r6, r0
 800e54e:	9308      	str	r3, [sp, #32]
 800e550:	f1b8 0f00 	cmp.w	r8, #0
 800e554:	dd05      	ble.n	800e562 <_dtoa_r+0x82a>
 800e556:	4649      	mov	r1, r9
 800e558:	4642      	mov	r2, r8
 800e55a:	4658      	mov	r0, fp
 800e55c:	f000 fcbe 	bl	800eedc <__lshift>
 800e560:	4681      	mov	r9, r0
 800e562:	9b08      	ldr	r3, [sp, #32]
 800e564:	2b00      	cmp	r3, #0
 800e566:	dd05      	ble.n	800e574 <_dtoa_r+0x83c>
 800e568:	4621      	mov	r1, r4
 800e56a:	461a      	mov	r2, r3
 800e56c:	4658      	mov	r0, fp
 800e56e:	f000 fcb5 	bl	800eedc <__lshift>
 800e572:	4604      	mov	r4, r0
 800e574:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e576:	2b00      	cmp	r3, #0
 800e578:	d059      	beq.n	800e62e <_dtoa_r+0x8f6>
 800e57a:	4621      	mov	r1, r4
 800e57c:	4648      	mov	r0, r9
 800e57e:	f000 fd19 	bl	800efb4 <__mcmp>
 800e582:	2800      	cmp	r0, #0
 800e584:	da53      	bge.n	800e62e <_dtoa_r+0x8f6>
 800e586:	1e7b      	subs	r3, r7, #1
 800e588:	9304      	str	r3, [sp, #16]
 800e58a:	4649      	mov	r1, r9
 800e58c:	2300      	movs	r3, #0
 800e58e:	220a      	movs	r2, #10
 800e590:	4658      	mov	r0, fp
 800e592:	f000 faf7 	bl	800eb84 <__multadd>
 800e596:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e598:	4681      	mov	r9, r0
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	f000 8172 	beq.w	800e884 <_dtoa_r+0xb4c>
 800e5a0:	2300      	movs	r3, #0
 800e5a2:	4629      	mov	r1, r5
 800e5a4:	220a      	movs	r2, #10
 800e5a6:	4658      	mov	r0, fp
 800e5a8:	f000 faec 	bl	800eb84 <__multadd>
 800e5ac:	9b00      	ldr	r3, [sp, #0]
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	4605      	mov	r5, r0
 800e5b2:	dc67      	bgt.n	800e684 <_dtoa_r+0x94c>
 800e5b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5b6:	2b02      	cmp	r3, #2
 800e5b8:	dc41      	bgt.n	800e63e <_dtoa_r+0x906>
 800e5ba:	e063      	b.n	800e684 <_dtoa_r+0x94c>
 800e5bc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800e5be:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e5c2:	e746      	b.n	800e452 <_dtoa_r+0x71a>
 800e5c4:	9b07      	ldr	r3, [sp, #28]
 800e5c6:	1e5c      	subs	r4, r3, #1
 800e5c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e5ca:	42a3      	cmp	r3, r4
 800e5cc:	bfbf      	itttt	lt
 800e5ce:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800e5d0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800e5d2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800e5d4:	1ae3      	sublt	r3, r4, r3
 800e5d6:	bfb4      	ite	lt
 800e5d8:	18d2      	addlt	r2, r2, r3
 800e5da:	1b1c      	subge	r4, r3, r4
 800e5dc:	9b07      	ldr	r3, [sp, #28]
 800e5de:	bfbc      	itt	lt
 800e5e0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800e5e2:	2400      	movlt	r4, #0
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	bfb5      	itete	lt
 800e5e8:	eba8 0603 	sublt.w	r6, r8, r3
 800e5ec:	9b07      	ldrge	r3, [sp, #28]
 800e5ee:	2300      	movlt	r3, #0
 800e5f0:	4646      	movge	r6, r8
 800e5f2:	e730      	b.n	800e456 <_dtoa_r+0x71e>
 800e5f4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800e5f6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800e5f8:	4646      	mov	r6, r8
 800e5fa:	e735      	b.n	800e468 <_dtoa_r+0x730>
 800e5fc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e5fe:	e75c      	b.n	800e4ba <_dtoa_r+0x782>
 800e600:	2300      	movs	r3, #0
 800e602:	e788      	b.n	800e516 <_dtoa_r+0x7de>
 800e604:	3fe00000 	.word	0x3fe00000
 800e608:	40240000 	.word	0x40240000
 800e60c:	40140000 	.word	0x40140000
 800e610:	9b02      	ldr	r3, [sp, #8]
 800e612:	e780      	b.n	800e516 <_dtoa_r+0x7de>
 800e614:	2300      	movs	r3, #0
 800e616:	930a      	str	r3, [sp, #40]	@ 0x28
 800e618:	e782      	b.n	800e520 <_dtoa_r+0x7e8>
 800e61a:	d099      	beq.n	800e550 <_dtoa_r+0x818>
 800e61c:	9a08      	ldr	r2, [sp, #32]
 800e61e:	331c      	adds	r3, #28
 800e620:	441a      	add	r2, r3
 800e622:	4498      	add	r8, r3
 800e624:	441e      	add	r6, r3
 800e626:	9208      	str	r2, [sp, #32]
 800e628:	e792      	b.n	800e550 <_dtoa_r+0x818>
 800e62a:	4603      	mov	r3, r0
 800e62c:	e7f6      	b.n	800e61c <_dtoa_r+0x8e4>
 800e62e:	9b07      	ldr	r3, [sp, #28]
 800e630:	9704      	str	r7, [sp, #16]
 800e632:	2b00      	cmp	r3, #0
 800e634:	dc20      	bgt.n	800e678 <_dtoa_r+0x940>
 800e636:	9300      	str	r3, [sp, #0]
 800e638:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e63a:	2b02      	cmp	r3, #2
 800e63c:	dd1e      	ble.n	800e67c <_dtoa_r+0x944>
 800e63e:	9b00      	ldr	r3, [sp, #0]
 800e640:	2b00      	cmp	r3, #0
 800e642:	f47f aec0 	bne.w	800e3c6 <_dtoa_r+0x68e>
 800e646:	4621      	mov	r1, r4
 800e648:	2205      	movs	r2, #5
 800e64a:	4658      	mov	r0, fp
 800e64c:	f000 fa9a 	bl	800eb84 <__multadd>
 800e650:	4601      	mov	r1, r0
 800e652:	4604      	mov	r4, r0
 800e654:	4648      	mov	r0, r9
 800e656:	f000 fcad 	bl	800efb4 <__mcmp>
 800e65a:	2800      	cmp	r0, #0
 800e65c:	f77f aeb3 	ble.w	800e3c6 <_dtoa_r+0x68e>
 800e660:	4656      	mov	r6, sl
 800e662:	2331      	movs	r3, #49	@ 0x31
 800e664:	f806 3b01 	strb.w	r3, [r6], #1
 800e668:	9b04      	ldr	r3, [sp, #16]
 800e66a:	3301      	adds	r3, #1
 800e66c:	9304      	str	r3, [sp, #16]
 800e66e:	e6ae      	b.n	800e3ce <_dtoa_r+0x696>
 800e670:	9c07      	ldr	r4, [sp, #28]
 800e672:	9704      	str	r7, [sp, #16]
 800e674:	4625      	mov	r5, r4
 800e676:	e7f3      	b.n	800e660 <_dtoa_r+0x928>
 800e678:	9b07      	ldr	r3, [sp, #28]
 800e67a:	9300      	str	r3, [sp, #0]
 800e67c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e67e:	2b00      	cmp	r3, #0
 800e680:	f000 8104 	beq.w	800e88c <_dtoa_r+0xb54>
 800e684:	2e00      	cmp	r6, #0
 800e686:	dd05      	ble.n	800e694 <_dtoa_r+0x95c>
 800e688:	4629      	mov	r1, r5
 800e68a:	4632      	mov	r2, r6
 800e68c:	4658      	mov	r0, fp
 800e68e:	f000 fc25 	bl	800eedc <__lshift>
 800e692:	4605      	mov	r5, r0
 800e694:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e696:	2b00      	cmp	r3, #0
 800e698:	d05a      	beq.n	800e750 <_dtoa_r+0xa18>
 800e69a:	6869      	ldr	r1, [r5, #4]
 800e69c:	4658      	mov	r0, fp
 800e69e:	f000 fa0f 	bl	800eac0 <_Balloc>
 800e6a2:	4606      	mov	r6, r0
 800e6a4:	b928      	cbnz	r0, 800e6b2 <_dtoa_r+0x97a>
 800e6a6:	4b84      	ldr	r3, [pc, #528]	@ (800e8b8 <_dtoa_r+0xb80>)
 800e6a8:	4602      	mov	r2, r0
 800e6aa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e6ae:	f7ff bb5a 	b.w	800dd66 <_dtoa_r+0x2e>
 800e6b2:	692a      	ldr	r2, [r5, #16]
 800e6b4:	3202      	adds	r2, #2
 800e6b6:	0092      	lsls	r2, r2, #2
 800e6b8:	f105 010c 	add.w	r1, r5, #12
 800e6bc:	300c      	adds	r0, #12
 800e6be:	f7ff faa2 	bl	800dc06 <memcpy>
 800e6c2:	2201      	movs	r2, #1
 800e6c4:	4631      	mov	r1, r6
 800e6c6:	4658      	mov	r0, fp
 800e6c8:	f000 fc08 	bl	800eedc <__lshift>
 800e6cc:	f10a 0301 	add.w	r3, sl, #1
 800e6d0:	9307      	str	r3, [sp, #28]
 800e6d2:	9b00      	ldr	r3, [sp, #0]
 800e6d4:	4453      	add	r3, sl
 800e6d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e6d8:	9b02      	ldr	r3, [sp, #8]
 800e6da:	f003 0301 	and.w	r3, r3, #1
 800e6de:	462f      	mov	r7, r5
 800e6e0:	930a      	str	r3, [sp, #40]	@ 0x28
 800e6e2:	4605      	mov	r5, r0
 800e6e4:	9b07      	ldr	r3, [sp, #28]
 800e6e6:	4621      	mov	r1, r4
 800e6e8:	3b01      	subs	r3, #1
 800e6ea:	4648      	mov	r0, r9
 800e6ec:	9300      	str	r3, [sp, #0]
 800e6ee:	f7ff fa98 	bl	800dc22 <quorem>
 800e6f2:	4639      	mov	r1, r7
 800e6f4:	9002      	str	r0, [sp, #8]
 800e6f6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800e6fa:	4648      	mov	r0, r9
 800e6fc:	f000 fc5a 	bl	800efb4 <__mcmp>
 800e700:	462a      	mov	r2, r5
 800e702:	9008      	str	r0, [sp, #32]
 800e704:	4621      	mov	r1, r4
 800e706:	4658      	mov	r0, fp
 800e708:	f000 fc70 	bl	800efec <__mdiff>
 800e70c:	68c2      	ldr	r2, [r0, #12]
 800e70e:	4606      	mov	r6, r0
 800e710:	bb02      	cbnz	r2, 800e754 <_dtoa_r+0xa1c>
 800e712:	4601      	mov	r1, r0
 800e714:	4648      	mov	r0, r9
 800e716:	f000 fc4d 	bl	800efb4 <__mcmp>
 800e71a:	4602      	mov	r2, r0
 800e71c:	4631      	mov	r1, r6
 800e71e:	4658      	mov	r0, fp
 800e720:	920e      	str	r2, [sp, #56]	@ 0x38
 800e722:	f000 fa0d 	bl	800eb40 <_Bfree>
 800e726:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e728:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e72a:	9e07      	ldr	r6, [sp, #28]
 800e72c:	ea43 0102 	orr.w	r1, r3, r2
 800e730:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e732:	4319      	orrs	r1, r3
 800e734:	d110      	bne.n	800e758 <_dtoa_r+0xa20>
 800e736:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e73a:	d029      	beq.n	800e790 <_dtoa_r+0xa58>
 800e73c:	9b08      	ldr	r3, [sp, #32]
 800e73e:	2b00      	cmp	r3, #0
 800e740:	dd02      	ble.n	800e748 <_dtoa_r+0xa10>
 800e742:	9b02      	ldr	r3, [sp, #8]
 800e744:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800e748:	9b00      	ldr	r3, [sp, #0]
 800e74a:	f883 8000 	strb.w	r8, [r3]
 800e74e:	e63f      	b.n	800e3d0 <_dtoa_r+0x698>
 800e750:	4628      	mov	r0, r5
 800e752:	e7bb      	b.n	800e6cc <_dtoa_r+0x994>
 800e754:	2201      	movs	r2, #1
 800e756:	e7e1      	b.n	800e71c <_dtoa_r+0x9e4>
 800e758:	9b08      	ldr	r3, [sp, #32]
 800e75a:	2b00      	cmp	r3, #0
 800e75c:	db04      	blt.n	800e768 <_dtoa_r+0xa30>
 800e75e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e760:	430b      	orrs	r3, r1
 800e762:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e764:	430b      	orrs	r3, r1
 800e766:	d120      	bne.n	800e7aa <_dtoa_r+0xa72>
 800e768:	2a00      	cmp	r2, #0
 800e76a:	dded      	ble.n	800e748 <_dtoa_r+0xa10>
 800e76c:	4649      	mov	r1, r9
 800e76e:	2201      	movs	r2, #1
 800e770:	4658      	mov	r0, fp
 800e772:	f000 fbb3 	bl	800eedc <__lshift>
 800e776:	4621      	mov	r1, r4
 800e778:	4681      	mov	r9, r0
 800e77a:	f000 fc1b 	bl	800efb4 <__mcmp>
 800e77e:	2800      	cmp	r0, #0
 800e780:	dc03      	bgt.n	800e78a <_dtoa_r+0xa52>
 800e782:	d1e1      	bne.n	800e748 <_dtoa_r+0xa10>
 800e784:	f018 0f01 	tst.w	r8, #1
 800e788:	d0de      	beq.n	800e748 <_dtoa_r+0xa10>
 800e78a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e78e:	d1d8      	bne.n	800e742 <_dtoa_r+0xa0a>
 800e790:	9a00      	ldr	r2, [sp, #0]
 800e792:	2339      	movs	r3, #57	@ 0x39
 800e794:	7013      	strb	r3, [r2, #0]
 800e796:	4633      	mov	r3, r6
 800e798:	461e      	mov	r6, r3
 800e79a:	3b01      	subs	r3, #1
 800e79c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e7a0:	2a39      	cmp	r2, #57	@ 0x39
 800e7a2:	d052      	beq.n	800e84a <_dtoa_r+0xb12>
 800e7a4:	3201      	adds	r2, #1
 800e7a6:	701a      	strb	r2, [r3, #0]
 800e7a8:	e612      	b.n	800e3d0 <_dtoa_r+0x698>
 800e7aa:	2a00      	cmp	r2, #0
 800e7ac:	dd07      	ble.n	800e7be <_dtoa_r+0xa86>
 800e7ae:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e7b2:	d0ed      	beq.n	800e790 <_dtoa_r+0xa58>
 800e7b4:	9a00      	ldr	r2, [sp, #0]
 800e7b6:	f108 0301 	add.w	r3, r8, #1
 800e7ba:	7013      	strb	r3, [r2, #0]
 800e7bc:	e608      	b.n	800e3d0 <_dtoa_r+0x698>
 800e7be:	9b07      	ldr	r3, [sp, #28]
 800e7c0:	9a07      	ldr	r2, [sp, #28]
 800e7c2:	f803 8c01 	strb.w	r8, [r3, #-1]
 800e7c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e7c8:	4293      	cmp	r3, r2
 800e7ca:	d028      	beq.n	800e81e <_dtoa_r+0xae6>
 800e7cc:	4649      	mov	r1, r9
 800e7ce:	2300      	movs	r3, #0
 800e7d0:	220a      	movs	r2, #10
 800e7d2:	4658      	mov	r0, fp
 800e7d4:	f000 f9d6 	bl	800eb84 <__multadd>
 800e7d8:	42af      	cmp	r7, r5
 800e7da:	4681      	mov	r9, r0
 800e7dc:	f04f 0300 	mov.w	r3, #0
 800e7e0:	f04f 020a 	mov.w	r2, #10
 800e7e4:	4639      	mov	r1, r7
 800e7e6:	4658      	mov	r0, fp
 800e7e8:	d107      	bne.n	800e7fa <_dtoa_r+0xac2>
 800e7ea:	f000 f9cb 	bl	800eb84 <__multadd>
 800e7ee:	4607      	mov	r7, r0
 800e7f0:	4605      	mov	r5, r0
 800e7f2:	9b07      	ldr	r3, [sp, #28]
 800e7f4:	3301      	adds	r3, #1
 800e7f6:	9307      	str	r3, [sp, #28]
 800e7f8:	e774      	b.n	800e6e4 <_dtoa_r+0x9ac>
 800e7fa:	f000 f9c3 	bl	800eb84 <__multadd>
 800e7fe:	4629      	mov	r1, r5
 800e800:	4607      	mov	r7, r0
 800e802:	2300      	movs	r3, #0
 800e804:	220a      	movs	r2, #10
 800e806:	4658      	mov	r0, fp
 800e808:	f000 f9bc 	bl	800eb84 <__multadd>
 800e80c:	4605      	mov	r5, r0
 800e80e:	e7f0      	b.n	800e7f2 <_dtoa_r+0xaba>
 800e810:	9b00      	ldr	r3, [sp, #0]
 800e812:	2b00      	cmp	r3, #0
 800e814:	bfcc      	ite	gt
 800e816:	461e      	movgt	r6, r3
 800e818:	2601      	movle	r6, #1
 800e81a:	4456      	add	r6, sl
 800e81c:	2700      	movs	r7, #0
 800e81e:	4649      	mov	r1, r9
 800e820:	2201      	movs	r2, #1
 800e822:	4658      	mov	r0, fp
 800e824:	f000 fb5a 	bl	800eedc <__lshift>
 800e828:	4621      	mov	r1, r4
 800e82a:	4681      	mov	r9, r0
 800e82c:	f000 fbc2 	bl	800efb4 <__mcmp>
 800e830:	2800      	cmp	r0, #0
 800e832:	dcb0      	bgt.n	800e796 <_dtoa_r+0xa5e>
 800e834:	d102      	bne.n	800e83c <_dtoa_r+0xb04>
 800e836:	f018 0f01 	tst.w	r8, #1
 800e83a:	d1ac      	bne.n	800e796 <_dtoa_r+0xa5e>
 800e83c:	4633      	mov	r3, r6
 800e83e:	461e      	mov	r6, r3
 800e840:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e844:	2a30      	cmp	r2, #48	@ 0x30
 800e846:	d0fa      	beq.n	800e83e <_dtoa_r+0xb06>
 800e848:	e5c2      	b.n	800e3d0 <_dtoa_r+0x698>
 800e84a:	459a      	cmp	sl, r3
 800e84c:	d1a4      	bne.n	800e798 <_dtoa_r+0xa60>
 800e84e:	9b04      	ldr	r3, [sp, #16]
 800e850:	3301      	adds	r3, #1
 800e852:	9304      	str	r3, [sp, #16]
 800e854:	2331      	movs	r3, #49	@ 0x31
 800e856:	f88a 3000 	strb.w	r3, [sl]
 800e85a:	e5b9      	b.n	800e3d0 <_dtoa_r+0x698>
 800e85c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e85e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800e8bc <_dtoa_r+0xb84>
 800e862:	b11b      	cbz	r3, 800e86c <_dtoa_r+0xb34>
 800e864:	f10a 0308 	add.w	r3, sl, #8
 800e868:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800e86a:	6013      	str	r3, [r2, #0]
 800e86c:	4650      	mov	r0, sl
 800e86e:	b019      	add	sp, #100	@ 0x64
 800e870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e874:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e876:	2b01      	cmp	r3, #1
 800e878:	f77f ae37 	ble.w	800e4ea <_dtoa_r+0x7b2>
 800e87c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e87e:	930a      	str	r3, [sp, #40]	@ 0x28
 800e880:	2001      	movs	r0, #1
 800e882:	e655      	b.n	800e530 <_dtoa_r+0x7f8>
 800e884:	9b00      	ldr	r3, [sp, #0]
 800e886:	2b00      	cmp	r3, #0
 800e888:	f77f aed6 	ble.w	800e638 <_dtoa_r+0x900>
 800e88c:	4656      	mov	r6, sl
 800e88e:	4621      	mov	r1, r4
 800e890:	4648      	mov	r0, r9
 800e892:	f7ff f9c6 	bl	800dc22 <quorem>
 800e896:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800e89a:	f806 8b01 	strb.w	r8, [r6], #1
 800e89e:	9b00      	ldr	r3, [sp, #0]
 800e8a0:	eba6 020a 	sub.w	r2, r6, sl
 800e8a4:	4293      	cmp	r3, r2
 800e8a6:	ddb3      	ble.n	800e810 <_dtoa_r+0xad8>
 800e8a8:	4649      	mov	r1, r9
 800e8aa:	2300      	movs	r3, #0
 800e8ac:	220a      	movs	r2, #10
 800e8ae:	4658      	mov	r0, fp
 800e8b0:	f000 f968 	bl	800eb84 <__multadd>
 800e8b4:	4681      	mov	r9, r0
 800e8b6:	e7ea      	b.n	800e88e <_dtoa_r+0xb56>
 800e8b8:	08010ff1 	.word	0x08010ff1
 800e8bc:	08010f75 	.word	0x08010f75

0800e8c0 <_free_r>:
 800e8c0:	b538      	push	{r3, r4, r5, lr}
 800e8c2:	4605      	mov	r5, r0
 800e8c4:	2900      	cmp	r1, #0
 800e8c6:	d041      	beq.n	800e94c <_free_r+0x8c>
 800e8c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e8cc:	1f0c      	subs	r4, r1, #4
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	bfb8      	it	lt
 800e8d2:	18e4      	addlt	r4, r4, r3
 800e8d4:	f000 f8e8 	bl	800eaa8 <__malloc_lock>
 800e8d8:	4a1d      	ldr	r2, [pc, #116]	@ (800e950 <_free_r+0x90>)
 800e8da:	6813      	ldr	r3, [r2, #0]
 800e8dc:	b933      	cbnz	r3, 800e8ec <_free_r+0x2c>
 800e8de:	6063      	str	r3, [r4, #4]
 800e8e0:	6014      	str	r4, [r2, #0]
 800e8e2:	4628      	mov	r0, r5
 800e8e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e8e8:	f000 b8e4 	b.w	800eab4 <__malloc_unlock>
 800e8ec:	42a3      	cmp	r3, r4
 800e8ee:	d908      	bls.n	800e902 <_free_r+0x42>
 800e8f0:	6820      	ldr	r0, [r4, #0]
 800e8f2:	1821      	adds	r1, r4, r0
 800e8f4:	428b      	cmp	r3, r1
 800e8f6:	bf01      	itttt	eq
 800e8f8:	6819      	ldreq	r1, [r3, #0]
 800e8fa:	685b      	ldreq	r3, [r3, #4]
 800e8fc:	1809      	addeq	r1, r1, r0
 800e8fe:	6021      	streq	r1, [r4, #0]
 800e900:	e7ed      	b.n	800e8de <_free_r+0x1e>
 800e902:	461a      	mov	r2, r3
 800e904:	685b      	ldr	r3, [r3, #4]
 800e906:	b10b      	cbz	r3, 800e90c <_free_r+0x4c>
 800e908:	42a3      	cmp	r3, r4
 800e90a:	d9fa      	bls.n	800e902 <_free_r+0x42>
 800e90c:	6811      	ldr	r1, [r2, #0]
 800e90e:	1850      	adds	r0, r2, r1
 800e910:	42a0      	cmp	r0, r4
 800e912:	d10b      	bne.n	800e92c <_free_r+0x6c>
 800e914:	6820      	ldr	r0, [r4, #0]
 800e916:	4401      	add	r1, r0
 800e918:	1850      	adds	r0, r2, r1
 800e91a:	4283      	cmp	r3, r0
 800e91c:	6011      	str	r1, [r2, #0]
 800e91e:	d1e0      	bne.n	800e8e2 <_free_r+0x22>
 800e920:	6818      	ldr	r0, [r3, #0]
 800e922:	685b      	ldr	r3, [r3, #4]
 800e924:	6053      	str	r3, [r2, #4]
 800e926:	4408      	add	r0, r1
 800e928:	6010      	str	r0, [r2, #0]
 800e92a:	e7da      	b.n	800e8e2 <_free_r+0x22>
 800e92c:	d902      	bls.n	800e934 <_free_r+0x74>
 800e92e:	230c      	movs	r3, #12
 800e930:	602b      	str	r3, [r5, #0]
 800e932:	e7d6      	b.n	800e8e2 <_free_r+0x22>
 800e934:	6820      	ldr	r0, [r4, #0]
 800e936:	1821      	adds	r1, r4, r0
 800e938:	428b      	cmp	r3, r1
 800e93a:	bf04      	itt	eq
 800e93c:	6819      	ldreq	r1, [r3, #0]
 800e93e:	685b      	ldreq	r3, [r3, #4]
 800e940:	6063      	str	r3, [r4, #4]
 800e942:	bf04      	itt	eq
 800e944:	1809      	addeq	r1, r1, r0
 800e946:	6021      	streq	r1, [r4, #0]
 800e948:	6054      	str	r4, [r2, #4]
 800e94a:	e7ca      	b.n	800e8e2 <_free_r+0x22>
 800e94c:	bd38      	pop	{r3, r4, r5, pc}
 800e94e:	bf00      	nop
 800e950:	200054a4 	.word	0x200054a4

0800e954 <malloc>:
 800e954:	4b02      	ldr	r3, [pc, #8]	@ (800e960 <malloc+0xc>)
 800e956:	4601      	mov	r1, r0
 800e958:	6818      	ldr	r0, [r3, #0]
 800e95a:	f000 b825 	b.w	800e9a8 <_malloc_r>
 800e95e:	bf00      	nop
 800e960:	20000044 	.word	0x20000044

0800e964 <sbrk_aligned>:
 800e964:	b570      	push	{r4, r5, r6, lr}
 800e966:	4e0f      	ldr	r6, [pc, #60]	@ (800e9a4 <sbrk_aligned+0x40>)
 800e968:	460c      	mov	r4, r1
 800e96a:	6831      	ldr	r1, [r6, #0]
 800e96c:	4605      	mov	r5, r0
 800e96e:	b911      	cbnz	r1, 800e976 <sbrk_aligned+0x12>
 800e970:	f000 fe46 	bl	800f600 <_sbrk_r>
 800e974:	6030      	str	r0, [r6, #0]
 800e976:	4621      	mov	r1, r4
 800e978:	4628      	mov	r0, r5
 800e97a:	f000 fe41 	bl	800f600 <_sbrk_r>
 800e97e:	1c43      	adds	r3, r0, #1
 800e980:	d103      	bne.n	800e98a <sbrk_aligned+0x26>
 800e982:	f04f 34ff 	mov.w	r4, #4294967295
 800e986:	4620      	mov	r0, r4
 800e988:	bd70      	pop	{r4, r5, r6, pc}
 800e98a:	1cc4      	adds	r4, r0, #3
 800e98c:	f024 0403 	bic.w	r4, r4, #3
 800e990:	42a0      	cmp	r0, r4
 800e992:	d0f8      	beq.n	800e986 <sbrk_aligned+0x22>
 800e994:	1a21      	subs	r1, r4, r0
 800e996:	4628      	mov	r0, r5
 800e998:	f000 fe32 	bl	800f600 <_sbrk_r>
 800e99c:	3001      	adds	r0, #1
 800e99e:	d1f2      	bne.n	800e986 <sbrk_aligned+0x22>
 800e9a0:	e7ef      	b.n	800e982 <sbrk_aligned+0x1e>
 800e9a2:	bf00      	nop
 800e9a4:	200054a0 	.word	0x200054a0

0800e9a8 <_malloc_r>:
 800e9a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e9ac:	1ccd      	adds	r5, r1, #3
 800e9ae:	f025 0503 	bic.w	r5, r5, #3
 800e9b2:	3508      	adds	r5, #8
 800e9b4:	2d0c      	cmp	r5, #12
 800e9b6:	bf38      	it	cc
 800e9b8:	250c      	movcc	r5, #12
 800e9ba:	2d00      	cmp	r5, #0
 800e9bc:	4606      	mov	r6, r0
 800e9be:	db01      	blt.n	800e9c4 <_malloc_r+0x1c>
 800e9c0:	42a9      	cmp	r1, r5
 800e9c2:	d904      	bls.n	800e9ce <_malloc_r+0x26>
 800e9c4:	230c      	movs	r3, #12
 800e9c6:	6033      	str	r3, [r6, #0]
 800e9c8:	2000      	movs	r0, #0
 800e9ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e9ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800eaa4 <_malloc_r+0xfc>
 800e9d2:	f000 f869 	bl	800eaa8 <__malloc_lock>
 800e9d6:	f8d8 3000 	ldr.w	r3, [r8]
 800e9da:	461c      	mov	r4, r3
 800e9dc:	bb44      	cbnz	r4, 800ea30 <_malloc_r+0x88>
 800e9de:	4629      	mov	r1, r5
 800e9e0:	4630      	mov	r0, r6
 800e9e2:	f7ff ffbf 	bl	800e964 <sbrk_aligned>
 800e9e6:	1c43      	adds	r3, r0, #1
 800e9e8:	4604      	mov	r4, r0
 800e9ea:	d158      	bne.n	800ea9e <_malloc_r+0xf6>
 800e9ec:	f8d8 4000 	ldr.w	r4, [r8]
 800e9f0:	4627      	mov	r7, r4
 800e9f2:	2f00      	cmp	r7, #0
 800e9f4:	d143      	bne.n	800ea7e <_malloc_r+0xd6>
 800e9f6:	2c00      	cmp	r4, #0
 800e9f8:	d04b      	beq.n	800ea92 <_malloc_r+0xea>
 800e9fa:	6823      	ldr	r3, [r4, #0]
 800e9fc:	4639      	mov	r1, r7
 800e9fe:	4630      	mov	r0, r6
 800ea00:	eb04 0903 	add.w	r9, r4, r3
 800ea04:	f000 fdfc 	bl	800f600 <_sbrk_r>
 800ea08:	4581      	cmp	r9, r0
 800ea0a:	d142      	bne.n	800ea92 <_malloc_r+0xea>
 800ea0c:	6821      	ldr	r1, [r4, #0]
 800ea0e:	1a6d      	subs	r5, r5, r1
 800ea10:	4629      	mov	r1, r5
 800ea12:	4630      	mov	r0, r6
 800ea14:	f7ff ffa6 	bl	800e964 <sbrk_aligned>
 800ea18:	3001      	adds	r0, #1
 800ea1a:	d03a      	beq.n	800ea92 <_malloc_r+0xea>
 800ea1c:	6823      	ldr	r3, [r4, #0]
 800ea1e:	442b      	add	r3, r5
 800ea20:	6023      	str	r3, [r4, #0]
 800ea22:	f8d8 3000 	ldr.w	r3, [r8]
 800ea26:	685a      	ldr	r2, [r3, #4]
 800ea28:	bb62      	cbnz	r2, 800ea84 <_malloc_r+0xdc>
 800ea2a:	f8c8 7000 	str.w	r7, [r8]
 800ea2e:	e00f      	b.n	800ea50 <_malloc_r+0xa8>
 800ea30:	6822      	ldr	r2, [r4, #0]
 800ea32:	1b52      	subs	r2, r2, r5
 800ea34:	d420      	bmi.n	800ea78 <_malloc_r+0xd0>
 800ea36:	2a0b      	cmp	r2, #11
 800ea38:	d917      	bls.n	800ea6a <_malloc_r+0xc2>
 800ea3a:	1961      	adds	r1, r4, r5
 800ea3c:	42a3      	cmp	r3, r4
 800ea3e:	6025      	str	r5, [r4, #0]
 800ea40:	bf18      	it	ne
 800ea42:	6059      	strne	r1, [r3, #4]
 800ea44:	6863      	ldr	r3, [r4, #4]
 800ea46:	bf08      	it	eq
 800ea48:	f8c8 1000 	streq.w	r1, [r8]
 800ea4c:	5162      	str	r2, [r4, r5]
 800ea4e:	604b      	str	r3, [r1, #4]
 800ea50:	4630      	mov	r0, r6
 800ea52:	f000 f82f 	bl	800eab4 <__malloc_unlock>
 800ea56:	f104 000b 	add.w	r0, r4, #11
 800ea5a:	1d23      	adds	r3, r4, #4
 800ea5c:	f020 0007 	bic.w	r0, r0, #7
 800ea60:	1ac2      	subs	r2, r0, r3
 800ea62:	bf1c      	itt	ne
 800ea64:	1a1b      	subne	r3, r3, r0
 800ea66:	50a3      	strne	r3, [r4, r2]
 800ea68:	e7af      	b.n	800e9ca <_malloc_r+0x22>
 800ea6a:	6862      	ldr	r2, [r4, #4]
 800ea6c:	42a3      	cmp	r3, r4
 800ea6e:	bf0c      	ite	eq
 800ea70:	f8c8 2000 	streq.w	r2, [r8]
 800ea74:	605a      	strne	r2, [r3, #4]
 800ea76:	e7eb      	b.n	800ea50 <_malloc_r+0xa8>
 800ea78:	4623      	mov	r3, r4
 800ea7a:	6864      	ldr	r4, [r4, #4]
 800ea7c:	e7ae      	b.n	800e9dc <_malloc_r+0x34>
 800ea7e:	463c      	mov	r4, r7
 800ea80:	687f      	ldr	r7, [r7, #4]
 800ea82:	e7b6      	b.n	800e9f2 <_malloc_r+0x4a>
 800ea84:	461a      	mov	r2, r3
 800ea86:	685b      	ldr	r3, [r3, #4]
 800ea88:	42a3      	cmp	r3, r4
 800ea8a:	d1fb      	bne.n	800ea84 <_malloc_r+0xdc>
 800ea8c:	2300      	movs	r3, #0
 800ea8e:	6053      	str	r3, [r2, #4]
 800ea90:	e7de      	b.n	800ea50 <_malloc_r+0xa8>
 800ea92:	230c      	movs	r3, #12
 800ea94:	6033      	str	r3, [r6, #0]
 800ea96:	4630      	mov	r0, r6
 800ea98:	f000 f80c 	bl	800eab4 <__malloc_unlock>
 800ea9c:	e794      	b.n	800e9c8 <_malloc_r+0x20>
 800ea9e:	6005      	str	r5, [r0, #0]
 800eaa0:	e7d6      	b.n	800ea50 <_malloc_r+0xa8>
 800eaa2:	bf00      	nop
 800eaa4:	200054a4 	.word	0x200054a4

0800eaa8 <__malloc_lock>:
 800eaa8:	4801      	ldr	r0, [pc, #4]	@ (800eab0 <__malloc_lock+0x8>)
 800eaaa:	f7ff b8aa 	b.w	800dc02 <__retarget_lock_acquire_recursive>
 800eaae:	bf00      	nop
 800eab0:	2000549c 	.word	0x2000549c

0800eab4 <__malloc_unlock>:
 800eab4:	4801      	ldr	r0, [pc, #4]	@ (800eabc <__malloc_unlock+0x8>)
 800eab6:	f7ff b8a5 	b.w	800dc04 <__retarget_lock_release_recursive>
 800eaba:	bf00      	nop
 800eabc:	2000549c 	.word	0x2000549c

0800eac0 <_Balloc>:
 800eac0:	b570      	push	{r4, r5, r6, lr}
 800eac2:	69c6      	ldr	r6, [r0, #28]
 800eac4:	4604      	mov	r4, r0
 800eac6:	460d      	mov	r5, r1
 800eac8:	b976      	cbnz	r6, 800eae8 <_Balloc+0x28>
 800eaca:	2010      	movs	r0, #16
 800eacc:	f7ff ff42 	bl	800e954 <malloc>
 800ead0:	4602      	mov	r2, r0
 800ead2:	61e0      	str	r0, [r4, #28]
 800ead4:	b920      	cbnz	r0, 800eae0 <_Balloc+0x20>
 800ead6:	4b18      	ldr	r3, [pc, #96]	@ (800eb38 <_Balloc+0x78>)
 800ead8:	4818      	ldr	r0, [pc, #96]	@ (800eb3c <_Balloc+0x7c>)
 800eada:	216b      	movs	r1, #107	@ 0x6b
 800eadc:	f000 fda0 	bl	800f620 <__assert_func>
 800eae0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800eae4:	6006      	str	r6, [r0, #0]
 800eae6:	60c6      	str	r6, [r0, #12]
 800eae8:	69e6      	ldr	r6, [r4, #28]
 800eaea:	68f3      	ldr	r3, [r6, #12]
 800eaec:	b183      	cbz	r3, 800eb10 <_Balloc+0x50>
 800eaee:	69e3      	ldr	r3, [r4, #28]
 800eaf0:	68db      	ldr	r3, [r3, #12]
 800eaf2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800eaf6:	b9b8      	cbnz	r0, 800eb28 <_Balloc+0x68>
 800eaf8:	2101      	movs	r1, #1
 800eafa:	fa01 f605 	lsl.w	r6, r1, r5
 800eafe:	1d72      	adds	r2, r6, #5
 800eb00:	0092      	lsls	r2, r2, #2
 800eb02:	4620      	mov	r0, r4
 800eb04:	f000 fdaa 	bl	800f65c <_calloc_r>
 800eb08:	b160      	cbz	r0, 800eb24 <_Balloc+0x64>
 800eb0a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800eb0e:	e00e      	b.n	800eb2e <_Balloc+0x6e>
 800eb10:	2221      	movs	r2, #33	@ 0x21
 800eb12:	2104      	movs	r1, #4
 800eb14:	4620      	mov	r0, r4
 800eb16:	f000 fda1 	bl	800f65c <_calloc_r>
 800eb1a:	69e3      	ldr	r3, [r4, #28]
 800eb1c:	60f0      	str	r0, [r6, #12]
 800eb1e:	68db      	ldr	r3, [r3, #12]
 800eb20:	2b00      	cmp	r3, #0
 800eb22:	d1e4      	bne.n	800eaee <_Balloc+0x2e>
 800eb24:	2000      	movs	r0, #0
 800eb26:	bd70      	pop	{r4, r5, r6, pc}
 800eb28:	6802      	ldr	r2, [r0, #0]
 800eb2a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800eb2e:	2300      	movs	r3, #0
 800eb30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800eb34:	e7f7      	b.n	800eb26 <_Balloc+0x66>
 800eb36:	bf00      	nop
 800eb38:	08010f82 	.word	0x08010f82
 800eb3c:	08011002 	.word	0x08011002

0800eb40 <_Bfree>:
 800eb40:	b570      	push	{r4, r5, r6, lr}
 800eb42:	69c6      	ldr	r6, [r0, #28]
 800eb44:	4605      	mov	r5, r0
 800eb46:	460c      	mov	r4, r1
 800eb48:	b976      	cbnz	r6, 800eb68 <_Bfree+0x28>
 800eb4a:	2010      	movs	r0, #16
 800eb4c:	f7ff ff02 	bl	800e954 <malloc>
 800eb50:	4602      	mov	r2, r0
 800eb52:	61e8      	str	r0, [r5, #28]
 800eb54:	b920      	cbnz	r0, 800eb60 <_Bfree+0x20>
 800eb56:	4b09      	ldr	r3, [pc, #36]	@ (800eb7c <_Bfree+0x3c>)
 800eb58:	4809      	ldr	r0, [pc, #36]	@ (800eb80 <_Bfree+0x40>)
 800eb5a:	218f      	movs	r1, #143	@ 0x8f
 800eb5c:	f000 fd60 	bl	800f620 <__assert_func>
 800eb60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800eb64:	6006      	str	r6, [r0, #0]
 800eb66:	60c6      	str	r6, [r0, #12]
 800eb68:	b13c      	cbz	r4, 800eb7a <_Bfree+0x3a>
 800eb6a:	69eb      	ldr	r3, [r5, #28]
 800eb6c:	6862      	ldr	r2, [r4, #4]
 800eb6e:	68db      	ldr	r3, [r3, #12]
 800eb70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800eb74:	6021      	str	r1, [r4, #0]
 800eb76:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800eb7a:	bd70      	pop	{r4, r5, r6, pc}
 800eb7c:	08010f82 	.word	0x08010f82
 800eb80:	08011002 	.word	0x08011002

0800eb84 <__multadd>:
 800eb84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb88:	690d      	ldr	r5, [r1, #16]
 800eb8a:	4607      	mov	r7, r0
 800eb8c:	460c      	mov	r4, r1
 800eb8e:	461e      	mov	r6, r3
 800eb90:	f101 0c14 	add.w	ip, r1, #20
 800eb94:	2000      	movs	r0, #0
 800eb96:	f8dc 3000 	ldr.w	r3, [ip]
 800eb9a:	b299      	uxth	r1, r3
 800eb9c:	fb02 6101 	mla	r1, r2, r1, r6
 800eba0:	0c1e      	lsrs	r6, r3, #16
 800eba2:	0c0b      	lsrs	r3, r1, #16
 800eba4:	fb02 3306 	mla	r3, r2, r6, r3
 800eba8:	b289      	uxth	r1, r1
 800ebaa:	3001      	adds	r0, #1
 800ebac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ebb0:	4285      	cmp	r5, r0
 800ebb2:	f84c 1b04 	str.w	r1, [ip], #4
 800ebb6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ebba:	dcec      	bgt.n	800eb96 <__multadd+0x12>
 800ebbc:	b30e      	cbz	r6, 800ec02 <__multadd+0x7e>
 800ebbe:	68a3      	ldr	r3, [r4, #8]
 800ebc0:	42ab      	cmp	r3, r5
 800ebc2:	dc19      	bgt.n	800ebf8 <__multadd+0x74>
 800ebc4:	6861      	ldr	r1, [r4, #4]
 800ebc6:	4638      	mov	r0, r7
 800ebc8:	3101      	adds	r1, #1
 800ebca:	f7ff ff79 	bl	800eac0 <_Balloc>
 800ebce:	4680      	mov	r8, r0
 800ebd0:	b928      	cbnz	r0, 800ebde <__multadd+0x5a>
 800ebd2:	4602      	mov	r2, r0
 800ebd4:	4b0c      	ldr	r3, [pc, #48]	@ (800ec08 <__multadd+0x84>)
 800ebd6:	480d      	ldr	r0, [pc, #52]	@ (800ec0c <__multadd+0x88>)
 800ebd8:	21ba      	movs	r1, #186	@ 0xba
 800ebda:	f000 fd21 	bl	800f620 <__assert_func>
 800ebde:	6922      	ldr	r2, [r4, #16]
 800ebe0:	3202      	adds	r2, #2
 800ebe2:	f104 010c 	add.w	r1, r4, #12
 800ebe6:	0092      	lsls	r2, r2, #2
 800ebe8:	300c      	adds	r0, #12
 800ebea:	f7ff f80c 	bl	800dc06 <memcpy>
 800ebee:	4621      	mov	r1, r4
 800ebf0:	4638      	mov	r0, r7
 800ebf2:	f7ff ffa5 	bl	800eb40 <_Bfree>
 800ebf6:	4644      	mov	r4, r8
 800ebf8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ebfc:	3501      	adds	r5, #1
 800ebfe:	615e      	str	r6, [r3, #20]
 800ec00:	6125      	str	r5, [r4, #16]
 800ec02:	4620      	mov	r0, r4
 800ec04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec08:	08010ff1 	.word	0x08010ff1
 800ec0c:	08011002 	.word	0x08011002

0800ec10 <__hi0bits>:
 800ec10:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ec14:	4603      	mov	r3, r0
 800ec16:	bf36      	itet	cc
 800ec18:	0403      	lslcc	r3, r0, #16
 800ec1a:	2000      	movcs	r0, #0
 800ec1c:	2010      	movcc	r0, #16
 800ec1e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ec22:	bf3c      	itt	cc
 800ec24:	021b      	lslcc	r3, r3, #8
 800ec26:	3008      	addcc	r0, #8
 800ec28:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ec2c:	bf3c      	itt	cc
 800ec2e:	011b      	lslcc	r3, r3, #4
 800ec30:	3004      	addcc	r0, #4
 800ec32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ec36:	bf3c      	itt	cc
 800ec38:	009b      	lslcc	r3, r3, #2
 800ec3a:	3002      	addcc	r0, #2
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	db05      	blt.n	800ec4c <__hi0bits+0x3c>
 800ec40:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ec44:	f100 0001 	add.w	r0, r0, #1
 800ec48:	bf08      	it	eq
 800ec4a:	2020      	moveq	r0, #32
 800ec4c:	4770      	bx	lr

0800ec4e <__lo0bits>:
 800ec4e:	6803      	ldr	r3, [r0, #0]
 800ec50:	4602      	mov	r2, r0
 800ec52:	f013 0007 	ands.w	r0, r3, #7
 800ec56:	d00b      	beq.n	800ec70 <__lo0bits+0x22>
 800ec58:	07d9      	lsls	r1, r3, #31
 800ec5a:	d421      	bmi.n	800eca0 <__lo0bits+0x52>
 800ec5c:	0798      	lsls	r0, r3, #30
 800ec5e:	bf49      	itett	mi
 800ec60:	085b      	lsrmi	r3, r3, #1
 800ec62:	089b      	lsrpl	r3, r3, #2
 800ec64:	2001      	movmi	r0, #1
 800ec66:	6013      	strmi	r3, [r2, #0]
 800ec68:	bf5c      	itt	pl
 800ec6a:	6013      	strpl	r3, [r2, #0]
 800ec6c:	2002      	movpl	r0, #2
 800ec6e:	4770      	bx	lr
 800ec70:	b299      	uxth	r1, r3
 800ec72:	b909      	cbnz	r1, 800ec78 <__lo0bits+0x2a>
 800ec74:	0c1b      	lsrs	r3, r3, #16
 800ec76:	2010      	movs	r0, #16
 800ec78:	b2d9      	uxtb	r1, r3
 800ec7a:	b909      	cbnz	r1, 800ec80 <__lo0bits+0x32>
 800ec7c:	3008      	adds	r0, #8
 800ec7e:	0a1b      	lsrs	r3, r3, #8
 800ec80:	0719      	lsls	r1, r3, #28
 800ec82:	bf04      	itt	eq
 800ec84:	091b      	lsreq	r3, r3, #4
 800ec86:	3004      	addeq	r0, #4
 800ec88:	0799      	lsls	r1, r3, #30
 800ec8a:	bf04      	itt	eq
 800ec8c:	089b      	lsreq	r3, r3, #2
 800ec8e:	3002      	addeq	r0, #2
 800ec90:	07d9      	lsls	r1, r3, #31
 800ec92:	d403      	bmi.n	800ec9c <__lo0bits+0x4e>
 800ec94:	085b      	lsrs	r3, r3, #1
 800ec96:	f100 0001 	add.w	r0, r0, #1
 800ec9a:	d003      	beq.n	800eca4 <__lo0bits+0x56>
 800ec9c:	6013      	str	r3, [r2, #0]
 800ec9e:	4770      	bx	lr
 800eca0:	2000      	movs	r0, #0
 800eca2:	4770      	bx	lr
 800eca4:	2020      	movs	r0, #32
 800eca6:	4770      	bx	lr

0800eca8 <__i2b>:
 800eca8:	b510      	push	{r4, lr}
 800ecaa:	460c      	mov	r4, r1
 800ecac:	2101      	movs	r1, #1
 800ecae:	f7ff ff07 	bl	800eac0 <_Balloc>
 800ecb2:	4602      	mov	r2, r0
 800ecb4:	b928      	cbnz	r0, 800ecc2 <__i2b+0x1a>
 800ecb6:	4b05      	ldr	r3, [pc, #20]	@ (800eccc <__i2b+0x24>)
 800ecb8:	4805      	ldr	r0, [pc, #20]	@ (800ecd0 <__i2b+0x28>)
 800ecba:	f240 1145 	movw	r1, #325	@ 0x145
 800ecbe:	f000 fcaf 	bl	800f620 <__assert_func>
 800ecc2:	2301      	movs	r3, #1
 800ecc4:	6144      	str	r4, [r0, #20]
 800ecc6:	6103      	str	r3, [r0, #16]
 800ecc8:	bd10      	pop	{r4, pc}
 800ecca:	bf00      	nop
 800eccc:	08010ff1 	.word	0x08010ff1
 800ecd0:	08011002 	.word	0x08011002

0800ecd4 <__multiply>:
 800ecd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecd8:	4614      	mov	r4, r2
 800ecda:	690a      	ldr	r2, [r1, #16]
 800ecdc:	6923      	ldr	r3, [r4, #16]
 800ecde:	429a      	cmp	r2, r3
 800ece0:	bfa8      	it	ge
 800ece2:	4623      	movge	r3, r4
 800ece4:	460f      	mov	r7, r1
 800ece6:	bfa4      	itt	ge
 800ece8:	460c      	movge	r4, r1
 800ecea:	461f      	movge	r7, r3
 800ecec:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800ecf0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800ecf4:	68a3      	ldr	r3, [r4, #8]
 800ecf6:	6861      	ldr	r1, [r4, #4]
 800ecf8:	eb0a 0609 	add.w	r6, sl, r9
 800ecfc:	42b3      	cmp	r3, r6
 800ecfe:	b085      	sub	sp, #20
 800ed00:	bfb8      	it	lt
 800ed02:	3101      	addlt	r1, #1
 800ed04:	f7ff fedc 	bl	800eac0 <_Balloc>
 800ed08:	b930      	cbnz	r0, 800ed18 <__multiply+0x44>
 800ed0a:	4602      	mov	r2, r0
 800ed0c:	4b44      	ldr	r3, [pc, #272]	@ (800ee20 <__multiply+0x14c>)
 800ed0e:	4845      	ldr	r0, [pc, #276]	@ (800ee24 <__multiply+0x150>)
 800ed10:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ed14:	f000 fc84 	bl	800f620 <__assert_func>
 800ed18:	f100 0514 	add.w	r5, r0, #20
 800ed1c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ed20:	462b      	mov	r3, r5
 800ed22:	2200      	movs	r2, #0
 800ed24:	4543      	cmp	r3, r8
 800ed26:	d321      	bcc.n	800ed6c <__multiply+0x98>
 800ed28:	f107 0114 	add.w	r1, r7, #20
 800ed2c:	f104 0214 	add.w	r2, r4, #20
 800ed30:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ed34:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800ed38:	9302      	str	r3, [sp, #8]
 800ed3a:	1b13      	subs	r3, r2, r4
 800ed3c:	3b15      	subs	r3, #21
 800ed3e:	f023 0303 	bic.w	r3, r3, #3
 800ed42:	3304      	adds	r3, #4
 800ed44:	f104 0715 	add.w	r7, r4, #21
 800ed48:	42ba      	cmp	r2, r7
 800ed4a:	bf38      	it	cc
 800ed4c:	2304      	movcc	r3, #4
 800ed4e:	9301      	str	r3, [sp, #4]
 800ed50:	9b02      	ldr	r3, [sp, #8]
 800ed52:	9103      	str	r1, [sp, #12]
 800ed54:	428b      	cmp	r3, r1
 800ed56:	d80c      	bhi.n	800ed72 <__multiply+0x9e>
 800ed58:	2e00      	cmp	r6, #0
 800ed5a:	dd03      	ble.n	800ed64 <__multiply+0x90>
 800ed5c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	d05b      	beq.n	800ee1c <__multiply+0x148>
 800ed64:	6106      	str	r6, [r0, #16]
 800ed66:	b005      	add	sp, #20
 800ed68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed6c:	f843 2b04 	str.w	r2, [r3], #4
 800ed70:	e7d8      	b.n	800ed24 <__multiply+0x50>
 800ed72:	f8b1 a000 	ldrh.w	sl, [r1]
 800ed76:	f1ba 0f00 	cmp.w	sl, #0
 800ed7a:	d024      	beq.n	800edc6 <__multiply+0xf2>
 800ed7c:	f104 0e14 	add.w	lr, r4, #20
 800ed80:	46a9      	mov	r9, r5
 800ed82:	f04f 0c00 	mov.w	ip, #0
 800ed86:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ed8a:	f8d9 3000 	ldr.w	r3, [r9]
 800ed8e:	fa1f fb87 	uxth.w	fp, r7
 800ed92:	b29b      	uxth	r3, r3
 800ed94:	fb0a 330b 	mla	r3, sl, fp, r3
 800ed98:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800ed9c:	f8d9 7000 	ldr.w	r7, [r9]
 800eda0:	4463      	add	r3, ip
 800eda2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800eda6:	fb0a c70b 	mla	r7, sl, fp, ip
 800edaa:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800edae:	b29b      	uxth	r3, r3
 800edb0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800edb4:	4572      	cmp	r2, lr
 800edb6:	f849 3b04 	str.w	r3, [r9], #4
 800edba:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800edbe:	d8e2      	bhi.n	800ed86 <__multiply+0xb2>
 800edc0:	9b01      	ldr	r3, [sp, #4]
 800edc2:	f845 c003 	str.w	ip, [r5, r3]
 800edc6:	9b03      	ldr	r3, [sp, #12]
 800edc8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800edcc:	3104      	adds	r1, #4
 800edce:	f1b9 0f00 	cmp.w	r9, #0
 800edd2:	d021      	beq.n	800ee18 <__multiply+0x144>
 800edd4:	682b      	ldr	r3, [r5, #0]
 800edd6:	f104 0c14 	add.w	ip, r4, #20
 800edda:	46ae      	mov	lr, r5
 800eddc:	f04f 0a00 	mov.w	sl, #0
 800ede0:	f8bc b000 	ldrh.w	fp, [ip]
 800ede4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800ede8:	fb09 770b 	mla	r7, r9, fp, r7
 800edec:	4457      	add	r7, sl
 800edee:	b29b      	uxth	r3, r3
 800edf0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800edf4:	f84e 3b04 	str.w	r3, [lr], #4
 800edf8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800edfc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ee00:	f8be 3000 	ldrh.w	r3, [lr]
 800ee04:	fb09 330a 	mla	r3, r9, sl, r3
 800ee08:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800ee0c:	4562      	cmp	r2, ip
 800ee0e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ee12:	d8e5      	bhi.n	800ede0 <__multiply+0x10c>
 800ee14:	9f01      	ldr	r7, [sp, #4]
 800ee16:	51eb      	str	r3, [r5, r7]
 800ee18:	3504      	adds	r5, #4
 800ee1a:	e799      	b.n	800ed50 <__multiply+0x7c>
 800ee1c:	3e01      	subs	r6, #1
 800ee1e:	e79b      	b.n	800ed58 <__multiply+0x84>
 800ee20:	08010ff1 	.word	0x08010ff1
 800ee24:	08011002 	.word	0x08011002

0800ee28 <__pow5mult>:
 800ee28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ee2c:	4615      	mov	r5, r2
 800ee2e:	f012 0203 	ands.w	r2, r2, #3
 800ee32:	4607      	mov	r7, r0
 800ee34:	460e      	mov	r6, r1
 800ee36:	d007      	beq.n	800ee48 <__pow5mult+0x20>
 800ee38:	4c25      	ldr	r4, [pc, #148]	@ (800eed0 <__pow5mult+0xa8>)
 800ee3a:	3a01      	subs	r2, #1
 800ee3c:	2300      	movs	r3, #0
 800ee3e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ee42:	f7ff fe9f 	bl	800eb84 <__multadd>
 800ee46:	4606      	mov	r6, r0
 800ee48:	10ad      	asrs	r5, r5, #2
 800ee4a:	d03d      	beq.n	800eec8 <__pow5mult+0xa0>
 800ee4c:	69fc      	ldr	r4, [r7, #28]
 800ee4e:	b97c      	cbnz	r4, 800ee70 <__pow5mult+0x48>
 800ee50:	2010      	movs	r0, #16
 800ee52:	f7ff fd7f 	bl	800e954 <malloc>
 800ee56:	4602      	mov	r2, r0
 800ee58:	61f8      	str	r0, [r7, #28]
 800ee5a:	b928      	cbnz	r0, 800ee68 <__pow5mult+0x40>
 800ee5c:	4b1d      	ldr	r3, [pc, #116]	@ (800eed4 <__pow5mult+0xac>)
 800ee5e:	481e      	ldr	r0, [pc, #120]	@ (800eed8 <__pow5mult+0xb0>)
 800ee60:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ee64:	f000 fbdc 	bl	800f620 <__assert_func>
 800ee68:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ee6c:	6004      	str	r4, [r0, #0]
 800ee6e:	60c4      	str	r4, [r0, #12]
 800ee70:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ee74:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ee78:	b94c      	cbnz	r4, 800ee8e <__pow5mult+0x66>
 800ee7a:	f240 2171 	movw	r1, #625	@ 0x271
 800ee7e:	4638      	mov	r0, r7
 800ee80:	f7ff ff12 	bl	800eca8 <__i2b>
 800ee84:	2300      	movs	r3, #0
 800ee86:	f8c8 0008 	str.w	r0, [r8, #8]
 800ee8a:	4604      	mov	r4, r0
 800ee8c:	6003      	str	r3, [r0, #0]
 800ee8e:	f04f 0900 	mov.w	r9, #0
 800ee92:	07eb      	lsls	r3, r5, #31
 800ee94:	d50a      	bpl.n	800eeac <__pow5mult+0x84>
 800ee96:	4631      	mov	r1, r6
 800ee98:	4622      	mov	r2, r4
 800ee9a:	4638      	mov	r0, r7
 800ee9c:	f7ff ff1a 	bl	800ecd4 <__multiply>
 800eea0:	4631      	mov	r1, r6
 800eea2:	4680      	mov	r8, r0
 800eea4:	4638      	mov	r0, r7
 800eea6:	f7ff fe4b 	bl	800eb40 <_Bfree>
 800eeaa:	4646      	mov	r6, r8
 800eeac:	106d      	asrs	r5, r5, #1
 800eeae:	d00b      	beq.n	800eec8 <__pow5mult+0xa0>
 800eeb0:	6820      	ldr	r0, [r4, #0]
 800eeb2:	b938      	cbnz	r0, 800eec4 <__pow5mult+0x9c>
 800eeb4:	4622      	mov	r2, r4
 800eeb6:	4621      	mov	r1, r4
 800eeb8:	4638      	mov	r0, r7
 800eeba:	f7ff ff0b 	bl	800ecd4 <__multiply>
 800eebe:	6020      	str	r0, [r4, #0]
 800eec0:	f8c0 9000 	str.w	r9, [r0]
 800eec4:	4604      	mov	r4, r0
 800eec6:	e7e4      	b.n	800ee92 <__pow5mult+0x6a>
 800eec8:	4630      	mov	r0, r6
 800eeca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eece:	bf00      	nop
 800eed0:	0801105c 	.word	0x0801105c
 800eed4:	08010f82 	.word	0x08010f82
 800eed8:	08011002 	.word	0x08011002

0800eedc <__lshift>:
 800eedc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eee0:	460c      	mov	r4, r1
 800eee2:	6849      	ldr	r1, [r1, #4]
 800eee4:	6923      	ldr	r3, [r4, #16]
 800eee6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800eeea:	68a3      	ldr	r3, [r4, #8]
 800eeec:	4607      	mov	r7, r0
 800eeee:	4691      	mov	r9, r2
 800eef0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800eef4:	f108 0601 	add.w	r6, r8, #1
 800eef8:	42b3      	cmp	r3, r6
 800eefa:	db0b      	blt.n	800ef14 <__lshift+0x38>
 800eefc:	4638      	mov	r0, r7
 800eefe:	f7ff fddf 	bl	800eac0 <_Balloc>
 800ef02:	4605      	mov	r5, r0
 800ef04:	b948      	cbnz	r0, 800ef1a <__lshift+0x3e>
 800ef06:	4602      	mov	r2, r0
 800ef08:	4b28      	ldr	r3, [pc, #160]	@ (800efac <__lshift+0xd0>)
 800ef0a:	4829      	ldr	r0, [pc, #164]	@ (800efb0 <__lshift+0xd4>)
 800ef0c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ef10:	f000 fb86 	bl	800f620 <__assert_func>
 800ef14:	3101      	adds	r1, #1
 800ef16:	005b      	lsls	r3, r3, #1
 800ef18:	e7ee      	b.n	800eef8 <__lshift+0x1c>
 800ef1a:	2300      	movs	r3, #0
 800ef1c:	f100 0114 	add.w	r1, r0, #20
 800ef20:	f100 0210 	add.w	r2, r0, #16
 800ef24:	4618      	mov	r0, r3
 800ef26:	4553      	cmp	r3, sl
 800ef28:	db33      	blt.n	800ef92 <__lshift+0xb6>
 800ef2a:	6920      	ldr	r0, [r4, #16]
 800ef2c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ef30:	f104 0314 	add.w	r3, r4, #20
 800ef34:	f019 091f 	ands.w	r9, r9, #31
 800ef38:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ef3c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ef40:	d02b      	beq.n	800ef9a <__lshift+0xbe>
 800ef42:	f1c9 0e20 	rsb	lr, r9, #32
 800ef46:	468a      	mov	sl, r1
 800ef48:	2200      	movs	r2, #0
 800ef4a:	6818      	ldr	r0, [r3, #0]
 800ef4c:	fa00 f009 	lsl.w	r0, r0, r9
 800ef50:	4310      	orrs	r0, r2
 800ef52:	f84a 0b04 	str.w	r0, [sl], #4
 800ef56:	f853 2b04 	ldr.w	r2, [r3], #4
 800ef5a:	459c      	cmp	ip, r3
 800ef5c:	fa22 f20e 	lsr.w	r2, r2, lr
 800ef60:	d8f3      	bhi.n	800ef4a <__lshift+0x6e>
 800ef62:	ebac 0304 	sub.w	r3, ip, r4
 800ef66:	3b15      	subs	r3, #21
 800ef68:	f023 0303 	bic.w	r3, r3, #3
 800ef6c:	3304      	adds	r3, #4
 800ef6e:	f104 0015 	add.w	r0, r4, #21
 800ef72:	4584      	cmp	ip, r0
 800ef74:	bf38      	it	cc
 800ef76:	2304      	movcc	r3, #4
 800ef78:	50ca      	str	r2, [r1, r3]
 800ef7a:	b10a      	cbz	r2, 800ef80 <__lshift+0xa4>
 800ef7c:	f108 0602 	add.w	r6, r8, #2
 800ef80:	3e01      	subs	r6, #1
 800ef82:	4638      	mov	r0, r7
 800ef84:	612e      	str	r6, [r5, #16]
 800ef86:	4621      	mov	r1, r4
 800ef88:	f7ff fdda 	bl	800eb40 <_Bfree>
 800ef8c:	4628      	mov	r0, r5
 800ef8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef92:	f842 0f04 	str.w	r0, [r2, #4]!
 800ef96:	3301      	adds	r3, #1
 800ef98:	e7c5      	b.n	800ef26 <__lshift+0x4a>
 800ef9a:	3904      	subs	r1, #4
 800ef9c:	f853 2b04 	ldr.w	r2, [r3], #4
 800efa0:	f841 2f04 	str.w	r2, [r1, #4]!
 800efa4:	459c      	cmp	ip, r3
 800efa6:	d8f9      	bhi.n	800ef9c <__lshift+0xc0>
 800efa8:	e7ea      	b.n	800ef80 <__lshift+0xa4>
 800efaa:	bf00      	nop
 800efac:	08010ff1 	.word	0x08010ff1
 800efb0:	08011002 	.word	0x08011002

0800efb4 <__mcmp>:
 800efb4:	690a      	ldr	r2, [r1, #16]
 800efb6:	4603      	mov	r3, r0
 800efb8:	6900      	ldr	r0, [r0, #16]
 800efba:	1a80      	subs	r0, r0, r2
 800efbc:	b530      	push	{r4, r5, lr}
 800efbe:	d10e      	bne.n	800efde <__mcmp+0x2a>
 800efc0:	3314      	adds	r3, #20
 800efc2:	3114      	adds	r1, #20
 800efc4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800efc8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800efcc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800efd0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800efd4:	4295      	cmp	r5, r2
 800efd6:	d003      	beq.n	800efe0 <__mcmp+0x2c>
 800efd8:	d205      	bcs.n	800efe6 <__mcmp+0x32>
 800efda:	f04f 30ff 	mov.w	r0, #4294967295
 800efde:	bd30      	pop	{r4, r5, pc}
 800efe0:	42a3      	cmp	r3, r4
 800efe2:	d3f3      	bcc.n	800efcc <__mcmp+0x18>
 800efe4:	e7fb      	b.n	800efde <__mcmp+0x2a>
 800efe6:	2001      	movs	r0, #1
 800efe8:	e7f9      	b.n	800efde <__mcmp+0x2a>
	...

0800efec <__mdiff>:
 800efec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eff0:	4689      	mov	r9, r1
 800eff2:	4606      	mov	r6, r0
 800eff4:	4611      	mov	r1, r2
 800eff6:	4648      	mov	r0, r9
 800eff8:	4614      	mov	r4, r2
 800effa:	f7ff ffdb 	bl	800efb4 <__mcmp>
 800effe:	1e05      	subs	r5, r0, #0
 800f000:	d112      	bne.n	800f028 <__mdiff+0x3c>
 800f002:	4629      	mov	r1, r5
 800f004:	4630      	mov	r0, r6
 800f006:	f7ff fd5b 	bl	800eac0 <_Balloc>
 800f00a:	4602      	mov	r2, r0
 800f00c:	b928      	cbnz	r0, 800f01a <__mdiff+0x2e>
 800f00e:	4b3f      	ldr	r3, [pc, #252]	@ (800f10c <__mdiff+0x120>)
 800f010:	f240 2137 	movw	r1, #567	@ 0x237
 800f014:	483e      	ldr	r0, [pc, #248]	@ (800f110 <__mdiff+0x124>)
 800f016:	f000 fb03 	bl	800f620 <__assert_func>
 800f01a:	2301      	movs	r3, #1
 800f01c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f020:	4610      	mov	r0, r2
 800f022:	b003      	add	sp, #12
 800f024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f028:	bfbc      	itt	lt
 800f02a:	464b      	movlt	r3, r9
 800f02c:	46a1      	movlt	r9, r4
 800f02e:	4630      	mov	r0, r6
 800f030:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f034:	bfba      	itte	lt
 800f036:	461c      	movlt	r4, r3
 800f038:	2501      	movlt	r5, #1
 800f03a:	2500      	movge	r5, #0
 800f03c:	f7ff fd40 	bl	800eac0 <_Balloc>
 800f040:	4602      	mov	r2, r0
 800f042:	b918      	cbnz	r0, 800f04c <__mdiff+0x60>
 800f044:	4b31      	ldr	r3, [pc, #196]	@ (800f10c <__mdiff+0x120>)
 800f046:	f240 2145 	movw	r1, #581	@ 0x245
 800f04a:	e7e3      	b.n	800f014 <__mdiff+0x28>
 800f04c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f050:	6926      	ldr	r6, [r4, #16]
 800f052:	60c5      	str	r5, [r0, #12]
 800f054:	f109 0310 	add.w	r3, r9, #16
 800f058:	f109 0514 	add.w	r5, r9, #20
 800f05c:	f104 0e14 	add.w	lr, r4, #20
 800f060:	f100 0b14 	add.w	fp, r0, #20
 800f064:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f068:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f06c:	9301      	str	r3, [sp, #4]
 800f06e:	46d9      	mov	r9, fp
 800f070:	f04f 0c00 	mov.w	ip, #0
 800f074:	9b01      	ldr	r3, [sp, #4]
 800f076:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f07a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f07e:	9301      	str	r3, [sp, #4]
 800f080:	fa1f f38a 	uxth.w	r3, sl
 800f084:	4619      	mov	r1, r3
 800f086:	b283      	uxth	r3, r0
 800f088:	1acb      	subs	r3, r1, r3
 800f08a:	0c00      	lsrs	r0, r0, #16
 800f08c:	4463      	add	r3, ip
 800f08e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f092:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f096:	b29b      	uxth	r3, r3
 800f098:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f09c:	4576      	cmp	r6, lr
 800f09e:	f849 3b04 	str.w	r3, [r9], #4
 800f0a2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f0a6:	d8e5      	bhi.n	800f074 <__mdiff+0x88>
 800f0a8:	1b33      	subs	r3, r6, r4
 800f0aa:	3b15      	subs	r3, #21
 800f0ac:	f023 0303 	bic.w	r3, r3, #3
 800f0b0:	3415      	adds	r4, #21
 800f0b2:	3304      	adds	r3, #4
 800f0b4:	42a6      	cmp	r6, r4
 800f0b6:	bf38      	it	cc
 800f0b8:	2304      	movcc	r3, #4
 800f0ba:	441d      	add	r5, r3
 800f0bc:	445b      	add	r3, fp
 800f0be:	461e      	mov	r6, r3
 800f0c0:	462c      	mov	r4, r5
 800f0c2:	4544      	cmp	r4, r8
 800f0c4:	d30e      	bcc.n	800f0e4 <__mdiff+0xf8>
 800f0c6:	f108 0103 	add.w	r1, r8, #3
 800f0ca:	1b49      	subs	r1, r1, r5
 800f0cc:	f021 0103 	bic.w	r1, r1, #3
 800f0d0:	3d03      	subs	r5, #3
 800f0d2:	45a8      	cmp	r8, r5
 800f0d4:	bf38      	it	cc
 800f0d6:	2100      	movcc	r1, #0
 800f0d8:	440b      	add	r3, r1
 800f0da:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f0de:	b191      	cbz	r1, 800f106 <__mdiff+0x11a>
 800f0e0:	6117      	str	r7, [r2, #16]
 800f0e2:	e79d      	b.n	800f020 <__mdiff+0x34>
 800f0e4:	f854 1b04 	ldr.w	r1, [r4], #4
 800f0e8:	46e6      	mov	lr, ip
 800f0ea:	0c08      	lsrs	r0, r1, #16
 800f0ec:	fa1c fc81 	uxtah	ip, ip, r1
 800f0f0:	4471      	add	r1, lr
 800f0f2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f0f6:	b289      	uxth	r1, r1
 800f0f8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f0fc:	f846 1b04 	str.w	r1, [r6], #4
 800f100:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f104:	e7dd      	b.n	800f0c2 <__mdiff+0xd6>
 800f106:	3f01      	subs	r7, #1
 800f108:	e7e7      	b.n	800f0da <__mdiff+0xee>
 800f10a:	bf00      	nop
 800f10c:	08010ff1 	.word	0x08010ff1
 800f110:	08011002 	.word	0x08011002

0800f114 <__d2b>:
 800f114:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f118:	460f      	mov	r7, r1
 800f11a:	2101      	movs	r1, #1
 800f11c:	ec59 8b10 	vmov	r8, r9, d0
 800f120:	4616      	mov	r6, r2
 800f122:	f7ff fccd 	bl	800eac0 <_Balloc>
 800f126:	4604      	mov	r4, r0
 800f128:	b930      	cbnz	r0, 800f138 <__d2b+0x24>
 800f12a:	4602      	mov	r2, r0
 800f12c:	4b23      	ldr	r3, [pc, #140]	@ (800f1bc <__d2b+0xa8>)
 800f12e:	4824      	ldr	r0, [pc, #144]	@ (800f1c0 <__d2b+0xac>)
 800f130:	f240 310f 	movw	r1, #783	@ 0x30f
 800f134:	f000 fa74 	bl	800f620 <__assert_func>
 800f138:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f13c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f140:	b10d      	cbz	r5, 800f146 <__d2b+0x32>
 800f142:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f146:	9301      	str	r3, [sp, #4]
 800f148:	f1b8 0300 	subs.w	r3, r8, #0
 800f14c:	d023      	beq.n	800f196 <__d2b+0x82>
 800f14e:	4668      	mov	r0, sp
 800f150:	9300      	str	r3, [sp, #0]
 800f152:	f7ff fd7c 	bl	800ec4e <__lo0bits>
 800f156:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f15a:	b1d0      	cbz	r0, 800f192 <__d2b+0x7e>
 800f15c:	f1c0 0320 	rsb	r3, r0, #32
 800f160:	fa02 f303 	lsl.w	r3, r2, r3
 800f164:	430b      	orrs	r3, r1
 800f166:	40c2      	lsrs	r2, r0
 800f168:	6163      	str	r3, [r4, #20]
 800f16a:	9201      	str	r2, [sp, #4]
 800f16c:	9b01      	ldr	r3, [sp, #4]
 800f16e:	61a3      	str	r3, [r4, #24]
 800f170:	2b00      	cmp	r3, #0
 800f172:	bf0c      	ite	eq
 800f174:	2201      	moveq	r2, #1
 800f176:	2202      	movne	r2, #2
 800f178:	6122      	str	r2, [r4, #16]
 800f17a:	b1a5      	cbz	r5, 800f1a6 <__d2b+0x92>
 800f17c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f180:	4405      	add	r5, r0
 800f182:	603d      	str	r5, [r7, #0]
 800f184:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f188:	6030      	str	r0, [r6, #0]
 800f18a:	4620      	mov	r0, r4
 800f18c:	b003      	add	sp, #12
 800f18e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f192:	6161      	str	r1, [r4, #20]
 800f194:	e7ea      	b.n	800f16c <__d2b+0x58>
 800f196:	a801      	add	r0, sp, #4
 800f198:	f7ff fd59 	bl	800ec4e <__lo0bits>
 800f19c:	9b01      	ldr	r3, [sp, #4]
 800f19e:	6163      	str	r3, [r4, #20]
 800f1a0:	3020      	adds	r0, #32
 800f1a2:	2201      	movs	r2, #1
 800f1a4:	e7e8      	b.n	800f178 <__d2b+0x64>
 800f1a6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f1aa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f1ae:	6038      	str	r0, [r7, #0]
 800f1b0:	6918      	ldr	r0, [r3, #16]
 800f1b2:	f7ff fd2d 	bl	800ec10 <__hi0bits>
 800f1b6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f1ba:	e7e5      	b.n	800f188 <__d2b+0x74>
 800f1bc:	08010ff1 	.word	0x08010ff1
 800f1c0:	08011002 	.word	0x08011002

0800f1c4 <__ssputs_r>:
 800f1c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f1c8:	688e      	ldr	r6, [r1, #8]
 800f1ca:	461f      	mov	r7, r3
 800f1cc:	42be      	cmp	r6, r7
 800f1ce:	680b      	ldr	r3, [r1, #0]
 800f1d0:	4682      	mov	sl, r0
 800f1d2:	460c      	mov	r4, r1
 800f1d4:	4690      	mov	r8, r2
 800f1d6:	d82d      	bhi.n	800f234 <__ssputs_r+0x70>
 800f1d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f1dc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f1e0:	d026      	beq.n	800f230 <__ssputs_r+0x6c>
 800f1e2:	6965      	ldr	r5, [r4, #20]
 800f1e4:	6909      	ldr	r1, [r1, #16]
 800f1e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f1ea:	eba3 0901 	sub.w	r9, r3, r1
 800f1ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f1f2:	1c7b      	adds	r3, r7, #1
 800f1f4:	444b      	add	r3, r9
 800f1f6:	106d      	asrs	r5, r5, #1
 800f1f8:	429d      	cmp	r5, r3
 800f1fa:	bf38      	it	cc
 800f1fc:	461d      	movcc	r5, r3
 800f1fe:	0553      	lsls	r3, r2, #21
 800f200:	d527      	bpl.n	800f252 <__ssputs_r+0x8e>
 800f202:	4629      	mov	r1, r5
 800f204:	f7ff fbd0 	bl	800e9a8 <_malloc_r>
 800f208:	4606      	mov	r6, r0
 800f20a:	b360      	cbz	r0, 800f266 <__ssputs_r+0xa2>
 800f20c:	6921      	ldr	r1, [r4, #16]
 800f20e:	464a      	mov	r2, r9
 800f210:	f7fe fcf9 	bl	800dc06 <memcpy>
 800f214:	89a3      	ldrh	r3, [r4, #12]
 800f216:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f21a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f21e:	81a3      	strh	r3, [r4, #12]
 800f220:	6126      	str	r6, [r4, #16]
 800f222:	6165      	str	r5, [r4, #20]
 800f224:	444e      	add	r6, r9
 800f226:	eba5 0509 	sub.w	r5, r5, r9
 800f22a:	6026      	str	r6, [r4, #0]
 800f22c:	60a5      	str	r5, [r4, #8]
 800f22e:	463e      	mov	r6, r7
 800f230:	42be      	cmp	r6, r7
 800f232:	d900      	bls.n	800f236 <__ssputs_r+0x72>
 800f234:	463e      	mov	r6, r7
 800f236:	6820      	ldr	r0, [r4, #0]
 800f238:	4632      	mov	r2, r6
 800f23a:	4641      	mov	r1, r8
 800f23c:	f000 f9c6 	bl	800f5cc <memmove>
 800f240:	68a3      	ldr	r3, [r4, #8]
 800f242:	1b9b      	subs	r3, r3, r6
 800f244:	60a3      	str	r3, [r4, #8]
 800f246:	6823      	ldr	r3, [r4, #0]
 800f248:	4433      	add	r3, r6
 800f24a:	6023      	str	r3, [r4, #0]
 800f24c:	2000      	movs	r0, #0
 800f24e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f252:	462a      	mov	r2, r5
 800f254:	f000 fa28 	bl	800f6a8 <_realloc_r>
 800f258:	4606      	mov	r6, r0
 800f25a:	2800      	cmp	r0, #0
 800f25c:	d1e0      	bne.n	800f220 <__ssputs_r+0x5c>
 800f25e:	6921      	ldr	r1, [r4, #16]
 800f260:	4650      	mov	r0, sl
 800f262:	f7ff fb2d 	bl	800e8c0 <_free_r>
 800f266:	230c      	movs	r3, #12
 800f268:	f8ca 3000 	str.w	r3, [sl]
 800f26c:	89a3      	ldrh	r3, [r4, #12]
 800f26e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f272:	81a3      	strh	r3, [r4, #12]
 800f274:	f04f 30ff 	mov.w	r0, #4294967295
 800f278:	e7e9      	b.n	800f24e <__ssputs_r+0x8a>
	...

0800f27c <_svfiprintf_r>:
 800f27c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f280:	4698      	mov	r8, r3
 800f282:	898b      	ldrh	r3, [r1, #12]
 800f284:	061b      	lsls	r3, r3, #24
 800f286:	b09d      	sub	sp, #116	@ 0x74
 800f288:	4607      	mov	r7, r0
 800f28a:	460d      	mov	r5, r1
 800f28c:	4614      	mov	r4, r2
 800f28e:	d510      	bpl.n	800f2b2 <_svfiprintf_r+0x36>
 800f290:	690b      	ldr	r3, [r1, #16]
 800f292:	b973      	cbnz	r3, 800f2b2 <_svfiprintf_r+0x36>
 800f294:	2140      	movs	r1, #64	@ 0x40
 800f296:	f7ff fb87 	bl	800e9a8 <_malloc_r>
 800f29a:	6028      	str	r0, [r5, #0]
 800f29c:	6128      	str	r0, [r5, #16]
 800f29e:	b930      	cbnz	r0, 800f2ae <_svfiprintf_r+0x32>
 800f2a0:	230c      	movs	r3, #12
 800f2a2:	603b      	str	r3, [r7, #0]
 800f2a4:	f04f 30ff 	mov.w	r0, #4294967295
 800f2a8:	b01d      	add	sp, #116	@ 0x74
 800f2aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2ae:	2340      	movs	r3, #64	@ 0x40
 800f2b0:	616b      	str	r3, [r5, #20]
 800f2b2:	2300      	movs	r3, #0
 800f2b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800f2b6:	2320      	movs	r3, #32
 800f2b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f2bc:	f8cd 800c 	str.w	r8, [sp, #12]
 800f2c0:	2330      	movs	r3, #48	@ 0x30
 800f2c2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f460 <_svfiprintf_r+0x1e4>
 800f2c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f2ca:	f04f 0901 	mov.w	r9, #1
 800f2ce:	4623      	mov	r3, r4
 800f2d0:	469a      	mov	sl, r3
 800f2d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f2d6:	b10a      	cbz	r2, 800f2dc <_svfiprintf_r+0x60>
 800f2d8:	2a25      	cmp	r2, #37	@ 0x25
 800f2da:	d1f9      	bne.n	800f2d0 <_svfiprintf_r+0x54>
 800f2dc:	ebba 0b04 	subs.w	fp, sl, r4
 800f2e0:	d00b      	beq.n	800f2fa <_svfiprintf_r+0x7e>
 800f2e2:	465b      	mov	r3, fp
 800f2e4:	4622      	mov	r2, r4
 800f2e6:	4629      	mov	r1, r5
 800f2e8:	4638      	mov	r0, r7
 800f2ea:	f7ff ff6b 	bl	800f1c4 <__ssputs_r>
 800f2ee:	3001      	adds	r0, #1
 800f2f0:	f000 80a7 	beq.w	800f442 <_svfiprintf_r+0x1c6>
 800f2f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f2f6:	445a      	add	r2, fp
 800f2f8:	9209      	str	r2, [sp, #36]	@ 0x24
 800f2fa:	f89a 3000 	ldrb.w	r3, [sl]
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	f000 809f 	beq.w	800f442 <_svfiprintf_r+0x1c6>
 800f304:	2300      	movs	r3, #0
 800f306:	f04f 32ff 	mov.w	r2, #4294967295
 800f30a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f30e:	f10a 0a01 	add.w	sl, sl, #1
 800f312:	9304      	str	r3, [sp, #16]
 800f314:	9307      	str	r3, [sp, #28]
 800f316:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f31a:	931a      	str	r3, [sp, #104]	@ 0x68
 800f31c:	4654      	mov	r4, sl
 800f31e:	2205      	movs	r2, #5
 800f320:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f324:	484e      	ldr	r0, [pc, #312]	@ (800f460 <_svfiprintf_r+0x1e4>)
 800f326:	f7f0 ff53 	bl	80001d0 <memchr>
 800f32a:	9a04      	ldr	r2, [sp, #16]
 800f32c:	b9d8      	cbnz	r0, 800f366 <_svfiprintf_r+0xea>
 800f32e:	06d0      	lsls	r0, r2, #27
 800f330:	bf44      	itt	mi
 800f332:	2320      	movmi	r3, #32
 800f334:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f338:	0711      	lsls	r1, r2, #28
 800f33a:	bf44      	itt	mi
 800f33c:	232b      	movmi	r3, #43	@ 0x2b
 800f33e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f342:	f89a 3000 	ldrb.w	r3, [sl]
 800f346:	2b2a      	cmp	r3, #42	@ 0x2a
 800f348:	d015      	beq.n	800f376 <_svfiprintf_r+0xfa>
 800f34a:	9a07      	ldr	r2, [sp, #28]
 800f34c:	4654      	mov	r4, sl
 800f34e:	2000      	movs	r0, #0
 800f350:	f04f 0c0a 	mov.w	ip, #10
 800f354:	4621      	mov	r1, r4
 800f356:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f35a:	3b30      	subs	r3, #48	@ 0x30
 800f35c:	2b09      	cmp	r3, #9
 800f35e:	d94b      	bls.n	800f3f8 <_svfiprintf_r+0x17c>
 800f360:	b1b0      	cbz	r0, 800f390 <_svfiprintf_r+0x114>
 800f362:	9207      	str	r2, [sp, #28]
 800f364:	e014      	b.n	800f390 <_svfiprintf_r+0x114>
 800f366:	eba0 0308 	sub.w	r3, r0, r8
 800f36a:	fa09 f303 	lsl.w	r3, r9, r3
 800f36e:	4313      	orrs	r3, r2
 800f370:	9304      	str	r3, [sp, #16]
 800f372:	46a2      	mov	sl, r4
 800f374:	e7d2      	b.n	800f31c <_svfiprintf_r+0xa0>
 800f376:	9b03      	ldr	r3, [sp, #12]
 800f378:	1d19      	adds	r1, r3, #4
 800f37a:	681b      	ldr	r3, [r3, #0]
 800f37c:	9103      	str	r1, [sp, #12]
 800f37e:	2b00      	cmp	r3, #0
 800f380:	bfbb      	ittet	lt
 800f382:	425b      	neglt	r3, r3
 800f384:	f042 0202 	orrlt.w	r2, r2, #2
 800f388:	9307      	strge	r3, [sp, #28]
 800f38a:	9307      	strlt	r3, [sp, #28]
 800f38c:	bfb8      	it	lt
 800f38e:	9204      	strlt	r2, [sp, #16]
 800f390:	7823      	ldrb	r3, [r4, #0]
 800f392:	2b2e      	cmp	r3, #46	@ 0x2e
 800f394:	d10a      	bne.n	800f3ac <_svfiprintf_r+0x130>
 800f396:	7863      	ldrb	r3, [r4, #1]
 800f398:	2b2a      	cmp	r3, #42	@ 0x2a
 800f39a:	d132      	bne.n	800f402 <_svfiprintf_r+0x186>
 800f39c:	9b03      	ldr	r3, [sp, #12]
 800f39e:	1d1a      	adds	r2, r3, #4
 800f3a0:	681b      	ldr	r3, [r3, #0]
 800f3a2:	9203      	str	r2, [sp, #12]
 800f3a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f3a8:	3402      	adds	r4, #2
 800f3aa:	9305      	str	r3, [sp, #20]
 800f3ac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f470 <_svfiprintf_r+0x1f4>
 800f3b0:	7821      	ldrb	r1, [r4, #0]
 800f3b2:	2203      	movs	r2, #3
 800f3b4:	4650      	mov	r0, sl
 800f3b6:	f7f0 ff0b 	bl	80001d0 <memchr>
 800f3ba:	b138      	cbz	r0, 800f3cc <_svfiprintf_r+0x150>
 800f3bc:	9b04      	ldr	r3, [sp, #16]
 800f3be:	eba0 000a 	sub.w	r0, r0, sl
 800f3c2:	2240      	movs	r2, #64	@ 0x40
 800f3c4:	4082      	lsls	r2, r0
 800f3c6:	4313      	orrs	r3, r2
 800f3c8:	3401      	adds	r4, #1
 800f3ca:	9304      	str	r3, [sp, #16]
 800f3cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f3d0:	4824      	ldr	r0, [pc, #144]	@ (800f464 <_svfiprintf_r+0x1e8>)
 800f3d2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f3d6:	2206      	movs	r2, #6
 800f3d8:	f7f0 fefa 	bl	80001d0 <memchr>
 800f3dc:	2800      	cmp	r0, #0
 800f3de:	d036      	beq.n	800f44e <_svfiprintf_r+0x1d2>
 800f3e0:	4b21      	ldr	r3, [pc, #132]	@ (800f468 <_svfiprintf_r+0x1ec>)
 800f3e2:	bb1b      	cbnz	r3, 800f42c <_svfiprintf_r+0x1b0>
 800f3e4:	9b03      	ldr	r3, [sp, #12]
 800f3e6:	3307      	adds	r3, #7
 800f3e8:	f023 0307 	bic.w	r3, r3, #7
 800f3ec:	3308      	adds	r3, #8
 800f3ee:	9303      	str	r3, [sp, #12]
 800f3f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f3f2:	4433      	add	r3, r6
 800f3f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800f3f6:	e76a      	b.n	800f2ce <_svfiprintf_r+0x52>
 800f3f8:	fb0c 3202 	mla	r2, ip, r2, r3
 800f3fc:	460c      	mov	r4, r1
 800f3fe:	2001      	movs	r0, #1
 800f400:	e7a8      	b.n	800f354 <_svfiprintf_r+0xd8>
 800f402:	2300      	movs	r3, #0
 800f404:	3401      	adds	r4, #1
 800f406:	9305      	str	r3, [sp, #20]
 800f408:	4619      	mov	r1, r3
 800f40a:	f04f 0c0a 	mov.w	ip, #10
 800f40e:	4620      	mov	r0, r4
 800f410:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f414:	3a30      	subs	r2, #48	@ 0x30
 800f416:	2a09      	cmp	r2, #9
 800f418:	d903      	bls.n	800f422 <_svfiprintf_r+0x1a6>
 800f41a:	2b00      	cmp	r3, #0
 800f41c:	d0c6      	beq.n	800f3ac <_svfiprintf_r+0x130>
 800f41e:	9105      	str	r1, [sp, #20]
 800f420:	e7c4      	b.n	800f3ac <_svfiprintf_r+0x130>
 800f422:	fb0c 2101 	mla	r1, ip, r1, r2
 800f426:	4604      	mov	r4, r0
 800f428:	2301      	movs	r3, #1
 800f42a:	e7f0      	b.n	800f40e <_svfiprintf_r+0x192>
 800f42c:	ab03      	add	r3, sp, #12
 800f42e:	9300      	str	r3, [sp, #0]
 800f430:	462a      	mov	r2, r5
 800f432:	4b0e      	ldr	r3, [pc, #56]	@ (800f46c <_svfiprintf_r+0x1f0>)
 800f434:	a904      	add	r1, sp, #16
 800f436:	4638      	mov	r0, r7
 800f438:	f7fd fe50 	bl	800d0dc <_printf_float>
 800f43c:	1c42      	adds	r2, r0, #1
 800f43e:	4606      	mov	r6, r0
 800f440:	d1d6      	bne.n	800f3f0 <_svfiprintf_r+0x174>
 800f442:	89ab      	ldrh	r3, [r5, #12]
 800f444:	065b      	lsls	r3, r3, #25
 800f446:	f53f af2d 	bmi.w	800f2a4 <_svfiprintf_r+0x28>
 800f44a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f44c:	e72c      	b.n	800f2a8 <_svfiprintf_r+0x2c>
 800f44e:	ab03      	add	r3, sp, #12
 800f450:	9300      	str	r3, [sp, #0]
 800f452:	462a      	mov	r2, r5
 800f454:	4b05      	ldr	r3, [pc, #20]	@ (800f46c <_svfiprintf_r+0x1f0>)
 800f456:	a904      	add	r1, sp, #16
 800f458:	4638      	mov	r0, r7
 800f45a:	f7fe f8d7 	bl	800d60c <_printf_i>
 800f45e:	e7ed      	b.n	800f43c <_svfiprintf_r+0x1c0>
 800f460:	08011158 	.word	0x08011158
 800f464:	08011162 	.word	0x08011162
 800f468:	0800d0dd 	.word	0x0800d0dd
 800f46c:	0800f1c5 	.word	0x0800f1c5
 800f470:	0801115e 	.word	0x0801115e

0800f474 <__sflush_r>:
 800f474:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f478:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f47c:	0716      	lsls	r6, r2, #28
 800f47e:	4605      	mov	r5, r0
 800f480:	460c      	mov	r4, r1
 800f482:	d454      	bmi.n	800f52e <__sflush_r+0xba>
 800f484:	684b      	ldr	r3, [r1, #4]
 800f486:	2b00      	cmp	r3, #0
 800f488:	dc02      	bgt.n	800f490 <__sflush_r+0x1c>
 800f48a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f48c:	2b00      	cmp	r3, #0
 800f48e:	dd48      	ble.n	800f522 <__sflush_r+0xae>
 800f490:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f492:	2e00      	cmp	r6, #0
 800f494:	d045      	beq.n	800f522 <__sflush_r+0xae>
 800f496:	2300      	movs	r3, #0
 800f498:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f49c:	682f      	ldr	r7, [r5, #0]
 800f49e:	6a21      	ldr	r1, [r4, #32]
 800f4a0:	602b      	str	r3, [r5, #0]
 800f4a2:	d030      	beq.n	800f506 <__sflush_r+0x92>
 800f4a4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f4a6:	89a3      	ldrh	r3, [r4, #12]
 800f4a8:	0759      	lsls	r1, r3, #29
 800f4aa:	d505      	bpl.n	800f4b8 <__sflush_r+0x44>
 800f4ac:	6863      	ldr	r3, [r4, #4]
 800f4ae:	1ad2      	subs	r2, r2, r3
 800f4b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f4b2:	b10b      	cbz	r3, 800f4b8 <__sflush_r+0x44>
 800f4b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f4b6:	1ad2      	subs	r2, r2, r3
 800f4b8:	2300      	movs	r3, #0
 800f4ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f4bc:	6a21      	ldr	r1, [r4, #32]
 800f4be:	4628      	mov	r0, r5
 800f4c0:	47b0      	blx	r6
 800f4c2:	1c43      	adds	r3, r0, #1
 800f4c4:	89a3      	ldrh	r3, [r4, #12]
 800f4c6:	d106      	bne.n	800f4d6 <__sflush_r+0x62>
 800f4c8:	6829      	ldr	r1, [r5, #0]
 800f4ca:	291d      	cmp	r1, #29
 800f4cc:	d82b      	bhi.n	800f526 <__sflush_r+0xb2>
 800f4ce:	4a2a      	ldr	r2, [pc, #168]	@ (800f578 <__sflush_r+0x104>)
 800f4d0:	410a      	asrs	r2, r1
 800f4d2:	07d6      	lsls	r6, r2, #31
 800f4d4:	d427      	bmi.n	800f526 <__sflush_r+0xb2>
 800f4d6:	2200      	movs	r2, #0
 800f4d8:	6062      	str	r2, [r4, #4]
 800f4da:	04d9      	lsls	r1, r3, #19
 800f4dc:	6922      	ldr	r2, [r4, #16]
 800f4de:	6022      	str	r2, [r4, #0]
 800f4e0:	d504      	bpl.n	800f4ec <__sflush_r+0x78>
 800f4e2:	1c42      	adds	r2, r0, #1
 800f4e4:	d101      	bne.n	800f4ea <__sflush_r+0x76>
 800f4e6:	682b      	ldr	r3, [r5, #0]
 800f4e8:	b903      	cbnz	r3, 800f4ec <__sflush_r+0x78>
 800f4ea:	6560      	str	r0, [r4, #84]	@ 0x54
 800f4ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f4ee:	602f      	str	r7, [r5, #0]
 800f4f0:	b1b9      	cbz	r1, 800f522 <__sflush_r+0xae>
 800f4f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f4f6:	4299      	cmp	r1, r3
 800f4f8:	d002      	beq.n	800f500 <__sflush_r+0x8c>
 800f4fa:	4628      	mov	r0, r5
 800f4fc:	f7ff f9e0 	bl	800e8c0 <_free_r>
 800f500:	2300      	movs	r3, #0
 800f502:	6363      	str	r3, [r4, #52]	@ 0x34
 800f504:	e00d      	b.n	800f522 <__sflush_r+0xae>
 800f506:	2301      	movs	r3, #1
 800f508:	4628      	mov	r0, r5
 800f50a:	47b0      	blx	r6
 800f50c:	4602      	mov	r2, r0
 800f50e:	1c50      	adds	r0, r2, #1
 800f510:	d1c9      	bne.n	800f4a6 <__sflush_r+0x32>
 800f512:	682b      	ldr	r3, [r5, #0]
 800f514:	2b00      	cmp	r3, #0
 800f516:	d0c6      	beq.n	800f4a6 <__sflush_r+0x32>
 800f518:	2b1d      	cmp	r3, #29
 800f51a:	d001      	beq.n	800f520 <__sflush_r+0xac>
 800f51c:	2b16      	cmp	r3, #22
 800f51e:	d11e      	bne.n	800f55e <__sflush_r+0xea>
 800f520:	602f      	str	r7, [r5, #0]
 800f522:	2000      	movs	r0, #0
 800f524:	e022      	b.n	800f56c <__sflush_r+0xf8>
 800f526:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f52a:	b21b      	sxth	r3, r3
 800f52c:	e01b      	b.n	800f566 <__sflush_r+0xf2>
 800f52e:	690f      	ldr	r7, [r1, #16]
 800f530:	2f00      	cmp	r7, #0
 800f532:	d0f6      	beq.n	800f522 <__sflush_r+0xae>
 800f534:	0793      	lsls	r3, r2, #30
 800f536:	680e      	ldr	r6, [r1, #0]
 800f538:	bf08      	it	eq
 800f53a:	694b      	ldreq	r3, [r1, #20]
 800f53c:	600f      	str	r7, [r1, #0]
 800f53e:	bf18      	it	ne
 800f540:	2300      	movne	r3, #0
 800f542:	eba6 0807 	sub.w	r8, r6, r7
 800f546:	608b      	str	r3, [r1, #8]
 800f548:	f1b8 0f00 	cmp.w	r8, #0
 800f54c:	dde9      	ble.n	800f522 <__sflush_r+0xae>
 800f54e:	6a21      	ldr	r1, [r4, #32]
 800f550:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f552:	4643      	mov	r3, r8
 800f554:	463a      	mov	r2, r7
 800f556:	4628      	mov	r0, r5
 800f558:	47b0      	blx	r6
 800f55a:	2800      	cmp	r0, #0
 800f55c:	dc08      	bgt.n	800f570 <__sflush_r+0xfc>
 800f55e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f562:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f566:	81a3      	strh	r3, [r4, #12]
 800f568:	f04f 30ff 	mov.w	r0, #4294967295
 800f56c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f570:	4407      	add	r7, r0
 800f572:	eba8 0800 	sub.w	r8, r8, r0
 800f576:	e7e7      	b.n	800f548 <__sflush_r+0xd4>
 800f578:	dfbffffe 	.word	0xdfbffffe

0800f57c <_fflush_r>:
 800f57c:	b538      	push	{r3, r4, r5, lr}
 800f57e:	690b      	ldr	r3, [r1, #16]
 800f580:	4605      	mov	r5, r0
 800f582:	460c      	mov	r4, r1
 800f584:	b913      	cbnz	r3, 800f58c <_fflush_r+0x10>
 800f586:	2500      	movs	r5, #0
 800f588:	4628      	mov	r0, r5
 800f58a:	bd38      	pop	{r3, r4, r5, pc}
 800f58c:	b118      	cbz	r0, 800f596 <_fflush_r+0x1a>
 800f58e:	6a03      	ldr	r3, [r0, #32]
 800f590:	b90b      	cbnz	r3, 800f596 <_fflush_r+0x1a>
 800f592:	f7fe f9e7 	bl	800d964 <__sinit>
 800f596:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	d0f3      	beq.n	800f586 <_fflush_r+0xa>
 800f59e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f5a0:	07d0      	lsls	r0, r2, #31
 800f5a2:	d404      	bmi.n	800f5ae <_fflush_r+0x32>
 800f5a4:	0599      	lsls	r1, r3, #22
 800f5a6:	d402      	bmi.n	800f5ae <_fflush_r+0x32>
 800f5a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f5aa:	f7fe fb2a 	bl	800dc02 <__retarget_lock_acquire_recursive>
 800f5ae:	4628      	mov	r0, r5
 800f5b0:	4621      	mov	r1, r4
 800f5b2:	f7ff ff5f 	bl	800f474 <__sflush_r>
 800f5b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f5b8:	07da      	lsls	r2, r3, #31
 800f5ba:	4605      	mov	r5, r0
 800f5bc:	d4e4      	bmi.n	800f588 <_fflush_r+0xc>
 800f5be:	89a3      	ldrh	r3, [r4, #12]
 800f5c0:	059b      	lsls	r3, r3, #22
 800f5c2:	d4e1      	bmi.n	800f588 <_fflush_r+0xc>
 800f5c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f5c6:	f7fe fb1d 	bl	800dc04 <__retarget_lock_release_recursive>
 800f5ca:	e7dd      	b.n	800f588 <_fflush_r+0xc>

0800f5cc <memmove>:
 800f5cc:	4288      	cmp	r0, r1
 800f5ce:	b510      	push	{r4, lr}
 800f5d0:	eb01 0402 	add.w	r4, r1, r2
 800f5d4:	d902      	bls.n	800f5dc <memmove+0x10>
 800f5d6:	4284      	cmp	r4, r0
 800f5d8:	4623      	mov	r3, r4
 800f5da:	d807      	bhi.n	800f5ec <memmove+0x20>
 800f5dc:	1e43      	subs	r3, r0, #1
 800f5de:	42a1      	cmp	r1, r4
 800f5e0:	d008      	beq.n	800f5f4 <memmove+0x28>
 800f5e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f5e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f5ea:	e7f8      	b.n	800f5de <memmove+0x12>
 800f5ec:	4402      	add	r2, r0
 800f5ee:	4601      	mov	r1, r0
 800f5f0:	428a      	cmp	r2, r1
 800f5f2:	d100      	bne.n	800f5f6 <memmove+0x2a>
 800f5f4:	bd10      	pop	{r4, pc}
 800f5f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f5fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f5fe:	e7f7      	b.n	800f5f0 <memmove+0x24>

0800f600 <_sbrk_r>:
 800f600:	b538      	push	{r3, r4, r5, lr}
 800f602:	4d06      	ldr	r5, [pc, #24]	@ (800f61c <_sbrk_r+0x1c>)
 800f604:	2300      	movs	r3, #0
 800f606:	4604      	mov	r4, r0
 800f608:	4608      	mov	r0, r1
 800f60a:	602b      	str	r3, [r5, #0]
 800f60c:	f7f4 fd10 	bl	8004030 <_sbrk>
 800f610:	1c43      	adds	r3, r0, #1
 800f612:	d102      	bne.n	800f61a <_sbrk_r+0x1a>
 800f614:	682b      	ldr	r3, [r5, #0]
 800f616:	b103      	cbz	r3, 800f61a <_sbrk_r+0x1a>
 800f618:	6023      	str	r3, [r4, #0]
 800f61a:	bd38      	pop	{r3, r4, r5, pc}
 800f61c:	20005498 	.word	0x20005498

0800f620 <__assert_func>:
 800f620:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f622:	4614      	mov	r4, r2
 800f624:	461a      	mov	r2, r3
 800f626:	4b09      	ldr	r3, [pc, #36]	@ (800f64c <__assert_func+0x2c>)
 800f628:	681b      	ldr	r3, [r3, #0]
 800f62a:	4605      	mov	r5, r0
 800f62c:	68d8      	ldr	r0, [r3, #12]
 800f62e:	b954      	cbnz	r4, 800f646 <__assert_func+0x26>
 800f630:	4b07      	ldr	r3, [pc, #28]	@ (800f650 <__assert_func+0x30>)
 800f632:	461c      	mov	r4, r3
 800f634:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f638:	9100      	str	r1, [sp, #0]
 800f63a:	462b      	mov	r3, r5
 800f63c:	4905      	ldr	r1, [pc, #20]	@ (800f654 <__assert_func+0x34>)
 800f63e:	f000 f86f 	bl	800f720 <fiprintf>
 800f642:	f000 f87f 	bl	800f744 <abort>
 800f646:	4b04      	ldr	r3, [pc, #16]	@ (800f658 <__assert_func+0x38>)
 800f648:	e7f4      	b.n	800f634 <__assert_func+0x14>
 800f64a:	bf00      	nop
 800f64c:	20000044 	.word	0x20000044
 800f650:	080111ae 	.word	0x080111ae
 800f654:	08011180 	.word	0x08011180
 800f658:	08011173 	.word	0x08011173

0800f65c <_calloc_r>:
 800f65c:	b570      	push	{r4, r5, r6, lr}
 800f65e:	fba1 5402 	umull	r5, r4, r1, r2
 800f662:	b93c      	cbnz	r4, 800f674 <_calloc_r+0x18>
 800f664:	4629      	mov	r1, r5
 800f666:	f7ff f99f 	bl	800e9a8 <_malloc_r>
 800f66a:	4606      	mov	r6, r0
 800f66c:	b928      	cbnz	r0, 800f67a <_calloc_r+0x1e>
 800f66e:	2600      	movs	r6, #0
 800f670:	4630      	mov	r0, r6
 800f672:	bd70      	pop	{r4, r5, r6, pc}
 800f674:	220c      	movs	r2, #12
 800f676:	6002      	str	r2, [r0, #0]
 800f678:	e7f9      	b.n	800f66e <_calloc_r+0x12>
 800f67a:	462a      	mov	r2, r5
 800f67c:	4621      	mov	r1, r4
 800f67e:	f7fe fa1e 	bl	800dabe <memset>
 800f682:	e7f5      	b.n	800f670 <_calloc_r+0x14>

0800f684 <__ascii_mbtowc>:
 800f684:	b082      	sub	sp, #8
 800f686:	b901      	cbnz	r1, 800f68a <__ascii_mbtowc+0x6>
 800f688:	a901      	add	r1, sp, #4
 800f68a:	b142      	cbz	r2, 800f69e <__ascii_mbtowc+0x1a>
 800f68c:	b14b      	cbz	r3, 800f6a2 <__ascii_mbtowc+0x1e>
 800f68e:	7813      	ldrb	r3, [r2, #0]
 800f690:	600b      	str	r3, [r1, #0]
 800f692:	7812      	ldrb	r2, [r2, #0]
 800f694:	1e10      	subs	r0, r2, #0
 800f696:	bf18      	it	ne
 800f698:	2001      	movne	r0, #1
 800f69a:	b002      	add	sp, #8
 800f69c:	4770      	bx	lr
 800f69e:	4610      	mov	r0, r2
 800f6a0:	e7fb      	b.n	800f69a <__ascii_mbtowc+0x16>
 800f6a2:	f06f 0001 	mvn.w	r0, #1
 800f6a6:	e7f8      	b.n	800f69a <__ascii_mbtowc+0x16>

0800f6a8 <_realloc_r>:
 800f6a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6ac:	4680      	mov	r8, r0
 800f6ae:	4615      	mov	r5, r2
 800f6b0:	460c      	mov	r4, r1
 800f6b2:	b921      	cbnz	r1, 800f6be <_realloc_r+0x16>
 800f6b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f6b8:	4611      	mov	r1, r2
 800f6ba:	f7ff b975 	b.w	800e9a8 <_malloc_r>
 800f6be:	b92a      	cbnz	r2, 800f6cc <_realloc_r+0x24>
 800f6c0:	f7ff f8fe 	bl	800e8c0 <_free_r>
 800f6c4:	2400      	movs	r4, #0
 800f6c6:	4620      	mov	r0, r4
 800f6c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f6cc:	f000 f841 	bl	800f752 <_malloc_usable_size_r>
 800f6d0:	4285      	cmp	r5, r0
 800f6d2:	4606      	mov	r6, r0
 800f6d4:	d802      	bhi.n	800f6dc <_realloc_r+0x34>
 800f6d6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800f6da:	d8f4      	bhi.n	800f6c6 <_realloc_r+0x1e>
 800f6dc:	4629      	mov	r1, r5
 800f6de:	4640      	mov	r0, r8
 800f6e0:	f7ff f962 	bl	800e9a8 <_malloc_r>
 800f6e4:	4607      	mov	r7, r0
 800f6e6:	2800      	cmp	r0, #0
 800f6e8:	d0ec      	beq.n	800f6c4 <_realloc_r+0x1c>
 800f6ea:	42b5      	cmp	r5, r6
 800f6ec:	462a      	mov	r2, r5
 800f6ee:	4621      	mov	r1, r4
 800f6f0:	bf28      	it	cs
 800f6f2:	4632      	movcs	r2, r6
 800f6f4:	f7fe fa87 	bl	800dc06 <memcpy>
 800f6f8:	4621      	mov	r1, r4
 800f6fa:	4640      	mov	r0, r8
 800f6fc:	f7ff f8e0 	bl	800e8c0 <_free_r>
 800f700:	463c      	mov	r4, r7
 800f702:	e7e0      	b.n	800f6c6 <_realloc_r+0x1e>

0800f704 <__ascii_wctomb>:
 800f704:	4603      	mov	r3, r0
 800f706:	4608      	mov	r0, r1
 800f708:	b141      	cbz	r1, 800f71c <__ascii_wctomb+0x18>
 800f70a:	2aff      	cmp	r2, #255	@ 0xff
 800f70c:	d904      	bls.n	800f718 <__ascii_wctomb+0x14>
 800f70e:	228a      	movs	r2, #138	@ 0x8a
 800f710:	601a      	str	r2, [r3, #0]
 800f712:	f04f 30ff 	mov.w	r0, #4294967295
 800f716:	4770      	bx	lr
 800f718:	700a      	strb	r2, [r1, #0]
 800f71a:	2001      	movs	r0, #1
 800f71c:	4770      	bx	lr
	...

0800f720 <fiprintf>:
 800f720:	b40e      	push	{r1, r2, r3}
 800f722:	b503      	push	{r0, r1, lr}
 800f724:	4601      	mov	r1, r0
 800f726:	ab03      	add	r3, sp, #12
 800f728:	4805      	ldr	r0, [pc, #20]	@ (800f740 <fiprintf+0x20>)
 800f72a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f72e:	6800      	ldr	r0, [r0, #0]
 800f730:	9301      	str	r3, [sp, #4]
 800f732:	f000 f83f 	bl	800f7b4 <_vfiprintf_r>
 800f736:	b002      	add	sp, #8
 800f738:	f85d eb04 	ldr.w	lr, [sp], #4
 800f73c:	b003      	add	sp, #12
 800f73e:	4770      	bx	lr
 800f740:	20000044 	.word	0x20000044

0800f744 <abort>:
 800f744:	b508      	push	{r3, lr}
 800f746:	2006      	movs	r0, #6
 800f748:	f000 fa08 	bl	800fb5c <raise>
 800f74c:	2001      	movs	r0, #1
 800f74e:	f7f4 fbf7 	bl	8003f40 <_exit>

0800f752 <_malloc_usable_size_r>:
 800f752:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f756:	1f18      	subs	r0, r3, #4
 800f758:	2b00      	cmp	r3, #0
 800f75a:	bfbc      	itt	lt
 800f75c:	580b      	ldrlt	r3, [r1, r0]
 800f75e:	18c0      	addlt	r0, r0, r3
 800f760:	4770      	bx	lr

0800f762 <__sfputc_r>:
 800f762:	6893      	ldr	r3, [r2, #8]
 800f764:	3b01      	subs	r3, #1
 800f766:	2b00      	cmp	r3, #0
 800f768:	b410      	push	{r4}
 800f76a:	6093      	str	r3, [r2, #8]
 800f76c:	da08      	bge.n	800f780 <__sfputc_r+0x1e>
 800f76e:	6994      	ldr	r4, [r2, #24]
 800f770:	42a3      	cmp	r3, r4
 800f772:	db01      	blt.n	800f778 <__sfputc_r+0x16>
 800f774:	290a      	cmp	r1, #10
 800f776:	d103      	bne.n	800f780 <__sfputc_r+0x1e>
 800f778:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f77c:	f000 b932 	b.w	800f9e4 <__swbuf_r>
 800f780:	6813      	ldr	r3, [r2, #0]
 800f782:	1c58      	adds	r0, r3, #1
 800f784:	6010      	str	r0, [r2, #0]
 800f786:	7019      	strb	r1, [r3, #0]
 800f788:	4608      	mov	r0, r1
 800f78a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f78e:	4770      	bx	lr

0800f790 <__sfputs_r>:
 800f790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f792:	4606      	mov	r6, r0
 800f794:	460f      	mov	r7, r1
 800f796:	4614      	mov	r4, r2
 800f798:	18d5      	adds	r5, r2, r3
 800f79a:	42ac      	cmp	r4, r5
 800f79c:	d101      	bne.n	800f7a2 <__sfputs_r+0x12>
 800f79e:	2000      	movs	r0, #0
 800f7a0:	e007      	b.n	800f7b2 <__sfputs_r+0x22>
 800f7a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f7a6:	463a      	mov	r2, r7
 800f7a8:	4630      	mov	r0, r6
 800f7aa:	f7ff ffda 	bl	800f762 <__sfputc_r>
 800f7ae:	1c43      	adds	r3, r0, #1
 800f7b0:	d1f3      	bne.n	800f79a <__sfputs_r+0xa>
 800f7b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f7b4 <_vfiprintf_r>:
 800f7b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7b8:	460d      	mov	r5, r1
 800f7ba:	b09d      	sub	sp, #116	@ 0x74
 800f7bc:	4614      	mov	r4, r2
 800f7be:	4698      	mov	r8, r3
 800f7c0:	4606      	mov	r6, r0
 800f7c2:	b118      	cbz	r0, 800f7cc <_vfiprintf_r+0x18>
 800f7c4:	6a03      	ldr	r3, [r0, #32]
 800f7c6:	b90b      	cbnz	r3, 800f7cc <_vfiprintf_r+0x18>
 800f7c8:	f7fe f8cc 	bl	800d964 <__sinit>
 800f7cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f7ce:	07d9      	lsls	r1, r3, #31
 800f7d0:	d405      	bmi.n	800f7de <_vfiprintf_r+0x2a>
 800f7d2:	89ab      	ldrh	r3, [r5, #12]
 800f7d4:	059a      	lsls	r2, r3, #22
 800f7d6:	d402      	bmi.n	800f7de <_vfiprintf_r+0x2a>
 800f7d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f7da:	f7fe fa12 	bl	800dc02 <__retarget_lock_acquire_recursive>
 800f7de:	89ab      	ldrh	r3, [r5, #12]
 800f7e0:	071b      	lsls	r3, r3, #28
 800f7e2:	d501      	bpl.n	800f7e8 <_vfiprintf_r+0x34>
 800f7e4:	692b      	ldr	r3, [r5, #16]
 800f7e6:	b99b      	cbnz	r3, 800f810 <_vfiprintf_r+0x5c>
 800f7e8:	4629      	mov	r1, r5
 800f7ea:	4630      	mov	r0, r6
 800f7ec:	f000 f938 	bl	800fa60 <__swsetup_r>
 800f7f0:	b170      	cbz	r0, 800f810 <_vfiprintf_r+0x5c>
 800f7f2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f7f4:	07dc      	lsls	r4, r3, #31
 800f7f6:	d504      	bpl.n	800f802 <_vfiprintf_r+0x4e>
 800f7f8:	f04f 30ff 	mov.w	r0, #4294967295
 800f7fc:	b01d      	add	sp, #116	@ 0x74
 800f7fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f802:	89ab      	ldrh	r3, [r5, #12]
 800f804:	0598      	lsls	r0, r3, #22
 800f806:	d4f7      	bmi.n	800f7f8 <_vfiprintf_r+0x44>
 800f808:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f80a:	f7fe f9fb 	bl	800dc04 <__retarget_lock_release_recursive>
 800f80e:	e7f3      	b.n	800f7f8 <_vfiprintf_r+0x44>
 800f810:	2300      	movs	r3, #0
 800f812:	9309      	str	r3, [sp, #36]	@ 0x24
 800f814:	2320      	movs	r3, #32
 800f816:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f81a:	f8cd 800c 	str.w	r8, [sp, #12]
 800f81e:	2330      	movs	r3, #48	@ 0x30
 800f820:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f9d0 <_vfiprintf_r+0x21c>
 800f824:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f828:	f04f 0901 	mov.w	r9, #1
 800f82c:	4623      	mov	r3, r4
 800f82e:	469a      	mov	sl, r3
 800f830:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f834:	b10a      	cbz	r2, 800f83a <_vfiprintf_r+0x86>
 800f836:	2a25      	cmp	r2, #37	@ 0x25
 800f838:	d1f9      	bne.n	800f82e <_vfiprintf_r+0x7a>
 800f83a:	ebba 0b04 	subs.w	fp, sl, r4
 800f83e:	d00b      	beq.n	800f858 <_vfiprintf_r+0xa4>
 800f840:	465b      	mov	r3, fp
 800f842:	4622      	mov	r2, r4
 800f844:	4629      	mov	r1, r5
 800f846:	4630      	mov	r0, r6
 800f848:	f7ff ffa2 	bl	800f790 <__sfputs_r>
 800f84c:	3001      	adds	r0, #1
 800f84e:	f000 80a7 	beq.w	800f9a0 <_vfiprintf_r+0x1ec>
 800f852:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f854:	445a      	add	r2, fp
 800f856:	9209      	str	r2, [sp, #36]	@ 0x24
 800f858:	f89a 3000 	ldrb.w	r3, [sl]
 800f85c:	2b00      	cmp	r3, #0
 800f85e:	f000 809f 	beq.w	800f9a0 <_vfiprintf_r+0x1ec>
 800f862:	2300      	movs	r3, #0
 800f864:	f04f 32ff 	mov.w	r2, #4294967295
 800f868:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f86c:	f10a 0a01 	add.w	sl, sl, #1
 800f870:	9304      	str	r3, [sp, #16]
 800f872:	9307      	str	r3, [sp, #28]
 800f874:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f878:	931a      	str	r3, [sp, #104]	@ 0x68
 800f87a:	4654      	mov	r4, sl
 800f87c:	2205      	movs	r2, #5
 800f87e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f882:	4853      	ldr	r0, [pc, #332]	@ (800f9d0 <_vfiprintf_r+0x21c>)
 800f884:	f7f0 fca4 	bl	80001d0 <memchr>
 800f888:	9a04      	ldr	r2, [sp, #16]
 800f88a:	b9d8      	cbnz	r0, 800f8c4 <_vfiprintf_r+0x110>
 800f88c:	06d1      	lsls	r1, r2, #27
 800f88e:	bf44      	itt	mi
 800f890:	2320      	movmi	r3, #32
 800f892:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f896:	0713      	lsls	r3, r2, #28
 800f898:	bf44      	itt	mi
 800f89a:	232b      	movmi	r3, #43	@ 0x2b
 800f89c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f8a0:	f89a 3000 	ldrb.w	r3, [sl]
 800f8a4:	2b2a      	cmp	r3, #42	@ 0x2a
 800f8a6:	d015      	beq.n	800f8d4 <_vfiprintf_r+0x120>
 800f8a8:	9a07      	ldr	r2, [sp, #28]
 800f8aa:	4654      	mov	r4, sl
 800f8ac:	2000      	movs	r0, #0
 800f8ae:	f04f 0c0a 	mov.w	ip, #10
 800f8b2:	4621      	mov	r1, r4
 800f8b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f8b8:	3b30      	subs	r3, #48	@ 0x30
 800f8ba:	2b09      	cmp	r3, #9
 800f8bc:	d94b      	bls.n	800f956 <_vfiprintf_r+0x1a2>
 800f8be:	b1b0      	cbz	r0, 800f8ee <_vfiprintf_r+0x13a>
 800f8c0:	9207      	str	r2, [sp, #28]
 800f8c2:	e014      	b.n	800f8ee <_vfiprintf_r+0x13a>
 800f8c4:	eba0 0308 	sub.w	r3, r0, r8
 800f8c8:	fa09 f303 	lsl.w	r3, r9, r3
 800f8cc:	4313      	orrs	r3, r2
 800f8ce:	9304      	str	r3, [sp, #16]
 800f8d0:	46a2      	mov	sl, r4
 800f8d2:	e7d2      	b.n	800f87a <_vfiprintf_r+0xc6>
 800f8d4:	9b03      	ldr	r3, [sp, #12]
 800f8d6:	1d19      	adds	r1, r3, #4
 800f8d8:	681b      	ldr	r3, [r3, #0]
 800f8da:	9103      	str	r1, [sp, #12]
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	bfbb      	ittet	lt
 800f8e0:	425b      	neglt	r3, r3
 800f8e2:	f042 0202 	orrlt.w	r2, r2, #2
 800f8e6:	9307      	strge	r3, [sp, #28]
 800f8e8:	9307      	strlt	r3, [sp, #28]
 800f8ea:	bfb8      	it	lt
 800f8ec:	9204      	strlt	r2, [sp, #16]
 800f8ee:	7823      	ldrb	r3, [r4, #0]
 800f8f0:	2b2e      	cmp	r3, #46	@ 0x2e
 800f8f2:	d10a      	bne.n	800f90a <_vfiprintf_r+0x156>
 800f8f4:	7863      	ldrb	r3, [r4, #1]
 800f8f6:	2b2a      	cmp	r3, #42	@ 0x2a
 800f8f8:	d132      	bne.n	800f960 <_vfiprintf_r+0x1ac>
 800f8fa:	9b03      	ldr	r3, [sp, #12]
 800f8fc:	1d1a      	adds	r2, r3, #4
 800f8fe:	681b      	ldr	r3, [r3, #0]
 800f900:	9203      	str	r2, [sp, #12]
 800f902:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f906:	3402      	adds	r4, #2
 800f908:	9305      	str	r3, [sp, #20]
 800f90a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f9e0 <_vfiprintf_r+0x22c>
 800f90e:	7821      	ldrb	r1, [r4, #0]
 800f910:	2203      	movs	r2, #3
 800f912:	4650      	mov	r0, sl
 800f914:	f7f0 fc5c 	bl	80001d0 <memchr>
 800f918:	b138      	cbz	r0, 800f92a <_vfiprintf_r+0x176>
 800f91a:	9b04      	ldr	r3, [sp, #16]
 800f91c:	eba0 000a 	sub.w	r0, r0, sl
 800f920:	2240      	movs	r2, #64	@ 0x40
 800f922:	4082      	lsls	r2, r0
 800f924:	4313      	orrs	r3, r2
 800f926:	3401      	adds	r4, #1
 800f928:	9304      	str	r3, [sp, #16]
 800f92a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f92e:	4829      	ldr	r0, [pc, #164]	@ (800f9d4 <_vfiprintf_r+0x220>)
 800f930:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f934:	2206      	movs	r2, #6
 800f936:	f7f0 fc4b 	bl	80001d0 <memchr>
 800f93a:	2800      	cmp	r0, #0
 800f93c:	d03f      	beq.n	800f9be <_vfiprintf_r+0x20a>
 800f93e:	4b26      	ldr	r3, [pc, #152]	@ (800f9d8 <_vfiprintf_r+0x224>)
 800f940:	bb1b      	cbnz	r3, 800f98a <_vfiprintf_r+0x1d6>
 800f942:	9b03      	ldr	r3, [sp, #12]
 800f944:	3307      	adds	r3, #7
 800f946:	f023 0307 	bic.w	r3, r3, #7
 800f94a:	3308      	adds	r3, #8
 800f94c:	9303      	str	r3, [sp, #12]
 800f94e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f950:	443b      	add	r3, r7
 800f952:	9309      	str	r3, [sp, #36]	@ 0x24
 800f954:	e76a      	b.n	800f82c <_vfiprintf_r+0x78>
 800f956:	fb0c 3202 	mla	r2, ip, r2, r3
 800f95a:	460c      	mov	r4, r1
 800f95c:	2001      	movs	r0, #1
 800f95e:	e7a8      	b.n	800f8b2 <_vfiprintf_r+0xfe>
 800f960:	2300      	movs	r3, #0
 800f962:	3401      	adds	r4, #1
 800f964:	9305      	str	r3, [sp, #20]
 800f966:	4619      	mov	r1, r3
 800f968:	f04f 0c0a 	mov.w	ip, #10
 800f96c:	4620      	mov	r0, r4
 800f96e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f972:	3a30      	subs	r2, #48	@ 0x30
 800f974:	2a09      	cmp	r2, #9
 800f976:	d903      	bls.n	800f980 <_vfiprintf_r+0x1cc>
 800f978:	2b00      	cmp	r3, #0
 800f97a:	d0c6      	beq.n	800f90a <_vfiprintf_r+0x156>
 800f97c:	9105      	str	r1, [sp, #20]
 800f97e:	e7c4      	b.n	800f90a <_vfiprintf_r+0x156>
 800f980:	fb0c 2101 	mla	r1, ip, r1, r2
 800f984:	4604      	mov	r4, r0
 800f986:	2301      	movs	r3, #1
 800f988:	e7f0      	b.n	800f96c <_vfiprintf_r+0x1b8>
 800f98a:	ab03      	add	r3, sp, #12
 800f98c:	9300      	str	r3, [sp, #0]
 800f98e:	462a      	mov	r2, r5
 800f990:	4b12      	ldr	r3, [pc, #72]	@ (800f9dc <_vfiprintf_r+0x228>)
 800f992:	a904      	add	r1, sp, #16
 800f994:	4630      	mov	r0, r6
 800f996:	f7fd fba1 	bl	800d0dc <_printf_float>
 800f99a:	4607      	mov	r7, r0
 800f99c:	1c78      	adds	r0, r7, #1
 800f99e:	d1d6      	bne.n	800f94e <_vfiprintf_r+0x19a>
 800f9a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f9a2:	07d9      	lsls	r1, r3, #31
 800f9a4:	d405      	bmi.n	800f9b2 <_vfiprintf_r+0x1fe>
 800f9a6:	89ab      	ldrh	r3, [r5, #12]
 800f9a8:	059a      	lsls	r2, r3, #22
 800f9aa:	d402      	bmi.n	800f9b2 <_vfiprintf_r+0x1fe>
 800f9ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f9ae:	f7fe f929 	bl	800dc04 <__retarget_lock_release_recursive>
 800f9b2:	89ab      	ldrh	r3, [r5, #12]
 800f9b4:	065b      	lsls	r3, r3, #25
 800f9b6:	f53f af1f 	bmi.w	800f7f8 <_vfiprintf_r+0x44>
 800f9ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f9bc:	e71e      	b.n	800f7fc <_vfiprintf_r+0x48>
 800f9be:	ab03      	add	r3, sp, #12
 800f9c0:	9300      	str	r3, [sp, #0]
 800f9c2:	462a      	mov	r2, r5
 800f9c4:	4b05      	ldr	r3, [pc, #20]	@ (800f9dc <_vfiprintf_r+0x228>)
 800f9c6:	a904      	add	r1, sp, #16
 800f9c8:	4630      	mov	r0, r6
 800f9ca:	f7fd fe1f 	bl	800d60c <_printf_i>
 800f9ce:	e7e4      	b.n	800f99a <_vfiprintf_r+0x1e6>
 800f9d0:	08011158 	.word	0x08011158
 800f9d4:	08011162 	.word	0x08011162
 800f9d8:	0800d0dd 	.word	0x0800d0dd
 800f9dc:	0800f791 	.word	0x0800f791
 800f9e0:	0801115e 	.word	0x0801115e

0800f9e4 <__swbuf_r>:
 800f9e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f9e6:	460e      	mov	r6, r1
 800f9e8:	4614      	mov	r4, r2
 800f9ea:	4605      	mov	r5, r0
 800f9ec:	b118      	cbz	r0, 800f9f6 <__swbuf_r+0x12>
 800f9ee:	6a03      	ldr	r3, [r0, #32]
 800f9f0:	b90b      	cbnz	r3, 800f9f6 <__swbuf_r+0x12>
 800f9f2:	f7fd ffb7 	bl	800d964 <__sinit>
 800f9f6:	69a3      	ldr	r3, [r4, #24]
 800f9f8:	60a3      	str	r3, [r4, #8]
 800f9fa:	89a3      	ldrh	r3, [r4, #12]
 800f9fc:	071a      	lsls	r2, r3, #28
 800f9fe:	d501      	bpl.n	800fa04 <__swbuf_r+0x20>
 800fa00:	6923      	ldr	r3, [r4, #16]
 800fa02:	b943      	cbnz	r3, 800fa16 <__swbuf_r+0x32>
 800fa04:	4621      	mov	r1, r4
 800fa06:	4628      	mov	r0, r5
 800fa08:	f000 f82a 	bl	800fa60 <__swsetup_r>
 800fa0c:	b118      	cbz	r0, 800fa16 <__swbuf_r+0x32>
 800fa0e:	f04f 37ff 	mov.w	r7, #4294967295
 800fa12:	4638      	mov	r0, r7
 800fa14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fa16:	6823      	ldr	r3, [r4, #0]
 800fa18:	6922      	ldr	r2, [r4, #16]
 800fa1a:	1a98      	subs	r0, r3, r2
 800fa1c:	6963      	ldr	r3, [r4, #20]
 800fa1e:	b2f6      	uxtb	r6, r6
 800fa20:	4283      	cmp	r3, r0
 800fa22:	4637      	mov	r7, r6
 800fa24:	dc05      	bgt.n	800fa32 <__swbuf_r+0x4e>
 800fa26:	4621      	mov	r1, r4
 800fa28:	4628      	mov	r0, r5
 800fa2a:	f7ff fda7 	bl	800f57c <_fflush_r>
 800fa2e:	2800      	cmp	r0, #0
 800fa30:	d1ed      	bne.n	800fa0e <__swbuf_r+0x2a>
 800fa32:	68a3      	ldr	r3, [r4, #8]
 800fa34:	3b01      	subs	r3, #1
 800fa36:	60a3      	str	r3, [r4, #8]
 800fa38:	6823      	ldr	r3, [r4, #0]
 800fa3a:	1c5a      	adds	r2, r3, #1
 800fa3c:	6022      	str	r2, [r4, #0]
 800fa3e:	701e      	strb	r6, [r3, #0]
 800fa40:	6962      	ldr	r2, [r4, #20]
 800fa42:	1c43      	adds	r3, r0, #1
 800fa44:	429a      	cmp	r2, r3
 800fa46:	d004      	beq.n	800fa52 <__swbuf_r+0x6e>
 800fa48:	89a3      	ldrh	r3, [r4, #12]
 800fa4a:	07db      	lsls	r3, r3, #31
 800fa4c:	d5e1      	bpl.n	800fa12 <__swbuf_r+0x2e>
 800fa4e:	2e0a      	cmp	r6, #10
 800fa50:	d1df      	bne.n	800fa12 <__swbuf_r+0x2e>
 800fa52:	4621      	mov	r1, r4
 800fa54:	4628      	mov	r0, r5
 800fa56:	f7ff fd91 	bl	800f57c <_fflush_r>
 800fa5a:	2800      	cmp	r0, #0
 800fa5c:	d0d9      	beq.n	800fa12 <__swbuf_r+0x2e>
 800fa5e:	e7d6      	b.n	800fa0e <__swbuf_r+0x2a>

0800fa60 <__swsetup_r>:
 800fa60:	b538      	push	{r3, r4, r5, lr}
 800fa62:	4b29      	ldr	r3, [pc, #164]	@ (800fb08 <__swsetup_r+0xa8>)
 800fa64:	4605      	mov	r5, r0
 800fa66:	6818      	ldr	r0, [r3, #0]
 800fa68:	460c      	mov	r4, r1
 800fa6a:	b118      	cbz	r0, 800fa74 <__swsetup_r+0x14>
 800fa6c:	6a03      	ldr	r3, [r0, #32]
 800fa6e:	b90b      	cbnz	r3, 800fa74 <__swsetup_r+0x14>
 800fa70:	f7fd ff78 	bl	800d964 <__sinit>
 800fa74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fa78:	0719      	lsls	r1, r3, #28
 800fa7a:	d422      	bmi.n	800fac2 <__swsetup_r+0x62>
 800fa7c:	06da      	lsls	r2, r3, #27
 800fa7e:	d407      	bmi.n	800fa90 <__swsetup_r+0x30>
 800fa80:	2209      	movs	r2, #9
 800fa82:	602a      	str	r2, [r5, #0]
 800fa84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fa88:	81a3      	strh	r3, [r4, #12]
 800fa8a:	f04f 30ff 	mov.w	r0, #4294967295
 800fa8e:	e033      	b.n	800faf8 <__swsetup_r+0x98>
 800fa90:	0758      	lsls	r0, r3, #29
 800fa92:	d512      	bpl.n	800faba <__swsetup_r+0x5a>
 800fa94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fa96:	b141      	cbz	r1, 800faaa <__swsetup_r+0x4a>
 800fa98:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fa9c:	4299      	cmp	r1, r3
 800fa9e:	d002      	beq.n	800faa6 <__swsetup_r+0x46>
 800faa0:	4628      	mov	r0, r5
 800faa2:	f7fe ff0d 	bl	800e8c0 <_free_r>
 800faa6:	2300      	movs	r3, #0
 800faa8:	6363      	str	r3, [r4, #52]	@ 0x34
 800faaa:	89a3      	ldrh	r3, [r4, #12]
 800faac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fab0:	81a3      	strh	r3, [r4, #12]
 800fab2:	2300      	movs	r3, #0
 800fab4:	6063      	str	r3, [r4, #4]
 800fab6:	6923      	ldr	r3, [r4, #16]
 800fab8:	6023      	str	r3, [r4, #0]
 800faba:	89a3      	ldrh	r3, [r4, #12]
 800fabc:	f043 0308 	orr.w	r3, r3, #8
 800fac0:	81a3      	strh	r3, [r4, #12]
 800fac2:	6923      	ldr	r3, [r4, #16]
 800fac4:	b94b      	cbnz	r3, 800fada <__swsetup_r+0x7a>
 800fac6:	89a3      	ldrh	r3, [r4, #12]
 800fac8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800facc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fad0:	d003      	beq.n	800fada <__swsetup_r+0x7a>
 800fad2:	4621      	mov	r1, r4
 800fad4:	4628      	mov	r0, r5
 800fad6:	f000 f883 	bl	800fbe0 <__smakebuf_r>
 800fada:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fade:	f013 0201 	ands.w	r2, r3, #1
 800fae2:	d00a      	beq.n	800fafa <__swsetup_r+0x9a>
 800fae4:	2200      	movs	r2, #0
 800fae6:	60a2      	str	r2, [r4, #8]
 800fae8:	6962      	ldr	r2, [r4, #20]
 800faea:	4252      	negs	r2, r2
 800faec:	61a2      	str	r2, [r4, #24]
 800faee:	6922      	ldr	r2, [r4, #16]
 800faf0:	b942      	cbnz	r2, 800fb04 <__swsetup_r+0xa4>
 800faf2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800faf6:	d1c5      	bne.n	800fa84 <__swsetup_r+0x24>
 800faf8:	bd38      	pop	{r3, r4, r5, pc}
 800fafa:	0799      	lsls	r1, r3, #30
 800fafc:	bf58      	it	pl
 800fafe:	6962      	ldrpl	r2, [r4, #20]
 800fb00:	60a2      	str	r2, [r4, #8]
 800fb02:	e7f4      	b.n	800faee <__swsetup_r+0x8e>
 800fb04:	2000      	movs	r0, #0
 800fb06:	e7f7      	b.n	800faf8 <__swsetup_r+0x98>
 800fb08:	20000044 	.word	0x20000044

0800fb0c <_raise_r>:
 800fb0c:	291f      	cmp	r1, #31
 800fb0e:	b538      	push	{r3, r4, r5, lr}
 800fb10:	4605      	mov	r5, r0
 800fb12:	460c      	mov	r4, r1
 800fb14:	d904      	bls.n	800fb20 <_raise_r+0x14>
 800fb16:	2316      	movs	r3, #22
 800fb18:	6003      	str	r3, [r0, #0]
 800fb1a:	f04f 30ff 	mov.w	r0, #4294967295
 800fb1e:	bd38      	pop	{r3, r4, r5, pc}
 800fb20:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800fb22:	b112      	cbz	r2, 800fb2a <_raise_r+0x1e>
 800fb24:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fb28:	b94b      	cbnz	r3, 800fb3e <_raise_r+0x32>
 800fb2a:	4628      	mov	r0, r5
 800fb2c:	f000 f830 	bl	800fb90 <_getpid_r>
 800fb30:	4622      	mov	r2, r4
 800fb32:	4601      	mov	r1, r0
 800fb34:	4628      	mov	r0, r5
 800fb36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fb3a:	f000 b817 	b.w	800fb6c <_kill_r>
 800fb3e:	2b01      	cmp	r3, #1
 800fb40:	d00a      	beq.n	800fb58 <_raise_r+0x4c>
 800fb42:	1c59      	adds	r1, r3, #1
 800fb44:	d103      	bne.n	800fb4e <_raise_r+0x42>
 800fb46:	2316      	movs	r3, #22
 800fb48:	6003      	str	r3, [r0, #0]
 800fb4a:	2001      	movs	r0, #1
 800fb4c:	e7e7      	b.n	800fb1e <_raise_r+0x12>
 800fb4e:	2100      	movs	r1, #0
 800fb50:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800fb54:	4620      	mov	r0, r4
 800fb56:	4798      	blx	r3
 800fb58:	2000      	movs	r0, #0
 800fb5a:	e7e0      	b.n	800fb1e <_raise_r+0x12>

0800fb5c <raise>:
 800fb5c:	4b02      	ldr	r3, [pc, #8]	@ (800fb68 <raise+0xc>)
 800fb5e:	4601      	mov	r1, r0
 800fb60:	6818      	ldr	r0, [r3, #0]
 800fb62:	f7ff bfd3 	b.w	800fb0c <_raise_r>
 800fb66:	bf00      	nop
 800fb68:	20000044 	.word	0x20000044

0800fb6c <_kill_r>:
 800fb6c:	b538      	push	{r3, r4, r5, lr}
 800fb6e:	4d07      	ldr	r5, [pc, #28]	@ (800fb8c <_kill_r+0x20>)
 800fb70:	2300      	movs	r3, #0
 800fb72:	4604      	mov	r4, r0
 800fb74:	4608      	mov	r0, r1
 800fb76:	4611      	mov	r1, r2
 800fb78:	602b      	str	r3, [r5, #0]
 800fb7a:	f7f4 f9d1 	bl	8003f20 <_kill>
 800fb7e:	1c43      	adds	r3, r0, #1
 800fb80:	d102      	bne.n	800fb88 <_kill_r+0x1c>
 800fb82:	682b      	ldr	r3, [r5, #0]
 800fb84:	b103      	cbz	r3, 800fb88 <_kill_r+0x1c>
 800fb86:	6023      	str	r3, [r4, #0]
 800fb88:	bd38      	pop	{r3, r4, r5, pc}
 800fb8a:	bf00      	nop
 800fb8c:	20005498 	.word	0x20005498

0800fb90 <_getpid_r>:
 800fb90:	f7f4 b9be 	b.w	8003f10 <_getpid>

0800fb94 <__swhatbuf_r>:
 800fb94:	b570      	push	{r4, r5, r6, lr}
 800fb96:	460c      	mov	r4, r1
 800fb98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fb9c:	2900      	cmp	r1, #0
 800fb9e:	b096      	sub	sp, #88	@ 0x58
 800fba0:	4615      	mov	r5, r2
 800fba2:	461e      	mov	r6, r3
 800fba4:	da0d      	bge.n	800fbc2 <__swhatbuf_r+0x2e>
 800fba6:	89a3      	ldrh	r3, [r4, #12]
 800fba8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fbac:	f04f 0100 	mov.w	r1, #0
 800fbb0:	bf14      	ite	ne
 800fbb2:	2340      	movne	r3, #64	@ 0x40
 800fbb4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fbb8:	2000      	movs	r0, #0
 800fbba:	6031      	str	r1, [r6, #0]
 800fbbc:	602b      	str	r3, [r5, #0]
 800fbbe:	b016      	add	sp, #88	@ 0x58
 800fbc0:	bd70      	pop	{r4, r5, r6, pc}
 800fbc2:	466a      	mov	r2, sp
 800fbc4:	f000 f848 	bl	800fc58 <_fstat_r>
 800fbc8:	2800      	cmp	r0, #0
 800fbca:	dbec      	blt.n	800fba6 <__swhatbuf_r+0x12>
 800fbcc:	9901      	ldr	r1, [sp, #4]
 800fbce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fbd2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fbd6:	4259      	negs	r1, r3
 800fbd8:	4159      	adcs	r1, r3
 800fbda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fbde:	e7eb      	b.n	800fbb8 <__swhatbuf_r+0x24>

0800fbe0 <__smakebuf_r>:
 800fbe0:	898b      	ldrh	r3, [r1, #12]
 800fbe2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fbe4:	079d      	lsls	r5, r3, #30
 800fbe6:	4606      	mov	r6, r0
 800fbe8:	460c      	mov	r4, r1
 800fbea:	d507      	bpl.n	800fbfc <__smakebuf_r+0x1c>
 800fbec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800fbf0:	6023      	str	r3, [r4, #0]
 800fbf2:	6123      	str	r3, [r4, #16]
 800fbf4:	2301      	movs	r3, #1
 800fbf6:	6163      	str	r3, [r4, #20]
 800fbf8:	b003      	add	sp, #12
 800fbfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fbfc:	ab01      	add	r3, sp, #4
 800fbfe:	466a      	mov	r2, sp
 800fc00:	f7ff ffc8 	bl	800fb94 <__swhatbuf_r>
 800fc04:	9f00      	ldr	r7, [sp, #0]
 800fc06:	4605      	mov	r5, r0
 800fc08:	4639      	mov	r1, r7
 800fc0a:	4630      	mov	r0, r6
 800fc0c:	f7fe fecc 	bl	800e9a8 <_malloc_r>
 800fc10:	b948      	cbnz	r0, 800fc26 <__smakebuf_r+0x46>
 800fc12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc16:	059a      	lsls	r2, r3, #22
 800fc18:	d4ee      	bmi.n	800fbf8 <__smakebuf_r+0x18>
 800fc1a:	f023 0303 	bic.w	r3, r3, #3
 800fc1e:	f043 0302 	orr.w	r3, r3, #2
 800fc22:	81a3      	strh	r3, [r4, #12]
 800fc24:	e7e2      	b.n	800fbec <__smakebuf_r+0xc>
 800fc26:	89a3      	ldrh	r3, [r4, #12]
 800fc28:	6020      	str	r0, [r4, #0]
 800fc2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fc2e:	81a3      	strh	r3, [r4, #12]
 800fc30:	9b01      	ldr	r3, [sp, #4]
 800fc32:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fc36:	b15b      	cbz	r3, 800fc50 <__smakebuf_r+0x70>
 800fc38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fc3c:	4630      	mov	r0, r6
 800fc3e:	f000 f81d 	bl	800fc7c <_isatty_r>
 800fc42:	b128      	cbz	r0, 800fc50 <__smakebuf_r+0x70>
 800fc44:	89a3      	ldrh	r3, [r4, #12]
 800fc46:	f023 0303 	bic.w	r3, r3, #3
 800fc4a:	f043 0301 	orr.w	r3, r3, #1
 800fc4e:	81a3      	strh	r3, [r4, #12]
 800fc50:	89a3      	ldrh	r3, [r4, #12]
 800fc52:	431d      	orrs	r5, r3
 800fc54:	81a5      	strh	r5, [r4, #12]
 800fc56:	e7cf      	b.n	800fbf8 <__smakebuf_r+0x18>

0800fc58 <_fstat_r>:
 800fc58:	b538      	push	{r3, r4, r5, lr}
 800fc5a:	4d07      	ldr	r5, [pc, #28]	@ (800fc78 <_fstat_r+0x20>)
 800fc5c:	2300      	movs	r3, #0
 800fc5e:	4604      	mov	r4, r0
 800fc60:	4608      	mov	r0, r1
 800fc62:	4611      	mov	r1, r2
 800fc64:	602b      	str	r3, [r5, #0]
 800fc66:	f7f4 f9bb 	bl	8003fe0 <_fstat>
 800fc6a:	1c43      	adds	r3, r0, #1
 800fc6c:	d102      	bne.n	800fc74 <_fstat_r+0x1c>
 800fc6e:	682b      	ldr	r3, [r5, #0]
 800fc70:	b103      	cbz	r3, 800fc74 <_fstat_r+0x1c>
 800fc72:	6023      	str	r3, [r4, #0]
 800fc74:	bd38      	pop	{r3, r4, r5, pc}
 800fc76:	bf00      	nop
 800fc78:	20005498 	.word	0x20005498

0800fc7c <_isatty_r>:
 800fc7c:	b538      	push	{r3, r4, r5, lr}
 800fc7e:	4d06      	ldr	r5, [pc, #24]	@ (800fc98 <_isatty_r+0x1c>)
 800fc80:	2300      	movs	r3, #0
 800fc82:	4604      	mov	r4, r0
 800fc84:	4608      	mov	r0, r1
 800fc86:	602b      	str	r3, [r5, #0]
 800fc88:	f7f4 f9ba 	bl	8004000 <_isatty>
 800fc8c:	1c43      	adds	r3, r0, #1
 800fc8e:	d102      	bne.n	800fc96 <_isatty_r+0x1a>
 800fc90:	682b      	ldr	r3, [r5, #0]
 800fc92:	b103      	cbz	r3, 800fc96 <_isatty_r+0x1a>
 800fc94:	6023      	str	r3, [r4, #0]
 800fc96:	bd38      	pop	{r3, r4, r5, pc}
 800fc98:	20005498 	.word	0x20005498

0800fc9c <atan2>:
 800fc9c:	f000 b800 	b.w	800fca0 <__ieee754_atan2>

0800fca0 <__ieee754_atan2>:
 800fca0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fca4:	ec57 6b11 	vmov	r6, r7, d1
 800fca8:	4273      	negs	r3, r6
 800fcaa:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800fe28 <__ieee754_atan2+0x188>
 800fcae:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800fcb2:	4333      	orrs	r3, r6
 800fcb4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800fcb8:	4543      	cmp	r3, r8
 800fcba:	ec51 0b10 	vmov	r0, r1, d0
 800fcbe:	4635      	mov	r5, r6
 800fcc0:	d809      	bhi.n	800fcd6 <__ieee754_atan2+0x36>
 800fcc2:	4244      	negs	r4, r0
 800fcc4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800fcc8:	4304      	orrs	r4, r0
 800fcca:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800fcce:	4544      	cmp	r4, r8
 800fcd0:	468e      	mov	lr, r1
 800fcd2:	4681      	mov	r9, r0
 800fcd4:	d907      	bls.n	800fce6 <__ieee754_atan2+0x46>
 800fcd6:	4632      	mov	r2, r6
 800fcd8:	463b      	mov	r3, r7
 800fcda:	f7f0 fad7 	bl	800028c <__adddf3>
 800fcde:	ec41 0b10 	vmov	d0, r0, r1
 800fce2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fce6:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800fcea:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800fcee:	4334      	orrs	r4, r6
 800fcf0:	d103      	bne.n	800fcfa <__ieee754_atan2+0x5a>
 800fcf2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fcf6:	f000 b89b 	b.w	800fe30 <atan>
 800fcfa:	17bc      	asrs	r4, r7, #30
 800fcfc:	f004 0402 	and.w	r4, r4, #2
 800fd00:	ea53 0909 	orrs.w	r9, r3, r9
 800fd04:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800fd08:	d107      	bne.n	800fd1a <__ieee754_atan2+0x7a>
 800fd0a:	2c02      	cmp	r4, #2
 800fd0c:	d05f      	beq.n	800fdce <__ieee754_atan2+0x12e>
 800fd0e:	2c03      	cmp	r4, #3
 800fd10:	d1e5      	bne.n	800fcde <__ieee754_atan2+0x3e>
 800fd12:	a141      	add	r1, pc, #260	@ (adr r1, 800fe18 <__ieee754_atan2+0x178>)
 800fd14:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fd18:	e7e1      	b.n	800fcde <__ieee754_atan2+0x3e>
 800fd1a:	4315      	orrs	r5, r2
 800fd1c:	d106      	bne.n	800fd2c <__ieee754_atan2+0x8c>
 800fd1e:	f1be 0f00 	cmp.w	lr, #0
 800fd22:	da5f      	bge.n	800fde4 <__ieee754_atan2+0x144>
 800fd24:	a13e      	add	r1, pc, #248	@ (adr r1, 800fe20 <__ieee754_atan2+0x180>)
 800fd26:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fd2a:	e7d8      	b.n	800fcde <__ieee754_atan2+0x3e>
 800fd2c:	4542      	cmp	r2, r8
 800fd2e:	d10f      	bne.n	800fd50 <__ieee754_atan2+0xb0>
 800fd30:	4293      	cmp	r3, r2
 800fd32:	f104 34ff 	add.w	r4, r4, #4294967295
 800fd36:	d107      	bne.n	800fd48 <__ieee754_atan2+0xa8>
 800fd38:	2c02      	cmp	r4, #2
 800fd3a:	d84c      	bhi.n	800fdd6 <__ieee754_atan2+0x136>
 800fd3c:	4b34      	ldr	r3, [pc, #208]	@ (800fe10 <__ieee754_atan2+0x170>)
 800fd3e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800fd42:	e9d3 0100 	ldrd	r0, r1, [r3]
 800fd46:	e7ca      	b.n	800fcde <__ieee754_atan2+0x3e>
 800fd48:	2c02      	cmp	r4, #2
 800fd4a:	d848      	bhi.n	800fdde <__ieee754_atan2+0x13e>
 800fd4c:	4b31      	ldr	r3, [pc, #196]	@ (800fe14 <__ieee754_atan2+0x174>)
 800fd4e:	e7f6      	b.n	800fd3e <__ieee754_atan2+0x9e>
 800fd50:	4543      	cmp	r3, r8
 800fd52:	d0e4      	beq.n	800fd1e <__ieee754_atan2+0x7e>
 800fd54:	1a9b      	subs	r3, r3, r2
 800fd56:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800fd5a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800fd5e:	da1e      	bge.n	800fd9e <__ieee754_atan2+0xfe>
 800fd60:	2f00      	cmp	r7, #0
 800fd62:	da01      	bge.n	800fd68 <__ieee754_atan2+0xc8>
 800fd64:	323c      	adds	r2, #60	@ 0x3c
 800fd66:	db1e      	blt.n	800fda6 <__ieee754_atan2+0x106>
 800fd68:	4632      	mov	r2, r6
 800fd6a:	463b      	mov	r3, r7
 800fd6c:	f7f0 fd6e 	bl	800084c <__aeabi_ddiv>
 800fd70:	ec41 0b10 	vmov	d0, r0, r1
 800fd74:	f000 f9f4 	bl	8010160 <fabs>
 800fd78:	f000 f85a 	bl	800fe30 <atan>
 800fd7c:	ec51 0b10 	vmov	r0, r1, d0
 800fd80:	2c01      	cmp	r4, #1
 800fd82:	d013      	beq.n	800fdac <__ieee754_atan2+0x10c>
 800fd84:	2c02      	cmp	r4, #2
 800fd86:	d015      	beq.n	800fdb4 <__ieee754_atan2+0x114>
 800fd88:	2c00      	cmp	r4, #0
 800fd8a:	d0a8      	beq.n	800fcde <__ieee754_atan2+0x3e>
 800fd8c:	a318      	add	r3, pc, #96	@ (adr r3, 800fdf0 <__ieee754_atan2+0x150>)
 800fd8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd92:	f7f0 fa79 	bl	8000288 <__aeabi_dsub>
 800fd96:	a318      	add	r3, pc, #96	@ (adr r3, 800fdf8 <__ieee754_atan2+0x158>)
 800fd98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd9c:	e014      	b.n	800fdc8 <__ieee754_atan2+0x128>
 800fd9e:	a118      	add	r1, pc, #96	@ (adr r1, 800fe00 <__ieee754_atan2+0x160>)
 800fda0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fda4:	e7ec      	b.n	800fd80 <__ieee754_atan2+0xe0>
 800fda6:	2000      	movs	r0, #0
 800fda8:	2100      	movs	r1, #0
 800fdaa:	e7e9      	b.n	800fd80 <__ieee754_atan2+0xe0>
 800fdac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fdb0:	4619      	mov	r1, r3
 800fdb2:	e794      	b.n	800fcde <__ieee754_atan2+0x3e>
 800fdb4:	a30e      	add	r3, pc, #56	@ (adr r3, 800fdf0 <__ieee754_atan2+0x150>)
 800fdb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdba:	f7f0 fa65 	bl	8000288 <__aeabi_dsub>
 800fdbe:	4602      	mov	r2, r0
 800fdc0:	460b      	mov	r3, r1
 800fdc2:	a10d      	add	r1, pc, #52	@ (adr r1, 800fdf8 <__ieee754_atan2+0x158>)
 800fdc4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fdc8:	f7f0 fa5e 	bl	8000288 <__aeabi_dsub>
 800fdcc:	e787      	b.n	800fcde <__ieee754_atan2+0x3e>
 800fdce:	a10a      	add	r1, pc, #40	@ (adr r1, 800fdf8 <__ieee754_atan2+0x158>)
 800fdd0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fdd4:	e783      	b.n	800fcde <__ieee754_atan2+0x3e>
 800fdd6:	a10c      	add	r1, pc, #48	@ (adr r1, 800fe08 <__ieee754_atan2+0x168>)
 800fdd8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fddc:	e77f      	b.n	800fcde <__ieee754_atan2+0x3e>
 800fdde:	2000      	movs	r0, #0
 800fde0:	2100      	movs	r1, #0
 800fde2:	e77c      	b.n	800fcde <__ieee754_atan2+0x3e>
 800fde4:	a106      	add	r1, pc, #24	@ (adr r1, 800fe00 <__ieee754_atan2+0x160>)
 800fde6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fdea:	e778      	b.n	800fcde <__ieee754_atan2+0x3e>
 800fdec:	f3af 8000 	nop.w
 800fdf0:	33145c07 	.word	0x33145c07
 800fdf4:	3ca1a626 	.word	0x3ca1a626
 800fdf8:	54442d18 	.word	0x54442d18
 800fdfc:	400921fb 	.word	0x400921fb
 800fe00:	54442d18 	.word	0x54442d18
 800fe04:	3ff921fb 	.word	0x3ff921fb
 800fe08:	54442d18 	.word	0x54442d18
 800fe0c:	3fe921fb 	.word	0x3fe921fb
 800fe10:	080111c8 	.word	0x080111c8
 800fe14:	080111b0 	.word	0x080111b0
 800fe18:	54442d18 	.word	0x54442d18
 800fe1c:	c00921fb 	.word	0xc00921fb
 800fe20:	54442d18 	.word	0x54442d18
 800fe24:	bff921fb 	.word	0xbff921fb
 800fe28:	7ff00000 	.word	0x7ff00000
 800fe2c:	00000000 	.word	0x00000000

0800fe30 <atan>:
 800fe30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe34:	ec55 4b10 	vmov	r4, r5, d0
 800fe38:	4bbf      	ldr	r3, [pc, #764]	@ (8010138 <atan+0x308>)
 800fe3a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800fe3e:	429e      	cmp	r6, r3
 800fe40:	46ab      	mov	fp, r5
 800fe42:	d918      	bls.n	800fe76 <atan+0x46>
 800fe44:	4bbd      	ldr	r3, [pc, #756]	@ (801013c <atan+0x30c>)
 800fe46:	429e      	cmp	r6, r3
 800fe48:	d801      	bhi.n	800fe4e <atan+0x1e>
 800fe4a:	d109      	bne.n	800fe60 <atan+0x30>
 800fe4c:	b144      	cbz	r4, 800fe60 <atan+0x30>
 800fe4e:	4622      	mov	r2, r4
 800fe50:	462b      	mov	r3, r5
 800fe52:	4620      	mov	r0, r4
 800fe54:	4629      	mov	r1, r5
 800fe56:	f7f0 fa19 	bl	800028c <__adddf3>
 800fe5a:	4604      	mov	r4, r0
 800fe5c:	460d      	mov	r5, r1
 800fe5e:	e006      	b.n	800fe6e <atan+0x3e>
 800fe60:	f1bb 0f00 	cmp.w	fp, #0
 800fe64:	f340 812b 	ble.w	80100be <atan+0x28e>
 800fe68:	a597      	add	r5, pc, #604	@ (adr r5, 80100c8 <atan+0x298>)
 800fe6a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800fe6e:	ec45 4b10 	vmov	d0, r4, r5
 800fe72:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe76:	4bb2      	ldr	r3, [pc, #712]	@ (8010140 <atan+0x310>)
 800fe78:	429e      	cmp	r6, r3
 800fe7a:	d813      	bhi.n	800fea4 <atan+0x74>
 800fe7c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800fe80:	429e      	cmp	r6, r3
 800fe82:	d80c      	bhi.n	800fe9e <atan+0x6e>
 800fe84:	a392      	add	r3, pc, #584	@ (adr r3, 80100d0 <atan+0x2a0>)
 800fe86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe8a:	4620      	mov	r0, r4
 800fe8c:	4629      	mov	r1, r5
 800fe8e:	f7f0 f9fd 	bl	800028c <__adddf3>
 800fe92:	4bac      	ldr	r3, [pc, #688]	@ (8010144 <atan+0x314>)
 800fe94:	2200      	movs	r2, #0
 800fe96:	f7f0 fe3f 	bl	8000b18 <__aeabi_dcmpgt>
 800fe9a:	2800      	cmp	r0, #0
 800fe9c:	d1e7      	bne.n	800fe6e <atan+0x3e>
 800fe9e:	f04f 3aff 	mov.w	sl, #4294967295
 800fea2:	e029      	b.n	800fef8 <atan+0xc8>
 800fea4:	f000 f95c 	bl	8010160 <fabs>
 800fea8:	4ba7      	ldr	r3, [pc, #668]	@ (8010148 <atan+0x318>)
 800feaa:	429e      	cmp	r6, r3
 800feac:	ec55 4b10 	vmov	r4, r5, d0
 800feb0:	f200 80bc 	bhi.w	801002c <atan+0x1fc>
 800feb4:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800feb8:	429e      	cmp	r6, r3
 800feba:	f200 809e 	bhi.w	800fffa <atan+0x1ca>
 800febe:	4622      	mov	r2, r4
 800fec0:	462b      	mov	r3, r5
 800fec2:	4620      	mov	r0, r4
 800fec4:	4629      	mov	r1, r5
 800fec6:	f7f0 f9e1 	bl	800028c <__adddf3>
 800feca:	4b9e      	ldr	r3, [pc, #632]	@ (8010144 <atan+0x314>)
 800fecc:	2200      	movs	r2, #0
 800fece:	f7f0 f9db 	bl	8000288 <__aeabi_dsub>
 800fed2:	2200      	movs	r2, #0
 800fed4:	4606      	mov	r6, r0
 800fed6:	460f      	mov	r7, r1
 800fed8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800fedc:	4620      	mov	r0, r4
 800fede:	4629      	mov	r1, r5
 800fee0:	f7f0 f9d4 	bl	800028c <__adddf3>
 800fee4:	4602      	mov	r2, r0
 800fee6:	460b      	mov	r3, r1
 800fee8:	4630      	mov	r0, r6
 800feea:	4639      	mov	r1, r7
 800feec:	f7f0 fcae 	bl	800084c <__aeabi_ddiv>
 800fef0:	f04f 0a00 	mov.w	sl, #0
 800fef4:	4604      	mov	r4, r0
 800fef6:	460d      	mov	r5, r1
 800fef8:	4622      	mov	r2, r4
 800fefa:	462b      	mov	r3, r5
 800fefc:	4620      	mov	r0, r4
 800fefe:	4629      	mov	r1, r5
 800ff00:	f7f0 fb7a 	bl	80005f8 <__aeabi_dmul>
 800ff04:	4602      	mov	r2, r0
 800ff06:	460b      	mov	r3, r1
 800ff08:	4680      	mov	r8, r0
 800ff0a:	4689      	mov	r9, r1
 800ff0c:	f7f0 fb74 	bl	80005f8 <__aeabi_dmul>
 800ff10:	a371      	add	r3, pc, #452	@ (adr r3, 80100d8 <atan+0x2a8>)
 800ff12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff16:	4606      	mov	r6, r0
 800ff18:	460f      	mov	r7, r1
 800ff1a:	f7f0 fb6d 	bl	80005f8 <__aeabi_dmul>
 800ff1e:	a370      	add	r3, pc, #448	@ (adr r3, 80100e0 <atan+0x2b0>)
 800ff20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff24:	f7f0 f9b2 	bl	800028c <__adddf3>
 800ff28:	4632      	mov	r2, r6
 800ff2a:	463b      	mov	r3, r7
 800ff2c:	f7f0 fb64 	bl	80005f8 <__aeabi_dmul>
 800ff30:	a36d      	add	r3, pc, #436	@ (adr r3, 80100e8 <atan+0x2b8>)
 800ff32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff36:	f7f0 f9a9 	bl	800028c <__adddf3>
 800ff3a:	4632      	mov	r2, r6
 800ff3c:	463b      	mov	r3, r7
 800ff3e:	f7f0 fb5b 	bl	80005f8 <__aeabi_dmul>
 800ff42:	a36b      	add	r3, pc, #428	@ (adr r3, 80100f0 <atan+0x2c0>)
 800ff44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff48:	f7f0 f9a0 	bl	800028c <__adddf3>
 800ff4c:	4632      	mov	r2, r6
 800ff4e:	463b      	mov	r3, r7
 800ff50:	f7f0 fb52 	bl	80005f8 <__aeabi_dmul>
 800ff54:	a368      	add	r3, pc, #416	@ (adr r3, 80100f8 <atan+0x2c8>)
 800ff56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff5a:	f7f0 f997 	bl	800028c <__adddf3>
 800ff5e:	4632      	mov	r2, r6
 800ff60:	463b      	mov	r3, r7
 800ff62:	f7f0 fb49 	bl	80005f8 <__aeabi_dmul>
 800ff66:	a366      	add	r3, pc, #408	@ (adr r3, 8010100 <atan+0x2d0>)
 800ff68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff6c:	f7f0 f98e 	bl	800028c <__adddf3>
 800ff70:	4642      	mov	r2, r8
 800ff72:	464b      	mov	r3, r9
 800ff74:	f7f0 fb40 	bl	80005f8 <__aeabi_dmul>
 800ff78:	a363      	add	r3, pc, #396	@ (adr r3, 8010108 <atan+0x2d8>)
 800ff7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff7e:	4680      	mov	r8, r0
 800ff80:	4689      	mov	r9, r1
 800ff82:	4630      	mov	r0, r6
 800ff84:	4639      	mov	r1, r7
 800ff86:	f7f0 fb37 	bl	80005f8 <__aeabi_dmul>
 800ff8a:	a361      	add	r3, pc, #388	@ (adr r3, 8010110 <atan+0x2e0>)
 800ff8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff90:	f7f0 f97a 	bl	8000288 <__aeabi_dsub>
 800ff94:	4632      	mov	r2, r6
 800ff96:	463b      	mov	r3, r7
 800ff98:	f7f0 fb2e 	bl	80005f8 <__aeabi_dmul>
 800ff9c:	a35e      	add	r3, pc, #376	@ (adr r3, 8010118 <atan+0x2e8>)
 800ff9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffa2:	f7f0 f971 	bl	8000288 <__aeabi_dsub>
 800ffa6:	4632      	mov	r2, r6
 800ffa8:	463b      	mov	r3, r7
 800ffaa:	f7f0 fb25 	bl	80005f8 <__aeabi_dmul>
 800ffae:	a35c      	add	r3, pc, #368	@ (adr r3, 8010120 <atan+0x2f0>)
 800ffb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffb4:	f7f0 f968 	bl	8000288 <__aeabi_dsub>
 800ffb8:	4632      	mov	r2, r6
 800ffba:	463b      	mov	r3, r7
 800ffbc:	f7f0 fb1c 	bl	80005f8 <__aeabi_dmul>
 800ffc0:	a359      	add	r3, pc, #356	@ (adr r3, 8010128 <atan+0x2f8>)
 800ffc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffc6:	f7f0 f95f 	bl	8000288 <__aeabi_dsub>
 800ffca:	4632      	mov	r2, r6
 800ffcc:	463b      	mov	r3, r7
 800ffce:	f7f0 fb13 	bl	80005f8 <__aeabi_dmul>
 800ffd2:	4602      	mov	r2, r0
 800ffd4:	460b      	mov	r3, r1
 800ffd6:	4640      	mov	r0, r8
 800ffd8:	4649      	mov	r1, r9
 800ffda:	f7f0 f957 	bl	800028c <__adddf3>
 800ffde:	4622      	mov	r2, r4
 800ffe0:	462b      	mov	r3, r5
 800ffe2:	f7f0 fb09 	bl	80005f8 <__aeabi_dmul>
 800ffe6:	f1ba 3fff 	cmp.w	sl, #4294967295
 800ffea:	4602      	mov	r2, r0
 800ffec:	460b      	mov	r3, r1
 800ffee:	d148      	bne.n	8010082 <atan+0x252>
 800fff0:	4620      	mov	r0, r4
 800fff2:	4629      	mov	r1, r5
 800fff4:	f7f0 f948 	bl	8000288 <__aeabi_dsub>
 800fff8:	e72f      	b.n	800fe5a <atan+0x2a>
 800fffa:	4b52      	ldr	r3, [pc, #328]	@ (8010144 <atan+0x314>)
 800fffc:	2200      	movs	r2, #0
 800fffe:	4620      	mov	r0, r4
 8010000:	4629      	mov	r1, r5
 8010002:	f7f0 f941 	bl	8000288 <__aeabi_dsub>
 8010006:	4b4f      	ldr	r3, [pc, #316]	@ (8010144 <atan+0x314>)
 8010008:	4606      	mov	r6, r0
 801000a:	460f      	mov	r7, r1
 801000c:	2200      	movs	r2, #0
 801000e:	4620      	mov	r0, r4
 8010010:	4629      	mov	r1, r5
 8010012:	f7f0 f93b 	bl	800028c <__adddf3>
 8010016:	4602      	mov	r2, r0
 8010018:	460b      	mov	r3, r1
 801001a:	4630      	mov	r0, r6
 801001c:	4639      	mov	r1, r7
 801001e:	f7f0 fc15 	bl	800084c <__aeabi_ddiv>
 8010022:	f04f 0a01 	mov.w	sl, #1
 8010026:	4604      	mov	r4, r0
 8010028:	460d      	mov	r5, r1
 801002a:	e765      	b.n	800fef8 <atan+0xc8>
 801002c:	4b47      	ldr	r3, [pc, #284]	@ (801014c <atan+0x31c>)
 801002e:	429e      	cmp	r6, r3
 8010030:	d21c      	bcs.n	801006c <atan+0x23c>
 8010032:	4b47      	ldr	r3, [pc, #284]	@ (8010150 <atan+0x320>)
 8010034:	2200      	movs	r2, #0
 8010036:	4620      	mov	r0, r4
 8010038:	4629      	mov	r1, r5
 801003a:	f7f0 f925 	bl	8000288 <__aeabi_dsub>
 801003e:	4b44      	ldr	r3, [pc, #272]	@ (8010150 <atan+0x320>)
 8010040:	4606      	mov	r6, r0
 8010042:	460f      	mov	r7, r1
 8010044:	2200      	movs	r2, #0
 8010046:	4620      	mov	r0, r4
 8010048:	4629      	mov	r1, r5
 801004a:	f7f0 fad5 	bl	80005f8 <__aeabi_dmul>
 801004e:	4b3d      	ldr	r3, [pc, #244]	@ (8010144 <atan+0x314>)
 8010050:	2200      	movs	r2, #0
 8010052:	f7f0 f91b 	bl	800028c <__adddf3>
 8010056:	4602      	mov	r2, r0
 8010058:	460b      	mov	r3, r1
 801005a:	4630      	mov	r0, r6
 801005c:	4639      	mov	r1, r7
 801005e:	f7f0 fbf5 	bl	800084c <__aeabi_ddiv>
 8010062:	f04f 0a02 	mov.w	sl, #2
 8010066:	4604      	mov	r4, r0
 8010068:	460d      	mov	r5, r1
 801006a:	e745      	b.n	800fef8 <atan+0xc8>
 801006c:	4622      	mov	r2, r4
 801006e:	462b      	mov	r3, r5
 8010070:	4938      	ldr	r1, [pc, #224]	@ (8010154 <atan+0x324>)
 8010072:	2000      	movs	r0, #0
 8010074:	f7f0 fbea 	bl	800084c <__aeabi_ddiv>
 8010078:	f04f 0a03 	mov.w	sl, #3
 801007c:	4604      	mov	r4, r0
 801007e:	460d      	mov	r5, r1
 8010080:	e73a      	b.n	800fef8 <atan+0xc8>
 8010082:	4b35      	ldr	r3, [pc, #212]	@ (8010158 <atan+0x328>)
 8010084:	4e35      	ldr	r6, [pc, #212]	@ (801015c <atan+0x32c>)
 8010086:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801008a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801008e:	f7f0 f8fb 	bl	8000288 <__aeabi_dsub>
 8010092:	4622      	mov	r2, r4
 8010094:	462b      	mov	r3, r5
 8010096:	f7f0 f8f7 	bl	8000288 <__aeabi_dsub>
 801009a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 801009e:	4602      	mov	r2, r0
 80100a0:	460b      	mov	r3, r1
 80100a2:	e9d6 0100 	ldrd	r0, r1, [r6]
 80100a6:	f7f0 f8ef 	bl	8000288 <__aeabi_dsub>
 80100aa:	f1bb 0f00 	cmp.w	fp, #0
 80100ae:	4604      	mov	r4, r0
 80100b0:	460d      	mov	r5, r1
 80100b2:	f6bf aedc 	bge.w	800fe6e <atan+0x3e>
 80100b6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80100ba:	461d      	mov	r5, r3
 80100bc:	e6d7      	b.n	800fe6e <atan+0x3e>
 80100be:	a51c      	add	r5, pc, #112	@ (adr r5, 8010130 <atan+0x300>)
 80100c0:	e9d5 4500 	ldrd	r4, r5, [r5]
 80100c4:	e6d3      	b.n	800fe6e <atan+0x3e>
 80100c6:	bf00      	nop
 80100c8:	54442d18 	.word	0x54442d18
 80100cc:	3ff921fb 	.word	0x3ff921fb
 80100d0:	8800759c 	.word	0x8800759c
 80100d4:	7e37e43c 	.word	0x7e37e43c
 80100d8:	e322da11 	.word	0xe322da11
 80100dc:	3f90ad3a 	.word	0x3f90ad3a
 80100e0:	24760deb 	.word	0x24760deb
 80100e4:	3fa97b4b 	.word	0x3fa97b4b
 80100e8:	a0d03d51 	.word	0xa0d03d51
 80100ec:	3fb10d66 	.word	0x3fb10d66
 80100f0:	c54c206e 	.word	0xc54c206e
 80100f4:	3fb745cd 	.word	0x3fb745cd
 80100f8:	920083ff 	.word	0x920083ff
 80100fc:	3fc24924 	.word	0x3fc24924
 8010100:	5555550d 	.word	0x5555550d
 8010104:	3fd55555 	.word	0x3fd55555
 8010108:	2c6a6c2f 	.word	0x2c6a6c2f
 801010c:	bfa2b444 	.word	0xbfa2b444
 8010110:	52defd9a 	.word	0x52defd9a
 8010114:	3fadde2d 	.word	0x3fadde2d
 8010118:	af749a6d 	.word	0xaf749a6d
 801011c:	3fb3b0f2 	.word	0x3fb3b0f2
 8010120:	fe231671 	.word	0xfe231671
 8010124:	3fbc71c6 	.word	0x3fbc71c6
 8010128:	9998ebc4 	.word	0x9998ebc4
 801012c:	3fc99999 	.word	0x3fc99999
 8010130:	54442d18 	.word	0x54442d18
 8010134:	bff921fb 	.word	0xbff921fb
 8010138:	440fffff 	.word	0x440fffff
 801013c:	7ff00000 	.word	0x7ff00000
 8010140:	3fdbffff 	.word	0x3fdbffff
 8010144:	3ff00000 	.word	0x3ff00000
 8010148:	3ff2ffff 	.word	0x3ff2ffff
 801014c:	40038000 	.word	0x40038000
 8010150:	3ff80000 	.word	0x3ff80000
 8010154:	bff00000 	.word	0xbff00000
 8010158:	080111e0 	.word	0x080111e0
 801015c:	08011200 	.word	0x08011200

08010160 <fabs>:
 8010160:	ec51 0b10 	vmov	r0, r1, d0
 8010164:	4602      	mov	r2, r0
 8010166:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801016a:	ec43 2b10 	vmov	d0, r2, r3
 801016e:	4770      	bx	lr

08010170 <_init>:
 8010170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010172:	bf00      	nop
 8010174:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010176:	bc08      	pop	{r3}
 8010178:	469e      	mov	lr, r3
 801017a:	4770      	bx	lr

0801017c <_fini>:
 801017c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801017e:	bf00      	nop
 8010180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010182:	bc08      	pop	{r3}
 8010184:	469e      	mov	lr, r3
 8010186:	4770      	bx	lr
