Histogram Equalization
======================

This is an optimized implementation of a 12-bit histogram equalizer targeting execution on an SDAccel supported FPGA acceleration card.

### PERFORMANCE
Board|Image Size|Frames per Second
-----|-----|-----
xilinx:adm-pcie-7v3:1ddr|2,048 x 1,080|333

For more information, please refer: [details.md][]

[details.md]: details.md

