package riscv

import chisel3.util.BitPat

object ISA {
  def     LD = BitPat("b?????????????????011?????0000011")
  def     SD = BitPat("b?????????????????011?????0100011")
  def     BEQ = BitPat("b?????????????????000?????1100011")
  def     ADD = BitPat("b0000000??????????000?????0110011")
  def     SUB = BitPat("b0100000??????????000?????0110011")
  def     AND = BitPat("b0000000??????????111?????0110011")
  def     OR = BitPat("b0000000??????????110?????0110011")
}
