Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Fri Apr 14 15:02:58 2017
| Host         : Aoide-ThinkPad-T410 running 64-bit Ubuntu 16.10
| Command      : report_control_sets -verbose -file ALU_TOP_control_sets_placed.rpt
| Design       : ALU_TOP
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    78 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |               3 |            3 |
| No           | Yes                   | No                     |              66 |           21 |
| Yes          | No                    | No                     |              19 |            6 |
| Yes          | No                    | Yes                    |              70 |           24 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+-------------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal      |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+-------------------------+-------------------------+------------------+----------------+
|  C2/clk_out    |                         | M1/count[0]             |                1 |              1 |
|  clk1hz_BUFG   | C1/last_Inport0_i_1_n_0 |                         |                1 |              1 |
|  clk1hz_BUFG   | C1/last_Inport1_i_1_n_0 |                         |                1 |              1 |
|  C2/clk_out    |                         |                         |                2 |              2 |
|  C2/clk_out    |                         | M1/plusOp[0]            |                1 |              2 |
|  clk1hz_BUFG   |                         |                         |                2 |              2 |
|  clk1hz_BUFG   |                         | reset_IBUF              |                3 |              3 |
|  clk1hz_BUFG   |                         | C1/last_Inport1_i_1_n_0 |                1 |              4 |
|  clk1hz_BUFG   |                         | C1/last_Inport0_i_1_n_0 |                1 |              4 |
|  clk1hz_BUFG   | C1/p_3_out[6]           | reset_IBUF              |                4 |              7 |
|  clk1hz_BUFG   | C1/IR                   | reset_IBUF              |                2 |              8 |
|  clk1hz_BUFG   | C1/MDR                  | reset_IBUF              |                1 |              8 |
|  clk1hz_BUFG   | C1/Outport0[7]_i_1_n_0  | reset_IBUF              |                3 |              8 |
|  clk1hz_BUFG   | C1/A                    | reset_IBUF              |                4 |              8 |
|  clk1hz_BUFG   | C1/B                    | reset_IBUF              |                4 |              8 |
|  clk1hz_BUFG   | C1/C0                   |                         |                2 |              8 |
|  C2/clk_out    |                         | M1/plusOp[1]            |                3 |              8 |
|  clk1hz_BUFG   | C1/U2/E[0]              | reset_IBUF              |                3 |              9 |
|  clk1hz_BUFG   | C1/last_reg0            |                         |                2 |              9 |
|  clk1hz_BUFG   | C1/OutportA[6]_i_1_n_0  | reset_IBUF              |                3 |             14 |
|  clk_IBUF_BUFG |                         | C2/clk_count[0]_i_1_n_0 |                6 |             20 |
|  clk_IBUF_BUFG |                         | C2/count1hz[0]_i_1_n_0  |                8 |             27 |
+----------------+-------------------------+-------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     3 |
| 3      |                     1 |
| 4      |                     2 |
| 7      |                     1 |
| 8      |                     7 |
| 9      |                     2 |
| 14     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


