0.7
2020.2
May  7 2023
15:24:31
D:/Verilog Projects/Checking_2/Checking_2.sim/sim_1/synth/func/xsim/Test_func_synth.v,1702232136,verilog,,D:/Verilog Projects/Checking_2/Checking_2.srcs/sim_1/new/Test.v,,ACC;B;DFF;DFF_0;DFF_1;DFF_10;DFF_11;DFF_12;DFF_13;DFF_14;DFF_15;DFF_16;DFF_17;DFF_18;DFF_19;DFF_2;DFF_20;DFF_21;DFF_22;DFF_23;DFF_3;DFF_4;DFF_5;DFF_6;DFF_7;DFF_8;DFF_9;DR;IR;JKFF;JKFF_24;JKFF_25;JKFF_26;JKFF_27;MAR;MDR;PC;Processor;Stat_Reg;glbl,,,,,,,,
D:/Verilog Projects/Checking_2/Checking_2.srcs/sim_1/new/Test.v,1702147759,verilog,,,,Test,,,,,,,,
