Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_filter/CTRL_TELEGRAM_FILTER_VHDL.vhd in Library work.
Entity <CTRL_TELEGRAM_FILTER_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_filter_vhdl> (Architecture <Behavioral>).
Entity <ctrl_telegram_filter_vhdl> analyzed. Unit <ctrl_telegram_filter_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_filter_vhdl>.
    Related source file is g:/profibus/ctrl_telegram_filter/CTRL_TELEGRAM_FILTER_VHDL.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:647 - Input <DISPL_COUNT> is never used.
WARNING:Xst:647 - Input <RESET> is never used.
WARNING:Xst:647 - Input <FILTER_T> is never used.
WARNING:Xst:1306 - Output <T_CMPLT> is never assigned.
WARNING:Xst:1306 - Output <FILTER_BYTE_OUT> is never assigned.
WARNING:Xst:1306 - Output <SEND_OUT> is never assigned.
WARNING:Xst:647 - Input <FILTER_ON> is never used.
WARNING:Xst:647 - Input <IN_NEXT_STATE> is never used.
WARNING:Xst:647 - Input <BYTE_IN> is never used.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:1780 - Signal <STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <STATE_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <n_SV> is never used or assigned.
WARNING:Xst:646 - Signal <not_CLK> is assigned but never used.
WARNING:Xst:1780 - Signal <SV> is never used or assigned.
WARNING:Xst:1780 - Signal <SV_M> is never used or assigned.
Unit <ctrl_telegram_filter_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_filter_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_filter_vhdl, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 



=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_filter/CTRL_TELEGRAM_FILTER_VHDL.vhd in Library work.
Entity <ctrl_telegram_filter_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_filter_vhdl> (Architecture <behavioral>).
Entity <ctrl_telegram_filter_vhdl> analyzed. Unit <ctrl_telegram_filter_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_filter_vhdl>.
    Related source file is g:/profibus/ctrl_telegram_filter/CTRL_TELEGRAM_FILTER_VHDL.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:647 - Input <DISPL_COUNT> is never used.
WARNING:Xst:647 - Input <FILTER_T> is never used.
WARNING:Xst:1306 - Output <T_CMPLT> is never assigned.
WARNING:Xst:1306 - Output <FILTER_BYTE_OUT> is never assigned.
WARNING:Xst:1306 - Output <SEND_OUT> is never assigned.
WARNING:Xst:647 - Input <FILTER_ON> is never used.
WARNING:Xst:647 - Input <BYTE_IN> is never used.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:1780 - Signal <STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <STATE_SV> is never used or assigned.
WARNING:Xst:653 - Signal <n_SV> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <n_COUNT> is used but never assigned. Tied to value 00000000.
WARNING:Xst:646 - Signal <SV> is assigned but never used.
WARNING:Xst:646 - Signal <COUNT> is assigned but never used.
Unit <ctrl_telegram_filter_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_filter_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_filter_vhdl, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 



=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3458 - Because of erroneous VHDL in VHDL file g:\profibus\ctrl_telegram_filter/CTRL_TELEGRAM_FILTER_VHDL.vhd, automatic determination of correct order of compilation of files in project file ctrl_telegram_filter_vhdl_vhdl.prj is not possible. Please compile your vhdl file(s) individually to find and fix the error(s) in your vhdl file(s). Defaulting to compilation in the order vhdl file names appear in the project file.
Compiling vhdl file g:\profibus\ctrl_telegram_filter/CTRL_TELEGRAM_FILTER_VHDL.vhd in Library work.
ERROR:HDLParsers:3312 - g:\profibus\ctrl_telegram_filter/CTRL_TELEGRAM_FILTER_VHDL.vhd Line 124. Undefined symbol 'FILTE_BYTE_OUT'.
ERROR:HDLParsers:164 - g:\profibus\ctrl_telegram_filter/CTRL_TELEGRAM_FILTER_VHDL.vhd Line 163. parse error, unexpected IDENTIFIER, expecting CASE
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_filter/CTRL_TELEGRAM_FILTER_VHDL.vhd in Library work.
ERROR:HDLParsers:3313 - g:/profibus/ctrl_telegram_filter/CTRL_TELEGRAM_FILTER_VHDL.vhd Line 266. Undefined symbol 'ST_FI_15'.  Should it be: ST_FI_05?
ERROR:HDLParsers:1209 - g:/profibus/ctrl_telegram_filter/CTRL_TELEGRAM_FILTER_VHDL.vhd Line 266. ST_FI_15: Undefined symbol (last report in this block)
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_filter/CTRL_TELEGRAM_FILTER_VHDL.vhd in Library work.
Entity <ctrl_telegram_filter_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_filter_vhdl> (Architecture <behavioral>).
Entity <ctrl_telegram_filter_vhdl> analyzed. Unit <ctrl_telegram_filter_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_filter_vhdl>.
    Related source file is g:/profibus/ctrl_telegram_filter/CTRL_TELEGRAM_FILTER_VHDL.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:647 - Input <DISPL_COUNT> is never used.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:1780 - Signal <STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <STATE_SV> is never used or assigned.
    Using one-hot encoding for signal <SV>.
    Found 8-bit adder for signal <$n0015> created at line 114.
    Found 8-bit register for signal <COUNT>.
    Found 8-bit register for signal <COUNT_M>.
    Found 13-bit register for signal <SV>.
    Found 13-bit register for signal <SV_M>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <ctrl_telegram_filter_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 4
 8-bit register                    : 2
 13-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <12> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <8> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <10> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <12> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <8> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <10> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <SV_M_10> is unconnected in block <ctrl_telegram_filter_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_10> is unconnected in block <ctrl_telegram_filter_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_12> is unconnected in block <ctrl_telegram_filter_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_6> is unconnected in block <ctrl_telegram_filter_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_8> is unconnected in block <ctrl_telegram_filter_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_12> is unconnected in block <ctrl_telegram_filter_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_6> is unconnected in block <ctrl_telegram_filter_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_8> is unconnected in block <ctrl_telegram_filter_vhdl>.

Optimizing unit <ctrl_telegram_filter_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_filter_vhdl, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      29  out of   1920     1%  
 Number of Slice Flip Flops:            34  out of   3840     0%  
 Number of 4 input LUTs:                50  out of   3840     1%  
 Number of bonded IOBs:                 24  out of    173    13%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 34    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.214ns (Maximum Frequency: 108.530MHz)
   Minimum input arrival time before clock: 5.913ns
   Maximum output required time after clock: 7.825ns
   Maximum combinational path delay: 9.360ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_filter/CTRL_TELEGRAM_FILTER_VHDL.vhd in Library work.
Entity <ctrl_telegram_filter_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_filter_vhdl> (Architecture <behavioral>).
Entity <ctrl_telegram_filter_vhdl> analyzed. Unit <ctrl_telegram_filter_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_filter_vhdl>.
    Related source file is g:/profibus/ctrl_telegram_filter/CTRL_TELEGRAM_FILTER_VHDL.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:647 - Input <DISPL_COUNT> is never used.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:1780 - Signal <STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <STATE_SV> is never used or assigned.
    Using one-hot encoding for signal <SV>.
    Found 8-bit adder for signal <$n0039> created at line 114.
    Found 8-bit register for signal <COUNT>.
    Found 8-bit register for signal <COUNT_M>.
    Found 16-bit register for signal <SV>.
    Found 16-bit register for signal <SV_M>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <ctrl_telegram_filter_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 4
 8-bit register                    : 2
 16-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_filter_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_filter_vhdl, actual ratio is 3.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      53  out of   1920     2%  
 Number of Slice Flip Flops:            48  out of   3840     1%  
 Number of 4 input LUTs:                95  out of   3840     2%  
 Number of bonded IOBs:                 24  out of    173    13%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 48    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.876ns (Maximum Frequency: 91.946MHz)
   Minimum input arrival time before clock: 7.881ns
   Maximum output required time after clock: 9.103ns
   Maximum combinational path delay: 11.538ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_filter/CTRL_TELEGRAM_FILTER_VHDL.vhd in Library work.
Entity <ctrl_telegram_filter_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_filter_vhdl> (Architecture <behavioral>).
Entity <ctrl_telegram_filter_vhdl> analyzed. Unit <ctrl_telegram_filter_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_filter_vhdl>.
    Related source file is g:/profibus/ctrl_telegram_filter/CTRL_TELEGRAM_FILTER_VHDL.vhd.
    Found 8-bit adder for signal <$n0039> created at line 114.
    Found 8-bit register for signal <COUNT>.
    Found 8-bit register for signal <COUNT_M>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_filter_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 4
 8-bit register                    : 2
 4-bit register                    : 2
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_filter_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_filter_vhdl, actual ratio is 3.
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      59  out of   1920     3%  
 Number of Slice Flip Flops:            28  out of   3840     0%  
 Number of 4 input LUTs:               105  out of   3840     2%  
 Number of bonded IOBs:                 41  out of    173    23%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 28    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.666ns (Maximum Frequency: 85.719MHz)
   Minimum input arrival time before clock: 8.461ns
   Maximum output required time after clock: 10.211ns
   Maximum combinational path delay: 12.623ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_filter_vhdl.lso
deleting ctrl_telegram_filter_vhdl.syr
deleting ctrl_telegram_filter_vhdl.prj
deleting ctrl_telegram_filter_vhdl.sprj
deleting ctrl_telegram_filter_vhdl.ana
deleting ctrl_telegram_filter_vhdl.stx
deleting ctrl_telegram_filter_vhdl.cmd_log
deleting ctrl_telegram_filter_vhdl.ngc
deleting ctrl_telegram_filter_vhdl.ngr
deleting ctrl_telegram_filter_vhdl.lso
deleting ctrl_telegram_filter_vhdl.syr
deleting ctrl_telegram_filter_vhdl.prj
deleting ctrl_telegram_filter_vhdl.sprj
deleting ctrl_telegram_filter_vhdl.ana
deleting ctrl_telegram_filter_vhdl.stx
deleting ctrl_telegram_filter_vhdl.cmd_log
deleting ctrl_telegram_filter_vhdl.ngc
deleting ctrl_telegram_filter_vhdl.ngr
deleting ctrl_telegram_filter_vhdl.lso
deleting ctrl_telegram_filter_vhdl.syr
deleting ctrl_telegram_filter_vhdl.prj
deleting ctrl_telegram_filter_vhdl.sprj
deleting ctrl_telegram_filter_vhdl.ana
deleting ctrl_telegram_filter_vhdl.stx
deleting ctrl_telegram_filter_vhdl.cmd_log
deleting ctrl_telegram_filter_vhdl.ngc
deleting ctrl_telegram_filter_vhdl.ngr
deleting ctrl_telegram_filter_vhdl.lso
deleting ctrl_telegram_filter_vhdl.syr
deleting ctrl_telegram_filter_vhdl.prj
deleting ctrl_telegram_filter_vhdl.sprj
deleting ctrl_telegram_filter_vhdl.ana
deleting ctrl_telegram_filter_vhdl.stx
deleting ctrl_telegram_filter_vhdl.cmd_log
deleting ctrl_telegram_filter_vhdl.ngc
deleting ctrl_telegram_filter_vhdl.ngr
deleting ctrl_telegram_filter_vhdl.lso
deleting ctrl_telegram_filter_vhdl.syr
deleting ctrl_telegram_filter_vhdl.prj
deleting ctrl_telegram_filter_vhdl.sprj
deleting ctrl_telegram_filter_vhdl.ana
deleting ctrl_telegram_filter_vhdl.stx
deleting ctrl_telegram_filter_vhdl.cmd_log
deleting ctrl_telegram_filter_vhdl.ngc
deleting ctrl_telegram_filter_vhdl.ngr
deleting ctrl_telegram_filter_vhdl.lso
deleting ctrl_telegram_filter_vhdl.syr
deleting ctrl_telegram_filter_vhdl.prj
deleting ctrl_telegram_filter_vhdl.sprj
deleting ctrl_telegram_filter_vhdl.ana
deleting ctrl_telegram_filter_vhdl.stx
deleting ctrl_telegram_filter_vhdl.cmd_log
deleting ctrl_telegram_filter_vhdl.ngc
deleting ctrl_telegram_filter_vhdl.ngr
deleting ctrl_telegram_filter_vhdl.lso
deleting ctrl_telegram_filter_vhdl.syr
deleting ctrl_telegram_filter_vhdl.prj
deleting ctrl_telegram_filter_vhdl.sprj
deleting ctrl_telegram_filter_vhdl.ana
deleting ctrl_telegram_filter_vhdl.stx
deleting ctrl_telegram_filter_vhdl.cmd_log
deleting ctrl_telegram_filter_vhdl.ngc
deleting ctrl_telegram_filter_vhdl.ngr
deleting ctrl_telegram_filter_vhdl.prj
deleting ctrl_telegram_filter_vhdl.prj
deleting __projnav/ctrl_telegram_filter_vhdl.xst
deleting ./xst
deleting ctrl_telegram_filter_vhdl.prj
deleting ctrl_telegram_filter_vhdl.prj
deleting __projnav/ctrl_telegram_filter_vhdl.xst
deleting ./xst
deleting ctrl_telegram_filter_vhdl.prj
deleting ctrl_telegram_filter_vhdl.prj
deleting __projnav/ctrl_telegram_filter_vhdl.xst
deleting ./xst
deleting ctrl_telegram_filter_vhdl.prj
deleting ctrl_telegram_filter_vhdl.prj
deleting __projnav/ctrl_telegram_filter_vhdl.xst
deleting ./xst
deleting ctrl_telegram_filter_vhdl.prj
deleting ctrl_telegram_filter_vhdl.prj
deleting __projnav/ctrl_telegram_filter_vhdl.xst
deleting ./xst
deleting ctrl_telegram_filter_vhdl.prj
deleting ctrl_telegram_filter_vhdl.prj
deleting __projnav/ctrl_telegram_filter_vhdl.xst
deleting ./xst
deleting ctrl_telegram_filter_vhdl.prj
deleting ctrl_telegram_filter_vhdl.prj
deleting __projnav/ctrl_telegram_filter_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_TELEGRAM_FILTER.gfl
deleting __projnav/CTRL_TELEGRAM_FILTER_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_FILTER/CTRL_TELEGRAM_FILTER_VHDL.vhd in Library work.
Entity <CTRL_TELEGRAM_FILTER_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_filter_vhdl> (Architecture <Behavioral>).
Entity <ctrl_telegram_filter_vhdl> analyzed. Unit <ctrl_telegram_filter_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_filter_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_FILTER/CTRL_TELEGRAM_FILTER_VHDL.vhd.
    Found 8-bit adder for signal <$n0039> created at line 114.
    Found 8-bit register for signal <COUNT>.
    Found 8-bit register for signal <COUNT_M>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_filter_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 4
 8-bit register                    : 2
 4-bit register                    : 2
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_filter_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_filter_vhdl, actual ratio is 3.
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      59  out of   1920     3%  
 Number of Slice Flip Flops:            28  out of   3840     0%  
 Number of 4 input LUTs:               105  out of   3840     2%  
 Number of bonded IOBs:                 41  out of    173    23%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 28    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.666ns (Maximum Frequency: 85.719MHz)
   Minimum input arrival time before clock: 8.461ns
   Maximum output required time after clock: 10.211ns
   Maximum combinational path delay: 12.623ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_filter_vhdl.lso
deleting ctrl_telegram_filter_vhdl.syr
deleting ctrl_telegram_filter_vhdl.prj
deleting ctrl_telegram_filter_vhdl.sprj
deleting ctrl_telegram_filter_vhdl.ana
deleting ctrl_telegram_filter_vhdl.stx
deleting ctrl_telegram_filter_vhdl.cmd_log
deleting ctrl_telegram_filter_vhdl.ngc
deleting ctrl_telegram_filter_vhdl.ngr
deleting ctrl_telegram_filter_vhdl.prj
deleting ctrl_telegram_filter_vhdl.prj
deleting __projnav/ctrl_telegram_filter_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_TELEGRAM_FILTER.gfl
deleting __projnav/CTRL_TELEGRAM_FILTER_flowplus.gfl
Finished cleaning up project

