{
    "DESIGN_NAME": "vnet_router",
    "VERILOG_FILES":   ["dir::output_port_vc_assignment.v",
                        "dir::switch.v",
                        "dir::performance_monitor.v",
                        "dir::vnet_router.v"],
    "DESIGN_IS_CORE": 1,
    "ROUTING_CORES": "48",
    "CLOCK_PERIOD": "100",
    "CLOCK_PORT": "clk",
    "FP_SIZING": "absolute",
    "PL_TARGET_DENSITY": "0.5",
    "DIE_AREA": "0 0 10000 10000",
    "EXTRA_LEFS":   ["dir::runs/input_port_500_500_0.75/results/final/lef/input_port.lef",
                     "dir::runs/sa_local_200_200_0.75/results/final/lef/sa_local.lef",
                     "dir::runs/sa_global_200_200_0.75/results/final/lef/sa_global.lef"],
    "EXTRA_GDS_FILES":  ["dir::runs/input_port_500_500_0.75/results/final/gds/input_port.gds",
                        "dir::runs/sa_local_200_200_0.75/results/final/gds/sa_local.gds",
                        "dir::runs/sa_global_200_200_0.75/results/final/gds/sa_global.gds"],
    "VERILOG_FILES_BLACKBOX":   ["dir::input_port/input_port.v",
                                 "dir::sa_global/sa_global.v",
                                 "dir::sa_local/sa_local.v"]
}
