$date
	Thu Mar 10 20:28:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1us
$end
$scope module inverter_tb $end
$var wire 1 ! output1 $end
$var reg 1 " clock1 $end
$scope module u1 $end
$var wire 1 " a $end
$var wire 1 ! z $end
$var wire 1 # b $end
$scope module u1 $end
$var wire 1 " A $end
$var wire 1 # B $end
$upscope $end
$scope module u2 $end
$var wire 1 # A $end
$var wire 1 ! B $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
0"
0!
$end
#1
1!
0#
1"
#2
0!
1#
0"
#3
1!
0#
1"
#4
0!
1#
0"
#5
1!
0#
1"
#6
0!
1#
0"
#7
1!
0#
1"
#8
0!
1#
0"
#9
1!
0#
1"
#10
0!
1#
0"
#11
1!
0#
1"
#12
0!
1#
0"
#13
1!
0#
1"
#14
0!
1#
0"
#15
1!
0#
1"
#16
0!
1#
0"
#17
1!
0#
1"
#18
0!
1#
0"
#19
1!
0#
1"
#20
0!
1#
0"
#21
1!
0#
1"
#22
0!
1#
0"
#23
1!
0#
1"
#24
0!
1#
0"
#25
1!
0#
1"
#26
0!
1#
0"
#27
1!
0#
1"
#28
0!
1#
0"
#29
1!
0#
1"
#30
0!
1#
0"
#31
1!
0#
1"
#32
0!
1#
0"
#33
1!
0#
1"
#34
0!
1#
0"
#35
1!
0#
1"
#36
0!
1#
0"
#37
1!
0#
1"
#38
0!
1#
0"
#39
1!
0#
1"
#40
0!
1#
0"
#41
1!
0#
1"
#42
0!
1#
0"
#43
1!
0#
1"
#44
0!
1#
0"
#45
1!
0#
1"
#46
0!
1#
0"
#47
1!
0#
1"
#48
0!
1#
0"
#49
1!
0#
1"
#50
0!
1#
0"
#51
1!
0#
1"
#52
0!
1#
0"
#53
1!
0#
1"
#54
0!
1#
0"
#55
1!
0#
1"
#56
0!
1#
0"
#57
1!
0#
1"
#58
0!
1#
0"
#59
1!
0#
1"
#60
0!
1#
0"
#61
1!
0#
1"
#62
0!
1#
0"
#63
1!
0#
1"
#64
0!
1#
0"
#65
1!
0#
1"
#66
0!
1#
0"
#67
1!
0#
1"
#68
0!
1#
0"
#69
1!
0#
1"
#70
0!
1#
0"
#71
1!
0#
1"
#72
0!
1#
0"
#73
1!
0#
1"
#74
0!
1#
0"
#75
1!
0#
1"
#76
0!
1#
0"
#77
1!
0#
1"
#78
0!
1#
0"
#79
1!
0#
1"
#80
0!
1#
0"
#81
1!
0#
1"
#82
0!
1#
0"
#83
1!
0#
1"
#84
0!
1#
0"
#85
1!
0#
1"
#86
0!
1#
0"
#87
1!
0#
1"
#88
0!
1#
0"
#89
1!
0#
1"
#90
0!
1#
0"
#91
1!
0#
1"
#92
0!
1#
0"
#93
1!
0#
1"
#94
0!
1#
0"
#95
1!
0#
1"
#96
0!
1#
0"
#97
1!
0#
1"
#98
0!
1#
0"
#99
1!
0#
1"
#100
0!
1#
0"
