$date
	Wed Sep 19 15:21:08 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testMultiplexer $end
$var wire 1 ! out $end
$var reg 1 " address0 $end
$var reg 1 # address1 $end
$var reg 1 $ in0 $end
$var reg 1 % in1 $end
$var reg 1 & in2 $end
$var reg 1 ' in3 $end
$scope module multiplexer $end
$var wire 1 ( a0anda1 $end
$var wire 1 ) a0only $end
$var wire 1 * a0xora1 $end
$var wire 1 + a1only $end
$var wire 1 , address0 $end
$var wire 1 - address1 $end
$var wire 1 . in0 $end
$var wire 1 / in0select $end
$var wire 1 0 in1 $end
$var wire 1 1 in1select $end
$var wire 1 2 in2 $end
$var wire 1 3 in2select $end
$var wire 1 4 in3 $end
$var wire 1 5 in3select $end
$var wire 1 6 n0 $end
$var wire 1 7 n0andn1 $end
$var wire 1 8 n1 $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#1000000
$dumpvars
18
17
16
05
04
03
02
01
00
0/
1.
0-
0,
0+
0*
0)
0(
0'
0&
0%
1$
0#
0"
0!
$end
#1050000
1/
#1100000
1!
#2000000
1"
1,
0$
0.
#2050000
1*
06
0/
#2100000
1)
07
0!
#3000000
1%
10
#3050000
11
#3100000
1!
#4000000
1#
1-
0"
0,
0%
00
#4050000
1+
08
0)
16
01
#4100000
0!
#5000000
1&
12
#5050000
13
#5100000
1!
#6000000
1"
1,
0&
02
#6050000
1(
0*
1)
06
03
#6100000
0)
0+
0!
#7000000
1'
14
#7050000
15
#7100000
1!
#8000000
