 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : UART_TX
Version: K-2015.06
Date   : Wed Jul 24 06:50:42 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: u3/current_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/count_reg[3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u3/current_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  u3/current_reg[0]/QN (DFFRX1M)           1.05       1.05 r
  u3/U6/Y (NAND2X1M)                       0.96       2.01 f
  u3/U9/Y (AOI21X2M)                       1.10       3.11 r
  u3/ser_en (fsm)                          0.00       3.11 r
  u0/ser_en (serializer)                   0.00       3.11 r
  u0/U3/Y (NAND2X2M)                       0.92       4.02 f
  u0/U4/Y (INVX4M)                         0.94       4.96 r
  u0/U8/Y (NAND3X2M)                       0.55       5.51 f
  u0/U5/Y (OAI32X1M)                       0.88       6.39 r
  u0/count_reg[3]/D (DFFRX1M)              0.00       6.39 r
  data arrival time                                   6.39

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u0/count_reg[3]/CK (DFFRX1M)             0.00       8.43 r
  library setup time                      -0.37       8.06
  data required time                                  8.06
  -----------------------------------------------------------
  data required time                                  8.06
  data arrival time                                  -6.39
  -----------------------------------------------------------
  slack (MET)                                         1.66


  Startpoint: u3/current_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/count_reg[2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u3/current_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  u3/current_reg[0]/QN (DFFRX1M)           1.05       1.05 r
  u3/U6/Y (NAND2X1M)                       0.96       2.01 f
  u3/U9/Y (AOI21X2M)                       1.10       3.11 r
  u3/ser_en (fsm)                          0.00       3.11 r
  u0/ser_en (serializer)                   0.00       3.11 r
  u0/U3/Y (NAND2X2M)                       0.92       4.02 f
  u0/U4/Y (INVX4M)                         0.94       4.96 r
  u0/U8/Y (NAND3X2M)                       0.55       5.51 f
  u0/U22/Y (OAI22X1M)                      0.65       6.16 r
  u0/count_reg[2]/D (DFFRX1M)              0.00       6.16 r
  data arrival time                                   6.16

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u0/count_reg[2]/CK (DFFRX1M)             0.00       8.43 r
  library setup time                      -0.33       8.10
  data required time                                  8.10
  -----------------------------------------------------------
  data required time                                  8.10
  data arrival time                                  -6.16
  -----------------------------------------------------------
  slack (MET)                                         1.94


  Startpoint: u3/current_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U2/tx_out_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u3/current_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  u3/current_reg[0]/QN (DFFRX1M)           1.05       1.05 r
  u3/U6/Y (NAND2X1M)                       0.96       2.01 f
  u3/U7/Y (AOI211X4M)                      1.04       3.04 r
  u3/mux_sel[1] (fsm)                      0.00       3.04 r
  U2/mux_sel[1] (mux)                      0.00       3.04 r
  U2/U4/Y (AOI2B1X1M)                      0.50       3.54 f
  U2/U8/Y (AOI31XLM)                       0.83       4.38 r
  U2/U6/Y (OAI32X1M)                       0.53       4.90 f
  U2/U5/Y (AO21XLM)                        0.62       5.53 f
  U2/tx_out_reg/D (DFFRHQX8M)              0.00       5.53 f
  data arrival time                                   5.53

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  U2/tx_out_reg/CK (DFFRHQX8M)             0.00       8.43 r
  library setup time                      -0.23       8.20
  data required time                                  8.20
  -----------------------------------------------------------
  data required time                                  8.20
  data arrival time                                  -5.53
  -----------------------------------------------------------
  slack (MET)                                         2.68


  Startpoint: u3/current_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/lfsr_reg[6]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u3/current_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  u3/current_reg[0]/QN (DFFRX1M)           1.05       1.05 r
  u3/U6/Y (NAND2X1M)                       0.96       2.01 f
  u3/U9/Y (AOI21X2M)                       1.10       3.11 r
  u3/ser_en (fsm)                          0.00       3.11 r
  u0/ser_en (serializer)                   0.00       3.11 r
  u0/U3/Y (NAND2X2M)                       0.92       4.02 f
  u0/U4/Y (INVX4M)                         0.94       4.96 r
  u0/U14/Y (AO22X1M)                       0.44       5.40 r
  u0/lfsr_reg[6]/D (DFFRQX2M)              0.00       5.40 r
  data arrival time                                   5.40

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u0/lfsr_reg[6]/CK (DFFRQX2M)             0.00       8.43 r
  library setup time                      -0.32       8.11
  data required time                                  8.11
  -----------------------------------------------------------
  data required time                                  8.11
  data arrival time                                  -5.40
  -----------------------------------------------------------
  slack (MET)                                         2.71


  Startpoint: u3/current_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/lfsr_reg[5]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u3/current_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  u3/current_reg[0]/QN (DFFRX1M)           1.05       1.05 r
  u3/U6/Y (NAND2X1M)                       0.96       2.01 f
  u3/U9/Y (AOI21X2M)                       1.10       3.11 r
  u3/ser_en (fsm)                          0.00       3.11 r
  u0/ser_en (serializer)                   0.00       3.11 r
  u0/U3/Y (NAND2X2M)                       0.92       4.02 f
  u0/U4/Y (INVX4M)                         0.94       4.96 r
  u0/U18/Y (AO22X1M)                       0.44       5.40 r
  u0/lfsr_reg[5]/D (DFFRQX2M)              0.00       5.40 r
  data arrival time                                   5.40

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u0/lfsr_reg[5]/CK (DFFRQX2M)             0.00       8.43 r
  library setup time                      -0.32       8.11
  data required time                                  8.11
  -----------------------------------------------------------
  data required time                                  8.11
  data arrival time                                  -5.40
  -----------------------------------------------------------
  slack (MET)                                         2.71


  Startpoint: u3/current_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/lfsr_reg[4]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u3/current_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  u3/current_reg[0]/QN (DFFRX1M)           1.05       1.05 r
  u3/U6/Y (NAND2X1M)                       0.96       2.01 f
  u3/U9/Y (AOI21X2M)                       1.10       3.11 r
  u3/ser_en (fsm)                          0.00       3.11 r
  u0/ser_en (serializer)                   0.00       3.11 r
  u0/U3/Y (NAND2X2M)                       0.92       4.02 f
  u0/U4/Y (INVX4M)                         0.94       4.96 r
  u0/U20/Y (AO22X1M)                       0.44       5.40 r
  u0/lfsr_reg[4]/D (DFFRQX2M)              0.00       5.40 r
  data arrival time                                   5.40

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u0/lfsr_reg[4]/CK (DFFRQX2M)             0.00       8.43 r
  library setup time                      -0.32       8.11
  data required time                                  8.11
  -----------------------------------------------------------
  data required time                                  8.11
  data arrival time                                  -5.40
  -----------------------------------------------------------
  slack (MET)                                         2.71


  Startpoint: u3/current_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/lfsr_reg[3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u3/current_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  u3/current_reg[0]/QN (DFFRX1M)           1.05       1.05 r
  u3/U6/Y (NAND2X1M)                       0.96       2.01 f
  u3/U9/Y (AOI21X2M)                       1.10       3.11 r
  u3/ser_en (fsm)                          0.00       3.11 r
  u0/ser_en (serializer)                   0.00       3.11 r
  u0/U3/Y (NAND2X2M)                       0.92       4.02 f
  u0/U4/Y (INVX4M)                         0.94       4.96 r
  u0/U16/Y (AO22X1M)                       0.44       5.40 r
  u0/lfsr_reg[3]/D (DFFRQX2M)              0.00       5.40 r
  data arrival time                                   5.40

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u0/lfsr_reg[3]/CK (DFFRQX2M)             0.00       8.43 r
  library setup time                      -0.32       8.11
  data required time                                  8.11
  -----------------------------------------------------------
  data required time                                  8.11
  data arrival time                                  -5.40
  -----------------------------------------------------------
  slack (MET)                                         2.71


  Startpoint: u3/current_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/lfsr_reg[2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u3/current_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  u3/current_reg[0]/QN (DFFRX1M)           1.05       1.05 r
  u3/U6/Y (NAND2X1M)                       0.96       2.01 f
  u3/U9/Y (AOI21X2M)                       1.10       3.11 r
  u3/ser_en (fsm)                          0.00       3.11 r
  u0/ser_en (serializer)                   0.00       3.11 r
  u0/U3/Y (NAND2X2M)                       0.92       4.02 f
  u0/U4/Y (INVX4M)                         0.94       4.96 r
  u0/U15/Y (AO22X1M)                       0.44       5.40 r
  u0/lfsr_reg[2]/D (DFFRQX2M)              0.00       5.40 r
  data arrival time                                   5.40

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u0/lfsr_reg[2]/CK (DFFRQX2M)             0.00       8.43 r
  library setup time                      -0.32       8.11
  data required time                                  8.11
  -----------------------------------------------------------
  data required time                                  8.11
  data arrival time                                  -5.40
  -----------------------------------------------------------
  slack (MET)                                         2.71


  Startpoint: u3/current_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/lfsr_reg[1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u3/current_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  u3/current_reg[0]/QN (DFFRX1M)           1.05       1.05 r
  u3/U6/Y (NAND2X1M)                       0.96       2.01 f
  u3/U9/Y (AOI21X2M)                       1.10       3.11 r
  u3/ser_en (fsm)                          0.00       3.11 r
  u0/ser_en (serializer)                   0.00       3.11 r
  u0/U3/Y (NAND2X2M)                       0.92       4.02 f
  u0/U4/Y (INVX4M)                         0.94       4.96 r
  u0/U17/Y (AO22X1M)                       0.44       5.40 r
  u0/lfsr_reg[1]/D (DFFRQX2M)              0.00       5.40 r
  data arrival time                                   5.40

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u0/lfsr_reg[1]/CK (DFFRQX2M)             0.00       8.43 r
  library setup time                      -0.32       8.11
  data required time                                  8.11
  -----------------------------------------------------------
  data required time                                  8.11
  data arrival time                                  -5.40
  -----------------------------------------------------------
  slack (MET)                                         2.71


  Startpoint: u3/current_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/lfsr_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u3/current_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  u3/current_reg[0]/QN (DFFRX1M)           1.05       1.05 r
  u3/U6/Y (NAND2X1M)                       0.96       2.01 f
  u3/U9/Y (AOI21X2M)                       1.10       3.11 r
  u3/ser_en (fsm)                          0.00       3.11 r
  u0/ser_en (serializer)                   0.00       3.11 r
  u0/U3/Y (NAND2X2M)                       0.92       4.02 f
  u0/U4/Y (INVX4M)                         0.94       4.96 r
  u0/U19/Y (AO22X1M)                       0.44       5.40 r
  u0/lfsr_reg[0]/D (DFFRQX2M)              0.00       5.40 r
  data arrival time                                   5.40

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u0/lfsr_reg[0]/CK (DFFRQX2M)             0.00       8.43 r
  library setup time                      -0.32       8.11
  data required time                                  8.11
  -----------------------------------------------------------
  data required time                                  8.11
  data arrival time                                  -5.40
  -----------------------------------------------------------
  slack (MET)                                         2.71


  Startpoint: u3/current_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/ser_done_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u3/current_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  u3/current_reg[0]/QN (DFFRX1M)           1.05       1.05 r
  u3/U6/Y (NAND2X1M)                       0.96       2.01 f
  u3/U9/Y (AOI21X2M)                       1.10       3.11 r
  u3/ser_en (fsm)                          0.00       3.11 r
  u0/ser_en (serializer)                   0.00       3.11 r
  u0/U3/Y (NAND2X2M)                       0.92       4.02 f
  u0/U4/Y (INVX4M)                         0.94       4.96 r
  u0/U11/Y (AOI2B1X1M)                     0.47       5.43 f
  u0/ser_done_reg/D (DFFRQX2M)             0.00       5.43 f
  data arrival time                                   5.43

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u0/ser_done_reg/CK (DFFRQX2M)            0.00       8.43 r
  library setup time                      -0.22       8.21
  data required time                                  8.21
  -----------------------------------------------------------
  data required time                                  8.21
  data arrival time                                  -5.43
  -----------------------------------------------------------
  slack (MET)                                         2.78


  Startpoint: u3/current_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/ser_data_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u3/current_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  u3/current_reg[0]/QN (DFFRX1M)           1.05       1.05 r
  u3/U6/Y (NAND2X1M)                       0.96       2.01 f
  u3/U9/Y (AOI21X2M)                       1.10       3.11 r
  u3/ser_en (fsm)                          0.00       3.11 r
  u0/ser_en (serializer)                   0.00       3.11 r
  u0/U3/Y (NAND2X2M)                       0.92       4.02 f
  u0/U4/Y (INVX4M)                         0.94       4.96 r
  u0/U25/Y (AO22X1M)                       0.39       5.36 r
  u0/ser_data_reg/D (DFFRX1M)              0.00       5.36 r
  data arrival time                                   5.36

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u0/ser_data_reg/CK (DFFRX1M)             0.00       8.43 r
  library setup time                      -0.27       8.16
  data required time                                  8.16
  -----------------------------------------------------------
  data required time                                  8.16
  data arrival time                                  -5.36
  -----------------------------------------------------------
  slack (MET)                                         2.81


  Startpoint: u3/current_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/count_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u3/current_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  u3/current_reg[0]/QN (DFFRX1M)           1.05       1.05 r
  u3/U6/Y (NAND2X1M)                       0.96       2.01 f
  u3/U9/Y (AOI21X2M)                       1.10       3.11 r
  u3/ser_en (fsm)                          0.00       3.11 r
  u0/ser_en (serializer)                   0.00       3.11 r
  u0/U3/Y (NAND2X2M)                       0.92       4.02 f
  u0/U10/Y (NOR2X2M)                       0.78       4.81 r
  u0/count_reg[0]/D (DFFRX1M)              0.00       4.81 r
  data arrival time                                   4.81

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u0/count_reg[0]/CK (DFFRX1M)             0.00       8.43 r
  library setup time                      -0.33       8.10
  data required time                                  8.10
  -----------------------------------------------------------
  data required time                                  8.10
  data arrival time                                  -4.81
  -----------------------------------------------------------
  slack (MET)                                         3.29


  Startpoint: u3/current_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/count_reg[1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u3/current_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  u3/current_reg[0]/QN (DFFRX1M)           1.05       1.05 r
  u3/U6/Y (NAND2X1M)                       0.96       2.01 f
  u3/U9/Y (AOI21X2M)                       1.10       3.11 r
  u3/ser_en (fsm)                          0.00       3.11 r
  u0/ser_en (serializer)                   0.00       3.11 r
  u0/U3/Y (NAND2X2M)                       0.92       4.02 f
  u0/U23/Y (NOR2X2M)                       0.48       4.51 r
  u0/count_reg[1]/D (DFFRX1M)              0.00       4.51 r
  data arrival time                                   4.51

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u0/count_reg[1]/CK (DFFRX1M)             0.00       8.43 r
  library setup time                      -0.29       8.14
  data required time                                  8.14
  -----------------------------------------------------------
  data required time                                  8.14
  data arrival time                                  -4.51
  -----------------------------------------------------------
  slack (MET)                                         3.63


  Startpoint: u3/current_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/lfsr_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u3/current_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  u3/current_reg[0]/QN (DFFRX1M)           1.05       1.05 r
  u3/U6/Y (NAND2X1M)                       0.96       2.01 f
  u3/U9/Y (AOI21X2M)                       1.10       3.11 r
  u3/ser_en (fsm)                          0.00       3.11 r
  u0/ser_en (serializer)                   0.00       3.11 r
  u0/U13/Y (NOR2BX2M)                      0.30       3.41 f
  u0/U12/Y (BUFX4M)                        0.46       3.87 f
  u0/U21/Y (AND2X2M)                       0.34       4.22 f
  u0/lfsr_reg[7]/D (DFFRQX2M)              0.00       4.22 f
  data arrival time                                   4.22

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u0/lfsr_reg[7]/CK (DFFRQX2M)             0.00       8.43 r
  library setup time                      -0.15       8.28
  data required time                                  8.28
  -----------------------------------------------------------
  data required time                                  8.28
  data arrival time                                  -4.22
  -----------------------------------------------------------
  slack (MET)                                         4.06


  Startpoint: u3/current_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u3/current_reg[1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u3/current_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  u3/current_reg[0]/QN (DFFRX1M)           1.05       1.05 r
  u3/U6/Y (NAND2X1M)                       0.96       2.01 f
  u3/U9/Y (AOI21X2M)                       1.10       3.11 r
  u3/U10/Y (OAI21BX1M)                     0.36       3.47 r
  u3/current_reg[1]/D (DFFRX1M)            0.00       3.47 r
  data arrival time                                   3.47

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u3/current_reg[1]/CK (DFFRX1M)           0.00       8.43 r
  library setup time                      -0.32       8.11
  data required time                                  8.11
  -----------------------------------------------------------
  data required time                                  8.11
  data arrival time                                  -3.47
  -----------------------------------------------------------
  slack (MET)                                         4.64


  Startpoint: u3/current_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u3/current_reg[2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u3/current_reg[1]/CK (DFFRX1M)           0.00       0.00 r
  u3/current_reg[1]/Q (DFFRX1M)            0.87       0.87 f
  u3/U5/Y (OAI21X3M)                       0.96       1.83 r
  u3/U12/Y (INVX2M)                        0.29       2.12 f
  u3/U4/Y (OAI222X1M)                      0.62       2.75 r
  u3/current_reg[2]/D (DFFSX2M)            0.00       2.75 r
  data arrival time                                   2.75

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u3/current_reg[2]/CK (DFFSX2M)           0.00       8.43 r
  library setup time                      -0.26       8.17
  data required time                                  8.17
  -----------------------------------------------------------
  data required time                                  8.17
  data arrival time                                  -2.75
  -----------------------------------------------------------
  slack (MET)                                         5.42


  Startpoint: u3/current_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u3/current_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u3/current_reg[1]/CK (DFFRX1M)           0.00       0.00 r
  u3/current_reg[1]/Q (DFFRX1M)            1.05       1.05 r
  u3/U14/Y (OAI211X2M)                     0.39       1.44 f
  u3/U13/Y (INVX2M)                        0.49       1.93 r
  u3/current_reg[0]/D (DFFRX1M)            0.00       1.93 r
  data arrival time                                   1.93

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u3/current_reg[0]/CK (DFFRX1M)           0.00       8.43 r
  library setup time                      -0.30       8.13
  data required time                                  8.13
  -----------------------------------------------------------
  data required time                                  8.13
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (MET)                                         6.20


  Startpoint: PAR_EN (input port clocked by CLK)
  Endpoint: U2/tx_out_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.60       2.60 r
  PAR_EN (in)                              0.13       2.73 r
  u3/par_en (fsm)                          0.00       2.73 r
  u3/U11/Y (INVX2M)                        0.21       2.94 f
  u3/U7/Y (AOI211X4M)                      0.87       3.82 r
  u3/mux_sel[1] (fsm)                      0.00       3.82 r
  U2/mux_sel[1] (mux)                      0.00       3.82 r
  U2/U4/Y (AOI2B1X1M)                      0.50       4.32 f
  U2/U8/Y (AOI31XLM)                       0.83       5.15 r
  U2/U6/Y (OAI32X1M)                       0.53       5.68 f
  U2/U5/Y (AO21XLM)                        0.62       6.30 f
  U2/tx_out_reg/D (DFFRHQX8M)              0.00       6.30 f
  data arrival time                                   6.30

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  U2/tx_out_reg/CK (DFFRHQX8M)             0.00       8.43 r
  library setup time                      -0.23       8.20
  data required time                                  8.20
  -----------------------------------------------------------
  data required time                                  8.20
  data arrival time                                  -6.30
  -----------------------------------------------------------
  slack (MET)                                         1.90


  Startpoint: P_DATA[6] (input port clocked by CLK)
  Endpoint: U1/par_bit_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.60       2.60 r
  P_DATA[6] (in)                           0.23       2.84 r
  U1/p_data[6] (parity)                    0.00       2.84 r
  U1/U3/Y (CLKXOR2X2M)                     0.51       3.35 f
  U1/U6/Y (XOR3XLM)                        0.56       3.91 r
  U1/U4/Y (XOR3XLM)                        0.76       4.67 r
  U1/par_bit_reg/D (DFFRQX2M)              0.00       4.67 r
  data arrival time                                   4.67

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  U1/par_bit_reg/CK (DFFRQX2M)             0.00       8.43 r
  library setup time                      -0.35       8.08
  data required time                                  8.08
  -----------------------------------------------------------
  data required time                                  8.08
  data arrival time                                  -4.67
  -----------------------------------------------------------
  slack (MET)                                         3.41


  Startpoint: DATA_VALID (input port clocked by CLK)
  Endpoint: u0/lfsr_reg[6]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.60       2.60 r
  DATA_VALID (in)                          0.23       2.84 r
  u0/data_valid (serializer)               0.00       2.84 r
  u0/U13/Y (NOR2BX2M)                      0.41       3.25 r
  u0/U12/Y (BUFX4M)                        0.68       3.94 r
  u0/U14/Y (AO22X1M)                       0.39       4.33 r
  u0/lfsr_reg[6]/D (DFFRQX2M)              0.00       4.33 r
  data arrival time                                   4.33

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u0/lfsr_reg[6]/CK (DFFRQX2M)             0.00       8.43 r
  library setup time                      -0.32       8.11
  data required time                                  8.11
  -----------------------------------------------------------
  data required time                                  8.11
  data arrival time                                  -4.33
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: DATA_VALID (input port clocked by CLK)
  Endpoint: u0/lfsr_reg[5]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.60       2.60 r
  DATA_VALID (in)                          0.23       2.84 r
  u0/data_valid (serializer)               0.00       2.84 r
  u0/U13/Y (NOR2BX2M)                      0.41       3.25 r
  u0/U12/Y (BUFX4M)                        0.68       3.94 r
  u0/U18/Y (AO22X1M)                       0.39       4.33 r
  u0/lfsr_reg[5]/D (DFFRQX2M)              0.00       4.33 r
  data arrival time                                   4.33

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u0/lfsr_reg[5]/CK (DFFRQX2M)             0.00       8.43 r
  library setup time                      -0.32       8.11
  data required time                                  8.11
  -----------------------------------------------------------
  data required time                                  8.11
  data arrival time                                  -4.33
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: DATA_VALID (input port clocked by CLK)
  Endpoint: u0/lfsr_reg[4]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.60       2.60 r
  DATA_VALID (in)                          0.23       2.84 r
  u0/data_valid (serializer)               0.00       2.84 r
  u0/U13/Y (NOR2BX2M)                      0.41       3.25 r
  u0/U12/Y (BUFX4M)                        0.68       3.94 r
  u0/U20/Y (AO22X1M)                       0.39       4.33 r
  u0/lfsr_reg[4]/D (DFFRQX2M)              0.00       4.33 r
  data arrival time                                   4.33

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u0/lfsr_reg[4]/CK (DFFRQX2M)             0.00       8.43 r
  library setup time                      -0.32       8.11
  data required time                                  8.11
  -----------------------------------------------------------
  data required time                                  8.11
  data arrival time                                  -4.33
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: DATA_VALID (input port clocked by CLK)
  Endpoint: u0/lfsr_reg[3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.60       2.60 r
  DATA_VALID (in)                          0.23       2.84 r
  u0/data_valid (serializer)               0.00       2.84 r
  u0/U13/Y (NOR2BX2M)                      0.41       3.25 r
  u0/U12/Y (BUFX4M)                        0.68       3.94 r
  u0/U16/Y (AO22X1M)                       0.39       4.33 r
  u0/lfsr_reg[3]/D (DFFRQX2M)              0.00       4.33 r
  data arrival time                                   4.33

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u0/lfsr_reg[3]/CK (DFFRQX2M)             0.00       8.43 r
  library setup time                      -0.32       8.11
  data required time                                  8.11
  -----------------------------------------------------------
  data required time                                  8.11
  data arrival time                                  -4.33
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: DATA_VALID (input port clocked by CLK)
  Endpoint: u0/lfsr_reg[2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.60       2.60 r
  DATA_VALID (in)                          0.23       2.84 r
  u0/data_valid (serializer)               0.00       2.84 r
  u0/U13/Y (NOR2BX2M)                      0.41       3.25 r
  u0/U12/Y (BUFX4M)                        0.68       3.94 r
  u0/U15/Y (AO22X1M)                       0.39       4.33 r
  u0/lfsr_reg[2]/D (DFFRQX2M)              0.00       4.33 r
  data arrival time                                   4.33

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u0/lfsr_reg[2]/CK (DFFRQX2M)             0.00       8.43 r
  library setup time                      -0.32       8.11
  data required time                                  8.11
  -----------------------------------------------------------
  data required time                                  8.11
  data arrival time                                  -4.33
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: DATA_VALID (input port clocked by CLK)
  Endpoint: u0/lfsr_reg[1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.60       2.60 r
  DATA_VALID (in)                          0.23       2.84 r
  u0/data_valid (serializer)               0.00       2.84 r
  u0/U13/Y (NOR2BX2M)                      0.41       3.25 r
  u0/U12/Y (BUFX4M)                        0.68       3.94 r
  u0/U17/Y (AO22X1M)                       0.39       4.33 r
  u0/lfsr_reg[1]/D (DFFRQX2M)              0.00       4.33 r
  data arrival time                                   4.33

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u0/lfsr_reg[1]/CK (DFFRQX2M)             0.00       8.43 r
  library setup time                      -0.32       8.11
  data required time                                  8.11
  -----------------------------------------------------------
  data required time                                  8.11
  data arrival time                                  -4.33
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: DATA_VALID (input port clocked by CLK)
  Endpoint: u0/lfsr_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.60       2.60 r
  DATA_VALID (in)                          0.23       2.84 r
  u0/data_valid (serializer)               0.00       2.84 r
  u0/U13/Y (NOR2BX2M)                      0.41       3.25 r
  u0/U12/Y (BUFX4M)                        0.68       3.94 r
  u0/U19/Y (AO22X1M)                       0.39       4.33 r
  u0/lfsr_reg[0]/D (DFFRQX2M)              0.00       4.33 r
  data arrival time                                   4.33

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u0/lfsr_reg[0]/CK (DFFRQX2M)             0.00       8.43 r
  library setup time                      -0.32       8.11
  data required time                                  8.11
  -----------------------------------------------------------
  data required time                                  8.11
  data arrival time                                  -4.33
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: DATA_VALID (input port clocked by CLK)
  Endpoint: u0/lfsr_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.60       2.60 r
  DATA_VALID (in)                          0.23       2.84 r
  u0/data_valid (serializer)               0.00       2.84 r
  u0/U13/Y (NOR2BX2M)                      0.41       3.25 r
  u0/U12/Y (BUFX4M)                        0.68       3.94 r
  u0/U21/Y (AND2X2M)                       0.31       4.25 r
  u0/lfsr_reg[7]/D (DFFRQX2M)              0.00       4.25 r
  data arrival time                                   4.25

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u0/lfsr_reg[7]/CK (DFFRQX2M)             0.00       8.43 r
  library setup time                      -0.31       8.12
  data required time                                  8.12
  -----------------------------------------------------------
  data required time                                  8.12
  data arrival time                                  -4.25
  -----------------------------------------------------------
  slack (MET)                                         3.87


  Startpoint: DATA_VALID (input port clocked by CLK)
  Endpoint: u0/ser_done_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.60       2.60 r
  DATA_VALID (in)                          0.23       2.84 r
  u0/data_valid (serializer)               0.00       2.84 r
  u0/U13/Y (NOR2BX2M)                      0.41       3.25 r
  u0/U12/Y (BUFX4M)                        0.68       3.94 r
  u0/U11/Y (AOI2B1X1M)                     0.33       4.27 f
  u0/ser_done_reg/D (DFFRQX2M)             0.00       4.27 f
  data arrival time                                   4.27

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u0/ser_done_reg/CK (DFFRQX2M)            0.00       8.43 r
  library setup time                      -0.22       8.21
  data required time                                  8.21
  -----------------------------------------------------------
  data required time                                  8.21
  data arrival time                                  -4.27
  -----------------------------------------------------------
  slack (MET)                                         3.94


  Startpoint: PAR_EN (input port clocked by CLK)
  Endpoint: u3/current_reg[1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.60       2.60 r
  PAR_EN (in)                              0.13       2.73 r
  u3/par_en (fsm)                          0.00       2.73 r
  u3/U11/Y (INVX2M)                        0.21       2.94 f
  u3/U10/Y (OAI21BX1M)                     0.50       3.44 r
  u3/current_reg[1]/D (DFFRX1M)            0.00       3.44 r
  data arrival time                                   3.44

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u3/current_reg[1]/CK (DFFRX1M)           0.00       8.43 r
  library setup time                      -0.32       8.11
  data required time                                  8.11
  -----------------------------------------------------------
  data required time                                  8.11
  data arrival time                                  -3.44
  -----------------------------------------------------------
  slack (MET)                                         4.67


  Startpoint: DATA_VALID (input port clocked by CLK)
  Endpoint: u3/current_reg[2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.60       2.60 f
  DATA_VALID (in)                          0.14       2.74 f
  u3/data_valid (fsm)                      0.00       2.74 f
  u3/U4/Y (OAI222X1M)                      0.59       3.34 r
  u3/current_reg[2]/D (DFFSX2M)            0.00       3.34 r
  data arrival time                                   3.34

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  u3/current_reg[2]/CK (DFFSX2M)           0.00       8.43 r
  library setup time                      -0.26       8.17
  data required time                                  8.17
  -----------------------------------------------------------
  data required time                                  8.17
  data arrival time                                  -3.34
  -----------------------------------------------------------
  slack (MET)                                         4.83


  Startpoint: u3/current_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: BUSY (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u3/current_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  u3/current_reg[0]/QN (DFFRX1M)           1.05       1.05 r
  u3/U3/Y (AOI21X1M)                       0.47       1.52 f
  u3/U8/Y (CLKBUFX8M)                      0.98       2.50 f
  u3/busy (fsm)                            0.00       2.50 f
  BUSY (out)                               0.00       2.50 f
  data arrival time                                   2.50

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  output external delay                   -2.60       5.83
  data required time                                  5.83
  -----------------------------------------------------------
  data required time                                  5.83
  data arrival time                                  -2.50
  -----------------------------------------------------------
  slack (MET)                                         3.33


  Startpoint: U2/tx_out_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: TX_OUT (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/tx_out_reg/CK (DFFRHQX8M)             0.00       0.00 r
  U2/tx_out_reg/Q (DFFRHQX8M)              1.13       1.13 r
  U2/tx_out (mux)                          0.00       1.13 r
  TX_OUT (out)                             0.00       1.13 r
  data arrival time                                   1.13

  clock CLK (rise edge)                    8.68       8.68
  clock network delay (ideal)              0.00       8.68
  clock uncertainty                       -0.25       8.43
  output external delay                   -2.60       5.83
  data required time                                  5.83
  -----------------------------------------------------------
  data required time                                  5.83
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         4.70


1
