
main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000809c  00100000  00100000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       00000468  0010809c  0010809c  0001009c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata.str1.4 00000507  00108504  00108504  00010504  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000838  00200000  00108a0c  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000011f0  00200838  00200838  00018838  2**2
                  ALLOC
  5 .int_data     00000000  00204000  00204000  00018838  2**2
                  CONTENTS, READONLY
  6 .comment      0000044a  00000000  00000000  00018838  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000800  00000000  00000000  00018c88  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00000d9f  00000000  00000000  00019488  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00019130  00000000  00000000  0001a227  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00005466  00000000  00000000  00033357  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00004df6  00000000  00000000  000387bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00001494  00000000  00000000  0003d5b4  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00002a27  00000000  00000000  0003ea48  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000a8bb  00000000  00000000  0004146f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .reset        00000000  00000000  00000000  0004bd2a  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000ab8  00000000  00000000  0004bd2a  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00100000 <_startup>:
//*- If an exception occurs before remap, this would result in an infinite loop.
//*- To ensure if a exeption occurs before start application to infinite loop.
//*------------------------------------------------------------------------------*/

                B           InitReset           /* 0x00 Reset handler */
  100000:	ea000010 	b	100048 <InitReset>

00100004 <undefvec>:
undefvec:
                B           undefvec            /* 0x04 Undefined Instruction */
  100004:	eafffffe 	b	100004 <undefvec>

00100008 <swivec>:
swivec:
                B           swivec              /* 0x08 Software Interrupt */
  100008:	eafffffe 	b	100008 <swivec>

0010000c <pabtvec>:
pabtvec:
                B           pabtvec             /* 0x0C Prefetch Abort */
  10000c:	eafffffe 	b	10000c <pabtvec>

00100010 <dabtvec>:
dabtvec:
                B           dabtvec             /* 0x10 Data Abort */
  100010:	eafffffe 	b	100010 <dabtvec>

00100014 <rsvdvec>:
rsvdvec:
                B           rsvdvec             /* 0x14 reserved  */
  100014:	eafffffe 	b	100014 <rsvdvec>

00100018 <irqvec>:
irqvec:
                B           IRQ_Handler_Entry   /* 0x18 IRQ	 */
  100018:	ea000027 	b	1000bc <IRQ_Handler_Entry>

0010001c <FIQ_Handler_Entry>:
fiqvec:               			            	/* 0x1c FIQ	*/
/*------------------------------------------------------------------------------
//*- Function             : FIQ_Handler_Entry
//*- Treatments           : FIQ Controller Interrupt Handler.
//*- Called Functions     : AIC_FVR[interrupt] 
//*------------------------------------------------------------------------------*/

FIQ_Handler_Entry:

/*- Switch in SVC/User Mode to allow User Stack access for C code 	*/
/* because the FIQ is not yet acknowledged*/

/*- Save and r0 in FIQ_Register */
            mov         r9,r0
  10001c:	e1a09000 	mov	r9, r0
	        ldr         r0 , [r8, #AIC_FVR]
  100020:	e5980104 	ldr	r0, [r8, #260]
            msr         CPSR_c,#I_BIT | F_BIT | ARM_MODE_SVC
  100024:	e321f0d3 	msr	CPSR_c, #211	; 0xd3

/*- Save scratch/used registers and LR in User Stack */
            stmfd       sp!, { r1-r3, r12, lr}
  100028:	e92d500e 	stmdb	sp!, {r1, r2, r3, ip, lr}

/*- Branch to the routine pointed by the AIC_FVR */
            mov         r14, pc
  10002c:	e1a0e00f 	mov	lr, pc
            bx          r0
  100030:	e12fff10 	bx	r0

/*- Restore scratch/used registers and LR from User Stack */
            ldmia       sp!, { r1-r3, r12, lr}
  100034:	e8bd500e 	ldmia	sp!, {r1, r2, r3, ip, lr}

/*- Leave Interrupts disabled and switch back in FIQ mode */
            msr         CPSR_c, #I_BIT | F_BIT | ARM_MODE_FIQ
  100038:	e321f0d1 	msr	CPSR_c, #209	; 0xd1

/*- Restore the R0 ARM_MODE_SVC register */
            mov         r0,r9
  10003c:	e1a00009 	mov	r0, r9

/*- Restore the Program Counter using the LR_fiq directly in the PC */
            subs        pc,lr,#4
  100040:	e25ef004 	subs	pc, lr, #4	; 0x4

00100044 <.RAM_TOP>:
  100044:	00204000 	eoreq	r4, r0, r0

00100048 <InitReset>:
	.align 0
.RAM_TOP:
	.word	Top_Stack

InitReset:
/*------------------------------------------------------------------------------
/*- Low level Init (PMC, AIC, ? ....) by C function AT91F_LowLevelInit
/*------------------------------------------------------------------------------*/
            	.extern   AT91F_LowLevelInit
/*- minumum C initialization */
/*- call  AT91F_LowLevelInit( void) */

            ldr     r13,.RAM_TOP            /* temporary stack in internal RAM */
  100048:	e51fd00c 	ldr	sp, [pc, #-12]	; 100044 <.RAM_TOP>
/*--Call Low level init function in ABSOLUTE through the Interworking	*/
	        ldr	    r0,=AT91F_LowLevelInit
  10004c:	e59f00c4 	ldr	r0, [pc, #196]	; 100118 <.text+0x118>
            mov     lr, pc
  100050:	e1a0e00f 	mov	lr, pc
	        bx	    r0
  100054:	e12fff10 	bx	r0
/*------------------------------------------------------------------------------
//*- Stack Sizes Definition
//*------------------------
//*- Interrupt Stack requires 2 words x 8 priority level x 4 bytes when using
//*- the vectoring. This assume that the IRQ management.
//*- The Interrupt Stack must be adjusted depending on the interrupt handlers.
//*- Fast Interrupt not requires stack If in your application it required you must
//*- be definehere.
//*- The System stack size is not defined and is limited by the free internal
//*- SRAM.
//*------------------------------------------------------------------------------*/

/*------------------------------------------------------------------------------
//*- Top of Stack Definition
//*-------------------------
//*- Interrupt and Supervisor Stack are located at the top of internal memory in 
//*- order to speed the exception handling context saving and restoring.
//*- ARM_MODE_SVC (Application, C) Stack is located at the top of the external memory.
//*------------------------------------------------------------------------------*/

	  .EQU		IRQ_STACK_SIZE,    (3*8*4)
          .EQU		ARM_MODE_FIQ,       0x11
          .EQU		ARM_MODE_IRQ,       0x12
          .EQU		ARM_MODE_SVC,       0x13

          .EQU		I_BIT,              0x80
          .EQU		F_BIT,              0x40

/*------------------------------------------------------------------------------
//*- Setup the stack for each mode
//*-------------------------------*/
                mov     r0,r13
  100058:	e1a0000d 	mov	r0, sp

/*- Set up Fast Interrupt Mode and set FIQ Mode Stack*/
                msr     CPSR_c, #ARM_MODE_FIQ | I_BIT | F_BIT
  10005c:	e321f0d1 	msr	CPSR_c, #209	; 0xd1
/*- Init the FIQ register*/
            	ldr     r8, =AT91C_BASE_AIC
  100060:	e59f80b4 	ldr	r8, [pc, #180]	; 10011c <.text+0x11c>

/*- Set up Interrupt Mode and set IRQ Mode Stack*/
                msr     CPSR_c, #ARM_MODE_IRQ | I_BIT | F_BIT
  100064:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
                mov     r13, r0                     /* Init stack IRQ */
  100068:	e1a0d000 	mov	sp, r0
                sub     r0, r0, #IRQ_Stack_Size
  10006c:	e2400060 	sub	r0, r0, #96	; 0x60
/*- Set up Supervisor Mode and set Supervisor Mode Stack*/
                msr     CPSR_c, #ARM_MODE_SVC
  100070:	e321f013 	msr	CPSR_c, #19	; 0x13
                mov     r13, r0                     /* Init stack Sup */
  100074:	e1a0d000 	mov	sp, r0

/*- Enable interrupt & Set up Supervisor Mode and set Supervisor Mode Stack*/

# Relocate .data section (Copy from ROM to RAM)
                LDR     R1, =_etext
  100078:	e59f10a0 	ldr	r1, [pc, #160]	; 100120 <.text+0x120>
                LDR     R2, =_data
  10007c:	e59f20a0 	ldr	r2, [pc, #160]	; 100124 <.text+0x124>
                LDR     R3, =_edata
  100080:	e59f30a0 	ldr	r3, [pc, #160]	; 100128 <.text+0x128>

00100084 <LoopRel>:
LoopRel:        CMP     R2, R3
  100084:	e1520003 	cmp	r2, r3
                LDRLO   R0, [R1], #4
  100088:	34910004 	ldrcc	r0, [r1], #4
                STRLO   R0, [R2], #4
  10008c:	34820004 	strcc	r0, [r2], #4
                BLO     LoopRel
  100090:	3afffffb 	bcc	100084 <LoopRel>

# Clear .bss section (Zero init)
                MOV     R0, #0
  100094:	e3a00000 	mov	r0, #0	; 0x0
                LDR     R1, =__bss_start__
  100098:	e59f108c 	ldr	r1, [pc, #140]	; 10012c <.text+0x12c>
                LDR     R2, =__bss_end__
  10009c:	e59f208c 	ldr	r2, [pc, #140]	; 100130 <.text+0x130>

001000a0 <LoopZI>:
LoopZI:         CMP     R1, R2
  1000a0:	e1510002 	cmp	r1, r2
                STRLO   R0, [R1], #4
  1000a4:	34810004 	strcc	r0, [r1], #4
                BLO     LoopZI
  1000a8:	3afffffc 	bcc	1000a0 <LoopZI>

		ldr	lr,=exit
  1000ac:	e59fe080 	ldr	lr, [pc, #128]	; 100134 <.text+0x134>
		ldr	r0,=main
  1000b0:	e59f0080 	ldr	r0, [pc, #128]	; 100138 <.text+0x138>
		bx	r0
  1000b4:	e12fff10 	bx	r0

001000b8 <exit>:
		
        .size   _startup, . - _startup
        .endfunc
		
/* "exit" dummy added by mthomas to avoid sbrk write read etc. needed
   by the newlib default "exit" */
        .global exit
        .func   exit
exit:
        b    .
  1000b8:	eafffffe 	b	1000b8 <exit>

001000bc <IRQ_Handler_Entry>:
		.size   exit, . - exit
        .endfunc
		
/*------------------------------------------------------------------------------
//*- Manage exception
//*---------------
//*- This module The exception must be ensure in ARM mode
//*------------------------------------------------------------------------------
//*------------------------------------------------------------------------------
//*- Function             : IRQ_Handler_Entry
//*- Treatments           : IRQ Controller Interrupt Handler.
//*- Called Functions     : AIC_IVR[interrupt] 
//*------------------------------------------------------------------------------*/
        .global IRQ_Handler_Entry
        .func   IRQ_Handler_Entry

IRQ_Handler_Entry:

/*- Manage Exception Entry  */
/*- Adjust and save LR_irq in IRQ stack  */
            sub         lr, lr, #4
  1000bc:	e24ee004 	sub	lr, lr, #4	; 0x4
            stmfd       sp!, {lr}
  1000c0:	e92d4000 	stmdb	sp!, {lr}

/*- Save SPSR need to be saved for nested interrupt */
            mrs         r14, SPSR
  1000c4:	e14fe000 	mrs	lr, SPSR
            stmfd       sp!, {r14}
  1000c8:	e92d4000 	stmdb	sp!, {lr}

/*- Save and r0 in IRQ stack  */
            stmfd       sp!, {r0}
  1000cc:	e92d0001 	stmdb	sp!, {r0}

/*- Write in the IVR to support Protect Mode  */
/*- No effect in Normal Mode  */
/*- De-assert the NIRQ and clear the source in Protect Mode */
            ldr         r14, =AT91C_BASE_AIC
  1000d0:	e59fe044 	ldr	lr, [pc, #68]	; 10011c <.text+0x11c>
	    ldr         r0 , [r14, #AIC_IVR]
  1000d4:	e59e0100 	ldr	r0, [lr, #256]
	    str         r14, [r14, #AIC_IVR]
  1000d8:	e58ee100 	str	lr, [lr, #256]

/*- Enable Interrupt and Switch in Supervisor Mode */
            msr         CPSR_c, #ARM_MODE_SVC
  1000dc:	e321f013 	msr	CPSR_c, #19	; 0x13

/*- Save scratch/used registers and LR in User Stack */
            stmfd       sp!, { r1-r3, r12, r14}
  1000e0:	e92d500e 	stmdb	sp!, {r1, r2, r3, ip, lr}

/*- Branch to the routine pointed by the AIC_IVR  */
            mov         r14, pc
  1000e4:	e1a0e00f 	mov	lr, pc
            bx          r0
  1000e8:	e12fff10 	bx	r0
/*- Restore scratch/used registers and LR from User Stack*/
            ldmia       sp!, { r1-r3, r12, r14}
  1000ec:	e8bd500e 	ldmia	sp!, {r1, r2, r3, ip, lr}

/*- Disable Interrupt and switch back in IRQ mode */
            msr         CPSR_c, #I_BIT | ARM_MODE_IRQ
  1000f0:	e321f092 	msr	CPSR_c, #146	; 0x92

/*- Mark the End of Interrupt on the AIC */
            ldr         r14, =AT91C_BASE_AIC
  1000f4:	e59fe020 	ldr	lr, [pc, #32]	; 10011c <.text+0x11c>
            str         r14, [r14, #AIC_EOICR]
  1000f8:	e58ee130 	str	lr, [lr, #304]

/*- Restore SPSR_irq and r0 from IRQ stack */
            ldmia       sp!, {r0}
  1000fc:	e8bd0001 	ldmia	sp!, {r0}

/*- Restore SPSR_irq and r0 from IRQ stack */
            ldmia       sp!, {r14}
  100100:	e8bd4000 	ldmia	sp!, {lr}
            msr         SPSR_cxsf, r14
  100104:	e16ff00e 	msr	SPSR_fsxc, lr

/*- Restore adjusted  LR_irq from IRQ stack directly in the PC */
            ldmia       sp!, {pc}^
  100108:	e8fd8000 	ldmia	sp!, {pc}^

0010010c <AT91F_Default_FIQ_handler>:
	
        .size   IRQ_Handler_Entry, . - IRQ_Handler_Entry
        .endfunc
/*---------------------------------------------------------------
//* ?EXEPTION_VECTOR
//* This module is only linked if needed for closing files.
//*---------------------------------------------------------------*/
        .global AT91F_Default_FIQ_handler
        .func   AT91F_Default_FIQ_handler
AT91F_Default_FIQ_handler:
            b     AT91F_Default_FIQ_handler
  10010c:	eafffffe 	b	10010c <AT91F_Default_FIQ_handler>

00100110 <AT91F_Default_IRQ_handler>:
        .size   AT91F_Default_FIQ_handler, . - AT91F_Default_FIQ_handler
        .endfunc

        .global AT91F_Default_IRQ_handler
        .func   AT91F_Default_IRQ_handler
AT91F_Default_IRQ_handler:
            b     AT91F_Default_IRQ_handler
  100110:	eafffffe 	b	100110 <AT91F_Default_IRQ_handler>

00100114 <AT91F_Spurious_handler>:
        .size   AT91F_Default_IRQ_handler, . - AT91F_Default_IRQ_handler
        .endfunc

        .global AT91F_Spurious_handler
        .func   AT91F_Spurious_handler
AT91F_Spurious_handler:
            b     AT91F_Spurious_handler
  100114:	eafffffe 	b	100114 <AT91F_Spurious_handler>
  100118:	00100f80 	andeqs	r0, r0, r0, lsl #31
  10011c:	fffff000 	swinv	0x00fff000
  100120:	00108a0c 	andeqs	r8, r0, ip, lsl #20
  100124:	00200000 	eoreq	r0, r0, r0
  100128:	00200838 	eoreq	r0, r0, r8, lsr r8
  10012c:	00200838 	eoreq	r0, r0, r8, lsr r8
  100130:	00201a28 	eoreq	r1, r0, r8, lsr #20
  100134:	001000b8 	ldreqh	r0, [r0], -r8
  100138:	001003d0 	ldreqsb	r0, [r0], -r0

0010013c <AT91F_AIC_ConfigureIt>:
    unsigned int mask ;

    oldHandler = pAic->AIC_SVR[irq_id];

    mask = 0x1 << irq_id ;
  10013c:	e3a0c001 	mov	ip, #1	; 0x1
  100140:	e1a0c11c 	mov	ip, ip, lsl r1
  100144:	e92d4010 	stmdb	sp!, {r4, lr}
  100148:	e080e101 	add	lr, r0, r1, lsl #2
  10014c:	e59e4080 	ldr	r4, [lr, #128]
    //* Disable the interrupt on the interrupt controller
    pAic->AIC_IDCR = mask ;
    //* Save the interrupt handler routine pointer and the interrupt priority
    pAic->AIC_SVR[irq_id] = (unsigned int) newHandler ;
    //* Store the Source Mode Register
    pAic->AIC_SMR[irq_id] = src_type | priority  ;
  100150:	e1833002 	orr	r3, r3, r2
  100154:	e59d2008 	ldr	r2, [sp, #8]
  100158:	e580c124 	str	ip, [r0, #292]
  10015c:	e58e2080 	str	r2, [lr, #128]
  100160:	e7803101 	str	r3, [r0, r1, lsl #2]
    //* Clear the interrupt on the interrupt controller
    pAic->AIC_ICCR = mask ;
  100164:	e580c128 	str	ip, [r0, #296]

	return oldHandler;
}
  100168:	e1a00004 	mov	r0, r4
  10016c:	e8bd4010 	ldmia	sp!, {r4, lr}
  100170:	e12fff1e 	bx	lr

00100174 <IRQ0Handler>:
//*----------------------------------------------------------------------------
__ramfunc void IRQ0Handler(void)
{

}
  100174:	e12fff1e 	bx	lr

00100178 <IRQ1Handler>:


//*----------------------------------------------------------------------------
//* Function Name       : IRQ0Handler
//* Object              : Interrupt Handler called by the IRQ1 interrupt with AT91
//*                       compatibility
//*----------------------------------------------------------------------------
__ramfunc void IRQ1Handler(void)
{

}
  100178:	e12fff1e 	bx	lr

0010017c <FIQHandler>:


//*----------------------------------------------------------------------------
//* Function Name       : FIQHandler
//* Object              : Interrupt Handler called by the FIQ interrupt with AT91
//*                       compatibility
//*----------------------------------------------------------------------------
__ramfunc void FIQHandler(void)
{

}
  10017c:	e12fff1e 	bx	lr

00100180 <getCDCMEssage>:


/*
 *  CDC Functions
 */

struct _AT91S_CDC               pCDC;
//*----------------------------------------------------------------------------
//* function     AT91F_USB_Open
//*              This function Open the USB device
//*----------------------------------------------------------------------------
void AT91FUSBOpen(void)
{
    // Set the PLL USB Divider
    AT91C_BASE_CKGR->CKGR_PLLR |= AT91C_CKGR_USBDIV_1 ;

    // Specific Chip USB Initialization
    // Enables the 48MHz USB clock UDPCK and System Peripheral USB Clock
    AT91C_BASE_PMC->PMC_SCER = AT91C_PMC_UDP;
    AT91C_BASE_PMC->PMC_PCER = (1 << AT91C_ID_UDP);

    // Enable UDP PullUp (USB_DP_PUP) : enable & Clear of the corresponding PIO
    // Set in PIO mode and Configure in Output
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA16);
    // Clear for set the Pull up resistor
    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA16);

    // CDC Open by structure initialization
    AT91F_CDC_Open(&pCDC, AT91C_BASE_UDP);
}

#define CDC_MSG_SIZE            512

char *msg[CDC_MSG_SIZE];
char *cmd[CDC_MSG_SIZE];
/*
 * Structure to keep CDC message
 */
struct cdcMessage
{
    unsigned char data[CDC_MSG_SIZE];
    unsigned int length;
};

/*
 *  Fill-in CDC Message Structure
 */
struct cdcMessage getCDCMEssage(void)
{
  100180:	e92d4030 	stmdb	sp!, {r4, r5, lr}
  100184:	e3a02000 	mov	r2, #0	; 0x0
  100188:	e24ddf81 	sub	sp, sp, #516	; 0x204
  10018c:	e1a05000 	mov	r5, r0
    struct cdcMessage cdcMessageObj;

    for(int r = 0; r < CDC_MSG_SIZE; r++)
    {
        cdcMessageObj.data[r] = '\0';
  100190:	e3a03000 	mov	r3, #0	; 0x0
  100194:	e7c2300d 	strb	r3, [r2, sp]
  100198:	e2822001 	add	r2, r2, #1	; 0x1
  10019c:	e3520c02 	cmp	r2, #512	; 0x200
  1001a0:	e1a0400d 	mov	r4, sp
  1001a4:	1afffff9 	bne	100190 <getCDCMEssage+0x10>
    }

    cdcMessageObj.length = pCDC.Read(&pCDC, (char *)cdcMessageObj.data, CDC_MSG_SIZE);
  1001a8:	e59f3034 	ldr	r3, [pc, #52]	; 1001e4 <.text+0x1e4>
  1001ac:	e1a0100d 	mov	r1, sp
  1001b0:	e1a00003 	mov	r0, r3
  1001b4:	e593c014 	ldr	ip, [r3, #20]
  1001b8:	e1a0e00f 	mov	lr, pc
  1001bc:	e12fff1c 	bx	ip

    return cdcMessageObj;
  1001c0:	e1a0100d 	mov	r1, sp
  1001c4:	e58d0200 	str	r0, [sp, #512]
  1001c8:	e3a02f81 	mov	r2, #516	; 0x204
  1001cc:	e1a00005 	mov	r0, r5
  1001d0:	eb001f99 	bl	10803c <__memcpy_from_arm>
}
  1001d4:	e1a00005 	mov	r0, r5
  1001d8:	e28ddf81 	add	sp, sp, #516	; 0x204
  1001dc:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
  1001e0:	e12fff1e 	bx	lr
  1001e4:	00201080 	eoreq	r1, r0, r0, lsl #1

001001e8 <AT91FUSBOpen>:
  1001e8:	e3e02c03 	mvn	r2, #768	; 0x300
  1001ec:	e51230d3 	ldr	r3, [r2, #-211]
  1001f0:	e3833201 	orr	r3, r3, #268435456	; 0x10000000
  1001f4:	e50230d3 	str	r3, [r2, #-211]
  1001f8:	e3a03080 	mov	r3, #128	; 0x80
  1001fc:	e50230ff 	str	r3, [r2, #-255]
__inline void AT91F_PIO_CfgOutput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
  100200:	e3a0c801 	mov	ip, #65536	; 0x10000
  100204:	e52de004 	str	lr, [sp, #-4]!
  100208:	e2833d1e 	add	r3, r3, #1920	; 0x780
__inline void AT91F_PIO_CfgOutput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
  10020c:	e3e0ec0b 	mvn	lr, #2816	; 0xb00
  100210:	e50230ef 	str	r3, [r2, #-239]
  100214:	e59f1018 	ldr	r1, [pc, #24]	; 100234 <.text+0x234>
__inline void AT91F_PIO_CfgOutput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
  100218:	e50ec0ff 	str	ip, [lr, #-255]
  10021c:	e59f0014 	ldr	r0, [pc, #20]	; 100238 <.text+0x238>
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
	pPio->PIO_OER = pioEnable; // Configure in Output
  100220:	e50ec0ef 	str	ip, [lr, #-239]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInput
//* \brief Enable PIO in input mode
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputEnable)      // \arg PIO to be enabled
{
	// Disable output
	pPio->PIO_ODR  = inputEnable;
	pPio->PIO_PER  = inputEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgOpendrain
//* \brief Configure PIO in open drain
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgOpendrain(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int multiDrvEnable) // \arg pio to be configured in open drain
{
	// Configure the multi-drive option
	pPio->PIO_MDDR = ~multiDrvEnable;
	pPio->PIO_MDER = multiDrvEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgPullup
//* \brief Enable pullup on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgPullup(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pullupEnable)   // \arg enable pullup on PIO
{
		// Connect or not Pullup
	pPio->PIO_PPUDR = ~pullupEnable;
	pPio->PIO_PPUER = pullupEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgDirectDrive
//* \brief Enable direct drive on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgDirectDrive(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int directDrive)    // \arg PIO to be configured with direct drive

{
	// Configure the Direct Drive
	pPio->PIO_OWDR  = ~directDrive;
	pPio->PIO_OWER  = directDrive;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInputFilter
//* \brief Enable input filter on input PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInputFilter(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputFilter)    // \arg PIO to be configured with input filter

{
	// Configure the Direct Drive
	pPio->PIO_IFDR  = ~inputFilter;
	pPio->PIO_IFER  = inputFilter;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInput
//* \brief Return PIO input value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInput( // \return PIO input
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
	return pPio->PIO_PDSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInputSet
//* \brief Test if PIO is input flag is active
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInputSet(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PIO_GetInput(pPio) & flag);
}


//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_SetOutput
//* \brief Set to 1 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100224:	e50ec0cb 	str	ip, [lr, #-203]
  100228:	eb0003d4 	bl	101180 <AT91F_CDC_Open>
  10022c:	e49de004 	ldr	lr, [sp], #4
  100230:	e12fff1e 	bx	lr
  100234:	fffb0000 	swinv	0x00fb0000
  100238:	00201080 	eoreq	r1, r0, r0, lsl #1

0010023c <InitPIO>:
__inline void AT91F_PIO_CfgOutput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
  10023c:	e3e03c0b 	mvn	r3, #2816	; 0xb00
  100240:	e3a02301 	mov	r2, #67108864	; 0x4000000
  100244:	e3a01402 	mov	r1, #33554432	; 0x2000000
  100248:	e3a00401 	mov	r0, #16777216	; 0x1000000
  10024c:	e3a0c901 	mov	ip, #16384	; 0x4000
  100250:	e50320ff 	str	r2, [r3, #-255]

static void InitPWM(void)
{
    // enable PWM peripherals on PA0, PA1, PA2
    AT91F_PIO_CfgPeriph(AT91C_BASE_PIOA, AT91C_PA0_PWM0, 0);
    AT91F_PIO_CfgPeriph(AT91C_BASE_PIOA, AT91C_PA1_PWM1, 0);
    AT91F_PIO_CfgPeriph(AT91C_BASE_PIOA, AT91C_PA2_PWM2, 0);
    AT91F_PIO_CfgPeriph(AT91C_BASE_PIOA, AT91C_PA7_PWM3, 0);

    AT91F_PWMC_InterruptDisable(AT91C_BASE_PWMC, AT91C_PWMC_CHID0);
    AT91F_PWMC_InterruptDisable(AT91C_BASE_PWMC, AT91C_PWMC_CHID1);
    AT91F_PWMC_InterruptDisable(AT91C_BASE_PWMC, AT91C_PWMC_CHID2);
    AT91F_PWMC_InterruptDisable(AT91C_BASE_PWMC, AT91C_PWMC_CHID3);

    AT91F_PMC_EnablePeriphClock( AT91C_BASE_PMC, 1 << AT91C_ID_PIOA);

    // enable PWM clock in PMC
    AT91F_PWMC_CfgPMC();

    // disable PWM channels 0, 1, 2
    AT91F_PWMC_StopChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID0);
    AT91F_PWMC_StopChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID1);
    AT91F_PWMC_StopChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID2);
    AT91F_PWMC_StopChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID3);

    pwmFreqSet(0, 8000);
    pwmFreqSet(1, 8000);
    pwmFreqSet(2, 60); // set by default to control Camera Servo
    pwmFreqSet(3, 8000);

    pwmDutySet_u8(0, 1);
    pwmDutySet_u8(1, 1);
    pwmDutySet_u8(2, 1);
    pwmDutySet_u8(3, 1);

    AT91F_PWMC_UpdateChannel(AT91C_BASE_PWMC, 0, AT91C_PWMC_CHID0);
    AT91F_PWMC_UpdateChannel(AT91C_BASE_PWMC, 1, AT91C_PWMC_CHID1);
    AT91F_PWMC_UpdateChannel(AT91C_BASE_PWMC, 2, AT91C_PWMC_CHID2);
    AT91F_PWMC_UpdateChannel(AT91C_BASE_PWMC, 3, AT91C_PWMC_CHID3);

    AT91F_PWMC_StopChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID0);
    AT91F_PWMC_StopChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID1);
    AT91F_PWMC_StopChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID2);
    AT91F_PWMC_StopChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID3);

    // enable PWM channels 0, 1, 2
    //AT91F_PWMC_StartChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID0);
    //AT91F_PWMC_StartChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID1);
    //AT91F_PWMC_StartChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID2);
    //AT91F_PWMC_StartChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID3);
}

static void InitPIO(void)
{
  100254:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
	pPio->PIO_OER = pioEnable; // Configure in Output
  100258:	e50320ef 	str	r2, [r3, #-239]
  10025c:	e3a0e001 	mov	lr, #1	; 0x1
  100260:	e50310ff 	str	r1, [r3, #-255]
  100264:	e3a04002 	mov	r4, #2	; 0x2
  100268:	e50310ef 	str	r1, [r3, #-239]
  10026c:	e3a05004 	mov	r5, #4	; 0x4
  100270:	e50300ff 	str	r0, [r3, #-255]
  100274:	e3a06102 	mov	r6, #-2147483648	; 0x80000000
  100278:	e50300ef 	str	r0, [r3, #-239]
  10027c:	e3a09080 	mov	r9, #128	; 0x80
  100280:	e503c0ff 	str	ip, [r3, #-255]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInput
//* \brief Enable PIO in input mode
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputEnable)      // \arg PIO to be enabled
{
	// Disable output
	pPio->PIO_ODR  = inputEnable;
  100284:	e3a0a601 	mov	sl, #1048576	; 0x100000
  100288:	e503c0ef 	str	ip, [r3, #-239]
  10028c:	e3a08101 	mov	r8, #1073741824	; 0x40000000
	pPio->PIO_PER  = inputEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgOpendrain
//* \brief Configure PIO in open drain
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgOpendrain(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int multiDrvEnable) // \arg pio to be configured in open drain
{
	// Configure the multi-drive option
	pPio->PIO_MDDR = ~multiDrvEnable;
	pPio->PIO_MDER = multiDrvEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgPullup
//* \brief Enable pullup on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgPullup(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pullupEnable)   // \arg enable pullup on PIO
{
		// Connect or not Pullup
	pPio->PIO_PPUDR = ~pullupEnable;
	pPio->PIO_PPUER = pullupEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgDirectDrive
//* \brief Enable direct drive on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgDirectDrive(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int directDrive)    // \arg PIO to be configured with direct drive

{
	// Configure the Direct Drive
	pPio->PIO_OWDR  = ~directDrive;
	pPio->PIO_OWER  = directDrive;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInputFilter
//* \brief Enable input filter on input PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInputFilter(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputFilter)    // \arg PIO to be configured with input filter

{
	// Configure the Direct Drive
	pPio->PIO_IFDR  = ~inputFilter;
	pPio->PIO_IFER  = inputFilter;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInput
//* \brief Return PIO input value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInput( // \return PIO input
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
	return pPio->PIO_PDSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInputSet
//* \brief Test if PIO is input flag is active
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInputSet(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PIO_GetInput(pPio) & flag);
}


//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_SetOutput
//* \brief Set to 1 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100290:	e50320cb 	str	r2, [r3, #-203]
  100294:	e3a07008 	mov	r7, #8	; 0x8
  100298:	e2822307 	add	r2, r2, #469762048	; 0x1c000000
  10029c:	e50310cb 	str	r1, [r3, #-203]
  1002a0:	e50300cb 	str	r0, [r3, #-203]
  1002a4:	e503c0cb 	str	ip, [r3, #-203]
  1002a8:	e503e0ff 	str	lr, [r3, #-255]
  1002ac:	e503e0ef 	str	lr, [r3, #-239]
  1002b0:	e50340ff 	str	r4, [r3, #-255]
  1002b4:	e50340ef 	str	r4, [r3, #-239]
  1002b8:	e50350ff 	str	r5, [r3, #-255]
  1002bc:	e50350ef 	str	r5, [r3, #-239]
  1002c0:	e50390ff 	str	r9, [r3, #-255]
  1002c4:	e50390ef 	str	r9, [r3, #-239]
  1002c8:	e503e0cb 	str	lr, [r3, #-203]
  1002cc:	e50340cb 	str	r4, [r3, #-203]
  1002d0:	e50350cb 	str	r5, [r3, #-203]
  1002d4:	e503a0eb 	str	sl, [r3, #-235]
  1002d8:	e503a0ff 	str	sl, [r3, #-255]
  1002dc:	e50380eb 	str	r8, [r3, #-235]
  1002e0:	e50380ff 	str	r8, [r3, #-255]
  1002e4:	e50360ff 	str	r6, [r3, #-255]
  1002e8:	e50360ef 	str	r6, [r3, #-239]
  1002ec:	e50360cb 	str	r6, [r3, #-203]
  1002f0:	e50370ff 	str	r7, [r3, #-255]
  1002f4:	e50370ef 	str	r7, [r3, #-239]
  1002f8:	e50320ff 	str	r2, [r3, #-255]
  1002fc:	e50320ef 	str	r2, [r3, #-239]
  100300:	e282220f 	add	r2, r2, #-268435456	; 0xf0000000
  100304:	e50320ff 	str	r2, [r3, #-255]
  100308:	e50320ef 	str	r2, [r3, #-239]
  10030c:	e282233e 	add	r2, r2, #-134217728	; 0xf8000000
  100310:	e50320ff 	str	r2, [r3, #-255]
  100314:	e50320ef 	str	r2, [r3, #-239]
  100318:	e3a02010 	mov	r2, #16	; 0x10
  10031c:	e50320ff 	str	r2, [r3, #-255]
  100320:	e50320ef 	str	r2, [r3, #-239]
  100324:	e0822002 	add	r2, r2, r2
  100328:	e50320ff 	str	r2, [r3, #-255]
  10032c:	e50320ef 	str	r2, [r3, #-239]
  100330:	e2822efe 	add	r2, r2, #4064	; 0xfe0
  100334:	e50320ff 	str	r2, [r3, #-255]
  100338:	e50320ef 	str	r2, [r3, #-239]
  10033c:	e2422b02 	sub	r2, r2, #2048	; 0x800
  100340:	e50320ff 	str	r2, [r3, #-255]
  100344:	e50320ef 	str	r2, [r3, #-239]
  100348:	e2422d1f 	sub	r2, r2, #1984	; 0x7c0
  10034c:	e50320ff 	str	r2, [r3, #-255]
  100350:	e50320ef 	str	r2, [r3, #-239]
  100354:	e2822d3f 	add	r2, r2, #4032	; 0xfc0
  100358:	e50320cb 	str	r2, [r3, #-203]
  10035c:	e2422b02 	sub	r2, r2, #2048	; 0x800
  100360:	e50320cb 	str	r2, [r3, #-203]
  100364:	e2422d1f 	sub	r2, r2, #1984	; 0x7c0
  100368:	e50320cb 	str	r2, [r3, #-203]
  10036c:	e2822d07 	add	r2, r2, #448	; 0x1c0
  100370:	e50320ff 	str	r2, [r3, #-255]
  100374:	e3a0bb01 	mov	fp, #1024	; 0x400
  100378:	e50320ef 	str	r2, [r3, #-239]
  10037c:	e3a02c01 	mov	r2, #256	; 0x100
  100380:	e503b0ff 	str	fp, [r3, #-255]
  100384:	e503b0ef 	str	fp, [r3, #-239]
  100388:	e50320ff 	str	r2, [r3, #-255]
  10038c:	e50320ef 	str	r2, [r3, #-239]
  100390:	e0822002 	add	r2, r2, r2
  100394:	e50320cb 	str	r2, [r3, #-203]
  100398:	e3a02c01 	mov	r2, #256	; 0x100
  10039c:	e503b0cb 	str	fp, [r3, #-203]
  1003a0:	e50320cb 	str	r2, [r3, #-203]
  1003a4:	e3a02702 	mov	r2, #524288	; 0x80000
  1003a8:	e50320eb 	str	r2, [r3, #-235]
  1003ac:	e50320ff 	str	r2, [r3, #-255]
  1003b0:	e2422a7e 	sub	r2, r2, #516096	; 0x7e000
  1003b4:	e50320ff 	str	r2, [r3, #-255]
  1003b8:	e50320ef 	str	r2, [r3, #-239]
  1003bc:	e50320cb 	str	r2, [r3, #-203]
    // U4 PIO (input1) configuration
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA26);   //U4 A
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA25);   //U4 B
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA24);   //U4 C
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA14);   //U4 D
    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA26);
    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA25);
    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA24);
    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA14);

    // PWM configuration
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA0);    //link1DrivePWM                         PWM0
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA1);    //link2DrivePWM                         PWM1
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA2);    //cameraServoPWM, IRBumper36kHz         PWM2
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA7);    //gripperRotateDrive                    PWM3
    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA0);
    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA1);
    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA2);

    // Platform wheels encoder interrupts
    AT91F_PIO_CfgInput(AT91C_BASE_PIOA, AT91C_PIO_PA20);    // IRQ0
    AT91F_PIO_CfgInput(AT91C_BASE_PIOA, AT91C_PIO_PA30);    // IRQ1

    //24V DCDC Converter
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA31);   //DCDC24VENABLEON / DCDC24VENABLEOFF
    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA31);

    //link1 and link2 INa / INb configuration
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA3);    //link1DriveINa
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA29);   //link1DriveINb
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA28);   //link2DriveINa
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA27);   //link2DriveINb

    //gripper rotate IN1, IN2, IN3, IN4, ENA, ENB configuration U3
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA4);    //gripperRotate IN1
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA5);    //gripperRotate IN2

    //gripper tilt IN1, IN2, ENA configuration U2
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA12);   //gripperTilt IN1
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA11);   //gripperTilt IN2
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA6);    //gripperTilt ENA
    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA12);
    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA11);
    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA6);

    //gripper position IN3, IN4, ENB configuration U2
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA9);    //gripperPosition IN3
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA10);   //gripperPosition IN4
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA8);    //gripperPosition ENB
    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA9);
    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA10);
    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA8);

    // IR bumber interrurp FIQ
    AT91F_PIO_CfgInput(AT91C_BASE_PIOA, AT91C_PIO_PA19);    // FIQ
    // IR bumper set IR radiation OFF
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA13);
    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA13);
    

    // disable all pull-ups
    AT91C_BASE_PIOA->PIO_PPUDR = ~0;
  1003c0:	e3e02000 	mvn	r2, #0	; 0x0
  1003c4:	e503209f 	str	r2, [r3, #-159]
}
  1003c8:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  1003cc:	e12fff1e 	bx	lr

001003d0 <main>:

static void InitIRQ()
{
    // IRQ0 initialization
    AT91F_PIO_CfgPeriph(AT91C_BASE_PIOA, AT91C_PIO_PA20, 0);
    AT91F_AIC_ConfigureIt(AT91C_BASE_AIC, AT91C_ID_IRQ0, AT91C_AIC_PRIOR_HIGHEST, AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE, (void(*)(void)) IRQ0Handler);
    //AT91F_AIC_EnableIt(AT91C_BASE_AIC, AT91C_ID_IRQ0);

    // IRQ1 initialization
    AT91F_PIO_CfgPeriph(AT91C_BASE_PIOA, AT91C_PIO_PA30, 0);
    AT91F_AIC_ConfigureIt(AT91C_BASE_AIC, AT91C_ID_IRQ1, AT91C_AIC_PRIOR_HIGHEST, AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE, (void(*)(void)) IRQ1Handler);
    //AT91F_AIC_EnableIt(AT91C_BASE_AIC, AT91C_ID_IRQ1);

    // FIQ initialization
    AT91F_PIO_CfgPeriph(AT91C_BASE_PIOA, AT91C_PIO_PA19, 0);
    AT91F_AIC_ConfigureIt(AT91C_BASE_AIC, AT91C_ID_FIQ, FIQ_INTERRUPT_LEVEL, AT91C_AIC_SRCTYPE_POSITIVE_EDGE, (void(*)(void)) FIQHandler);
    //AT91F_AIC_EnableIt(AT91C_BASE_AIC, AT91C_ID_FIQ);
}


//*----------------------------------------------------------------------------
//* Function Name       : DeviceInit
//* Object              : Device peripherals initialization
///*----------------------------------------------------------------------------
static void DeviceInit(void)
{
    InitPIO();

    // Enable User Reset and set its minimal assertion to 960 us
    AT91C_BASE_RSTC->RSTC_RMR = AT91C_RSTC_URSTEN | (0x4 << 8) | (unsigned int)(0xA5 << 24);

    // Set-up the PIO
    // First, enable the clock of the PIO and set the LEDs in output
    AT91F_PMC_EnablePeriphClock ( AT91C_BASE_PMC, 1 << AT91C_ID_PIOA );

    // Initialize USB device
    AT91FUSBOpen();
    // Wait for the end of enumeration
    while (!pCDC.IsConfigured(&pCDC));

    InitPIO();
    InitADC();
    InitPWM();
    InitIRQ();
}


/*
 * Main Entry Point and Main Loop
 */
int main(void)
{
  1003d0:	e92d47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  1003d4:	e24ddb01 	sub	sp, sp, #1024	; 0x400
  1003d8:	e24dd00c 	sub	sp, sp, #12	; 0xc
  1003dc:	ebffff96 	bl	10023c <InitPIO>
  1003e0:	e59f2aa0 	ldr	r2, [pc, #2720]	; 100e88 <.text+0xe88>
  1003e4:	e3e03c02 	mvn	r3, #512	; 0x200
  1003e8:	e50320f7 	str	r2, [r3, #-247]
__inline void AT91F_PMC_EnablePeriphClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int periphIds)  // \arg IDs of peripherals to enable
{
	pPMC->PMC_PCER = periphIds;
  1003ec:	e3a02004 	mov	r2, #4	; 0x4
  1003f0:	e3e03c03 	mvn	r3, #768	; 0x300
  1003f4:	e50320ef 	str	r2, [r3, #-239]
  1003f8:	ebffff7a 	bl	1001e8 <AT91FUSBOpen>
  1003fc:	e59f3a88 	ldr	r3, [pc, #2696]	; 100e8c <.text+0xe8c>
  100400:	e1a00003 	mov	r0, r3
  100404:	e593c00c 	ldr	ip, [r3, #12]
  100408:	e1a0e00f 	mov	lr, pc
  10040c:	e12fff1c 	bx	ip
  100410:	e3500000 	cmp	r0, #0	; 0x0
  100414:	0afffff8 	beq	1003fc <main+0x2c>
	unsigned int periphAEnable,  // \arg PERIPH A to enable
	unsigned int periphBEnable)  // \arg PERIPH B to enable

{
	pPio->PIO_ASR = periphAEnable;
  100418:	e3e05c0b 	mvn	r5, #2816	; 0xb00
	pPio->PIO_BSR = periphBEnable;
	pPio->PIO_PDR = (periphAEnable | periphBEnable); // Set in Periph mode
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgOutput
//* \brief Enable PIO in output mode
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgOutput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
	pPio->PIO_OER = pioEnable; // Configure in Output
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInput
//* \brief Enable PIO in input mode
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputEnable)      // \arg PIO to be enabled
{
	// Disable output
	pPio->PIO_ODR  = inputEnable;
	pPio->PIO_PER  = inputEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgOpendrain
//* \brief Configure PIO in open drain
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgOpendrain(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int multiDrvEnable) // \arg pio to be configured in open drain
{
	// Configure the multi-drive option
	pPio->PIO_MDDR = ~multiDrvEnable;
	pPio->PIO_MDER = multiDrvEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgPullup
//* \brief Enable pullup on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgPullup(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pullupEnable)   // \arg enable pullup on PIO
{
		// Connect or not Pullup
	pPio->PIO_PPUDR = ~pullupEnable;
	pPio->PIO_PPUER = pullupEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgDirectDrive
//* \brief Enable direct drive on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgDirectDrive(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int directDrive)    // \arg PIO to be configured with direct drive

{
	// Configure the Direct Drive
	pPio->PIO_OWDR  = ~directDrive;
	pPio->PIO_OWER  = directDrive;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInputFilter
//* \brief Enable input filter on input PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInputFilter(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputFilter)    // \arg PIO to be configured with input filter

{
	// Configure the Direct Drive
	pPio->PIO_IFDR  = ~inputFilter;
	pPio->PIO_IFER  = inputFilter;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInput
//* \brief Return PIO input value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInput( // \return PIO input
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
	return pPio->PIO_PDSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInputSet
//* \brief Test if PIO is input flag is active
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInputSet(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PIO_GetInput(pPio) & flag);
}


//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_SetOutput
//* \brief Set to 1 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ForceOutput
//* \brief Force output when Direct drive option is enabled
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ForceOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be forced
{
	pPio->PIO_ODSR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_Enable
//* \brief Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_Enable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be enabled 
{
        pPio->PIO_PER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_Disable
//* \brief Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_Disable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be disabled 
{
        pPio->PIO_PDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetStatus
//* \brief Return PIO Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetStatus( // \return PIO Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_PSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsSet
//* \brief Test if PIO is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputEnable
//* \brief Output Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output to be enabled
{
        pPio->PIO_OER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputDisable
//* \brief Output Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output to be disabled
{
        pPio->PIO_ODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetOutputStatus
//* \brief Return PIO Output Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetOutputStatus( // \return PIO Output Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_OSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsOuputSet
//* \brief Test if PIO Output is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsOutputSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetOutputStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InputFilterEnable
//* \brief Input Filter Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InputFilterEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio input filter to be enabled
{
        pPio->PIO_IFER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InputFilterDisable
//* \brief Input Filter Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InputFilterDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio input filter to be disabled
{
        pPio->PIO_IFDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInputFilterStatus
//* \brief Return PIO Input Filter Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInputFilterStatus( // \return PIO Input Filter Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_IFSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInputFilterSet
//* \brief Test if PIO Input filter is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInputFilterSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetInputFilterStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetOutputDataStatus
//* \brief Return PIO Output Data Status 
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetOutputDataStatus( // \return PIO Output Data Status 
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_ODSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InterruptEnable
//* \brief Enable PIO Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InterruptEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio interrupt to be enabled
{
        pPio->PIO_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InterruptDisable
//* \brief Disable PIO Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InterruptDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio interrupt to be disabled
{
        pPio->PIO_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInterruptMaskStatus
//* \brief Return PIO Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInterruptMaskStatus( // \return PIO Interrupt Mask Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInterruptStatus
//* \brief Return PIO Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInterruptStatus( // \return PIO Interrupt Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_ISR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInterruptMasked
//* \brief Test if PIO Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInterruptMasked(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetInterruptMaskStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInterruptSet
//* \brief Test if PIO Interrupt is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInterruptSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetInterruptStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_MultiDriverEnable
//* \brief Multi Driver Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_MultiDriverEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be enabled
{
        pPio->PIO_MDER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_MultiDriverDisable
//* \brief Multi Driver Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_MultiDriverDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be disabled
{
        pPio->PIO_MDDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetMultiDriverStatus
//* \brief Return PIO Multi Driver Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetMultiDriverStatus( // \return PIO Multi Driver Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_MDSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsMultiDriverSet
//* \brief Test if PIO MultiDriver is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsMultiDriverSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetMultiDriverStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_A_RegisterSelection
//* \brief PIO A Register Selection 
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_A_RegisterSelection(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio A register selection
{
        pPio->PIO_ASR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_B_RegisterSelection
//* \brief PIO B Register Selection 
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_B_RegisterSelection(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio B register selection 
{
        pPio->PIO_BSR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_Get_AB_RegisterStatus
//* \brief Return PIO Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_Get_AB_RegisterStatus( // \return PIO AB Register Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_ABSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsAB_RegisterSet
//* \brief Test if PIO AB Register is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsAB_RegisterSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_Get_AB_RegisterStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputWriteEnable
//* \brief Output Write Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputWriteEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output write to be enabled
{
        pPio->PIO_OWER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputWriteDisable
//* \brief Output Write Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputWriteDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output write to be disabled
{
        pPio->PIO_OWDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetOutputWriteStatus
//* \brief Return PIO Output Write Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetOutputWriteStatus( // \return PIO Output Write Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_OWSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsOutputWriteSet
//* \brief Test if PIO OutputWrite is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsOutputWriteSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetOutputWriteStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetCfgPullup
//* \brief Return PIO Configuration Pullup
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetCfgPullup( // \return PIO Configuration Pullup 
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_PPUSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsOutputDataStatusSet
//* \brief Test if PIO Output Data Status is Set 
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsOutputDataStatusSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetOutputDataStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsCfgPullupStatusSet
//* \brief Test if PIO Configuration Pullup Status is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsCfgPullupStatusSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (~AT91F_PIO_GetCfgPullup(pPio) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR PMC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_CfgSysClkEnableReg
//* \brief Configure the System Clock Enable Register of the PMC controller
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_CfgSysClkEnableReg (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int mode)
{
	//* Write to the SCER register
	pPMC->PMC_SCER = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_CfgSysClkDisableReg
//* \brief Configure the System Clock Disable Register of the PMC controller
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_CfgSysClkDisableReg (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int mode)
{
	//* Write to the SCDR register
	pPMC->PMC_SCDR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetSysClkStatusReg
//* \brief Return the System Clock Status Register of the PMC controller
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetSysClkStatusReg (
	AT91PS_PMC pPMC // pointer to a CAN controller
	)
{
	return pPMC->PMC_SCSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_EnablePeriphClock
//* \brief Enable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_EnablePeriphClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int periphIds)  // \arg IDs of peripherals to enable
{
	pPMC->PMC_PCER = periphIds;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_DisablePeriphClock
//* \brief Disable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_DisablePeriphClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int periphIds)  // \arg IDs of peripherals to enable
{
	pPMC->PMC_PCDR = periphIds;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetPeriphClock
//* \brief Get peripheral clock status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetPeriphClock (
	AT91PS_PMC pPMC) // \arg pointer to PMC controller
{
	return pPMC->PMC_PCSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_CfgMainOscillatorReg
//* \brief Cfg the main oscillator
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_CfgMainOscillatorReg (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int mode)
{
	pCKGR->CKGR_MOR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_GetMainOscillatorReg
//* \brief Cfg the main oscillator
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetMainOscillatorReg (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	return pCKGR->CKGR_MOR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_EnableMainOscillator
//* \brief Enable the main oscillator
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_EnableMainOscillator(
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	pCKGR->CKGR_MOR |= AT91C_CKGR_MOSCEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_DisableMainOscillator
//* \brief Disable the main oscillator
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_DisableMainOscillator (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	pCKGR->CKGR_MOR &= ~AT91C_CKGR_MOSCEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_CfgMainOscStartUpTime
//* \brief Cfg MOR Register according to the main osc startup time
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_CfgMainOscStartUpTime (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int startup_time,  // \arg main osc startup time in microsecond (us)
	unsigned int slowClock)  // \arg slowClock in Hz
{
	pCKGR->CKGR_MOR &= ~AT91C_CKGR_OSCOUNT;
	pCKGR->CKGR_MOR |= ((slowClock * startup_time)/(8*1000000)) << 8;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_GetMainClockFreqReg
//* \brief Cfg the main oscillator
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetMainClockFreqReg (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	return pCKGR->CKGR_MCFR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_GetMainClock
//* \brief Return Main clock in Hz
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetMainClock (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int slowClock)  // \arg slowClock in Hz
{
	return ((pCKGR->CKGR_MCFR  & AT91C_CKGR_MAINF) * slowClock) >> 4;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_CfgMCKReg
//* \brief Cfg Master Clock Register
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_CfgMCKReg (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int mode)
{
	pPMC->PMC_MCKR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetMCKReg
//* \brief Return Master Clock Register
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetMCKReg(
	AT91PS_PMC pPMC) // \arg pointer to PMC controller
{
	return pPMC->PMC_MCKR;
}

//*------------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetMasterClock
//* \brief Return master clock in Hz which correponds to processor clock for ARM7
//*------------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetMasterClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int slowClock)  // \arg slowClock in Hz
{
	unsigned int reg = pPMC->PMC_MCKR;
	unsigned int prescaler = (1 << ((reg & AT91C_PMC_PRES) >> 2));
	unsigned int pllDivider, pllMultiplier;

	switch (reg & AT91C_PMC_CSS) {
		case AT91C_PMC_CSS_SLOW_CLK: // Slow clock selected
			return slowClock / prescaler;
		case AT91C_PMC_CSS_MAIN_CLK: // Main clock is selected
			return AT91F_CKGR_GetMainClock(pCKGR, slowClock) / prescaler;
		case AT91C_PMC_CSS_PLL_CLK: // PLLB clock is selected
			reg = pCKGR->CKGR_PLLR;
			pllDivider    = (reg  & AT91C_CKGR_DIV);
			pllMultiplier = ((reg  & AT91C_CKGR_MUL) >> 16) + 1;
			return AT91F_CKGR_GetMainClock(pCKGR, slowClock) / pllDivider * pllMultiplier / prescaler;
	}
	return 0;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_EnablePCK
//* \brief Enable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_EnablePCK (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int pck,  // \arg Peripheral clock identifier 0 .. 7
	unsigned int mode)
{
	pPMC->PMC_PCKR[pck] = mode;
	pPMC->PMC_SCER = (1 << pck) << 8;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_DisablePCK
//* \brief Enable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_DisablePCK (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int pck)  // \arg Peripheral clock identifier 0 .. 7
{
	pPMC->PMC_SCDR = (1 << pck) << 8;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_EnableIt
//* \brief Enable PMC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_EnableIt (
	AT91PS_PMC pPMC,     // pointer to a PMC controller
	unsigned int flag)   // IT to be enabled
{
	//* Write to the IER register
	pPMC->PMC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_DisableIt
//* \brief Disable PMC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_DisableIt (
	AT91PS_PMC pPMC, // pointer to a PMC controller
	unsigned int flag) // IT to be disabled
{
	//* Write to the IDR register
	pPMC->PMC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetStatus
//* \brief Return PMC Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetStatus( // \return PMC Interrupt Status
	AT91PS_PMC pPMC) // pointer to a PMC controller
{
	return pPMC->PMC_SR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetInterruptMaskStatus
//* \brief Return PMC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetInterruptMaskStatus( // \return PMC Interrupt Mask Status
	AT91PS_PMC pPMC) // pointer to a PMC controller
{
	return pPMC->PMC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_IsInterruptMasked
//* \brief Test if PMC Interrupt is Masked
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_IsInterruptMasked(
        AT91PS_PMC pPMC,   // \arg  pointer to a PMC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PMC_GetInterruptMaskStatus(pPMC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_IsStatusSet
//* \brief Test if PMC Status is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_IsStatusSet(
        AT91PS_PMC pPMC,   // \arg  pointer to a PMC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PMC_GetStatus(pPMC) & flag);
}

// ----------------------------------------------------------------------------
//  \fn    AT91F_CKGR_CfgPLLReg
//  \brief Cfg the PLL Register
// ----------------------------------------------------------------------------
__inline void AT91F_CKGR_CfgPLLReg (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int mode)
{
	pCKGR->CKGR_PLLR = mode;
}

// ----------------------------------------------------------------------------
//  \fn    AT91F_CKGR_GetPLLReg
//  \brief Get the PLL Register
// ----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetPLLReg (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	return pCKGR->CKGR_PLLR;
}



/* *****************************************************************************
                SOFTWARE API FOR RSTC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTSoftReset
//* \brief Start Software Reset
//*----------------------------------------------------------------------------
__inline void AT91F_RSTSoftReset(
        AT91PS_RSTC pRSTC,
        unsigned int reset)
{
	pRSTC->RSTC_RCR = (0xA5000000 | reset);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTSetMode
//* \brief Set Reset Mode
//*----------------------------------------------------------------------------
__inline void AT91F_RSTSetMode(
        AT91PS_RSTC pRSTC,
        unsigned int mode)
{
	pRSTC->RSTC_RMR = (0xA5000000 | mode);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTGetMode
//* \brief Get Reset Mode
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_RSTGetMode(
        AT91PS_RSTC pRSTC)
{
	return (pRSTC->RSTC_RMR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTGetStatus
//* \brief Get Reset Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_RSTGetStatus(
        AT91PS_RSTC pRSTC)
{
	return (pRSTC->RSTC_RSR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTIsSoftRstActive
//* \brief Return !=0 if software reset is still not completed
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_RSTIsSoftRstActive(
        AT91PS_RSTC pRSTC)
{
	return ((pRSTC->RSTC_RSR) & AT91C_RSTC_SRCMP);
}
/* *****************************************************************************
                SOFTWARE API FOR RTTC
   ***************************************************************************** */
//*--------------------------------------------------------------------------------------
//* \fn     AT91F_SetRTT_TimeBase()
//* \brief  Set the RTT prescaler according to the TimeBase in ms
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTSetTimeBase(
        AT91PS_RTTC pRTTC, 
        unsigned int ms)
{
	if (ms > 2000)
		return 1;   // AT91C_TIME_OUT_OF_RANGE
	pRTTC->RTTC_RTMR &= ~0xFFFF;	
	pRTTC->RTTC_RTMR |= (((ms << 15) /1000) & 0xFFFF);	
	return 0;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTTSetPrescaler()
//* \brief  Set the new prescaler value
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTSetPrescaler(
        AT91PS_RTTC pRTTC, 
        unsigned int rtpres)
{
	pRTTC->RTTC_RTMR &= ~0xFFFF;	
	pRTTC->RTTC_RTMR |= (rtpres & 0xFFFF);	
	return (pRTTC->RTTC_RTMR);
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTTRestart()
//* \brief  Restart the RTT prescaler
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTRestart(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR |= AT91C_RTTC_RTTRST;	
}


//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_SetAlarmINT()
//* \brief  Enable RTT Alarm Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTSetAlarmINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR |= AT91C_RTTC_ALMIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_ClearAlarmINT()
//* \brief  Disable RTT Alarm Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTClearAlarmINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR &= ~AT91C_RTTC_ALMIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_SetRttIncINT()
//* \brief  Enable RTT INC Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTSetRttIncINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR |= AT91C_RTTC_RTTINCIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_ClearRttIncINT()
//* \brief  Disable RTT INC Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTClearRttIncINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR &= ~AT91C_RTTC_RTTINCIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_SetAlarmValue()
//* \brief  Set RTT Alarm Value
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTSetAlarmValue(
        AT91PS_RTTC pRTTC, unsigned int alarm)
{
	pRTTC->RTTC_RTAR = alarm;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_GetAlarmValue()
//* \brief  Get RTT Alarm Value
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTGetAlarmValue(
        AT91PS_RTTC pRTTC)
{
	return(pRTTC->RTTC_RTAR);
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTTGetStatus()
//* \brief  Read the RTT status
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTGetStatus(
        AT91PS_RTTC pRTTC)
{
	return(pRTTC->RTTC_RTSR);
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_ReadValue()
//* \brief  Read the RTT value
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTReadValue(
        AT91PS_RTTC pRTTC)
{
        register volatile unsigned int val1,val2;
	do
	{
		val1 = pRTTC->RTTC_RTVR;
		val2 = pRTTC->RTTC_RTVR;
	}	
	while(val1 != val2);
	return(val1);
}
/* *****************************************************************************
                SOFTWARE API FOR PITC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_PITInit
//* \brief System timer init : period in second, system clock freq in MHz
//*----------------------------------------------------------------------------
__inline void AT91F_PITInit(
        AT91PS_PITC pPITC,
        unsigned int period,
        unsigned int pit_frequency)
{
	pPITC->PITC_PIMR = period? (period * pit_frequency + 8) >> 4 : 0; // +8 to avoid %10 and /10
	pPITC->PITC_PIMR |= AT91C_PITC_PITEN;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITSetPIV
//* \brief Set the PIT Periodic Interval Value 
//*----------------------------------------------------------------------------
__inline void AT91F_PITSetPIV(
        AT91PS_PITC pPITC,
        unsigned int piv)
{
	pPITC->PITC_PIMR = piv | (pPITC->PITC_PIMR & (AT91C_PITC_PITEN | AT91C_PITC_PITIEN));
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITEnableInt
//* \brief Enable PIT periodic interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PITEnableInt(
        AT91PS_PITC pPITC)
{
	pPITC->PITC_PIMR |= AT91C_PITC_PITIEN;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITDisableInt
//* \brief Disable PIT periodic interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PITDisableInt(
        AT91PS_PITC pPITC)
{
	pPITC->PITC_PIMR &= ~AT91C_PITC_PITIEN;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetMode
//* \brief Read PIT mode register
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetMode(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PIMR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetStatus
//* \brief Read PIT status register
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetStatus(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PISR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetPIIR
//* \brief Read PIT CPIV and PICNT without ressetting the counters
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetPIIR(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PIIR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetPIVR
//* \brief Read System timer CPIV and PICNT without ressetting the counters
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetPIVR(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PIVR);
}
/* *****************************************************************************
                SOFTWARE API FOR WDTC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTSetMode
//* \brief Set Watchdog Mode Register
//*----------------------------------------------------------------------------
__inline void AT91F_WDTSetMode(
        AT91PS_WDTC pWDTC,
        unsigned int Mode)
{
	pWDTC->WDTC_WDMR = Mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTRestart
//* \brief Restart Watchdog
//*----------------------------------------------------------------------------
__inline void AT91F_WDTRestart(
        AT91PS_WDTC pWDTC)
{
	pWDTC->WDTC_WDCR = 0xA5000001;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTSGettatus
//* \brief Get Watchdog Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_WDTSGettatus(
        AT91PS_WDTC pWDTC)
{
	return(pWDTC->WDTC_WDSR & 0x3);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTGetPeriod
//* \brief Translate ms into Watchdog Compatible value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_WDTGetPeriod(unsigned int ms)
{
	if ((ms < 4) || (ms > 16000))
		return 0;
	return((ms << 8) / 1000);
}
/* *****************************************************************************
                SOFTWARE API FOR VREG
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_VREG_Enable_LowPowerMode
//* \brief Enable VREG Low Power Mode
//*----------------------------------------------------------------------------
__inline void AT91F_VREG_Enable_LowPowerMode(
        AT91PS_VREG pVREG)
{
	pVREG->VREG_MR |= AT91C_VREG_PSTDBY;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_VREG_Disable_LowPowerMode
//* \brief Disable VREG Low Power Mode
//*----------------------------------------------------------------------------
__inline void AT91F_VREG_Disable_LowPowerMode(
        AT91PS_VREG pVREG)
{
	pVREG->VREG_MR &= ~AT91C_VREG_PSTDBY;	 
}/* *****************************************************************************
                SOFTWARE API FOR MC
   ***************************************************************************** */

#define AT91C_MC_CORRECT_KEY  ((unsigned int) 0x5A << 24) // (MC) Correct Protect Key

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_Remap
//* \brief Make Remap
//*----------------------------------------------------------------------------
__inline void AT91F_MC_Remap (void)     //  
{
    AT91PS_MC pMC = (AT91PS_MC) AT91C_BASE_MC;
    
    pMC->MC_RCR = AT91C_MC_RCB;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_CfgModeReg
//* \brief Configure the EFC Mode Register of the MC controller
//*----------------------------------------------------------------------------
__inline void AT91F_MC_EFC_CfgModeReg (
	AT91PS_MC pMC, // pointer to a MC controller
	unsigned int mode)        // mode register 
{
	// Write to the FMR register
	pMC->MC_FMR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_GetModeReg
//* \brief Return MC EFC Mode Regsiter
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_GetModeReg(
	AT91PS_MC pMC) // pointer to a MC controller
{
	return pMC->MC_FMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_ComputeFMCN
//* \brief Return MC EFC Mode Regsiter
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_ComputeFMCN(
	int master_clock) // master clock in Hz
{
	return (master_clock/1000000 +2);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_PerformCmd
//* \brief Perform EFC Command
//*----------------------------------------------------------------------------
__inline void AT91F_MC_EFC_PerformCmd (
	AT91PS_MC pMC, // pointer to a MC controller
    unsigned int transfer_cmd)
{
	pMC->MC_FCR = transfer_cmd;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_GetStatus
//* \brief Return MC EFC Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_GetStatus(
	AT91PS_MC pMC) // pointer to a MC controller
{
	return pMC->MC_FSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_IsInterruptMasked
//* \brief Test if EFC MC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_IsInterruptMasked(
        AT91PS_MC pMC,   // \arg  pointer to a MC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_MC_EFC_GetModeReg(pMC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_IsInterruptSet
//* \brief Test if EFC MC Interrupt is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_IsInterruptSet(
        AT91PS_MC pMC,   // \arg  pointer to a MC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_MC_EFC_GetStatus(pMC) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR SPI
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_CfgCs
//* \brief Configure SPI chip select register
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_CfgCs (
	AT91PS_SPI pSPI,     // pointer to a SPI controller
	int cs,     // SPI cs number (0 to 3)
 	int val)   //  chip select register
{
	//* Write to the CSR register
	*(pSPI->SPI_CSR + cs) = val;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_EnableIt
//* \brief Enable SPI interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_EnableIt (
	AT91PS_SPI pSPI,     // pointer to a SPI controller
	unsigned int flag)   // IT to be enabled
{
	//* Write to the IER register
	pSPI->SPI_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_DisableIt
//* \brief Disable SPI interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_DisableIt (
	AT91PS_SPI pSPI, // pointer to a SPI controller
	unsigned int flag) // IT to be disabled
{
	//* Write to the IDR register
	pSPI->SPI_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Reset
//* \brief Reset the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Reset (
	AT91PS_SPI pSPI // pointer to a SPI controller
	)
{
	//* Write to the CR register
	pSPI->SPI_CR = AT91C_SPI_SWRST;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Enable
//* \brief Enable the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Enable (
	AT91PS_SPI pSPI // pointer to a SPI controller
	)
{
	//* Write to the CR register
	pSPI->SPI_CR = AT91C_SPI_SPIEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Disable
//* \brief Disable the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Disable (
	AT91PS_SPI pSPI // pointer to a SPI controller
	)
{
	//* Write to the CR register
	pSPI->SPI_CR = AT91C_SPI_SPIDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_CfgMode
//* \brief Enable the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_CfgMode (
	AT91PS_SPI pSPI, // pointer to a SPI controller
	int mode)        // mode register 
{
	//* Write to the MR register
	pSPI->SPI_MR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_CfgPCS
//* \brief Switch to the correct PCS of SPI Mode Register : Fixed Peripheral Selected
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_CfgPCS (
	AT91PS_SPI pSPI, // pointer to a SPI controller
	char PCS_Device) // PCS of the Device
{	
 	//* Write to the MR register
	pSPI->SPI_MR &= 0xFFF0FFFF;
	pSPI->SPI_MR |= ( (PCS_Device<<16) & AT91C_SPI_PCS );
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_ReceiveFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initializaed with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SPI_ReceiveFrame (
	AT91PS_SPI pSPI,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_ReceiveFrame(
		(AT91PS_PDC) &(pSPI->SPI_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_SendFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initializaed with Next Buffer, 0 if PDC is bSPIy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SPI_SendFrame(
	AT91PS_SPI pSPI,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_SendFrame(
		(AT91PS_PDC) &(pSPI->SPI_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Close
//* \brief Close SPI: disable IT disable transfert, close PDC
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Close (
	AT91PS_SPI pSPI)     // \arg pointer to a SPI controller
{
    //* Reset all the Chip Select register
    pSPI->SPI_CSR[0] = 0 ;
    pSPI->SPI_CSR[1] = 0 ;
    pSPI->SPI_CSR[2] = 0 ;
    pSPI->SPI_CSR[3] = 0 ;

    //* Reset the SPI mode
    pSPI->SPI_MR = 0  ;

    //* Disable all interrupts
    pSPI->SPI_IDR = 0xFFFFFFFF ;

    //* Abort the Peripheral Data Transfers
    AT91F_PDC_Close((AT91PS_PDC) &(pSPI->SPI_RPR));

    //* Disable receiver and transmitter and stop any activity immediately
    pSPI->SPI_CR = AT91C_SPI_SPIDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_PutChar
//* \brief Send a character,does not check if ready to send
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_PutChar (
	AT91PS_SPI pSPI,
	unsigned int character,
             unsigned int cs_number )
{
    unsigned int value_for_cs;
    value_for_cs = (~(1 << cs_number)) & 0xF;  //Place a zero among a 4 ONEs number
    pSPI->SPI_TDR = (character & 0xFFFF) | (value_for_cs << 16);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_GetChar
//* \brief Receive a character,does not check if a character is available
//*----------------------------------------------------------------------------
__inline int AT91F_SPI_GetChar (
	const AT91PS_SPI pSPI)
{
    return((pSPI->SPI_RDR) & 0xFFFF);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_GetInterruptMaskStatus
//* \brief Return SPI Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SPI_GetInterruptMaskStatus( // \return SPI Interrupt Mask Status
        AT91PS_SPI pSpi) // \arg  pointer to a SPI controller
{
        return pSpi->SPI_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_IsInterruptMasked
//* \brief Test if SPI Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_SPI_IsInterruptMasked(
        AT91PS_SPI pSpi,   // \arg  pointer to a SPI controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_SPI_GetInterruptMaskStatus(pSpi) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR ADC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_EnableIt
//* \brief Enable ADC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_EnableIt (
	AT91PS_ADC pADC,     // pointer to a ADC controller
	unsigned int flag)   // IT to be enabled
{
	//* Write to the IER register
	pADC->ADC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_DisableIt
//* \brief Disable ADC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_DisableIt (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int flag) // IT to be disabled
{
	//* Write to the IDR register
	pADC->ADC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetStatus
//* \brief Return ADC Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetStatus( // \return ADC Interrupt Status
	AT91PS_ADC pADC) // pointer to a ADC controller
{
	return pADC->ADC_SR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetInterruptMaskStatus
//* \brief Return ADC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetInterruptMaskStatus( // \return ADC Interrupt Mask Status
	AT91PS_ADC pADC) // pointer to a ADC controller
{
	return pADC->ADC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_IsInterruptMasked
//* \brief Test if ADC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_IsInterruptMasked(
        AT91PS_ADC pADC,   // \arg  pointer to a ADC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_ADC_GetInterruptMaskStatus(pADC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_IsStatusSet
//* \brief Test if ADC Status is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_IsStatusSet(
        AT91PS_ADC pADC,   // \arg  pointer to a ADC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_ADC_GetStatus(pADC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_CfgModeReg
//* \brief Configure the Mode Register of the ADC controller
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_CfgModeReg (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int mode)        // mode register 
{
	//* Write to the MR register
	pADC->ADC_MR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetModeReg
//* \brief Return the Mode Register of the ADC controller value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetModeReg (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_MR;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_CfgTimings
//* \brief Configure the different necessary timings of the ADC controller
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_CfgTimings (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int mck_clock, // in MHz 
	unsigned int adc_clock, // in MHz 
	unsigned int startup_time, // in us 
	unsigned int sample_and_hold_time)	// in ns  
{
	unsigned int prescal,startup,shtim;
	
	prescal = mck_clock/(2*adc_clock) - 1;
	startup = adc_clock*startup_time/8 - 1;
	shtim = adc_clock*sample_and_hold_time/1000 - 1;
	
	//* Write to the MR register
	pADC->ADC_MR = ( (prescal<<8) & AT91C_ADC_PRESCAL) | ( (startup<<16) & AT91C_ADC_STARTUP) | ( (shtim<<24) & AT91C_ADC_SHTIM);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_EnableChannel
//* \brief Return ADC Timer Register Value
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_EnableChannel (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int channel)        // mode register 
{
	//* Write to the CHER register
	pADC->ADC_CHER = channel;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_DisableChannel
//* \brief Return ADC Timer Register Value
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_DisableChannel (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int channel)        // mode register 
{
	//* Write to the CHDR register
	pADC->ADC_CHDR = channel;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetChannelStatus
//* \brief Return ADC Timer Register Value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetChannelStatus (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CHSR;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_StartConversion
//* \brief Software request for a analog to digital conversion 
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_StartConversion (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	pADC->ADC_CR = AT91C_ADC_START;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_SoftReset
//* \brief Software reset
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_SoftReset (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	pADC->ADC_CR = AT91C_ADC_SWRST;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetLastConvertedData
//* \brief Return the Last Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetLastConvertedData (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_LCDR;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH0
//* \brief Return the Channel 0 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH0 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR0;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH1
//* \brief Return the Channel 1 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH1 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR1;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH2
//* \brief Return the Channel 2 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH2 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR2;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH3
//* \brief Return the Channel 3 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH3 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR3;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH4
//* \brief Return the Channel 4 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH4 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR4;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH5
//* \brief Return the Channel 5 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH5 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR5;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH6
//* \brief Return the Channel 6 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH6 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR6;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH7
//* \brief Return the Channel 7 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH7 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR7;	
}

/* *****************************************************************************
                SOFTWARE API FOR SSC
   ***************************************************************************** */
//* Define the standard I2S mode configuration

//* Configuration to set in the SSC Transmit Clock Mode Register
//* Parameters :  nb_bit_by_slot : 8, 16 or 32 bits
//* 			  nb_slot_by_frame : number of channels
#define AT91C_I2S_ASY_MASTER_TX_SETTING(nb_bit_by_slot, nb_slot_by_frame)( +\
									   AT91C_SSC_CKS_DIV   +\
                            		   AT91C_SSC_CKO_CONTINOUS      +\
                            		   AT91C_SSC_CKG_NONE    +\
                                       AT91C_SSC_START_FALL_RF +\
                           			   AT91C_SSC_STTOUT  +\
                            		   ((1<<16) & AT91C_SSC_STTDLY) +\
                            		   ((((nb_bit_by_slot*nb_slot_by_frame)/2)-1) <<24))


//* Configuration to set in the SSC Transmit Frame Mode Register
//* Parameters : nb_bit_by_slot : 8, 16 or 32 bits
//* 			 nb_slot_by_frame : number of channels
#define AT91C_I2S_ASY_TX_FRAME_SETTING(nb_bit_by_slot, nb_slot_by_frame)( +\
									(nb_bit_by_slot-1)  +\
                            		AT91C_SSC_MSBF   +\
                            		(((nb_slot_by_frame-1)<<8) & AT91C_SSC_DATNB)  +\
                            		(((nb_bit_by_slot-1)<<16) & AT91C_SSC_FSLEN) +\
                            		AT91C_SSC_FSOS_NEGATIVE)


//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_SetBaudrate
//* \brief Set the baudrate according to the CPU clock
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_SetBaudrate (
        AT91PS_SSC pSSC,        // \arg pointer to a SSC controller
        unsigned int mainClock, // \arg peripheral clock
        unsigned int speed)     // \arg SSC baudrate
{
        unsigned int baud_value;
        //* Define the baud rate divisor register
        if (speed == 0)
           baud_value = 0;
        else
        {
           baud_value = (unsigned int) (mainClock * 10)/(2*speed);
           if ((baud_value % 10) >= 5)
                  baud_value = (baud_value / 10) + 1;
           else
                  baud_value /= 10;
        }

        pSSC->SSC_CMR = baud_value;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_Configure
//* \brief Configure SSC
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_Configure (
             AT91PS_SSC pSSC,          // \arg pointer to a SSC controller
             unsigned int syst_clock,  // \arg System Clock Frequency
             unsigned int baud_rate,   // \arg Expected Baud Rate Frequency
             unsigned int clock_rx,    // \arg Receiver Clock Parameters
             unsigned int mode_rx,     // \arg mode Register to be programmed
             unsigned int clock_tx,    // \arg Transmitter Clock Parameters
             unsigned int mode_tx)     // \arg mode Register to be programmed
{
    //* Disable interrupts
	pSSC->SSC_IDR = (unsigned int) -1;

    //* Reset receiver and transmitter
	pSSC->SSC_CR = AT91C_SSC_SWRST | AT91C_SSC_RXDIS | AT91C_SSC_TXDIS ;

    //* Define the Clock Mode Register
	AT91F_SSC_SetBaudrate(pSSC, syst_clock, baud_rate);

     //* Write the Receive Clock Mode Register
	pSSC->SSC_RCMR =  clock_rx;

     //* Write the Transmit Clock Mode Register
	pSSC->SSC_TCMR =  clock_tx;

     //* Write the Receive Frame Mode Register
	pSSC->SSC_RFMR =  mode_rx;

     //* Write the Transmit Frame Mode Register
	pSSC->SSC_TFMR =  mode_tx;

    //* Clear Transmit and Receive Counters
	AT91F_PDC_Open((AT91PS_PDC) &(pSSC->SSC_RPR));


}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_EnableRx
//* \brief Enable receiving datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_EnableRx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Enable receiver
    pSSC->SSC_CR = AT91C_SSC_RXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_DisableRx
//* \brief Disable receiving datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_DisableRx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Disable receiver
    pSSC->SSC_CR = AT91C_SSC_RXDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_EnableTx
//* \brief Enable sending datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_EnableTx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Enable  transmitter
    pSSC->SSC_CR = AT91C_SSC_TXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_DisableTx
//* \brief Disable sending datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_DisableTx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Disable  transmitter
    pSSC->SSC_CR = AT91C_SSC_TXDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_EnableIt
//* \brief Enable SSC IT
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_EnableIt (
	AT91PS_SSC pSSC, // \arg pointer to a SSC controller
	unsigned int flag)   // \arg IT to be enabled
{
	//* Write to the IER register
	pSSC->SSC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_DisableIt
//* \brief Disable SSC IT
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_DisableIt (
	AT91PS_SSC pSSC, // \arg pointer to a SSC controller
	unsigned int flag)   // \arg IT to be disabled
{
	//* Write to the IDR register
	pSSC->SSC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_ReceiveFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initialized with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SSC_ReceiveFrame (
	AT91PS_SSC pSSC,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_ReceiveFrame(
		(AT91PS_PDC) &(pSSC->SSC_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_SendFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initialized with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SSC_SendFrame(
	AT91PS_SSC pSSC,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_SendFrame(
		(AT91PS_PDC) &(pSSC->SSC_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_GetInterruptMaskStatus
//* \brief Return SSC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SSC_GetInterruptMaskStatus( // \return SSC Interrupt Mask Status
        AT91PS_SSC pSsc) // \arg  pointer to a SSC controller
{
        return pSsc->SSC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_IsInterruptMasked
//* \brief Test if SSC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_SSC_IsInterruptMasked(
        AT91PS_SSC pSsc,   // \arg  pointer to a SSC controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_SSC_GetInterruptMaskStatus(pSsc) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR USART
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Baudrate
//* \brief Calculate the baudrate
//* Standard Asynchronous Mode : 8 bits , 1 stop , no parity
#define AT91C_US_ASYNC_MODE ( AT91C_US_USMODE_NORMAL + \
                        AT91C_US_NBSTOP_1_BIT + \
                        AT91C_US_PAR_NONE + \
                        AT91C_US_CHRL_8_BITS + \
                        AT91C_US_CLKS_CLOCK )

//* Standard External Asynchronous Mode : 8 bits , 1 stop , no parity
#define AT91C_US_ASYNC_SCK_MODE ( AT91C_US_USMODE_NORMAL + \
                            AT91C_US_NBSTOP_1_BIT + \
                            AT91C_US_PAR_NONE + \
                            AT91C_US_CHRL_8_BITS + \
                            AT91C_US_CLKS_EXT )

//* Standard Synchronous Mode : 8 bits , 1 stop , no parity
#define AT91C_US_SYNC_MODE ( AT91C_US_SYNC + \
                       AT91C_US_USMODE_NORMAL + \
                       AT91C_US_NBSTOP_1_BIT + \
                       AT91C_US_PAR_NONE + \
                       AT91C_US_CHRL_8_BITS + \
                       AT91C_US_CLKS_CLOCK )

//* SCK used Label
#define AT91C_US_SCK_USED (AT91C_US_CKLO | AT91C_US_CLKS_EXT)

//* Standard ISO T=0 Mode : 8 bits , 1 stop , parity
#define AT91C_US_ISO_READER_MODE ( AT91C_US_USMODE_ISO7816_0 + \
					   		 AT91C_US_CLKS_CLOCK +\
                       		 AT91C_US_NBSTOP_1_BIT + \
                       		 AT91C_US_PAR_EVEN + \
                       		 AT91C_US_CHRL_8_BITS + \
                       		 AT91C_US_CKLO +\
                       		 AT91C_US_OVER)

//* Standard IRDA mode
#define AT91C_US_ASYNC_IRDA_MODE (  AT91C_US_USMODE_IRDA + \
                            AT91C_US_NBSTOP_1_BIT + \
                            AT91C_US_PAR_NONE + \
                            AT91C_US_CHRL_8_BITS + \
                            AT91C_US_CLKS_CLOCK )

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Baudrate
//* \brief Caluculate baud_value according to the main clock and the baud rate
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_Baudrate (
	const unsigned int main_clock, // \arg peripheral clock
	const unsigned int baud_rate)  // \arg UART baudrate
{
	unsigned int baud_value = ((main_clock*10)/(baud_rate * 16));
	if ((baud_value % 10) >= 5)
		baud_value = (baud_value / 10) + 1;
	else
		baud_value /= 10;
	return baud_value;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_SetBaudrate
//* \brief Set the baudrate according to the CPU clock
//*----------------------------------------------------------------------------
__inline void AT91F_US_SetBaudrate (
	AT91PS_USART pUSART,    // \arg pointer to a USART controller
	unsigned int mainClock, // \arg peripheral clock
	unsigned int speed)     // \arg UART baudrate
{
	//* Define the baud rate divisor register
	pUSART->US_BRGR = AT91F_US_Baudrate(mainClock, speed);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_SetTimeguard
//* \brief Set USART timeguard
//*----------------------------------------------------------------------------
__inline void AT91F_US_SetTimeguard (
	AT91PS_USART pUSART,    // \arg pointer to a USART controller
	unsigned int timeguard) // \arg timeguard value
{
	//* Write the Timeguard Register
	pUSART->US_TTGR = timeguard ;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_EnableIt
//* \brief Enable USART IT
//*----------------------------------------------------------------------------
__inline void AT91F_US_EnableIt (
	AT91PS_USART pUSART, // \arg pointer to a USART controller
	unsigned int flag)   // \arg IT to be enabled
{
	//* Write to the IER register
	pUSART->US_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_DisableIt
//* \brief Disable USART IT
//*----------------------------------------------------------------------------
__inline void AT91F_US_DisableIt (
	AT91PS_USART pUSART, // \arg pointer to a USART controller
	unsigned int flag)   // \arg IT to be disabled
{
	//* Write to the IER register
	pUSART->US_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Configure
//* \brief Configure USART
//*----------------------------------------------------------------------------
__inline void AT91F_US_Configure (
	AT91PS_USART pUSART,     // \arg pointer to a USART controller
	unsigned int mainClock,  // \arg peripheral clock
	unsigned int mode ,      // \arg mode Register to be programmed
	unsigned int baudRate ,  // \arg baudrate to be programmed
	unsigned int timeguard ) // \arg timeguard to be programmed
{
    //* Disable interrupts
    pUSART->US_IDR = (unsigned int) -1;

    //* Reset receiver and transmitter
    pUSART->US_CR = AT91C_US_RSTRX | AT91C_US_RSTTX | AT91C_US_RXDIS | AT91C_US_TXDIS ;

	//* Define the baud rate divisor register
	AT91F_US_SetBaudrate(pUSART, mainClock, baudRate);

	//* Write the Timeguard Register
	AT91F_US_SetTimeguard(pUSART, timeguard);

    //* Clear Transmit and Receive Counters
    AT91F_PDC_Open((AT91PS_PDC) &(pUSART->US_RPR));

    //* Define the USART mode
    pUSART->US_MR = mode  ;

}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_EnableRx
//* \brief Enable receiving characters
//*----------------------------------------------------------------------------
__inline void AT91F_US_EnableRx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
    //* Enable receiver
    pUSART->US_CR = AT91C_US_RXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_EnableTx
//* \brief Enable sending characters
//*----------------------------------------------------------------------------
__inline void AT91F_US_EnableTx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
    //* Enable  transmitter
    pUSART->US_CR = AT91C_US_TXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_ResetRx
//* \brief Reset Receiver and re-enable it
//*----------------------------------------------------------------------------
__inline void AT91F_US_ResetRx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
	//* Reset receiver
	pUSART->US_CR = AT91C_US_RSTRX;
    //* Re-Enable receiver
    pUSART->US_CR = AT91C_US_RXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_ResetTx
//* \brief Reset Transmitter and re-enable it
//*----------------------------------------------------------------------------
__inline void AT91F_US_ResetTx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
	//* Reset transmitter
	pUSART->US_CR = AT91C_US_RSTTX;
    //* Enable transmitter
    pUSART->US_CR = AT91C_US_TXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_DisableRx
//* \brief Disable Receiver
//*----------------------------------------------------------------------------
__inline void AT91F_US_DisableRx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
    //* Disable receiver
    pUSART->US_CR = AT91C_US_RXDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_DisableTx
//* \brief Disable Transmitter
//*----------------------------------------------------------------------------
__inline void AT91F_US_DisableTx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
    //* Disable transmitter
    pUSART->US_CR = AT91C_US_TXDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Close
//* \brief Close USART: disable IT disable receiver and transmitter, close PDC
//*----------------------------------------------------------------------------
__inline void AT91F_US_Close (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
    //* Reset the baud rate divisor register
    pUSART->US_BRGR = 0 ;

    //* Reset the USART mode
    pUSART->US_MR = 0  ;

    //* Reset the Timeguard Register
    pUSART->US_TTGR = 0;

    //* Disable all interrupts
    pUSART->US_IDR = 0xFFFFFFFF ;

    //* Abort the Peripheral Data Transfers
    AT91F_PDC_Close((AT91PS_PDC) &(pUSART->US_RPR));

    //* Disable receiver and transmitter and stop any activity immediately
    pUSART->US_CR = AT91C_US_TXDIS | AT91C_US_RXDIS | AT91C_US_RSTTX | AT91C_US_RSTRX ;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_TxReady
//* \brief Return 1 if a character can be written in US_THR
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_TxReady (
	AT91PS_USART pUSART )     // \arg pointer to a USART controller
{
    return (pUSART->US_CSR & AT91C_US_TXRDY);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_RxReady
//* \brief Return 1 if a character can be read in US_RHR
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_RxReady (
	AT91PS_USART pUSART )     // \arg pointer to a USART controller
{
    return (pUSART->US_CSR & AT91C_US_RXRDY);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Error
//* \brief Return the error flag
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_Error (
	AT91PS_USART pUSART )     // \arg pointer to a USART controller
{
    return (pUSART->US_CSR &
    	(AT91C_US_OVRE |  // Overrun error
    	 AT91C_US_FRAME | // Framing error
    	 AT91C_US_PARE));  // Parity error
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_PutChar
//* \brief Send a character,does not check if ready to send
//*----------------------------------------------------------------------------
__inline void AT91F_US_PutChar (
	AT91PS_USART pUSART,
	int character )
{
    pUSART->US_THR = (character & 0x1FF);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_GetChar
//* \brief Receive a character,does not check if a character is available
//*----------------------------------------------------------------------------
__inline int AT91F_US_GetChar (
	const AT91PS_USART pUSART)
{
    return((pUSART->US_RHR) & 0x1FF);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_SendFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initializaed with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_SendFrame(
	AT91PS_USART pUSART,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_SendFrame(
		(AT91PS_PDC) &(pUSART->US_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_ReceiveFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initializaed with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_ReceiveFrame (
	AT91PS_USART pUSART,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_ReceiveFrame(
		(AT91PS_PDC) &(pUSART->US_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_SetIrdaFilter
//* \brief Set the value of IrDa filter tregister
//*----------------------------------------------------------------------------
__inline void AT91F_US_SetIrdaFilter (
	AT91PS_USART pUSART,
	unsigned char value
)
{
	pUSART->US_IF = value;
}

/* *****************************************************************************
                SOFTWARE API FOR TWI
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_TWI_EnableIt
//* \brief Enable TWI IT
//*----------------------------------------------------------------------------
__inline void AT91F_TWI_EnableIt (
	AT91PS_TWI pTWI, // \arg pointer to a TWI controller
	unsigned int flag)   // \arg IT to be enabled
{
	//* Write to the IER register
	pTWI->TWI_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TWI_DisableIt
//* \brief Disable TWI IT
//*----------------------------------------------------------------------------
__inline void AT91F_TWI_DisableIt (
	AT91PS_TWI pTWI, // \arg pointer to a TWI controller
	unsigned int flag)   // \arg IT to be disabled
{
	//* Write to the IDR register
	pTWI->TWI_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TWI_Configure
//* \brief Configure TWI in master mode
//*----------------------------------------------------------------------------
__inline void AT91F_TWI_Configure ( AT91PS_TWI pTWI )          // \arg pointer to a TWI controller
{
    //* Disable interrupts
	pTWI->TWI_IDR = (unsigned int) -1;

    //* Reset peripheral
	pTWI->TWI_CR = AT91C_TWI_SWRST;

	//* Set Master mode
	pTWI->TWI_CR = AT91C_TWI_MSEN;

}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TWI_GetInterruptMaskStatus
//* \brief Return TWI Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_TWI_GetInterruptMaskStatus( // \return TWI Interrupt Mask Status
        AT91PS_TWI pTwi) // \arg  pointer to a TWI controller
{
        return pTwi->TWI_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TWI_IsInterruptMasked
//* \brief Test if TWI Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_TWI_IsInterruptMasked(
        AT91PS_TWI pTwi,   // \arg  pointer to a TWI controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_TWI_GetInterruptMaskStatus(pTwi) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR TC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_TC_InterruptEnable
//* \brief Enable TC Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_TC_InterruptEnable(
        AT91PS_TC pTc,   // \arg  pointer to a TC controller
        unsigned int flag) // \arg  TC interrupt to be enabled
{
        pTc->TC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TC_InterruptDisable
//* \brief Disable TC Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_TC_InterruptDisable(
        AT91PS_TC pTc,   // \arg  pointer to a TC controller
        unsigned int flag) // \arg  TC interrupt to be disabled
{
        pTc->TC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TC_GetInterruptMaskStatus
//* \brief Return TC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_TC_GetInterruptMaskStatus( // \return TC Interrupt Mask Status
        AT91PS_TC pTc) // \arg  pointer to a TC controller
{
        return pTc->TC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TC_IsInterruptMasked
//* \brief Test if TC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_TC_IsInterruptMasked(
        AT91PS_TC pTc,   // \arg  pointer to a TC controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_TC_GetInterruptMaskStatus(pTc) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR PWMC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_GetStatus
//* \brief Return PWM Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PWMC_GetStatus( // \return PWM Interrupt Status
	AT91PS_PWMC pPWM) // pointer to a PWM controller
{
	return pPWM->PWMC_SR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_InterruptEnable
//* \brief Enable PWM Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_InterruptEnable(
        AT91PS_PWMC pPwm,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  PWM interrupt to be enabled
{
        pPwm->PWMC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_InterruptDisable
//* \brief Disable PWM Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_InterruptDisable(
        AT91PS_PWMC pPwm,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  PWM interrupt to be disabled
{
        pPwm->PWMC_IDR = flag;
  10041c:	e59f4a6c 	ldr	r4, [pc, #2668]	; 100e90 <.text+0xe90>
  100420:	e3a08000 	mov	r8, #0	; 0x0
  100424:	e3a06001 	mov	r6, #1	; 0x1
  100428:	e3a07002 	mov	r7, #2	; 0x2
  10042c:	e3a0a004 	mov	sl, #4	; 0x4
  100430:	ebffff81 	bl	10023c <InitPIO>
  100434:	eb00051a 	bl	1018a4 <InitADC>
	unsigned int periphAEnable,  // \arg PERIPH A to enable
	unsigned int periphBEnable)  // \arg PERIPH B to enable

{
	pPio->PIO_ASR = periphAEnable;
  100438:	e3a03080 	mov	r3, #128	; 0x80
  10043c:	e505608f 	str	r6, [r5, #-143]
	pPio->PIO_BSR = periphBEnable;
	pPio->PIO_PDR = (periphAEnable | periphBEnable); // Set in Periph mode
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgOutput
//* \brief Enable PIO in output mode
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgOutput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
	pPio->PIO_OER = pioEnable; // Configure in Output
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInput
//* \brief Enable PIO in input mode
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputEnable)      // \arg PIO to be enabled
{
	// Disable output
	pPio->PIO_ODR  = inputEnable;
	pPio->PIO_PER  = inputEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgOpendrain
//* \brief Configure PIO in open drain
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgOpendrain(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int multiDrvEnable) // \arg pio to be configured in open drain
{
	// Configure the multi-drive option
	pPio->PIO_MDDR = ~multiDrvEnable;
	pPio->PIO_MDER = multiDrvEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgPullup
//* \brief Enable pullup on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgPullup(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pullupEnable)   // \arg enable pullup on PIO
{
		// Connect or not Pullup
	pPio->PIO_PPUDR = ~pullupEnable;
	pPio->PIO_PPUER = pullupEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgDirectDrive
//* \brief Enable direct drive on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgDirectDrive(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int directDrive)    // \arg PIO to be configured with direct drive

{
	// Configure the Direct Drive
	pPio->PIO_OWDR  = ~directDrive;
	pPio->PIO_OWER  = directDrive;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInputFilter
//* \brief Enable input filter on input PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInputFilter(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputFilter)    // \arg PIO to be configured with input filter

{
	// Configure the Direct Drive
	pPio->PIO_IFDR  = ~inputFilter;
	pPio->PIO_IFER  = inputFilter;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInput
//* \brief Return PIO input value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInput( // \return PIO input
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
	return pPio->PIO_PDSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInputSet
//* \brief Test if PIO is input flag is active
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInputSet(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PIO_GetInput(pPio) & flag);
}


//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_SetOutput
//* \brief Set to 1 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ForceOutput
//* \brief Force output when Direct drive option is enabled
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ForceOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be forced
{
	pPio->PIO_ODSR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_Enable
//* \brief Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_Enable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be enabled 
{
        pPio->PIO_PER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_Disable
//* \brief Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_Disable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be disabled 
{
        pPio->PIO_PDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetStatus
//* \brief Return PIO Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetStatus( // \return PIO Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_PSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsSet
//* \brief Test if PIO is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputEnable
//* \brief Output Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output to be enabled
{
        pPio->PIO_OER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputDisable
//* \brief Output Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output to be disabled
{
        pPio->PIO_ODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetOutputStatus
//* \brief Return PIO Output Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetOutputStatus( // \return PIO Output Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_OSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsOuputSet
//* \brief Test if PIO Output is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsOutputSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetOutputStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InputFilterEnable
//* \brief Input Filter Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InputFilterEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio input filter to be enabled
{
        pPio->PIO_IFER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InputFilterDisable
//* \brief Input Filter Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InputFilterDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio input filter to be disabled
{
        pPio->PIO_IFDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInputFilterStatus
//* \brief Return PIO Input Filter Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInputFilterStatus( // \return PIO Input Filter Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_IFSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInputFilterSet
//* \brief Test if PIO Input filter is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInputFilterSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetInputFilterStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetOutputDataStatus
//* \brief Return PIO Output Data Status 
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetOutputDataStatus( // \return PIO Output Data Status 
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_ODSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InterruptEnable
//* \brief Enable PIO Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InterruptEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio interrupt to be enabled
{
        pPio->PIO_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InterruptDisable
//* \brief Disable PIO Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InterruptDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio interrupt to be disabled
{
        pPio->PIO_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInterruptMaskStatus
//* \brief Return PIO Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInterruptMaskStatus( // \return PIO Interrupt Mask Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInterruptStatus
//* \brief Return PIO Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInterruptStatus( // \return PIO Interrupt Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_ISR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInterruptMasked
//* \brief Test if PIO Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInterruptMasked(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetInterruptMaskStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInterruptSet
//* \brief Test if PIO Interrupt is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInterruptSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetInterruptStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_MultiDriverEnable
//* \brief Multi Driver Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_MultiDriverEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be enabled
{
        pPio->PIO_MDER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_MultiDriverDisable
//* \brief Multi Driver Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_MultiDriverDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be disabled
{
        pPio->PIO_MDDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetMultiDriverStatus
//* \brief Return PIO Multi Driver Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetMultiDriverStatus( // \return PIO Multi Driver Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_MDSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsMultiDriverSet
//* \brief Test if PIO MultiDriver is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsMultiDriverSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetMultiDriverStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_A_RegisterSelection
//* \brief PIO A Register Selection 
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_A_RegisterSelection(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio A register selection
{
        pPio->PIO_ASR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_B_RegisterSelection
//* \brief PIO B Register Selection 
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_B_RegisterSelection(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio B register selection 
{
        pPio->PIO_BSR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_Get_AB_RegisterStatus
//* \brief Return PIO Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_Get_AB_RegisterStatus( // \return PIO AB Register Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_ABSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsAB_RegisterSet
//* \brief Test if PIO AB Register is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsAB_RegisterSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_Get_AB_RegisterStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputWriteEnable
//* \brief Output Write Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputWriteEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output write to be enabled
{
        pPio->PIO_OWER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputWriteDisable
//* \brief Output Write Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputWriteDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output write to be disabled
{
        pPio->PIO_OWDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetOutputWriteStatus
//* \brief Return PIO Output Write Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetOutputWriteStatus( // \return PIO Output Write Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_OWSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsOutputWriteSet
//* \brief Test if PIO OutputWrite is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsOutputWriteSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetOutputWriteStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetCfgPullup
//* \brief Return PIO Configuration Pullup
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetCfgPullup( // \return PIO Configuration Pullup 
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_PPUSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsOutputDataStatusSet
//* \brief Test if PIO Output Data Status is Set 
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsOutputDataStatusSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetOutputDataStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsCfgPullupStatusSet
//* \brief Test if PIO Configuration Pullup Status is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsCfgPullupStatusSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (~AT91F_PIO_GetCfgPullup(pPio) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR PMC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_CfgSysClkEnableReg
//* \brief Configure the System Clock Enable Register of the PMC controller
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_CfgSysClkEnableReg (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int mode)
{
	//* Write to the SCER register
	pPMC->PMC_SCER = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_CfgSysClkDisableReg
//* \brief Configure the System Clock Disable Register of the PMC controller
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_CfgSysClkDisableReg (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int mode)
{
	//* Write to the SCDR register
	pPMC->PMC_SCDR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetSysClkStatusReg
//* \brief Return the System Clock Status Register of the PMC controller
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetSysClkStatusReg (
	AT91PS_PMC pPMC // pointer to a CAN controller
	)
{
	return pPMC->PMC_SCSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_EnablePeriphClock
//* \brief Enable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_EnablePeriphClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int periphIds)  // \arg IDs of peripherals to enable
{
	pPMC->PMC_PCER = periphIds;
  100440:	e3e02c03 	mvn	r2, #768	; 0x300
  100444:	e505808b 	str	r8, [r5, #-139]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_DisablePeriphClock
//* \brief Disable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_DisablePeriphClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int periphIds)  // \arg IDs of peripherals to enable
{
	pPMC->PMC_PCDR = periphIds;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetPeriphClock
//* \brief Get peripheral clock status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetPeriphClock (
	AT91PS_PMC pPMC) // \arg pointer to PMC controller
{
	return pPMC->PMC_PCSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_CfgMainOscillatorReg
//* \brief Cfg the main oscillator
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_CfgMainOscillatorReg (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int mode)
{
	pCKGR->CKGR_MOR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_GetMainOscillatorReg
//* \brief Cfg the main oscillator
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetMainOscillatorReg (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	return pCKGR->CKGR_MOR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_EnableMainOscillator
//* \brief Enable the main oscillator
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_EnableMainOscillator(
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	pCKGR->CKGR_MOR |= AT91C_CKGR_MOSCEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_DisableMainOscillator
//* \brief Disable the main oscillator
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_DisableMainOscillator (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	pCKGR->CKGR_MOR &= ~AT91C_CKGR_MOSCEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_CfgMainOscStartUpTime
//* \brief Cfg MOR Register according to the main osc startup time
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_CfgMainOscStartUpTime (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int startup_time,  // \arg main osc startup time in microsecond (us)
	unsigned int slowClock)  // \arg slowClock in Hz
{
	pCKGR->CKGR_MOR &= ~AT91C_CKGR_OSCOUNT;
	pCKGR->CKGR_MOR |= ((slowClock * startup_time)/(8*1000000)) << 8;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_GetMainClockFreqReg
//* \brief Cfg the main oscillator
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetMainClockFreqReg (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	return pCKGR->CKGR_MCFR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_GetMainClock
//* \brief Return Main clock in Hz
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetMainClock (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int slowClock)  // \arg slowClock in Hz
{
	return ((pCKGR->CKGR_MCFR  & AT91C_CKGR_MAINF) * slowClock) >> 4;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_CfgMCKReg
//* \brief Cfg Master Clock Register
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_CfgMCKReg (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int mode)
{
	pPMC->PMC_MCKR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetMCKReg
//* \brief Return Master Clock Register
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetMCKReg(
	AT91PS_PMC pPMC) // \arg pointer to PMC controller
{
	return pPMC->PMC_MCKR;
}

//*------------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetMasterClock
//* \brief Return master clock in Hz which correponds to processor clock for ARM7
//*------------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetMasterClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int slowClock)  // \arg slowClock in Hz
{
	unsigned int reg = pPMC->PMC_MCKR;
	unsigned int prescaler = (1 << ((reg & AT91C_PMC_PRES) >> 2));
	unsigned int pllDivider, pllMultiplier;

	switch (reg & AT91C_PMC_CSS) {
		case AT91C_PMC_CSS_SLOW_CLK: // Slow clock selected
			return slowClock / prescaler;
		case AT91C_PMC_CSS_MAIN_CLK: // Main clock is selected
			return AT91F_CKGR_GetMainClock(pCKGR, slowClock) / prescaler;
		case AT91C_PMC_CSS_PLL_CLK: // PLLB clock is selected
			reg = pCKGR->CKGR_PLLR;
			pllDivider    = (reg  & AT91C_CKGR_DIV);
			pllMultiplier = ((reg  & AT91C_CKGR_MUL) >> 16) + 1;
			return AT91F_CKGR_GetMainClock(pCKGR, slowClock) / pllDivider * pllMultiplier / prescaler;
	}
	return 0;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_EnablePCK
//* \brief Enable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_EnablePCK (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int pck,  // \arg Peripheral clock identifier 0 .. 7
	unsigned int mode)
{
	pPMC->PMC_PCKR[pck] = mode;
	pPMC->PMC_SCER = (1 << pck) << 8;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_DisablePCK
//* \brief Enable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_DisablePCK (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int pck)  // \arg Peripheral clock identifier 0 .. 7
{
	pPMC->PMC_SCDR = (1 << pck) << 8;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_EnableIt
//* \brief Enable PMC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_EnableIt (
	AT91PS_PMC pPMC,     // pointer to a PMC controller
	unsigned int flag)   // IT to be enabled
{
	//* Write to the IER register
	pPMC->PMC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_DisableIt
//* \brief Disable PMC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_DisableIt (
	AT91PS_PMC pPMC, // pointer to a PMC controller
	unsigned int flag) // IT to be disabled
{
	//* Write to the IDR register
	pPMC->PMC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetStatus
//* \brief Return PMC Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetStatus( // \return PMC Interrupt Status
	AT91PS_PMC pPMC) // pointer to a PMC controller
{
	return pPMC->PMC_SR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetInterruptMaskStatus
//* \brief Return PMC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetInterruptMaskStatus( // \return PMC Interrupt Mask Status
	AT91PS_PMC pPMC) // pointer to a PMC controller
{
	return pPMC->PMC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_IsInterruptMasked
//* \brief Test if PMC Interrupt is Masked
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_IsInterruptMasked(
        AT91PS_PMC pPMC,   // \arg  pointer to a PMC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PMC_GetInterruptMaskStatus(pPMC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_IsStatusSet
//* \brief Test if PMC Status is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_IsStatusSet(
        AT91PS_PMC pPMC,   // \arg  pointer to a PMC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PMC_GetStatus(pPMC) & flag);
}

// ----------------------------------------------------------------------------
//  \fn    AT91F_CKGR_CfgPLLReg
//  \brief Cfg the PLL Register
// ----------------------------------------------------------------------------
__inline void AT91F_CKGR_CfgPLLReg (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int mode)
{
	pCKGR->CKGR_PLLR = mode;
}

// ----------------------------------------------------------------------------
//  \fn    AT91F_CKGR_GetPLLReg
//  \brief Get the PLL Register
// ----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetPLLReg (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	return pCKGR->CKGR_PLLR;
}



/* *****************************************************************************
                SOFTWARE API FOR RSTC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTSoftReset
//* \brief Start Software Reset
//*----------------------------------------------------------------------------
__inline void AT91F_RSTSoftReset(
        AT91PS_RSTC pRSTC,
        unsigned int reset)
{
	pRSTC->RSTC_RCR = (0xA5000000 | reset);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTSetMode
//* \brief Set Reset Mode
//*----------------------------------------------------------------------------
__inline void AT91F_RSTSetMode(
        AT91PS_RSTC pRSTC,
        unsigned int mode)
{
	pRSTC->RSTC_RMR = (0xA5000000 | mode);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTGetMode
//* \brief Get Reset Mode
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_RSTGetMode(
        AT91PS_RSTC pRSTC)
{
	return (pRSTC->RSTC_RMR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTGetStatus
//* \brief Get Reset Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_RSTGetStatus(
        AT91PS_RSTC pRSTC)
{
	return (pRSTC->RSTC_RSR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTIsSoftRstActive
//* \brief Return !=0 if software reset is still not completed
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_RSTIsSoftRstActive(
        AT91PS_RSTC pRSTC)
{
	return ((pRSTC->RSTC_RSR) & AT91C_RSTC_SRCMP);
}
/* *****************************************************************************
                SOFTWARE API FOR RTTC
   ***************************************************************************** */
//*--------------------------------------------------------------------------------------
//* \fn     AT91F_SetRTT_TimeBase()
//* \brief  Set the RTT prescaler according to the TimeBase in ms
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTSetTimeBase(
        AT91PS_RTTC pRTTC, 
        unsigned int ms)
{
	if (ms > 2000)
		return 1;   // AT91C_TIME_OUT_OF_RANGE
	pRTTC->RTTC_RTMR &= ~0xFFFF;	
	pRTTC->RTTC_RTMR |= (((ms << 15) /1000) & 0xFFFF);	
	return 0;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTTSetPrescaler()
//* \brief  Set the new prescaler value
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTSetPrescaler(
        AT91PS_RTTC pRTTC, 
        unsigned int rtpres)
{
	pRTTC->RTTC_RTMR &= ~0xFFFF;	
	pRTTC->RTTC_RTMR |= (rtpres & 0xFFFF);	
	return (pRTTC->RTTC_RTMR);
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTTRestart()
//* \brief  Restart the RTT prescaler
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTRestart(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR |= AT91C_RTTC_RTTRST;	
}


//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_SetAlarmINT()
//* \brief  Enable RTT Alarm Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTSetAlarmINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR |= AT91C_RTTC_ALMIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_ClearAlarmINT()
//* \brief  Disable RTT Alarm Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTClearAlarmINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR &= ~AT91C_RTTC_ALMIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_SetRttIncINT()
//* \brief  Enable RTT INC Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTSetRttIncINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR |= AT91C_RTTC_RTTINCIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_ClearRttIncINT()
//* \brief  Disable RTT INC Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTClearRttIncINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR &= ~AT91C_RTTC_RTTINCIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_SetAlarmValue()
//* \brief  Set RTT Alarm Value
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTSetAlarmValue(
        AT91PS_RTTC pRTTC, unsigned int alarm)
{
	pRTTC->RTTC_RTAR = alarm;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_GetAlarmValue()
//* \brief  Get RTT Alarm Value
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTGetAlarmValue(
        AT91PS_RTTC pRTTC)
{
	return(pRTTC->RTTC_RTAR);
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTTGetStatus()
//* \brief  Read the RTT status
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTGetStatus(
        AT91PS_RTTC pRTTC)
{
	return(pRTTC->RTTC_RTSR);
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_ReadValue()
//* \brief  Read the RTT value
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTReadValue(
        AT91PS_RTTC pRTTC)
{
        register volatile unsigned int val1,val2;
	do
	{
		val1 = pRTTC->RTTC_RTVR;
		val2 = pRTTC->RTTC_RTVR;
	}	
	while(val1 != val2);
	return(val1);
}
/* *****************************************************************************
                SOFTWARE API FOR PITC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_PITInit
//* \brief System timer init : period in second, system clock freq in MHz
//*----------------------------------------------------------------------------
__inline void AT91F_PITInit(
        AT91PS_PITC pPITC,
        unsigned int period,
        unsigned int pit_frequency)
{
	pPITC->PITC_PIMR = period? (period * pit_frequency + 8) >> 4 : 0; // +8 to avoid %10 and /10
	pPITC->PITC_PIMR |= AT91C_PITC_PITEN;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITSetPIV
//* \brief Set the PIT Periodic Interval Value 
//*----------------------------------------------------------------------------
__inline void AT91F_PITSetPIV(
        AT91PS_PITC pPITC,
        unsigned int piv)
{
	pPITC->PITC_PIMR = piv | (pPITC->PITC_PIMR & (AT91C_PITC_PITEN | AT91C_PITC_PITIEN));
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITEnableInt
//* \brief Enable PIT periodic interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PITEnableInt(
        AT91PS_PITC pPITC)
{
	pPITC->PITC_PIMR |= AT91C_PITC_PITIEN;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITDisableInt
//* \brief Disable PIT periodic interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PITDisableInt(
        AT91PS_PITC pPITC)
{
	pPITC->PITC_PIMR &= ~AT91C_PITC_PITIEN;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetMode
//* \brief Read PIT mode register
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetMode(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PIMR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetStatus
//* \brief Read PIT status register
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetStatus(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PISR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetPIIR
//* \brief Read PIT CPIV and PICNT without ressetting the counters
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetPIIR(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PIIR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetPIVR
//* \brief Read System timer CPIV and PICNT without ressetting the counters
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetPIVR(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PIVR);
}
/* *****************************************************************************
                SOFTWARE API FOR WDTC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTSetMode
//* \brief Set Watchdog Mode Register
//*----------------------------------------------------------------------------
__inline void AT91F_WDTSetMode(
        AT91PS_WDTC pWDTC,
        unsigned int Mode)
{
	pWDTC->WDTC_WDMR = Mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTRestart
//* \brief Restart Watchdog
//*----------------------------------------------------------------------------
__inline void AT91F_WDTRestart(
        AT91PS_WDTC pWDTC)
{
	pWDTC->WDTC_WDCR = 0xA5000001;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTSGettatus
//* \brief Get Watchdog Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_WDTSGettatus(
        AT91PS_WDTC pWDTC)
{
	return(pWDTC->WDTC_WDSR & 0x3);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTGetPeriod
//* \brief Translate ms into Watchdog Compatible value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_WDTGetPeriod(unsigned int ms)
{
	if ((ms < 4) || (ms > 16000))
		return 0;
	return((ms << 8) / 1000);
}
/* *****************************************************************************
                SOFTWARE API FOR VREG
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_VREG_Enable_LowPowerMode
//* \brief Enable VREG Low Power Mode
//*----------------------------------------------------------------------------
__inline void AT91F_VREG_Enable_LowPowerMode(
        AT91PS_VREG pVREG)
{
	pVREG->VREG_MR |= AT91C_VREG_PSTDBY;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_VREG_Disable_LowPowerMode
//* \brief Disable VREG Low Power Mode
//*----------------------------------------------------------------------------
__inline void AT91F_VREG_Disable_LowPowerMode(
        AT91PS_VREG pVREG)
{
	pVREG->VREG_MR &= ~AT91C_VREG_PSTDBY;	 
}/* *****************************************************************************
                SOFTWARE API FOR MC
   ***************************************************************************** */

#define AT91C_MC_CORRECT_KEY  ((unsigned int) 0x5A << 24) // (MC) Correct Protect Key

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_Remap
//* \brief Make Remap
//*----------------------------------------------------------------------------
__inline void AT91F_MC_Remap (void)     //  
{
    AT91PS_MC pMC = (AT91PS_MC) AT91C_BASE_MC;
    
    pMC->MC_RCR = AT91C_MC_RCB;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_CfgModeReg
//* \brief Configure the EFC Mode Register of the MC controller
//*----------------------------------------------------------------------------
__inline void AT91F_MC_EFC_CfgModeReg (
	AT91PS_MC pMC, // pointer to a MC controller
	unsigned int mode)        // mode register 
{
	// Write to the FMR register
	pMC->MC_FMR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_GetModeReg
//* \brief Return MC EFC Mode Regsiter
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_GetModeReg(
	AT91PS_MC pMC) // pointer to a MC controller
{
	return pMC->MC_FMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_ComputeFMCN
//* \brief Return MC EFC Mode Regsiter
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_ComputeFMCN(
	int master_clock) // master clock in Hz
{
	return (master_clock/1000000 +2);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_PerformCmd
//* \brief Perform EFC Command
//*----------------------------------------------------------------------------
__inline void AT91F_MC_EFC_PerformCmd (
	AT91PS_MC pMC, // pointer to a MC controller
    unsigned int transfer_cmd)
{
	pMC->MC_FCR = transfer_cmd;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_GetStatus
//* \brief Return MC EFC Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_GetStatus(
	AT91PS_MC pMC) // pointer to a MC controller
{
	return pMC->MC_FSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_IsInterruptMasked
//* \brief Test if EFC MC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_IsInterruptMasked(
        AT91PS_MC pMC,   // \arg  pointer to a MC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_MC_EFC_GetModeReg(pMC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_IsInterruptSet
//* \brief Test if EFC MC Interrupt is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_IsInterruptSet(
        AT91PS_MC pMC,   // \arg  pointer to a MC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_MC_EFC_GetStatus(pMC) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR SPI
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_CfgCs
//* \brief Configure SPI chip select register
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_CfgCs (
	AT91PS_SPI pSPI,     // pointer to a SPI controller
	int cs,     // SPI cs number (0 to 3)
 	int val)   //  chip select register
{
	//* Write to the CSR register
	*(pSPI->SPI_CSR + cs) = val;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_EnableIt
//* \brief Enable SPI interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_EnableIt (
	AT91PS_SPI pSPI,     // pointer to a SPI controller
	unsigned int flag)   // IT to be enabled
{
	//* Write to the IER register
	pSPI->SPI_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_DisableIt
//* \brief Disable SPI interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_DisableIt (
	AT91PS_SPI pSPI, // pointer to a SPI controller
	unsigned int flag) // IT to be disabled
{
	//* Write to the IDR register
	pSPI->SPI_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Reset
//* \brief Reset the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Reset (
	AT91PS_SPI pSPI // pointer to a SPI controller
	)
{
	//* Write to the CR register
	pSPI->SPI_CR = AT91C_SPI_SWRST;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Enable
//* \brief Enable the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Enable (
	AT91PS_SPI pSPI // pointer to a SPI controller
	)
{
	//* Write to the CR register
	pSPI->SPI_CR = AT91C_SPI_SPIEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Disable
//* \brief Disable the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Disable (
	AT91PS_SPI pSPI // pointer to a SPI controller
	)
{
	//* Write to the CR register
	pSPI->SPI_CR = AT91C_SPI_SPIDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_CfgMode
//* \brief Enable the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_CfgMode (
	AT91PS_SPI pSPI, // pointer to a SPI controller
	int mode)        // mode register 
{
	//* Write to the MR register
	pSPI->SPI_MR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_CfgPCS
//* \brief Switch to the correct PCS of SPI Mode Register : Fixed Peripheral Selected
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_CfgPCS (
	AT91PS_SPI pSPI, // pointer to a SPI controller
	char PCS_Device) // PCS of the Device
{	
 	//* Write to the MR register
	pSPI->SPI_MR &= 0xFFF0FFFF;
	pSPI->SPI_MR |= ( (PCS_Device<<16) & AT91C_SPI_PCS );
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_ReceiveFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initializaed with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SPI_ReceiveFrame (
	AT91PS_SPI pSPI,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_ReceiveFrame(
		(AT91PS_PDC) &(pSPI->SPI_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_SendFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initializaed with Next Buffer, 0 if PDC is bSPIy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SPI_SendFrame(
	AT91PS_SPI pSPI,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_SendFrame(
		(AT91PS_PDC) &(pSPI->SPI_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Close
//* \brief Close SPI: disable IT disable transfert, close PDC
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Close (
	AT91PS_SPI pSPI)     // \arg pointer to a SPI controller
{
    //* Reset all the Chip Select register
    pSPI->SPI_CSR[0] = 0 ;
    pSPI->SPI_CSR[1] = 0 ;
    pSPI->SPI_CSR[2] = 0 ;
    pSPI->SPI_CSR[3] = 0 ;

    //* Reset the SPI mode
    pSPI->SPI_MR = 0  ;

    //* Disable all interrupts
    pSPI->SPI_IDR = 0xFFFFFFFF ;

    //* Abort the Peripheral Data Transfers
    AT91F_PDC_Close((AT91PS_PDC) &(pSPI->SPI_RPR));

    //* Disable receiver and transmitter and stop any activity immediately
    pSPI->SPI_CR = AT91C_SPI_SPIDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_PutChar
//* \brief Send a character,does not check if ready to send
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_PutChar (
	AT91PS_SPI pSPI,
	unsigned int character,
             unsigned int cs_number )
{
    unsigned int value_for_cs;
    value_for_cs = (~(1 << cs_number)) & 0xF;  //Place a zero among a 4 ONEs number
    pSPI->SPI_TDR = (character & 0xFFFF) | (value_for_cs << 16);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_GetChar
//* \brief Receive a character,does not check if a character is available
//*----------------------------------------------------------------------------
__inline int AT91F_SPI_GetChar (
	const AT91PS_SPI pSPI)
{
    return((pSPI->SPI_RDR) & 0xFFFF);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_GetInterruptMaskStatus
//* \brief Return SPI Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SPI_GetInterruptMaskStatus( // \return SPI Interrupt Mask Status
        AT91PS_SPI pSpi) // \arg  pointer to a SPI controller
{
        return pSpi->SPI_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_IsInterruptMasked
//* \brief Test if SPI Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_SPI_IsInterruptMasked(
        AT91PS_SPI pSpi,   // \arg  pointer to a SPI controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_SPI_GetInterruptMaskStatus(pSpi) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR ADC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_EnableIt
//* \brief Enable ADC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_EnableIt (
	AT91PS_ADC pADC,     // pointer to a ADC controller
	unsigned int flag)   // IT to be enabled
{
	//* Write to the IER register
	pADC->ADC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_DisableIt
//* \brief Disable ADC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_DisableIt (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int flag) // IT to be disabled
{
	//* Write to the IDR register
	pADC->ADC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetStatus
//* \brief Return ADC Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetStatus( // \return ADC Interrupt Status
	AT91PS_ADC pADC) // pointer to a ADC controller
{
	return pADC->ADC_SR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetInterruptMaskStatus
//* \brief Return ADC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetInterruptMaskStatus( // \return ADC Interrupt Mask Status
	AT91PS_ADC pADC) // pointer to a ADC controller
{
	return pADC->ADC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_IsInterruptMasked
//* \brief Test if ADC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_IsInterruptMasked(
        AT91PS_ADC pADC,   // \arg  pointer to a ADC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_ADC_GetInterruptMaskStatus(pADC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_IsStatusSet
//* \brief Test if ADC Status is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_IsStatusSet(
        AT91PS_ADC pADC,   // \arg  pointer to a ADC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_ADC_GetStatus(pADC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_CfgModeReg
//* \brief Configure the Mode Register of the ADC controller
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_CfgModeReg (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int mode)        // mode register 
{
	//* Write to the MR register
	pADC->ADC_MR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetModeReg
//* \brief Return the Mode Register of the ADC controller value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetModeReg (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_MR;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_CfgTimings
//* \brief Configure the different necessary timings of the ADC controller
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_CfgTimings (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int mck_clock, // in MHz 
	unsigned int adc_clock, // in MHz 
	unsigned int startup_time, // in us 
	unsigned int sample_and_hold_time)	// in ns  
{
	unsigned int prescal,startup,shtim;
	
	prescal = mck_clock/(2*adc_clock) - 1;
	startup = adc_clock*startup_time/8 - 1;
	shtim = adc_clock*sample_and_hold_time/1000 - 1;
	
	//* Write to the MR register
	pADC->ADC_MR = ( (prescal<<8) & AT91C_ADC_PRESCAL) | ( (startup<<16) & AT91C_ADC_STARTUP) | ( (shtim<<24) & AT91C_ADC_SHTIM);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_EnableChannel
//* \brief Return ADC Timer Register Value
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_EnableChannel (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int channel)        // mode register 
{
	//* Write to the CHER register
	pADC->ADC_CHER = channel;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_DisableChannel
//* \brief Return ADC Timer Register Value
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_DisableChannel (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int channel)        // mode register 
{
	//* Write to the CHDR register
	pADC->ADC_CHDR = channel;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetChannelStatus
//* \brief Return ADC Timer Register Value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetChannelStatus (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CHSR;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_StartConversion
//* \brief Software request for a analog to digital conversion 
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_StartConversion (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	pADC->ADC_CR = AT91C_ADC_START;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_SoftReset
//* \brief Software reset
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_SoftReset (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	pADC->ADC_CR = AT91C_ADC_SWRST;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetLastConvertedData
//* \brief Return the Last Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetLastConvertedData (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_LCDR;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH0
//* \brief Return the Channel 0 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH0 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR0;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH1
//* \brief Return the Channel 1 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH1 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR1;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH2
//* \brief Return the Channel 2 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH2 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR2;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH3
//* \brief Return the Channel 3 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH3 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR3;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH4
//* \brief Return the Channel 4 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH4 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR4;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH5
//* \brief Return the Channel 5 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH5 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR5;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH6
//* \brief Return the Channel 6 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH6 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR6;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH7
//* \brief Return the Channel 7 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH7 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR7;	
}

/* *****************************************************************************
                SOFTWARE API FOR SSC
   ***************************************************************************** */
//* Define the standard I2S mode configuration

//* Configuration to set in the SSC Transmit Clock Mode Register
//* Parameters :  nb_bit_by_slot : 8, 16 or 32 bits
//* 			  nb_slot_by_frame : number of channels
#define AT91C_I2S_ASY_MASTER_TX_SETTING(nb_bit_by_slot, nb_slot_by_frame)( +\
									   AT91C_SSC_CKS_DIV   +\
                            		   AT91C_SSC_CKO_CONTINOUS      +\
                            		   AT91C_SSC_CKG_NONE    +\
                                       AT91C_SSC_START_FALL_RF +\
                           			   AT91C_SSC_STTOUT  +\
                            		   ((1<<16) & AT91C_SSC_STTDLY) +\
                            		   ((((nb_bit_by_slot*nb_slot_by_frame)/2)-1) <<24))


//* Configuration to set in the SSC Transmit Frame Mode Register
//* Parameters : nb_bit_by_slot : 8, 16 or 32 bits
//* 			 nb_slot_by_frame : number of channels
#define AT91C_I2S_ASY_TX_FRAME_SETTING(nb_bit_by_slot, nb_slot_by_frame)( +\
									(nb_bit_by_slot-1)  +\
                            		AT91C_SSC_MSBF   +\
                            		(((nb_slot_by_frame-1)<<8) & AT91C_SSC_DATNB)  +\
                            		(((nb_bit_by_slot-1)<<16) & AT91C_SSC_FSLEN) +\
                            		AT91C_SSC_FSOS_NEGATIVE)


//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_SetBaudrate
//* \brief Set the baudrate according to the CPU clock
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_SetBaudrate (
        AT91PS_SSC pSSC,        // \arg pointer to a SSC controller
        unsigned int mainClock, // \arg peripheral clock
        unsigned int speed)     // \arg SSC baudrate
{
        unsigned int baud_value;
        //* Define the baud rate divisor register
        if (speed == 0)
           baud_value = 0;
        else
        {
           baud_value = (unsigned int) (mainClock * 10)/(2*speed);
           if ((baud_value % 10) >= 5)
                  baud_value = (baud_value / 10) + 1;
           else
                  baud_value /= 10;
        }

        pSSC->SSC_CMR = baud_value;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_Configure
//* \brief Configure SSC
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_Configure (
             AT91PS_SSC pSSC,          // \arg pointer to a SSC controller
             unsigned int syst_clock,  // \arg System Clock Frequency
             unsigned int baud_rate,   // \arg Expected Baud Rate Frequency
             unsigned int clock_rx,    // \arg Receiver Clock Parameters
             unsigned int mode_rx,     // \arg mode Register to be programmed
             unsigned int clock_tx,    // \arg Transmitter Clock Parameters
             unsigned int mode_tx)     // \arg mode Register to be programmed
{
    //* Disable interrupts
	pSSC->SSC_IDR = (unsigned int) -1;

    //* Reset receiver and transmitter
	pSSC->SSC_CR = AT91C_SSC_SWRST | AT91C_SSC_RXDIS | AT91C_SSC_TXDIS ;

    //* Define the Clock Mode Register
	AT91F_SSC_SetBaudrate(pSSC, syst_clock, baud_rate);

     //* Write the Receive Clock Mode Register
	pSSC->SSC_RCMR =  clock_rx;

     //* Write the Transmit Clock Mode Register
	pSSC->SSC_TCMR =  clock_tx;

     //* Write the Receive Frame Mode Register
	pSSC->SSC_RFMR =  mode_rx;

     //* Write the Transmit Frame Mode Register
	pSSC->SSC_TFMR =  mode_tx;

    //* Clear Transmit and Receive Counters
	AT91F_PDC_Open((AT91PS_PDC) &(pSSC->SSC_RPR));


}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_EnableRx
//* \brief Enable receiving datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_EnableRx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Enable receiver
    pSSC->SSC_CR = AT91C_SSC_RXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_DisableRx
//* \brief Disable receiving datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_DisableRx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Disable receiver
    pSSC->SSC_CR = AT91C_SSC_RXDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_EnableTx
//* \brief Enable sending datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_EnableTx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Enable  transmitter
    pSSC->SSC_CR = AT91C_SSC_TXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_DisableTx
//* \brief Disable sending datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_DisableTx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Disable  transmitter
    pSSC->SSC_CR = AT91C_SSC_TXDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_EnableIt
//* \brief Enable SSC IT
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_EnableIt (
	AT91PS_SSC pSSC, // \arg pointer to a SSC controller
	unsigned int flag)   // \arg IT to be enabled
{
	//* Write to the IER register
	pSSC->SSC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_DisableIt
//* \brief Disable SSC IT
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_DisableIt (
	AT91PS_SSC pSSC, // \arg pointer to a SSC controller
	unsigned int flag)   // \arg IT to be disabled
{
	//* Write to the IDR register
	pSSC->SSC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_ReceiveFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initialized with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SSC_ReceiveFrame (
	AT91PS_SSC pSSC,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_ReceiveFrame(
		(AT91PS_PDC) &(pSSC->SSC_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_SendFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initialized with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SSC_SendFrame(
	AT91PS_SSC pSSC,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_SendFrame(
		(AT91PS_PDC) &(pSSC->SSC_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_GetInterruptMaskStatus
//* \brief Return SSC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SSC_GetInterruptMaskStatus( // \return SSC Interrupt Mask Status
        AT91PS_SSC pSsc) // \arg  pointer to a SSC controller
{
        return pSsc->SSC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_IsInterruptMasked
//* \brief Test if SSC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_SSC_IsInterruptMasked(
        AT91PS_SSC pSsc,   // \arg  pointer to a SSC controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_SSC_GetInterruptMaskStatus(pSsc) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR USART
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Baudrate
//* \brief Calculate the baudrate
//* Standard Asynchronous Mode : 8 bits , 1 stop , no parity
#define AT91C_US_ASYNC_MODE ( AT91C_US_USMODE_NORMAL + \
                        AT91C_US_NBSTOP_1_BIT + \
                        AT91C_US_PAR_NONE + \
                        AT91C_US_CHRL_8_BITS + \
                        AT91C_US_CLKS_CLOCK )

//* Standard External Asynchronous Mode : 8 bits , 1 stop , no parity
#define AT91C_US_ASYNC_SCK_MODE ( AT91C_US_USMODE_NORMAL + \
                            AT91C_US_NBSTOP_1_BIT + \
                            AT91C_US_PAR_NONE + \
                            AT91C_US_CHRL_8_BITS + \
                            AT91C_US_CLKS_EXT )

//* Standard Synchronous Mode : 8 bits , 1 stop , no parity
#define AT91C_US_SYNC_MODE ( AT91C_US_SYNC + \
                       AT91C_US_USMODE_NORMAL + \
                       AT91C_US_NBSTOP_1_BIT + \
                       AT91C_US_PAR_NONE + \
                       AT91C_US_CHRL_8_BITS + \
                       AT91C_US_CLKS_CLOCK )

//* SCK used Label
#define AT91C_US_SCK_USED (AT91C_US_CKLO | AT91C_US_CLKS_EXT)

//* Standard ISO T=0 Mode : 8 bits , 1 stop , parity
#define AT91C_US_ISO_READER_MODE ( AT91C_US_USMODE_ISO7816_0 + \
					   		 AT91C_US_CLKS_CLOCK +\
                       		 AT91C_US_NBSTOP_1_BIT + \
                       		 AT91C_US_PAR_EVEN + \
                       		 AT91C_US_CHRL_8_BITS + \
                       		 AT91C_US_CKLO +\
                       		 AT91C_US_OVER)

//* Standard IRDA mode
#define AT91C_US_ASYNC_IRDA_MODE (  AT91C_US_USMODE_IRDA + \
                            AT91C_US_NBSTOP_1_BIT + \
                            AT91C_US_PAR_NONE + \
                            AT91C_US_CHRL_8_BITS + \
                            AT91C_US_CLKS_CLOCK )

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Baudrate
//* \brief Caluculate baud_value according to the main clock and the baud rate
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_Baudrate (
	const unsigned int main_clock, // \arg peripheral clock
	const unsigned int baud_rate)  // \arg UART baudrate
{
	unsigned int baud_value = ((main_clock*10)/(baud_rate * 16));
	if ((baud_value % 10) >= 5)
		baud_value = (baud_value / 10) + 1;
	else
		baud_value /= 10;
	return baud_value;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_SetBaudrate
//* \brief Set the baudrate according to the CPU clock
//*----------------------------------------------------------------------------
__inline void AT91F_US_SetBaudrate (
	AT91PS_USART pUSART,    // \arg pointer to a USART controller
	unsigned int mainClock, // \arg peripheral clock
	unsigned int speed)     // \arg UART baudrate
{
	//* Define the baud rate divisor register
	pUSART->US_BRGR = AT91F_US_Baudrate(mainClock, speed);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_SetTimeguard
//* \brief Set USART timeguard
//*----------------------------------------------------------------------------
__inline void AT91F_US_SetTimeguard (
	AT91PS_USART pUSART,    // \arg pointer to a USART controller
	unsigned int timeguard) // \arg timeguard value
{
	//* Write the Timeguard Register
	pUSART->US_TTGR = timeguard ;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_EnableIt
//* \brief Enable USART IT
//*----------------------------------------------------------------------------
__inline void AT91F_US_EnableIt (
	AT91PS_USART pUSART, // \arg pointer to a USART controller
	unsigned int flag)   // \arg IT to be enabled
{
	//* Write to the IER register
	pUSART->US_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_DisableIt
//* \brief Disable USART IT
//*----------------------------------------------------------------------------
__inline void AT91F_US_DisableIt (
	AT91PS_USART pUSART, // \arg pointer to a USART controller
	unsigned int flag)   // \arg IT to be disabled
{
	//* Write to the IER register
	pUSART->US_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Configure
//* \brief Configure USART
//*----------------------------------------------------------------------------
__inline void AT91F_US_Configure (
	AT91PS_USART pUSART,     // \arg pointer to a USART controller
	unsigned int mainClock,  // \arg peripheral clock
	unsigned int mode ,      // \arg mode Register to be programmed
	unsigned int baudRate ,  // \arg baudrate to be programmed
	unsigned int timeguard ) // \arg timeguard to be programmed
{
    //* Disable interrupts
    pUSART->US_IDR = (unsigned int) -1;

    //* Reset receiver and transmitter
    pUSART->US_CR = AT91C_US_RSTRX | AT91C_US_RSTTX | AT91C_US_RXDIS | AT91C_US_TXDIS ;

	//* Define the baud rate divisor register
	AT91F_US_SetBaudrate(pUSART, mainClock, baudRate);

	//* Write the Timeguard Register
	AT91F_US_SetTimeguard(pUSART, timeguard);

    //* Clear Transmit and Receive Counters
    AT91F_PDC_Open((AT91PS_PDC) &(pUSART->US_RPR));

    //* Define the USART mode
    pUSART->US_MR = mode  ;

}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_EnableRx
//* \brief Enable receiving characters
//*----------------------------------------------------------------------------
__inline void AT91F_US_EnableRx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
    //* Enable receiver
    pUSART->US_CR = AT91C_US_RXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_EnableTx
//* \brief Enable sending characters
//*----------------------------------------------------------------------------
__inline void AT91F_US_EnableTx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
    //* Enable  transmitter
    pUSART->US_CR = AT91C_US_TXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_ResetRx
//* \brief Reset Receiver and re-enable it
//*----------------------------------------------------------------------------
__inline void AT91F_US_ResetRx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
	//* Reset receiver
	pUSART->US_CR = AT91C_US_RSTRX;
    //* Re-Enable receiver
    pUSART->US_CR = AT91C_US_RXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_ResetTx
//* \brief Reset Transmitter and re-enable it
//*----------------------------------------------------------------------------
__inline void AT91F_US_ResetTx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
	//* Reset transmitter
	pUSART->US_CR = AT91C_US_RSTTX;
    //* Enable transmitter
    pUSART->US_CR = AT91C_US_TXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_DisableRx
//* \brief Disable Receiver
//*----------------------------------------------------------------------------
__inline void AT91F_US_DisableRx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
    //* Disable receiver
    pUSART->US_CR = AT91C_US_RXDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_DisableTx
//* \brief Disable Transmitter
//*----------------------------------------------------------------------------
__inline void AT91F_US_DisableTx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
    //* Disable transmitter
    pUSART->US_CR = AT91C_US_TXDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Close
//* \brief Close USART: disable IT disable receiver and transmitter, close PDC
//*----------------------------------------------------------------------------
__inline void AT91F_US_Close (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
    //* Reset the baud rate divisor register
    pUSART->US_BRGR = 0 ;

    //* Reset the USART mode
    pUSART->US_MR = 0  ;

    //* Reset the Timeguard Register
    pUSART->US_TTGR = 0;

    //* Disable all interrupts
    pUSART->US_IDR = 0xFFFFFFFF ;

    //* Abort the Peripheral Data Transfers
    AT91F_PDC_Close((AT91PS_PDC) &(pUSART->US_RPR));

    //* Disable receiver and transmitter and stop any activity immediately
    pUSART->US_CR = AT91C_US_TXDIS | AT91C_US_RXDIS | AT91C_US_RSTTX | AT91C_US_RSTRX ;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_TxReady
//* \brief Return 1 if a character can be written in US_THR
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_TxReady (
	AT91PS_USART pUSART )     // \arg pointer to a USART controller
{
    return (pUSART->US_CSR & AT91C_US_TXRDY);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_RxReady
//* \brief Return 1 if a character can be read in US_RHR
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_RxReady (
	AT91PS_USART pUSART )     // \arg pointer to a USART controller
{
    return (pUSART->US_CSR & AT91C_US_RXRDY);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Error
//* \brief Return the error flag
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_Error (
	AT91PS_USART pUSART )     // \arg pointer to a USART controller
{
    return (pUSART->US_CSR &
    	(AT91C_US_OVRE |  // Overrun error
    	 AT91C_US_FRAME | // Framing error
    	 AT91C_US_PARE));  // Parity error
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_PutChar
//* \brief Send a character,does not check if ready to send
//*----------------------------------------------------------------------------
__inline void AT91F_US_PutChar (
	AT91PS_USART pUSART,
	int character )
{
    pUSART->US_THR = (character & 0x1FF);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_GetChar
//* \brief Receive a character,does not check if a character is available
//*----------------------------------------------------------------------------
__inline int AT91F_US_GetChar (
	const AT91PS_USART pUSART)
{
    return((pUSART->US_RHR) & 0x1FF);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_SendFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initializaed with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_SendFrame(
	AT91PS_USART pUSART,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_SendFrame(
		(AT91PS_PDC) &(pUSART->US_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_ReceiveFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initializaed with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_ReceiveFrame (
	AT91PS_USART pUSART,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_ReceiveFrame(
		(AT91PS_PDC) &(pUSART->US_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_SetIrdaFilter
//* \brief Set the value of IrDa filter tregister
//*----------------------------------------------------------------------------
__inline void AT91F_US_SetIrdaFilter (
	AT91PS_USART pUSART,
	unsigned char value
)
{
	pUSART->US_IF = value;
}

/* *****************************************************************************
                SOFTWARE API FOR TWI
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_TWI_EnableIt
//* \brief Enable TWI IT
//*----------------------------------------------------------------------------
__inline void AT91F_TWI_EnableIt (
	AT91PS_TWI pTWI, // \arg pointer to a TWI controller
	unsigned int flag)   // \arg IT to be enabled
{
	//* Write to the IER register
	pTWI->TWI_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TWI_DisableIt
//* \brief Disable TWI IT
//*----------------------------------------------------------------------------
__inline void AT91F_TWI_DisableIt (
	AT91PS_TWI pTWI, // \arg pointer to a TWI controller
	unsigned int flag)   // \arg IT to be disabled
{
	//* Write to the IDR register
	pTWI->TWI_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TWI_Configure
//* \brief Configure TWI in master mode
//*----------------------------------------------------------------------------
__inline void AT91F_TWI_Configure ( AT91PS_TWI pTWI )          // \arg pointer to a TWI controller
{
    //* Disable interrupts
	pTWI->TWI_IDR = (unsigned int) -1;

    //* Reset peripheral
	pTWI->TWI_CR = AT91C_TWI_SWRST;

	//* Set Master mode
	pTWI->TWI_CR = AT91C_TWI_MSEN;

}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TWI_GetInterruptMaskStatus
//* \brief Return TWI Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_TWI_GetInterruptMaskStatus( // \return TWI Interrupt Mask Status
        AT91PS_TWI pTwi) // \arg  pointer to a TWI controller
{
        return pTwi->TWI_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TWI_IsInterruptMasked
//* \brief Test if TWI Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_TWI_IsInterruptMasked(
        AT91PS_TWI pTwi,   // \arg  pointer to a TWI controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_TWI_GetInterruptMaskStatus(pTwi) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR TC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_TC_InterruptEnable
//* \brief Enable TC Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_TC_InterruptEnable(
        AT91PS_TC pTc,   // \arg  pointer to a TC controller
        unsigned int flag) // \arg  TC interrupt to be enabled
{
        pTc->TC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TC_InterruptDisable
//* \brief Disable TC Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_TC_InterruptDisable(
        AT91PS_TC pTc,   // \arg  pointer to a TC controller
        unsigned int flag) // \arg  TC interrupt to be disabled
{
        pTc->TC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TC_GetInterruptMaskStatus
//* \brief Return TC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_TC_GetInterruptMaskStatus( // \return TC Interrupt Mask Status
        AT91PS_TC pTc) // \arg  pointer to a TC controller
{
        return pTc->TC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TC_IsInterruptMasked
//* \brief Test if TC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_TC_IsInterruptMasked(
        AT91PS_TC pTc,   // \arg  pointer to a TC controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_TC_GetInterruptMaskStatus(pTc) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR PWMC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_GetStatus
//* \brief Return PWM Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PWMC_GetStatus( // \return PWM Interrupt Status
	AT91PS_PWMC pPWM) // pointer to a PWM controller
{
	return pPWM->PWMC_SR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_InterruptEnable
//* \brief Enable PWM Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_InterruptEnable(
        AT91PS_PWMC pPwm,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  PWM interrupt to be enabled
{
        pPwm->PWMC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_InterruptDisable
//* \brief Disable PWM Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_InterruptDisable(
        AT91PS_PWMC pPwm,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  PWM interrupt to be disabled
{
        pPwm->PWMC_IDR = flag;
  100448:	e3a09008 	mov	r9, #8	; 0x8
  10044c:	e50560fb 	str	r6, [r5, #-251]
  100450:	e505708f 	str	r7, [r5, #-143]
  100454:	e505808b 	str	r8, [r5, #-139]
  100458:	e50570fb 	str	r7, [r5, #-251]
  10045c:	e505a08f 	str	sl, [r5, #-143]
  100460:	e505808b 	str	r8, [r5, #-139]
  100464:	e505a0fb 	str	sl, [r5, #-251]
  100468:	e505308f 	str	r3, [r5, #-143]
  10046c:	e505808b 	str	r8, [r5, #-139]
  100470:	e50530fb 	str	r3, [r5, #-251]
  100474:	e2833d0e 	add	r3, r3, #896	; 0x380
  100478:	e50460eb 	str	r6, [r4, #-235]
  10047c:	e3a01d7d 	mov	r1, #8000	; 0x1f40
__inline void AT91F_PWMC_InterruptDisable(
        AT91PS_PWMC pPwm,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  PWM interrupt to be disabled
{
        pPwm->PWMC_IDR = flag;
  100480:	e50470eb 	str	r7, [r4, #-235]
  100484:	e1a00008 	mov	r0, r8
__inline void AT91F_PWMC_InterruptDisable(
        AT91PS_PWMC pPwm,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  PWM interrupt to be disabled
{
        pPwm->PWMC_IDR = flag;
  100488:	e504a0eb 	str	sl, [r4, #-235]
  10048c:	e50490eb 	str	r9, [r4, #-235]
  100490:	e502a0ef 	str	sl, [r2, #-239]
  100494:	e50230ef 	str	r3, [r2, #-239]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_GetInterruptMaskStatus
//* \brief Return PWM Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PWMC_GetInterruptMaskStatus( // \return PWM Interrupt Mask Status
        AT91PS_PWMC pPwm) // \arg  pointer to a PWM controller
{
        return pPwm->PWMC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_IsInterruptMasked
//* \brief Test if PWM Interrupt is Masked
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PWMC_IsInterruptMasked(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PWMC_GetInterruptMaskStatus(pPWM) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_IsStatusSet
//* \brief Test if PWM Interrupt is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PWMC_IsStatusSet(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PWMC_GetStatus(pPWM) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_CfgChannel
//* \brief Test if PWM Interrupt is Set
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_CfgChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int channelId, // \arg PWM channel ID
        unsigned int mode, // \arg  PWM mode
        unsigned int period, // \arg PWM period
        unsigned int duty) // \arg PWM duty cycle
{
	pPWM->PWMC_CH[channelId].PWMC_CMR = mode;
	pPWM->PWMC_CH[channelId].PWMC_CDTYR = duty;
	pPWM->PWMC_CH[channelId].PWMC_CPRDR = period;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_StartChannel
//* \brief Enable channel
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_StartChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_ENA = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_StopChannel
//* \brief Disable channel
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_StopChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_DIS = flag;
  100498:	e50460f7 	str	r6, [r4, #-247]
  10049c:	e50470f7 	str	r7, [r4, #-247]
  1004a0:	e504a0f7 	str	sl, [r4, #-247]
  1004a4:	e50490f7 	str	r9, [r4, #-247]
  1004a8:	eb000553 	bl	1019fc <pwmFreqSet>
  1004ac:	e3a01d7d 	mov	r1, #8000	; 0x1f40
  1004b0:	e1a00006 	mov	r0, r6
  1004b4:	eb000550 	bl	1019fc <pwmFreqSet>
  1004b8:	e3a0103c 	mov	r1, #60	; 0x3c
  1004bc:	e1a00007 	mov	r0, r7
  1004c0:	eb00054d 	bl	1019fc <pwmFreqSet>
  1004c4:	e3a01d7d 	mov	r1, #8000	; 0x1f40
  1004c8:	e3a00003 	mov	r0, #3	; 0x3
  1004cc:	eb00054a 	bl	1019fc <pwmFreqSet>
  1004d0:	e1a00008 	mov	r0, r8
  1004d4:	e1a01006 	mov	r1, r6
  1004d8:	eb000575 	bl	101ab4 <pwmDutySet_u8>
  1004dc:	e1a00006 	mov	r0, r6
  1004e0:	e1a01006 	mov	r1, r6
  1004e4:	eb000572 	bl	101ab4 <pwmDutySet_u8>
  1004e8:	e1a00007 	mov	r0, r7
  1004ec:	e1a01006 	mov	r1, r6
  1004f0:	eb00056f 	bl	101ab4 <pwmDutySet_u8>
  1004f4:	e3a00003 	mov	r0, #3	; 0x3
  1004f8:	e1a01006 	mov	r1, r6
  1004fc:	eb00056c 	bl	101ab4 <pwmDutySet_u8>
	unsigned int periphAEnable,  // \arg PERIPH A to enable
	unsigned int periphBEnable)  // \arg PERIPH B to enable

{
	pPio->PIO_ASR = periphAEnable;
  100500:	e3a0c601 	mov	ip, #1048576	; 0x100000
	pPio->PIO_BSR = periphBEnable;
	pPio->PIO_PDR = (periphAEnable | periphBEnable); // Set in Periph mode
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgOutput
//* \brief Enable PIO in output mode
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgOutput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
	pPio->PIO_OER = pioEnable; // Configure in Output
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInput
//* \brief Enable PIO in input mode
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputEnable)      // \arg PIO to be enabled
{
	// Disable output
	pPio->PIO_ODR  = inputEnable;
	pPio->PIO_PER  = inputEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgOpendrain
//* \brief Configure PIO in open drain
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgOpendrain(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int multiDrvEnable) // \arg pio to be configured in open drain
{
	// Configure the multi-drive option
	pPio->PIO_MDDR = ~multiDrvEnable;
	pPio->PIO_MDER = multiDrvEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgPullup
//* \brief Enable pullup on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgPullup(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pullupEnable)   // \arg enable pullup on PIO
{
		// Connect or not Pullup
	pPio->PIO_PPUDR = ~pullupEnable;
	pPio->PIO_PPUER = pullupEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgDirectDrive
//* \brief Enable direct drive on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgDirectDrive(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int directDrive)    // \arg PIO to be configured with direct drive

{
	// Configure the Direct Drive
	pPio->PIO_OWDR  = ~directDrive;
	pPio->PIO_OWER  = directDrive;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInputFilter
//* \brief Enable input filter on input PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInputFilter(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputFilter)    // \arg PIO to be configured with input filter

{
	// Configure the Direct Drive
	pPio->PIO_IFDR  = ~inputFilter;
	pPio->PIO_IFER  = inputFilter;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInput
//* \brief Return PIO input value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInput( // \return PIO input
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
	return pPio->PIO_PDSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInputSet
//* \brief Test if PIO is input flag is active
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInputSet(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PIO_GetInput(pPio) & flag);
}


//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_SetOutput
//* \brief Set to 1 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ForceOutput
//* \brief Force output when Direct drive option is enabled
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ForceOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be forced
{
	pPio->PIO_ODSR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_Enable
//* \brief Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_Enable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be enabled 
{
        pPio->PIO_PER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_Disable
//* \brief Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_Disable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be disabled 
{
        pPio->PIO_PDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetStatus
//* \brief Return PIO Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetStatus( // \return PIO Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_PSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsSet
//* \brief Test if PIO is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputEnable
//* \brief Output Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output to be enabled
{
        pPio->PIO_OER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputDisable
//* \brief Output Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output to be disabled
{
        pPio->PIO_ODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetOutputStatus
//* \brief Return PIO Output Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetOutputStatus( // \return PIO Output Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_OSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsOuputSet
//* \brief Test if PIO Output is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsOutputSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetOutputStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InputFilterEnable
//* \brief Input Filter Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InputFilterEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio input filter to be enabled
{
        pPio->PIO_IFER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InputFilterDisable
//* \brief Input Filter Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InputFilterDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio input filter to be disabled
{
        pPio->PIO_IFDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInputFilterStatus
//* \brief Return PIO Input Filter Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInputFilterStatus( // \return PIO Input Filter Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_IFSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInputFilterSet
//* \brief Test if PIO Input filter is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInputFilterSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetInputFilterStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetOutputDataStatus
//* \brief Return PIO Output Data Status 
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetOutputDataStatus( // \return PIO Output Data Status 
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_ODSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InterruptEnable
//* \brief Enable PIO Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InterruptEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio interrupt to be enabled
{
        pPio->PIO_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InterruptDisable
//* \brief Disable PIO Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InterruptDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio interrupt to be disabled
{
        pPio->PIO_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInterruptMaskStatus
//* \brief Return PIO Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInterruptMaskStatus( // \return PIO Interrupt Mask Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInterruptStatus
//* \brief Return PIO Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInterruptStatus( // \return PIO Interrupt Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_ISR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInterruptMasked
//* \brief Test if PIO Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInterruptMasked(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetInterruptMaskStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInterruptSet
//* \brief Test if PIO Interrupt is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInterruptSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetInterruptStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_MultiDriverEnable
//* \brief Multi Driver Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_MultiDriverEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be enabled
{
        pPio->PIO_MDER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_MultiDriverDisable
//* \brief Multi Driver Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_MultiDriverDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be disabled
{
        pPio->PIO_MDDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetMultiDriverStatus
//* \brief Return PIO Multi Driver Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetMultiDriverStatus( // \return PIO Multi Driver Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_MDSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsMultiDriverSet
//* \brief Test if PIO MultiDriver is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsMultiDriverSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetMultiDriverStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_A_RegisterSelection
//* \brief PIO A Register Selection 
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_A_RegisterSelection(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio A register selection
{
        pPio->PIO_ASR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_B_RegisterSelection
//* \brief PIO B Register Selection 
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_B_RegisterSelection(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio B register selection 
{
        pPio->PIO_BSR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_Get_AB_RegisterStatus
//* \brief Return PIO Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_Get_AB_RegisterStatus( // \return PIO AB Register Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_ABSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsAB_RegisterSet
//* \brief Test if PIO AB Register is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsAB_RegisterSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_Get_AB_RegisterStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputWriteEnable
//* \brief Output Write Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputWriteEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output write to be enabled
{
        pPio->PIO_OWER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputWriteDisable
//* \brief Output Write Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputWriteDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output write to be disabled
{
        pPio->PIO_OWDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetOutputWriteStatus
//* \brief Return PIO Output Write Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetOutputWriteStatus( // \return PIO Output Write Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_OWSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsOutputWriteSet
//* \brief Test if PIO OutputWrite is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsOutputWriteSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetOutputWriteStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetCfgPullup
//* \brief Return PIO Configuration Pullup
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetCfgPullup( // \return PIO Configuration Pullup 
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_PPUSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsOutputDataStatusSet
//* \brief Test if PIO Output Data Status is Set 
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsOutputDataStatusSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetOutputDataStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsCfgPullupStatusSet
//* \brief Test if PIO Configuration Pullup Status is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsCfgPullupStatusSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (~AT91F_PIO_GetCfgPullup(pPio) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR PMC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_CfgSysClkEnableReg
//* \brief Configure the System Clock Enable Register of the PMC controller
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_CfgSysClkEnableReg (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int mode)
{
	//* Write to the SCER register
	pPMC->PMC_SCER = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_CfgSysClkDisableReg
//* \brief Configure the System Clock Disable Register of the PMC controller
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_CfgSysClkDisableReg (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int mode)
{
	//* Write to the SCDR register
	pPMC->PMC_SCDR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetSysClkStatusReg
//* \brief Return the System Clock Status Register of the PMC controller
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetSysClkStatusReg (
	AT91PS_PMC pPMC // pointer to a CAN controller
	)
{
	return pPMC->PMC_SCSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_EnablePeriphClock
//* \brief Enable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_EnablePeriphClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int periphIds)  // \arg IDs of peripherals to enable
{
	pPMC->PMC_PCER = periphIds;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_DisablePeriphClock
//* \brief Disable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_DisablePeriphClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int periphIds)  // \arg IDs of peripherals to enable
{
	pPMC->PMC_PCDR = periphIds;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetPeriphClock
//* \brief Get peripheral clock status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetPeriphClock (
	AT91PS_PMC pPMC) // \arg pointer to PMC controller
{
	return pPMC->PMC_PCSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_CfgMainOscillatorReg
//* \brief Cfg the main oscillator
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_CfgMainOscillatorReg (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int mode)
{
	pCKGR->CKGR_MOR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_GetMainOscillatorReg
//* \brief Cfg the main oscillator
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetMainOscillatorReg (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	return pCKGR->CKGR_MOR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_EnableMainOscillator
//* \brief Enable the main oscillator
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_EnableMainOscillator(
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	pCKGR->CKGR_MOR |= AT91C_CKGR_MOSCEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_DisableMainOscillator
//* \brief Disable the main oscillator
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_DisableMainOscillator (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	pCKGR->CKGR_MOR &= ~AT91C_CKGR_MOSCEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_CfgMainOscStartUpTime
//* \brief Cfg MOR Register according to the main osc startup time
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_CfgMainOscStartUpTime (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int startup_time,  // \arg main osc startup time in microsecond (us)
	unsigned int slowClock)  // \arg slowClock in Hz
{
	pCKGR->CKGR_MOR &= ~AT91C_CKGR_OSCOUNT;
	pCKGR->CKGR_MOR |= ((slowClock * startup_time)/(8*1000000)) << 8;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_GetMainClockFreqReg
//* \brief Cfg the main oscillator
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetMainClockFreqReg (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	return pCKGR->CKGR_MCFR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_GetMainClock
//* \brief Return Main clock in Hz
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetMainClock (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int slowClock)  // \arg slowClock in Hz
{
	return ((pCKGR->CKGR_MCFR  & AT91C_CKGR_MAINF) * slowClock) >> 4;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_CfgMCKReg
//* \brief Cfg Master Clock Register
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_CfgMCKReg (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int mode)
{
	pPMC->PMC_MCKR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetMCKReg
//* \brief Return Master Clock Register
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetMCKReg(
	AT91PS_PMC pPMC) // \arg pointer to PMC controller
{
	return pPMC->PMC_MCKR;
}

//*------------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetMasterClock
//* \brief Return master clock in Hz which correponds to processor clock for ARM7
//*------------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetMasterClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int slowClock)  // \arg slowClock in Hz
{
	unsigned int reg = pPMC->PMC_MCKR;
	unsigned int prescaler = (1 << ((reg & AT91C_PMC_PRES) >> 2));
	unsigned int pllDivider, pllMultiplier;

	switch (reg & AT91C_PMC_CSS) {
		case AT91C_PMC_CSS_SLOW_CLK: // Slow clock selected
			return slowClock / prescaler;
		case AT91C_PMC_CSS_MAIN_CLK: // Main clock is selected
			return AT91F_CKGR_GetMainClock(pCKGR, slowClock) / prescaler;
		case AT91C_PMC_CSS_PLL_CLK: // PLLB clock is selected
			reg = pCKGR->CKGR_PLLR;
			pllDivider    = (reg  & AT91C_CKGR_DIV);
			pllMultiplier = ((reg  & AT91C_CKGR_MUL) >> 16) + 1;
			return AT91F_CKGR_GetMainClock(pCKGR, slowClock) / pllDivider * pllMultiplier / prescaler;
	}
	return 0;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_EnablePCK
//* \brief Enable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_EnablePCK (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int pck,  // \arg Peripheral clock identifier 0 .. 7
	unsigned int mode)
{
	pPMC->PMC_PCKR[pck] = mode;
	pPMC->PMC_SCER = (1 << pck) << 8;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_DisablePCK
//* \brief Enable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_DisablePCK (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int pck)  // \arg Peripheral clock identifier 0 .. 7
{
	pPMC->PMC_SCDR = (1 << pck) << 8;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_EnableIt
//* \brief Enable PMC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_EnableIt (
	AT91PS_PMC pPMC,     // pointer to a PMC controller
	unsigned int flag)   // IT to be enabled
{
	//* Write to the IER register
	pPMC->PMC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_DisableIt
//* \brief Disable PMC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_DisableIt (
	AT91PS_PMC pPMC, // pointer to a PMC controller
	unsigned int flag) // IT to be disabled
{
	//* Write to the IDR register
	pPMC->PMC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetStatus
//* \brief Return PMC Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetStatus( // \return PMC Interrupt Status
	AT91PS_PMC pPMC) // pointer to a PMC controller
{
	return pPMC->PMC_SR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetInterruptMaskStatus
//* \brief Return PMC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetInterruptMaskStatus( // \return PMC Interrupt Mask Status
	AT91PS_PMC pPMC) // pointer to a PMC controller
{
	return pPMC->PMC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_IsInterruptMasked
//* \brief Test if PMC Interrupt is Masked
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_IsInterruptMasked(
        AT91PS_PMC pPMC,   // \arg  pointer to a PMC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PMC_GetInterruptMaskStatus(pPMC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_IsStatusSet
//* \brief Test if PMC Status is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_IsStatusSet(
        AT91PS_PMC pPMC,   // \arg  pointer to a PMC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PMC_GetStatus(pPMC) & flag);
}

// ----------------------------------------------------------------------------
//  \fn    AT91F_CKGR_CfgPLLReg
//  \brief Cfg the PLL Register
// ----------------------------------------------------------------------------
__inline void AT91F_CKGR_CfgPLLReg (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int mode)
{
	pCKGR->CKGR_PLLR = mode;
}

// ----------------------------------------------------------------------------
//  \fn    AT91F_CKGR_GetPLLReg
//  \brief Get the PLL Register
// ----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetPLLReg (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	return pCKGR->CKGR_PLLR;
}



/* *****************************************************************************
                SOFTWARE API FOR RSTC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTSoftReset
//* \brief Start Software Reset
//*----------------------------------------------------------------------------
__inline void AT91F_RSTSoftReset(
        AT91PS_RSTC pRSTC,
        unsigned int reset)
{
	pRSTC->RSTC_RCR = (0xA5000000 | reset);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTSetMode
//* \brief Set Reset Mode
//*----------------------------------------------------------------------------
__inline void AT91F_RSTSetMode(
        AT91PS_RSTC pRSTC,
        unsigned int mode)
{
	pRSTC->RSTC_RMR = (0xA5000000 | mode);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTGetMode
//* \brief Get Reset Mode
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_RSTGetMode(
        AT91PS_RSTC pRSTC)
{
	return (pRSTC->RSTC_RMR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTGetStatus
//* \brief Get Reset Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_RSTGetStatus(
        AT91PS_RSTC pRSTC)
{
	return (pRSTC->RSTC_RSR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTIsSoftRstActive
//* \brief Return !=0 if software reset is still not completed
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_RSTIsSoftRstActive(
        AT91PS_RSTC pRSTC)
{
	return ((pRSTC->RSTC_RSR) & AT91C_RSTC_SRCMP);
}
/* *****************************************************************************
                SOFTWARE API FOR RTTC
   ***************************************************************************** */
//*--------------------------------------------------------------------------------------
//* \fn     AT91F_SetRTT_TimeBase()
//* \brief  Set the RTT prescaler according to the TimeBase in ms
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTSetTimeBase(
        AT91PS_RTTC pRTTC, 
        unsigned int ms)
{
	if (ms > 2000)
		return 1;   // AT91C_TIME_OUT_OF_RANGE
	pRTTC->RTTC_RTMR &= ~0xFFFF;	
	pRTTC->RTTC_RTMR |= (((ms << 15) /1000) & 0xFFFF);	
	return 0;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTTSetPrescaler()
//* \brief  Set the new prescaler value
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTSetPrescaler(
        AT91PS_RTTC pRTTC, 
        unsigned int rtpres)
{
	pRTTC->RTTC_RTMR &= ~0xFFFF;	
	pRTTC->RTTC_RTMR |= (rtpres & 0xFFFF);	
	return (pRTTC->RTTC_RTMR);
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTTRestart()
//* \brief  Restart the RTT prescaler
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTRestart(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR |= AT91C_RTTC_RTTRST;	
}


//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_SetAlarmINT()
//* \brief  Enable RTT Alarm Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTSetAlarmINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR |= AT91C_RTTC_ALMIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_ClearAlarmINT()
//* \brief  Disable RTT Alarm Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTClearAlarmINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR &= ~AT91C_RTTC_ALMIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_SetRttIncINT()
//* \brief  Enable RTT INC Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTSetRttIncINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR |= AT91C_RTTC_RTTINCIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_ClearRttIncINT()
//* \brief  Disable RTT INC Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTClearRttIncINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR &= ~AT91C_RTTC_RTTINCIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_SetAlarmValue()
//* \brief  Set RTT Alarm Value
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTSetAlarmValue(
        AT91PS_RTTC pRTTC, unsigned int alarm)
{
	pRTTC->RTTC_RTAR = alarm;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_GetAlarmValue()
//* \brief  Get RTT Alarm Value
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTGetAlarmValue(
        AT91PS_RTTC pRTTC)
{
	return(pRTTC->RTTC_RTAR);
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTTGetStatus()
//* \brief  Read the RTT status
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTGetStatus(
        AT91PS_RTTC pRTTC)
{
	return(pRTTC->RTTC_RTSR);
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_ReadValue()
//* \brief  Read the RTT value
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTReadValue(
        AT91PS_RTTC pRTTC)
{
        register volatile unsigned int val1,val2;
	do
	{
		val1 = pRTTC->RTTC_RTVR;
		val2 = pRTTC->RTTC_RTVR;
	}	
	while(val1 != val2);
	return(val1);
}
/* *****************************************************************************
                SOFTWARE API FOR PITC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_PITInit
//* \brief System timer init : period in second, system clock freq in MHz
//*----------------------------------------------------------------------------
__inline void AT91F_PITInit(
        AT91PS_PITC pPITC,
        unsigned int period,
        unsigned int pit_frequency)
{
	pPITC->PITC_PIMR = period? (period * pit_frequency + 8) >> 4 : 0; // +8 to avoid %10 and /10
	pPITC->PITC_PIMR |= AT91C_PITC_PITEN;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITSetPIV
//* \brief Set the PIT Periodic Interval Value 
//*----------------------------------------------------------------------------
__inline void AT91F_PITSetPIV(
        AT91PS_PITC pPITC,
        unsigned int piv)
{
	pPITC->PITC_PIMR = piv | (pPITC->PITC_PIMR & (AT91C_PITC_PITEN | AT91C_PITC_PITIEN));
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITEnableInt
//* \brief Enable PIT periodic interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PITEnableInt(
        AT91PS_PITC pPITC)
{
	pPITC->PITC_PIMR |= AT91C_PITC_PITIEN;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITDisableInt
//* \brief Disable PIT periodic interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PITDisableInt(
        AT91PS_PITC pPITC)
{
	pPITC->PITC_PIMR &= ~AT91C_PITC_PITIEN;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetMode
//* \brief Read PIT mode register
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetMode(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PIMR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetStatus
//* \brief Read PIT status register
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetStatus(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PISR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetPIIR
//* \brief Read PIT CPIV and PICNT without ressetting the counters
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetPIIR(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PIIR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetPIVR
//* \brief Read System timer CPIV and PICNT without ressetting the counters
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetPIVR(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PIVR);
}
/* *****************************************************************************
                SOFTWARE API FOR WDTC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTSetMode
//* \brief Set Watchdog Mode Register
//*----------------------------------------------------------------------------
__inline void AT91F_WDTSetMode(
        AT91PS_WDTC pWDTC,
        unsigned int Mode)
{
	pWDTC->WDTC_WDMR = Mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTRestart
//* \brief Restart Watchdog
//*----------------------------------------------------------------------------
__inline void AT91F_WDTRestart(
        AT91PS_WDTC pWDTC)
{
	pWDTC->WDTC_WDCR = 0xA5000001;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTSGettatus
//* \brief Get Watchdog Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_WDTSGettatus(
        AT91PS_WDTC pWDTC)
{
	return(pWDTC->WDTC_WDSR & 0x3);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTGetPeriod
//* \brief Translate ms into Watchdog Compatible value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_WDTGetPeriod(unsigned int ms)
{
	if ((ms < 4) || (ms > 16000))
		return 0;
	return((ms << 8) / 1000);
}
/* *****************************************************************************
                SOFTWARE API FOR VREG
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_VREG_Enable_LowPowerMode
//* \brief Enable VREG Low Power Mode
//*----------------------------------------------------------------------------
__inline void AT91F_VREG_Enable_LowPowerMode(
        AT91PS_VREG pVREG)
{
	pVREG->VREG_MR |= AT91C_VREG_PSTDBY;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_VREG_Disable_LowPowerMode
//* \brief Disable VREG Low Power Mode
//*----------------------------------------------------------------------------
__inline void AT91F_VREG_Disable_LowPowerMode(
        AT91PS_VREG pVREG)
{
	pVREG->VREG_MR &= ~AT91C_VREG_PSTDBY;	 
}/* *****************************************************************************
                SOFTWARE API FOR MC
   ***************************************************************************** */

#define AT91C_MC_CORRECT_KEY  ((unsigned int) 0x5A << 24) // (MC) Correct Protect Key

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_Remap
//* \brief Make Remap
//*----------------------------------------------------------------------------
__inline void AT91F_MC_Remap (void)     //  
{
    AT91PS_MC pMC = (AT91PS_MC) AT91C_BASE_MC;
    
    pMC->MC_RCR = AT91C_MC_RCB;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_CfgModeReg
//* \brief Configure the EFC Mode Register of the MC controller
//*----------------------------------------------------------------------------
__inline void AT91F_MC_EFC_CfgModeReg (
	AT91PS_MC pMC, // pointer to a MC controller
	unsigned int mode)        // mode register 
{
	// Write to the FMR register
	pMC->MC_FMR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_GetModeReg
//* \brief Return MC EFC Mode Regsiter
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_GetModeReg(
	AT91PS_MC pMC) // pointer to a MC controller
{
	return pMC->MC_FMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_ComputeFMCN
//* \brief Return MC EFC Mode Regsiter
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_ComputeFMCN(
	int master_clock) // master clock in Hz
{
	return (master_clock/1000000 +2);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_PerformCmd
//* \brief Perform EFC Command
//*----------------------------------------------------------------------------
__inline void AT91F_MC_EFC_PerformCmd (
	AT91PS_MC pMC, // pointer to a MC controller
    unsigned int transfer_cmd)
{
	pMC->MC_FCR = transfer_cmd;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_GetStatus
//* \brief Return MC EFC Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_GetStatus(
	AT91PS_MC pMC) // pointer to a MC controller
{
	return pMC->MC_FSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_IsInterruptMasked
//* \brief Test if EFC MC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_IsInterruptMasked(
        AT91PS_MC pMC,   // \arg  pointer to a MC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_MC_EFC_GetModeReg(pMC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_IsInterruptSet
//* \brief Test if EFC MC Interrupt is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_IsInterruptSet(
        AT91PS_MC pMC,   // \arg  pointer to a MC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_MC_EFC_GetStatus(pMC) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR SPI
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_CfgCs
//* \brief Configure SPI chip select register
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_CfgCs (
	AT91PS_SPI pSPI,     // pointer to a SPI controller
	int cs,     // SPI cs number (0 to 3)
 	int val)   //  chip select register
{
	//* Write to the CSR register
	*(pSPI->SPI_CSR + cs) = val;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_EnableIt
//* \brief Enable SPI interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_EnableIt (
	AT91PS_SPI pSPI,     // pointer to a SPI controller
	unsigned int flag)   // IT to be enabled
{
	//* Write to the IER register
	pSPI->SPI_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_DisableIt
//* \brief Disable SPI interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_DisableIt (
	AT91PS_SPI pSPI, // pointer to a SPI controller
	unsigned int flag) // IT to be disabled
{
	//* Write to the IDR register
	pSPI->SPI_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Reset
//* \brief Reset the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Reset (
	AT91PS_SPI pSPI // pointer to a SPI controller
	)
{
	//* Write to the CR register
	pSPI->SPI_CR = AT91C_SPI_SWRST;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Enable
//* \brief Enable the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Enable (
	AT91PS_SPI pSPI // pointer to a SPI controller
	)
{
	//* Write to the CR register
	pSPI->SPI_CR = AT91C_SPI_SPIEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Disable
//* \brief Disable the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Disable (
	AT91PS_SPI pSPI // pointer to a SPI controller
	)
{
	//* Write to the CR register
	pSPI->SPI_CR = AT91C_SPI_SPIDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_CfgMode
//* \brief Enable the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_CfgMode (
	AT91PS_SPI pSPI, // pointer to a SPI controller
	int mode)        // mode register 
{
	//* Write to the MR register
	pSPI->SPI_MR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_CfgPCS
//* \brief Switch to the correct PCS of SPI Mode Register : Fixed Peripheral Selected
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_CfgPCS (
	AT91PS_SPI pSPI, // pointer to a SPI controller
	char PCS_Device) // PCS of the Device
{	
 	//* Write to the MR register
	pSPI->SPI_MR &= 0xFFF0FFFF;
	pSPI->SPI_MR |= ( (PCS_Device<<16) & AT91C_SPI_PCS );
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_ReceiveFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initializaed with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SPI_ReceiveFrame (
	AT91PS_SPI pSPI,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_ReceiveFrame(
		(AT91PS_PDC) &(pSPI->SPI_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_SendFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initializaed with Next Buffer, 0 if PDC is bSPIy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SPI_SendFrame(
	AT91PS_SPI pSPI,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_SendFrame(
		(AT91PS_PDC) &(pSPI->SPI_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Close
//* \brief Close SPI: disable IT disable transfert, close PDC
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Close (
	AT91PS_SPI pSPI)     // \arg pointer to a SPI controller
{
    //* Reset all the Chip Select register
    pSPI->SPI_CSR[0] = 0 ;
    pSPI->SPI_CSR[1] = 0 ;
    pSPI->SPI_CSR[2] = 0 ;
    pSPI->SPI_CSR[3] = 0 ;

    //* Reset the SPI mode
    pSPI->SPI_MR = 0  ;

    //* Disable all interrupts
    pSPI->SPI_IDR = 0xFFFFFFFF ;

    //* Abort the Peripheral Data Transfers
    AT91F_PDC_Close((AT91PS_PDC) &(pSPI->SPI_RPR));

    //* Disable receiver and transmitter and stop any activity immediately
    pSPI->SPI_CR = AT91C_SPI_SPIDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_PutChar
//* \brief Send a character,does not check if ready to send
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_PutChar (
	AT91PS_SPI pSPI,
	unsigned int character,
             unsigned int cs_number )
{
    unsigned int value_for_cs;
    value_for_cs = (~(1 << cs_number)) & 0xF;  //Place a zero among a 4 ONEs number
    pSPI->SPI_TDR = (character & 0xFFFF) | (value_for_cs << 16);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_GetChar
//* \brief Receive a character,does not check if a character is available
//*----------------------------------------------------------------------------
__inline int AT91F_SPI_GetChar (
	const AT91PS_SPI pSPI)
{
    return((pSPI->SPI_RDR) & 0xFFFF);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_GetInterruptMaskStatus
//* \brief Return SPI Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SPI_GetInterruptMaskStatus( // \return SPI Interrupt Mask Status
        AT91PS_SPI pSpi) // \arg  pointer to a SPI controller
{
        return pSpi->SPI_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_IsInterruptMasked
//* \brief Test if SPI Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_SPI_IsInterruptMasked(
        AT91PS_SPI pSpi,   // \arg  pointer to a SPI controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_SPI_GetInterruptMaskStatus(pSpi) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR ADC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_EnableIt
//* \brief Enable ADC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_EnableIt (
	AT91PS_ADC pADC,     // pointer to a ADC controller
	unsigned int flag)   // IT to be enabled
{
	//* Write to the IER register
	pADC->ADC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_DisableIt
//* \brief Disable ADC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_DisableIt (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int flag) // IT to be disabled
{
	//* Write to the IDR register
	pADC->ADC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetStatus
//* \brief Return ADC Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetStatus( // \return ADC Interrupt Status
	AT91PS_ADC pADC) // pointer to a ADC controller
{
	return pADC->ADC_SR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetInterruptMaskStatus
//* \brief Return ADC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetInterruptMaskStatus( // \return ADC Interrupt Mask Status
	AT91PS_ADC pADC) // pointer to a ADC controller
{
	return pADC->ADC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_IsInterruptMasked
//* \brief Test if ADC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_IsInterruptMasked(
        AT91PS_ADC pADC,   // \arg  pointer to a ADC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_ADC_GetInterruptMaskStatus(pADC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_IsStatusSet
//* \brief Test if ADC Status is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_IsStatusSet(
        AT91PS_ADC pADC,   // \arg  pointer to a ADC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_ADC_GetStatus(pADC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_CfgModeReg
//* \brief Configure the Mode Register of the ADC controller
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_CfgModeReg (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int mode)        // mode register 
{
	//* Write to the MR register
	pADC->ADC_MR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetModeReg
//* \brief Return the Mode Register of the ADC controller value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetModeReg (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_MR;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_CfgTimings
//* \brief Configure the different necessary timings of the ADC controller
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_CfgTimings (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int mck_clock, // in MHz 
	unsigned int adc_clock, // in MHz 
	unsigned int startup_time, // in us 
	unsigned int sample_and_hold_time)	// in ns  
{
	unsigned int prescal,startup,shtim;
	
	prescal = mck_clock/(2*adc_clock) - 1;
	startup = adc_clock*startup_time/8 - 1;
	shtim = adc_clock*sample_and_hold_time/1000 - 1;
	
	//* Write to the MR register
	pADC->ADC_MR = ( (prescal<<8) & AT91C_ADC_PRESCAL) | ( (startup<<16) & AT91C_ADC_STARTUP) | ( (shtim<<24) & AT91C_ADC_SHTIM);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_EnableChannel
//* \brief Return ADC Timer Register Value
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_EnableChannel (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int channel)        // mode register 
{
	//* Write to the CHER register
	pADC->ADC_CHER = channel;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_DisableChannel
//* \brief Return ADC Timer Register Value
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_DisableChannel (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int channel)        // mode register 
{
	//* Write to the CHDR register
	pADC->ADC_CHDR = channel;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetChannelStatus
//* \brief Return ADC Timer Register Value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetChannelStatus (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CHSR;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_StartConversion
//* \brief Software request for a analog to digital conversion 
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_StartConversion (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	pADC->ADC_CR = AT91C_ADC_START;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_SoftReset
//* \brief Software reset
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_SoftReset (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	pADC->ADC_CR = AT91C_ADC_SWRST;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetLastConvertedData
//* \brief Return the Last Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetLastConvertedData (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_LCDR;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH0
//* \brief Return the Channel 0 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH0 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR0;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH1
//* \brief Return the Channel 1 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH1 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR1;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH2
//* \brief Return the Channel 2 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH2 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR2;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH3
//* \brief Return the Channel 3 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH3 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR3;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH4
//* \brief Return the Channel 4 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH4 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR4;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH5
//* \brief Return the Channel 5 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH5 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR5;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH6
//* \brief Return the Channel 6 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH6 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR6;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH7
//* \brief Return the Channel 7 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH7 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR7;	
}

/* *****************************************************************************
                SOFTWARE API FOR SSC
   ***************************************************************************** */
//* Define the standard I2S mode configuration

//* Configuration to set in the SSC Transmit Clock Mode Register
//* Parameters :  nb_bit_by_slot : 8, 16 or 32 bits
//* 			  nb_slot_by_frame : number of channels
#define AT91C_I2S_ASY_MASTER_TX_SETTING(nb_bit_by_slot, nb_slot_by_frame)( +\
									   AT91C_SSC_CKS_DIV   +\
                            		   AT91C_SSC_CKO_CONTINOUS      +\
                            		   AT91C_SSC_CKG_NONE    +\
                                       AT91C_SSC_START_FALL_RF +\
                           			   AT91C_SSC_STTOUT  +\
                            		   ((1<<16) & AT91C_SSC_STTDLY) +\
                            		   ((((nb_bit_by_slot*nb_slot_by_frame)/2)-1) <<24))


//* Configuration to set in the SSC Transmit Frame Mode Register
//* Parameters : nb_bit_by_slot : 8, 16 or 32 bits
//* 			 nb_slot_by_frame : number of channels
#define AT91C_I2S_ASY_TX_FRAME_SETTING(nb_bit_by_slot, nb_slot_by_frame)( +\
									(nb_bit_by_slot-1)  +\
                            		AT91C_SSC_MSBF   +\
                            		(((nb_slot_by_frame-1)<<8) & AT91C_SSC_DATNB)  +\
                            		(((nb_bit_by_slot-1)<<16) & AT91C_SSC_FSLEN) +\
                            		AT91C_SSC_FSOS_NEGATIVE)


//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_SetBaudrate
//* \brief Set the baudrate according to the CPU clock
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_SetBaudrate (
        AT91PS_SSC pSSC,        // \arg pointer to a SSC controller
        unsigned int mainClock, // \arg peripheral clock
        unsigned int speed)     // \arg SSC baudrate
{
        unsigned int baud_value;
        //* Define the baud rate divisor register
        if (speed == 0)
           baud_value = 0;
        else
        {
           baud_value = (unsigned int) (mainClock * 10)/(2*speed);
           if ((baud_value % 10) >= 5)
                  baud_value = (baud_value / 10) + 1;
           else
                  baud_value /= 10;
        }

        pSSC->SSC_CMR = baud_value;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_Configure
//* \brief Configure SSC
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_Configure (
             AT91PS_SSC pSSC,          // \arg pointer to a SSC controller
             unsigned int syst_clock,  // \arg System Clock Frequency
             unsigned int baud_rate,   // \arg Expected Baud Rate Frequency
             unsigned int clock_rx,    // \arg Receiver Clock Parameters
             unsigned int mode_rx,     // \arg mode Register to be programmed
             unsigned int clock_tx,    // \arg Transmitter Clock Parameters
             unsigned int mode_tx)     // \arg mode Register to be programmed
{
    //* Disable interrupts
	pSSC->SSC_IDR = (unsigned int) -1;

    //* Reset receiver and transmitter
	pSSC->SSC_CR = AT91C_SSC_SWRST | AT91C_SSC_RXDIS | AT91C_SSC_TXDIS ;

    //* Define the Clock Mode Register
	AT91F_SSC_SetBaudrate(pSSC, syst_clock, baud_rate);

     //* Write the Receive Clock Mode Register
	pSSC->SSC_RCMR =  clock_rx;

     //* Write the Transmit Clock Mode Register
	pSSC->SSC_TCMR =  clock_tx;

     //* Write the Receive Frame Mode Register
	pSSC->SSC_RFMR =  mode_rx;

     //* Write the Transmit Frame Mode Register
	pSSC->SSC_TFMR =  mode_tx;

    //* Clear Transmit and Receive Counters
	AT91F_PDC_Open((AT91PS_PDC) &(pSSC->SSC_RPR));


}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_EnableRx
//* \brief Enable receiving datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_EnableRx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Enable receiver
    pSSC->SSC_CR = AT91C_SSC_RXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_DisableRx
//* \brief Disable receiving datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_DisableRx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Disable receiver
    pSSC->SSC_CR = AT91C_SSC_RXDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_EnableTx
//* \brief Enable sending datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_EnableTx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Enable  transmitter
    pSSC->SSC_CR = AT91C_SSC_TXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_DisableTx
//* \brief Disable sending datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_DisableTx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Disable  transmitter
    pSSC->SSC_CR = AT91C_SSC_TXDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_EnableIt
//* \brief Enable SSC IT
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_EnableIt (
	AT91PS_SSC pSSC, // \arg pointer to a SSC controller
	unsigned int flag)   // \arg IT to be enabled
{
	//* Write to the IER register
	pSSC->SSC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_DisableIt
//* \brief Disable SSC IT
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_DisableIt (
	AT91PS_SSC pSSC, // \arg pointer to a SSC controller
	unsigned int flag)   // \arg IT to be disabled
{
	//* Write to the IDR register
	pSSC->SSC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_ReceiveFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initialized with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SSC_ReceiveFrame (
	AT91PS_SSC pSSC,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_ReceiveFrame(
		(AT91PS_PDC) &(pSSC->SSC_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_SendFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initialized with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SSC_SendFrame(
	AT91PS_SSC pSSC,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_SendFrame(
		(AT91PS_PDC) &(pSSC->SSC_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_GetInterruptMaskStatus
//* \brief Return SSC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SSC_GetInterruptMaskStatus( // \return SSC Interrupt Mask Status
        AT91PS_SSC pSsc) // \arg  pointer to a SSC controller
{
        return pSsc->SSC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_IsInterruptMasked
//* \brief Test if SSC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_SSC_IsInterruptMasked(
        AT91PS_SSC pSsc,   // \arg  pointer to a SSC controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_SSC_GetInterruptMaskStatus(pSsc) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR USART
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Baudrate
//* \brief Calculate the baudrate
//* Standard Asynchronous Mode : 8 bits , 1 stop , no parity
#define AT91C_US_ASYNC_MODE ( AT91C_US_USMODE_NORMAL + \
                        AT91C_US_NBSTOP_1_BIT + \
                        AT91C_US_PAR_NONE + \
                        AT91C_US_CHRL_8_BITS + \
                        AT91C_US_CLKS_CLOCK )

//* Standard External Asynchronous Mode : 8 bits , 1 stop , no parity
#define AT91C_US_ASYNC_SCK_MODE ( AT91C_US_USMODE_NORMAL + \
                            AT91C_US_NBSTOP_1_BIT + \
                            AT91C_US_PAR_NONE + \
                            AT91C_US_CHRL_8_BITS + \
                            AT91C_US_CLKS_EXT )

//* Standard Synchronous Mode : 8 bits , 1 stop , no parity
#define AT91C_US_SYNC_MODE ( AT91C_US_SYNC + \
                       AT91C_US_USMODE_NORMAL + \
                       AT91C_US_NBSTOP_1_BIT + \
                       AT91C_US_PAR_NONE + \
                       AT91C_US_CHRL_8_BITS + \
                       AT91C_US_CLKS_CLOCK )

//* SCK used Label
#define AT91C_US_SCK_USED (AT91C_US_CKLO | AT91C_US_CLKS_EXT)

//* Standard ISO T=0 Mode : 8 bits , 1 stop , parity
#define AT91C_US_ISO_READER_MODE ( AT91C_US_USMODE_ISO7816_0 + \
					   		 AT91C_US_CLKS_CLOCK +\
                       		 AT91C_US_NBSTOP_1_BIT + \
                       		 AT91C_US_PAR_EVEN + \
                       		 AT91C_US_CHRL_8_BITS + \
                       		 AT91C_US_CKLO +\
                       		 AT91C_US_OVER)

//* Standard IRDA mode
#define AT91C_US_ASYNC_IRDA_MODE (  AT91C_US_USMODE_IRDA + \
                            AT91C_US_NBSTOP_1_BIT + \
                            AT91C_US_PAR_NONE + \
                            AT91C_US_CHRL_8_BITS + \
                            AT91C_US_CLKS_CLOCK )

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Baudrate
//* \brief Caluculate baud_value according to the main clock and the baud rate
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_Baudrate (
	const unsigned int main_clock, // \arg peripheral clock
	const unsigned int baud_rate)  // \arg UART baudrate
{
	unsigned int baud_value = ((main_clock*10)/(baud_rate * 16));
	if ((baud_value % 10) >= 5)
		baud_value = (baud_value / 10) + 1;
	else
		baud_value /= 10;
	return baud_value;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_SetBaudrate
//* \brief Set the baudrate according to the CPU clock
//*----------------------------------------------------------------------------
__inline void AT91F_US_SetBaudrate (
	AT91PS_USART pUSART,    // \arg pointer to a USART controller
	unsigned int mainClock, // \arg peripheral clock
	unsigned int speed)     // \arg UART baudrate
{
	//* Define the baud rate divisor register
	pUSART->US_BRGR = AT91F_US_Baudrate(mainClock, speed);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_SetTimeguard
//* \brief Set USART timeguard
//*----------------------------------------------------------------------------
__inline void AT91F_US_SetTimeguard (
	AT91PS_USART pUSART,    // \arg pointer to a USART controller
	unsigned int timeguard) // \arg timeguard value
{
	//* Write the Timeguard Register
	pUSART->US_TTGR = timeguard ;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_EnableIt
//* \brief Enable USART IT
//*----------------------------------------------------------------------------
__inline void AT91F_US_EnableIt (
	AT91PS_USART pUSART, // \arg pointer to a USART controller
	unsigned int flag)   // \arg IT to be enabled
{
	//* Write to the IER register
	pUSART->US_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_DisableIt
//* \brief Disable USART IT
//*----------------------------------------------------------------------------
__inline void AT91F_US_DisableIt (
	AT91PS_USART pUSART, // \arg pointer to a USART controller
	unsigned int flag)   // \arg IT to be disabled
{
	//* Write to the IER register
	pUSART->US_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Configure
//* \brief Configure USART
//*----------------------------------------------------------------------------
__inline void AT91F_US_Configure (
	AT91PS_USART pUSART,     // \arg pointer to a USART controller
	unsigned int mainClock,  // \arg peripheral clock
	unsigned int mode ,      // \arg mode Register to be programmed
	unsigned int baudRate ,  // \arg baudrate to be programmed
	unsigned int timeguard ) // \arg timeguard to be programmed
{
    //* Disable interrupts
    pUSART->US_IDR = (unsigned int) -1;

    //* Reset receiver and transmitter
    pUSART->US_CR = AT91C_US_RSTRX | AT91C_US_RSTTX | AT91C_US_RXDIS | AT91C_US_TXDIS ;

	//* Define the baud rate divisor register
	AT91F_US_SetBaudrate(pUSART, mainClock, baudRate);

	//* Write the Timeguard Register
	AT91F_US_SetTimeguard(pUSART, timeguard);

    //* Clear Transmit and Receive Counters
    AT91F_PDC_Open((AT91PS_PDC) &(pUSART->US_RPR));

    //* Define the USART mode
    pUSART->US_MR = mode  ;

}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_EnableRx
//* \brief Enable receiving characters
//*----------------------------------------------------------------------------
__inline void AT91F_US_EnableRx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
    //* Enable receiver
    pUSART->US_CR = AT91C_US_RXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_EnableTx
//* \brief Enable sending characters
//*----------------------------------------------------------------------------
__inline void AT91F_US_EnableTx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
    //* Enable  transmitter
    pUSART->US_CR = AT91C_US_TXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_ResetRx
//* \brief Reset Receiver and re-enable it
//*----------------------------------------------------------------------------
__inline void AT91F_US_ResetRx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
	//* Reset receiver
	pUSART->US_CR = AT91C_US_RSTRX;
    //* Re-Enable receiver
    pUSART->US_CR = AT91C_US_RXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_ResetTx
//* \brief Reset Transmitter and re-enable it
//*----------------------------------------------------------------------------
__inline void AT91F_US_ResetTx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
	//* Reset transmitter
	pUSART->US_CR = AT91C_US_RSTTX;
    //* Enable transmitter
    pUSART->US_CR = AT91C_US_TXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_DisableRx
//* \brief Disable Receiver
//*----------------------------------------------------------------------------
__inline void AT91F_US_DisableRx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
    //* Disable receiver
    pUSART->US_CR = AT91C_US_RXDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_DisableTx
//* \brief Disable Transmitter
//*----------------------------------------------------------------------------
__inline void AT91F_US_DisableTx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
    //* Disable transmitter
    pUSART->US_CR = AT91C_US_TXDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Close
//* \brief Close USART: disable IT disable receiver and transmitter, close PDC
//*----------------------------------------------------------------------------
__inline void AT91F_US_Close (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
    //* Reset the baud rate divisor register
    pUSART->US_BRGR = 0 ;

    //* Reset the USART mode
    pUSART->US_MR = 0  ;

    //* Reset the Timeguard Register
    pUSART->US_TTGR = 0;

    //* Disable all interrupts
    pUSART->US_IDR = 0xFFFFFFFF ;

    //* Abort the Peripheral Data Transfers
    AT91F_PDC_Close((AT91PS_PDC) &(pUSART->US_RPR));

    //* Disable receiver and transmitter and stop any activity immediately
    pUSART->US_CR = AT91C_US_TXDIS | AT91C_US_RXDIS | AT91C_US_RSTTX | AT91C_US_RSTRX ;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_TxReady
//* \brief Return 1 if a character can be written in US_THR
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_TxReady (
	AT91PS_USART pUSART )     // \arg pointer to a USART controller
{
    return (pUSART->US_CSR & AT91C_US_TXRDY);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_RxReady
//* \brief Return 1 if a character can be read in US_RHR
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_RxReady (
	AT91PS_USART pUSART )     // \arg pointer to a USART controller
{
    return (pUSART->US_CSR & AT91C_US_RXRDY);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Error
//* \brief Return the error flag
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_Error (
	AT91PS_USART pUSART )     // \arg pointer to a USART controller
{
    return (pUSART->US_CSR &
    	(AT91C_US_OVRE |  // Overrun error
    	 AT91C_US_FRAME | // Framing error
    	 AT91C_US_PARE));  // Parity error
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_PutChar
//* \brief Send a character,does not check if ready to send
//*----------------------------------------------------------------------------
__inline void AT91F_US_PutChar (
	AT91PS_USART pUSART,
	int character )
{
    pUSART->US_THR = (character & 0x1FF);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_GetChar
//* \brief Receive a character,does not check if a character is available
//*----------------------------------------------------------------------------
__inline int AT91F_US_GetChar (
	const AT91PS_USART pUSART)
{
    return((pUSART->US_RHR) & 0x1FF);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_SendFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initializaed with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_SendFrame(
	AT91PS_USART pUSART,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_SendFrame(
		(AT91PS_PDC) &(pUSART->US_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_ReceiveFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initializaed with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_ReceiveFrame (
	AT91PS_USART pUSART,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_ReceiveFrame(
		(AT91PS_PDC) &(pUSART->US_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_SetIrdaFilter
//* \brief Set the value of IrDa filter tregister
//*----------------------------------------------------------------------------
__inline void AT91F_US_SetIrdaFilter (
	AT91PS_USART pUSART,
	unsigned char value
)
{
	pUSART->US_IF = value;
}

/* *****************************************************************************
                SOFTWARE API FOR TWI
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_TWI_EnableIt
//* \brief Enable TWI IT
//*----------------------------------------------------------------------------
__inline void AT91F_TWI_EnableIt (
	AT91PS_TWI pTWI, // \arg pointer to a TWI controller
	unsigned int flag)   // \arg IT to be enabled
{
	//* Write to the IER register
	pTWI->TWI_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TWI_DisableIt
//* \brief Disable TWI IT
//*----------------------------------------------------------------------------
__inline void AT91F_TWI_DisableIt (
	AT91PS_TWI pTWI, // \arg pointer to a TWI controller
	unsigned int flag)   // \arg IT to be disabled
{
	//* Write to the IDR register
	pTWI->TWI_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TWI_Configure
//* \brief Configure TWI in master mode
//*----------------------------------------------------------------------------
__inline void AT91F_TWI_Configure ( AT91PS_TWI pTWI )          // \arg pointer to a TWI controller
{
    //* Disable interrupts
	pTWI->TWI_IDR = (unsigned int) -1;

    //* Reset peripheral
	pTWI->TWI_CR = AT91C_TWI_SWRST;

	//* Set Master mode
	pTWI->TWI_CR = AT91C_TWI_MSEN;

}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TWI_GetInterruptMaskStatus
//* \brief Return TWI Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_TWI_GetInterruptMaskStatus( // \return TWI Interrupt Mask Status
        AT91PS_TWI pTwi) // \arg  pointer to a TWI controller
{
        return pTwi->TWI_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TWI_IsInterruptMasked
//* \brief Test if TWI Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_TWI_IsInterruptMasked(
        AT91PS_TWI pTwi,   // \arg  pointer to a TWI controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_TWI_GetInterruptMaskStatus(pTwi) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR TC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_TC_InterruptEnable
//* \brief Enable TC Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_TC_InterruptEnable(
        AT91PS_TC pTc,   // \arg  pointer to a TC controller
        unsigned int flag) // \arg  TC interrupt to be enabled
{
        pTc->TC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TC_InterruptDisable
//* \brief Disable TC Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_TC_InterruptDisable(
        AT91PS_TC pTc,   // \arg  pointer to a TC controller
        unsigned int flag) // \arg  TC interrupt to be disabled
{
        pTc->TC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TC_GetInterruptMaskStatus
//* \brief Return TC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_TC_GetInterruptMaskStatus( // \return TC Interrupt Mask Status
        AT91PS_TC pTc) // \arg  pointer to a TC controller
{
        return pTc->TC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TC_IsInterruptMasked
//* \brief Test if TC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_TC_IsInterruptMasked(
        AT91PS_TC pTc,   // \arg  pointer to a TC controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_TC_GetInterruptMaskStatus(pTc) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR PWMC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_GetStatus
//* \brief Return PWM Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PWMC_GetStatus( // \return PWM Interrupt Status
	AT91PS_PWMC pPWM) // pointer to a PWM controller
{
	return pPWM->PWMC_SR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_InterruptEnable
//* \brief Enable PWM Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_InterruptEnable(
        AT91PS_PWMC pPwm,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  PWM interrupt to be enabled
{
        pPwm->PWMC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_InterruptDisable
//* \brief Disable PWM Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_InterruptDisable(
        AT91PS_PWMC pPwm,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  PWM interrupt to be disabled
{
        pPwm->PWMC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_GetInterruptMaskStatus
//* \brief Return PWM Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PWMC_GetInterruptMaskStatus( // \return PWM Interrupt Mask Status
        AT91PS_PWMC pPwm) // \arg  pointer to a PWM controller
{
        return pPwm->PWMC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_IsInterruptMasked
//* \brief Test if PWM Interrupt is Masked
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PWMC_IsInterruptMasked(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PWMC_GetInterruptMaskStatus(pPWM) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_IsStatusSet
//* \brief Test if PWM Interrupt is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PWMC_IsStatusSet(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PWMC_GetStatus(pPWM) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_CfgChannel
//* \brief Test if PWM Interrupt is Set
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_CfgChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int channelId, // \arg PWM channel ID
        unsigned int mode, // \arg  PWM mode
        unsigned int period, // \arg PWM period
        unsigned int duty) // \arg PWM duty cycle
{
	pPWM->PWMC_CH[channelId].PWMC_CMR = mode;
	pPWM->PWMC_CH[channelId].PWMC_CDTYR = duty;
	pPWM->PWMC_CH[channelId].PWMC_CPRDR = period;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_StartChannel
//* \brief Enable channel
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_StartChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_ENA = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_StopChannel
//* \brief Disable channel
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_StopChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_DIS = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_UpdateChannel
//* \brief Update Period or Duty Cycle
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_UpdateChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int channelId, // \arg PWM channel ID
        unsigned int update) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_CH[channelId].PWMC_CUPDR = update;
  100504:	e5846111 	str	r6, [r4, #273]
  100508:	e5847131 	str	r7, [r4, #305]
  10050c:	e584a151 	str	sl, [r4, #337]
  100510:	e5849171 	str	r9, [r4, #369]
  100514:	e50460f7 	str	r6, [r4, #-247]
  100518:	e50470f7 	str	r7, [r4, #-247]
  10051c:	e504a0f7 	str	sl, [r4, #-247]
  100520:	e50490f7 	str	r9, [r4, #-247]
  100524:	e505c08f 	str	ip, [r5, #-143]
  100528:	e505808b 	str	r8, [r5, #-139]
  10052c:	e505c0fb 	str	ip, [r5, #-251]
  100530:	e59fc95c 	ldr	ip, [pc, #2396]	; 100e94 <.text+0xe94>
  100534:	e3a0101e 	mov	r1, #30	; 0x1e
  100538:	e3a02007 	mov	r2, #7	; 0x7
  10053c:	e3a03020 	mov	r3, #32	; 0x20
  100540:	e59f0950 	ldr	r0, [pc, #2384]	; 100e98 <.text+0xe98>
  100544:	e58dc000 	str	ip, [sp]
  100548:	ebfffefb 	bl	10013c <AT91F_AIC_ConfigureIt>
	unsigned int periphAEnable,  // \arg PERIPH A to enable
	unsigned int periphBEnable)  // \arg PERIPH B to enable

{
	pPio->PIO_ASR = periphAEnable;
  10054c:	e3a0c101 	mov	ip, #1073741824	; 0x40000000
  100550:	e505c08f 	str	ip, [r5, #-143]
	pPio->PIO_BSR = periphBEnable;
  100554:	e505808b 	str	r8, [r5, #-139]
	pPio->PIO_PDR = (periphAEnable | periphBEnable); // Set in Periph mode
  100558:	e505c0fb 	str	ip, [r5, #-251]
  10055c:	e59fc938 	ldr	ip, [pc, #2360]	; 100e9c <.text+0xe9c>
  100560:	e3a0101f 	mov	r1, #31	; 0x1f
  100564:	e3a02007 	mov	r2, #7	; 0x7
  100568:	e3a03020 	mov	r3, #32	; 0x20
  10056c:	e59f0924 	ldr	r0, [pc, #2340]	; 100e98 <.text+0xe98>
  100570:	e58dc000 	str	ip, [sp]
  100574:	ebfffef0 	bl	10013c <AT91F_AIC_ConfigureIt>
	unsigned int periphAEnable,  // \arg PERIPH A to enable
	unsigned int periphBEnable)  // \arg PERIPH B to enable

{
	pPio->PIO_ASR = periphAEnable;
  100578:	e3a0c702 	mov	ip, #524288	; 0x80000
  10057c:	e505c08f 	str	ip, [r5, #-143]
	pPio->PIO_BSR = periphBEnable;
  100580:	e505808b 	str	r8, [r5, #-139]
	pPio->PIO_PDR = (periphAEnable | periphBEnable); // Set in Periph mode
  100584:	e505c0fb 	str	ip, [r5, #-251]
  100588:	e59fc910 	ldr	ip, [pc, #2320]	; 100ea0 <.text+0xea0>
  10058c:	e59f0904 	ldr	r0, [pc, #2308]	; 100e98 <.text+0xe98>
  100590:	e1a01008 	mov	r1, r8
  100594:	e1a02008 	mov	r2, r8
  100598:	e3a03060 	mov	r3, #96	; 0x60
  10059c:	e58dc000 	str	ip, [sp]
  1005a0:	ebfffee5 	bl	10013c <AT91F_AIC_ConfigureIt>
  1005a4:	e1a0a008 	mov	sl, r8
    struct cdcMessage cdcMessageObj;

    unsigned int input1Channel = 0;
    unsigned int input1Readings = 0;
    unsigned int input1Reading = 0;
    unsigned int cameraServoDuty = 1;
    unsigned int link1DriveDuty = 1;
    unsigned int link2DriveDuty = 1;
    unsigned int gripperRotateDriveDuty = 1;
    unsigned int parallelDemo = 0;
    unsigned int serialDemo = 0;

    DeviceInit();

    while (1)
    {
        cdcMessageObj = getCDCMEssage();
  1005a8:	e28d400c 	add	r4, sp, #12	; 0xc
  1005ac:	e2444008 	sub	r4, r4, #8	; 0x8
  1005b0:	e1a00004 	mov	r0, r4
  1005b4:	e28d5f82 	add	r5, sp, #520	; 0x208
  1005b8:	ebfffef0 	bl	100180 <getCDCMEssage>
  1005bc:	e1a01004 	mov	r1, r4
  1005c0:	e1a00005 	mov	r0, r5
  1005c4:	e3a02f81 	mov	r2, #516	; 0x204
  1005c8:	eb001e9b 	bl	10803c <__memcpy_from_arm>
        if (cdcMessageObj.length > 0)
  1005cc:	e59d3408 	ldr	r3, [sp, #1032]
  1005d0:	e3530000 	cmp	r3, #0	; 0x0
  1005d4:	0a000217 	beq	100e38 <main+0xa68>
        {
            sprintf((char *)msg,"MSG:%s\n", cdcMessageObj.data);
  1005d8:	e59f18c4 	ldr	r1, [pc, #2244]	; 100ea4 <.text+0xea4>
  1005dc:	e1a02005 	mov	r2, r5
  1005e0:	e59f08c0 	ldr	r0, [pc, #2240]	; 100ea8 <.text+0xea8>
  1005e4:	eb001e97 	bl	108048 <__sprintf_from_arm>
            pCDC.Write(&pCDC, (char *)msg, strlen((char *)msg));
  1005e8:	e59f08b8 	ldr	r0, [pc, #2232]	; 100ea8 <.text+0xea8>
  1005ec:	eb001e98 	bl	108054 <__strlen_from_arm>
  1005f0:	e59f6894 	ldr	r6, [pc, #2196]	; 100e8c <.text+0xe8c>
  1005f4:	e1a02000 	mov	r2, r0
  1005f8:	e59f18a8 	ldr	r1, [pc, #2216]	; 100ea8 <.text+0xea8>
  1005fc:	e1a00006 	mov	r0, r6
  100600:	e596c010 	ldr	ip, [r6, #16]
  100604:	e1a0e00f 	mov	lr, pc
  100608:	e12fff1c 	bx	ip

            char *cmdParts;
            cmdParts = strtok((char*) cdcMessageObj.data, "#" );
  10060c:	e59f1898 	ldr	r1, [pc, #2200]	; 100eac <.text+0xeac>
  100610:	e1a00005 	mov	r0, r5
  100614:	eb001e91 	bl	108060 <__strtok_from_arm>

            if (strcmp((char*) cmdParts, "DCDC24VENABLEON") == 0)
  100618:	e59f1890 	ldr	r1, [pc, #2192]	; 100eb0 <.text+0xeb0>
  10061c:	e1a04000 	mov	r4, r0
  100620:	eb001e91 	bl	10806c <__strcmp_from_arm>
  100624:	e3500000 	cmp	r0, #0	; 0x0
  100628:	1a000008 	bne	100650 <main+0x280>
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
  10062c:	e3a03102 	mov	r3, #-2147483648	; 0x80000000
  100630:	e3e02c0b 	mvn	r2, #2816	; 0xb00
            {
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA31);
                sprintf((char *)msg,"24V DCDC Voltage Regulator is ON\n");
  100634:	e59f1878 	ldr	r1, [pc, #2168]	; 100eb4 <.text+0xeb4>
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
  100638:	e50230cf 	str	r3, [r2, #-207]
  10063c:	e59f0864 	ldr	r0, [pc, #2148]	; 100ea8 <.text+0xea8>
  100640:	eb001e8c 	bl	108078 <__strcpy_from_arm>
                pCDC.Write(&pCDC, (char *)msg, strlen((char *)msg));
  100644:	e59f085c 	ldr	r0, [pc, #2140]	; 100ea8 <.text+0xea8>
  100648:	eb001e81 	bl	108054 <__strlen_from_arm>
  10064c:	ea00000c 	b	100684 <main+0x2b4>
                continue;
            }
            if (strcmp((char*) cmdParts, "DCDC24VENABLEOFF") == 0)
  100650:	e1a00004 	mov	r0, r4
  100654:	e59f185c 	ldr	r1, [pc, #2140]	; 100eb8 <.text+0xeb8>
  100658:	eb001e83 	bl	10806c <__strcmp_from_arm>
  10065c:	e3500000 	cmp	r0, #0	; 0x0
  100660:	1a00000e 	bne	1006a0 <main+0x2d0>
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100664:	e3a03102 	mov	r3, #-2147483648	; 0x80000000
  100668:	e3e02c0b 	mvn	r2, #2816	; 0xb00
            {
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA31);
                sprintf((char *)msg,"24V DCDC Voltage Regulator is OFF\n");
  10066c:	e59f1848 	ldr	r1, [pc, #2120]	; 100ebc <.text+0xebc>
  100670:	e59f0830 	ldr	r0, [pc, #2096]	; 100ea8 <.text+0xea8>
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100674:	e50230cb 	str	r3, [r2, #-203]
  100678:	eb001e7e 	bl	108078 <__strcpy_from_arm>
                pCDC.Write(&pCDC, (char *)msg, strlen((char *)msg));
  10067c:	e59f0824 	ldr	r0, [pc, #2084]	; 100ea8 <.text+0xea8>
  100680:	eb001e73 	bl	108054 <__strlen_from_arm>
  100684:	e1a02000 	mov	r2, r0
  100688:	e59f1818 	ldr	r1, [pc, #2072]	; 100ea8 <.text+0xea8>
  10068c:	e1a00006 	mov	r0, r6
  100690:	e596c010 	ldr	ip, [r6, #16]
  100694:	e1a0e00f 	mov	lr, pc
  100698:	e12fff1c 	bx	ip
  10069c:	eaffffc1 	b	1005a8 <main+0x1d8>
                continue;
            }
            if (strcmp((char*) cmdParts, "SETINPUT1CHANNEL0") == 0)
  1006a0:	e1a00004 	mov	r0, r4
  1006a4:	e59f1814 	ldr	r1, [pc, #2068]	; 100ec0 <.text+0xec0>
  1006a8:	eb001e6f 	bl	10806c <__strcmp_from_arm>
  1006ac:	e3500000 	cmp	r0, #0	; 0x0
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  1006b0:	03e02c0b 	mvneq	r2, #2816	; 0xb00
  1006b4:	03a03301 	moveq	r3, #67108864	; 0x4000000
            {
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA26);  //U4   A
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA25);  //U4   B
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA24);  //U4   C
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA14);  //U4   D
                input1Channel = 0;
                continue;
            }
            if (strcmp((char*) cmdParts, "SETINPUT1CHANNEL1") == 0)
  1006b8:	01a08000 	moveq	r8, r0
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  1006bc:	050230cb 	streq	r3, [r2, #-203]
  1006c0:	0a000008 	beq	1006e8 <main+0x318>
  1006c4:	e1a00004 	mov	r0, r4
  1006c8:	e59f17f4 	ldr	r1, [pc, #2036]	; 100ec4 <.text+0xec4>
  1006cc:	eb001e66 	bl	10806c <__strcmp_from_arm>
  1006d0:	e3500000 	cmp	r0, #0	; 0x0
  1006d4:	1a00000a 	bne	100704 <main+0x334>
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
  1006d8:	e3e02c0b 	mvn	r2, #2816	; 0xb00
  1006dc:	e3a03301 	mov	r3, #67108864	; 0x4000000
  1006e0:	e50230cf 	str	r3, [r2, #-207]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  1006e4:	e3a08001 	mov	r8, #1	; 0x1
            {
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA26);    //U4   A
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA25);  //U4   B
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA24);  //U4   C
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA14);  //U4   D
                input1Channel = 1;
                continue;
            }
            if (strcmp((char*) cmdParts, "SETINPUT1CHANNEL2") == 0)
  1006e8:	e28334fe 	add	r3, r3, #-33554432	; 0xfe000000
  1006ec:	e50230cb 	str	r3, [r2, #-203]
  1006f0:	e28334ff 	add	r3, r3, #-16777216	; 0xff000000
  1006f4:	e50230cb 	str	r3, [r2, #-203]
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  1006f8:	e3a03901 	mov	r3, #16384	; 0x4000
  1006fc:	e50230cb 	str	r3, [r2, #-203]
  100700:	eaffffa8 	b	1005a8 <main+0x1d8>
  100704:	e1a00004 	mov	r0, r4
  100708:	e59f17b8 	ldr	r1, [pc, #1976]	; 100ec8 <.text+0xec8>
  10070c:	eb001e56 	bl	10806c <__strcmp_from_arm>
  100710:	e3500000 	cmp	r0, #0	; 0x0
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100714:	03e02c0b 	mvneq	r2, #2816	; 0xb00
  100718:	03a03301 	moveq	r3, #67108864	; 0x4000000
            {
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA26);  //U4   A
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA25);    //U4   B
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA24);  //U4   C
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA14);  //U4   D
                input1Channel = 2;
                continue;
            }
            if (strcmp((char*) cmdParts, "SETINPUT1CHANNEL3") == 0)
  10071c:	03a08002 	moveq	r8, #2	; 0x2
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100720:	050230cb 	streq	r3, [r2, #-203]
  100724:	0a000008 	beq	10074c <main+0x37c>
  100728:	e1a00004 	mov	r0, r4
  10072c:	e59f1798 	ldr	r1, [pc, #1944]	; 100ecc <.text+0xecc>
  100730:	eb001e4d 	bl	10806c <__strcmp_from_arm>
  100734:	e3500000 	cmp	r0, #0	; 0x0
  100738:	1a000006 	bne	100758 <main+0x388>
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
  10073c:	e3e02c0b 	mvn	r2, #2816	; 0xb00
  100740:	e3a03301 	mov	r3, #67108864	; 0x4000000
  100744:	e50230cf 	str	r3, [r2, #-207]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100748:	e3a08003 	mov	r8, #3	; 0x3
  10074c:	e28334fe 	add	r3, r3, #-33554432	; 0xfe000000
  100750:	e50230cf 	str	r3, [r2, #-207]
  100754:	eaffffe5 	b	1006f0 <main+0x320>
            {
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA26);    //U4   A
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA25);    //U4   B
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA24);  //U4   C
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA14);  //U4   D
                input1Channel = 3;
                continue;
            }
            if (strcmp((char*) cmdParts, "SETINPUT1CHANNEL4") == 0)
  100758:	e1a00004 	mov	r0, r4
  10075c:	e59f176c 	ldr	r1, [pc, #1900]	; 100ed0 <.text+0xed0>
  100760:	eb001e41 	bl	10806c <__strcmp_from_arm>
  100764:	e3500000 	cmp	r0, #0	; 0x0
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100768:	03e02c0b 	mvneq	r2, #2816	; 0xb00
  10076c:	03a03301 	moveq	r3, #67108864	; 0x4000000
            {
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA26);  //U4   A
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA25);  //U4   B
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA24);    //U4   C
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA14);  //U4   D
                input1Channel = 4;
                continue;
            }
            if (strcmp((char*) cmdParts, "SETINPUT1CHANNEL5") == 0)
  100770:	03a08004 	moveq	r8, #4	; 0x4
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100774:	050230cb 	streq	r3, [r2, #-203]
  100778:	0a000008 	beq	1007a0 <main+0x3d0>
  10077c:	e1a00004 	mov	r0, r4
  100780:	e59f174c 	ldr	r1, [pc, #1868]	; 100ed4 <.text+0xed4>
  100784:	eb001e38 	bl	10806c <__strcmp_from_arm>
  100788:	e3500000 	cmp	r0, #0	; 0x0
  10078c:	1a000006 	bne	1007ac <main+0x3dc>
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
  100790:	e3e02c0b 	mvn	r2, #2816	; 0xb00
  100794:	e3a03301 	mov	r3, #67108864	; 0x4000000
  100798:	e50230cf 	str	r3, [r2, #-207]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  10079c:	e3a08005 	mov	r8, #5	; 0x5
            {
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA26);    //U4   A
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA25);  //U4   B
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA24);    //U4   C
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA14);  //U4   D
                input1Channel = 5;
                continue;
            }
            if (strcmp((char*) cmdParts, "SETINPUT1CHANNEL6") == 0)
  1007a0:	e28334fe 	add	r3, r3, #-33554432	; 0xfe000000
  1007a4:	e50230cb 	str	r3, [r2, #-203]
  1007a8:	ea000013 	b	1007fc <main+0x42c>
  1007ac:	e1a00004 	mov	r0, r4
  1007b0:	e59f1720 	ldr	r1, [pc, #1824]	; 100ed8 <.text+0xed8>
  1007b4:	eb001e2c 	bl	10806c <__strcmp_from_arm>
  1007b8:	e3500000 	cmp	r0, #0	; 0x0
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  1007bc:	03e02c0b 	mvneq	r2, #2816	; 0xb00
  1007c0:	03a03301 	moveq	r3, #67108864	; 0x4000000
            {
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA26);  //U4   A
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA25);    //U4   B
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA24);    //U4   C
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA14);  //U4   D
                input1Channel = 6;
                continue;
            }
            if (strcmp((char*) cmdParts, "SETINPUT1CHANNEL7") == 0)
  1007c4:	03a08006 	moveq	r8, #6	; 0x6
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  1007c8:	050230cb 	streq	r3, [r2, #-203]
  1007cc:	0a000008 	beq	1007f4 <main+0x424>
  1007d0:	e1a00004 	mov	r0, r4
  1007d4:	e59f1700 	ldr	r1, [pc, #1792]	; 100edc <.text+0xedc>
  1007d8:	eb001e23 	bl	10806c <__strcmp_from_arm>
  1007dc:	e3500000 	cmp	r0, #0	; 0x0
  1007e0:	1a000008 	bne	100808 <main+0x438>
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
  1007e4:	e3e02c0b 	mvn	r2, #2816	; 0xb00
  1007e8:	e3a03301 	mov	r3, #67108864	; 0x4000000
  1007ec:	e50230cf 	str	r3, [r2, #-207]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  1007f0:	e3a08007 	mov	r8, #7	; 0x7
  1007f4:	e28334fe 	add	r3, r3, #-33554432	; 0xfe000000
  1007f8:	e50230cf 	str	r3, [r2, #-207]
            {
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA26);    //U4   A
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA25);    //U4   B
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA24);    //U4   C
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA14);  //U4   D
                input1Channel = 7;
                continue;
            }
            if (strcmp((char*) cmdParts, "SETINPUT1CHANNEL8") == 0)
  1007fc:	e28334ff 	add	r3, r3, #-16777216	; 0xff000000
  100800:	e50230cf 	str	r3, [r2, #-207]
  100804:	eaffffbb 	b	1006f8 <main+0x328>
  100808:	e1a00004 	mov	r0, r4
  10080c:	e59f16cc 	ldr	r1, [pc, #1740]	; 100ee0 <.text+0xee0>
  100810:	eb001e15 	bl	10806c <__strcmp_from_arm>
  100814:	e3500000 	cmp	r0, #0	; 0x0
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100818:	03e02c0b 	mvneq	r2, #2816	; 0xb00
  10081c:	03a03301 	moveq	r3, #67108864	; 0x4000000
  100820:	03a08008 	moveq	r8, #8	; 0x8
  100824:	050230cb 	streq	r3, [r2, #-203]
  100828:	0a000008 	beq	100850 <main+0x480>
            {
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA26);  //U4   A
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA25);  //U4   B
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA24);  //U4   C
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA14);    //U4   D
                input1Channel = 8;
                continue;
            }
            if (strcmp((char*) cmdParts, "SETINPUT1CHANNEL9") == 0)
  10082c:	e1a00004 	mov	r0, r4
  100830:	e59f16ac 	ldr	r1, [pc, #1708]	; 100ee4 <.text+0xee4>
  100834:	eb001e0c 	bl	10806c <__strcmp_from_arm>
  100838:	e3500000 	cmp	r0, #0	; 0x0
  10083c:	1a000006 	bne	10085c <main+0x48c>
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
  100840:	e3e02c0b 	mvn	r2, #2816	; 0xb00
  100844:	e3a03301 	mov	r3, #67108864	; 0x4000000
  100848:	e50230cf 	str	r3, [r2, #-207]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  10084c:	e3a08009 	mov	r8, #9	; 0x9
  100850:	e28334fe 	add	r3, r3, #-33554432	; 0xfe000000
  100854:	e50230cb 	str	r3, [r2, #-203]
  100858:	ea000013 	b	1008ac <main+0x4dc>
            {
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA26);    //U4   A
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA25);  //U4   B
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA24);  //U4   C
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA14);    //U4   D
                input1Channel = 9;
                continue;
            }
            if (strcmp((char*) cmdParts, "SETINPUT1CHANNEL10") == 0)
  10085c:	e1a00004 	mov	r0, r4
  100860:	e59f1680 	ldr	r1, [pc, #1664]	; 100ee8 <.text+0xee8>
  100864:	eb001e00 	bl	10806c <__strcmp_from_arm>
  100868:	e3500000 	cmp	r0, #0	; 0x0
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  10086c:	03e02c0b 	mvneq	r2, #2816	; 0xb00
  100870:	03a03301 	moveq	r3, #67108864	; 0x4000000
  100874:	03a0800a 	moveq	r8, #10	; 0xa
  100878:	050230cb 	streq	r3, [r2, #-203]
  10087c:	0a000008 	beq	1008a4 <main+0x4d4>
            {
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA26);  //U4   A
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA25);    //U4   B
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA24);  //U4   C
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA14);    //U4   D
                input1Channel = 10;
                continue;
            }
            if (strcmp((char*) cmdParts, "SETINPUT1CHANNEL11") == 0)
  100880:	e1a00004 	mov	r0, r4
  100884:	e59f1660 	ldr	r1, [pc, #1632]	; 100eec <.text+0xeec>
  100888:	eb001df7 	bl	10806c <__strcmp_from_arm>
  10088c:	e3500000 	cmp	r0, #0	; 0x0
  100890:	1a000008 	bne	1008b8 <main+0x4e8>
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
  100894:	e3e02c0b 	mvn	r2, #2816	; 0xb00
  100898:	e3a03301 	mov	r3, #67108864	; 0x4000000
  10089c:	e50230cf 	str	r3, [r2, #-207]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  1008a0:	e3a0800b 	mov	r8, #11	; 0xb
  1008a4:	e28334fe 	add	r3, r3, #-33554432	; 0xfe000000
  1008a8:	e50230cf 	str	r3, [r2, #-207]
  1008ac:	e28334ff 	add	r3, r3, #-16777216	; 0xff000000
  1008b0:	e50230cb 	str	r3, [r2, #-203]
  1008b4:	ea00002a 	b	100964 <main+0x594>
            {
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA26);    //U4   A
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA25);    //U4   B
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA24);  //U4   C
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA14);    //U4   D
                input1Channel = 11;
                continue;
            }
            if (strcmp((char*) cmdParts, "SETINPUT1CHANNEL12") == 0)
  1008b8:	e1a00004 	mov	r0, r4
  1008bc:	e59f162c 	ldr	r1, [pc, #1580]	; 100ef0 <.text+0xef0>
  1008c0:	eb001de9 	bl	10806c <__strcmp_from_arm>
  1008c4:	e3500000 	cmp	r0, #0	; 0x0
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  1008c8:	03e02c0b 	mvneq	r2, #2816	; 0xb00
  1008cc:	03a03301 	moveq	r3, #67108864	; 0x4000000
  1008d0:	03a0800c 	moveq	r8, #12	; 0xc
  1008d4:	050230cb 	streq	r3, [r2, #-203]
  1008d8:	0a000008 	beq	100900 <main+0x530>
            {
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA26);  //U4   A
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA25);  //U4   B
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA24);    //U4   C
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA14);    //U4   D
                input1Channel = 12;
                continue;
            }
            if (strcmp((char*) cmdParts, "SETINPUT1CHANNEL13") == 0)
  1008dc:	e1a00004 	mov	r0, r4
  1008e0:	e59f160c 	ldr	r1, [pc, #1548]	; 100ef4 <.text+0xef4>
  1008e4:	eb001de0 	bl	10806c <__strcmp_from_arm>
  1008e8:	e3500000 	cmp	r0, #0	; 0x0
  1008ec:	1a000006 	bne	10090c <main+0x53c>
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
  1008f0:	e3e02c0b 	mvn	r2, #2816	; 0xb00
  1008f4:	e3a03301 	mov	r3, #67108864	; 0x4000000
  1008f8:	e50230cf 	str	r3, [r2, #-207]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  1008fc:	e3a0800d 	mov	r8, #13	; 0xd
  100900:	e28334fe 	add	r3, r3, #-33554432	; 0xfe000000
  100904:	e50230cb 	str	r3, [r2, #-203]
  100908:	ea000013 	b	10095c <main+0x58c>
            {
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA26);    //U4   A
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA25);  //U4   B
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA24);    //U4   C
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA14);    //U4   D
                input1Channel = 13;
                continue;
            }
            if (strcmp((char*) cmdParts, "SETINPUT1CHANNEL14") == 0)
  10090c:	e1a00004 	mov	r0, r4
  100910:	e59f15e0 	ldr	r1, [pc, #1504]	; 100ef8 <.text+0xef8>
  100914:	eb001dd4 	bl	10806c <__strcmp_from_arm>
  100918:	e3500000 	cmp	r0, #0	; 0x0
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  10091c:	03e02c0b 	mvneq	r2, #2816	; 0xb00
  100920:	03a03301 	moveq	r3, #67108864	; 0x4000000
  100924:	03a0800e 	moveq	r8, #14	; 0xe
  100928:	050230cb 	streq	r3, [r2, #-203]
  10092c:	0a000008 	beq	100954 <main+0x584>
            {
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA26);  //U4   A
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA25);    //U4   B
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA24);    //U4   C
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA14);    //U4   D
                input1Channel = 14;
                continue;
            }
            if (strcmp((char*) cmdParts, "SETINPUT1CHANNEL15") == 0)
  100930:	e1a00004 	mov	r0, r4
  100934:	e59f15c0 	ldr	r1, [pc, #1472]	; 100efc <.text+0xefc>
  100938:	eb001dcb 	bl	10806c <__strcmp_from_arm>
  10093c:	e3500000 	cmp	r0, #0	; 0x0
  100940:	1a000009 	bne	10096c <main+0x59c>
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
  100944:	e3e02c0b 	mvn	r2, #2816	; 0xb00
  100948:	e3a03301 	mov	r3, #67108864	; 0x4000000
  10094c:	e50230cf 	str	r3, [r2, #-207]
  100950:	e3a0800f 	mov	r8, #15	; 0xf
            {
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA26);    //U4   A
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA25);    //U4   B
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA24);    //U4   C
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA14);    //U4   D
                input1Channel = 15;
                continue;
            }
            if (strcmp((char*) cmdParts, "STARTINPUT1READINGS") == 0)
  100954:	e28334fe 	add	r3, r3, #-33554432	; 0xfe000000
  100958:	e50230cf 	str	r3, [r2, #-207]
  10095c:	e28334ff 	add	r3, r3, #-16777216	; 0xff000000
  100960:	e50230cf 	str	r3, [r2, #-207]
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
  100964:	e3a03901 	mov	r3, #16384	; 0x4000
  100968:	ea0000ee 	b	100d28 <main+0x958>
  10096c:	e1a00004 	mov	r0, r4
  100970:	e59f1588 	ldr	r1, [pc, #1416]	; 100f00 <.text+0xf00>
  100974:	eb001dbc 	bl	10806c <__strcmp_from_arm>
  100978:	e3500000 	cmp	r0, #0	; 0x0
  10097c:	03a0a001 	moveq	sl, #1	; 0x1
  100980:	0affff08 	beq	1005a8 <main+0x1d8>
            {
                input1Readings = 1;
                continue;
            }
            if (strcmp((char*) cmdParts, "STOPINPUT1READINGS") == 0)
  100984:	e1a00004 	mov	r0, r4
  100988:	e59f1574 	ldr	r1, [pc, #1396]	; 100f04 <.text+0xf04>
  10098c:	eb001db6 	bl	10806c <__strcmp_from_arm>
  100990:	e3500000 	cmp	r0, #0	; 0x0
  100994:	01a0a000 	moveq	sl, r0
  100998:	0affff02 	beq	1005a8 <main+0x1d8>
            {
                input1Readings = 0;
                continue;
            }
            //SETCAMERASERVODUTY#5
            //SETCAMERASERVODUTY#8
            //SETCAMERASERVODUTY#20
            //SETCAMERASERVODUTY#40
            if (strcmp((char*) cmdParts, "SETCAMERASERVODUTY") == 0)
  10099c:	e1a00004 	mov	r0, r4
  1009a0:	e59f1560 	ldr	r1, [pc, #1376]	; 100f08 <.text+0xf08>
  1009a4:	eb001db0 	bl	10806c <__strcmp_from_arm>
  1009a8:	e2507000 	subs	r7, r0, #0	; 0x0
  1009ac:	1a000015 	bne	100a08 <main+0x638>
            {
                cameraServoDuty = atoi(strtok( NULL, "#" ));
  1009b0:	e59f14f4 	ldr	r1, [pc, #1268]	; 100eac <.text+0xeac>
  1009b4:	eb001da9 	bl	108060 <__strtok_from_arm>
  1009b8:	eb001db1 	bl	108084 <__atoi_from_arm>
__inline void AT91F_PWMC_InterruptDisable(
        AT91PS_PWMC pPwm,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  PWM interrupt to be disabled
{
        pPwm->PWMC_IDR = flag;
  1009bc:	e59f64cc 	ldr	r6, [pc, #1228]	; 100e90 <.text+0xe90>
  1009c0:	e3a04004 	mov	r4, #4	; 0x4
  1009c4:	e3e03c0b 	mvn	r3, #2816	; 0xb00
  1009c8:	e1a05000 	mov	r5, r0
	unsigned int periphAEnable,  // \arg PERIPH A to enable
	unsigned int periphBEnable)  // \arg PERIPH B to enable

{
	pPio->PIO_ASR = periphAEnable;
  1009cc:	e503408f 	str	r4, [r3, #-143]

                AT91F_PIO_CfgPeriph(AT91C_BASE_PIOA, AT91C_PA2_PWM2, 0);
                AT91F_PWMC_InterruptDisable(AT91C_BASE_PWMC, AT91C_PWMC_CHID2);
                AT91F_PWMC_StopChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID2);
                AT91F_PWMC_UpdateChannel(AT91C_BASE_PWMC, 2, AT91C_PWMC_CHID2);
                pwmFreqSet(2, 60);
  1009d0:	e3a0103c 	mov	r1, #60	; 0x3c
	unsigned int periphBEnable)  // \arg PERIPH B to enable

{
	pPio->PIO_ASR = periphAEnable;
	pPio->PIO_BSR = periphBEnable;
  1009d4:	e503708b 	str	r7, [r3, #-139]
  1009d8:	e3a00002 	mov	r0, #2	; 0x2

{
	pPio->PIO_ASR = periphAEnable;
	pPio->PIO_BSR = periphBEnable;
	pPio->PIO_PDR = (periphAEnable | periphBEnable); // Set in Periph mode
  1009dc:	e50340fb 	str	r4, [r3, #-251]
                pwmDutySet_u8(2, cameraServoDuty);
  1009e0:	e1a05805 	mov	r5, r5, lsl #16
__inline void AT91F_PWMC_InterruptDisable(
        AT91PS_PWMC pPwm,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  PWM interrupt to be disabled
{
        pPwm->PWMC_IDR = flag;
  1009e4:	e50640eb 	str	r4, [r6, #-235]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_GetInterruptMaskStatus
//* \brief Return PWM Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PWMC_GetInterruptMaskStatus( // \return PWM Interrupt Mask Status
        AT91PS_PWMC pPwm) // \arg  pointer to a PWM controller
{
        return pPwm->PWMC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_IsInterruptMasked
//* \brief Test if PWM Interrupt is Masked
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PWMC_IsInterruptMasked(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PWMC_GetInterruptMaskStatus(pPWM) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_IsStatusSet
//* \brief Test if PWM Interrupt is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PWMC_IsStatusSet(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PWMC_GetStatus(pPWM) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_CfgChannel
//* \brief Test if PWM Interrupt is Set
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_CfgChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int channelId, // \arg PWM channel ID
        unsigned int mode, // \arg  PWM mode
        unsigned int period, // \arg PWM period
        unsigned int duty) // \arg PWM duty cycle
{
	pPWM->PWMC_CH[channelId].PWMC_CMR = mode;
	pPWM->PWMC_CH[channelId].PWMC_CDTYR = duty;
	pPWM->PWMC_CH[channelId].PWMC_CPRDR = period;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_StartChannel
//* \brief Enable channel
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_StartChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_ENA = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_StopChannel
//* \brief Disable channel
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_StopChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_DIS = flag;
  1009e8:	e50640f7 	str	r4, [r6, #-247]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_UpdateChannel
//* \brief Update Period or Duty Cycle
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_UpdateChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int channelId, // \arg PWM channel ID
        unsigned int update) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_CH[channelId].PWMC_CUPDR = update;
  1009ec:	e5864151 	str	r4, [r6, #337]
  1009f0:	eb000401 	bl	1019fc <pwmFreqSet>
  1009f4:	e1a01825 	mov	r1, r5, lsr #16
  1009f8:	e3a00002 	mov	r0, #2	; 0x2
  1009fc:	eb00042c 	bl	101ab4 <pwmDutySet_u8>
__inline void AT91F_PWMC_StartChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_ENA = flag;
  100a00:	e50640fb 	str	r4, [r6, #-251]
  100a04:	eafffee7 	b	1005a8 <main+0x1d8>
                AT91F_PWMC_StartChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID2);
                continue;
            }
            if (strcmp((char*) cmdParts, "DISABLECAMERASERVO") == 0)
  100a08:	e1a00004 	mov	r0, r4
  100a0c:	e59f14f8 	ldr	r1, [pc, #1272]	; 100f0c <.text+0xf0c>
  100a10:	eb001d95 	bl	10806c <__strcmp_from_arm>
  100a14:	e3500000 	cmp	r0, #0	; 0x0
  100a18:	1a000009 	bne	100a44 <main+0x674>
__inline void AT91F_PWMC_StopChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_DIS = flag;
  100a1c:	e59f346c 	ldr	r3, [pc, #1132]	; 100e90 <.text+0xe90>
  100a20:	e3a02004 	mov	r2, #4	; 0x4
            {
                AT91F_PWMC_StopChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID2);
                sprintf((char *)msg,"CAMERA SERVO DISABLED\n");
  100a24:	e59f14e4 	ldr	r1, [pc, #1252]	; 100f10 <.text+0xf10>
__inline void AT91F_PWMC_StopChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_DIS = flag;
  100a28:	e50320f7 	str	r2, [r3, #-247]
  100a2c:	e59f0474 	ldr	r0, [pc, #1140]	; 100ea8 <.text+0xea8>
  100a30:	eb001d90 	bl	108078 <__strcpy_from_arm>
                pCDC.Write(&pCDC, (char *)msg, strlen((char *)msg));
  100a34:	e59f046c 	ldr	r0, [pc, #1132]	; 100ea8 <.text+0xea8>
  100a38:	e59f444c 	ldr	r4, [pc, #1100]	; 100e8c <.text+0xe8c>
  100a3c:	eb001d84 	bl	108054 <__strlen_from_arm>
  100a40:	ea0000f5 	b	100e1c <main+0xa4c>
                continue;
            }
            //SETLINK1DRIVEDUTY#1
            //SETLINK1DRIVEDUTY#5
            //SETLINK1DRIVEDUTY#10
            //SETLINK1DRIVEDUTY#20
            //SETLINK1DRIVEDUTY#30
            //SETLINK1DRIVEDUTY#40
            //SETLINK1DRIVEDUTY#50
            //SETLINK1DRIVEDUTY#60
            //SETLINK1DRIVEDUTY#70
            //SETLINK1DRIVEDUTY#80
            //SETLINK1DRIVEDUTY#90
            //SETLINK1DRIVEDUTY#100
            if (strcmp((char*) cmdParts, "SETLINK1DRIVEDUTY") == 0)
  100a44:	e1a00004 	mov	r0, r4
  100a48:	e59f14c4 	ldr	r1, [pc, #1220]	; 100f14 <.text+0xf14>
  100a4c:	eb001d86 	bl	10806c <__strcmp_from_arm>
  100a50:	e2505000 	subs	r5, r0, #0	; 0x0
  100a54:	1a000008 	bne	100a7c <main+0x6ac>
            {
                link1DriveDuty = atoi(strtok( NULL, "#" ));
  100a58:	e59f144c 	ldr	r1, [pc, #1100]	; 100eac <.text+0xeac>
  100a5c:	eb001d7f 	bl	108060 <__strtok_from_arm>
  100a60:	eb001d87 	bl	108084 <__atoi_from_arm>
                pwmDutySetPercent(0, link1DriveDuty);
  100a64:	e1a01800 	mov	r1, r0, lsl #16
  100a68:	e1a01821 	mov	r1, r1, lsr #16
  100a6c:	e1a00005 	mov	r0, r5
  100a70:	eb00041c 	bl	101ae8 <pwmDutySetPercent>
__inline void AT91F_PWMC_StartChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_ENA = flag;
  100a74:	e3a02001 	mov	r2, #1	; 0x1
  100a78:	ea000050 	b	100bc0 <main+0x7f0>
                AT91F_PWMC_StartChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID0);
                continue;
            }
            if (strcmp((char*) cmdParts, "LINK1GETUP") == 0)
  100a7c:	e1a00004 	mov	r0, r4
  100a80:	e59f1490 	ldr	r1, [pc, #1168]	; 100f18 <.text+0xf18>
  100a84:	eb001d78 	bl	10806c <__strcmp_from_arm>
  100a88:	e3500000 	cmp	r0, #0	; 0x0
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100a8c:	03a02008 	moveq	r2, #8	; 0x8
  100a90:	03e03c0b 	mvneq	r3, #2816	; 0xb00
  100a94:	050320cb 	streq	r2, [r3, #-203]
  100a98:	03a02202 	moveq	r2, #536870912	; 0x20000000
  100a9c:	0a000053 	beq	100bf0 <main+0x820>
            {
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA3);  //link1DriveINa
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA29);   //link1DriveINb
                continue;
            }
            if (strcmp((char*) cmdParts, "LINK1GETDOWN") == 0)
  100aa0:	e1a00004 	mov	r0, r4
  100aa4:	e59f1470 	ldr	r1, [pc, #1136]	; 100f1c <.text+0xf1c>
  100aa8:	eb001d6f 	bl	10806c <__strcmp_from_arm>
  100aac:	e3500000 	cmp	r0, #0	; 0x0
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
  100ab0:	03e03c0b 	mvneq	r3, #2816	; 0xb00
  100ab4:	03a02008 	moveq	r2, #8	; 0x8
  100ab8:	050320cf 	streq	r2, [r3, #-207]
  100abc:	0a000007 	beq	100ae0 <main+0x710>
            {
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA3);    //link1DriveINa
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA29); //link1DriveINb
                continue;
            }
            if (strcmp((char*) cmdParts, "LINK1STOP") == 0)
  100ac0:	e1a00004 	mov	r0, r4
  100ac4:	e59f1454 	ldr	r1, [pc, #1108]	; 100f20 <.text+0xf20>
  100ac8:	eb001d67 	bl	10806c <__strcmp_from_arm>
  100acc:	e3500000 	cmp	r0, #0	; 0x0
  100ad0:	1a000004 	bne	100ae8 <main+0x718>
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100ad4:	e3e03c0b 	mvn	r3, #2816	; 0xb00
  100ad8:	e3a02008 	mov	r2, #8	; 0x8
  100adc:	e50320cb 	str	r2, [r3, #-203]
            {
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA3);  //link1DriveINa
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA29); //link1DriveINb
                continue;
            }
            //SETLINK2DRIVEDUTY#1
            //SETLINK2DRIVEDUTY#5
            //SETLINK2DRIVEDUTY#10
            //SETLINK2DRIVEDUTY#20
            //SETLINK2DRIVEDUTY#30
            //SETLINK2DRIVEDUTY#40
            //SETLINK2DRIVEDUTY#50
            //SETLINK2DRIVEDUTY#60
            //SETLINK2DRIVEDUTY#70
            //SETLINK2DRIVEDUTY#80
            //SETLINK2DRIVEDUTY#90
            //SETLINK2DRIVEDUTY#100
            if (strcmp((char*) cmdParts, "SETLINK2DRIVEDUTY") == 0)
  100ae0:	e3a02202 	mov	r2, #536870912	; 0x20000000
  100ae4:	ea000054 	b	100c3c <main+0x86c>
  100ae8:	e1a00004 	mov	r0, r4
  100aec:	e59f1430 	ldr	r1, [pc, #1072]	; 100f24 <.text+0xf24>
  100af0:	eb001d5d 	bl	10806c <__strcmp_from_arm>
  100af4:	e3500000 	cmp	r0, #0	; 0x0
  100af8:	1a000008 	bne	100b20 <main+0x750>
            {
                link2DriveDuty = atoi(strtok( NULL, "#" ));
  100afc:	e59f13a8 	ldr	r1, [pc, #936]	; 100eac <.text+0xeac>
  100b00:	eb001d56 	bl	108060 <__strtok_from_arm>
  100b04:	eb001d5e 	bl	108084 <__atoi_from_arm>
                pwmDutySetPercent(1, link2DriveDuty);
  100b08:	e1a01800 	mov	r1, r0, lsl #16
  100b0c:	e1a01821 	mov	r1, r1, lsr #16
  100b10:	e3a00001 	mov	r0, #1	; 0x1
  100b14:	eb0003f3 	bl	101ae8 <pwmDutySetPercent>
__inline void AT91F_PWMC_StartChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_ENA = flag;
  100b18:	e3a02002 	mov	r2, #2	; 0x2
  100b1c:	ea000027 	b	100bc0 <main+0x7f0>
                AT91F_PWMC_StartChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID1);
                continue;
            }
            if (strcmp((char*) cmdParts, "LINK2GETUP") == 0)
  100b20:	e1a00004 	mov	r0, r4
  100b24:	e59f13fc 	ldr	r1, [pc, #1020]	; 100f28 <.text+0xf28>
  100b28:	eb001d4f 	bl	10806c <__strcmp_from_arm>
  100b2c:	e3500000 	cmp	r0, #0	; 0x0
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100b30:	03a02201 	moveq	r2, #268435456	; 0x10000000
  100b34:	03e03c0b 	mvneq	r3, #2816	; 0xb00
  100b38:	050320cb 	streq	r2, [r3, #-203]
  100b3c:	0282233e 	addeq	r2, r2, #-134217728	; 0xf8000000
  100b40:	0a00002a 	beq	100bf0 <main+0x820>
            {
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA28);  //link2DriveINa
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA27);    //link2DriveINb
                continue;
            }
            if (strcmp((char*) cmdParts, "LINK2GETDOWN") == 0)
  100b44:	e1a00004 	mov	r0, r4
  100b48:	e59f13dc 	ldr	r1, [pc, #988]	; 100f2c <.text+0xf2c>
  100b4c:	eb001d46 	bl	10806c <__strcmp_from_arm>
  100b50:	e3500000 	cmp	r0, #0	; 0x0
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
  100b54:	03e03c0b 	mvneq	r3, #2816	; 0xb00
  100b58:	03a02201 	moveq	r2, #268435456	; 0x10000000
  100b5c:	050320cf 	streq	r2, [r3, #-207]
  100b60:	0a000007 	beq	100b84 <main+0x7b4>
            {
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA28);   //link2DriveINa
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA27); //link2DriveINb
                continue;
            }
            if (strcmp((char*) cmdParts, "LINK2STOP") == 0)
  100b64:	e1a00004 	mov	r0, r4
  100b68:	e59f13c0 	ldr	r1, [pc, #960]	; 100f30 <.text+0xf30>
  100b6c:	eb001d3e 	bl	10806c <__strcmp_from_arm>
  100b70:	e3500000 	cmp	r0, #0	; 0x0
  100b74:	1a000004 	bne	100b8c <main+0x7bc>
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100b78:	e3e03c0b 	mvn	r3, #2816	; 0xb00
  100b7c:	e3a02201 	mov	r2, #268435456	; 0x10000000
  100b80:	e50320cb 	str	r2, [r3, #-203]
            {
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA28); //link2DriveINa
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA27); //link2DriveINb
                continue;
            }
            //SETGRIPPERROTATEDRIVEDUTY#1
            //SETGRIPPERROTATEDRIVEDUTY#5
            //SETGRIPPERROTATEDRIVEDUTY#10
            //SETGRIPPERROTATEDRIVEDUTY#20
            //SETGRIPPERROTATEDRIVEDUTY#30
            //SETGRIPPERROTATEDRIVEDUTY#40
            //SETGRIPPERROTATEDRIVEDUTY#50
            //SETGRIPPERROTATEDRIVEDUTY#60
            //SETGRIPPERROTATEDRIVEDUTY#70
            //SETGRIPPERROTATEDRIVEDUTY#80
            //SETGRIPPERROTATEDRIVEDUTY#90
            //SETGRIPPERROTATEDRIVEDUTY#100
            if (strcmp((char*) cmdParts, "SETGRIPPERROTATEDRIVEDUTY") == 0)
  100b84:	e282233e 	add	r2, r2, #-134217728	; 0xf8000000
  100b88:	ea00002b 	b	100c3c <main+0x86c>
  100b8c:	e1a00004 	mov	r0, r4
  100b90:	e59f139c 	ldr	r1, [pc, #924]	; 100f34 <.text+0xf34>
  100b94:	eb001d34 	bl	10806c <__strcmp_from_arm>
  100b98:	e3500000 	cmp	r0, #0	; 0x0
  100b9c:	1a00000a 	bne	100bcc <main+0x7fc>
            {
                gripperRotateDriveDuty = atoi(strtok( NULL, "#" ));
  100ba0:	e59f1304 	ldr	r1, [pc, #772]	; 100eac <.text+0xeac>
  100ba4:	eb001d2d 	bl	108060 <__strtok_from_arm>
  100ba8:	eb001d35 	bl	108084 <__atoi_from_arm>
                pwmDutySetPercent(3, gripperRotateDriveDuty);
  100bac:	e1a01800 	mov	r1, r0, lsl #16
  100bb0:	e1a01821 	mov	r1, r1, lsr #16
  100bb4:	e3a00003 	mov	r0, #3	; 0x3
  100bb8:	eb0003ca 	bl	101ae8 <pwmDutySetPercent>
__inline void AT91F_PWMC_StartChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_ENA = flag;
  100bbc:	e3a02008 	mov	r2, #8	; 0x8
  100bc0:	e59f32c8 	ldr	r3, [pc, #712]	; 100e90 <.text+0xe90>
  100bc4:	e50320fb 	str	r2, [r3, #-251]
  100bc8:	eafffe76 	b	1005a8 <main+0x1d8>
                AT91F_PWMC_StartChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID3);
                continue;
            }
            if (strcmp((char*) cmdParts, "GRIPPERROTATECW") == 0)
  100bcc:	e1a00004 	mov	r0, r4
  100bd0:	e59f1360 	ldr	r1, [pc, #864]	; 100f38 <.text+0xf38>
  100bd4:	eb001d24 	bl	10806c <__strcmp_from_arm>
  100bd8:	e3500000 	cmp	r0, #0	; 0x0
  100bdc:	1a000005 	bne	100bf8 <main+0x828>
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100be0:	e3a02010 	mov	r2, #16	; 0x10
  100be4:	e3e03c0b 	mvn	r3, #2816	; 0xb00
  100be8:	e50320cb 	str	r2, [r3, #-203]
  100bec:	e0822002 	add	r2, r2, r2
  100bf0:	e50320cf 	str	r2, [r3, #-207]
  100bf4:	eafffe6b 	b	1005a8 <main+0x1d8>
            {
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA4);  //gripperRotate IN1
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA5);    //gripperRotate IN2
                continue;
            }
            if (strcmp((char*) cmdParts, "GRIPPERROTATECCW") == 0)
  100bf8:	e1a00004 	mov	r0, r4
  100bfc:	e59f1338 	ldr	r1, [pc, #824]	; 100f3c <.text+0xf3c>
  100c00:	eb001d19 	bl	10806c <__strcmp_from_arm>
  100c04:	e3500000 	cmp	r0, #0	; 0x0
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
  100c08:	03e03c0b 	mvneq	r3, #2816	; 0xb00
  100c0c:	03a02010 	moveq	r2, #16	; 0x10
  100c10:	050320cf 	streq	r2, [r3, #-207]
  100c14:	0a000007 	beq	100c38 <main+0x868>
            {
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA4);    //gripperRotate IN1
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA5);  //gripperRotate IN2
                continue;
            }
            if (strcmp((char*) cmdParts, "GRIPPERROTATESTOP") == 0)
  100c18:	e1a00004 	mov	r0, r4
  100c1c:	e59f131c 	ldr	r1, [pc, #796]	; 100f40 <.text+0xf40>
  100c20:	eb001d11 	bl	10806c <__strcmp_from_arm>
  100c24:	e3500000 	cmp	r0, #0	; 0x0
  100c28:	1a000005 	bne	100c44 <main+0x874>
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100c2c:	e3e03c0b 	mvn	r3, #2816	; 0xb00
  100c30:	e3a02010 	mov	r2, #16	; 0x10
  100c34:	e50320cb 	str	r2, [r3, #-203]
            {
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA4);  //gripperRotate IN1
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA5);  //gripperRotate IN2
                continue;
            }
            if (strcmp((char*) cmdParts, "GRIPPERTILTGETUP") == 0)
  100c38:	e0822002 	add	r2, r2, r2
  100c3c:	e50320cb 	str	r2, [r3, #-203]
  100c40:	eafffe58 	b	1005a8 <main+0x1d8>
  100c44:	e1a00004 	mov	r0, r4
  100c48:	e59f12f4 	ldr	r1, [pc, #756]	; 100f44 <.text+0xf44>
  100c4c:	eb001d06 	bl	10806c <__strcmp_from_arm>
  100c50:	e3500000 	cmp	r0, #0	; 0x0
  100c54:	1a000005 	bne	100c70 <main+0x8a0>
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100c58:	e3e02c0b 	mvn	r2, #2816	; 0xb00
  100c5c:	e3a03a01 	mov	r3, #4096	; 0x1000
  100c60:	e50230cb 	str	r3, [r2, #-203]
  100c64:	e2433b02 	sub	r3, r3, #2048	; 0x800
  100c68:	e50230cf 	str	r3, [r2, #-207]
  100c6c:	ea000009 	b	100c98 <main+0x8c8>
            {
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA12); //gripperTilt IN1
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA11);   //gripperTilt IN2
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA6);    //gripperTilt ENA
                continue;
            }
            if (strcmp((char*) cmdParts, "GRIPPERTILTGETDOWN") == 0)
  100c70:	e1a00004 	mov	r0, r4
  100c74:	e59f12cc 	ldr	r1, [pc, #716]	; 100f48 <.text+0xf48>
  100c78:	eb001cfb 	bl	10806c <__strcmp_from_arm>
  100c7c:	e3500000 	cmp	r0, #0	; 0x0
  100c80:	1a000006 	bne	100ca0 <main+0x8d0>
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
  100c84:	e3e02c0b 	mvn	r2, #2816	; 0xb00
  100c88:	e3a03a01 	mov	r3, #4096	; 0x1000
  100c8c:	e50230cf 	str	r3, [r2, #-207]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100c90:	e2433b02 	sub	r3, r3, #2048	; 0x800
  100c94:	e50230cb 	str	r3, [r2, #-203]
  100c98:	e2433d1f 	sub	r3, r3, #1984	; 0x7c0
  100c9c:	ea000021 	b	100d28 <main+0x958>
            {
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA12);   //gripperTilt IN1
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA11); //gripperTilt IN2
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA6);    //gripperTilt ENA
                continue;
            }
            if (strcmp((char*) cmdParts, "GRIPPERTILTSTOP") == 0)
  100ca0:	e1a00004 	mov	r0, r4
  100ca4:	e59f12a0 	ldr	r1, [pc, #672]	; 100f4c <.text+0xf4c>
  100ca8:	eb001cef 	bl	10806c <__strcmp_from_arm>
  100cac:	e3500000 	cmp	r0, #0	; 0x0
  100cb0:	1a000006 	bne	100cd0 <main+0x900>
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100cb4:	e3e02c0b 	mvn	r2, #2816	; 0xb00
  100cb8:	e3a03a01 	mov	r3, #4096	; 0x1000
  100cbc:	e50230cb 	str	r3, [r2, #-203]
            {
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA12); //gripperTilt IN1
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA11); //gripperTilt IN2
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA6);  //gripperTilt ENA
                continue;
            }
            if (strcmp((char*) cmdParts, "GRIPPERPOSITIONCLOSE") == 0)
  100cc0:	e2433b02 	sub	r3, r3, #2048	; 0x800
  100cc4:	e50230cb 	str	r3, [r2, #-203]
  100cc8:	e2433d1f 	sub	r3, r3, #1984	; 0x7c0
  100ccc:	eafffe8a 	b	1006fc <main+0x32c>
  100cd0:	e1a00004 	mov	r0, r4
  100cd4:	e59f1274 	ldr	r1, [pc, #628]	; 100f50 <.text+0xf50>
  100cd8:	eb001ce3 	bl	10806c <__strcmp_from_arm>
  100cdc:	e3500000 	cmp	r0, #0	; 0x0
  100ce0:	1a000005 	bne	100cfc <main+0x92c>
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100ce4:	e3e02c0b 	mvn	r2, #2816	; 0xb00
  100ce8:	e3a03c02 	mov	r3, #512	; 0x200
  100cec:	e50230cb 	str	r3, [r2, #-203]
  100cf0:	e0833003 	add	r3, r3, r3
  100cf4:	e50230cf 	str	r3, [r2, #-207]
  100cf8:	ea000009 	b	100d24 <main+0x954>
            {
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA9); //gripperPosition IN3
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA10);   //gripperPosition IN4
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA8);    //gripperPosition ENB
                continue;
            }
            if (strcmp((char*) cmdParts, "GRIPPERPOSITIONOPEN") == 0)
  100cfc:	e1a00004 	mov	r0, r4
  100d00:	e59f124c 	ldr	r1, [pc, #588]	; 100f54 <.text+0xf54>
  100d04:	eb001cd8 	bl	10806c <__strcmp_from_arm>
  100d08:	e3500000 	cmp	r0, #0	; 0x0
  100d0c:	1a000007 	bne	100d30 <main+0x960>
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
  100d10:	e3e02c0b 	mvn	r2, #2816	; 0xb00
  100d14:	e3a03c02 	mov	r3, #512	; 0x200
  100d18:	e50230cf 	str	r3, [r2, #-207]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100d1c:	e0833003 	add	r3, r3, r3
  100d20:	e50230cb 	str	r3, [r2, #-203]
  100d24:	e2433c03 	sub	r3, r3, #768	; 0x300
  100d28:	e50230cf 	str	r3, [r2, #-207]
  100d2c:	eafffe1d 	b	1005a8 <main+0x1d8>
            {
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA9);    //gripperPosition IN3
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA10); //gripperPosition IN4
                AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA8);    //gripperPosition ENB
                continue;
            }
            if (strcmp((char*) cmdParts, "GRIPPERPOSITIONSTOP") == 0)
  100d30:	e1a00004 	mov	r0, r4
  100d34:	e59f121c 	ldr	r1, [pc, #540]	; 100f58 <.text+0xf58>
  100d38:	eb001ccb 	bl	10806c <__strcmp_from_arm>
  100d3c:	e3500000 	cmp	r0, #0	; 0x0
  100d40:	1a000006 	bne	100d60 <main+0x990>
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100d44:	e3e02c0b 	mvn	r2, #2816	; 0xb00
  100d48:	e3a03c02 	mov	r3, #512	; 0x200
  100d4c:	e50230cb 	str	r3, [r2, #-203]
            {
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA9);  //gripperPosition IN3
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA10); //gripperPosition IN4
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA8);  //gripperPosition ENB
                continue;
            }
            if (strcmp((char*) cmdParts, "DEMOPSTART") == 0)
  100d50:	e0833003 	add	r3, r3, r3
  100d54:	e50230cb 	str	r3, [r2, #-203]
  100d58:	e2433c03 	sub	r3, r3, #768	; 0x300
  100d5c:	eafffe66 	b	1006fc <main+0x32c>
  100d60:	e1a00004 	mov	r0, r4
  100d64:	e59f11f0 	ldr	r1, [pc, #496]	; 100f5c <.text+0xf5c>
  100d68:	eb001cbf 	bl	10806c <__strcmp_from_arm>
  100d6c:	e3500000 	cmp	r0, #0	; 0x0
  100d70:	1a000006 	bne	100d90 <main+0x9c0>
            {
                parallelDemo = 1;
                sprintf((char *)msg,"PARALLEL EXECUTION MANIPULATOR DEMO STARTED\n");
  100d74:	e59f11e4 	ldr	r1, [pc, #484]	; 100f60 <.text+0xf60>
  100d78:	e59f0128 	ldr	r0, [pc, #296]	; 100ea8 <.text+0xea8>
  100d7c:	eb001cbd 	bl	108078 <__strcpy_from_arm>
                pCDC.Write(&pCDC, (char *)msg, strlen((char *)msg));
  100d80:	e59f0120 	ldr	r0, [pc, #288]	; 100ea8 <.text+0xea8>
  100d84:	e59f4100 	ldr	r4, [pc, #256]	; 100e8c <.text+0xe8c>
  100d88:	eb001cb1 	bl	108054 <__strlen_from_arm>
  100d8c:	ea000022 	b	100e1c <main+0xa4c>
                continue;
            }
            if (strcmp((char*) cmdParts, "DEMOPSTOP") == 0)
  100d90:	e1a00004 	mov	r0, r4
  100d94:	e59f11c8 	ldr	r1, [pc, #456]	; 100f64 <.text+0xf64>
  100d98:	eb001cb3 	bl	10806c <__strcmp_from_arm>
  100d9c:	e3500000 	cmp	r0, #0	; 0x0
  100da0:	1a000006 	bne	100dc0 <main+0x9f0>
            {
                parallelDemo = 0;
                sprintf((char *)msg,"PARALLEL EXECUTION MANIPULATOR DEMO STOPPED\n");
  100da4:	e59f11bc 	ldr	r1, [pc, #444]	; 100f68 <.text+0xf68>
  100da8:	e59f00f8 	ldr	r0, [pc, #248]	; 100ea8 <.text+0xea8>
  100dac:	eb001cb1 	bl	108078 <__strcpy_from_arm>
                pCDC.Write(&pCDC, (char *)msg, strlen((char *)msg));
  100db0:	e59f00f0 	ldr	r0, [pc, #240]	; 100ea8 <.text+0xea8>
  100db4:	e59f40d0 	ldr	r4, [pc, #208]	; 100e8c <.text+0xe8c>
  100db8:	eb001ca5 	bl	108054 <__strlen_from_arm>
  100dbc:	ea000016 	b	100e1c <main+0xa4c>
                continue;
            }
            if (strcmp((char*) cmdParts, "DEMOSSTART") == 0)
  100dc0:	e1a00004 	mov	r0, r4
  100dc4:	e59f11a0 	ldr	r1, [pc, #416]	; 100f6c <.text+0xf6c>
  100dc8:	eb001ca7 	bl	10806c <__strcmp_from_arm>
  100dcc:	e3500000 	cmp	r0, #0	; 0x0
  100dd0:	1a000006 	bne	100df0 <main+0xa20>
            {
                serialDemo = 1;
                sprintf((char *)msg,"SERIAL EXECUTION MANIPULATOR DEMO STARTED\n");
  100dd4:	e59f1194 	ldr	r1, [pc, #404]	; 100f70 <.text+0xf70>
  100dd8:	e59f00c8 	ldr	r0, [pc, #200]	; 100ea8 <.text+0xea8>
  100ddc:	eb001ca5 	bl	108078 <__strcpy_from_arm>
                pCDC.Write(&pCDC, (char *)msg, strlen((char *)msg));
  100de0:	e59f00c0 	ldr	r0, [pc, #192]	; 100ea8 <.text+0xea8>
  100de4:	e59f40a0 	ldr	r4, [pc, #160]	; 100e8c <.text+0xe8c>
  100de8:	eb001c99 	bl	108054 <__strlen_from_arm>
  100dec:	ea00000a 	b	100e1c <main+0xa4c>
                continue;
            }
            if (strcmp((char*) cmdParts, "DEMOSSTOP") == 0)
  100df0:	e1a00004 	mov	r0, r4
  100df4:	e59f1178 	ldr	r1, [pc, #376]	; 100f74 <.text+0xf74>
  100df8:	eb001c9b 	bl	10806c <__strcmp_from_arm>
  100dfc:	e3500000 	cmp	r0, #0	; 0x0
  100e00:	1a00000c 	bne	100e38 <main+0xa68>
            {
                serialDemo = 0;
                sprintf((char *)msg,"SERIAL EXECUTION MANIPULATOR DEMO STOPPED\n");
  100e04:	e59f116c 	ldr	r1, [pc, #364]	; 100f78 <.text+0xf78>
  100e08:	e59f0098 	ldr	r0, [pc, #152]	; 100ea8 <.text+0xea8>
  100e0c:	eb001c99 	bl	108078 <__strcpy_from_arm>
                pCDC.Write(&pCDC, (char *)msg, strlen((char *)msg));
  100e10:	e59f0090 	ldr	r0, [pc, #144]	; 100ea8 <.text+0xea8>
  100e14:	e59f4070 	ldr	r4, [pc, #112]	; 100e8c <.text+0xe8c>
  100e18:	eb001c8d 	bl	108054 <__strlen_from_arm>
  100e1c:	e1a02000 	mov	r2, r0
  100e20:	e59f1080 	ldr	r1, [pc, #128]	; 100ea8 <.text+0xea8>
  100e24:	e1a00004 	mov	r0, r4
  100e28:	e594c010 	ldr	ip, [r4, #16]
  100e2c:	e1a0e00f 	mov	lr, pc
  100e30:	e12fff1c 	bx	ip
  100e34:	eafffddb 	b	1005a8 <main+0x1d8>
                continue;
            }
        }
        if (input1Readings)
  100e38:	e35a0000 	cmp	sl, #0	; 0x0
  100e3c:	0afffdd9 	beq	1005a8 <main+0x1d8>
        {
            input1Reading = getValueChannel6();
  100e40:	eb0002e3 	bl	1019d4 <getValueChannel6>
            sprintf((char *)msg,"INPUT1 CHANNEL [%u]: %u\n", input1Channel, input1Reading);
  100e44:	e1a02008 	mov	r2, r8
  100e48:	e1a03000 	mov	r3, r0
  100e4c:	e59f1128 	ldr	r1, [pc, #296]	; 100f7c <.text+0xf7c>
  100e50:	e59f0050 	ldr	r0, [pc, #80]	; 100ea8 <.text+0xea8>
  100e54:	eb001c7b 	bl	108048 <__sprintf_from_arm>
            pCDC.Write(&pCDC, (char *)msg, strlen((char *)msg));
  100e58:	e59f0048 	ldr	r0, [pc, #72]	; 100ea8 <.text+0xea8>
  100e5c:	eb001c7c 	bl	108054 <__strlen_from_arm>
  100e60:	e59f4024 	ldr	r4, [pc, #36]	; 100e8c <.text+0xe8c>
  100e64:	e1a02000 	mov	r2, r0
  100e68:	e59f1038 	ldr	r1, [pc, #56]	; 100ea8 <.text+0xea8>
  100e6c:	e1a00004 	mov	r0, r4
  100e70:	e594c010 	ldr	ip, [r4, #16]
  100e74:	e1a0e00f 	mov	lr, pc
  100e78:	e12fff1c 	bx	ip
            delay_ms(100);
  100e7c:	e3a00064 	mov	r0, #100	; 0x64
  100e80:	eb000353 	bl	101bd4 <delay_ms>
  100e84:	eafffdc7 	b	1005a8 <main+0x1d8>
  100e88:	a5000401 	strge	r0, [r0, #-1025]
  100e8c:	00201080 	eoreq	r1, r0, r0, lsl #1
  100e90:	fffcc0ff 	swinv	0x00fcc0ff
  100e94:	00100174 	andeqs	r0, r0, r4, ror r1
  100e98:	fffff000 	swinv	0x00fff000
  100e9c:	00100178 	andeqs	r0, r0, r8, ror r1
  100ea0:	0010017c 	andeqs	r0, r0, ip, ror r1
  100ea4:	00108504 	andeqs	r8, r0, r4, lsl #10
  100ea8:	00200880 	eoreq	r0, r0, r0, lsl #17
  100eac:	0010850c 	andeqs	r8, r0, ip, lsl #10
  100eb0:	00108510 	andeqs	r8, r0, r0, lsl r5
  100eb4:	00108520 	andeqs	r8, r0, r0, lsr #10
  100eb8:	00108544 	andeqs	r8, r0, r4, asr #10
  100ebc:	00108558 	andeqs	r8, r0, r8, asr r5
  100ec0:	0010857c 	andeqs	r8, r0, ip, ror r5
  100ec4:	00108590 	muleqs	r0, r0, r5
  100ec8:	001085a4 	andeqs	r8, r0, r4, lsr #11
  100ecc:	001085b8 	ldreqh	r8, [r0], -r8
  100ed0:	001085cc 	andeqs	r8, r0, ip, asr #11
  100ed4:	001085e0 	andeqs	r8, r0, r0, ror #11
  100ed8:	001085f4 	ldreqsh	r8, [r0], -r4
  100edc:	00108608 	andeqs	r8, r0, r8, lsl #12
  100ee0:	0010861c 	andeqs	r8, r0, ip, lsl r6
  100ee4:	00108630 	andeqs	r8, r0, r0, lsr r6
  100ee8:	00108644 	andeqs	r8, r0, r4, asr #12
  100eec:	00108658 	andeqs	r8, r0, r8, asr r6
  100ef0:	0010866c 	andeqs	r8, r0, ip, ror #12
  100ef4:	00108680 	andeqs	r8, r0, r0, lsl #13
  100ef8:	00108694 	muleqs	r0, r4, r6
  100efc:	001086a8 	andeqs	r8, r0, r8, lsr #13
  100f00:	001086bc 	ldreqh	r8, [r0], -ip
  100f04:	001086d0 	ldreqsb	r8, [r0], -r0
  100f08:	001086e4 	andeqs	r8, r0, r4, ror #13
  100f0c:	001086f8 	ldreqsh	r8, [r0], -r8
  100f10:	0010870c 	andeqs	r8, r0, ip, lsl #14
  100f14:	00108724 	andeqs	r8, r0, r4, lsr #14
  100f18:	00108738 	andeqs	r8, r0, r8, lsr r7
  100f1c:	00108744 	andeqs	r8, r0, r4, asr #14
  100f20:	00108754 	andeqs	r8, r0, r4, asr r7
  100f24:	00108760 	andeqs	r8, r0, r0, ror #14
  100f28:	00108774 	andeqs	r8, r0, r4, ror r7
  100f2c:	00108780 	andeqs	r8, r0, r0, lsl #15
  100f30:	00108790 	muleqs	r0, r0, r7
  100f34:	0010879c 	muleqs	r0, ip, r7
  100f38:	001087b8 	ldreqh	r8, [r0], -r8
  100f3c:	001087c8 	andeqs	r8, r0, r8, asr #15
  100f40:	001087dc 	ldreqsb	r8, [r0], -ip
  100f44:	001087f0 	ldreqsh	r8, [r0], -r0
  100f48:	00108804 	andeqs	r8, r0, r4, lsl #16
  100f4c:	00108818 	andeqs	r8, r0, r8, lsl r8
  100f50:	00108828 	andeqs	r8, r0, r8, lsr #16
  100f54:	00108840 	andeqs	r8, r0, r0, asr #16
  100f58:	00108854 	andeqs	r8, r0, r4, asr r8
  100f5c:	00108868 	andeqs	r8, r0, r8, ror #16
  100f60:	00108874 	andeqs	r8, r0, r4, ror r8
  100f64:	001088a4 	andeqs	r8, r0, r4, lsr #17
  100f68:	001088b0 	ldreqh	r8, [r0], -r0
  100f6c:	001088e0 	andeqs	r8, r0, r0, ror #17
  100f70:	001088ec 	andeqs	r8, r0, ip, ror #17
  100f74:	00108918 	andeqs	r8, r0, r8, lsl r9
  100f78:	00108924 	andeqs	r8, r0, r4, lsr #18
  100f7c:	00108950 	andeqs	r8, r0, r0, asr r9

00100f80 <AT91F_LowLevelInit>:
 int            i;
 AT91PS_PMC     pPMC = AT91C_BASE_PMC;
    //* Set Flash Waite sate
	//  Single Cycle Access at Up to 30 MHz, or 40
	    AT91C_BASE_MC->MC_FMR = AT91C_MC_FWS_1FWS ;
  100f80:	e3a02c01 	mov	r2, #256	; 0x100
  100f84:	e3e03000 	mvn	r3, #0	; 0x0
  100f88:	e503209f 	str	r2, [r3, #-159]

    //* Watchdog Disable
        AT91C_BASE_WDTC->WDTC_WDMR= AT91C_WDTC_WDDIS;
  100f8c:	e2822c7f 	add	r2, r2, #32512	; 0x7f00
  100f90:	e2433c02 	sub	r3, r3, #512	; 0x200
  100f94:	e50320bb 	str	r2, [r3, #-187]

	//* Set MCK at 48 054 850
    // 1 Enabling the Main Oscillator:
        // SCK = 1/32768 = 30.51 uSecond
    	// Start up time = 8 * 6 / SCK = 56 * 30.51 = 1,46484375 ms
       // mthomas-avoid warning pPMC->PMC_MOR = (( AT91C_CKGR_OSCOUNT & (0x06 <<8) | AT91C_CKGR_MOSCEN ));
	   pPMC->PMC_MOR = ( (( AT91C_CKGR_OSCOUNT & (0x06 <<8)) | AT91C_CKGR_MOSCEN ));
  100f98:	e59f20a8 	ldr	r2, [pc, #168]	; 101048 <.text+0x1048>
  100f9c:	e3e03c03 	mvn	r3, #768	; 0x300
  100fa0:	e50320df 	str	r2, [r3, #-223]
        // Wait the startup time
        while(!(pPMC->PMC_SR & AT91C_PMC_MOSCS));
  100fa4:	e3e02c03 	mvn	r2, #768	; 0x300
  100fa8:	e5123097 	ldr	r3, [r2, #-151]
  100fac:	e3130001 	tst	r3, #1	; 0x1
  100fb0:	0afffffb 	beq	100fa4 <AT91F_LowLevelInit+0x24>
	// 2 Checking the Main Oscillator Frequency (Optional)
	// 3 Setting PLL and divider:
		// - div by 14 Fin = 1.3165 =(18,432 / 14)
		// - Mul 72+1: Fout =	96.1097 =(3,6864 *73)
		// for 96 MHz the erroe is 0.11%
		// Field out NOT USED = 0
		// PLLCOUNT pll startup time estimate at : 0.844 ms
		// PLLCOUNT 28 = 0.000844 /(1/32768)
       pPMC->PMC_PLLR = ((AT91C_CKGR_DIV & 14 ) |
  100fb4:	e59f3090 	ldr	r3, [pc, #144]	; 10104c <.text+0x104c>
  100fb8:	e50230d3 	str	r3, [r2, #-211]
                         (AT91C_CKGR_PLLCOUNT & (28<<8)) |
                         (AT91C_CKGR_MUL & (72<<16)));


        // Wait the startup time
        while(!(pPMC->PMC_SR & AT91C_PMC_LOCK));
  100fbc:	e3e03c03 	mvn	r3, #768	; 0x300
  100fc0:	e5133097 	ldr	r3, [r3, #-151]
  100fc4:	e3130004 	tst	r3, #4	; 0x4
  100fc8:	0afffffb 	beq	100fbc <AT91F_LowLevelInit+0x3c>
        while(!(pPMC->PMC_SR & AT91C_PMC_MCKRDY));
  100fcc:	e3e02c03 	mvn	r2, #768	; 0x300
  100fd0:	e5123097 	ldr	r3, [r2, #-151]
  100fd4:	e3130008 	tst	r3, #8	; 0x8
  100fd8:	0afffffb 	beq	100fcc <AT91F_LowLevelInit+0x4c>
 	// 4. Selection of Master Clock and Processor Clock
 	// select the PLL clock divided by 2
 	    pPMC->PMC_MCKR =  AT91C_PMC_PRES_CLK_2 ;
  100fdc:	e3a03004 	mov	r3, #4	; 0x4
  100fe0:	e50230cf 	str	r3, [r2, #-207]
 	    while(!(pPMC->PMC_SR & AT91C_PMC_MCKRDY));
  100fe4:	e3e02c03 	mvn	r2, #768	; 0x300
  100fe8:	e5123097 	ldr	r3, [r2, #-151]
  100fec:	e3130008 	tst	r3, #8	; 0x8
  100ff0:	0afffffb 	beq	100fe4 <AT91F_LowLevelInit+0x64>

 	    pPMC->PMC_MCKR |= AT91C_PMC_CSS_PLL_CLK  ;
  100ff4:	e51230cf 	ldr	r3, [r2, #-207]
  100ff8:	e3833003 	orr	r3, r3, #3	; 0x3
  100ffc:	e50230cf 	str	r3, [r2, #-207]
 	    while(!(pPMC->PMC_SR & AT91C_PMC_MCKRDY));
  101000:	e3e03c03 	mvn	r3, #768	; 0x300
  101004:	e5133097 	ldr	r3, [r3, #-151]
  101008:	e3130008 	tst	r3, #8	; 0x8
  10100c:	0afffffb 	beq	101000 <AT91F_LowLevelInit+0x80>

	// Set up the default interrupts handler vectors
	AT91C_BASE_AIC->AIC_SVR[0] = (int) AT91F_Default_FIQ_handler ;
  101010:	e59f2038 	ldr	r2, [pc, #56]	; 101050 <.text+0x1050>
  101014:	e3e03c0f 	mvn	r3, #3840	; 0xf00
  101018:	e503207f 	str	r2, [r3, #-127]
  10101c:	e3a01001 	mov	r1, #1	; 0x1
	for (i=1;i < 31; i++)
	{
	    AT91C_BASE_AIC->AIC_SVR[i] = (int) AT91F_Default_IRQ_handler ;
  101020:	e1a02101 	mov	r2, r1, lsl #2
  101024:	e59f3028 	ldr	r3, [pc, #40]	; 101054 <.text+0x1054>
  101028:	e2811001 	add	r1, r1, #1	; 0x1
  10102c:	e351001f 	cmp	r1, #31	; 0x1f
  101030:	e5023f80 	str	r3, [r2, #-3968]
  101034:	1afffff9 	bne	101020 <AT91F_LowLevelInit+0xa0>
	}
	AT91C_BASE_AIC->AIC_SPU  = (int) AT91F_Spurious_handler ;
  101038:	e59f2018 	ldr	r2, [pc, #24]	; 101058 <.text+0x1058>
  10103c:	e3e03c0f 	mvn	r3, #3840	; 0xf00
  101040:	e5832035 	str	r2, [r3, #53]

}
  101044:	e12fff1e 	bx	lr
  101048:	00000601 	andeq	r0, r0, r1, lsl #12
  10104c:	00481c0e 	subeq	r1, r8, lr, lsl #24
  101050:	0010010c 	andeqs	r0, r0, ip, lsl #2
  101054:	00100110 	andeqs	r0, r0, r0, lsl r1
  101058:	00100114 	andeqs	r0, r0, r4, lsl r1

0010105c <my_putc>:

#include "Board.h"

static void my_putc(char c) 
{
  10105c:	e20000ff 	and	r0, r0, #255	; 0xff
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_TxReady (
	AT91PS_USART pUSART )     // \arg pointer to a USART controller
{
    return (pUSART->US_CSR & AT91C_US_TXRDY);
  101060:	e3e02c0d 	mvn	r2, #3328	; 0xd00
  101064:	e51230eb 	ldr	r3, [r2, #-235]
	while (!AT91F_US_TxReady((AT91PS_USART)AT91C_BASE_DBGU));
  101068:	e3130002 	tst	r3, #2	; 0x2
  10106c:	0afffffb 	beq	101060 <my_putc+0x4>
__inline void AT91F_US_PutChar (
	AT91PS_USART pUSART,
	int character )
{
    pUSART->US_THR = (character & 0x1FF);
  101070:	e1a03b80 	mov	r3, r0, lsl #23
  101074:	e1a03ba3 	mov	r3, r3, lsr #23
  101078:	e50230e3 	str	r3, [r2, #-227]
	AT91F_US_PutChar((AT91PS_USART)AT91C_BASE_DBGU, c);
}
  10107c:	e12fff1e 	bx	lr

00101080 <_read_r>:

static int  my_kbhit( void ) 
{
	if ((AT91F_US_RxReady((AT91PS_USART)AT91C_BASE_DBGU)) == 0) return 0;
	else return 1;
}

static char my_getc( void )
{
	return AT91F_US_GetChar((AT91PS_USART)AT91C_BASE_DBGU);
}

_ssize_t _read_r(
    struct _reent *r, 
    int file, 
    void *ptr, 
    size_t len)
{
  101080:	e52de004 	str	lr, [sp, #-4]!
  101084:	e1a00003 	mov	r0, r3
	char c;
	int  i;
	unsigned char *p;
	
	p = (unsigned char*)ptr;
  101088:	e3a01000 	mov	r1, #0	; 0x0
  10108c:	ea000009 	b	1010b8 <_read_r+0x38>
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_RxReady (
	AT91PS_USART pUSART )     // \arg pointer to a USART controller
{
    return (pUSART->US_CSR & AT91C_US_RXRDY);
  101090:	e3e0cc0d 	mvn	ip, #3328	; 0xd00
  101094:	e51c30eb 	ldr	r3, [ip, #-235]
  101098:	e3130001 	tst	r3, #1	; 0x1
  10109c:	1a000009 	bne	1010c8 <_read_r+0x48>
  1010a0:	eafffffa 	b	101090 <_read_r+0x10>
	
	for (i = 0; i < len; i++) {
		// c = uart0Getch();
		// c = uart0GetchW();
		while ( !my_kbhit() ) ;
		c = (char) my_getc();
		if (c == 0x0D) {
			*p='\0';
  1010a4:	e3a03000 	mov	r3, #0	; 0x0
  1010a8:	e5ce3000 	strb	r3, [lr]
  1010ac:	ea00000a 	b	1010dc <_read_r+0x5c>
			break;
		}
		*p++ = c;
  1010b0:	e7c13002 	strb	r3, [r1, r2]
  1010b4:	e2811001 	add	r1, r1, #1	; 0x1
  1010b8:	e1510000 	cmp	r1, r0
  1010bc:	e082e001 	add	lr, r2, r1
  1010c0:	1afffff2 	bne	101090 <_read_r+0x10>
  1010c4:	ea000004 	b	1010dc <_read_r+0x5c>
//*----------------------------------------------------------------------------
__inline int AT91F_US_GetChar (
	const AT91PS_USART pUSART)
{
    return((pUSART->US_RHR) & 0x1FF);
  1010c8:	e51c30e7 	ldr	r3, [ip, #-231]
  1010cc:	e20330ff 	and	r3, r3, #255	; 0xff
  1010d0:	e353000d 	cmp	r3, #13	; 0xd
  1010d4:	1afffff5 	bne	1010b0 <_read_r+0x30>
  1010d8:	eafffff1 	b	1010a4 <_read_r+0x24>
		////// uart0_putc(c);
	}
	return len - i;
}
  1010dc:	e0610000 	rsb	r0, r1, r0
  1010e0:	e49de004 	ldr	lr, [sp], #4
  1010e4:	e12fff1e 	bx	lr

001010e8 <_write_r>:


_ssize_t _write_r (
    struct _reent *r, 
    int file, 
    const void *ptr, 
    size_t len)
{
  1010e8:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
  1010ec:	e1a05002 	mov	r5, r2
  1010f0:	e1a06003 	mov	r6, r3
	int i;
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
  1010f4:	e3a04000 	mov	r4, #0	; 0x0
  1010f8:	ea000005 	b	101114 <_write_r+0x2c>
	
	for (i = 0; i < len; i++) {
		if (*p == '\n' ) my_putc('\r');
  1010fc:	e7d43005 	ldrb	r3, [r4, r5]
  101100:	e353000a 	cmp	r3, #10	; 0xa
  101104:	0bffffd4 	bleq	10105c <my_putc>
		my_putc(*p++);
  101108:	e7d40005 	ldrb	r0, [r4, r5]
  10110c:	e2844001 	add	r4, r4, #1	; 0x1
  101110:	ebffffd1 	bl	10105c <my_putc>
  101114:	e1540006 	cmp	r4, r6
  101118:	e3a0000d 	mov	r0, #13	; 0xd
  10111c:	1afffff6 	bne	1010fc <_write_r+0x14>
	}
	
	return len;
}
  101120:	e1a00004 	mov	r0, r4
  101124:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
  101128:	e12fff1e 	bx	lr

0010112c <_close_r>:


int _close_r(
    struct _reent *r, 
    int file)
{
	return 0;
}
  10112c:	e3a00000 	mov	r0, #0	; 0x0
  101130:	e12fff1e 	bx	lr

00101134 <_lseek_r>:


_off_t _lseek_r(
    struct _reent *r, 
    int file, 
    _off_t ptr, 
    int dir)
{
	return (_off_t)0;	/*  Always indicate we are at file beginning.  */
}
  101134:	e3a00000 	mov	r0, #0	; 0x0
  101138:	e12fff1e 	bx	lr

0010113c <_fstat_r>:


int _fstat_r(
    struct _reent *r, 
    int file, 
    struct stat *st)
{
	/*  Always set as character device.				*/
	st->st_mode = S_IFCHR;
  10113c:	e3a03a02 	mov	r3, #8192	; 0x2000
	/* assigned to strong type with implicit 	*/
	/* signed/unsigned conversion.  Required by 	*/
	/* newlib.					*/

	return 0;
}
  101140:	e3a00000 	mov	r0, #0	; 0x0
  101144:	e5823004 	str	r3, [r2, #4]
  101148:	e12fff1e 	bx	lr

0010114c <isatty>:


int isatty(int file); /* avoid warning */

int isatty(int file)
{
	return 1;
}
  10114c:	e3a00001 	mov	r0, #1	; 0x1
  101150:	e12fff1e 	bx	lr

00101154 <_sbrk_r>:


#if 0
static void _exit (int n) {
label:  goto label; /* endless loop */
}
#endif 


/* "malloc clue function" from newlib-lpc/Keil-Demo/"generic" */

/**** Locally used variables. ****/
// mt: "cleaner": extern char* end;
extern char end[];              /*  end is set in the linker command 	*/
				/* file and is the end of statically 	*/
				/* allocated data (thus start of heap).	*/

static char *heap_ptr;		/* Points to current end of the heap.	*/

/************************** _sbrk_r *************************************
 * Support function. Adjusts end of heap to provide more memory to
 * memory allocator. Simple and dumb with no sanity checks.

 *  struct _reent *r -- re-entrancy structure, used by newlib to
 *                      support multiple threads of operation.
 *  ptrdiff_t nbytes -- number of bytes to add.
 *                      Returns pointer to start of new heap area.
 *
 *  Note:  This implementation is not thread safe (despite taking a
 *         _reent structure as a parameter).
 *         Since _s_r is not used in the current implementation, 
 *         the following messages must be suppressed.
 */
void * _sbrk_r(
    struct _reent *_s_r, 
    ptrdiff_t nbytes)
{
	char  *base;		/*  errno should be set to  ENOMEM on error  */

	if (!heap_ptr) {	/*  Initialize if first time through.  */
  101154:	e59f201c 	ldr	r2, [pc, #28]	; 101178 <.text+0x1178>
  101158:	e5923000 	ldr	r3, [r2]
  10115c:	e3530000 	cmp	r3, #0	; 0x0
		heap_ptr = end;
  101160:	059f3014 	ldreq	r3, [pc, #20]	; 10117c <.text+0x117c>
  101164:	05823000 	streq	r3, [r2]
	}
	base = heap_ptr;	/*  Point to end of heap.  */
  101168:	e5920000 	ldr	r0, [r2]
	heap_ptr += nbytes;	/*  Increase heap.  */
  10116c:	e0803001 	add	r3, r0, r1
  101170:	e5823000 	str	r3, [r2]
	
	return base;		/*  Return pointer to start of new heap area.  */
}
  101174:	e12fff1e 	bx	lr
  101178:	00200838 	eoreq	r0, r0, r8, lsr r8
  10117c:	00201a28 	eoreq	r1, r0, r8, lsr #20

00101180 <AT91F_CDC_Open>:
	pCdc->currentConnection    = 0;
	pCdc->currentRcvBank       = AT91C_UDP_RX_DATA_BK0;
	pCdc->IsConfigured = AT91F_UDP_IsConfigured;
	pCdc->Write        = AT91F_UDP_Write;
	pCdc->Read         = AT91F_UDP_Read;
  101180:	e59f202c 	ldr	r2, [pc, #44]	; 1011b4 <.text+0x11b4>
  101184:	e5802014 	str	r2, [r0, #20]
  101188:	e3a02002 	mov	r2, #2	; 0x2
  10118c:	e5802008 	str	r2, [r0, #8]
  101190:	e59f2020 	ldr	r2, [pc, #32]	; 1011b8 <.text+0x11b8>
  101194:	e580200c 	str	r2, [r0, #12]
  101198:	e59f201c 	ldr	r2, [pc, #28]	; 1011bc <.text+0x11bc>
  10119c:	e3a0c000 	mov	ip, #0	; 0x0
  1011a0:	e5801000 	str	r1, [r0]
  1011a4:	e5c0c005 	strb	ip, [r0, #5]
  1011a8:	e5802010 	str	r2, [r0, #16]
  1011ac:	e5c0c004 	strb	ip, [r0, #4]
	return pCdc;
}
  1011b0:	e12fff1e 	bx	lr
  1011b4:	001017f4 	ldreqsh	r1, [r0], -r4
  1011b8:	001012e8 	andeqs	r1, r0, r8, ror #5
  1011bc:	00101700 	andeqs	r1, r0, r0, lsl #14

001011c0 <AT91F_USB_SendData>:

//*----------------------------------------------------------------------------
//* \fn    AT91F_UDP_IsConfigured
//* \brief Test if the device is configured and handle enumeration
//*----------------------------------------------------------------------------
static uchar AT91F_UDP_IsConfigured(AT91PS_CDC pCdc)
{
	AT91PS_UDP pUDP = pCdc->pUdp;
	AT91_REG isr = pUDP->UDP_ISR;

	if (isr & AT91C_UDP_ENDBUSRES) {
		pUDP->UDP_ICR = AT91C_UDP_ENDBUSRES;
		// reset all endpoints
		pUDP->UDP_RSTEP  = (unsigned int)-1;
		pUDP->UDP_RSTEP  = 0;
		// Enable the function
		pUDP->UDP_FADDR = AT91C_UDP_FEN;
		// Configure endpoint 0
		pUDP->UDP_CSR[0] = (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_CTRL);
	}
	else if (isr & AT91C_UDP_EPINT0) {
		pUDP->UDP_ICR = AT91C_UDP_EPINT0;
		AT91F_CDC_Enumerate(pCdc);
	}
	return pCdc->currentConfiguration;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_UDP_Read
//* \brief Read available data from Endpoint OUT
//*----------------------------------------------------------------------------
static uint AT91F_UDP_Read(AT91PS_CDC pCdc, char *pData, uint length)
{
	AT91PS_UDP pUdp = pCdc->pUdp;
	uint packetSize, nbBytesRcv = 0, currentReceiveBank = pCdc->currentRcvBank;

	while (length) {
		if ( !AT91F_UDP_IsConfigured(pCdc) )
			break;
		if ( pUdp->UDP_CSR[AT91C_EP_OUT] & currentReceiveBank ) {
			packetSize = MIN(pUdp->UDP_CSR[AT91C_EP_OUT] >> 16, length);
			length -= packetSize;
			if (packetSize < AT91C_EP_OUT_SIZE)
				length = 0;
			while(packetSize--)
				pData[nbBytesRcv++] = pUdp->UDP_FDR[AT91C_EP_OUT];
			pUdp->UDP_CSR[AT91C_EP_OUT] &= ~(currentReceiveBank);
			if (currentReceiveBank == AT91C_UDP_RX_DATA_BK0)
				currentReceiveBank = AT91C_UDP_RX_DATA_BK1;
			else
				currentReceiveBank = AT91C_UDP_RX_DATA_BK0;

		}
		else
		{
		    break;
		}
	}
	pCdc->currentRcvBank = currentReceiveBank;
	return nbBytesRcv;

}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CDC_Write
//* \brief Send through endpoint 2
//*----------------------------------------------------------------------------
static uint AT91F_UDP_Write(AT91PS_CDC pCdc, const char *pData, uint length)
{
	AT91PS_UDP pUdp = pCdc->pUdp;
	uint cpt = 0;

	// Send the first packet
	cpt = MIN(length, AT91C_EP_IN_SIZE);
	length -= cpt;
	while (cpt--) pUdp->UDP_FDR[AT91C_EP_IN] = *pData++;
	pUdp->UDP_CSR[AT91C_EP_IN] |= AT91C_UDP_TXPKTRDY;

	while (length) {
		// Fill the second bank
		cpt = MIN(length, AT91C_EP_IN_SIZE);
		length -= cpt;
		while (cpt--) pUdp->UDP_FDR[AT91C_EP_IN] = *pData++;
		// Wait for the the first bank to be sent
		while ( !(pUdp->UDP_CSR[AT91C_EP_IN] & AT91C_UDP_TXCOMP) )
			if ( !AT91F_UDP_IsConfigured(pCdc) ) return length;
		pUdp->UDP_CSR[AT91C_EP_IN] &= ~(AT91C_UDP_TXCOMP);
		while (pUdp->UDP_CSR[AT91C_EP_IN] & AT91C_UDP_TXCOMP);
		pUdp->UDP_CSR[AT91C_EP_IN] |= AT91C_UDP_TXPKTRDY;
	}
	// Wait for the end of transfer
	while ( !(pUdp->UDP_CSR[AT91C_EP_IN] & AT91C_UDP_TXCOMP) )
		if ( !AT91F_UDP_IsConfigured(pCdc) ) return length;
	pUdp->UDP_CSR[AT91C_EP_IN] &= ~(AT91C_UDP_TXCOMP);
	while (pUdp->UDP_CSR[AT91C_EP_IN] & AT91C_UDP_TXCOMP);

	return length;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_USB_SendData
//* \brief Send Data through the control endpoint
//*----------------------------------------------------------------------------
unsigned int csrTab[100];
unsigned char csrIdx = 0;

static void AT91F_USB_SendData(AT91PS_UDP pUdp, const char *pData, uint length)
{
  1011c0:	e52de004 	str	lr, [sp, #-4]!
  1011c4:	e24dd004 	sub	sp, sp, #4	; 0x4
	uint cpt = 0;
	AT91_REG csr;

	do {
		cpt = MIN(length, 8);
  1011c8:	e3520008 	cmp	r2, #8	; 0x8
  1011cc:	31a0e002 	movcc	lr, r2
  1011d0:	23a0e008 	movcs	lr, #8	; 0x8
  1011d4:	e1a0c00e 	mov	ip, lr
  1011d8:	ea000001 	b	1011e4 <AT91F_USB_SendData+0x24>
		length -= cpt;

		while (cpt--)
			pUdp->UDP_FDR[0] = *pData++;
  1011dc:	e4d13001 	ldrb	r3, [r1], #1
  1011e0:	e5803050 	str	r3, [r0, #80]
  1011e4:	e25cc001 	subs	ip, ip, #1	; 0x1
  1011e8:	2afffffb 	bcs	1011dc <AT91F_USB_SendData+0x1c>

		if (pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP) {
  1011ec:	e5903030 	ldr	r3, [r0, #48]
  1011f0:	e3130001 	tst	r3, #1	; 0x1
  1011f4:	0a000005 	beq	101210 <AT91F_USB_SendData+0x50>
			pUdp->UDP_CSR[0] &= ~(AT91C_UDP_TXCOMP);
  1011f8:	e5903030 	ldr	r3, [r0, #48]
  1011fc:	e3c33001 	bic	r3, r3, #1	; 0x1
  101200:	e5803030 	str	r3, [r0, #48]
			while (pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP);
  101204:	e5903030 	ldr	r3, [r0, #48]
  101208:	e3130001 	tst	r3, #1	; 0x1
  10120c:	1afffffc 	bne	101204 <AT91F_USB_SendData+0x44>
		}

		pUdp->UDP_CSR[0] |= AT91C_UDP_TXPKTRDY;
  101210:	e5903030 	ldr	r3, [r0, #48]
  101214:	e3833010 	orr	r3, r3, #16	; 0x10
  101218:	e5803030 	str	r3, [r0, #48]
		do {
			csr = pUdp->UDP_CSR[0];
  10121c:	e5903030 	ldr	r3, [r0, #48]
  101220:	e58d3000 	str	r3, [sp]

			// Data IN stage has been stopped by a status OUT
			if (csr & AT91C_UDP_RX_DATA_BK0) {
  101224:	e59d3000 	ldr	r3, [sp]
  101228:	e3130002 	tst	r3, #2	; 0x2
				pUdp->UDP_CSR[0] &= ~(AT91C_UDP_RX_DATA_BK0);
  10122c:	15903030 	ldrne	r3, [r0, #48]
  101230:	13c33002 	bicne	r3, r3, #2	; 0x2
  101234:	15803030 	strne	r3, [r0, #48]
  101238:	1a00000d 	bne	101274 <AT91F_USB_SendData+0xb4>
				return;
			}
		} while ( !(csr & AT91C_UDP_TXCOMP) );
  10123c:	e59d3000 	ldr	r3, [sp]
  101240:	e3130001 	tst	r3, #1	; 0x1
  101244:	0afffff4 	beq	10121c <AT91F_USB_SendData+0x5c>

	} while (length);
  101248:	e052200e 	subs	r2, r2, lr
  10124c:	1affffdd 	bne	1011c8 <AT91F_USB_SendData+0x8>

	if (pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP) {
  101250:	e5903030 	ldr	r3, [r0, #48]
  101254:	e3130001 	tst	r3, #1	; 0x1
  101258:	0a000005 	beq	101274 <AT91F_USB_SendData+0xb4>
		pUdp->UDP_CSR[0] &= ~(AT91C_UDP_TXCOMP);
  10125c:	e5903030 	ldr	r3, [r0, #48]
  101260:	e3c33001 	bic	r3, r3, #1	; 0x1
  101264:	e5803030 	str	r3, [r0, #48]
		while (pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP);
  101268:	e5903030 	ldr	r3, [r0, #48]
  10126c:	e3130001 	tst	r3, #1	; 0x1
  101270:	1afffffc 	bne	101268 <AT91F_USB_SendData+0xa8>
	}
}
  101274:	e28dd004 	add	sp, sp, #4	; 0x4
  101278:	e49de004 	ldr	lr, [sp], #4
  10127c:	e12fff1e 	bx	lr

00101280 <AT91F_USB_SendZlp>:

//*----------------------------------------------------------------------------
//* \fn    AT91F_USB_SendZlp
//* \brief Send zero length packet through the control endpoint
//*----------------------------------------------------------------------------
void AT91F_USB_SendZlp(AT91PS_UDP pUdp)
{
	pUdp->UDP_CSR[0] |= AT91C_UDP_TXPKTRDY;
  101280:	e5903030 	ldr	r3, [r0, #48]
  101284:	e3833010 	orr	r3, r3, #16	; 0x10
  101288:	e5803030 	str	r3, [r0, #48]
	while ( !(pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP) );
  10128c:	e5903030 	ldr	r3, [r0, #48]
  101290:	e3130001 	tst	r3, #1	; 0x1
  101294:	0afffffc 	beq	10128c <AT91F_USB_SendZlp+0xc>
	pUdp->UDP_CSR[0] &= ~(AT91C_UDP_TXCOMP);
  101298:	e5903030 	ldr	r3, [r0, #48]
  10129c:	e3c33001 	bic	r3, r3, #1	; 0x1
  1012a0:	e5803030 	str	r3, [r0, #48]
	while (pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP);
  1012a4:	e5903030 	ldr	r3, [r0, #48]
  1012a8:	e3130001 	tst	r3, #1	; 0x1
  1012ac:	1afffffc 	bne	1012a4 <AT91F_USB_SendZlp+0x24>
}
  1012b0:	e12fff1e 	bx	lr

001012b4 <AT91F_USB_SendStall>:

//*----------------------------------------------------------------------------
//* \fn    AT91F_USB_SendStall
//* \brief Stall the control endpoint
//*----------------------------------------------------------------------------
void AT91F_USB_SendStall(AT91PS_UDP pUdp)
{
	pUdp->UDP_CSR[0] |= AT91C_UDP_FORCESTALL;
  1012b4:	e5903030 	ldr	r3, [r0, #48]
  1012b8:	e3833020 	orr	r3, r3, #32	; 0x20
  1012bc:	e5803030 	str	r3, [r0, #48]
	while ( !(pUdp->UDP_CSR[0] & AT91C_UDP_ISOERROR) );
  1012c0:	e5903030 	ldr	r3, [r0, #48]
  1012c4:	e3130008 	tst	r3, #8	; 0x8
  1012c8:	0afffffc 	beq	1012c0 <AT91F_USB_SendStall+0xc>
	pUdp->UDP_CSR[0] &= ~(AT91C_UDP_FORCESTALL | AT91C_UDP_ISOERROR);
  1012cc:	e5903030 	ldr	r3, [r0, #48]
  1012d0:	e3c33028 	bic	r3, r3, #40	; 0x28
  1012d4:	e5803030 	str	r3, [r0, #48]
	while (pUdp->UDP_CSR[0] & (AT91C_UDP_FORCESTALL | AT91C_UDP_ISOERROR));
  1012d8:	e5903030 	ldr	r3, [r0, #48]
  1012dc:	e3130028 	tst	r3, #40	; 0x28
  1012e0:	1afffffc 	bne	1012d8 <AT91F_USB_SendStall+0x24>
}
  1012e4:	e12fff1e 	bx	lr

001012e8 <AT91F_UDP_IsConfigured>:
  1012e8:	e92d41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  1012ec:	e5905000 	ldr	r5, [r0]
  1012f0:	e595301c 	ldr	r3, [r5, #28]
  1012f4:	e24dd008 	sub	sp, sp, #8	; 0x8
  1012f8:	e58d3000 	str	r3, [sp]
  1012fc:	e59d3000 	ldr	r3, [sp]
  101300:	e3130a01 	tst	r3, #4096	; 0x1000
  101304:	e1a08000 	mov	r8, r0
  101308:	0a00000a 	beq	101338 <AT91F_UDP_IsConfigured+0x50>
  10130c:	e3a03a01 	mov	r3, #4096	; 0x1000
  101310:	e5853020 	str	r3, [r5, #32]
  101314:	e3e03000 	mvn	r3, #0	; 0x0
  101318:	e5853028 	str	r3, [r5, #40]
  10131c:	e2833001 	add	r3, r3, #1	; 0x1
  101320:	e5853028 	str	r3, [r5, #40]
  101324:	e2833c01 	add	r3, r3, #256	; 0x100
  101328:	e5853008 	str	r3, [r5, #8]
  10132c:	e2833c7f 	add	r3, r3, #32512	; 0x7f00
  101330:	e5853030 	str	r3, [r5, #48]
  101334:	ea0000e5 	b	1016d0 <AT91F_UDP_IsConfigured+0x3e8>
  101338:	e59d3000 	ldr	r3, [sp]
  10133c:	e3130001 	tst	r3, #1	; 0x1
  101340:	0a0000e2 	beq	1016d0 <AT91F_UDP_IsConfigured+0x3e8>
  101344:	e3a03001 	mov	r3, #1	; 0x1
  101348:	e5853020 	str	r3, [r5, #32]

//*----------------------------------------------------------------------------
//* \fn    AT91F_CDC_Enumerate
//* \brief This function is a callback invoked when a SETUP packet is received
//*----------------------------------------------------------------------------
static void AT91F_CDC_Enumerate(AT91PS_CDC pCdc)
{
	AT91PS_UDP pUDP = pCdc->pUdp;
	uchar bmRequestType, bRequest;
	ushort wValue, wIndex, wLength, wStatus;


	if ( !(pUDP->UDP_CSR[0] & AT91C_UDP_RXSETUP) )
  10134c:	e5953030 	ldr	r3, [r5, #48]
  101350:	e3130004 	tst	r3, #4	; 0x4
  101354:	0a0000dd 	beq	1016d0 <AT91F_UDP_IsConfigured+0x3e8>
		return;

	bmRequestType = pUDP->UDP_FDR[0];
  101358:	e5954050 	ldr	r4, [r5, #80]
	bRequest      = pUDP->UDP_FDR[0];
  10135c:	e5957050 	ldr	r7, [r5, #80]
	wValue        = (pUDP->UDP_FDR[0] & 0xFF);
  101360:	e5951050 	ldr	r1, [r5, #80]
	wValue       |= (pUDP->UDP_FDR[0] << 8);
  101364:	e595e050 	ldr	lr, [r5, #80]
	wIndex        = (pUDP->UDP_FDR[0] & 0xFF);
  101368:	e5952050 	ldr	r2, [r5, #80]
	wIndex       |= (pUDP->UDP_FDR[0] << 8);
  10136c:	e595c050 	ldr	ip, [r5, #80]
	wLength       = (pUDP->UDP_FDR[0] & 0xFF);
  101370:	e5953050 	ldr	r3, [r5, #80]
	wLength      |= (pUDP->UDP_FDR[0] << 8);
  101374:	e5950050 	ldr	r0, [r5, #80]
  101378:	e20110ff 	and	r1, r1, #255	; 0xff
  10137c:	e20220ff 	and	r2, r2, #255	; 0xff
  101380:	e20330ff 	and	r3, r3, #255	; 0xff
  101384:	e181140e 	orr	r1, r1, lr, lsl #8
  101388:	e182240c 	orr	r2, r2, ip, lsl #8
  10138c:	e1833400 	orr	r3, r3, r0, lsl #8
  101390:	e20440ff 	and	r4, r4, #255	; 0xff
  101394:	e1a01801 	mov	r1, r1, lsl #16
  101398:	e1a02802 	mov	r2, r2, lsl #16
  10139c:	e1a03803 	mov	r3, r3, lsl #16

	if (bmRequestType & 0x80) {
  1013a0:	e3140080 	tst	r4, #128	; 0x80
  1013a4:	e1a06821 	mov	r6, r1, lsr #16
  1013a8:	e1a02822 	mov	r2, r2, lsr #16
  1013ac:	e1a01823 	mov	r1, r3, lsr #16
  1013b0:	0a000005 	beq	1013cc <AT91F_UDP_IsConfigured+0xe4>
		pUDP->UDP_CSR[0] |= AT91C_UDP_DIR;
  1013b4:	e5953030 	ldr	r3, [r5, #48]
  1013b8:	e3833080 	orr	r3, r3, #128	; 0x80
  1013bc:	e5853030 	str	r3, [r5, #48]
		while ( !(pUDP->UDP_CSR[0] & AT91C_UDP_DIR) );
  1013c0:	e5953030 	ldr	r3, [r5, #48]
  1013c4:	e3130080 	tst	r3, #128	; 0x80
  1013c8:	0afffffc 	beq	1013c0 <AT91F_UDP_IsConfigured+0xd8>
	}
	pUDP->UDP_CSR[0] &= ~AT91C_UDP_RXSETUP;
  1013cc:	e5953030 	ldr	r3, [r5, #48]
  1013d0:	e3c33004 	bic	r3, r3, #4	; 0x4
  1013d4:	e5853030 	str	r3, [r5, #48]
	while ( (pUDP->UDP_CSR[0]  & AT91C_UDP_RXSETUP)  );
  1013d8:	e5953030 	ldr	r3, [r5, #48]
  1013dc:	e2130004 	ands	r0, r3, #4	; 0x4
  1013e0:	1afffffc 	bne	1013d8 <AT91F_UDP_IsConfigured+0xf0>

	// Handle supported standard device request Cf Table 9-3 in USB specification Rev 1.1
	switch ((bRequest << 8) | bmRequestType) {
  1013e4:	e20730ff 	and	r3, r7, #255	; 0xff
  1013e8:	e1844403 	orr	r4, r4, r3, lsl #8
  1013ec:	e59f32ec 	ldr	r3, [pc, #748]	; 1016e0 <.text+0x16e0>
  1013f0:	e1540003 	cmp	r4, r3
  1013f4:	0a0000a9 	beq	1016a0 <AT91F_UDP_IsConfigured+0x3b8>
  1013f8:	ca00000e 	bgt	101438 <AT91F_UDP_IsConfigured+0x150>
  1013fc:	e3540c01 	cmp	r4, #256	; 0x100
  101400:	0a0000a9 	beq	1016ac <AT91F_UDP_IsConfigured+0x3c4>
  101404:	ca000006 	bgt	101424 <AT91F_UDP_IsConfigured+0x13c>
  101408:	e3540081 	cmp	r4, #129	; 0x81
  10140c:	0a000050 	beq	101554 <AT91F_UDP_IsConfigured+0x26c>
  101410:	e3540082 	cmp	r4, #130	; 0x82
  101414:	0a000051 	beq	101560 <AT91F_UDP_IsConfigured+0x278>
  101418:	e3540080 	cmp	r4, #128	; 0x80
  10141c:	1a0000a2 	bne	1016ac <AT91F_UDP_IsConfigured+0x3c4>
  101420:	ea000048 	b	101548 <AT91F_UDP_IsConfigured+0x260>
  101424:	e59f32b8 	ldr	r3, [pc, #696]	; 1016e4 <.text+0x16e4>
  101428:	e1540003 	cmp	r4, r3
  10142c:	0a000077 	beq	101610 <AT91F_UDP_IsConfigured+0x328>
  101430:	ba00009a 	blt	1016a0 <AT91F_UDP_IsConfigured+0x3b8>
  101434:	ea00009c 	b	1016ac <AT91F_UDP_IsConfigured+0x3c4>
  101438:	e3540d22 	cmp	r4, #2176	; 0x880
  10143c:	0a00003d 	beq	101538 <AT91F_UDP_IsConfigured+0x250>
  101440:	ca000007 	bgt	101464 <AT91F_UDP_IsConfigured+0x17c>
  101444:	e3540c05 	cmp	r4, #1280	; 0x500
  101448:	0a000024 	beq	1014e0 <AT91F_UDP_IsConfigured+0x1f8>
  10144c:	e3540d1a 	cmp	r4, #1664	; 0x680
  101450:	0a000011 	beq	10149c <AT91F_UDP_IsConfigured+0x1b4>
  101454:	e59f328c 	ldr	r3, [pc, #652]	; 1016e8 <.text+0x16e8>
  101458:	e1540003 	cmp	r4, r3
  10145c:	1a000092 	bne	1016ac <AT91F_UDP_IsConfigured+0x3c4>
  101460:	ea00005d 	b	1015dc <AT91F_UDP_IsConfigured+0x2f4>
  101464:	e59f3280 	ldr	r3, [pc, #640]	; 1016ec <.text+0x16ec>
  101468:	e1540003 	cmp	r4, r3
  10146c:	0a00007d 	beq	101668 <AT91F_UDP_IsConfigured+0x380>
  101470:	ca000002 	bgt	101480 <AT91F_UDP_IsConfigured+0x198>
  101474:	e3540c09 	cmp	r4, #2304	; 0x900
  101478:	1a00008b 	bne	1016ac <AT91F_UDP_IsConfigured+0x3c4>
  10147c:	ea00001f 	b	101500 <AT91F_UDP_IsConfigured+0x218>
  101480:	e59f3268 	ldr	r3, [pc, #616]	; 1016f0 <.text+0x16f0>
  101484:	e1540003 	cmp	r4, r3
  101488:	0a00007d 	beq	101684 <AT91F_UDP_IsConfigured+0x39c>
  10148c:	e2833080 	add	r3, r3, #128	; 0x80
  101490:	e1540003 	cmp	r4, r3
  101494:	1a000084 	bne	1016ac <AT91F_UDP_IsConfigured+0x3c4>
  101498:	ea00007f 	b	10169c <AT91F_UDP_IsConfigured+0x3b4>
	case STD_GET_DESCRIPTOR:
		if (wValue == 0x100)       // Return Device Descriptor
  10149c:	e3560c01 	cmp	r6, #256	; 0x100
  1014a0:	1a000005 	bne	1014bc <AT91F_UDP_IsConfigured+0x1d4>
			AT91F_USB_SendData(pUDP, devDescriptor, MIN(sizeof(devDescriptor), wLength));
  1014a4:	e3510012 	cmp	r1, #18	; 0x12
  1014a8:	31a02001 	movcc	r2, r1
  1014ac:	23a02012 	movcs	r2, #18	; 0x12
  1014b0:	e59f123c 	ldr	r1, [pc, #572]	; 1016f4 <.text+0x16f4>
  1014b4:	e1a00005 	mov	r0, r5
  1014b8:	ea000006 	b	1014d8 <AT91F_UDP_IsConfigured+0x1f0>
		else if (wValue == 0x200)  // Return Configuration Descriptor
  1014bc:	e3560c02 	cmp	r6, #512	; 0x200
  1014c0:	1a000079 	bne	1016ac <AT91F_UDP_IsConfigured+0x3c4>
			AT91F_USB_SendData(pUDP, cfgDescriptor, MIN(sizeof(cfgDescriptor), wLength));
  1014c4:	e3510043 	cmp	r1, #67	; 0x43
  1014c8:	31a02001 	movcc	r2, r1
  1014cc:	23a02043 	movcs	r2, #67	; 0x43
  1014d0:	e59f1220 	ldr	r1, [pc, #544]	; 1016f8 <.text+0x16f8>
  1014d4:	e1a00005 	mov	r0, r5
  1014d8:	ebffff38 	bl	1011c0 <AT91F_USB_SendData>
  1014dc:	ea00007b 	b	1016d0 <AT91F_UDP_IsConfigured+0x3e8>
		else
			AT91F_USB_SendStall(pUDP);
		break;
	case STD_SET_ADDRESS:
		AT91F_USB_SendZlp(pUDP);
  1014e0:	e1a00005 	mov	r0, r5
  1014e4:	ebffff65 	bl	101280 <AT91F_USB_SendZlp>
		pUDP->UDP_FADDR = (AT91C_UDP_FEN | wValue);
  1014e8:	e2562000 	subs	r2, r6, #0	; 0x0
  1014ec:	13a02001 	movne	r2, #1	; 0x1
  1014f0:	e3863c01 	orr	r3, r6, #256	; 0x100
  1014f4:	e5853008 	str	r3, [r5, #8]
		pUDP->UDP_GLBSTATE  = (wValue) ? AT91C_UDP_FADDEN : 0;
  1014f8:	e5852004 	str	r2, [r5, #4]
  1014fc:	ea000073 	b	1016d0 <AT91F_UDP_IsConfigured+0x3e8>
		break;
	case STD_SET_CONFIGURATION:
		pCdc->currentConfiguration = wValue;
  101500:	e5c86004 	strb	r6, [r8, #4]
		AT91F_USB_SendZlp(pUDP);
  101504:	e1a00005 	mov	r0, r5
  101508:	ebffff5c 	bl	101280 <AT91F_USB_SendZlp>
		pUDP->UDP_GLBSTATE  = (wValue) ? AT91C_UDP_CONFG : AT91C_UDP_FADDEN;
  10150c:	e3560000 	cmp	r6, #0	; 0x0
  101510:	0a000068 	beq	1016b8 <AT91F_UDP_IsConfigured+0x3d0>
  101514:	e3a03002 	mov	r3, #2	; 0x2
  101518:	e5853004 	str	r3, [r5, #4]
		pUDP->UDP_CSR[1] = (wValue) ? (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_BULK_OUT) : 0;
  10151c:	e3a03c82 	mov	r3, #33280	; 0x8200
  101520:	e5853034 	str	r3, [r5, #52]
		pUDP->UDP_CSR[2] = (wValue) ? (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_BULK_IN)  : 0;
  101524:	e2833b01 	add	r3, r3, #1024	; 0x400
  101528:	e5853038 	str	r3, [r5, #56]
  10152c:	e3a02c87 	mov	r2, #34560	; 0x8700
		pUDP->UDP_CSR[3] = (wValue) ? (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_INT_IN)   : 0;
  101530:	e585203c 	str	r2, [r5, #60]
  101534:	ea000065 	b	1016d0 <AT91F_UDP_IsConfigured+0x3e8>
		break;
	case STD_GET_CONFIGURATION:
		AT91F_USB_SendData(pUDP, (char *) &(pCdc->currentConfiguration), sizeof(pCdc->currentConfiguration));
  101538:	e1a00005 	mov	r0, r5
  10153c:	e2881004 	add	r1, r8, #4	; 0x4
  101540:	e3a02001 	mov	r2, #1	; 0x1
  101544:	eaffffe3 	b	1014d8 <AT91F_UDP_IsConfigured+0x1f0>
		break;
	case STD_GET_STATUS_ZERO:
		wStatus = 0;
  101548:	e28d1008 	add	r1, sp, #8	; 0x8
  10154c:	e3a03000 	mov	r3, #0	; 0x0
  101550:	ea00000f 	b	101594 <AT91F_UDP_IsConfigured+0x2ac>
		AT91F_USB_SendData(pUDP, (char *) &wStatus, sizeof(wStatus));
		break;
	case STD_GET_STATUS_INTERFACE:
		wStatus = 0;
  101554:	e28d1008 	add	r1, sp, #8	; 0x8
  101558:	e16100b2 	strh	r0, [r1, #-2]!
  10155c:	ea00000d 	b	101598 <AT91F_UDP_IsConfigured+0x2b0>
		AT91F_USB_SendData(pUDP, (char *) &wStatus, sizeof(wStatus));
		break;
	case STD_GET_STATUS_ENDPOINT:
		wStatus = 0;
		wIndex &= 0x0F;
		if ((pUDP->UDP_GLBSTATE & AT91C_UDP_CONFG) && (wIndex <= 3)) {
  101560:	e5953004 	ldr	r3, [r5, #4]
  101564:	e3130002 	tst	r3, #2	; 0x2
  101568:	e1cd00b6 	strh	r0, [sp, #6]
  10156c:	e202200f 	and	r2, r2, #15	; 0xf
  101570:	0a00000b 	beq	1015a4 <AT91F_UDP_IsConfigured+0x2bc>
  101574:	e3520003 	cmp	r2, #3	; 0x3
  101578:	8a000009 	bhi	1015a4 <AT91F_UDP_IsConfigured+0x2bc>
			wStatus = (pUDP->UDP_CSR[wIndex] & AT91C_UDP_EPEDS) ? 0 : 1;
  10157c:	e0853102 	add	r3, r5, r2, lsl #2
  101580:	e5933030 	ldr	r3, [r3, #48]
  101584:	e1a037a3 	mov	r3, r3, lsr #15
  101588:	e2233001 	eor	r3, r3, #1	; 0x1
  10158c:	e2033001 	and	r3, r3, #1	; 0x1
  101590:	e28d1008 	add	r1, sp, #8	; 0x8
  101594:	e16130b2 	strh	r3, [r1, #-2]!
			AT91F_USB_SendData(pUDP, (char *) &wStatus, sizeof(wStatus));
  101598:	e1a00005 	mov	r0, r5
  10159c:	e3a02002 	mov	r2, #2	; 0x2
  1015a0:	eaffffcc 	b	1014d8 <AT91F_UDP_IsConfigured+0x1f0>
		}
		else if ((pUDP->UDP_GLBSTATE & AT91C_UDP_FADDEN) && (wIndex == 0)) {
  1015a4:	e5953004 	ldr	r3, [r5, #4]
  1015a8:	e3130001 	tst	r3, #1	; 0x1
  1015ac:	0a00003e 	beq	1016ac <AT91F_UDP_IsConfigured+0x3c4>
  1015b0:	e3520000 	cmp	r2, #0	; 0x0
  1015b4:	1a00003c 	bne	1016ac <AT91F_UDP_IsConfigured+0x3c4>
			wStatus = (pUDP->UDP_CSR[wIndex] & AT91C_UDP_EPEDS) ? 0 : 1;
  1015b8:	e5953030 	ldr	r3, [r5, #48]
  1015bc:	e1a037a3 	mov	r3, r3, lsr #15
  1015c0:	e2233001 	eor	r3, r3, #1	; 0x1
  1015c4:	e2033001 	and	r3, r3, #1	; 0x1
  1015c8:	e28d1008 	add	r1, sp, #8	; 0x8
  1015cc:	e16130b2 	strh	r3, [r1, #-2]!
			AT91F_USB_SendData(pUDP, (char *) &wStatus, sizeof(wStatus));
  1015d0:	e1a00005 	mov	r0, r5
  1015d4:	e2822002 	add	r2, r2, #2	; 0x2
  1015d8:	eaffffbe 	b	1014d8 <AT91F_UDP_IsConfigured+0x1f0>
		}
		else
			AT91F_USB_SendStall(pUDP);
		break;
	case STD_SET_FEATURE_ZERO:
		AT91F_USB_SendStall(pUDP);
	    break;
	case STD_SET_FEATURE_INTERFACE:
		AT91F_USB_SendZlp(pUDP);
		break;
	case STD_SET_FEATURE_ENDPOINT:
		wIndex &= 0x0F;
		if ((wValue == 0) && wIndex && (wIndex <= 3)) {
  1015dc:	e212300f 	ands	r3, r2, #15	; 0xf
  1015e0:	13a03001 	movne	r3, #1	; 0x1
  1015e4:	e3560000 	cmp	r6, #0	; 0x0
  1015e8:	13a03000 	movne	r3, #0	; 0x0
  1015ec:	02033001 	andeq	r3, r3, #1	; 0x1
  1015f0:	e3530000 	cmp	r3, #0	; 0x0
  1015f4:	e202200f 	and	r2, r2, #15	; 0xf
  1015f8:	0a00002b 	beq	1016ac <AT91F_UDP_IsConfigured+0x3c4>
  1015fc:	e3520003 	cmp	r2, #3	; 0x3
			pUDP->UDP_CSR[wIndex] = 0;
  101600:	90853102 	addls	r3, r5, r2, lsl #2
  101604:	95830030 	strls	r0, [r3, #48]
  101608:	9a000024 	bls	1016a0 <AT91F_UDP_IsConfigured+0x3b8>
  10160c:	ea000026 	b	1016ac <AT91F_UDP_IsConfigured+0x3c4>
			AT91F_USB_SendZlp(pUDP);
		}
		else
			AT91F_USB_SendStall(pUDP);
		break;
	case STD_CLEAR_FEATURE_ZERO:
		AT91F_USB_SendStall(pUDP);
	    break;
	case STD_CLEAR_FEATURE_INTERFACE:
		AT91F_USB_SendZlp(pUDP);
		break;
	case STD_CLEAR_FEATURE_ENDPOINT:
		wIndex &= 0x0F;
		if ((wValue == 0) && wIndex && (wIndex <= 3)) {
  101610:	e212300f 	ands	r3, r2, #15	; 0xf
  101614:	13a03001 	movne	r3, #1	; 0x1
  101618:	e3560000 	cmp	r6, #0	; 0x0
  10161c:	13a03000 	movne	r3, #0	; 0x0
  101620:	02033001 	andeq	r3, r3, #1	; 0x1
  101624:	e3530000 	cmp	r3, #0	; 0x0
  101628:	e202200f 	and	r2, r2, #15	; 0xf
  10162c:	0a00001e 	beq	1016ac <AT91F_UDP_IsConfigured+0x3c4>
  101630:	e3520003 	cmp	r2, #3	; 0x3
  101634:	8a00001c 	bhi	1016ac <AT91F_UDP_IsConfigured+0x3c4>
			if (wIndex == 1)
  101638:	e3520001 	cmp	r2, #1	; 0x1
				pUDP->UDP_CSR[1] = (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_BULK_OUT);
  10163c:	03a03c82 	moveq	r3, #33280	; 0x8200
  101640:	05853034 	streq	r3, [r5, #52]
  101644:	0a000015 	beq	1016a0 <AT91F_UDP_IsConfigured+0x3b8>
			else if (wIndex == 2)
  101648:	e3520002 	cmp	r2, #2	; 0x2
				pUDP->UDP_CSR[2] = (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_BULK_IN);
  10164c:	03a03c86 	moveq	r3, #34304	; 0x8600
  101650:	05853038 	streq	r3, [r5, #56]
  101654:	0a000011 	beq	1016a0 <AT91F_UDP_IsConfigured+0x3b8>
			else if (wIndex == 3)
  101658:	e3520003 	cmp	r2, #3	; 0x3
				pUDP->UDP_CSR[3] = (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_ISO_IN);
  10165c:	03a03c85 	moveq	r3, #34048	; 0x8500
  101660:	0585303c 	streq	r3, [r5, #60]
  101664:	ea00000d 	b	1016a0 <AT91F_UDP_IsConfigured+0x3b8>
			AT91F_USB_SendZlp(pUDP);
		}
		else
			AT91F_USB_SendStall(pUDP);
		break;

	// handle CDC class requests
	case SET_LINE_CODING:
		while ( !(pUDP->UDP_CSR[0] & AT91C_UDP_RX_DATA_BK0) );
  101668:	e5953030 	ldr	r3, [r5, #48]
  10166c:	e3130002 	tst	r3, #2	; 0x2
  101670:	0afffffc 	beq	101668 <AT91F_UDP_IsConfigured+0x380>
		pUDP->UDP_CSR[0] &= ~(AT91C_UDP_RX_DATA_BK0);
  101674:	e5953030 	ldr	r3, [r5, #48]
  101678:	e3c33002 	bic	r3, r3, #2	; 0x2
  10167c:	e5853030 	str	r3, [r5, #48]
  101680:	ea000006 	b	1016a0 <AT91F_UDP_IsConfigured+0x3b8>
		AT91F_USB_SendZlp(pUDP);
		break;
	case GET_LINE_CODING:
		AT91F_USB_SendData(pUDP, (char *) &line, MIN(sizeof(line), wLength));
  101684:	e3510008 	cmp	r1, #8	; 0x8
  101688:	31a02001 	movcc	r2, r1
  10168c:	23a02008 	movcs	r2, #8	; 0x8
  101690:	e59f1064 	ldr	r1, [pc, #100]	; 1016fc <.text+0x16fc>
  101694:	e1a00005 	mov	r0, r5
  101698:	eaffff8e 	b	1014d8 <AT91F_UDP_IsConfigured+0x1f0>
		break;
	case SET_CONTROL_LINE_STATE:
		pCdc->currentConnection = wValue;
  10169c:	e5c86005 	strb	r6, [r8, #5]
		AT91F_USB_SendZlp(pUDP);
  1016a0:	e1a00005 	mov	r0, r5
  1016a4:	ebfffef5 	bl	101280 <AT91F_USB_SendZlp>
  1016a8:	ea000008 	b	1016d0 <AT91F_UDP_IsConfigured+0x3e8>
		break;
	default:
		AT91F_USB_SendStall(pUDP);
  1016ac:	e1a00005 	mov	r0, r5
  1016b0:	ebfffeff 	bl	1012b4 <AT91F_USB_SendStall>
  1016b4:	ea000005 	b	1016d0 <AT91F_UDP_IsConfigured+0x3e8>
  1016b8:	e3a03001 	mov	r3, #1	; 0x1
  1016bc:	e1a02006 	mov	r2, r6
  1016c0:	e5853004 	str	r3, [r5, #4]
  1016c4:	e5856034 	str	r6, [r5, #52]
  1016c8:	e5856038 	str	r6, [r5, #56]
  1016cc:	eaffff97 	b	101530 <AT91F_UDP_IsConfigured+0x248>
  1016d0:	e5d80004 	ldrb	r0, [r8, #4]
  1016d4:	e28dd008 	add	sp, sp, #8	; 0x8
  1016d8:	e8bd41f0 	ldmia	sp!, {r4, r5, r6, r7, r8, lr}
  1016dc:	e12fff1e 	bx	lr
  1016e0:	00000301 	andeq	r0, r0, r1, lsl #6
  1016e4:	00000102 	andeq	r0, r0, r2, lsl #2
  1016e8:	00000302 	andeq	r0, r0, r2, lsl #6
  1016ec:	00002021 	andeq	r2, r0, r1, lsr #32
  1016f0:	000021a1 	andeq	r2, r0, r1, lsr #3
  1016f4:	0010809c 	muleqs	r0, ip, r0
  1016f8:	001080ae 	andeqs	r8, r0, lr, lsr #1
  1016fc:	00200000 	eoreq	r0, r0, r0

00101700 <AT91F_UDP_Write>:
  101700:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
  101704:	e1a07000 	mov	r7, r0
  101708:	e5974000 	ldr	r4, [r7]
  10170c:	e3520040 	cmp	r2, #64	; 0x40
  101710:	31a00002 	movcc	r0, r2
  101714:	23a00040 	movcs	r0, #64	; 0x40
  101718:	e1a06001 	mov	r6, r1
  10171c:	e1a01000 	mov	r1, r0
  101720:	ea000001 	b	10172c <AT91F_UDP_Write+0x2c>
  101724:	e4d63001 	ldrb	r3, [r6], #1
  101728:	e5843058 	str	r3, [r4, #88]
  10172c:	e2511001 	subs	r1, r1, #1	; 0x1
  101730:	2afffffb 	bcs	101724 <AT91F_UDP_Write+0x24>
  101734:	e5943038 	ldr	r3, [r4, #56]
  101738:	e0605002 	rsb	r5, r0, r2
  10173c:	ea000017 	b	1017a0 <AT91F_UDP_Write+0xa0>
  101740:	e3550040 	cmp	r5, #64	; 0x40
  101744:	31a02005 	movcc	r2, r5
  101748:	23a02040 	movcs	r2, #64	; 0x40
  10174c:	e0625005 	rsb	r5, r2, r5
  101750:	ea000001 	b	10175c <AT91F_UDP_Write+0x5c>
  101754:	e4d63001 	ldrb	r3, [r6], #1
  101758:	e5843058 	str	r3, [r4, #88]
  10175c:	e2522001 	subs	r2, r2, #1	; 0x1
  101760:	2afffffb 	bcs	101754 <AT91F_UDP_Write+0x54>
  101764:	ea000002 	b	101774 <AT91F_UDP_Write+0x74>
  101768:	ebfffede 	bl	1012e8 <AT91F_UDP_IsConfigured>
  10176c:	e3500000 	cmp	r0, #0	; 0x0
  101770:	0a00001c 	beq	1017e8 <AT91F_UDP_Write+0xe8>
  101774:	e5943038 	ldr	r3, [r4, #56]
  101778:	e3130001 	tst	r3, #1	; 0x1
  10177c:	e1a00007 	mov	r0, r7
  101780:	0afffff8 	beq	101768 <AT91F_UDP_Write+0x68>
  101784:	e5943038 	ldr	r3, [r4, #56]
  101788:	e3c33001 	bic	r3, r3, #1	; 0x1
  10178c:	e5843038 	str	r3, [r4, #56]
  101790:	e5943038 	ldr	r3, [r4, #56]
  101794:	e3130001 	tst	r3, #1	; 0x1
  101798:	1afffffc 	bne	101790 <AT91F_UDP_Write+0x90>
  10179c:	e5943038 	ldr	r3, [r4, #56]
  1017a0:	e3833010 	orr	r3, r3, #16	; 0x10
  1017a4:	e3550000 	cmp	r5, #0	; 0x0
  1017a8:	e5843038 	str	r3, [r4, #56]
  1017ac:	1affffe3 	bne	101740 <AT91F_UDP_Write+0x40>
  1017b0:	ea000002 	b	1017c0 <AT91F_UDP_Write+0xc0>
  1017b4:	ebfffecb 	bl	1012e8 <AT91F_UDP_IsConfigured>
  1017b8:	e3500000 	cmp	r0, #0	; 0x0
  1017bc:	0a000009 	beq	1017e8 <AT91F_UDP_Write+0xe8>
  1017c0:	e5943038 	ldr	r3, [r4, #56]
  1017c4:	e3130001 	tst	r3, #1	; 0x1
  1017c8:	e1a00007 	mov	r0, r7
  1017cc:	0afffff8 	beq	1017b4 <AT91F_UDP_Write+0xb4>
  1017d0:	e5943038 	ldr	r3, [r4, #56]
  1017d4:	e3c33001 	bic	r3, r3, #1	; 0x1
  1017d8:	e5843038 	str	r3, [r4, #56]
  1017dc:	e5943038 	ldr	r3, [r4, #56]
  1017e0:	e3130001 	tst	r3, #1	; 0x1
  1017e4:	1afffffc 	bne	1017dc <AT91F_UDP_Write+0xdc>
  1017e8:	e1a00005 	mov	r0, r5
  1017ec:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
  1017f0:	e12fff1e 	bx	lr

001017f4 <AT91F_UDP_Read>:
  1017f4:	e92d45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
  1017f8:	e5905000 	ldr	r5, [r0]
  1017fc:	e5906008 	ldr	r6, [r0, #8]
  101800:	e1a07000 	mov	r7, r0
  101804:	e1a0a001 	mov	sl, r1
  101808:	e1a04002 	mov	r4, r2
  10180c:	e3a08000 	mov	r8, #0	; 0x0
  101810:	ea00001d 	b	10188c <AT91F_UDP_Read+0x98>
  101814:	e1a00007 	mov	r0, r7
  101818:	ebfffeb2 	bl	1012e8 <AT91F_UDP_IsConfigured>
  10181c:	e3500000 	cmp	r0, #0	; 0x0
  101820:	0a00001b 	beq	101894 <AT91F_UDP_Read+0xa0>
  101824:	e5953034 	ldr	r3, [r5, #52]
  101828:	e1130006 	tst	r3, r6
  10182c:	0a000018 	beq	101894 <AT91F_UDP_Read+0xa0>
  101830:	e5953034 	ldr	r3, [r5, #52]
  101834:	e1540823 	cmp	r4, r3, lsr #16
  101838:	85953034 	ldrhi	r3, [r5, #52]
  10183c:	91a01004 	movls	r1, r4
  101840:	81a01823 	movhi	r1, r3, lsr #16
  101844:	e351003f 	cmp	r1, #63	; 0x3f
  101848:	93a04000 	movls	r4, #0	; 0x0
  10184c:	80614004 	rsbhi	r4, r1, r4
  101850:	e08a2008 	add	r2, sl, r8
  101854:	ea000002 	b	101864 <AT91F_UDP_Read+0x70>
  101858:	e5953054 	ldr	r3, [r5, #84]
  10185c:	e5423001 	strb	r3, [r2, #-1]
  101860:	e2888001 	add	r8, r8, #1	; 0x1
  101864:	e2411001 	sub	r1, r1, #1	; 0x1
  101868:	e3710001 	cmn	r1, #1	; 0x1
  10186c:	e2822001 	add	r2, r2, #1	; 0x1
  101870:	1afffff8 	bne	101858 <AT91F_UDP_Read+0x64>
  101874:	e5953034 	ldr	r3, [r5, #52]
  101878:	e1c33006 	bic	r3, r3, r6
  10187c:	e3560002 	cmp	r6, #2	; 0x2
  101880:	e5853034 	str	r3, [r5, #52]
  101884:	13a06002 	movne	r6, #2	; 0x2
  101888:	03a06040 	moveq	r6, #64	; 0x40
  10188c:	e3540000 	cmp	r4, #0	; 0x0
  101890:	1affffdf 	bne	101814 <AT91F_UDP_Read+0x20>
  101894:	e1a00008 	mov	r0, r8
  101898:	e5876008 	str	r6, [r7, #8]
  10189c:	e8bd45f0 	ldmia	sp!, {r4, r5, r6, r7, r8, sl, lr}
  1018a0:	e12fff1e 	bx	lr

001018a4 <InitADC>:

void InitADC(void)
{
    // enable clock frequency for ADC
    a_pPMC->PMC_PCER = 1 << AT91C_ID_ADC;
  1018a4:	e59f3054 	ldr	r3, [pc, #84]	; 101900 <.text+0x1900>
  1018a8:	e5930000 	ldr	r0, [r3]

    // reset ADC
    a_pADC->ADC_CR = 0x1;
  1018ac:	e59f3050 	ldr	r3, [pc, #80]	; 101904 <.text+0x1904>
  1018b0:	e5932000 	ldr	r2, [r3]
  1018b4:	e3a0c010 	mov	ip, #16	; 0x10
  1018b8:	e3a01001 	mov	r1, #1	; 0x1
    a_pADC->ADC_CR = 0x0;
  1018bc:	e3a03000 	mov	r3, #0	; 0x0
  1018c0:	e580c010 	str	ip, [r0, #16]
  1018c4:	e5821000 	str	r1, [r2]
  1018c8:	e5823000 	str	r3, [r2]

    // max for startup time  hold time
    a_pADC->ADC_MR = 0x0F1F0F00;
  1018cc:	e59f3034 	ldr	r3, [pc, #52]	; 101908 <.text+0x1908>
  1018d0:	e5823004 	str	r3, [r2, #4]

    // enable all needed channels
    a_pADC->ADC_CHER = AT91C_ADC_CH0;
    a_pADC->ADC_CHER = AT91C_ADC_CH1;
  1018d4:	e3a03002 	mov	r3, #2	; 0x2
  1018d8:	e5821010 	str	r1, [r2, #16]
  1018dc:	e5823010 	str	r3, [r2, #16]
    a_pADC->ADC_CHER = AT91C_ADC_CH2;
  1018e0:	e0833003 	add	r3, r3, r3
  1018e4:	e5823010 	str	r3, [r2, #16]
    a_pADC->ADC_CHER = AT91C_ADC_CH4;
    a_pADC->ADC_CHER = AT91C_ADC_CH5;
  1018e8:	e283301c 	add	r3, r3, #28	; 0x1c
  1018ec:	e582c010 	str	ip, [r2, #16]
  1018f0:	e5823010 	str	r3, [r2, #16]
    a_pADC->ADC_CHER = AT91C_ADC_CH6;
  1018f4:	e2833020 	add	r3, r3, #32	; 0x20
  1018f8:	e5823010 	str	r3, [r2, #16]
}
  1018fc:	e12fff1e 	bx	lr
  101900:	0020000c 	eoreq	r0, r0, ip
  101904:	00200008 	eoreq	r0, r0, r8
  101908:	0f1f0f00 	swieq	0x001f0f00

0010190c <getValueChannel0>:

unsigned int getValueChannel0()
{
  a_pADC->ADC_CR = 0x2; // set Start Bit
  10190c:	e59f301c 	ldr	r3, [pc, #28]	; 101930 <.text+0x1930>
  101910:	e5932000 	ldr	r2, [r3]
  101914:	e3a03002 	mov	r3, #2	; 0x2
  101918:	e5823000 	str	r3, [r2]
  while(!(a_pADC->ADC_SR & ADC_CHN_0)); //wait until conversion complete
  10191c:	e592301c 	ldr	r3, [r2, #28]
  101920:	e3130001 	tst	r3, #1	; 0x1
  101924:	0afffffc 	beq	10191c <getValueChannel0+0x10>
  return a_pADC->ADC_CDR0;
  101928:	e5920030 	ldr	r0, [r2, #48]
}
  10192c:	e12fff1e 	bx	lr
  101930:	00200008 	eoreq	r0, r0, r8

00101934 <getValueChannel1>:

unsigned int getValueChannel1()
{
  a_pADC->ADC_CR = 0x2; // set Start Bit
  101934:	e59f301c 	ldr	r3, [pc, #28]	; 101958 <.text+0x1958>
  101938:	e5932000 	ldr	r2, [r3]
  10193c:	e3a03002 	mov	r3, #2	; 0x2
  101940:	e5823000 	str	r3, [r2]
  while(!(a_pADC->ADC_SR & ADC_CHN_1)); //wait until conversion complete
  101944:	e592301c 	ldr	r3, [r2, #28]
  101948:	e3130002 	tst	r3, #2	; 0x2
  10194c:	0afffffc 	beq	101944 <getValueChannel1+0x10>
  return a_pADC->ADC_CDR1;
  101950:	e5920034 	ldr	r0, [r2, #52]
}
  101954:	e12fff1e 	bx	lr
  101958:	00200008 	eoreq	r0, r0, r8

0010195c <getValueChannel2>:

unsigned int getValueChannel2()
{
  a_pADC->ADC_CR = 0x2; // set Start Bit
  10195c:	e59f301c 	ldr	r3, [pc, #28]	; 101980 <.text+0x1980>
  101960:	e5932000 	ldr	r2, [r3]
  101964:	e3a03002 	mov	r3, #2	; 0x2
  101968:	e5823000 	str	r3, [r2]
  while(!(a_pADC->ADC_SR & ADC_CHN_2)); //wait until conversion complete
  10196c:	e592301c 	ldr	r3, [r2, #28]
  101970:	e3130004 	tst	r3, #4	; 0x4
  101974:	0afffffc 	beq	10196c <getValueChannel2+0x10>
  return a_pADC->ADC_CDR2;
  101978:	e5920038 	ldr	r0, [r2, #56]
}
  10197c:	e12fff1e 	bx	lr
  101980:	00200008 	eoreq	r0, r0, r8

00101984 <getValueChannel4>:

unsigned int getValueChannel4()
{
  a_pADC->ADC_CR = 0x2; // set Start Bit
  101984:	e59f301c 	ldr	r3, [pc, #28]	; 1019a8 <.text+0x19a8>
  101988:	e5932000 	ldr	r2, [r3]
  10198c:	e3a03002 	mov	r3, #2	; 0x2
  101990:	e5823000 	str	r3, [r2]
  while(!(a_pADC->ADC_SR & ADC_CHN_4)); //wait until conversion complete
  101994:	e592301c 	ldr	r3, [r2, #28]
  101998:	e3130010 	tst	r3, #16	; 0x10
  10199c:	0afffffc 	beq	101994 <getValueChannel4+0x10>
  return a_pADC->ADC_CDR4;
  1019a0:	e5920040 	ldr	r0, [r2, #64]
}
  1019a4:	e12fff1e 	bx	lr
  1019a8:	00200008 	eoreq	r0, r0, r8

001019ac <getValueChannel5>:

unsigned int getValueChannel5()
{
  a_pADC->ADC_CR = 0x2; // set Start Bit
  1019ac:	e59f301c 	ldr	r3, [pc, #28]	; 1019d0 <.text+0x19d0>
  1019b0:	e5932000 	ldr	r2, [r3]
  1019b4:	e3a03002 	mov	r3, #2	; 0x2
  1019b8:	e5823000 	str	r3, [r2]
  while(!(a_pADC->ADC_SR & ADC_CHN_5)); //wait until conversion complete
  1019bc:	e592301c 	ldr	r3, [r2, #28]
  1019c0:	e3130020 	tst	r3, #32	; 0x20
  1019c4:	0afffffc 	beq	1019bc <getValueChannel5+0x10>
  return a_pADC->ADC_CDR5;
  1019c8:	e5920044 	ldr	r0, [r2, #68]
}
  1019cc:	e12fff1e 	bx	lr
  1019d0:	00200008 	eoreq	r0, r0, r8

001019d4 <getValueChannel6>:

unsigned int getValueChannel6()
{
  a_pADC->ADC_CR = 0x2; // set Start Bit
  1019d4:	e59f301c 	ldr	r3, [pc, #28]	; 1019f8 <.text+0x19f8>
  1019d8:	e5932000 	ldr	r2, [r3]
  1019dc:	e3a03002 	mov	r3, #2	; 0x2
  1019e0:	e5823000 	str	r3, [r2]
  while(!(a_pADC->ADC_SR & ADC_CHN_6)); //wait until conversion complete
  1019e4:	e592301c 	ldr	r3, [r2, #28]
  1019e8:	e3130040 	tst	r3, #64	; 0x40
  1019ec:	0afffffc 	beq	1019e4 <getValueChannel6+0x10>
  return a_pADC->ADC_CDR6;
  1019f0:	e5920048 	ldr	r0, [r2, #72]
}
  1019f4:	e12fff1e 	bx	lr
  1019f8:	00200008 	eoreq	r0, r0, r8

001019fc <pwmFreqSet>:
    uint32_t presc_total;
    uint8_t cpre = 0;
    uint16_t cprd;

    if (freq > MCK)
  1019fc:	e59f30a8 	ldr	r3, [pc, #168]	; 101aac <.text+0x1aac>
  101a00:	e1510003 	cmp	r1, r3
  101a04:	e92d4030 	stmdb	sp!, {r4, r5, lr}
  101a08:	e1a05000 	mov	r5, r0
  101a0c:	83e00000 	mvnhi	r0, #0	; 0x0
  101a10:	8a000023 	bhi	101aa4 <pwmFreqSet+0xa8>
  101a14:	ea000001 	b	101a20 <pwmFreqSet+0x24>
  101a18:	e1a04002 	mov	r4, r2
  101a1c:	ea000012 	b	101a6c <pwmFreqSet+0x70>
        return -1;
    overall_div = MCK / freq;
  101a20:	e1a00003 	mov	r0, r3
  101a24:	eb001999 	bl	108090 <____udivsi3_from_arm>

    if (overall_div > 0x7fff)
  101a28:	e3500902 	cmp	r0, #32768	; 0x8000
    {
        // divisor is larger than half the maximum CPRD register, we
        // have to configure prescalers
        presc_total = overall_div >> 15;
        // find highest 2^n fitting in prescaler (highest bit set)
        cpre = fhs(presc_total);
        if (cpre > 0)
        {
            // subtract one, because of fhs semantics //
            cpre--;
        }
        cprd = overall_div / (1 << cpre);
    }
    else
        cprd = overall_div;
  101a2c:	31a03800 	movcc	r3, r0, lsl #16
  101a30:	31a00823 	movcc	r0, r3, lsr #16
  101a34:	33a04000 	movcc	r4, #0	; 0x0
  101a38:	3a000010 	bcc	101a80 <pwmFreqSet+0x84>
  101a3c:	e1a0c7a0 	mov	ip, r0, lsr #15
  101a40:	e3a01020 	mov	r1, #32	; 0x20
  101a44:	e2412001 	sub	r2, r1, #1	; 0x1
  101a48:	e3a03001 	mov	r3, #1	; 0x1
  101a4c:	e01c3213 	ands	r3, ip, r3, lsl r2
  101a50:	1a000002 	bne	101a60 <pwmFreqSet+0x64>
  101a54:	e2521000 	subs	r1, r2, #0	; 0x0
  101a58:	0affffee 	beq	101a18 <pwmFreqSet+0x1c>
  101a5c:	eafffff8 	b	101a44 <pwmFreqSet+0x48>
  101a60:	e21140ff 	ands	r4, r1, #255	; 0xff
  101a64:	12443001 	subne	r3, r4, #1	; 0x1
  101a68:	120340ff 	andne	r4, r3, #255	; 0xff
  101a6c:	e3a01001 	mov	r1, #1	; 0x1
  101a70:	e1a01411 	mov	r1, r1, lsl r4
  101a74:	eb001985 	bl	108090 <____udivsi3_from_arm>
  101a78:	e1a00800 	mov	r0, r0, lsl #16
  101a7c:	e1a00820 	mov	r0, r0, lsr #16
        unsigned int mode, // \arg  PWM mode
        unsigned int period, // \arg PWM period
        unsigned int duty) // \arg PWM duty cycle
{
	pPWM->PWMC_CH[channelId].PWMC_CMR = mode;
  101a80:	e59f2028 	ldr	r2, [pc, #40]	; 101ab0 <.text+0x1ab0>
  101a84:	e1a03285 	mov	r3, r5, lsl #5
  101a88:	e0832002 	add	r2, r3, r2

    AT91F_PWMC_CfgChannel(AT91C_BASE_PWMC, channel, cpre|AT91C_PWMC_CPOL, cprd, 2);
  101a8c:	e3843c02 	orr	r3, r4, #512	; 0x200
        unsigned int mode, // \arg  PWM mode
        unsigned int period, // \arg PWM period
        unsigned int duty) // \arg PWM duty cycle
{
	pPWM->PWMC_CH[channelId].PWMC_CMR = mode;
  101a90:	e5823101 	str	r3, [r2, #257]
	pPWM->PWMC_CH[channelId].PWMC_CDTYR = duty;
  101a94:	e3a03002 	mov	r3, #2	; 0x2
  101a98:	e5823105 	str	r3, [r2, #261]
	pPWM->PWMC_CH[channelId].PWMC_CPRDR = period;
  101a9c:	e5820109 	str	r0, [r2, #265]
  101aa0:	e3a00000 	mov	r0, #0	; 0x0

    return 0;
}
  101aa4:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
  101aa8:	e12fff1e 	bx	lr
  101aac:	02dd4249 	sbceqs	r4, sp, #-1879048188	; 0x90000004
  101ab0:	fffcc0ff 	swinv	0x00fcc0ff

00101ab4 <pwmDutySet_u8>:

void pwmDutySetPercent(int channel, uint16_t duty)
{
    uint32_t tmp = pwm->PWMC_CH[channel].PWMC_CPRDR & 0xffff;

    tmp = tmp << 16;    /* extend value by 2^16 */
    tmp = tmp / 100;    /* tmp = 1 % of extended cprd */
    tmp = duty * tmp;   /* tmp = 'duty' % of extended cprd */
    tmp = tmp >> 16;    /* un-extend tmp (divide by 2^16) */

    AT91F_PWMC_UpdateChannel(AT91C_BASE_PWMC, channel, tmp);
}

void pwmDutySet_u8(int channel, uint16_t duty)
{
    //while (pwm->PWMC_CH[channel].PWMC_CCNTR<3);
    //if (duty<2) duty = 2;
    uint32_t tmp = pwm->PWMC_CH[channel].PWMC_CPRDR & 0xffff;
  101ab4:	e59f2028 	ldr	r2, [pc, #40]	; 101ae4 <.text+0x1ae4>
  101ab8:	e1a00280 	mov	r0, r0, lsl #5
  101abc:	e0802002 	add	r2, r0, r2
  101ac0:	e5923109 	ldr	r3, [r2, #265]
  101ac4:	e1a01801 	mov	r1, r1, lsl #16

    tmp = tmp << 16;    /* extend value by 2^16 */
  101ac8:	e1a03803 	mov	r3, r3, lsl #16
  101acc:	e1a01821 	mov	r1, r1, lsr #16
    tmp = tmp / 256;    /* tmp = 1 % of extended cprd */
  101ad0:	e1a03423 	mov	r3, r3, lsr #8
    tmp = duty * tmp;   /* tmp = 'duty' % of extended cprd */
  101ad4:	e0030391 	mul	r3, r1, r3
    tmp = tmp >> 16;    /* un-extend tmp (divide by 2^16) */
  101ad8:	e1a03823 	mov	r3, r3, lsr #16
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int channelId, // \arg PWM channel ID
        unsigned int update) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_CH[channelId].PWMC_CUPDR = update;
  101adc:	e5823111 	str	r3, [r2, #273]
    AT91F_PWMC_UpdateChannel(AT91C_BASE_PWMC, channel, tmp);
}
  101ae0:	e12fff1e 	bx	lr
  101ae4:	fffcc0ff 	swinv	0x00fcc0ff

00101ae8 <pwmDutySetPercent>:
  101ae8:	e92d4030 	stmdb	sp!, {r4, r5, lr}
  101aec:	e59f5030 	ldr	r5, [pc, #48]	; 101b24 <.text+0x1b24>
  101af0:	e1a00280 	mov	r0, r0, lsl #5
  101af4:	e0805005 	add	r5, r0, r5
  101af8:	e5950109 	ldr	r0, [r5, #265]
  101afc:	e1a04801 	mov	r4, r1, lsl #16
  101b00:	e1a00800 	mov	r0, r0, lsl #16
  101b04:	e3a01064 	mov	r1, #100	; 0x64
  101b08:	eb001960 	bl	108090 <____udivsi3_from_arm>
  101b0c:	e1a04824 	mov	r4, r4, lsr #16
  101b10:	e0030490 	mul	r3, r0, r4
  101b14:	e1a03823 	mov	r3, r3, lsr #16
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int channelId, // \arg PWM channel ID
        unsigned int update) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_CH[channelId].PWMC_CUPDR = update;
  101b18:	e5853111 	str	r3, [r5, #273]
  101b1c:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
  101b20:	e12fff1e 	bx	lr
  101b24:	fffcc0ff 	swinv	0x00fcc0ff

00101b28 <AIC_ConfigureIT>:
    unsigned int mode,
    void (*handler)(void))
{
    // Disable the interrupt first
    AT91C_BASE_AIC->AIC_IDCR = 1 << source;
  101b28:	e3a03001 	mov	r3, #1	; 0x1
  101b2c:	e1a03013 	mov	r3, r3, lsl r0
  101b30:	e52de004 	str	lr, [sp, #-4]!

    // Configure mode and handler
    AT91C_BASE_AIC->AIC_SMR[source] = mode;
  101b34:	e1a00100 	mov	r0, r0, lsl #2
  101b38:	e3e0ec0f 	mvn	lr, #3840	; 0xf00
  101b3c:	e240ca01 	sub	ip, r0, #4096	; 0x1000
  101b40:	e58e3025 	str	r3, [lr, #37]
  101b44:	e58c1000 	str	r1, [ip]
    AT91C_BASE_AIC->AIC_SVR[source] = (unsigned int) handler;
  101b48:	e5002f80 	str	r2, [r0, #-3968]

    // Clear interrupt
    AT91C_BASE_AIC->AIC_ICCR = 1 << source;
  101b4c:	e58e3029 	str	r3, [lr, #41]
}
  101b50:	e49de004 	ldr	lr, [sp], #4
  101b54:	e12fff1e 	bx	lr

00101b58 <AIC_EnableIT>:

//------------------------------------------------------------------------------
/// Enables interrupts coming from the given (unique) source (AT91C_ID_xxx).
/// \param source  Interrupt source to enable.
//------------------------------------------------------------------------------
void AIC_EnableIT(unsigned int source)
{
    AT91C_BASE_AIC->AIC_IECR = 1 << source;
  101b58:	e3a03001 	mov	r3, #1	; 0x1
  101b5c:	e1a03013 	mov	r3, r3, lsl r0
  101b60:	e3e02c0f 	mvn	r2, #3840	; 0xf00
  101b64:	e5823021 	str	r3, [r2, #33]
}
  101b68:	e12fff1e 	bx	lr

00101b6c <AIC_DisableIT>:

//------------------------------------------------------------------------------
/// Disables interrupts coming from the given (unique) source (AT91C_ID_xxx).
/// \param source  Interrupt source to enable.
//------------------------------------------------------------------------------
void AIC_DisableIT(unsigned int source)
{
    AT91C_BASE_AIC->AIC_IDCR = 1 << source;
  101b6c:	e3a03001 	mov	r3, #1	; 0x1
  101b70:	e1a03013 	mov	r3, r3, lsl r0
  101b74:	e3e02c0f 	mvn	r2, #3840	; 0xf00
  101b78:	e5823025 	str	r3, [r2, #37]
}
  101b7c:	e12fff1e 	bx	lr

00101b80 <ASYNC_IsFinished>:
/// \param pAsync  Pointer to an Async instance.
//------------------------------------------------------------------------------
unsigned char ASYNC_IsFinished(Async *pAsync)
{
    return (pAsync->status != ASYNC_STATUS_PENDING);
  101b80:	e5d00000 	ldrb	r0, [r0]
}
  101b84:	e25000ff 	subs	r0, r0, #255	; 0xff
  101b88:	13a00001 	movne	r0, #1	; 0x1
  101b8c:	e12fff1e 	bx	lr

00101b90 <delay_us>:
#include "delay.h"

void delay_us(int delay)
{
  101b90:	ea00000c 	b	101bc8 <delay_us+0x38>
  while(delay--)
  {
      __asm ("NOP");
  101b94:	e1a00000 	nop			(mov r0,r0)
      __asm ("NOP");
  101b98:	e1a00000 	nop			(mov r0,r0)
      __asm ("NOP");
  101b9c:	e1a00000 	nop			(mov r0,r0)
      __asm ("NOP");
  101ba0:	e1a00000 	nop			(mov r0,r0)
      __asm ("NOP");
  101ba4:	e1a00000 	nop			(mov r0,r0)
      __asm ("NOP");
  101ba8:	e1a00000 	nop			(mov r0,r0)
      __asm ("NOP");
  101bac:	e1a00000 	nop			(mov r0,r0)
      __asm ("NOP");
  101bb0:	e1a00000 	nop			(mov r0,r0)
      __asm ("NOP");
  101bb4:	e1a00000 	nop			(mov r0,r0)
      __asm ("NOP");
  101bb8:	e1a00000 	nop			(mov r0,r0)
      __asm ("NOP");
  101bbc:	e1a00000 	nop			(mov r0,r0)
      __asm ("NOP");
  101bc0:	e1a00000 	nop			(mov r0,r0)
      __asm ("NOP");
  101bc4:	e1a00000 	nop			(mov r0,r0)
  101bc8:	e2500001 	subs	r0, r0, #1	; 0x1
  101bcc:	2afffff0 	bcs	101b94 <delay_us+0x4>
  }
}
  101bd0:	e12fff1e 	bx	lr

00101bd4 <delay_ms>:

void delay_ms(int delay)
{
  101bd4:	e92d4030 	stmdb	sp!, {r4, r5, lr}
  101bd8:	e1a04000 	mov	r4, r0
  101bdc:	ea000006 	b	101bfc <delay_ms+0x28>
  char i;
  while(delay--)
  101be0:	e3a05000 	mov	r5, #0	; 0x0
  {
    for(i = 0; i < 4; i++)
    {
      delay_us(250);
  101be4:	e3a000fa 	mov	r0, #250	; 0xfa
  101be8:	ebffffe8 	bl	101b90 <delay_us>
  101bec:	e2853001 	add	r3, r5, #1	; 0x1
  101bf0:	e20350ff 	and	r5, r3, #255	; 0xff
  101bf4:	e3550004 	cmp	r5, #4	; 0x4
  101bf8:	1afffff9 	bne	101be4 <delay_ms+0x10>
  101bfc:	e2544001 	subs	r4, r4, #1	; 0x1
  101c00:	2afffff6 	bcs	101be0 <delay_ms+0xc>
    }
  }
}
  101c04:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
  101c08:	e12fff1e 	bx	lr

00101c0c <min>:
    else {

        return b;
    }
}
  101c0c:	e1500001 	cmp	r0, r1
  101c10:	21a00001 	movcs	r0, r1
  101c14:	e12fff1e 	bx	lr

00101c18 <absv>:

//------------------------------------------------------------------------------
/// Returns the absolute value of an integer.
/// \param value  Integer value.
//------------------------------------------------------------------------------
// Do not call this function "abs", problem with gcc !
unsigned int absv(signed int value)
{
    if (value < 0) {

        return -value;
    }
    else {

        return value;
    }
}
  101c18:	e3500000 	cmp	r0, #0	; 0x0
  101c1c:	b2600000 	rsblt	r0, r0, #0	; 0x0
  101c20:	e12fff1e 	bx	lr

00101c24 <power>:

//------------------------------------------------------------------------------
/// Computes and returns x power of y.
/// \param x  Value.
/// \param y  Power.
//------------------------------------------------------------------------------
unsigned int power(unsigned int x, unsigned int y)
{
  101c24:	e1a03000 	mov	r3, r0
  101c28:	e3a00001 	mov	r0, #1	; 0x1
  101c2c:	ea000001 	b	101c38 <power+0x14>
    unsigned int result = 1;
    
    while (y > 0) {

        result *= x;
  101c30:	e0000093 	mul	r0, r3, r0
        y--;
  101c34:	e2411001 	sub	r1, r1, #1	; 0x1
  101c38:	e3510000 	cmp	r1, #0	; 0x0
  101c3c:	1afffffb 	bne	101c30 <power+0xc>
    } 
    return result;
}
  101c40:	e12fff1e 	bx	lr

00101c44 <_atoi_r>:
  101c44:	b500      	push	{lr}
  101c46:	2200      	mov	r2, #0
  101c48:	230a      	mov	r3, #10
  101c4a:	f94df000 	bl	101ee8 <_strtol_r>
  101c4e:	bc02      	pop	{r1}
  101c50:	4708      	bx	r1
	...

00101c54 <atoi>:
  101c54:	b500      	push	{lr}
  101c56:	2100      	mov	r1, #0
  101c58:	220a      	mov	r2, #10
  101c5a:	f9e9f000 	bl	102030 <strtol>
  101c5e:	bc02      	pop	{r1}
  101c60:	4708      	bx	r1
  101c62:	46c0      	nop			(mov r8, r8)

00101c64 <memcpy>:
  101c64:	b510      	push	{r4, lr}
  101c66:	1c04      	mov	r4, r0		(add r4, r0, #0)
  101c68:	46a4      	mov	ip, r4
  101c6a:	1c10      	mov	r0, r2		(add r0, r2, #0)
  101c6c:	2a0f      	cmp	r2, #15
  101c6e:	d904      	bls	101c7a <memcpy+0x16>
  101c70:	1c0a      	mov	r2, r1		(add r2, r1, #0)
  101c72:	4322      	orr	r2, r4
  101c74:	2303      	mov	r3, #3
  101c76:	421a      	tst	r2, r3
  101c78:	d00e      	beq	101c98 <memcpy+0x34>
  101c7a:	1e43      	sub	r3, r0, #1
  101c7c:	d308      	bcc	101c90 <memcpy+0x2c>
  101c7e:	4662      	mov	r2, ip
  101c80:	189b      	add	r3, r3, r2
  101c82:	1c58      	add	r0, r3, #1
  101c84:	780b      	ldrb	r3, [r1, #0]
  101c86:	7013      	strb	r3, [r2, #0]
  101c88:	3201      	add	r2, #1
  101c8a:	3101      	add	r1, #1
  101c8c:	4282      	cmp	r2, r0
  101c8e:	d1f9      	bne	101c84 <memcpy+0x20>
  101c90:	1c20      	mov	r0, r4		(add r0, r4, #0)
  101c92:	bc10      	pop	{r4}
  101c94:	bc02      	pop	{r1}
  101c96:	4708      	bx	r1
  101c98:	1c22      	mov	r2, r4		(add r2, r4, #0)
  101c9a:	680b      	ldr	r3, [r1, #0]
  101c9c:	6013      	str	r3, [r2, #0]
  101c9e:	684b      	ldr	r3, [r1, #4]
  101ca0:	6053      	str	r3, [r2, #4]
  101ca2:	688b      	ldr	r3, [r1, #8]
  101ca4:	6093      	str	r3, [r2, #8]
  101ca6:	68cb      	ldr	r3, [r1, #12]
  101ca8:	3810      	sub	r0, #16
  101caa:	60d3      	str	r3, [r2, #12]
  101cac:	3110      	add	r1, #16
  101cae:	3210      	add	r2, #16
  101cb0:	280f      	cmp	r0, #15
  101cb2:	d8f2      	bhi	101c9a <memcpy+0x36>
  101cb4:	2803      	cmp	r0, #3
  101cb6:	d904      	bls	101cc2 <memcpy+0x5e>
  101cb8:	c908      	ldmia	r1!,{r3}
  101cba:	3804      	sub	r0, #4
  101cbc:	c208      	stmia	r2!,{r3}
  101cbe:	2803      	cmp	r0, #3
  101cc0:	d8fa      	bhi	101cb8 <memcpy+0x54>
  101cc2:	4694      	mov	ip, r2
  101cc4:	e7d9      	b	101c7a <memcpy+0x16>
  101cc6:	46c0      	nop			(mov r8, r8)

00101cc8 <sprintf>:
  101cc8:	b40e      	push	{r1, r2, r3}
  101cca:	b510      	push	{r4, lr}
  101ccc:	b098      	sub	sp, #96
  101cce:	9000      	str	r0, [sp, #0]
  101cd0:	9004      	str	r0, [sp, #16]
  101cd2:	480c      	ldr	r0, [pc, #48]	(101d04 <.text+0x1d04>)
  101cd4:	9002      	str	r0, [sp, #8]
  101cd6:	9005      	str	r0, [sp, #20]
  101cd8:	2001      	mov	r0, #1
  101cda:	4669      	mov	r1, sp
  101cdc:	4240      	neg	r0, r0
  101cde:	ab1a      	add	r3, sp, #104
  101ce0:	81c8      	strh	r0, [r1, #14]
  101ce2:	2482      	mov	r4, #130
  101ce4:	4808      	ldr	r0, [pc, #32]	(101d08 <.text+0x1d08>)
  101ce6:	cb04      	ldmia	r3!,{r2}
  101ce8:	00a4      	lsl	r4, r4, #2
  101cea:	818c      	strh	r4, [r1, #12]
  101cec:	6800      	ldr	r0, [r0, #0]
  101cee:	9317      	str	r3, [sp, #92]
  101cf0:	f9bef000 	bl	102070 <_vfprintf_r>
  101cf4:	9a00      	ldr	r2, [sp, #0]
  101cf6:	2300      	mov	r3, #0
  101cf8:	b018      	add	sp, #96
  101cfa:	7013      	strb	r3, [r2, #0]
  101cfc:	bc10      	pop	{r4}
  101cfe:	bc08      	pop	{r3}
  101d00:	b003      	add	sp, #12
  101d02:	4718      	bx	r3
  101d04:	ffff      	second half of BL instruction 0xffff
  101d06:	7fff      	ldrb	r7, [r7, #31]
  101d08:	0014      	lsl	r4, r2, #0
  101d0a:	0020      	lsl	r0, r4, #0

00101d0c <_sprintf_r>:
  101d0c:	b40c      	push	{r2, r3}
  101d0e:	b530      	push	{r4, r5, lr}
  101d10:	b098      	sub	sp, #96
  101d12:	9100      	str	r1, [sp, #0]
  101d14:	9104      	str	r1, [sp, #16]
  101d16:	490c      	ldr	r1, [pc, #48]	(101d48 <.text+0x1d48>)
  101d18:	ab1b      	add	r3, sp, #108
  101d1a:	9102      	str	r1, [sp, #8]
  101d1c:	9105      	str	r1, [sp, #20]
  101d1e:	2101      	mov	r1, #1
  101d20:	466d      	mov	r5, sp
  101d22:	cb04      	ldmia	r3!,{r2}
  101d24:	4249      	neg	r1, r1
  101d26:	2482      	mov	r4, #130
  101d28:	81e9      	strh	r1, [r5, #14]
  101d2a:	00a4      	lsl	r4, r4, #2
  101d2c:	4669      	mov	r1, sp
  101d2e:	81ac      	strh	r4, [r5, #12]
  101d30:	9317      	str	r3, [sp, #92]
  101d32:	f99df000 	bl	102070 <_vfprintf_r>
  101d36:	9a00      	ldr	r2, [sp, #0]
  101d38:	2300      	mov	r3, #0
  101d3a:	b018      	add	sp, #96
  101d3c:	7013      	strb	r3, [r2, #0]
  101d3e:	bc30      	pop	{r4, r5}
  101d40:	bc08      	pop	{r3}
  101d42:	b002      	add	sp, #8
  101d44:	4718      	bx	r3
  101d46:	0000      	lsl	r0, r0, #0
  101d48:	ffff      	second half of BL instruction 0xffff
  101d4a:	7fff      	ldrb	r7, [r7, #31]

00101d4c <strcmp>:
  101d4c:	b530      	push	{r4, r5, lr}
  101d4e:	1c02      	mov	r2, r0		(add r2, r0, #0)
  101d50:	430a      	orr	r2, r1
  101d52:	2303      	mov	r3, #3
  101d54:	1c04      	mov	r4, r0		(add r4, r0, #0)
  101d56:	421a      	tst	r2, r3
  101d58:	d11e      	bne	101d98 <strcmp+0x4c>
  101d5a:	6802      	ldr	r2, [r0, #0]
  101d5c:	680b      	ldr	r3, [r1, #0]
  101d5e:	429a      	cmp	r2, r3
  101d60:	d111      	bne	101d86 <strcmp+0x3a>
  101d62:	4c12      	ldr	r4, [pc, #72]	(101dac <.text+0x1dac>)
  101d64:	1913      	add	r3, r2, r4
  101d66:	4c12      	ldr	r4, [pc, #72]	(101db0 <.text+0x1db0>)
  101d68:	4023      	and	r3, r4
  101d6a:	4393      	bic	r3, r2
  101d6c:	d005      	beq	101d7a <strcmp+0x2e>
  101d6e:	e01b      	b	101da8 <strcmp+0x5c>
  101d70:	4d0e      	ldr	r5, [pc, #56]	(101dac <.text+0x1dac>)
  101d72:	1953      	add	r3, r2, r5
  101d74:	4023      	and	r3, r4
  101d76:	4393      	bic	r3, r2
  101d78:	d116      	bne	101da8 <strcmp+0x5c>
  101d7a:	3004      	add	r0, #4
  101d7c:	3104      	add	r1, #4
  101d7e:	6802      	ldr	r2, [r0, #0]
  101d80:	680b      	ldr	r3, [r1, #0]
  101d82:	429a      	cmp	r2, r3
  101d84:	d0f4      	beq	101d70 <strcmp+0x24>
  101d86:	1c04      	mov	r4, r0		(add r4, r0, #0)
  101d88:	7823      	ldrb	r3, [r4, #0]
  101d8a:	2b00      	cmp	r3, #0
  101d8c:	d007      	beq	101d9e <strcmp+0x52>
  101d8e:	7808      	ldrb	r0, [r1, #0]
  101d90:	4298      	cmp	r0, r3
  101d92:	d105      	bne	101da0 <strcmp+0x54>
  101d94:	3401      	add	r4, #1
  101d96:	3101      	add	r1, #1
  101d98:	7823      	ldrb	r3, [r4, #0]
  101d9a:	2b00      	cmp	r3, #0
  101d9c:	d1f7      	bne	101d8e <strcmp+0x42>
  101d9e:	7808      	ldrb	r0, [r1, #0]
  101da0:	1a18      	sub	r0, r3, r0
  101da2:	bc30      	pop	{r4, r5}
  101da4:	bc02      	pop	{r1}
  101da6:	4708      	bx	r1
  101da8:	2000      	mov	r0, #0
  101daa:	e7fa      	b	101da2 <strcmp+0x56>
  101dac:	feff      	second half of BL instruction 0xfeff
  101dae:	fefe      	second half of BL instruction 0xfefe
  101db0:	8080      	strh	r0, [r0, #4]
  101db2:	8080      	strh	r0, [r0, #4]

00101db4 <strcpy>:
  101db4:	b570      	push	{r4, r5, r6, lr}
  101db6:	1c0a      	mov	r2, r1		(add r2, r1, #0)
  101db8:	4302      	orr	r2, r0
  101dba:	2303      	mov	r3, #3
  101dbc:	1c05      	mov	r5, r0		(add r5, r0, #0)
  101dbe:	421a      	tst	r2, r3
  101dc0:	d00a      	beq	101dd8 <strcpy+0x24>
  101dc2:	1c02      	mov	r2, r0		(add r2, r0, #0)
  101dc4:	780b      	ldrb	r3, [r1, #0]
  101dc6:	3101      	add	r1, #1
  101dc8:	7013      	strb	r3, [r2, #0]
  101dca:	3201      	add	r2, #1
  101dcc:	2b00      	cmp	r3, #0
  101dce:	d1f9      	bne	101dc4 <strcpy+0x10>
  101dd0:	1c28      	mov	r0, r5		(add r0, r5, #0)
  101dd2:	bc70      	pop	{r4, r5, r6}
  101dd4:	bc02      	pop	{r1}
  101dd6:	4708      	bx	r1
  101dd8:	680a      	ldr	r2, [r1, #0]
  101dda:	4c08      	ldr	r4, [pc, #32]	(101dfc <.text+0x1dfc>)
  101ddc:	1913      	add	r3, r2, r4
  101dde:	4c08      	ldr	r4, [pc, #32]	(101e00 <.text+0x1e00>)
  101de0:	4393      	bic	r3, r2
  101de2:	4223      	tst	r3, r4
  101de4:	d107      	bne	101df6 <strcpy+0x42>
  101de6:	c004      	stmia	r0!,{r2}
  101de8:	3104      	add	r1, #4
  101dea:	680a      	ldr	r2, [r1, #0]
  101dec:	4e03      	ldr	r6, [pc, #12]	(101dfc <.text+0x1dfc>)
  101dee:	1993      	add	r3, r2, r6
  101df0:	4393      	bic	r3, r2
  101df2:	4223      	tst	r3, r4
  101df4:	d0f7      	beq	101de6 <strcpy+0x32>
  101df6:	1c02      	mov	r2, r0		(add r2, r0, #0)
  101df8:	e7e4      	b	101dc4 <strcpy+0x10>
  101dfa:	0000      	lsl	r0, r0, #0
  101dfc:	feff      	second half of BL instruction 0xfeff
  101dfe:	fefe      	second half of BL instruction 0xfefe
  101e00:	8080      	strh	r0, [r0, #4]
  101e02:	8080      	strh	r0, [r0, #4]

00101e04 <strlen>:
  101e04:	b530      	push	{r4, r5, lr}
  101e06:	2303      	mov	r3, #3
  101e08:	1c04      	mov	r4, r0		(add r4, r0, #0)
  101e0a:	4218      	tst	r0, r3
  101e0c:	d116      	bne	101e3c <strlen+0x38>
  101e0e:	490f      	ldr	r1, [pc, #60]	(101e4c <.text+0x1e4c>)
  101e10:	6802      	ldr	r2, [r0, #0]
  101e12:	1853      	add	r3, r2, r1
  101e14:	490e      	ldr	r1, [pc, #56]	(101e50 <.text+0x1e50>)
  101e16:	400b      	and	r3, r1
  101e18:	4393      	bic	r3, r2
  101e1a:	d10f      	bne	101e3c <strlen+0x38>
  101e1c:	3004      	add	r0, #4
  101e1e:	6802      	ldr	r2, [r0, #0]
  101e20:	4d0a      	ldr	r5, [pc, #40]	(101e4c <.text+0x1e4c>)
  101e22:	1953      	add	r3, r2, r5
  101e24:	400b      	and	r3, r1
  101e26:	4393      	bic	r3, r2
  101e28:	d108      	bne	101e3c <strlen+0x38>
  101e2a:	3004      	add	r0, #4
  101e2c:	6802      	ldr	r2, [r0, #0]
  101e2e:	4d07      	ldr	r5, [pc, #28]	(101e4c <.text+0x1e4c>)
  101e30:	1953      	add	r3, r2, r5
  101e32:	400b      	and	r3, r1
  101e34:	4393      	bic	r3, r2
  101e36:	d0f1      	beq	101e1c <strlen+0x18>
  101e38:	e000      	b	101e3c <strlen+0x38>
  101e3a:	3001      	add	r0, #1
  101e3c:	7803      	ldrb	r3, [r0, #0]
  101e3e:	2b00      	cmp	r3, #0
  101e40:	d1fb      	bne	101e3a <strlen+0x36>
  101e42:	1b00      	sub	r0, r0, r4
  101e44:	bc30      	pop	{r4, r5}
  101e46:	bc02      	pop	{r1}
  101e48:	4708      	bx	r1
  101e4a:	0000      	lsl	r0, r0, #0
  101e4c:	feff      	second half of BL instruction 0xfeff
  101e4e:	fefe      	second half of BL instruction 0xfefe
  101e50:	8080      	strh	r0, [r0, #4]
  101e52:	8080      	strh	r0, [r0, #4]

00101e54 <strtok>:
  101e54:	b500      	push	{lr}
  101e56:	4b04      	ldr	r3, [pc, #16]	(101e68 <.text+0x1e68>)
  101e58:	681a      	ldr	r2, [r3, #0]
  101e5a:	2301      	mov	r3, #1
  101e5c:	325c      	add	r2, #92
  101e5e:	f805f000 	bl	101e6c <__strtok_r>
  101e62:	bc02      	pop	{r1}
  101e64:	4708      	bx	r1
  101e66:	0000      	lsl	r0, r0, #0
  101e68:	0014      	lsl	r4, r2, #0
  101e6a:	0020      	lsl	r0, r4, #0

00101e6c <__strtok_r>:
  101e6c:	b5f0      	push	{r4, r5, r6, r7, lr}
  101e6e:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  101e70:	1c17      	mov	r7, r2		(add r7, r2, #0)
  101e72:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  101e74:	2800      	cmp	r0, #0
  101e76:	d02c      	beq	101ed2 <__strtok_r+0x66>
  101e78:	7801      	ldrb	r1, [r0, #0]
  101e7a:	3001      	add	r0, #1
  101e7c:	1c32      	mov	r2, r6		(add r2, r6, #0)
  101e7e:	1e44      	sub	r4, r0, #1
  101e80:	7813      	ldrb	r3, [r2, #0]
  101e82:	3201      	add	r2, #1
  101e84:	2b00      	cmp	r3, #0
  101e86:	d007      	beq	101e98 <__strtok_r+0x2c>
  101e88:	4299      	cmp	r1, r3
  101e8a:	d1f9      	bne	101e80 <__strtok_r+0x14>
  101e8c:	2d00      	cmp	r5, #0
  101e8e:	d1f3      	bne	101e78 <__strtok_r+0xc>
  101e90:	1c23      	mov	r3, r4		(add r3, r4, #0)
  101e92:	6038      	str	r0, [r7, #0]
  101e94:	7025      	strb	r5, [r4, #0]
  101e96:	e012      	b	101ebe <__strtok_r+0x52>
  101e98:	1c05      	mov	r5, r0		(add r5, r0, #0)
  101e9a:	2900      	cmp	r1, #0
  101e9c:	d017      	beq	101ece <__strtok_r+0x62>
  101e9e:	7801      	ldrb	r1, [r0, #0]
  101ea0:	1c32      	mov	r2, r6		(add r2, r6, #0)
  101ea2:	3001      	add	r0, #1
  101ea4:	1e6c      	sub	r4, r5, #1
  101ea6:	e001      	b	101eac <__strtok_r+0x40>
  101ea8:	2b00      	cmp	r3, #0
  101eaa:	d0f8      	beq	101e9e <__strtok_r+0x32>
  101eac:	7813      	ldrb	r3, [r2, #0]
  101eae:	3201      	add	r2, #1
  101eb0:	4299      	cmp	r1, r3
  101eb2:	d1f9      	bne	101ea8 <__strtok_r+0x3c>
  101eb4:	2b00      	cmp	r3, #0
  101eb6:	d106      	bne	101ec6 <__strtok_r+0x5a>
  101eb8:	2000      	mov	r0, #0
  101eba:	6038      	str	r0, [r7, #0]
  101ebc:	1c23      	mov	r3, r4		(add r3, r4, #0)
  101ebe:	1c18      	mov	r0, r3		(add r0, r3, #0)
  101ec0:	bcf0      	pop	{r4, r5, r6, r7}
  101ec2:	bc02      	pop	{r1}
  101ec4:	4708      	bx	r1
  101ec6:	1e42      	sub	r2, r0, #1
  101ec8:	2300      	mov	r3, #0
  101eca:	7013      	strb	r3, [r2, #0]
  101ecc:	e7f5      	b	101eba <__strtok_r+0x4e>
  101ece:	6039      	str	r1, [r7, #0]
  101ed0:	e7f5      	b	101ebe <__strtok_r+0x52>
  101ed2:	6810      	ldr	r0, [r2, #0]
  101ed4:	2800      	cmp	r0, #0
  101ed6:	d1cf      	bne	101e78 <__strtok_r+0xc>
  101ed8:	2300      	mov	r3, #0
  101eda:	e7f0      	b	101ebe <__strtok_r+0x52>

00101edc <strtok_r>:
  101edc:	b500      	push	{lr}
  101ede:	2301      	mov	r3, #1
  101ee0:	ffc4f7ff 	bl	101e6c <__strtok_r>
  101ee4:	bc02      	pop	{r1}
  101ee6:	4708      	bx	r1

00101ee8 <_strtol_r>:
  101ee8:	b5f0      	push	{r4, r5, r6, r7, lr}
  101eea:	465f      	mov	r7, fp
  101eec:	4656      	mov	r6, sl
  101eee:	464d      	mov	r5, r9
  101ef0:	4644      	mov	r4, r8
  101ef2:	b4f0      	push	{r4, r5, r6, r7}
  101ef4:	1c1e      	mov	r6, r3		(add r6, r3, #0)
  101ef6:	4b4c      	ldr	r3, [pc, #304]	(102028 <.text+0x2028>)
  101ef8:	b083      	sub	sp, #12
  101efa:	681b      	ldr	r3, [r3, #0]
  101efc:	9001      	str	r0, [sp, #4]
  101efe:	9200      	str	r2, [sp, #0]
  101f00:	468b      	mov	fp, r1
  101f02:	4698      	mov	r8, r3
  101f04:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  101f06:	2208      	mov	r2, #8
  101f08:	782c      	ldrb	r4, [r5, #0]
  101f0a:	4641      	mov	r1, r8
  101f0c:	5d0b      	ldrb	r3, [r1, r4]
  101f0e:	3501      	add	r5, #1
  101f10:	4213      	tst	r3, r2
  101f12:	d1f9      	bne	101f08 <_strtol_r+0x20>
  101f14:	2c2d      	cmp	r4, #45
  101f16:	d065      	beq	101fe4 <_strtol_r+0xfc>
  101f18:	2c2b      	cmp	r4, #43
  101f1a:	d100      	bne	101f1e <_strtol_r+0x36>
  101f1c:	e070      	b	102000 <_strtol_r+0x118>
  101f1e:	2300      	mov	r3, #0
  101f20:	9302      	str	r3, [sp, #8]
  101f22:	2e00      	cmp	r6, #0
  101f24:	d046      	beq	101fb4 <_strtol_r+0xcc>
  101f26:	2e10      	cmp	r6, #16
  101f28:	d044      	beq	101fb4 <_strtol_r+0xcc>
  101f2a:	46b2      	mov	sl, r6
  101f2c:	9a02      	ldr	r2, [sp, #8]
  101f2e:	2a00      	cmp	r2, #0
  101f30:	d150      	bne	101fd4 <_strtol_r+0xec>
  101f32:	4f3e      	ldr	r7, [pc, #248]	(10202c <.text+0x202c>)
  101f34:	1c38      	mov	r0, r7		(add r0, r7, #0)
  101f36:	4651      	mov	r1, sl
  101f38:	fff2f004 	bl	106f20 <__umodsi3>
  101f3c:	4651      	mov	r1, sl
  101f3e:	4681      	mov	r9, r0
  101f40:	1c38      	mov	r0, r7		(add r0, r7, #0)
  101f42:	ff55f004 	bl	106df0 <__aeabi_uidiv>
  101f46:	2100      	mov	r1, #0
  101f48:	1c07      	mov	r7, r0		(add r7, r0, #0)
  101f4a:	2000      	mov	r0, #0
  101f4c:	e00f      	b	101f6e <_strtol_r+0x86>
  101f4e:	1c22      	mov	r2, r4		(add r2, r4, #0)
  101f50:	3a30      	sub	r2, #48
  101f52:	4296      	cmp	r6, r2
  101f54:	dd18      	ble	101f88 <_strtol_r+0xa0>
  101f56:	2900      	cmp	r1, #0
  101f58:	db36      	blt	101fc8 <_strtol_r+0xe0>
  101f5a:	42b8      	cmp	r0, r7
  101f5c:	d834      	bhi	101fc8 <_strtol_r+0xe0>
  101f5e:	42b8      	cmp	r0, r7
  101f60:	d030      	beq	101fc4 <_strtol_r+0xdc>
  101f62:	4653      	mov	r3, sl
  101f64:	4343      	mul	r3, r0
  101f66:	2101      	mov	r1, #1
  101f68:	1898      	add	r0, r3, r2
  101f6a:	782c      	ldrb	r4, [r5, #0]
  101f6c:	3501      	add	r5, #1
  101f6e:	4643      	mov	r3, r8
  101f70:	5d1a      	ldrb	r2, [r3, r4]
  101f72:	0753      	lsl	r3, r2, #29
  101f74:	d4eb      	bmi	101f4e <_strtol_r+0x66>
  101f76:	2303      	mov	r3, #3
  101f78:	421a      	tst	r2, r3
  101f7a:	d005      	beq	101f88 <_strtol_r+0xa0>
  101f7c:	07d3      	lsl	r3, r2, #31
  101f7e:	d526      	bpl	101fce <_strtol_r+0xe6>
  101f80:	2337      	mov	r3, #55
  101f82:	1ae2      	sub	r2, r4, r3
  101f84:	4296      	cmp	r6, r2
  101f86:	dce6      	bgt	101f56 <_strtol_r+0x6e>
  101f88:	2900      	cmp	r1, #0
  101f8a:	db30      	blt	101fee <_strtol_r+0x106>
  101f8c:	9b02      	ldr	r3, [sp, #8]
  101f8e:	2b00      	cmp	r3, #0
  101f90:	d126      	bne	101fe0 <_strtol_r+0xf8>
  101f92:	9a00      	ldr	r2, [sp, #0]
  101f94:	2a00      	cmp	r2, #0
  101f96:	d004      	beq	101fa2 <_strtol_r+0xba>
  101f98:	2900      	cmp	r1, #0
  101f9a:	d11e      	bne	101fda <_strtol_r+0xf2>
  101f9c:	9900      	ldr	r1, [sp, #0]
  101f9e:	465b      	mov	r3, fp
  101fa0:	600b      	str	r3, [r1, #0]
  101fa2:	b003      	add	sp, #12
  101fa4:	bc3c      	pop	{r2, r3, r4, r5}
  101fa6:	4690      	mov	r8, r2
  101fa8:	4699      	mov	r9, r3
  101faa:	46a2      	mov	sl, r4
  101fac:	46ab      	mov	fp, r5
  101fae:	bcf0      	pop	{r4, r5, r6, r7}
  101fb0:	bc02      	pop	{r1}
  101fb2:	4708      	bx	r1
  101fb4:	2c30      	cmp	r4, #48
  101fb6:	d028      	beq	10200a <_strtol_r+0x122>
  101fb8:	2e00      	cmp	r6, #0
  101fba:	d1b6      	bne	101f2a <_strtol_r+0x42>
  101fbc:	2c30      	cmp	r4, #48
  101fbe:	d030      	beq	102022 <_strtol_r+0x13a>
  101fc0:	260a      	mov	r6, #10
  101fc2:	e7b2      	b	101f2a <_strtol_r+0x42>
  101fc4:	454a      	cmp	r2, r9
  101fc6:	ddcc      	ble	101f62 <_strtol_r+0x7a>
  101fc8:	2101      	mov	r1, #1
  101fca:	4249      	neg	r1, r1
  101fcc:	e7cd      	b	101f6a <_strtol_r+0x82>
  101fce:	2357      	mov	r3, #87
  101fd0:	1ae2      	sub	r2, r4, r3
  101fd2:	e7d7      	b	101f84 <_strtol_r+0x9c>
  101fd4:	2780      	mov	r7, #128
  101fd6:	063f      	lsl	r7, r7, #24
  101fd8:	e7ac      	b	101f34 <_strtol_r+0x4c>
  101fda:	3d01      	sub	r5, #1
  101fdc:	46ab      	mov	fp, r5
  101fde:	e7dd      	b	101f9c <_strtol_r+0xb4>
  101fe0:	4240      	neg	r0, r0
  101fe2:	e7d6      	b	101f92 <_strtol_r+0xaa>
  101fe4:	782c      	ldrb	r4, [r5, #0]
  101fe6:	2201      	mov	r2, #1
  101fe8:	3501      	add	r5, #1
  101fea:	9202      	str	r2, [sp, #8]
  101fec:	e799      	b	101f22 <_strtol_r+0x3a>
  101fee:	9a02      	ldr	r2, [sp, #8]
  101ff0:	2a00      	cmp	r2, #0
  101ff2:	d014      	beq	10201e <_strtol_r+0x136>
  101ff4:	2080      	mov	r0, #128
  101ff6:	0600      	lsl	r0, r0, #24
  101ff8:	9a01      	ldr	r2, [sp, #4]
  101ffa:	2322      	mov	r3, #34
  101ffc:	6013      	str	r3, [r2, #0]
  101ffe:	e7c8      	b	101f92 <_strtol_r+0xaa>
  102000:	782c      	ldrb	r4, [r5, #0]
  102002:	2100      	mov	r1, #0
  102004:	3501      	add	r5, #1
  102006:	9102      	str	r1, [sp, #8]
  102008:	e78b      	b	101f22 <_strtol_r+0x3a>
  10200a:	782b      	ldrb	r3, [r5, #0]
  10200c:	2b78      	cmp	r3, #120
  10200e:	d001      	beq	102014 <_strtol_r+0x12c>
  102010:	2b58      	cmp	r3, #88
  102012:	d1d1      	bne	101fb8 <_strtol_r+0xd0>
  102014:	786c      	ldrb	r4, [r5, #1]
  102016:	2610      	mov	r6, #16
  102018:	3502      	add	r5, #2
  10201a:	46b2      	mov	sl, r6
  10201c:	e786      	b	101f2c <_strtol_r+0x44>
  10201e:	4803      	ldr	r0, [pc, #12]	(10202c <.text+0x202c>)
  102020:	e7ea      	b	101ff8 <_strtol_r+0x110>
  102022:	2608      	mov	r6, #8
  102024:	46b2      	mov	sl, r6
  102026:	e781      	b	101f2c <_strtol_r+0x44>
  102028:	0010      	lsl	r0, r2, #0
  10202a:	0020      	lsl	r0, r4, #0
  10202c:	ffff      	second half of BL instruction 0xffff
  10202e:	7fff      	ldrb	r7, [r7, #31]

00102030 <strtol>:
  102030:	b530      	push	{r4, r5, lr}
  102032:	1c13      	mov	r3, r2		(add r3, r2, #0)
  102034:	4a05      	ldr	r2, [pc, #20]	(10204c <.text+0x204c>)
  102036:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  102038:	1c04      	mov	r4, r0		(add r4, r0, #0)
  10203a:	1c21      	mov	r1, r4		(add r1, r4, #0)
  10203c:	6810      	ldr	r0, [r2, #0]
  10203e:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  102040:	ff52f7ff 	bl	101ee8 <_strtol_r>
  102044:	bc30      	pop	{r4, r5}
  102046:	bc02      	pop	{r1}
  102048:	4708      	bx	r1
  10204a:	0000      	lsl	r0, r0, #0
  10204c:	0014      	lsl	r4, r2, #0
  10204e:	0020      	lsl	r0, r4, #0

00102050 <__sprint>:
  102050:	b510      	push	{r4, lr}
  102052:	688b      	ldr	r3, [r1, #8]
  102054:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  102056:	2b00      	cmp	r3, #0
  102058:	d104      	bne	102064 <__sprint+0x14>
  10205a:	604b      	str	r3, [r1, #4]
  10205c:	2000      	mov	r0, #0
  10205e:	bc10      	pop	{r4}
  102060:	bc02      	pop	{r1}
  102062:	4708      	bx	r1
  102064:	f972f003 	bl	10534c <__sfvwrite>
  102068:	2300      	mov	r3, #0
  10206a:	60a3      	str	r3, [r4, #8]
  10206c:	6063      	str	r3, [r4, #4]
  10206e:	e7f6      	b	10205e <__sprint+0xe>

00102070 <_vfprintf_r>:
  102070:	b5f0      	push	{r4, r5, r6, r7, lr}
  102072:	465f      	mov	r7, fp
  102074:	4656      	mov	r6, sl
  102076:	464d      	mov	r5, r9
  102078:	4644      	mov	r4, r8
  10207a:	b4f0      	push	{r4, r5, r6, r7}
  10207c:	4cb9      	ldr	r4, [pc, #740]	(102364 <.text+0x2364>)
  10207e:	44a5      	add	sp, r4
  102080:	9005      	str	r0, [sp, #20]
  102082:	4689      	mov	r9, r1
  102084:	1c15      	mov	r5, r2		(add r5, r2, #0)
  102086:	469a      	mov	sl, r3
  102088:	fb2ef003 	bl	1056e8 <localeconv>
  10208c:	6800      	ldr	r0, [r0, #0]
  10208e:	900c      	str	r0, [sp, #48]
  102090:	9805      	ldr	r0, [sp, #20]
  102092:	2800      	cmp	r0, #0
  102094:	d003      	beq	10209e <_vfprintf_r+0x2e>
  102096:	6b83      	ldr	r3, [r0, #56]
  102098:	2b00      	cmp	r3, #0
  10209a:	d100      	bne	10209e <_vfprintf_r+0x2e>
  10209c:	e329      	b	1026f2 <.text+0x26f2>
  10209e:	4649      	mov	r1, r9
  1020a0:	898a      	ldrh	r2, [r1, #12]
  1020a2:	0713      	lsl	r3, r2, #28
  1020a4:	d400      	bmi	1020a8 <_vfprintf_r+0x38>
  1020a6:	e32b      	b	102700 <.text+0x2700>
  1020a8:	690b      	ldr	r3, [r1, #16]
  1020aa:	2b00      	cmp	r3, #0
  1020ac:	d100      	bne	1020b0 <_vfprintf_r+0x40>
  1020ae:	e327      	b	102700 <.text+0x2700>
  1020b0:	231a      	mov	r3, #26
  1020b2:	4013      	and	r3, r2
  1020b4:	2b0a      	cmp	r3, #10
  1020b6:	d14b      	bne	102150 <_vfprintf_r+0xe0>
  1020b8:	4648      	mov	r0, r9
  1020ba:	210e      	mov	r1, #14
  1020bc:	5e43      	ldrsh	r3, [r0, r1]
  1020be:	2b00      	cmp	r3, #0
  1020c0:	db46      	blt	102150 <_vfprintf_r+0xe0>
  1020c2:	24b7      	mov	r4, #183
  1020c4:	2302      	mov	r3, #2
  1020c6:	00e4      	lsl	r4, r4, #3
  1020c8:	446c      	add	r4, sp
  1020ca:	439a      	bic	r2, r3
  1020cc:	81a2      	strh	r2, [r4, #12]
  1020ce:	89c3      	ldrh	r3, [r0, #14]
  1020d0:	4aa5      	ldr	r2, [pc, #660]	(102368 <.text+0x2368>)
  1020d2:	81e3      	strh	r3, [r4, #14]
  1020d4:	69c3      	ldr	r3, [r0, #28]
  1020d6:	446a      	add	r2, sp
  1020d8:	6013      	str	r3, [r2, #0]
  1020da:	6a43      	ldr	r3, [r0, #36]
  1020dc:	48a3      	ldr	r0, [pc, #652]	(10236c <.text+0x236c>)
  1020de:	22b9      	mov	r2, #185
  1020e0:	4468      	add	r0, sp
  1020e2:	00d2      	lsl	r2, r2, #3
  1020e4:	6003      	str	r3, [r0, #0]
  1020e6:	446a      	add	r2, sp
  1020e8:	ab17      	add	r3, sp, #92
  1020ea:	20b8      	mov	r0, #184
  1020ec:	49a0      	ldr	r1, [pc, #640]	(102370 <.text+0x2370>)
  1020ee:	6013      	str	r3, [r2, #0]
  1020f0:	6023      	str	r3, [r4, #0]
  1020f2:	00c0      	lsl	r0, r0, #3
  1020f4:	2380      	mov	r3, #128
  1020f6:	22ba      	mov	r2, #186
  1020f8:	00db      	lsl	r3, r3, #3
  1020fa:	4468      	add	r0, sp
  1020fc:	4469      	add	r1, sp
  1020fe:	00d2      	lsl	r2, r2, #3
  102100:	6003      	str	r3, [r0, #0]
  102102:	600b      	str	r3, [r1, #0]
  102104:	446a      	add	r2, sp
  102106:	2300      	mov	r3, #0
  102108:	6013      	str	r3, [r2, #0]
  10210a:	9805      	ldr	r0, [sp, #20]
  10210c:	1c21      	mov	r1, r4		(add r1, r4, #0)
  10210e:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  102110:	4653      	mov	r3, sl
  102112:	ffadf7ff 	bl	102070 <_vfprintf_r>
  102116:	900a      	str	r0, [sp, #40]
  102118:	2800      	cmp	r0, #0
  10211a:	db05      	blt	102128 <_vfprintf_r+0xb8>
  10211c:	1c20      	mov	r0, r4		(add r0, r4, #0)
  10211e:	feb7f002 	bl	104e90 <fflush>
  102122:	2800      	cmp	r0, #0
  102124:	d000      	beq	102128 <_vfprintf_r+0xb8>
  102126:	e372      	b	10280e <.text+0x280e>
  102128:	89a3      	ldrh	r3, [r4, #12]
  10212a:	065c      	lsl	r4, r3, #25
  10212c:	d505      	bpl	10213a <_vfprintf_r+0xca>
  10212e:	4648      	mov	r0, r9
  102130:	8983      	ldrh	r3, [r0, #12]
  102132:	2240      	mov	r2, #64
  102134:	4313      	orr	r3, r2
  102136:	4649      	mov	r1, r9
  102138:	818b      	strh	r3, [r1, #12]
  10213a:	4b8e      	ldr	r3, [pc, #568]	(102374 <.text+0x2374>)
  10213c:	980a      	ldr	r0, [sp, #40]
  10213e:	449d      	add	sp, r3
  102140:	bc3c      	pop	{r2, r3, r4, r5}
  102142:	4690      	mov	r8, r2
  102144:	4699      	mov	r9, r3
  102146:	46a2      	mov	sl, r4
  102148:	46ab      	mov	fp, r5
  10214a:	bcf0      	pop	{r4, r5, r6, r7}
  10214c:	bc02      	pop	{r1}
  10214e:	4708      	bx	r1
  102150:	4a89      	ldr	r2, [pc, #548]	(102378 <.text+0x2378>)
  102152:	4b8a      	ldr	r3, [pc, #552]	(10237c <.text+0x237c>)
  102154:	446a      	add	r2, sp
  102156:	446b      	add	r3, sp
  102158:	601a      	str	r2, [r3, #0]
  10215a:	4989      	ldr	r1, [pc, #548]	(102380 <.text+0x2380>)
  10215c:	4a89      	ldr	r2, [pc, #548]	(102384 <.text+0x2384>)
  10215e:	4c8a      	ldr	r4, [pc, #552]	(102388 <.text+0x2388>)
  102160:	20d0      	mov	r0, #208
  102162:	00c0      	lsl	r0, r0, #3
  102164:	9113      	str	r1, [sp, #76]
  102166:	9214      	str	r2, [sp, #80]
  102168:	4a83      	ldr	r2, [pc, #524]	(102378 <.text+0x2378>)
  10216a:	9507      	str	r5, [sp, #28]
  10216c:	2700      	mov	r7, #0
  10216e:	2500      	mov	r5, #0
  102170:	446c      	add	r4, sp
  102172:	4468      	add	r0, sp
  102174:	446a      	add	r2, sp
  102176:	6027      	str	r7, [r4, #0]
  102178:	6005      	str	r5, [r0, #0]
  10217a:	950a      	str	r5, [sp, #40]
  10217c:	950e      	str	r5, [sp, #56]
  10217e:	9511      	str	r5, [sp, #68]
  102180:	9512      	str	r5, [sp, #72]
  102182:	4690      	mov	r8, r2
  102184:	9907      	ldr	r1, [sp, #28]
  102186:	780a      	ldrb	r2, [r1, #0]
  102188:	2a00      	cmp	r2, #0
  10218a:	d101      	bne	102190 <_vfprintf_r+0x120>
  10218c:	fcb2f000 	bl	102af4 <.text+0x2af4>
  102190:	2a25      	cmp	r2, #37
  102192:	d028      	beq	1021e6 <_vfprintf_r+0x176>
  102194:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  102196:	e002      	b	10219e <_vfprintf_r+0x12e>
  102198:	2b25      	cmp	r3, #37
  10219a:	d100      	bne	10219e <_vfprintf_r+0x12e>
  10219c:	e28e      	b	1026bc <.text+0x26bc>
  10219e:	3401      	add	r4, #1
  1021a0:	7823      	ldrb	r3, [r4, #0]
  1021a2:	2b00      	cmp	r3, #0
  1021a4:	d1f8      	bne	102198 <_vfprintf_r+0x128>
  1021a6:	9b07      	ldr	r3, [sp, #28]
  1021a8:	1ae6      	sub	r6, r4, r3
  1021aa:	2e00      	cmp	r6, #0
  1021ac:	d019      	beq	1021e2 <_vfprintf_r+0x172>
  1021ae:	9b07      	ldr	r3, [sp, #28]
  1021b0:	4640      	mov	r0, r8
  1021b2:	6003      	str	r3, [r0, #0]
  1021b4:	4a74      	ldr	r2, [pc, #464]	(102388 <.text+0x2388>)
  1021b6:	23d0      	mov	r3, #208
  1021b8:	00db      	lsl	r3, r3, #3
  1021ba:	446a      	add	r2, sp
  1021bc:	446b      	add	r3, sp
  1021be:	6817      	ldr	r7, [r2, #0]
  1021c0:	681d      	ldr	r5, [r3, #0]
  1021c2:	496e      	ldr	r1, [pc, #440]	(10237c <.text+0x237c>)
  1021c4:	19f7      	add	r7, r6, r7
  1021c6:	4469      	add	r1, sp
  1021c8:	3501      	add	r5, #1
  1021ca:	6046      	str	r6, [r0, #4]
  1021cc:	9104      	str	r1, [sp, #16]
  1021ce:	6017      	str	r7, [r2, #0]
  1021d0:	601d      	str	r5, [r3, #0]
  1021d2:	2d07      	cmp	r5, #7
  1021d4:	dd00      	ble	1021d8 <_vfprintf_r+0x168>
  1021d6:	e365      	b	1028a4 <.text+0x28a4>
  1021d8:	2008      	mov	r0, #8
  1021da:	4480      	add	r8, r0
  1021dc:	9a0a      	ldr	r2, [sp, #40]
  1021de:	1992      	add	r2, r2, r6
  1021e0:	920a      	str	r2, [sp, #40]
  1021e2:	9407      	str	r4, [sp, #28]
  1021e4:	7822      	ldrb	r2, [r4, #0]
  1021e6:	2a00      	cmp	r2, #0
  1021e8:	d101      	bne	1021ee <_vfprintf_r+0x17e>
  1021ea:	fc83f000 	bl	102af4 <.text+0x2af4>
  1021ee:	9b07      	ldr	r3, [sp, #28]
  1021f0:	4c66      	ldr	r4, [pc, #408]	(10238c <.text+0x238c>)
  1021f2:	3301      	add	r3, #1
  1021f4:	9307      	str	r3, [sp, #28]
  1021f6:	446c      	add	r4, sp
  1021f8:	2300      	mov	r3, #0
  1021fa:	7023      	strb	r3, [r4, #0]
  1021fc:	9807      	ldr	r0, [sp, #28]
  1021fe:	9315      	str	r3, [sp, #84]
  102200:	930b      	str	r3, [sp, #44]
  102202:	2601      	mov	r6, #1
  102204:	7802      	ldrb	r2, [r0, #0]
  102206:	4276      	neg	r6, r6
  102208:	9807      	ldr	r0, [sp, #28]
  10220a:	3001      	add	r0, #1
  10220c:	9208      	str	r2, [sp, #32]
  10220e:	9007      	str	r0, [sp, #28]
  102210:	9b08      	ldr	r3, [sp, #32]
  102212:	3b20      	sub	r3, #32
  102214:	2b58      	cmp	r3, #88
  102216:	d803      	bhi	102220 <_vfprintf_r+0x1b0>
  102218:	4a5d      	ldr	r2, [pc, #372]	(102390 <.text+0x2390>)
  10221a:	009b      	lsl	r3, r3, #2
  10221c:	589b      	ldr	r3, [r3, r2]
  10221e:	469f      	mov	pc, r3
  102220:	9908      	ldr	r1, [sp, #32]
  102222:	2900      	cmp	r1, #0
  102224:	d101      	bne	10222a <_vfprintf_r+0x1ba>
  102226:	fc65f000 	bl	102af4 <.text+0x2af4>
  10222a:	4d5a      	ldr	r5, [pc, #360]	(102394 <.text+0x2394>)
  10222c:	4c57      	ldr	r4, [pc, #348]	(10238c <.text+0x238c>)
  10222e:	4650      	mov	r0, sl
  102230:	446d      	add	r5, sp
  102232:	2300      	mov	r3, #0
  102234:	446c      	add	r4, sp
  102236:	7029      	strb	r1, [r5, #0]
  102238:	7023      	strb	r3, [r4, #0]
  10223a:	9016      	str	r0, [sp, #88]
  10223c:	9509      	str	r5, [sp, #36]
  10223e:	2001      	mov	r0, #1
  102240:	4683      	mov	fp, r0
  102242:	4682      	mov	sl, r0
  102244:	494d      	ldr	r1, [pc, #308]	(10237c <.text+0x237c>)
  102246:	2000      	mov	r0, #0
  102248:	4469      	add	r1, sp
  10224a:	9010      	str	r0, [sp, #64]
  10224c:	9104      	str	r1, [sp, #16]
  10224e:	9a15      	ldr	r2, [sp, #84]
  102250:	0792      	lsl	r2, r2, #30
  102252:	d501      	bpl	102258 <_vfprintf_r+0x1e8>
  102254:	2302      	mov	r3, #2
  102256:	449a      	add	sl, r3
  102258:	9c15      	ldr	r4, [sp, #84]
  10225a:	2384      	mov	r3, #132
  10225c:	401c      	and	r4, r3
  10225e:	9406      	str	r4, [sp, #24]
  102260:	d000      	beq	102264 <_vfprintf_r+0x1f4>
  102262:	e164      	b	10252e <.text+0x252e>
  102264:	980b      	ldr	r0, [sp, #44]
  102266:	4651      	mov	r1, sl
  102268:	1a44      	sub	r4, r0, r1
  10226a:	2c00      	cmp	r4, #0
  10226c:	dc00      	bgt	102270 <_vfprintf_r+0x200>
  10226e:	e34b      	b	102908 <.text+0x2908>
  102270:	2c10      	cmp	r4, #16
  102272:	dc01      	bgt	102278 <_vfprintf_r+0x208>
  102274:	ff8bf000 	bl	10318e <.text+0x318e>
  102278:	4a43      	ldr	r2, [pc, #268]	(102388 <.text+0x2388>)
  10227a:	23d0      	mov	r3, #208
  10227c:	00db      	lsl	r3, r3, #3
  10227e:	446a      	add	r2, sp
  102280:	446b      	add	r3, sp
  102282:	6817      	ldr	r7, [r2, #0]
  102284:	681d      	ldr	r5, [r3, #0]
  102286:	4e44      	ldr	r6, [pc, #272]	(102398 <.text+0x2398>)
  102288:	e004      	b	102294 <_vfprintf_r+0x224>
  10228a:	2308      	mov	r3, #8
  10228c:	3c10      	sub	r4, #16
  10228e:	4498      	add	r8, r3
  102290:	2c10      	cmp	r4, #16
  102292:	dd23      	ble	1022dc <_vfprintf_r+0x26c>
  102294:	493c      	ldr	r1, [pc, #240]	(102388 <.text+0x2388>)
  102296:	22d0      	mov	r2, #208
  102298:	00d2      	lsl	r2, r2, #3
  10229a:	4640      	mov	r0, r8
  10229c:	2310      	mov	r3, #16
  10229e:	3710      	add	r7, #16
  1022a0:	4469      	add	r1, sp
  1022a2:	3501      	add	r5, #1
  1022a4:	446a      	add	r2, sp
  1022a6:	6006      	str	r6, [r0, #0]
  1022a8:	6043      	str	r3, [r0, #4]
  1022aa:	600f      	str	r7, [r1, #0]
  1022ac:	6015      	str	r5, [r2, #0]
  1022ae:	2d07      	cmp	r5, #7
  1022b0:	ddeb      	ble	10228a <_vfprintf_r+0x21a>
  1022b2:	4932      	ldr	r1, [pc, #200]	(10237c <.text+0x237c>)
  1022b4:	4648      	mov	r0, r9
  1022b6:	4469      	add	r1, sp
  1022b8:	fecaf7ff 	bl	102050 <__sprint>
  1022bc:	2800      	cmp	r0, #0
  1022be:	d000      	beq	1022c2 <_vfprintf_r+0x252>
  1022c0:	e207      	b	1026d2 <.text+0x26d2>
  1022c2:	482d      	ldr	r0, [pc, #180]	(102378 <.text+0x2378>)
  1022c4:	4930      	ldr	r1, [pc, #192]	(102388 <.text+0x2388>)
  1022c6:	22d0      	mov	r2, #208
  1022c8:	00d2      	lsl	r2, r2, #3
  1022ca:	4468      	add	r0, sp
  1022cc:	4469      	add	r1, sp
  1022ce:	446a      	add	r2, sp
  1022d0:	3c10      	sub	r4, #16
  1022d2:	4680      	mov	r8, r0
  1022d4:	680f      	ldr	r7, [r1, #0]
  1022d6:	6815      	ldr	r5, [r2, #0]
  1022d8:	2c10      	cmp	r4, #16
  1022da:	dcdb      	bgt	102294 <_vfprintf_r+0x224>
  1022dc:	4a2a      	ldr	r2, [pc, #168]	(102388 <.text+0x2388>)
  1022de:	23d0      	mov	r3, #208
  1022e0:	00db      	lsl	r3, r3, #3
  1022e2:	4641      	mov	r1, r8
  1022e4:	193f      	add	r7, r7, r4
  1022e6:	446a      	add	r2, sp
  1022e8:	3501      	add	r5, #1
  1022ea:	446b      	add	r3, sp
  1022ec:	600e      	str	r6, [r1, #0]
  1022ee:	604c      	str	r4, [r1, #4]
  1022f0:	6017      	str	r7, [r2, #0]
  1022f2:	601d      	str	r5, [r3, #0]
  1022f4:	2d07      	cmp	r5, #7
  1022f6:	dd00      	ble	1022fa <_vfprintf_r+0x28a>
  1022f8:	e30e      	b	102918 <.text+0x2918>
  1022fa:	4a24      	ldr	r2, [pc, #144]	(10238c <.text+0x238c>)
  1022fc:	446a      	add	r2, sp
  1022fe:	7813      	ldrb	r3, [r2, #0]
  102300:	2408      	mov	r4, #8
  102302:	44a0      	add	r8, r4
  102304:	2b00      	cmp	r3, #0
  102306:	d000      	beq	10230a <_vfprintf_r+0x29a>
  102308:	e11e      	b	102548 <.text+0x2548>
  10230a:	9a15      	ldr	r2, [sp, #84]
  10230c:	2102      	mov	r1, #2
  10230e:	420a      	tst	r2, r1
  102310:	d100      	bne	102314 <_vfprintf_r+0x2a4>
  102312:	e12c      	b	10256e <.text+0x256e>
  102314:	4b21      	ldr	r3, [pc, #132]	(10239c <.text+0x239c>)
  102316:	2230      	mov	r2, #48
  102318:	446b      	add	r3, sp
  10231a:	701a      	strb	r2, [r3, #0]
  10231c:	ac08      	add	r4, sp, #32
  10231e:	7824      	ldrb	r4, [r4, #0]
  102320:	4640      	mov	r0, r8
  102322:	705c      	strb	r4, [r3, #1]
  102324:	22d0      	mov	r2, #208
  102326:	6041      	str	r1, [r0, #4]
  102328:	4917      	ldr	r1, [pc, #92]	(102388 <.text+0x2388>)
  10232a:	00d2      	lsl	r2, r2, #3
  10232c:	3702      	add	r7, #2
  10232e:	4469      	add	r1, sp
  102330:	3501      	add	r5, #1
  102332:	446a      	add	r2, sp
  102334:	6003      	str	r3, [r0, #0]
  102336:	600f      	str	r7, [r1, #0]
  102338:	6015      	str	r5, [r2, #0]
  10233a:	2d07      	cmp	r5, #7
  10233c:	dd00      	ble	102340 <_vfprintf_r+0x2d0>
  10233e:	e29e      	b	10287e <.text+0x287e>
  102340:	9a06      	ldr	r2, [sp, #24]
  102342:	2308      	mov	r3, #8
  102344:	4498      	add	r8, r3
  102346:	2a80      	cmp	r2, #128
  102348:	d000      	beq	10234c <_vfprintf_r+0x2dc>
  10234a:	e114      	b	102576 <.text+0x2576>
  10234c:	9b0b      	ldr	r3, [sp, #44]
  10234e:	4650      	mov	r0, sl
  102350:	1a1c      	sub	r4, r3, r0
  102352:	2c00      	cmp	r4, #0
  102354:	dc00      	bgt	102358 <_vfprintf_r+0x2e8>
  102356:	e10e      	b	102576 <.text+0x2576>
  102358:	2c10      	cmp	r4, #16
  10235a:	dc01      	bgt	102360 <_vfprintf_r+0x2f0>
  10235c:	f88ff001 	bl	10347e <.text+0x347e>
  102360:	4e0f      	ldr	r6, [pc, #60]	(1023a0 <.text+0x23a0>)
  102362:	e024      	b	1023ae <.text+0x23ae>
  102364:	f94c      	second half of BL instruction 0xf94c
  102366:	ffff      	second half of BL instruction 0xffff
  102368:	05d4      	lsl	r4, r2, #23
  10236a:	0000      	lsl	r0, r0, #0
  10236c:	05dc      	lsl	r4, r3, #23
  10236e:	0000      	lsl	r0, r0, #0
  102370:	05cc      	lsl	r4, r1, #23
  102372:	0000      	lsl	r0, r0, #0
  102374:	06b4      	lsl	r4, r6, #26
  102376:	0000      	lsl	r0, r0, #0
  102378:	0614      	lsl	r4, r2, #24
  10237a:	0000      	lsl	r0, r0, #0
  10237c:	067c      	lsl	r4, r7, #25
	...
  102386:	0000      	lsl	r0, r0, #0
  102388:	0684      	lsl	r4, r0, #26
  10238a:	0000      	lsl	r0, r0, #0
  10238c:	06b3      	lsl	r3, r6, #26
  10238e:	0000      	lsl	r0, r0, #0
  102390:	80f4      	strh	r4, [r6, #6]
  102392:	0010      	lsl	r0, r2, #0
  102394:	045c      	lsl	r4, r3, #17
  102396:	0000      	lsl	r0, r0, #0
  102398:	8268      	strh	r0, [r5, #18]
  10239a:	0010      	lsl	r0, r2, #0
  10239c:	06b1      	lsl	r1, r6, #26
  10239e:	0000      	lsl	r0, r0, #0
  1023a0:	8258      	strh	r0, [r3, #18]
  1023a2:	0010      	lsl	r0, r2, #0
  1023a4:	2008      	mov	r0, #8
  1023a6:	3c10      	sub	r4, #16
  1023a8:	4480      	add	r8, r0
  1023aa:	2c10      	cmp	r4, #16
  1023ac:	dd23      	ble	1023f6 <.text+0x23f6>
  1023ae:	4641      	mov	r1, r8
  1023b0:	2310      	mov	r3, #16
  1023b2:	604b      	str	r3, [r1, #4]
  1023b4:	4ad6      	ldr	r2, [pc, #856]	(102710 <.text+0x2710>)
  1023b6:	23d0      	mov	r3, #208
  1023b8:	00db      	lsl	r3, r3, #3
  1023ba:	3710      	add	r7, #16
  1023bc:	446a      	add	r2, sp
  1023be:	3501      	add	r5, #1
  1023c0:	446b      	add	r3, sp
  1023c2:	600e      	str	r6, [r1, #0]
  1023c4:	6017      	str	r7, [r2, #0]
  1023c6:	601d      	str	r5, [r3, #0]
  1023c8:	2d07      	cmp	r5, #7
  1023ca:	ddeb      	ble	1023a4 <.text+0x23a4>
  1023cc:	49d1      	ldr	r1, [pc, #836]	(102714 <.text+0x2714>)
  1023ce:	4648      	mov	r0, r9
  1023d0:	4469      	add	r1, sp
  1023d2:	fe3df7ff 	bl	102050 <__sprint>
  1023d6:	2800      	cmp	r0, #0
  1023d8:	d000      	beq	1023dc <.text+0x23dc>
  1023da:	e17a      	b	1026d2 <.text+0x26d2>
  1023dc:	49ce      	ldr	r1, [pc, #824]	(102718 <.text+0x2718>)
  1023de:	4acc      	ldr	r2, [pc, #816]	(102710 <.text+0x2710>)
  1023e0:	23d0      	mov	r3, #208
  1023e2:	00db      	lsl	r3, r3, #3
  1023e4:	4469      	add	r1, sp
  1023e6:	446a      	add	r2, sp
  1023e8:	446b      	add	r3, sp
  1023ea:	3c10      	sub	r4, #16
  1023ec:	4688      	mov	r8, r1
  1023ee:	6817      	ldr	r7, [r2, #0]
  1023f0:	681d      	ldr	r5, [r3, #0]
  1023f2:	2c10      	cmp	r4, #16
  1023f4:	dcdb      	bgt	1023ae <.text+0x23ae>
  1023f6:	49c6      	ldr	r1, [pc, #792]	(102710 <.text+0x2710>)
  1023f8:	22d0      	mov	r2, #208
  1023fa:	00d2      	lsl	r2, r2, #3
  1023fc:	4640      	mov	r0, r8
  1023fe:	193f      	add	r7, r7, r4
  102400:	4469      	add	r1, sp
  102402:	3501      	add	r5, #1
  102404:	446a      	add	r2, sp
  102406:	6006      	str	r6, [r0, #0]
  102408:	6044      	str	r4, [r0, #4]
  10240a:	600f      	str	r7, [r1, #0]
  10240c:	6015      	str	r5, [r2, #0]
  10240e:	2d07      	cmp	r5, #7
  102410:	dd01      	ble	102416 <.text+0x2416>
  102412:	fde4f000 	bl	102fde <.text+0x2fde>
  102416:	2308      	mov	r3, #8
  102418:	9a10      	ldr	r2, [sp, #64]
  10241a:	4498      	add	r8, r3
  10241c:	465b      	mov	r3, fp
  10241e:	1ad4      	sub	r4, r2, r3
  102420:	2c00      	cmp	r4, #0
  102422:	dd00      	ble	102426 <.text+0x2426>
  102424:	e0ad      	b	102582 <.text+0x2582>
  102426:	9815      	ldr	r0, [sp, #84]
  102428:	05c0      	lsl	r0, r0, #23
  10242a:	d500      	bpl	10242e <.text+0x242e>
  10242c:	e0ed      	b	10260a <.text+0x260a>
  10242e:	4cb8      	ldr	r4, [pc, #736]	(102710 <.text+0x2710>)
  102430:	20d0      	mov	r0, #208
  102432:	9909      	ldr	r1, [sp, #36]
  102434:	00c0      	lsl	r0, r0, #3
  102436:	4642      	mov	r2, r8
  102438:	465b      	mov	r3, fp
  10243a:	445f      	add	r7, fp
  10243c:	446c      	add	r4, sp
  10243e:	3501      	add	r5, #1
  102440:	4468      	add	r0, sp
  102442:	6011      	str	r1, [r2, #0]
  102444:	6053      	str	r3, [r2, #4]
  102446:	6027      	str	r7, [r4, #0]
  102448:	6005      	str	r5, [r0, #0]
  10244a:	2d07      	cmp	r5, #7
  10244c:	dd00      	ble	102450 <.text+0x2450>
  10244e:	e208      	b	102862 <.text+0x2862>
  102450:	3208      	add	r2, #8
  102452:	9c15      	ldr	r4, [sp, #84]
  102454:	0764      	lsl	r4, r4, #29
  102456:	d54c      	bpl	1024f2 <.text+0x24f2>
  102458:	980b      	ldr	r0, [sp, #44]
  10245a:	4651      	mov	r1, sl
  10245c:	1a44      	sub	r4, r0, r1
  10245e:	2c00      	cmp	r4, #0
  102460:	dd47      	ble	1024f2 <.text+0x24f2>
  102462:	2c10      	cmp	r4, #16
  102464:	dc01      	bgt	10246a <.text+0x246a>
  102466:	ff56f000 	bl	103316 <.text+0x3316>
  10246a:	23d0      	mov	r3, #208
  10246c:	00db      	lsl	r3, r3, #3
  10246e:	446b      	add	r3, sp
  102470:	681d      	ldr	r5, [r3, #0]
  102472:	4eaa      	ldr	r6, [pc, #680]	(10271c <.text+0x271c>)
  102474:	e003      	b	10247e <.text+0x247e>
  102476:	3c10      	sub	r4, #16
  102478:	3208      	add	r2, #8
  10247a:	2c10      	cmp	r4, #16
  10247c:	dd21      	ble	1024c2 <.text+0x24c2>
  10247e:	48a4      	ldr	r0, [pc, #656]	(102710 <.text+0x2710>)
  102480:	21d0      	mov	r1, #208
  102482:	00c9      	lsl	r1, r1, #3
  102484:	2310      	mov	r3, #16
  102486:	3710      	add	r7, #16
  102488:	4468      	add	r0, sp
  10248a:	3501      	add	r5, #1
  10248c:	4469      	add	r1, sp
  10248e:	6016      	str	r6, [r2, #0]
  102490:	6053      	str	r3, [r2, #4]
  102492:	6007      	str	r7, [r0, #0]
  102494:	600d      	str	r5, [r1, #0]
  102496:	2d07      	cmp	r5, #7
  102498:	dded      	ble	102476 <.text+0x2476>
  10249a:	499e      	ldr	r1, [pc, #632]	(102714 <.text+0x2714>)
  10249c:	4648      	mov	r0, r9
  10249e:	4469      	add	r1, sp
  1024a0:	fdd6f7ff 	bl	102050 <__sprint>
  1024a4:	2800      	cmp	r0, #0
  1024a6:	d000      	beq	1024aa <.text+0x24aa>
  1024a8:	e113      	b	1026d2 <.text+0x26d2>
  1024aa:	4b99      	ldr	r3, [pc, #612]	(102710 <.text+0x2710>)
  1024ac:	20d0      	mov	r0, #208
  1024ae:	4a9a      	ldr	r2, [pc, #616]	(102718 <.text+0x2718>)
  1024b0:	00c0      	lsl	r0, r0, #3
  1024b2:	446b      	add	r3, sp
  1024b4:	4468      	add	r0, sp
  1024b6:	3c10      	sub	r4, #16
  1024b8:	446a      	add	r2, sp
  1024ba:	681f      	ldr	r7, [r3, #0]
  1024bc:	6805      	ldr	r5, [r0, #0]
  1024be:	2c10      	cmp	r4, #16
  1024c0:	dcdd      	bgt	10247e <.text+0x247e>
  1024c2:	6016      	str	r6, [r2, #0]
  1024c4:	6054      	str	r4, [r2, #4]
  1024c6:	23d0      	mov	r3, #208
  1024c8:	4a91      	ldr	r2, [pc, #580]	(102710 <.text+0x2710>)
  1024ca:	00db      	lsl	r3, r3, #3
  1024cc:	193f      	add	r7, r7, r4
  1024ce:	446a      	add	r2, sp
  1024d0:	3501      	add	r5, #1
  1024d2:	446b      	add	r3, sp
  1024d4:	6017      	str	r7, [r2, #0]
  1024d6:	601d      	str	r5, [r3, #0]
  1024d8:	2d07      	cmp	r5, #7
  1024da:	dd0a      	ble	1024f2 <.text+0x24f2>
  1024dc:	498d      	ldr	r1, [pc, #564]	(102714 <.text+0x2714>)
  1024de:	4648      	mov	r0, r9
  1024e0:	4469      	add	r1, sp
  1024e2:	fdb5f7ff 	bl	102050 <__sprint>
  1024e6:	2800      	cmp	r0, #0
  1024e8:	d000      	beq	1024ec <.text+0x24ec>
  1024ea:	e0f2      	b	1026d2 <.text+0x26d2>
  1024ec:	4c88      	ldr	r4, [pc, #544]	(102710 <.text+0x2710>)
  1024ee:	446c      	add	r4, sp
  1024f0:	6827      	ldr	r7, [r4, #0]
  1024f2:	9b0b      	ldr	r3, [sp, #44]
  1024f4:	4553      	cmp	r3, sl
  1024f6:	da00      	bge	1024fa <.text+0x24fa>
  1024f8:	4653      	mov	r3, sl
  1024fa:	980a      	ldr	r0, [sp, #40]
  1024fc:	18c0      	add	r0, r0, r3
  1024fe:	900a      	str	r0, [sp, #40]
  102500:	2f00      	cmp	r7, #0
  102502:	d000      	beq	102506 <.text+0x2506>
  102504:	e0dd      	b	1026c2 <.text+0x26c2>
  102506:	21d0      	mov	r1, #208
  102508:	00c9      	lsl	r1, r1, #3
  10250a:	9a12      	ldr	r2, [sp, #72]
  10250c:	2500      	mov	r5, #0
  10250e:	4469      	add	r1, sp
  102510:	600d      	str	r5, [r1, #0]
  102512:	2a00      	cmp	r2, #0
  102514:	d100      	bne	102518 <.text+0x2518>
  102516:	e0ef      	b	1026f8 <.text+0x26f8>
  102518:	9805      	ldr	r0, [sp, #20]
  10251a:	1c11      	mov	r1, r2		(add r1, r2, #0)
  10251c:	fe32f002 	bl	105184 <_free_r>
  102520:	4b7d      	ldr	r3, [pc, #500]	(102718 <.text+0x2718>)
  102522:	9512      	str	r5, [sp, #72]
  102524:	446b      	add	r3, sp
  102526:	4698      	mov	r8, r3
  102528:	9816      	ldr	r0, [sp, #88]
  10252a:	4682      	mov	sl, r0
  10252c:	e62a      	b	102184 <_vfprintf_r+0x114>
  10252e:	4b78      	ldr	r3, [pc, #480]	(102710 <.text+0x2710>)
  102530:	24d0      	mov	r4, #208
  102532:	00e4      	lsl	r4, r4, #3
  102534:	446b      	add	r3, sp
  102536:	446c      	add	r4, sp
  102538:	681f      	ldr	r7, [r3, #0]
  10253a:	6825      	ldr	r5, [r4, #0]
  10253c:	4a78      	ldr	r2, [pc, #480]	(102720 <.text+0x2720>)
  10253e:	446a      	add	r2, sp
  102540:	7813      	ldrb	r3, [r2, #0]
  102542:	2b00      	cmp	r3, #0
  102544:	d100      	bne	102548 <.text+0x2548>
  102546:	e6e0      	b	10230a <_vfprintf_r+0x29a>
  102548:	4871      	ldr	r0, [pc, #452]	(102710 <.text+0x2710>)
  10254a:	21d0      	mov	r1, #208
  10254c:	4643      	mov	r3, r8
  10254e:	00c9      	lsl	r1, r1, #3
  102550:	601a      	str	r2, [r3, #0]
  102552:	4644      	mov	r4, r8
  102554:	2301      	mov	r3, #1
  102556:	3701      	add	r7, #1
  102558:	4468      	add	r0, sp
  10255a:	3501      	add	r5, #1
  10255c:	4469      	add	r1, sp
  10255e:	6063      	str	r3, [r4, #4]
  102560:	6007      	str	r7, [r0, #0]
  102562:	600d      	str	r5, [r1, #0]
  102564:	2d07      	cmp	r5, #7
  102566:	dd00      	ble	10256a <.text+0x256a>
  102568:	e1bb      	b	1028e2 <.text+0x28e2>
  10256a:	2208      	mov	r2, #8
  10256c:	4490      	add	r8, r2
  10256e:	9a06      	ldr	r2, [sp, #24]
  102570:	2a80      	cmp	r2, #128
  102572:	d100      	bne	102576 <.text+0x2576>
  102574:	e6ea      	b	10234c <_vfprintf_r+0x2dc>
  102576:	9a10      	ldr	r2, [sp, #64]
  102578:	465b      	mov	r3, fp
  10257a:	1ad4      	sub	r4, r2, r3
  10257c:	2c00      	cmp	r4, #0
  10257e:	dc00      	bgt	102582 <.text+0x2582>
  102580:	e751      	b	102426 <.text+0x2426>
  102582:	2c10      	cmp	r4, #16
  102584:	dc01      	bgt	10258a <.text+0x258a>
  102586:	fda2f000 	bl	1030ce <.text+0x30ce>
  10258a:	4e66      	ldr	r6, [pc, #408]	(102724 <.text+0x2724>)
  10258c:	e004      	b	102598 <.text+0x2598>
  10258e:	2308      	mov	r3, #8
  102590:	3c10      	sub	r4, #16
  102592:	4498      	add	r8, r3
  102594:	2c10      	cmp	r4, #16
  102596:	dd23      	ble	1025e0 <.text+0x25e0>
  102598:	495d      	ldr	r1, [pc, #372]	(102710 <.text+0x2710>)
  10259a:	22d0      	mov	r2, #208
  10259c:	00d2      	lsl	r2, r2, #3
  10259e:	4640      	mov	r0, r8
  1025a0:	2310      	mov	r3, #16
  1025a2:	3710      	add	r7, #16
  1025a4:	4469      	add	r1, sp
  1025a6:	3501      	add	r5, #1
  1025a8:	446a      	add	r2, sp
  1025aa:	6006      	str	r6, [r0, #0]
  1025ac:	6043      	str	r3, [r0, #4]
  1025ae:	600f      	str	r7, [r1, #0]
  1025b0:	6015      	str	r5, [r2, #0]
  1025b2:	2d07      	cmp	r5, #7
  1025b4:	ddeb      	ble	10258e <.text+0x258e>
  1025b6:	4957      	ldr	r1, [pc, #348]	(102714 <.text+0x2714>)
  1025b8:	4648      	mov	r0, r9
  1025ba:	4469      	add	r1, sp
  1025bc:	fd48f7ff 	bl	102050 <__sprint>
  1025c0:	2800      	cmp	r0, #0
  1025c2:	d000      	beq	1025c6 <.text+0x25c6>
  1025c4:	e085      	b	1026d2 <.text+0x26d2>
  1025c6:	4854      	ldr	r0, [pc, #336]	(102718 <.text+0x2718>)
  1025c8:	4951      	ldr	r1, [pc, #324]	(102710 <.text+0x2710>)
  1025ca:	22d0      	mov	r2, #208
  1025cc:	00d2      	lsl	r2, r2, #3
  1025ce:	4468      	add	r0, sp
  1025d0:	4469      	add	r1, sp
  1025d2:	446a      	add	r2, sp
  1025d4:	3c10      	sub	r4, #16
  1025d6:	4680      	mov	r8, r0
  1025d8:	680f      	ldr	r7, [r1, #0]
  1025da:	6815      	ldr	r5, [r2, #0]
  1025dc:	2c10      	cmp	r4, #16
  1025de:	dcdb      	bgt	102598 <.text+0x2598>
  1025e0:	4643      	mov	r3, r8
  1025e2:	193f      	add	r7, r7, r4
  1025e4:	605c      	str	r4, [r3, #4]
  1025e6:	20d0      	mov	r0, #208
  1025e8:	4c49      	ldr	r4, [pc, #292]	(102710 <.text+0x2710>)
  1025ea:	00c0      	lsl	r0, r0, #3
  1025ec:	446c      	add	r4, sp
  1025ee:	3501      	add	r5, #1
  1025f0:	4468      	add	r0, sp
  1025f2:	601e      	str	r6, [r3, #0]
  1025f4:	6027      	str	r7, [r4, #0]
  1025f6:	6005      	str	r5, [r0, #0]
  1025f8:	2d07      	cmp	r5, #7
  1025fa:	dd00      	ble	1025fe <.text+0x25fe>
  1025fc:	e15e      	b	1028bc <.text+0x28bc>
  1025fe:	9815      	ldr	r0, [sp, #84]
  102600:	2108      	mov	r1, #8
  102602:	4488      	add	r8, r1
  102604:	05c0      	lsl	r0, r0, #23
  102606:	d400      	bmi	10260a <.text+0x260a>
  102608:	e711      	b	10242e <.text+0x242e>
  10260a:	9a08      	ldr	r2, [sp, #32]
  10260c:	2a65      	cmp	r2, #101
  10260e:	dd00      	ble	102612 <.text+0x2612>
  102610:	e092      	b	102738 <.text+0x2738>
  102612:	9c0f      	ldr	r4, [sp, #60]
  102614:	2c01      	cmp	r4, #1
  102616:	dc01      	bgt	10261c <.text+0x261c>
  102618:	fd3ff000 	bl	10309a <.text+0x309a>
  10261c:	9909      	ldr	r1, [sp, #36]
  10261e:	4a42      	ldr	r2, [pc, #264]	(102728 <.text+0x2728>)
  102620:	780b      	ldrb	r3, [r1, #0]
  102622:	446a      	add	r2, sp
  102624:	7013      	strb	r3, [r2, #0]
  102626:	483a      	ldr	r0, [pc, #232]	(102710 <.text+0x2710>)
  102628:	232e      	mov	r3, #46
  10262a:	21d0      	mov	r1, #208
  10262c:	7053      	strb	r3, [r2, #1]
  10262e:	00c9      	lsl	r1, r1, #3
  102630:	4643      	mov	r3, r8
  102632:	601a      	str	r2, [r3, #0]
  102634:	4644      	mov	r4, r8
  102636:	2302      	mov	r3, #2
  102638:	3702      	add	r7, #2
  10263a:	4468      	add	r0, sp
  10263c:	3501      	add	r5, #1
  10263e:	4469      	add	r1, sp
  102640:	6063      	str	r3, [r4, #4]
  102642:	6007      	str	r7, [r0, #0]
  102644:	600d      	str	r5, [r1, #0]
  102646:	2d07      	cmp	r5, #7
  102648:	dd01      	ble	10264e <.text+0x264e>
  10264a:	fcddf000 	bl	103008 <.text+0x3008>
  10264e:	2208      	mov	r2, #8
  102650:	4490      	add	r8, r2
  102652:	9813      	ldr	r0, [sp, #76]
  102654:	9914      	ldr	r1, [sp, #80]
  102656:	4a35      	ldr	r2, [pc, #212]	(10272c <.text+0x272c>)
  102658:	4b35      	ldr	r3, [pc, #212]	(102730 <.text+0x2730>)
  10265a:	f927f005 	bl	1078ac <__nedf2>
  10265e:	2800      	cmp	r0, #0
  102660:	d100      	bne	102664 <.text+0x2664>
  102662:	e1bc      	b	1029de <.text+0x29de>
  102664:	9b09      	ldr	r3, [sp, #36]
  102666:	4641      	mov	r1, r8
  102668:	3301      	add	r3, #1
  10266a:	600b      	str	r3, [r1, #0]
  10266c:	9b0f      	ldr	r3, [sp, #60]
  10266e:	9a0f      	ldr	r2, [sp, #60]
  102670:	3b01      	sub	r3, #1
  102672:	604b      	str	r3, [r1, #4]
  102674:	19d3      	add	r3, r2, r7
  102676:	1e5f      	sub	r7, r3, #1
  102678:	24d0      	mov	r4, #208
  10267a:	4b25      	ldr	r3, [pc, #148]	(102710 <.text+0x2710>)
  10267c:	00e4      	lsl	r4, r4, #3
  10267e:	446b      	add	r3, sp
  102680:	3501      	add	r5, #1
  102682:	446c      	add	r4, sp
  102684:	601f      	str	r7, [r3, #0]
  102686:	6025      	str	r5, [r4, #0]
  102688:	2d07      	cmp	r5, #7
  10268a:	dd01      	ble	102690 <.text+0x2690>
  10268c:	fd53f000 	bl	103136 <.text+0x3136>
  102690:	2008      	mov	r0, #8
  102692:	4480      	add	r8, r0
  102694:	980e      	ldr	r0, [sp, #56]
  102696:	4b27      	ldr	r3, [pc, #156]	(102734 <.text+0x2734>)
  102698:	491d      	ldr	r1, [pc, #116]	(102710 <.text+0x2710>)
  10269a:	22d0      	mov	r2, #208
  10269c:	00d2      	lsl	r2, r2, #3
  10269e:	4644      	mov	r4, r8
  1026a0:	446b      	add	r3, sp
  1026a2:	183f      	add	r7, r7, r0
  1026a4:	4469      	add	r1, sp
  1026a6:	3501      	add	r5, #1
  1026a8:	446a      	add	r2, sp
  1026aa:	6023      	str	r3, [r4, #0]
  1026ac:	6060      	str	r0, [r4, #4]
  1026ae:	600f      	str	r7, [r1, #0]
  1026b0:	6015      	str	r5, [r2, #0]
  1026b2:	2d07      	cmp	r5, #7
  1026b4:	dd00      	ble	1026b8 <.text+0x26b8>
  1026b6:	e1fc      	b	102ab2 <.text+0x2ab2>
  1026b8:	4642      	mov	r2, r8
  1026ba:	e6c9      	b	102450 <.text+0x2450>
  1026bc:	9a07      	ldr	r2, [sp, #28]
  1026be:	1aa6      	sub	r6, r4, r2
  1026c0:	e573      	b	1021aa <_vfprintf_r+0x13a>
  1026c2:	4914      	ldr	r1, [pc, #80]	(102714 <.text+0x2714>)
  1026c4:	4648      	mov	r0, r9
  1026c6:	4469      	add	r1, sp
  1026c8:	fcc2f7ff 	bl	102050 <__sprint>
  1026cc:	2800      	cmp	r0, #0
  1026ce:	d100      	bne	1026d2 <.text+0x26d2>
  1026d0:	e719      	b	102506 <.text+0x2506>
  1026d2:	9b12      	ldr	r3, [sp, #72]
  1026d4:	2b00      	cmp	r3, #0
  1026d6:	d003      	beq	1026e0 <.text+0x26e0>
  1026d8:	9805      	ldr	r0, [sp, #20]
  1026da:	9912      	ldr	r1, [sp, #72]
  1026dc:	fd52f002 	bl	105184 <_free_r>
  1026e0:	464c      	mov	r4, r9
  1026e2:	89a3      	ldrh	r3, [r4, #12]
  1026e4:	0658      	lsl	r0, r3, #25
  1026e6:	d400      	bmi	1026ea <.text+0x26ea>
  1026e8:	e527      	b	10213a <_vfprintf_r+0xca>
  1026ea:	2101      	mov	r1, #1
  1026ec:	4249      	neg	r1, r1
  1026ee:	910a      	str	r1, [sp, #40]
  1026f0:	e523      	b	10213a <_vfprintf_r+0xca>
  1026f2:	fc39f002 	bl	104f68 <__sinit>
  1026f6:	e4d2      	b	10209e <_vfprintf_r+0x2e>
  1026f8:	4c07      	ldr	r4, [pc, #28]	(102718 <.text+0x2718>)
  1026fa:	446c      	add	r4, sp
  1026fc:	46a0      	mov	r8, r4
  1026fe:	e713      	b	102528 <.text+0x2528>
  102700:	4648      	mov	r0, r9
  102702:	fbe1f001 	bl	103ec8 <__swsetup>
  102706:	2800      	cmp	r0, #0
  102708:	d1ef      	bne	1026ea <.text+0x26ea>
  10270a:	464c      	mov	r4, r9
  10270c:	89a2      	ldrh	r2, [r4, #12]
  10270e:	e4cf      	b	1020b0 <_vfprintf_r+0x40>
  102710:	0684      	lsl	r4, r0, #26
  102712:	0000      	lsl	r0, r0, #0
  102714:	067c      	lsl	r4, r7, #25
  102716:	0000      	lsl	r0, r0, #0
  102718:	0614      	lsl	r4, r2, #24
  10271a:	0000      	lsl	r0, r0, #0
  10271c:	8268      	strh	r0, [r5, #18]
  10271e:	0010      	lsl	r0, r2, #0
  102720:	06b3      	lsl	r3, r6, #26
  102722:	0000      	lsl	r0, r0, #0
  102724:	8258      	strh	r0, [r3, #18]
  102726:	0010      	lsl	r0, r2, #0
  102728:	06b1      	lsl	r1, r6, #26
	...
  102732:	0000      	lsl	r0, r0, #0
  102734:	0699      	lsl	r1, r3, #26
  102736:	0000      	lsl	r0, r0, #0
  102738:	9813      	ldr	r0, [sp, #76]
  10273a:	9914      	ldr	r1, [sp, #80]
  10273c:	4be5      	ldr	r3, [pc, #916]	(102ad4 <.text+0x2ad4>)
  10273e:	4ae4      	ldr	r2, [pc, #912]	(102ad0 <.text+0x2ad0>)
  102740:	f888f005 	bl	107854 <__eqdf2>
  102744:	2800      	cmp	r0, #0
  102746:	d000      	beq	10274a <.text+0x274a>
  102748:	e0f9      	b	10293e <.text+0x293e>
  10274a:	4be3      	ldr	r3, [pc, #908]	(102ad8 <.text+0x2ad8>)
  10274c:	48e3      	ldr	r0, [pc, #908]	(102adc <.text+0x2adc>)
  10274e:	21d0      	mov	r1, #208
  102750:	4644      	mov	r4, r8
  102752:	00c9      	lsl	r1, r1, #3
  102754:	6023      	str	r3, [r4, #0]
  102756:	3701      	add	r7, #1
  102758:	2301      	mov	r3, #1
  10275a:	4468      	add	r0, sp
  10275c:	3501      	add	r5, #1
  10275e:	4469      	add	r1, sp
  102760:	6063      	str	r3, [r4, #4]
  102762:	6007      	str	r7, [r0, #0]
  102764:	600d      	str	r5, [r1, #0]
  102766:	2d07      	cmp	r5, #7
  102768:	dd01      	ble	10276e <.text+0x276e>
  10276a:	fcbef000 	bl	1030ea <.text+0x30ea>
  10276e:	4642      	mov	r2, r8
  102770:	3208      	add	r2, #8
  102772:	4cdb      	ldr	r4, [pc, #876]	(102ae0 <.text+0x2ae0>)
  102774:	446c      	add	r4, sp
  102776:	6823      	ldr	r3, [r4, #0]
  102778:	980f      	ldr	r0, [sp, #60]
  10277a:	4298      	cmp	r0, r3
  10277c:	dc00      	bgt	102780 <.text+0x2780>
  10277e:	e1c5      	b	102b0c <.text+0x2b0c>
  102780:	20d0      	mov	r0, #208
  102782:	00c0      	lsl	r0, r0, #3
  102784:	4468      	add	r0, sp
  102786:	9b0c      	ldr	r3, [sp, #48]
  102788:	6805      	ldr	r5, [r0, #0]
  10278a:	4cd4      	ldr	r4, [pc, #848]	(102adc <.text+0x2adc>)
  10278c:	6013      	str	r3, [r2, #0]
  10278e:	3701      	add	r7, #1
  102790:	2301      	mov	r3, #1
  102792:	446c      	add	r4, sp
  102794:	3501      	add	r5, #1
  102796:	6053      	str	r3, [r2, #4]
  102798:	6027      	str	r7, [r4, #0]
  10279a:	6005      	str	r5, [r0, #0]
  10279c:	2d07      	cmp	r5, #7
  10279e:	dd00      	ble	1027a2 <.text+0x27a2>
  1027a0:	e384      	b	102eac <.text+0x2eac>
  1027a2:	3208      	add	r2, #8
  1027a4:	9c0f      	ldr	r4, [sp, #60]
  1027a6:	3c01      	sub	r4, #1
  1027a8:	2c00      	cmp	r4, #0
  1027aa:	dc00      	bgt	1027ae <.text+0x27ae>
  1027ac:	e651      	b	102452 <.text+0x2452>
  1027ae:	2c10      	cmp	r4, #16
  1027b0:	dc01      	bgt	1027b6 <.text+0x27b6>
  1027b2:	fc3ef000 	bl	103032 <.text+0x3032>
  1027b6:	23d0      	mov	r3, #208
  1027b8:	00db      	lsl	r3, r3, #3
  1027ba:	446b      	add	r3, sp
  1027bc:	681d      	ldr	r5, [r3, #0]
  1027be:	4ec9      	ldr	r6, [pc, #804]	(102ae4 <.text+0x2ae4>)
  1027c0:	e005      	b	1027ce <.text+0x27ce>
  1027c2:	3208      	add	r2, #8
  1027c4:	3c10      	sub	r4, #16
  1027c6:	2c10      	cmp	r4, #16
  1027c8:	dc01      	bgt	1027ce <.text+0x27ce>
  1027ca:	fc37f000 	bl	10303c <.text+0x303c>
  1027ce:	48c3      	ldr	r0, [pc, #780]	(102adc <.text+0x2adc>)
  1027d0:	21d0      	mov	r1, #208
  1027d2:	00c9      	lsl	r1, r1, #3
  1027d4:	2310      	mov	r3, #16
  1027d6:	3710      	add	r7, #16
  1027d8:	4468      	add	r0, sp
  1027da:	3501      	add	r5, #1
  1027dc:	4469      	add	r1, sp
  1027de:	6016      	str	r6, [r2, #0]
  1027e0:	6053      	str	r3, [r2, #4]
  1027e2:	6007      	str	r7, [r0, #0]
  1027e4:	600d      	str	r5, [r1, #0]
  1027e6:	2d07      	cmp	r5, #7
  1027e8:	ddeb      	ble	1027c2 <.text+0x27c2>
  1027ea:	49bf      	ldr	r1, [pc, #764]	(102ae8 <.text+0x2ae8>)
  1027ec:	4648      	mov	r0, r9
  1027ee:	4469      	add	r1, sp
  1027f0:	fc2ef7ff 	bl	102050 <__sprint>
  1027f4:	2800      	cmp	r0, #0
  1027f6:	d000      	beq	1027fa <.text+0x27fa>
  1027f8:	e76b      	b	1026d2 <.text+0x26d2>
  1027fa:	4bb8      	ldr	r3, [pc, #736]	(102adc <.text+0x2adc>)
  1027fc:	20d0      	mov	r0, #208
  1027fe:	00c0      	lsl	r0, r0, #3
  102800:	4aba      	ldr	r2, [pc, #744]	(102aec <.text+0x2aec>)
  102802:	446b      	add	r3, sp
  102804:	4468      	add	r0, sp
  102806:	681f      	ldr	r7, [r3, #0]
  102808:	6805      	ldr	r5, [r0, #0]
  10280a:	446a      	add	r2, sp
  10280c:	e7da      	b	1027c4 <.text+0x27c4>
  10280e:	2301      	mov	r3, #1
  102810:	425b      	neg	r3, r3
  102812:	930a      	str	r3, [sp, #40]
  102814:	89a3      	ldrh	r3, [r4, #12]
  102816:	065c      	lsl	r4, r3, #25
  102818:	d500      	bpl	10281c <.text+0x281c>
  10281a:	e488      	b	10212e <_vfprintf_r+0xbe>
  10281c:	e48d      	b	10213a <_vfprintf_r+0xca>
  10281e:	49b2      	ldr	r1, [pc, #712]	(102ae8 <.text+0x2ae8>)
  102820:	4648      	mov	r0, r9
  102822:	4469      	add	r1, sp
  102824:	fc14f7ff 	bl	102050 <__sprint>
  102828:	2800      	cmp	r0, #0
  10282a:	d000      	beq	10282e <.text+0x282e>
  10282c:	e751      	b	1026d2 <.text+0x26d2>
  10282e:	48ab      	ldr	r0, [pc, #684]	(102adc <.text+0x2adc>)
  102830:	4aae      	ldr	r2, [pc, #696]	(102aec <.text+0x2aec>)
  102832:	4468      	add	r0, sp
  102834:	6807      	ldr	r7, [r0, #0]
  102836:	446a      	add	r2, sp
  102838:	9b15      	ldr	r3, [sp, #84]
  10283a:	2101      	mov	r1, #1
  10283c:	420b      	tst	r3, r1
  10283e:	d100      	bne	102842 <.text+0x2842>
  102840:	e607      	b	102452 <.text+0x2452>
  102842:	20d0      	mov	r0, #208
  102844:	00c0      	lsl	r0, r0, #3
  102846:	4468      	add	r0, sp
  102848:	6805      	ldr	r5, [r0, #0]
  10284a:	4ca4      	ldr	r4, [pc, #656]	(102adc <.text+0x2adc>)
  10284c:	4ba8      	ldr	r3, [pc, #672]	(102af0 <.text+0x2af0>)
  10284e:	3701      	add	r7, #1
  102850:	446c      	add	r4, sp
  102852:	3501      	add	r5, #1
  102854:	6013      	str	r3, [r2, #0]
  102856:	6051      	str	r1, [r2, #4]
  102858:	6027      	str	r7, [r4, #0]
  10285a:	6005      	str	r5, [r0, #0]
  10285c:	2d07      	cmp	r5, #7
  10285e:	dc00      	bgt	102862 <.text+0x2862>
  102860:	e5f6      	b	102450 <.text+0x2450>
  102862:	49a1      	ldr	r1, [pc, #644]	(102ae8 <.text+0x2ae8>)
  102864:	4648      	mov	r0, r9
  102866:	4469      	add	r1, sp
  102868:	fbf2f7ff 	bl	102050 <__sprint>
  10286c:	2800      	cmp	r0, #0
  10286e:	d000      	beq	102872 <.text+0x2872>
  102870:	e72f      	b	1026d2 <.text+0x26d2>
  102872:	499a      	ldr	r1, [pc, #616]	(102adc <.text+0x2adc>)
  102874:	4a9d      	ldr	r2, [pc, #628]	(102aec <.text+0x2aec>)
  102876:	4469      	add	r1, sp
  102878:	680f      	ldr	r7, [r1, #0]
  10287a:	446a      	add	r2, sp
  10287c:	e5e9      	b	102452 <.text+0x2452>
  10287e:	499a      	ldr	r1, [pc, #616]	(102ae8 <.text+0x2ae8>)
  102880:	4648      	mov	r0, r9
  102882:	4469      	add	r1, sp
  102884:	fbe4f7ff 	bl	102050 <__sprint>
  102888:	2800      	cmp	r0, #0
  10288a:	d000      	beq	10288e <.text+0x288e>
  10288c:	e721      	b	1026d2 <.text+0x26d2>
  10288e:	4893      	ldr	r0, [pc, #588]	(102adc <.text+0x2adc>)
  102890:	21d0      	mov	r1, #208
  102892:	4c96      	ldr	r4, [pc, #600]	(102aec <.text+0x2aec>)
  102894:	00c9      	lsl	r1, r1, #3
  102896:	4468      	add	r0, sp
  102898:	4469      	add	r1, sp
  10289a:	446c      	add	r4, sp
  10289c:	6807      	ldr	r7, [r0, #0]
  10289e:	680d      	ldr	r5, [r1, #0]
  1028a0:	46a0      	mov	r8, r4
  1028a2:	e664      	b	10256e <.text+0x256e>
  1028a4:	4990      	ldr	r1, [pc, #576]	(102ae8 <.text+0x2ae8>)
  1028a6:	4648      	mov	r0, r9
  1028a8:	4469      	add	r1, sp
  1028aa:	fbd1f7ff 	bl	102050 <__sprint>
  1028ae:	2800      	cmp	r0, #0
  1028b0:	d000      	beq	1028b4 <.text+0x28b4>
  1028b2:	e715      	b	1026e0 <.text+0x26e0>
  1028b4:	498d      	ldr	r1, [pc, #564]	(102aec <.text+0x2aec>)
  1028b6:	4469      	add	r1, sp
  1028b8:	4688      	mov	r8, r1
  1028ba:	e48f      	b	1021dc <_vfprintf_r+0x16c>
  1028bc:	498a      	ldr	r1, [pc, #552]	(102ae8 <.text+0x2ae8>)
  1028be:	4648      	mov	r0, r9
  1028c0:	4469      	add	r1, sp
  1028c2:	fbc5f7ff 	bl	102050 <__sprint>
  1028c6:	2800      	cmp	r0, #0
  1028c8:	d000      	beq	1028cc <.text+0x28cc>
  1028ca:	e702      	b	1026d2 <.text+0x26d2>
  1028cc:	4b83      	ldr	r3, [pc, #524]	(102adc <.text+0x2adc>)
  1028ce:	24d0      	mov	r4, #208
  1028d0:	4a86      	ldr	r2, [pc, #536]	(102aec <.text+0x2aec>)
  1028d2:	00e4      	lsl	r4, r4, #3
  1028d4:	446b      	add	r3, sp
  1028d6:	446c      	add	r4, sp
  1028d8:	446a      	add	r2, sp
  1028da:	681f      	ldr	r7, [r3, #0]
  1028dc:	6825      	ldr	r5, [r4, #0]
  1028de:	4690      	mov	r8, r2
  1028e0:	e5a1      	b	102426 <.text+0x2426>
  1028e2:	4981      	ldr	r1, [pc, #516]	(102ae8 <.text+0x2ae8>)
  1028e4:	4648      	mov	r0, r9
  1028e6:	4469      	add	r1, sp
  1028e8:	fbb2f7ff 	bl	102050 <__sprint>
  1028ec:	2800      	cmp	r0, #0
  1028ee:	d000      	beq	1028f2 <.text+0x28f2>
  1028f0:	e6ef      	b	1026d2 <.text+0x26d2>
  1028f2:	4c7a      	ldr	r4, [pc, #488]	(102adc <.text+0x2adc>)
  1028f4:	20d0      	mov	r0, #208
  1028f6:	4b7d      	ldr	r3, [pc, #500]	(102aec <.text+0x2aec>)
  1028f8:	00c0      	lsl	r0, r0, #3
  1028fa:	446c      	add	r4, sp
  1028fc:	4468      	add	r0, sp
  1028fe:	446b      	add	r3, sp
  102900:	6827      	ldr	r7, [r4, #0]
  102902:	6805      	ldr	r5, [r0, #0]
  102904:	4698      	mov	r8, r3
  102906:	e632      	b	10256e <.text+0x256e>
  102908:	4874      	ldr	r0, [pc, #464]	(102adc <.text+0x2adc>)
  10290a:	21d0      	mov	r1, #208
  10290c:	00c9      	lsl	r1, r1, #3
  10290e:	4468      	add	r0, sp
  102910:	4469      	add	r1, sp
  102912:	6807      	ldr	r7, [r0, #0]
  102914:	680d      	ldr	r5, [r1, #0]
  102916:	e611      	b	10253c <.text+0x253c>
  102918:	4973      	ldr	r1, [pc, #460]	(102ae8 <.text+0x2ae8>)
  10291a:	4648      	mov	r0, r9
  10291c:	4469      	add	r1, sp
  10291e:	fb97f7ff 	bl	102050 <__sprint>
  102922:	2800      	cmp	r0, #0
  102924:	d000      	beq	102928 <.text+0x2928>
  102926:	e6d4      	b	1026d2 <.text+0x26d2>
  102928:	496c      	ldr	r1, [pc, #432]	(102adc <.text+0x2adc>)
  10292a:	22d0      	mov	r2, #208
  10292c:	486f      	ldr	r0, [pc, #444]	(102aec <.text+0x2aec>)
  10292e:	00d2      	lsl	r2, r2, #3
  102930:	4469      	add	r1, sp
  102932:	446a      	add	r2, sp
  102934:	4468      	add	r0, sp
  102936:	680f      	ldr	r7, [r1, #0]
  102938:	6815      	ldr	r5, [r2, #0]
  10293a:	4680      	mov	r8, r0
  10293c:	e5fe      	b	10253c <.text+0x253c>
  10293e:	4968      	ldr	r1, [pc, #416]	(102ae0 <.text+0x2ae0>)
  102940:	4469      	add	r1, sp
  102942:	6808      	ldr	r0, [r1, #0]
  102944:	2800      	cmp	r0, #0
  102946:	dc01      	bgt	10294c <.text+0x294c>
  102948:	fc2bf000 	bl	1031a2 <.text+0x31a2>
  10294c:	990f      	ldr	r1, [sp, #60]
  10294e:	4281      	cmp	r1, r0
  102950:	dc77      	bgt	102a42 <.text+0x2a42>
  102952:	4643      	mov	r3, r8
  102954:	19cf      	add	r7, r1, r7
  102956:	6059      	str	r1, [r3, #4]
  102958:	4c60      	ldr	r4, [pc, #384]	(102adc <.text+0x2adc>)
  10295a:	21d0      	mov	r1, #208
  10295c:	9a09      	ldr	r2, [sp, #36]
  10295e:	00c9      	lsl	r1, r1, #3
  102960:	446c      	add	r4, sp
  102962:	3501      	add	r5, #1
  102964:	4469      	add	r1, sp
  102966:	601a      	str	r2, [r3, #0]
  102968:	6027      	str	r7, [r4, #0]
  10296a:	600d      	str	r5, [r1, #0]
  10296c:	2d07      	cmp	r5, #7
  10296e:	dd01      	ble	102974 <.text+0x2974>
  102970:	fd88f000 	bl	103484 <.text+0x3484>
  102974:	4642      	mov	r2, r8
  102976:	3208      	add	r2, #8
  102978:	990f      	ldr	r1, [sp, #60]
  10297a:	1a44      	sub	r4, r0, r1
  10297c:	2c00      	cmp	r4, #0
  10297e:	dc00      	bgt	102982 <.text+0x2982>
  102980:	e75a      	b	102838 <.text+0x2838>
  102982:	2c10      	cmp	r4, #16
  102984:	dc00      	bgt	102988 <.text+0x2988>
  102986:	e3eb      	b	103160 <.text+0x3160>
  102988:	23d0      	mov	r3, #208
  10298a:	00db      	lsl	r3, r3, #3
  10298c:	446b      	add	r3, sp
  10298e:	681d      	ldr	r5, [r3, #0]
  102990:	4e54      	ldr	r6, [pc, #336]	(102ae4 <.text+0x2ae4>)
  102992:	e004      	b	10299e <.text+0x299e>
  102994:	3208      	add	r2, #8
  102996:	3c10      	sub	r4, #16
  102998:	2c10      	cmp	r4, #16
  10299a:	dc00      	bgt	10299e <.text+0x299e>
  10299c:	e3e5      	b	10316a <.text+0x316a>
  10299e:	484f      	ldr	r0, [pc, #316]	(102adc <.text+0x2adc>)
  1029a0:	21d0      	mov	r1, #208
  1029a2:	00c9      	lsl	r1, r1, #3
  1029a4:	2310      	mov	r3, #16
  1029a6:	3710      	add	r7, #16
  1029a8:	4468      	add	r0, sp
  1029aa:	3501      	add	r5, #1
  1029ac:	4469      	add	r1, sp
  1029ae:	6016      	str	r6, [r2, #0]
  1029b0:	6053      	str	r3, [r2, #4]
  1029b2:	6007      	str	r7, [r0, #0]
  1029b4:	600d      	str	r5, [r1, #0]
  1029b6:	2d07      	cmp	r5, #7
  1029b8:	ddec      	ble	102994 <.text+0x2994>
  1029ba:	494b      	ldr	r1, [pc, #300]	(102ae8 <.text+0x2ae8>)
  1029bc:	4648      	mov	r0, r9
  1029be:	4469      	add	r1, sp
  1029c0:	fb46f7ff 	bl	102050 <__sprint>
  1029c4:	2800      	cmp	r0, #0
  1029c6:	d000      	beq	1029ca <.text+0x29ca>
  1029c8:	e683      	b	1026d2 <.text+0x26d2>
  1029ca:	4b44      	ldr	r3, [pc, #272]	(102adc <.text+0x2adc>)
  1029cc:	20d0      	mov	r0, #208
  1029ce:	00c0      	lsl	r0, r0, #3
  1029d0:	4a46      	ldr	r2, [pc, #280]	(102aec <.text+0x2aec>)
  1029d2:	446b      	add	r3, sp
  1029d4:	4468      	add	r0, sp
  1029d6:	681f      	ldr	r7, [r3, #0]
  1029d8:	6805      	ldr	r5, [r0, #0]
  1029da:	446a      	add	r2, sp
  1029dc:	e7db      	b	102996 <.text+0x2996>
  1029de:	9c0f      	ldr	r4, [sp, #60]
  1029e0:	3c01      	sub	r4, #1
  1029e2:	2c00      	cmp	r4, #0
  1029e4:	dc00      	bgt	1029e8 <.text+0x29e8>
  1029e6:	e655      	b	102694 <.text+0x2694>
  1029e8:	2c10      	cmp	r4, #16
  1029ea:	dc00      	bgt	1029ee <.text+0x29ee>
  1029ec:	e2e3      	b	102fb6 <.text+0x2fb6>
  1029ee:	4e3d      	ldr	r6, [pc, #244]	(102ae4 <.text+0x2ae4>)
  1029f0:	e005      	b	1029fe <.text+0x29fe>
  1029f2:	2308      	mov	r3, #8
  1029f4:	4498      	add	r8, r3
  1029f6:	3c10      	sub	r4, #16
  1029f8:	2c10      	cmp	r4, #16
  1029fa:	dc00      	bgt	1029fe <.text+0x29fe>
  1029fc:	e2dc      	b	102fb8 <.text+0x2fb8>
  1029fe:	4937      	ldr	r1, [pc, #220]	(102adc <.text+0x2adc>)
  102a00:	22d0      	mov	r2, #208
  102a02:	00d2      	lsl	r2, r2, #3
  102a04:	4640      	mov	r0, r8
  102a06:	2310      	mov	r3, #16
  102a08:	3710      	add	r7, #16
  102a0a:	4469      	add	r1, sp
  102a0c:	3501      	add	r5, #1
  102a0e:	446a      	add	r2, sp
  102a10:	6006      	str	r6, [r0, #0]
  102a12:	6043      	str	r3, [r0, #4]
  102a14:	600f      	str	r7, [r1, #0]
  102a16:	6015      	str	r5, [r2, #0]
  102a18:	2d07      	cmp	r5, #7
  102a1a:	ddea      	ble	1029f2 <.text+0x29f2>
  102a1c:	4932      	ldr	r1, [pc, #200]	(102ae8 <.text+0x2ae8>)
  102a1e:	4648      	mov	r0, r9
  102a20:	4469      	add	r1, sp
  102a22:	fb15f7ff 	bl	102050 <__sprint>
  102a26:	2800      	cmp	r0, #0
  102a28:	d000      	beq	102a2c <.text+0x2a2c>
  102a2a:	e652      	b	1026d2 <.text+0x26d2>
  102a2c:	492b      	ldr	r1, [pc, #172]	(102adc <.text+0x2adc>)
  102a2e:	22d0      	mov	r2, #208
  102a30:	482e      	ldr	r0, [pc, #184]	(102aec <.text+0x2aec>)
  102a32:	00d2      	lsl	r2, r2, #3
  102a34:	4469      	add	r1, sp
  102a36:	446a      	add	r2, sp
  102a38:	4468      	add	r0, sp
  102a3a:	680f      	ldr	r7, [r1, #0]
  102a3c:	6815      	ldr	r5, [r2, #0]
  102a3e:	4680      	mov	r8, r0
  102a40:	e7d9      	b	1029f6 <.text+0x29f6>
  102a42:	4c26      	ldr	r4, [pc, #152]	(102adc <.text+0x2adc>)
  102a44:	21d0      	mov	r1, #208
  102a46:	9a09      	ldr	r2, [sp, #36]
  102a48:	00c9      	lsl	r1, r1, #3
  102a4a:	4643      	mov	r3, r8
  102a4c:	183f      	add	r7, r7, r0
  102a4e:	446c      	add	r4, sp
  102a50:	3501      	add	r5, #1
  102a52:	4469      	add	r1, sp
  102a54:	601a      	str	r2, [r3, #0]
  102a56:	6058      	str	r0, [r3, #4]
  102a58:	6027      	str	r7, [r4, #0]
  102a5a:	600d      	str	r5, [r1, #0]
  102a5c:	2d07      	cmp	r5, #7
  102a5e:	dd01      	ble	102a64 <.text+0x2a64>
  102a60:	fcf6f000 	bl	103450 <.text+0x3450>
  102a64:	4642      	mov	r2, r8
  102a66:	3208      	add	r2, #8
  102a68:	4b21      	ldr	r3, [pc, #132]	(102af0 <.text+0x2af0>)
  102a6a:	6013      	str	r3, [r2, #0]
  102a6c:	2301      	mov	r3, #1
  102a6e:	6053      	str	r3, [r2, #4]
  102a70:	21d0      	mov	r1, #208
  102a72:	4b1a      	ldr	r3, [pc, #104]	(102adc <.text+0x2adc>)
  102a74:	00c9      	lsl	r1, r1, #3
  102a76:	3701      	add	r7, #1
  102a78:	446b      	add	r3, sp
  102a7a:	3501      	add	r5, #1
  102a7c:	4469      	add	r1, sp
  102a7e:	1c04      	mov	r4, r0		(add r4, r0, #0)
  102a80:	601f      	str	r7, [r3, #0]
  102a82:	600d      	str	r5, [r1, #0]
  102a84:	2d07      	cmp	r5, #7
  102a86:	dd01      	ble	102a8c <.text+0x2a8c>
  102a88:	fccbf000 	bl	103422 <.text+0x3422>
  102a8c:	3208      	add	r2, #8
  102a8e:	9909      	ldr	r1, [sp, #36]
  102a90:	1863      	add	r3, r4, r1
  102a92:	9c0f      	ldr	r4, [sp, #60]
  102a94:	6013      	str	r3, [r2, #0]
  102a96:	21d0      	mov	r1, #208
  102a98:	1a23      	sub	r3, r4, r0
  102a9a:	4810      	ldr	r0, [pc, #64]	(102adc <.text+0x2adc>)
  102a9c:	00c9      	lsl	r1, r1, #3
  102a9e:	18ff      	add	r7, r7, r3
  102aa0:	4468      	add	r0, sp
  102aa2:	3501      	add	r5, #1
  102aa4:	4469      	add	r1, sp
  102aa6:	6053      	str	r3, [r2, #4]
  102aa8:	6007      	str	r7, [r0, #0]
  102aaa:	600d      	str	r5, [r1, #0]
  102aac:	2d07      	cmp	r5, #7
  102aae:	dc00      	bgt	102ab2 <.text+0x2ab2>
  102ab0:	e4ce      	b	102450 <.text+0x2450>
  102ab2:	490d      	ldr	r1, [pc, #52]	(102ae8 <.text+0x2ae8>)
  102ab4:	4648      	mov	r0, r9
  102ab6:	4469      	add	r1, sp
  102ab8:	facaf7ff 	bl	102050 <__sprint>
  102abc:	2800      	cmp	r0, #0
  102abe:	d000      	beq	102ac2 <.text+0x2ac2>
  102ac0:	e607      	b	1026d2 <.text+0x26d2>
  102ac2:	4b06      	ldr	r3, [pc, #24]	(102adc <.text+0x2adc>)
  102ac4:	4a09      	ldr	r2, [pc, #36]	(102aec <.text+0x2aec>)
  102ac6:	446b      	add	r3, sp
  102ac8:	681f      	ldr	r7, [r3, #0]
  102aca:	446a      	add	r2, sp
  102acc:	e4c1      	b	102452 <.text+0x2452>
	...
  102ad6:	0000      	lsl	r0, r0, #0
  102ad8:	858c      	strh	r4, [r1, #44]
  102ada:	0010      	lsl	r0, r2, #0
  102adc:	0684      	lsl	r4, r0, #26
  102ade:	0000      	lsl	r0, r0, #0
  102ae0:	06ac      	lsl	r4, r5, #26
  102ae2:	0000      	lsl	r0, r0, #0
  102ae4:	8258      	strh	r0, [r3, #18]
  102ae6:	0010      	lsl	r0, r2, #0
  102ae8:	067c      	lsl	r4, r7, #25
  102aea:	0000      	lsl	r0, r0, #0
  102aec:	0614      	lsl	r4, r2, #24
  102aee:	0000      	lsl	r0, r0, #0
  102af0:	89c0      	ldrh	r0, [r0, #14]
  102af2:	0010      	lsl	r0, r2, #0
  102af4:	49e3      	ldr	r1, [pc, #908]	(102e84 <.text+0x2e84>)
  102af6:	4469      	add	r1, sp
  102af8:	680b      	ldr	r3, [r1, #0]
  102afa:	2b00      	cmp	r3, #0
  102afc:	d000      	beq	102b00 <.text+0x2b00>
  102afe:	e1e4      	b	102eca <.text+0x2eca>
  102b00:	22d0      	mov	r2, #208
  102b02:	00d2      	lsl	r2, r2, #3
  102b04:	2300      	mov	r3, #0
  102b06:	446a      	add	r2, sp
  102b08:	6013      	str	r3, [r2, #0]
  102b0a:	e5e9      	b	1026e0 <.text+0x26e0>
  102b0c:	9915      	ldr	r1, [sp, #84]
  102b0e:	07c9      	lsl	r1, r1, #31
  102b10:	d400      	bmi	102b14 <.text+0x2b14>
  102b12:	e49e      	b	102452 <.text+0x2452>
  102b14:	e634      	b	102780 <.text+0x2780>
  102b16:	9c15      	ldr	r4, [sp, #84]
  102b18:	2310      	mov	r3, #16
  102b1a:	431c      	orr	r4, r3
  102b1c:	9415      	str	r4, [sp, #84]
  102b1e:	9815      	ldr	r0, [sp, #84]
  102b20:	06c0      	lsl	r0, r0, #27
  102b22:	d500      	bpl	102b26 <.text+0x2b26>
  102b24:	e2a9      	b	10307a <.text+0x307a>
  102b26:	9b15      	ldr	r3, [sp, #84]
  102b28:	065b      	lsl	r3, r3, #25
  102b2a:	d400      	bmi	102b2e <.text+0x2b2e>
  102b2c:	e2a5      	b	10307a <.text+0x307a>
  102b2e:	4654      	mov	r4, sl
  102b30:	3404      	add	r4, #4
  102b32:	4650      	mov	r0, sl
  102b34:	9416      	str	r4, [sp, #88]
  102b36:	8804      	ldrh	r4, [r0, #0]
  102b38:	2201      	mov	r2, #1
  102b3a:	49d3      	ldr	r1, [pc, #844]	(102e88 <.text+0x2e88>)
  102b3c:	2300      	mov	r3, #0
  102b3e:	4469      	add	r1, sp
  102b40:	700b      	strb	r3, [r1, #0]
  102b42:	2e00      	cmp	r6, #0
  102b44:	db03      	blt	102b4e <.text+0x2b4e>
  102b46:	9815      	ldr	r0, [sp, #84]
  102b48:	2380      	mov	r3, #128
  102b4a:	4398      	bic	r0, r3
  102b4c:	9015      	str	r0, [sp, #84]
  102b4e:	2c00      	cmp	r4, #0
  102b50:	d000      	beq	102b54 <.text+0x2b54>
  102b52:	e1cf      	b	102ef4 <.text+0x2ef4>
  102b54:	2e00      	cmp	r6, #0
  102b56:	d000      	beq	102b5a <.text+0x2b5a>
  102b58:	e1cc      	b	102ef4 <.text+0x2ef4>
  102b5a:	2a00      	cmp	r2, #0
  102b5c:	d100      	bne	102b60 <.text+0x2b60>
  102b5e:	e2b9      	b	1030d4 <.text+0x30d4>
  102b60:	23b7      	mov	r3, #183
  102b62:	00db      	lsl	r3, r3, #3
  102b64:	446b      	add	r3, sp
  102b66:	4dc9      	ldr	r5, [pc, #804]	(102e8c <.text+0x2e8c>)
  102b68:	9309      	str	r3, [sp, #36]
  102b6a:	446d      	add	r5, sp
  102b6c:	9a09      	ldr	r2, [sp, #36]
  102b6e:	24ae      	mov	r4, #174
  102b70:	1aab      	sub	r3, r5, r2
  102b72:	0064      	lsl	r4, r4, #1
  102b74:	18e4      	add	r4, r4, r3
  102b76:	46b2      	mov	sl, r6
  102b78:	46a3      	mov	fp, r4
  102b7a:	45a2      	cmp	sl, r4
  102b7c:	da00      	bge	102b80 <.text+0x2b80>
  102b7e:	46a2      	mov	sl, r4
  102b80:	48c3      	ldr	r0, [pc, #780]	(102e90 <.text+0x2e90>)
  102b82:	4468      	add	r0, sp
  102b84:	9610      	str	r6, [sp, #64]
  102b86:	9004      	str	r0, [sp, #16]
  102b88:	48bf      	ldr	r0, [pc, #764]	(102e88 <.text+0x2e88>)
  102b8a:	4468      	add	r0, sp
  102b8c:	7803      	ldrb	r3, [r0, #0]
  102b8e:	2b00      	cmp	r3, #0
  102b90:	d101      	bne	102b96 <.text+0x2b96>
  102b92:	fb5cf7ff 	bl	10224e <_vfprintf_r+0x1de>
  102b96:	2101      	mov	r1, #1
  102b98:	448a      	add	sl, r1
  102b9a:	fb5df7ff 	bl	102258 <_vfprintf_r+0x1e8>
  102b9e:	9815      	ldr	r0, [sp, #84]
  102ba0:	2310      	mov	r3, #16
  102ba2:	4318      	orr	r0, r3
  102ba4:	9015      	str	r0, [sp, #84]
  102ba6:	9915      	ldr	r1, [sp, #84]
  102ba8:	06c9      	lsl	r1, r1, #27
  102baa:	d500      	bpl	102bae <.text+0x2bae>
  102bac:	e26e      	b	10308c <.text+0x308c>
  102bae:	9c15      	ldr	r4, [sp, #84]
  102bb0:	0664      	lsl	r4, r4, #25
  102bb2:	d400      	bmi	102bb6 <.text+0x2bb6>
  102bb4:	e26a      	b	10308c <.text+0x308c>
  102bb6:	4651      	mov	r1, sl
  102bb8:	4650      	mov	r0, sl
  102bba:	880c      	ldrh	r4, [r1, #0]
  102bbc:	3004      	add	r0, #4
  102bbe:	2200      	mov	r2, #0
  102bc0:	9016      	str	r0, [sp, #88]
  102bc2:	e7ba      	b	102b3a <.text+0x2b3a>
  102bc4:	9915      	ldr	r1, [sp, #84]
  102bc6:	2310      	mov	r3, #16
  102bc8:	4319      	orr	r1, r3
  102bca:	9115      	str	r1, [sp, #84]
  102bcc:	9a15      	ldr	r2, [sp, #84]
  102bce:	06d2      	lsl	r2, r2, #27
  102bd0:	d400      	bmi	102bd4 <.text+0x2bd4>
  102bd2:	e2a4      	b	10311e <.text+0x311e>
  102bd4:	4653      	mov	r3, sl
  102bd6:	3304      	add	r3, #4
  102bd8:	4650      	mov	r0, sl
  102bda:	9316      	str	r3, [sp, #88]
  102bdc:	6804      	ldr	r4, [r0, #0]
  102bde:	2c00      	cmp	r4, #0
  102be0:	da00      	bge	102be4 <.text+0x2be4>
  102be2:	e17c      	b	102ede <.text+0x2ede>
  102be4:	2201      	mov	r2, #1
  102be6:	e7ac      	b	102b42 <.text+0x2b42>
  102be8:	4249      	neg	r1, r1
  102bea:	910b      	str	r1, [sp, #44]
  102bec:	469a      	mov	sl, r3
  102bee:	2304      	mov	r3, #4
  102bf0:	9a15      	ldr	r2, [sp, #84]
  102bf2:	431a      	orr	r2, r3
  102bf4:	9215      	str	r2, [sp, #84]
  102bf6:	9b07      	ldr	r3, [sp, #28]
  102bf8:	781a      	ldrb	r2, [r3, #0]
  102bfa:	fb05f7ff 	bl	102208 <_vfprintf_r+0x198>
  102bfe:	4ca2      	ldr	r4, [pc, #648]	(102e88 <.text+0x2e88>)
  102c00:	2300      	mov	r3, #0
  102c02:	446c      	add	r4, sp
  102c04:	7023      	strb	r3, [r4, #0]
  102c06:	4651      	mov	r1, sl
  102c08:	4650      	mov	r0, sl
  102c0a:	6809      	ldr	r1, [r1, #0]
  102c0c:	3004      	add	r0, #4
  102c0e:	9016      	str	r0, [sp, #88]
  102c10:	9109      	str	r1, [sp, #36]
  102c12:	2900      	cmp	r1, #0
  102c14:	d101      	bne	102c1a <.text+0x2c1a>
  102c16:	fcc0f000 	bl	10359a <.text+0x359a>
  102c1a:	9a08      	ldr	r2, [sp, #32]
  102c1c:	2a53      	cmp	r2, #83
  102c1e:	d100      	bne	102c22 <.text+0x2c22>
  102c20:	e392      	b	103348 <.text+0x3348>
  102c22:	9b15      	ldr	r3, [sp, #84]
  102c24:	06db      	lsl	r3, r3, #27
  102c26:	d500      	bpl	102c2a <.text+0x2c2a>
  102c28:	e38e      	b	103348 <.text+0x3348>
  102c2a:	2e00      	cmp	r6, #0
  102c2c:	da01      	bge	102c32 <.text+0x2c32>
  102c2e:	fdfdf000 	bl	10382c <.text+0x382c>
  102c32:	9809      	ldr	r0, [sp, #36]
  102c34:	2100      	mov	r1, #0
  102c36:	1c32      	mov	r2, r6		(add r2, r6, #0)
  102c38:	f89af003 	bl	105d70 <memchr>
  102c3c:	2800      	cmp	r0, #0
  102c3e:	d101      	bne	102c44 <.text+0x2c44>
  102c40:	fe49f000 	bl	1038d6 <.text+0x38d6>
  102c44:	9b09      	ldr	r3, [sp, #36]
  102c46:	1ac3      	sub	r3, r0, r3
  102c48:	469b      	mov	fp, r3
  102c4a:	455e      	cmp	r6, fp
  102c4c:	da01      	bge	102c52 <.text+0x2c52>
  102c4e:	fdb9f000 	bl	1037c4 <.text+0x37c4>
  102c52:	2b00      	cmp	r3, #0
  102c54:	469a      	mov	sl, r3
  102c56:	da01      	bge	102c5c <.text+0x2c5c>
  102c58:	2400      	mov	r4, #0
  102c5a:	46a2      	mov	sl, r4
  102c5c:	498c      	ldr	r1, [pc, #560]	(102e90 <.text+0x2e90>)
  102c5e:	2000      	mov	r0, #0
  102c60:	4469      	add	r1, sp
  102c62:	9010      	str	r0, [sp, #64]
  102c64:	9104      	str	r1, [sp, #16]
  102c66:	e78f      	b	102b88 <.text+0x2b88>
  102c68:	9815      	ldr	r0, [sp, #84]
  102c6a:	2310      	mov	r3, #16
  102c6c:	4318      	orr	r0, r3
  102c6e:	9015      	str	r0, [sp, #84]
  102c70:	9907      	ldr	r1, [sp, #28]
  102c72:	780a      	ldrb	r2, [r1, #0]
  102c74:	fac8f7ff 	bl	102208 <_vfprintf_r+0x198>
  102c78:	1c73      	add	r3, r6, #1
  102c7a:	d101      	bne	102c80 <.text+0x2c80>
  102c7c:	fc5af000 	bl	103534 <.text+0x3534>
  102c80:	9c08      	ldr	r4, [sp, #32]
  102c82:	2c67      	cmp	r4, #103
  102c84:	d101      	bne	102c8a <.text+0x2c8a>
  102c86:	fc10f000 	bl	1034aa <.text+0x34aa>
  102c8a:	2c47      	cmp	r4, #71
  102c8c:	d101      	bne	102c92 <.text+0x2c92>
  102c8e:	fc0cf000 	bl	1034aa <.text+0x34aa>
  102c92:	9815      	ldr	r0, [sp, #84]
  102c94:	0700      	lsl	r0, r0, #28
  102c96:	d400      	bmi	102c9a <.text+0x2c9a>
  102c98:	e32e      	b	1032f8 <.text+0x32f8>
  102c9a:	4653      	mov	r3, sl
  102c9c:	681a      	ldr	r2, [r3, #0]
  102c9e:	685b      	ldr	r3, [r3, #4]
  102ca0:	4651      	mov	r1, sl
  102ca2:	3108      	add	r1, #8
  102ca4:	9213      	str	r2, [sp, #76]
  102ca6:	9314      	str	r3, [sp, #80]
  102ca8:	9116      	str	r1, [sp, #88]
  102caa:	9813      	ldr	r0, [sp, #76]
  102cac:	9914      	ldr	r1, [sp, #80]
  102cae:	ff85f003 	bl	106bbc <isinf>
  102cb2:	2800      	cmp	r0, #0
  102cb4:	d101      	bne	102cba <.text+0x2cba>
  102cb6:	fc1cf000 	bl	1034f2 <.text+0x34f2>
  102cba:	9813      	ldr	r0, [sp, #76]
  102cbc:	9914      	ldr	r1, [sp, #80]
  102cbe:	4a75      	ldr	r2, [pc, #468]	(102e94 <.text+0x2e94>)
  102cc0:	4b75      	ldr	r3, [pc, #468]	(102e98 <.text+0x2e98>)
  102cc2:	fe77f004 	bl	1079b4 <__ltdf2>
  102cc6:	2800      	cmp	r0, #0
  102cc8:	da01      	bge	102cce <.text+0x2cce>
  102cca:	fc71f000 	bl	1035b0 <.text+0x35b0>
  102cce:	9b08      	ldr	r3, [sp, #32]
  102cd0:	3b45      	sub	r3, #69
  102cd2:	2b02      	cmp	r3, #2
  102cd4:	d900      	bls	102cd8 <.text+0x2cd8>
  102cd6:	e3ef      	b	1034b8 <.text+0x34b8>
  102cd8:	496d      	ldr	r1, [pc, #436]	(102e90 <.text+0x2e90>)
  102cda:	2003      	mov	r0, #3
  102cdc:	4b6f      	ldr	r3, [pc, #444]	(102e9c <.text+0x2e9c>)
  102cde:	2400      	mov	r4, #0
  102ce0:	4469      	add	r1, sp
  102ce2:	4683      	mov	fp, r0
  102ce4:	4682      	mov	sl, r0
  102ce6:	9309      	str	r3, [sp, #36]
  102ce8:	9410      	str	r4, [sp, #64]
  102cea:	9104      	str	r1, [sp, #16]
  102cec:	e74c      	b	102b88 <.text+0x2b88>
  102cee:	9a08      	ldr	r2, [sp, #32]
  102cf0:	2a43      	cmp	r2, #67
  102cf2:	d100      	bne	102cf6 <.text+0x2cf6>
  102cf4:	e2d7      	b	1032a6 <.text+0x32a6>
  102cf6:	9b15      	ldr	r3, [sp, #84]
  102cf8:	06db      	lsl	r3, r3, #27
  102cfa:	d500      	bpl	102cfe <.text+0x2cfe>
  102cfc:	e2d3      	b	1032a6 <.text+0x32a6>
  102cfe:	4d63      	ldr	r5, [pc, #396]	(102e8c <.text+0x2e8c>)
  102d00:	4652      	mov	r2, sl
  102d02:	6813      	ldr	r3, [r2, #0]
  102d04:	4651      	mov	r1, sl
  102d06:	3104      	add	r1, #4
  102d08:	446d      	add	r5, sp
  102d0a:	9116      	str	r1, [sp, #88]
  102d0c:	702b      	strb	r3, [r5, #0]
  102d0e:	2301      	mov	r3, #1
  102d10:	469b      	mov	fp, r3
  102d12:	4c5d      	ldr	r4, [pc, #372]	(102e88 <.text+0x2e88>)
  102d14:	2300      	mov	r3, #0
  102d16:	446c      	add	r4, sp
  102d18:	4658      	mov	r0, fp
  102d1a:	7023      	strb	r3, [r4, #0]
  102d1c:	2800      	cmp	r0, #0
  102d1e:	4682      	mov	sl, r0
  102d20:	da00      	bge	102d24 <.text+0x2d24>
  102d22:	e0e3      	b	102eec <.text+0x2eec>
  102d24:	9509      	str	r5, [sp, #36]
  102d26:	fa8df7ff 	bl	102244 <_vfprintf_r+0x1d4>
  102d2a:	4b5d      	ldr	r3, [pc, #372]	(102ea0 <.text+0x2ea0>)
  102d2c:	9311      	str	r3, [sp, #68]
  102d2e:	9c15      	ldr	r4, [sp, #84]
  102d30:	06e4      	lsl	r4, r4, #27
  102d32:	d400      	bmi	102d36 <.text+0x2d36>
  102d34:	e1e9      	b	10310a <.text+0x310a>
  102d36:	4650      	mov	r0, sl
  102d38:	3004      	add	r0, #4
  102d3a:	4651      	mov	r1, sl
  102d3c:	9016      	str	r0, [sp, #88]
  102d3e:	680c      	ldr	r4, [r1, #0]
  102d40:	9b15      	ldr	r3, [sp, #84]
  102d42:	07db      	lsl	r3, r3, #31
  102d44:	d400      	bmi	102d48 <.text+0x2d48>
  102d46:	e19f      	b	103088 <.text+0x3088>
  102d48:	2c00      	cmp	r4, #0
  102d4a:	d100      	bne	102d4e <.text+0x2d4e>
  102d4c:	e19c      	b	103088 <.text+0x3088>
  102d4e:	9815      	ldr	r0, [sp, #84]
  102d50:	2302      	mov	r3, #2
  102d52:	4318      	orr	r0, r3
  102d54:	2202      	mov	r2, #2
  102d56:	9015      	str	r0, [sp, #84]
  102d58:	e6ef      	b	102b3a <.text+0x2b3a>
  102d5a:	2200      	mov	r2, #0
  102d5c:	0093      	lsl	r3, r2, #2
  102d5e:	9807      	ldr	r0, [sp, #28]
  102d60:	189b      	add	r3, r3, r2
  102d62:	9c08      	ldr	r4, [sp, #32]
  102d64:	7800      	ldrb	r0, [r0, #0]
  102d66:	005b      	lsl	r3, r3, #1
  102d68:	18e3      	add	r3, r4, r3
  102d6a:	9907      	ldr	r1, [sp, #28]
  102d6c:	1c1a      	mov	r2, r3		(add r2, r3, #0)
  102d6e:	1c03      	mov	r3, r0		(add r3, r0, #0)
  102d70:	3101      	add	r1, #1
  102d72:	3b30      	sub	r3, #48
  102d74:	3a30      	sub	r2, #48
  102d76:	9008      	str	r0, [sp, #32]
  102d78:	9107      	str	r1, [sp, #28]
  102d7a:	2b09      	cmp	r3, #9
  102d7c:	d9ee      	bls	102d5c <.text+0x2d5c>
  102d7e:	920b      	str	r2, [sp, #44]
  102d80:	fa46f7ff 	bl	102210 <_vfprintf_r+0x1a0>
  102d84:	2380      	mov	r3, #128
  102d86:	e733      	b	102bf0 <.text+0x2bf0>
  102d88:	9907      	ldr	r1, [sp, #28]
  102d8a:	780b      	ldrb	r3, [r1, #0]
  102d8c:	3101      	add	r1, #1
  102d8e:	9107      	str	r1, [sp, #28]
  102d90:	2b2a      	cmp	r3, #42
  102d92:	d101      	bne	102d98 <.text+0x2d98>
  102d94:	fe42f000 	bl	103a1c <.text+0x3a1c>
  102d98:	9308      	str	r3, [sp, #32]
  102d9a:	3b30      	sub	r3, #48
  102d9c:	2b09      	cmp	r3, #9
  102d9e:	d901      	bls	102da4 <.text+0x2da4>
  102da0:	fd1df000 	bl	1037de <.text+0x37de>
  102da4:	2200      	mov	r2, #0
  102da6:	0093      	lsl	r3, r2, #2
  102da8:	9807      	ldr	r0, [sp, #28]
  102daa:	189b      	add	r3, r3, r2
  102dac:	9c08      	ldr	r4, [sp, #32]
  102dae:	7800      	ldrb	r0, [r0, #0]
  102db0:	005b      	lsl	r3, r3, #1
  102db2:	191b      	add	r3, r3, r4
  102db4:	9907      	ldr	r1, [sp, #28]
  102db6:	1c1a      	mov	r2, r3		(add r2, r3, #0)
  102db8:	1c03      	mov	r3, r0		(add r3, r0, #0)
  102dba:	3101      	add	r1, #1
  102dbc:	3b30      	sub	r3, #48
  102dbe:	3a30      	sub	r2, #48
  102dc0:	9008      	str	r0, [sp, #32]
  102dc2:	9107      	str	r1, [sp, #28]
  102dc4:	2b09      	cmp	r3, #9
  102dc6:	d9ee      	bls	102da6 <.text+0x2da6>
  102dc8:	1e16      	sub	r6, r2, #0
  102dca:	db01      	blt	102dd0 <.text+0x2dd0>
  102dcc:	fa20f7ff 	bl	102210 <_vfprintf_r+0x1a0>
  102dd0:	2601      	mov	r6, #1
  102dd2:	4276      	neg	r6, r6
  102dd4:	fa1cf7ff 	bl	102210 <_vfprintf_r+0x1a0>
  102dd8:	4a2b      	ldr	r2, [pc, #172]	(102e88 <.text+0x2e88>)
  102dda:	446a      	add	r2, sp
  102ddc:	7813      	ldrb	r3, [r2, #0]
  102dde:	2b00      	cmp	r3, #0
  102de0:	d000      	beq	102de4 <.text+0x2de4>
  102de2:	e29f      	b	103324 <.text+0x3324>
  102de4:	2320      	mov	r3, #32
  102de6:	7013      	strb	r3, [r2, #0]
  102de8:	9b07      	ldr	r3, [sp, #28]
  102dea:	781a      	ldrb	r2, [r3, #0]
  102dec:	fa0cf7ff 	bl	102208 <_vfprintf_r+0x198>
  102df0:	4651      	mov	r1, sl
  102df2:	6809      	ldr	r1, [r1, #0]
  102df4:	4653      	mov	r3, sl
  102df6:	3304      	add	r3, #4
  102df8:	910b      	str	r1, [sp, #44]
  102dfa:	2900      	cmp	r1, #0
  102dfc:	da00      	bge	102e00 <.text+0x2e00>
  102dfe:	e6f3      	b	102be8 <.text+0x2be8>
  102e00:	469a      	mov	sl, r3
  102e02:	9b07      	ldr	r3, [sp, #28]
  102e04:	781a      	ldrb	r2, [r3, #0]
  102e06:	f9fff7ff 	bl	102208 <_vfprintf_r+0x198>
  102e0a:	4c1f      	ldr	r4, [pc, #124]	(102e88 <.text+0x2e88>)
  102e0c:	232b      	mov	r3, #43
  102e0e:	446c      	add	r4, sp
  102e10:	7023      	strb	r3, [r4, #0]
  102e12:	9807      	ldr	r0, [sp, #28]
  102e14:	7802      	ldrb	r2, [r0, #0]
  102e16:	f9f7f7ff 	bl	102208 <_vfprintf_r+0x198>
  102e1a:	2301      	mov	r3, #1
  102e1c:	9c15      	ldr	r4, [sp, #84]
  102e1e:	431c      	orr	r4, r3
  102e20:	9415      	str	r4, [sp, #84]
  102e22:	9807      	ldr	r0, [sp, #28]
  102e24:	7802      	ldrb	r2, [r0, #0]
  102e26:	f9eff7ff 	bl	102208 <_vfprintf_r+0x198>
  102e2a:	491e      	ldr	r1, [pc, #120]	(102ea4 <.text+0x2ea4>)
  102e2c:	9111      	str	r1, [sp, #68]
  102e2e:	e77e      	b	102d2e <.text+0x2d2e>
  102e30:	9915      	ldr	r1, [sp, #84]
  102e32:	06c9      	lsl	r1, r1, #27
  102e34:	d400      	bmi	102e38 <.text+0x2e38>
  102e36:	e279      	b	10332c <.text+0x332c>
  102e38:	4654      	mov	r4, sl
  102e3a:	4652      	mov	r2, sl
  102e3c:	6823      	ldr	r3, [r4, #0]
  102e3e:	980a      	ldr	r0, [sp, #40]
  102e40:	3204      	add	r2, #4
  102e42:	9216      	str	r2, [sp, #88]
  102e44:	6018      	str	r0, [r3, #0]
  102e46:	fb6ff7ff 	bl	102528 <.text+0x2528>
  102e4a:	9907      	ldr	r1, [sp, #28]
  102e4c:	780a      	ldrb	r2, [r1, #0]
  102e4e:	2a6c      	cmp	r2, #108
  102e50:	d100      	bne	102e54 <.text+0x2e54>
  102e52:	e366      	b	103522 <.text+0x3522>
  102e54:	9c15      	ldr	r4, [sp, #84]
  102e56:	2310      	mov	r3, #16
  102e58:	431c      	orr	r4, r3
  102e5a:	9415      	str	r4, [sp, #84]
  102e5c:	f9d4f7ff 	bl	102208 <_vfprintf_r+0x198>
  102e60:	2308      	mov	r3, #8
  102e62:	e6c5      	b	102bf0 <.text+0x2bf0>
  102e64:	9915      	ldr	r1, [sp, #84]
  102e66:	4654      	mov	r4, sl
  102e68:	3404      	add	r4, #4
  102e6a:	2302      	mov	r3, #2
  102e6c:	4650      	mov	r0, sl
  102e6e:	4319      	orr	r1, r3
  102e70:	2278      	mov	r2, #120
  102e72:	9416      	str	r4, [sp, #88]
  102e74:	4b0b      	ldr	r3, [pc, #44]	(102ea4 <.text+0x2ea4>)
  102e76:	6804      	ldr	r4, [r0, #0]
  102e78:	9208      	str	r2, [sp, #32]
  102e7a:	2202      	mov	r2, #2
  102e7c:	9115      	str	r1, [sp, #84]
  102e7e:	9311      	str	r3, [sp, #68]
  102e80:	e65b      	b	102b3a <.text+0x2b3a>
  102e82:	0000      	lsl	r0, r0, #0
  102e84:	0684      	lsl	r4, r0, #26
  102e86:	0000      	lsl	r0, r0, #0
  102e88:	06b3      	lsl	r3, r6, #26
  102e8a:	0000      	lsl	r0, r0, #0
  102e8c:	045c      	lsl	r4, r3, #17
  102e8e:	0000      	lsl	r0, r0, #0
  102e90:	067c      	lsl	r4, r7, #25
	...
  102e9a:	0000      	lsl	r0, r0, #0
  102e9c:	8980      	ldrh	r0, [r0, #12]
  102e9e:	0010      	lsl	r0, r2, #0
  102ea0:	898c      	ldrh	r4, [r1, #12]
  102ea2:	0010      	lsl	r0, r2, #0
  102ea4:	896c      	ldrh	r4, [r5, #10]
  102ea6:	0010      	lsl	r0, r2, #0
  102ea8:	2340      	mov	r3, #64
  102eaa:	e7b7      	b	102e1c <.text+0x2e1c>
  102eac:	49d7      	ldr	r1, [pc, #860]	(10320c <.text+0x320c>)
  102eae:	4648      	mov	r0, r9
  102eb0:	4469      	add	r1, sp
  102eb2:	f8cdf7ff 	bl	102050 <__sprint>
  102eb6:	2800      	cmp	r0, #0
  102eb8:	d001      	beq	102ebe <.text+0x2ebe>
  102eba:	fc0af7ff 	bl	1026d2 <.text+0x26d2>
  102ebe:	49d4      	ldr	r1, [pc, #848]	(103210 <.text+0x3210>)
  102ec0:	4ad4      	ldr	r2, [pc, #848]	(103214 <.text+0x3214>)
  102ec2:	4469      	add	r1, sp
  102ec4:	680f      	ldr	r7, [r1, #0]
  102ec6:	446a      	add	r2, sp
  102ec8:	e46c      	b	1027a4 <.text+0x27a4>
  102eca:	49d0      	ldr	r1, [pc, #832]	(10320c <.text+0x320c>)
  102ecc:	4648      	mov	r0, r9
  102ece:	4469      	add	r1, sp
  102ed0:	f8bef7ff 	bl	102050 <__sprint>
  102ed4:	2800      	cmp	r0, #0
  102ed6:	d001      	beq	102edc <.text+0x2edc>
  102ed8:	fc02f7ff 	bl	1026e0 <.text+0x26e0>
  102edc:	e610      	b	102b00 <.text+0x2b00>
  102ede:	4ace      	ldr	r2, [pc, #824]	(103218 <.text+0x3218>)
  102ee0:	232d      	mov	r3, #45
  102ee2:	446a      	add	r2, sp
  102ee4:	7013      	strb	r3, [r2, #0]
  102ee6:	4264      	neg	r4, r4
  102ee8:	2201      	mov	r2, #1
  102eea:	e62a      	b	102b42 <.text+0x2b42>
  102eec:	469a      	mov	sl, r3
  102eee:	9509      	str	r5, [sp, #36]
  102ef0:	f9a8f7ff 	bl	102244 <_vfprintf_r+0x1d4>
  102ef4:	2a01      	cmp	r2, #1
  102ef6:	d041      	beq	102f7c <.text+0x2f7c>
  102ef8:	2a01      	cmp	r2, #1
  102efa:	d310      	bcc	102f1e <.text+0x2f1e>
  102efc:	2a02      	cmp	r2, #2
  102efe:	d02a      	beq	102f56 <.text+0x2f56>
  102f00:	4cc6      	ldr	r4, [pc, #792]	(10321c <.text+0x321c>)
  102f02:	1c20      	mov	r0, r4		(add r0, r4, #0)
  102f04:	ff7ef7fe 	bl	101e04 <strlen>
  102f08:	46b2      	mov	sl, r6
  102f0a:	4683      	mov	fp, r0
  102f0c:	4582      	cmp	sl, r0
  102f0e:	da00      	bge	102f12 <.text+0x2f12>
  102f10:	4682      	mov	sl, r0
  102f12:	4abe      	ldr	r2, [pc, #760]	(10320c <.text+0x320c>)
  102f14:	446a      	add	r2, sp
  102f16:	9610      	str	r6, [sp, #64]
  102f18:	9409      	str	r4, [sp, #36]
  102f1a:	9204      	str	r2, [sp, #16]
  102f1c:	e634      	b	102b88 <.text+0x2b88>
  102f1e:	22b7      	mov	r2, #183
  102f20:	00d2      	lsl	r2, r2, #3
  102f22:	446a      	add	r2, sp
  102f24:	9209      	str	r2, [sp, #36]
  102f26:	2207      	mov	r2, #7
  102f28:	9b09      	ldr	r3, [sp, #36]
  102f2a:	3b01      	sub	r3, #1
  102f2c:	9309      	str	r3, [sp, #36]
  102f2e:	1c23      	mov	r3, r4		(add r3, r4, #0)
  102f30:	4013      	and	r3, r2
  102f32:	9809      	ldr	r0, [sp, #36]
  102f34:	3330      	add	r3, #48
  102f36:	08e4      	lsr	r4, r4, #3
  102f38:	7003      	strb	r3, [r0, #0]
  102f3a:	2c00      	cmp	r4, #0
  102f3c:	d1f4      	bne	102f28 <.text+0x2f28>
  102f3e:	9915      	ldr	r1, [sp, #84]
  102f40:	07c9      	lsl	r1, r1, #31
  102f42:	d518      	bpl	102f76 <.text+0x2f76>
  102f44:	2b30      	cmp	r3, #48
  102f46:	d016      	beq	102f76 <.text+0x2f76>
  102f48:	4db5      	ldr	r5, [pc, #724]	(103220 <.text+0x3220>)
  102f4a:	3801      	sub	r0, #1
  102f4c:	2330      	mov	r3, #48
  102f4e:	446d      	add	r5, sp
  102f50:	9009      	str	r0, [sp, #36]
  102f52:	7003      	strb	r3, [r0, #0]
  102f54:	e60a      	b	102b6c <.text+0x2b6c>
  102f56:	23b7      	mov	r3, #183
  102f58:	00db      	lsl	r3, r3, #3
  102f5a:	446b      	add	r3, sp
  102f5c:	9309      	str	r3, [sp, #36]
  102f5e:	220f      	mov	r2, #15
  102f60:	9809      	ldr	r0, [sp, #36]
  102f62:	3801      	sub	r0, #1
  102f64:	9009      	str	r0, [sp, #36]
  102f66:	1c23      	mov	r3, r4		(add r3, r4, #0)
  102f68:	9911      	ldr	r1, [sp, #68]
  102f6a:	4013      	and	r3, r2
  102f6c:	5ccb      	ldrb	r3, [r1, r3]
  102f6e:	0924      	lsr	r4, r4, #4
  102f70:	7003      	strb	r3, [r0, #0]
  102f72:	2c00      	cmp	r4, #0
  102f74:	d1f4      	bne	102f60 <.text+0x2f60>
  102f76:	4daa      	ldr	r5, [pc, #680]	(103220 <.text+0x3220>)
  102f78:	446d      	add	r5, sp
  102f7a:	e5f7      	b	102b6c <.text+0x2b6c>
  102f7c:	2c09      	cmp	r4, #9
  102f7e:	d800      	bhi	102f82 <.text+0x2f82>
  102f80:	e312      	b	1035a8 <.text+0x35a8>
  102f82:	25b7      	mov	r5, #183
  102f84:	00ed      	lsl	r5, r5, #3
  102f86:	446d      	add	r5, sp
  102f88:	1c20      	mov	r0, r4		(add r0, r4, #0)
  102f8a:	210a      	mov	r1, #10
  102f8c:	ffc8f003 	bl	106f20 <__umodsi3>
  102f90:	3d01      	sub	r5, #1
  102f92:	3030      	add	r0, #48
  102f94:	7028      	strb	r0, [r5, #0]
  102f96:	210a      	mov	r1, #10
  102f98:	1c20      	mov	r0, r4		(add r0, r4, #0)
  102f9a:	ff29f003 	bl	106df0 <__aeabi_uidiv>
  102f9e:	1c04      	mov	r4, r0		(add r4, r0, #0)
  102fa0:	2809      	cmp	r0, #9
  102fa2:	d8f1      	bhi	102f88 <.text+0x2f88>
  102fa4:	3d01      	sub	r5, #1
  102fa6:	9509      	str	r5, [sp, #36]
  102fa8:	4d9d      	ldr	r5, [pc, #628]	(103220 <.text+0x3220>)
  102faa:	1c23      	mov	r3, r4		(add r3, r4, #0)
  102fac:	9a09      	ldr	r2, [sp, #36]
  102fae:	3330      	add	r3, #48
  102fb0:	446d      	add	r5, sp
  102fb2:	7013      	strb	r3, [r2, #0]
  102fb4:	e5da      	b	102b6c <.text+0x2b6c>
  102fb6:	4e9b      	ldr	r6, [pc, #620]	(103224 <.text+0x3224>)
  102fb8:	4643      	mov	r3, r8
  102fba:	193f      	add	r7, r7, r4
  102fbc:	605c      	str	r4, [r3, #4]
  102fbe:	20d0      	mov	r0, #208
  102fc0:	4c93      	ldr	r4, [pc, #588]	(103210 <.text+0x3210>)
  102fc2:	00c0      	lsl	r0, r0, #3
  102fc4:	446c      	add	r4, sp
  102fc6:	3501      	add	r5, #1
  102fc8:	4468      	add	r0, sp
  102fca:	601e      	str	r6, [r3, #0]
  102fcc:	6027      	str	r7, [r4, #0]
  102fce:	6005      	str	r5, [r0, #0]
  102fd0:	2d07      	cmp	r5, #7
  102fd2:	dd00      	ble	102fd6 <.text+0x2fd6>
  102fd4:	e152      	b	10327c <.text+0x327c>
  102fd6:	2108      	mov	r1, #8
  102fd8:	4488      	add	r8, r1
  102fda:	fb5bf7ff 	bl	102694 <.text+0x2694>
  102fde:	498b      	ldr	r1, [pc, #556]	(10320c <.text+0x320c>)
  102fe0:	4648      	mov	r0, r9
  102fe2:	4469      	add	r1, sp
  102fe4:	f834f7ff 	bl	102050 <__sprint>
  102fe8:	2800      	cmp	r0, #0
  102fea:	d001      	beq	102ff0 <.text+0x2ff0>
  102fec:	fb71f7ff 	bl	1026d2 <.text+0x26d2>
  102ff0:	4887      	ldr	r0, [pc, #540]	(103210 <.text+0x3210>)
  102ff2:	21d0      	mov	r1, #208
  102ff4:	4c87      	ldr	r4, [pc, #540]	(103214 <.text+0x3214>)
  102ff6:	00c9      	lsl	r1, r1, #3
  102ff8:	4468      	add	r0, sp
  102ffa:	4469      	add	r1, sp
  102ffc:	446c      	add	r4, sp
  102ffe:	6807      	ldr	r7, [r0, #0]
  103000:	680d      	ldr	r5, [r1, #0]
  103002:	46a0      	mov	r8, r4
  103004:	fab7f7ff 	bl	102576 <.text+0x2576>
  103008:	4980      	ldr	r1, [pc, #512]	(10320c <.text+0x320c>)
  10300a:	4648      	mov	r0, r9
  10300c:	4469      	add	r1, sp
  10300e:	f81ff7ff 	bl	102050 <__sprint>
  103012:	2800      	cmp	r0, #0
  103014:	d001      	beq	10301a <.text+0x301a>
  103016:	fb5cf7ff 	bl	1026d2 <.text+0x26d2>
  10301a:	4c7d      	ldr	r4, [pc, #500]	(103210 <.text+0x3210>)
  10301c:	20d0      	mov	r0, #208
  10301e:	4b7d      	ldr	r3, [pc, #500]	(103214 <.text+0x3214>)
  103020:	00c0      	lsl	r0, r0, #3
  103022:	446c      	add	r4, sp
  103024:	4468      	add	r0, sp
  103026:	446b      	add	r3, sp
  103028:	6827      	ldr	r7, [r4, #0]
  10302a:	6805      	ldr	r5, [r0, #0]
  10302c:	4698      	mov	r8, r3
  10302e:	fb10f7ff 	bl	102652 <.text+0x2652>
  103032:	21d0      	mov	r1, #208
  103034:	00c9      	lsl	r1, r1, #3
  103036:	4469      	add	r1, sp
  103038:	680d      	ldr	r5, [r1, #0]
  10303a:	4e7a      	ldr	r6, [pc, #488]	(103224 <.text+0x3224>)
  10303c:	193f      	add	r7, r7, r4
  10303e:	6054      	str	r4, [r2, #4]
  103040:	4b73      	ldr	r3, [pc, #460]	(103210 <.text+0x3210>)
  103042:	24d0      	mov	r4, #208
  103044:	00e4      	lsl	r4, r4, #3
  103046:	446b      	add	r3, sp
  103048:	3501      	add	r5, #1
  10304a:	446c      	add	r4, sp
  10304c:	6016      	str	r6, [r2, #0]
  10304e:	601f      	str	r7, [r3, #0]
  103050:	6025      	str	r5, [r4, #0]
  103052:	2d07      	cmp	r5, #7
  103054:	dc01      	bgt	10305a <.text+0x305a>
  103056:	f9fbf7ff 	bl	102450 <.text+0x2450>
  10305a:	496c      	ldr	r1, [pc, #432]	(10320c <.text+0x320c>)
  10305c:	4648      	mov	r0, r9
  10305e:	4469      	add	r1, sp
  103060:	fff6f7fe 	bl	102050 <__sprint>
  103064:	2800      	cmp	r0, #0
  103066:	d001      	beq	10306c <.text+0x306c>
  103068:	fb33f7ff 	bl	1026d2 <.text+0x26d2>
  10306c:	4868      	ldr	r0, [pc, #416]	(103210 <.text+0x3210>)
  10306e:	4a69      	ldr	r2, [pc, #420]	(103214 <.text+0x3214>)
  103070:	4468      	add	r0, sp
  103072:	6807      	ldr	r7, [r0, #0]
  103074:	446a      	add	r2, sp
  103076:	f9ecf7ff 	bl	102452 <.text+0x2452>
  10307a:	4651      	mov	r1, sl
  10307c:	3104      	add	r1, #4
  10307e:	9116      	str	r1, [sp, #88]
  103080:	4652      	mov	r2, sl
  103082:	6814      	ldr	r4, [r2, #0]
  103084:	2201      	mov	r2, #1
  103086:	e558      	b	102b3a <.text+0x2b3a>
  103088:	2202      	mov	r2, #2
  10308a:	e556      	b	102b3a <.text+0x2b3a>
  10308c:	4652      	mov	r2, sl
  10308e:	3204      	add	r2, #4
  103090:	9216      	str	r2, [sp, #88]
  103092:	4653      	mov	r3, sl
  103094:	681c      	ldr	r4, [r3, #0]
  103096:	2200      	mov	r2, #0
  103098:	e54f      	b	102b3a <.text+0x2b3a>
  10309a:	9815      	ldr	r0, [sp, #84]
  10309c:	2301      	mov	r3, #1
  10309e:	4218      	tst	r0, r3
  1030a0:	d001      	beq	1030a6 <.text+0x30a6>
  1030a2:	fabbf7ff 	bl	10261c <.text+0x261c>
  1030a6:	4641      	mov	r1, r8
  1030a8:	604b      	str	r3, [r1, #4]
  1030aa:	4a59      	ldr	r2, [pc, #356]	(103210 <.text+0x3210>)
  1030ac:	23d0      	mov	r3, #208
  1030ae:	9809      	ldr	r0, [sp, #36]
  1030b0:	00db      	lsl	r3, r3, #3
  1030b2:	3701      	add	r7, #1
  1030b4:	446a      	add	r2, sp
  1030b6:	3501      	add	r5, #1
  1030b8:	446b      	add	r3, sp
  1030ba:	6008      	str	r0, [r1, #0]
  1030bc:	6017      	str	r7, [r2, #0]
  1030be:	601d      	str	r5, [r3, #0]
  1030c0:	2d07      	cmp	r5, #7
  1030c2:	dd00      	ble	1030c6 <.text+0x30c6>
  1030c4:	e239      	b	10353a <.text+0x353a>
  1030c6:	2408      	mov	r4, #8
  1030c8:	44a0      	add	r8, r4
  1030ca:	fae3f7ff 	bl	102694 <.text+0x2694>
  1030ce:	4e55      	ldr	r6, [pc, #340]	(103224 <.text+0x3224>)
  1030d0:	fa86f7ff 	bl	1025e0 <.text+0x25e0>
  1030d4:	9c15      	ldr	r4, [sp, #84]
  1030d6:	07e4      	lsl	r4, r4, #31
  1030d8:	d500      	bpl	1030dc <.text+0x30dc>
  1030da:	e0fe      	b	1032da <.text+0x32da>
  1030dc:	20b7      	mov	r0, #183
  1030de:	4d50      	ldr	r5, [pc, #320]	(103220 <.text+0x3220>)
  1030e0:	00c0      	lsl	r0, r0, #3
  1030e2:	4468      	add	r0, sp
  1030e4:	446d      	add	r5, sp
  1030e6:	9009      	str	r0, [sp, #36]
  1030e8:	e540      	b	102b6c <.text+0x2b6c>
  1030ea:	4948      	ldr	r1, [pc, #288]	(10320c <.text+0x320c>)
  1030ec:	4648      	mov	r0, r9
  1030ee:	4469      	add	r1, sp
  1030f0:	ffaef7fe 	bl	102050 <__sprint>
  1030f4:	2800      	cmp	r0, #0
  1030f6:	d001      	beq	1030fc <.text+0x30fc>
  1030f8:	faebf7ff 	bl	1026d2 <.text+0x26d2>
  1030fc:	4b44      	ldr	r3, [pc, #272]	(103210 <.text+0x3210>)
  1030fe:	4a45      	ldr	r2, [pc, #276]	(103214 <.text+0x3214>)
  103100:	446b      	add	r3, sp
  103102:	681f      	ldr	r7, [r3, #0]
  103104:	446a      	add	r2, sp
  103106:	fb34f7ff 	bl	102772 <.text+0x2772>
  10310a:	9a15      	ldr	r2, [sp, #84]
  10310c:	0652      	lsl	r2, r2, #25
  10310e:	d400      	bmi	103112 <.text+0x3112>
  103110:	e0ec      	b	1032ec <.text+0x32ec>
  103112:	4650      	mov	r0, sl
  103114:	4653      	mov	r3, sl
  103116:	8804      	ldrh	r4, [r0, #0]
  103118:	3304      	add	r3, #4
  10311a:	9316      	str	r3, [sp, #88]
  10311c:	e610      	b	102d40 <.text+0x2d40>
  10311e:	9915      	ldr	r1, [sp, #84]
  103120:	0649      	lsl	r1, r1, #25
  103122:	d400      	bmi	103126 <.text+0x3126>
  103124:	e0f1      	b	10330a <.text+0x330a>
  103126:	4654      	mov	r4, sl
  103128:	6823      	ldr	r3, [r4, #0]
  10312a:	4652      	mov	r2, sl
  10312c:	041b      	lsl	r3, r3, #16
  10312e:	3204      	add	r2, #4
  103130:	141c      	asr	r4, r3, #16
  103132:	9216      	str	r2, [sp, #88]
  103134:	e553      	b	102bde <.text+0x2bde>
  103136:	4935      	ldr	r1, [pc, #212]	(10320c <.text+0x320c>)
  103138:	4648      	mov	r0, r9
  10313a:	4469      	add	r1, sp
  10313c:	ff88f7fe 	bl	102050 <__sprint>
  103140:	2800      	cmp	r0, #0
  103142:	d001      	beq	103148 <.text+0x3148>
  103144:	fac5f7ff 	bl	1026d2 <.text+0x26d2>
  103148:	4a31      	ldr	r2, [pc, #196]	(103210 <.text+0x3210>)
  10314a:	23d0      	mov	r3, #208
  10314c:	4931      	ldr	r1, [pc, #196]	(103214 <.text+0x3214>)
  10314e:	00db      	lsl	r3, r3, #3
  103150:	446a      	add	r2, sp
  103152:	446b      	add	r3, sp
  103154:	4469      	add	r1, sp
  103156:	6817      	ldr	r7, [r2, #0]
  103158:	681d      	ldr	r5, [r3, #0]
  10315a:	4688      	mov	r8, r1
  10315c:	fa9af7ff 	bl	102694 <.text+0x2694>
  103160:	21d0      	mov	r1, #208
  103162:	00c9      	lsl	r1, r1, #3
  103164:	4469      	add	r1, sp
  103166:	680d      	ldr	r5, [r1, #0]
  103168:	4e2e      	ldr	r6, [pc, #184]	(103224 <.text+0x3224>)
  10316a:	193f      	add	r7, r7, r4
  10316c:	6054      	str	r4, [r2, #4]
  10316e:	4b28      	ldr	r3, [pc, #160]	(103210 <.text+0x3210>)
  103170:	24d0      	mov	r4, #208
  103172:	00e4      	lsl	r4, r4, #3
  103174:	446b      	add	r3, sp
  103176:	3501      	add	r5, #1
  103178:	446c      	add	r4, sp
  10317a:	6016      	str	r6, [r2, #0]
  10317c:	601f      	str	r7, [r3, #0]
  10317e:	6025      	str	r5, [r4, #0]
  103180:	2d07      	cmp	r5, #7
  103182:	dd01      	ble	103188 <.text+0x3188>
  103184:	fb4bf7ff 	bl	10281e <.text+0x281e>
  103188:	3208      	add	r2, #8
  10318a:	fb55f7ff 	bl	102838 <.text+0x2838>
  10318e:	4b20      	ldr	r3, [pc, #128]	(103210 <.text+0x3210>)
  103190:	20d0      	mov	r0, #208
  103192:	00c0      	lsl	r0, r0, #3
  103194:	446b      	add	r3, sp
  103196:	4468      	add	r0, sp
  103198:	681f      	ldr	r7, [r3, #0]
  10319a:	6805      	ldr	r5, [r0, #0]
  10319c:	4e22      	ldr	r6, [pc, #136]	(103228 <.text+0x3228>)
  10319e:	f89df7ff 	bl	1022dc <_vfprintf_r+0x26c>
  1031a2:	4b22      	ldr	r3, [pc, #136]	(10322c <.text+0x322c>)
  1031a4:	4642      	mov	r2, r8
  1031a6:	6013      	str	r3, [r2, #0]
  1031a8:	2301      	mov	r3, #1
  1031aa:	6053      	str	r3, [r2, #4]
  1031ac:	24d0      	mov	r4, #208
  1031ae:	4b18      	ldr	r3, [pc, #96]	(103210 <.text+0x3210>)
  1031b0:	00e4      	lsl	r4, r4, #3
  1031b2:	3701      	add	r7, #1
  1031b4:	446b      	add	r3, sp
  1031b6:	3501      	add	r5, #1
  1031b8:	446c      	add	r4, sp
  1031ba:	601f      	str	r7, [r3, #0]
  1031bc:	6025      	str	r5, [r4, #0]
  1031be:	2d07      	cmp	r5, #7
  1031c0:	dd00      	ble	1031c4 <.text+0x31c4>
  1031c2:	e1cf      	b	103564 <.text+0x3564>
  1031c4:	3208      	add	r2, #8
  1031c6:	2800      	cmp	r0, #0
  1031c8:	d104      	bne	1031d4 <.text+0x31d4>
  1031ca:	9b0f      	ldr	r3, [sp, #60]
  1031cc:	2b00      	cmp	r3, #0
  1031ce:	d101      	bne	1031d4 <.text+0x31d4>
  1031d0:	f93ff7ff 	bl	102452 <.text+0x2452>
  1031d4:	2301      	mov	r3, #1
  1031d6:	6053      	str	r3, [r2, #4]
  1031d8:	23d0      	mov	r3, #208
  1031da:	00db      	lsl	r3, r3, #3
  1031dc:	446b      	add	r3, sp
  1031de:	681d      	ldr	r5, [r3, #0]
  1031e0:	490b      	ldr	r1, [pc, #44]	(103210 <.text+0x3210>)
  1031e2:	9c0c      	ldr	r4, [sp, #48]
  1031e4:	3701      	add	r7, #1
  1031e6:	4469      	add	r1, sp
  1031e8:	3501      	add	r5, #1
  1031ea:	6014      	str	r4, [r2, #0]
  1031ec:	600f      	str	r7, [r1, #0]
  1031ee:	601d      	str	r5, [r3, #0]
  1031f0:	2d07      	cmp	r5, #7
  1031f2:	dd00      	ble	1031f6 <.text+0x31f6>
  1031f4:	e1e2      	b	1035bc <.text+0x35bc>
  1031f6:	3208      	add	r2, #8
  1031f8:	4244      	neg	r4, r0
  1031fa:	2c00      	cmp	r4, #0
  1031fc:	dc00      	bgt	103200 <.text+0x3200>
  1031fe:	e0ef      	b	1033e0 <.text+0x33e0>
  103200:	2c10      	cmp	r4, #16
  103202:	dc00      	bgt	103206 <.text+0x3206>
  103204:	e164      	b	1034d0 <.text+0x34d0>
  103206:	4e07      	ldr	r6, [pc, #28]	(103224 <.text+0x3224>)
  103208:	e017      	b	10323a <.text+0x323a>
  10320a:	0000      	lsl	r0, r0, #0
  10320c:	067c      	lsl	r4, r7, #25
  10320e:	0000      	lsl	r0, r0, #0
  103210:	0684      	lsl	r4, r0, #26
  103212:	0000      	lsl	r0, r0, #0
  103214:	0614      	lsl	r4, r2, #24
  103216:	0000      	lsl	r0, r0, #0
  103218:	06b3      	lsl	r3, r6, #26
  10321a:	0000      	lsl	r0, r0, #0
  10321c:	89a0      	ldrh	r0, [r4, #12]
  10321e:	0010      	lsl	r0, r2, #0
  103220:	045c      	lsl	r4, r3, #17
  103222:	0000      	lsl	r0, r0, #0
  103224:	8258      	strh	r0, [r3, #18]
  103226:	0010      	lsl	r0, r2, #0
  103228:	8268      	strh	r0, [r5, #18]
  10322a:	0010      	lsl	r0, r2, #0
  10322c:	858c      	strh	r4, [r1, #44]
  10322e:	0010      	lsl	r0, r2, #0
  103230:	3208      	add	r2, #8
  103232:	3c10      	sub	r4, #16
  103234:	2c10      	cmp	r4, #16
  103236:	dc00      	bgt	10323a <.text+0x323a>
  103238:	e14b      	b	1034d2 <.text+0x34d2>
  10323a:	2310      	mov	r3, #16
  10323c:	6053      	str	r3, [r2, #4]
  10323e:	20d0      	mov	r0, #208
  103240:	4be9      	ldr	r3, [pc, #932]	(1035e8 <.text+0x35e8>)
  103242:	00c0      	lsl	r0, r0, #3
  103244:	3710      	add	r7, #16
  103246:	446b      	add	r3, sp
  103248:	3501      	add	r5, #1
  10324a:	4468      	add	r0, sp
  10324c:	6016      	str	r6, [r2, #0]
  10324e:	601f      	str	r7, [r3, #0]
  103250:	6005      	str	r5, [r0, #0]
  103252:	2d07      	cmp	r5, #7
  103254:	ddec      	ble	103230 <.text+0x3230>
  103256:	49e5      	ldr	r1, [pc, #916]	(1035ec <.text+0x35ec>)
  103258:	4648      	mov	r0, r9
  10325a:	4469      	add	r1, sp
  10325c:	fef8f7fe 	bl	102050 <__sprint>
  103260:	2800      	cmp	r0, #0
  103262:	d001      	beq	103268 <.text+0x3268>
  103264:	fa35f7ff 	bl	1026d2 <.text+0x26d2>
  103268:	49df      	ldr	r1, [pc, #892]	(1035e8 <.text+0x35e8>)
  10326a:	23d0      	mov	r3, #208
  10326c:	00db      	lsl	r3, r3, #3
  10326e:	4ae0      	ldr	r2, [pc, #896]	(1035f0 <.text+0x35f0>)
  103270:	4469      	add	r1, sp
  103272:	446b      	add	r3, sp
  103274:	680f      	ldr	r7, [r1, #0]
  103276:	681d      	ldr	r5, [r3, #0]
  103278:	446a      	add	r2, sp
  10327a:	e7da      	b	103232 <.text+0x3232>
  10327c:	49db      	ldr	r1, [pc, #876]	(1035ec <.text+0x35ec>)
  10327e:	4648      	mov	r0, r9
  103280:	4469      	add	r1, sp
  103282:	fee5f7fe 	bl	102050 <__sprint>
  103286:	2800      	cmp	r0, #0
  103288:	d001      	beq	10328e <.text+0x328e>
  10328a:	fa22f7ff 	bl	1026d2 <.text+0x26d2>
  10328e:	4bd6      	ldr	r3, [pc, #856]	(1035e8 <.text+0x35e8>)
  103290:	24d0      	mov	r4, #208
  103292:	4ad7      	ldr	r2, [pc, #860]	(1035f0 <.text+0x35f0>)
  103294:	00e4      	lsl	r4, r4, #3
  103296:	446b      	add	r3, sp
  103298:	446c      	add	r4, sp
  10329a:	446a      	add	r2, sp
  10329c:	681f      	ldr	r7, [r3, #0]
  10329e:	6825      	ldr	r5, [r4, #0]
  1032a0:	4690      	mov	r8, r2
  1032a2:	f9f7f7ff 	bl	102694 <.text+0x2694>
  1032a6:	24d2      	mov	r4, #210
  1032a8:	00e4      	lsl	r4, r4, #3
  1032aa:	446c      	add	r4, sp
  1032ac:	4dd1      	ldr	r5, [pc, #836]	(1035f4 <.text+0x35f4>)
  1032ae:	2100      	mov	r1, #0
  1032b0:	2208      	mov	r2, #8
  1032b2:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1032b4:	fe00f002 	bl	105eb8 <memset>
  1032b8:	446d      	add	r5, sp
  1032ba:	4650      	mov	r0, sl
  1032bc:	6802      	ldr	r2, [r0, #0]
  1032be:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1032c0:	9805      	ldr	r0, [sp, #20]
  1032c2:	1c23      	mov	r3, r4		(add r3, r4, #0)
  1032c4:	fbf4f000 	bl	103ab0 <_wcrtomb_r>
  1032c8:	1c01      	mov	r1, r0		(add r1, r0, #0)
  1032ca:	4683      	mov	fp, r0
  1032cc:	3101      	add	r1, #1
  1032ce:	d100      	bne	1032d2 <.text+0x32d2>
  1032d0:	e33d      	b	10394e <.text+0x394e>
  1032d2:	4652      	mov	r2, sl
  1032d4:	3204      	add	r2, #4
  1032d6:	9216      	str	r2, [sp, #88]
  1032d8:	e51b      	b	102d12 <.text+0x2d12>
  1032da:	4dc6      	ldr	r5, [pc, #792]	(1035f4 <.text+0x35f4>)
  1032dc:	49c6      	ldr	r1, [pc, #792]	(1035f8 <.text+0x35f8>)
  1032de:	4bc7      	ldr	r3, [pc, #796]	(1035fc <.text+0x35fc>)
  1032e0:	446d      	add	r5, sp
  1032e2:	2230      	mov	r2, #48
  1032e4:	4469      	add	r1, sp
  1032e6:	54ea      	strb	r2, [r5, r3]
  1032e8:	9109      	str	r1, [sp, #36]
  1032ea:	e43f      	b	102b6c <.text+0x2b6c>
  1032ec:	4652      	mov	r2, sl
  1032ee:	4651      	mov	r1, sl
  1032f0:	6814      	ldr	r4, [r2, #0]
  1032f2:	3104      	add	r1, #4
  1032f4:	9116      	str	r1, [sp, #88]
  1032f6:	e523      	b	102d40 <.text+0x2d40>
  1032f8:	4651      	mov	r1, sl
  1032fa:	4654      	mov	r4, sl
  1032fc:	6808      	ldr	r0, [r1, #0]
  1032fe:	6849      	ldr	r1, [r1, #4]
  103300:	3408      	add	r4, #8
  103302:	9416      	str	r4, [sp, #88]
  103304:	9013      	str	r0, [sp, #76]
  103306:	9114      	str	r1, [sp, #80]
  103308:	e4cf      	b	102caa <.text+0x2caa>
  10330a:	4651      	mov	r1, sl
  10330c:	4650      	mov	r0, sl
  10330e:	680c      	ldr	r4, [r1, #0]
  103310:	3004      	add	r0, #4
  103312:	9016      	str	r0, [sp, #88]
  103314:	e463      	b	102bde <.text+0x2bde>
  103316:	21d0      	mov	r1, #208
  103318:	00c9      	lsl	r1, r1, #3
  10331a:	4469      	add	r1, sp
  10331c:	680d      	ldr	r5, [r1, #0]
  10331e:	4eb8      	ldr	r6, [pc, #736]	(103600 <.text+0x3600>)
  103320:	f8cff7ff 	bl	1024c2 <.text+0x24c2>
  103324:	9c07      	ldr	r4, [sp, #28]
  103326:	7822      	ldrb	r2, [r4, #0]
  103328:	ff6ef7fe 	bl	102208 <_vfprintf_r+0x198>
  10332c:	9915      	ldr	r1, [sp, #84]
  10332e:	0649      	lsl	r1, r1, #25
  103330:	d400      	bmi	103334 <.text+0x3334>
  103332:	e129      	b	103588 <.text+0x3588>
  103334:	4654      	mov	r4, sl
  103336:	4668      	mov	r0, sp
  103338:	4652      	mov	r2, sl
  10333a:	6823      	ldr	r3, [r4, #0]
  10333c:	8d00      	ldrh	r0, [r0, #40]
  10333e:	3204      	add	r2, #4
  103340:	9216      	str	r2, [sp, #88]
  103342:	8018      	strh	r0, [r3, #0]
  103344:	f8f0f7ff 	bl	102528 <.text+0x2528>
  103348:	20d5      	mov	r0, #213
  10334a:	27d1      	mov	r7, #209
  10334c:	9c09      	ldr	r4, [sp, #36]
  10334e:	00c0      	lsl	r0, r0, #3
  103350:	00ff      	lsl	r7, r7, #3
  103352:	4468      	add	r0, sp
  103354:	446f      	add	r7, sp
  103356:	6004      	str	r4, [r0, #0]
  103358:	2100      	mov	r1, #0
  10335a:	1c38      	mov	r0, r7		(add r0, r7, #0)
  10335c:	2208      	mov	r2, #8
  10335e:	fdabf002 	bl	105eb8 <memset>
  103362:	2e00      	cmp	r6, #0
  103364:	da00      	bge	103368 <.text+0x3368>
  103366:	e2df      	b	103928 <.text+0x3928>
  103368:	4aa2      	ldr	r2, [pc, #648]	(1035f4 <.text+0x35f4>)
  10336a:	2100      	mov	r1, #0
  10336c:	446a      	add	r2, sp
  10336e:	468b      	mov	fp, r1
  103370:	2400      	mov	r4, #0
  103372:	4692      	mov	sl, r2
  103374:	e000      	b	103378 <.text+0x3378>
  103376:	4683      	mov	fp, r0
  103378:	20d5      	mov	r0, #213
  10337a:	00c0      	lsl	r0, r0, #3
  10337c:	4468      	add	r0, sp
  10337e:	6803      	ldr	r3, [r0, #0]
  103380:	591a      	ldr	r2, [r3, r4]
  103382:	2a00      	cmp	r2, #0
  103384:	d00e      	beq	1033a4 <.text+0x33a4>
  103386:	4651      	mov	r1, sl
  103388:	9805      	ldr	r0, [sp, #20]
  10338a:	1c3b      	mov	r3, r7		(add r3, r7, #0)
  10338c:	fb90f000 	bl	103ab0 <_wcrtomb_r>
  103390:	1c41      	add	r1, r0, #1
  103392:	d100      	bne	103396 <.text+0x3396>
  103394:	e2db      	b	10394e <.text+0x394e>
  103396:	4458      	add	r0, fp
  103398:	4286      	cmp	r6, r0
  10339a:	db03      	blt	1033a4 <.text+0x33a4>
  10339c:	3404      	add	r4, #4
  10339e:	4286      	cmp	r6, r0
  1033a0:	d1e9      	bne	103376 <.text+0x3376>
  1033a2:	46b3      	mov	fp, r6
  1033a4:	465b      	mov	r3, fp
  1033a6:	2b00      	cmp	r3, #0
  1033a8:	d000      	beq	1033ac <.text+0x33ac>
  1033aa:	e1e0      	b	10376e <.text+0x376e>
  1033ac:	488f      	ldr	r0, [pc, #572]	(1035ec <.text+0x35ec>)
  1033ae:	2400      	mov	r4, #0
  1033b0:	4468      	add	r0, sp
  1033b2:	46a2      	mov	sl, r4
  1033b4:	9410      	str	r4, [sp, #64]
  1033b6:	9004      	str	r0, [sp, #16]
  1033b8:	fbe6f7ff 	bl	102b88 <.text+0x2b88>
  1033bc:	498b      	ldr	r1, [pc, #556]	(1035ec <.text+0x35ec>)
  1033be:	4648      	mov	r0, r9
  1033c0:	4469      	add	r1, sp
  1033c2:	fe45f7fe 	bl	102050 <__sprint>
  1033c6:	2800      	cmp	r0, #0
  1033c8:	d001      	beq	1033ce <.text+0x33ce>
  1033ca:	f982f7ff 	bl	1026d2 <.text+0x26d2>
  1033ce:	4986      	ldr	r1, [pc, #536]	(1035e8 <.text+0x35e8>)
  1033d0:	23d0      	mov	r3, #208
  1033d2:	00db      	lsl	r3, r3, #3
  1033d4:	4a86      	ldr	r2, [pc, #536]	(1035f0 <.text+0x35f0>)
  1033d6:	4469      	add	r1, sp
  1033d8:	446b      	add	r3, sp
  1033da:	680f      	ldr	r7, [r1, #0]
  1033dc:	681d      	ldr	r5, [r3, #0]
  1033de:	446a      	add	r2, sp
  1033e0:	980f      	ldr	r0, [sp, #60]
  1033e2:	4981      	ldr	r1, [pc, #516]	(1035e8 <.text+0x35e8>)
  1033e4:	23d0      	mov	r3, #208
  1033e6:	9c09      	ldr	r4, [sp, #36]
  1033e8:	00db      	lsl	r3, r3, #3
  1033ea:	19c7      	add	r7, r0, r7
  1033ec:	4469      	add	r1, sp
  1033ee:	3501      	add	r5, #1
  1033f0:	446b      	add	r3, sp
  1033f2:	6014      	str	r4, [r2, #0]
  1033f4:	6050      	str	r0, [r2, #4]
  1033f6:	600f      	str	r7, [r1, #0]
  1033f8:	601d      	str	r5, [r3, #0]
  1033fa:	2d07      	cmp	r5, #7
  1033fc:	dc01      	bgt	103402 <.text+0x3402>
  1033fe:	f827f7ff 	bl	102450 <.text+0x2450>
  103402:	497a      	ldr	r1, [pc, #488]	(1035ec <.text+0x35ec>)
  103404:	4648      	mov	r0, r9
  103406:	4469      	add	r1, sp
  103408:	fe22f7fe 	bl	102050 <__sprint>
  10340c:	2800      	cmp	r0, #0
  10340e:	d001      	beq	103414 <.text+0x3414>
  103410:	f95ff7ff 	bl	1026d2 <.text+0x26d2>
  103414:	4c74      	ldr	r4, [pc, #464]	(1035e8 <.text+0x35e8>)
  103416:	4a76      	ldr	r2, [pc, #472]	(1035f0 <.text+0x35f0>)
  103418:	446c      	add	r4, sp
  10341a:	6827      	ldr	r7, [r4, #0]
  10341c:	446a      	add	r2, sp
  10341e:	f818f7ff 	bl	102452 <.text+0x2452>
  103422:	4972      	ldr	r1, [pc, #456]	(1035ec <.text+0x35ec>)
  103424:	4648      	mov	r0, r9
  103426:	4469      	add	r1, sp
  103428:	fe12f7fe 	bl	102050 <__sprint>
  10342c:	2800      	cmp	r0, #0
  10342e:	d001      	beq	103434 <.text+0x3434>
  103430:	f94ff7ff 	bl	1026d2 <.text+0x26d2>
  103434:	4b6c      	ldr	r3, [pc, #432]	(1035e8 <.text+0x35e8>)
  103436:	20d0      	mov	r0, #208
  103438:	4972      	ldr	r1, [pc, #456]	(103604 <.text+0x3604>)
  10343a:	00c0      	lsl	r0, r0, #3
  10343c:	4468      	add	r0, sp
  10343e:	4a6c      	ldr	r2, [pc, #432]	(1035f0 <.text+0x35f0>)
  103440:	446b      	add	r3, sp
  103442:	4469      	add	r1, sp
  103444:	6805      	ldr	r5, [r0, #0]
  103446:	681f      	ldr	r7, [r3, #0]
  103448:	6808      	ldr	r0, [r1, #0]
  10344a:	446a      	add	r2, sp
  10344c:	fb1ff7ff 	bl	102a8e <.text+0x2a8e>
  103450:	4966      	ldr	r1, [pc, #408]	(1035ec <.text+0x35ec>)
  103452:	4648      	mov	r0, r9
  103454:	4469      	add	r1, sp
  103456:	fdfbf7fe 	bl	102050 <__sprint>
  10345a:	2800      	cmp	r0, #0
  10345c:	d001      	beq	103462 <.text+0x3462>
  10345e:	f938f7ff 	bl	1026d2 <.text+0x26d2>
  103462:	4b61      	ldr	r3, [pc, #388]	(1035e8 <.text+0x35e8>)
  103464:	24d0      	mov	r4, #208
  103466:	4967      	ldr	r1, [pc, #412]	(103604 <.text+0x3604>)
  103468:	00e4      	lsl	r4, r4, #3
  10346a:	4a61      	ldr	r2, [pc, #388]	(1035f0 <.text+0x35f0>)
  10346c:	446b      	add	r3, sp
  10346e:	446c      	add	r4, sp
  103470:	4469      	add	r1, sp
  103472:	681f      	ldr	r7, [r3, #0]
  103474:	6825      	ldr	r5, [r4, #0]
  103476:	6808      	ldr	r0, [r1, #0]
  103478:	446a      	add	r2, sp
  10347a:	faf5f7ff 	bl	102a68 <.text+0x2a68>
  10347e:	4e62      	ldr	r6, [pc, #392]	(103608 <.text+0x3608>)
  103480:	ffb9f7fe 	bl	1023f6 <.text+0x23f6>
  103484:	4959      	ldr	r1, [pc, #356]	(1035ec <.text+0x35ec>)
  103486:	4648      	mov	r0, r9
  103488:	4469      	add	r1, sp
  10348a:	fde1f7fe 	bl	102050 <__sprint>
  10348e:	2800      	cmp	r0, #0
  103490:	d001      	beq	103496 <.text+0x3496>
  103492:	f91ef7ff 	bl	1026d2 <.text+0x26d2>
  103496:	4b54      	ldr	r3, [pc, #336]	(1035e8 <.text+0x35e8>)
  103498:	4c5a      	ldr	r4, [pc, #360]	(103604 <.text+0x3604>)
  10349a:	4a55      	ldr	r2, [pc, #340]	(1035f0 <.text+0x35f0>)
  10349c:	446b      	add	r3, sp
  10349e:	446c      	add	r4, sp
  1034a0:	681f      	ldr	r7, [r3, #0]
  1034a2:	6820      	ldr	r0, [r4, #0]
  1034a4:	446a      	add	r2, sp
  1034a6:	fa67f7ff 	bl	102978 <.text+0x2978>
  1034aa:	2e00      	cmp	r6, #0
  1034ac:	d001      	beq	1034b2 <.text+0x34b2>
  1034ae:	fbf0f7ff 	bl	102c92 <.text+0x2c92>
  1034b2:	2601      	mov	r6, #1
  1034b4:	fbedf7ff 	bl	102c92 <.text+0x2c92>
  1034b8:	4954      	ldr	r1, [pc, #336]	(10360c <.text+0x360c>)
  1034ba:	4c4c      	ldr	r4, [pc, #304]	(1035ec <.text+0x35ec>)
  1034bc:	2303      	mov	r3, #3
  1034be:	2200      	mov	r2, #0
  1034c0:	446c      	add	r4, sp
  1034c2:	469b      	mov	fp, r3
  1034c4:	469a      	mov	sl, r3
  1034c6:	9109      	str	r1, [sp, #36]
  1034c8:	9210      	str	r2, [sp, #64]
  1034ca:	9404      	str	r4, [sp, #16]
  1034cc:	fb5cf7ff 	bl	102b88 <.text+0x2b88>
  1034d0:	4e4d      	ldr	r6, [pc, #308]	(103608 <.text+0x3608>)
  1034d2:	193f      	add	r7, r7, r4
  1034d4:	6054      	str	r4, [r2, #4]
  1034d6:	20d0      	mov	r0, #208
  1034d8:	4c43      	ldr	r4, [pc, #268]	(1035e8 <.text+0x35e8>)
  1034da:	00c0      	lsl	r0, r0, #3
  1034dc:	446c      	add	r4, sp
  1034de:	3501      	add	r5, #1
  1034e0:	4468      	add	r0, sp
  1034e2:	6016      	str	r6, [r2, #0]
  1034e4:	6027      	str	r7, [r4, #0]
  1034e6:	6005      	str	r5, [r0, #0]
  1034e8:	2d07      	cmp	r5, #7
  1034ea:	dd00      	ble	1034ee <.text+0x34ee>
  1034ec:	e766      	b	1033bc <.text+0x33bc>
  1034ee:	3208      	add	r2, #8
  1034f0:	e776      	b	1033e0 <.text+0x33e0>
  1034f2:	9813      	ldr	r0, [sp, #76]
  1034f4:	9914      	ldr	r1, [sp, #80]
  1034f6:	fb73f003 	bl	106be0 <isnan>
  1034fa:	2800      	cmp	r0, #0
  1034fc:	d100      	bne	103500 <.text+0x3500>
  1034fe:	e08d      	b	10361c <.text+0x361c>
  103500:	9b08      	ldr	r3, [sp, #32]
  103502:	3b45      	sub	r3, #69
  103504:	2b02      	cmp	r3, #2
  103506:	d900      	bls	10350a <.text+0x350a>
  103508:	e1a8      	b	10385c <.text+0x385c>
  10350a:	4838      	ldr	r0, [pc, #224]	(1035ec <.text+0x35ec>)
  10350c:	2403      	mov	r4, #3
  10350e:	4a40      	ldr	r2, [pc, #256]	(103610 <.text+0x3610>)
  103510:	2300      	mov	r3, #0
  103512:	4468      	add	r0, sp
  103514:	46a3      	mov	fp, r4
  103516:	46a2      	mov	sl, r4
  103518:	9209      	str	r2, [sp, #36]
  10351a:	9310      	str	r3, [sp, #64]
  10351c:	9004      	str	r0, [sp, #16]
  10351e:	fb33f7ff 	bl	102b88 <.text+0x2b88>
  103522:	9a15      	ldr	r2, [sp, #84]
  103524:	2310      	mov	r3, #16
  103526:	3101      	add	r1, #1
  103528:	431a      	orr	r2, r3
  10352a:	9107      	str	r1, [sp, #28]
  10352c:	9215      	str	r2, [sp, #84]
  10352e:	780a      	ldrb	r2, [r1, #0]
  103530:	fe6af7fe 	bl	102208 <_vfprintf_r+0x198>
  103534:	2606      	mov	r6, #6
  103536:	fbacf7ff 	bl	102c92 <.text+0x2c92>
  10353a:	492c      	ldr	r1, [pc, #176]	(1035ec <.text+0x35ec>)
  10353c:	4648      	mov	r0, r9
  10353e:	4469      	add	r1, sp
  103540:	fd86f7fe 	bl	102050 <__sprint>
  103544:	2800      	cmp	r0, #0
  103546:	d001      	beq	10354c <.text+0x354c>
  103548:	f8c3f7ff 	bl	1026d2 <.text+0x26d2>
  10354c:	4926      	ldr	r1, [pc, #152]	(1035e8 <.text+0x35e8>)
  10354e:	22d0      	mov	r2, #208
  103550:	4827      	ldr	r0, [pc, #156]	(1035f0 <.text+0x35f0>)
  103552:	00d2      	lsl	r2, r2, #3
  103554:	4469      	add	r1, sp
  103556:	446a      	add	r2, sp
  103558:	4468      	add	r0, sp
  10355a:	680f      	ldr	r7, [r1, #0]
  10355c:	6815      	ldr	r5, [r2, #0]
  10355e:	4680      	mov	r8, r0
  103560:	f898f7ff 	bl	102694 <.text+0x2694>
  103564:	4921      	ldr	r1, [pc, #132]	(1035ec <.text+0x35ec>)
  103566:	4648      	mov	r0, r9
  103568:	4469      	add	r1, sp
  10356a:	fd71f7fe 	bl	102050 <__sprint>
  10356e:	2800      	cmp	r0, #0
  103570:	d001      	beq	103576 <.text+0x3576>
  103572:	f8aef7ff 	bl	1026d2 <.text+0x26d2>
  103576:	481c      	ldr	r0, [pc, #112]	(1035e8 <.text+0x35e8>)
  103578:	4922      	ldr	r1, [pc, #136]	(103604 <.text+0x3604>)
  10357a:	4468      	add	r0, sp
  10357c:	4a1c      	ldr	r2, [pc, #112]	(1035f0 <.text+0x35f0>)
  10357e:	4469      	add	r1, sp
  103580:	6807      	ldr	r7, [r0, #0]
  103582:	6808      	ldr	r0, [r1, #0]
  103584:	446a      	add	r2, sp
  103586:	e61e      	b	1031c6 <.text+0x31c6>
  103588:	4652      	mov	r2, sl
  10358a:	4651      	mov	r1, sl
  10358c:	6813      	ldr	r3, [r2, #0]
  10358e:	9c0a      	ldr	r4, [sp, #40]
  103590:	3104      	add	r1, #4
  103592:	9116      	str	r1, [sp, #88]
  103594:	601c      	str	r4, [r3, #0]
  103596:	ffc7f7fe 	bl	102528 <.text+0x2528>
  10359a:	2406      	mov	r4, #6
  10359c:	4b1d      	ldr	r3, [pc, #116]	(103614 <.text+0x3614>)
  10359e:	46a3      	mov	fp, r4
  1035a0:	46a2      	mov	sl, r4
  1035a2:	9309      	str	r3, [sp, #36]
  1035a4:	fe4ef7fe 	bl	102244 <_vfprintf_r+0x1d4>
  1035a8:	4913      	ldr	r1, [pc, #76]	(1035f8 <.text+0x35f8>)
  1035aa:	4469      	add	r1, sp
  1035ac:	9109      	str	r1, [sp, #36]
  1035ae:	e4fb      	b	102fa8 <.text+0x2fa8>
  1035b0:	4a19      	ldr	r2, [pc, #100]	(103618 <.text+0x3618>)
  1035b2:	232d      	mov	r3, #45
  1035b4:	446a      	add	r2, sp
  1035b6:	7013      	strb	r3, [r2, #0]
  1035b8:	fb89f7ff 	bl	102cce <.text+0x2cce>
  1035bc:	490b      	ldr	r1, [pc, #44]	(1035ec <.text+0x35ec>)
  1035be:	4648      	mov	r0, r9
  1035c0:	4469      	add	r1, sp
  1035c2:	fd45f7fe 	bl	102050 <__sprint>
  1035c6:	2800      	cmp	r0, #0
  1035c8:	d001      	beq	1035ce <.text+0x35ce>
  1035ca:	f882f7ff 	bl	1026d2 <.text+0x26d2>
  1035ce:	4c06      	ldr	r4, [pc, #24]	(1035e8 <.text+0x35e8>)
  1035d0:	20d0      	mov	r0, #208
  1035d2:	490c      	ldr	r1, [pc, #48]	(103604 <.text+0x3604>)
  1035d4:	00c0      	lsl	r0, r0, #3
  1035d6:	4468      	add	r0, sp
  1035d8:	4a05      	ldr	r2, [pc, #20]	(1035f0 <.text+0x35f0>)
  1035da:	446c      	add	r4, sp
  1035dc:	4469      	add	r1, sp
  1035de:	6805      	ldr	r5, [r0, #0]
  1035e0:	6827      	ldr	r7, [r4, #0]
  1035e2:	6808      	ldr	r0, [r1, #0]
  1035e4:	446a      	add	r2, sp
  1035e6:	e607      	b	1031f8 <.text+0x31f8>
  1035e8:	0684      	lsl	r4, r0, #26
  1035ea:	0000      	lsl	r0, r0, #0
  1035ec:	067c      	lsl	r4, r7, #25
  1035ee:	0000      	lsl	r0, r0, #0
  1035f0:	0614      	lsl	r4, r2, #24
  1035f2:	0000      	lsl	r0, r0, #0
  1035f4:	045c      	lsl	r4, r3, #17
  1035f6:	0000      	lsl	r0, r0, #0
  1035f8:	05b7      	lsl	r7, r6, #22
  1035fa:	0000      	lsl	r0, r0, #0
  1035fc:	015b      	lsl	r3, r3, #5
  1035fe:	0000      	lsl	r0, r0, #0
  103600:	8268      	strh	r0, [r5, #18]
  103602:	0010      	lsl	r0, r2, #0
  103604:	06ac      	lsl	r4, r5, #26
  103606:	0000      	lsl	r0, r0, #0
  103608:	8258      	strh	r0, [r3, #18]
  10360a:	0010      	lsl	r0, r2, #0
  10360c:	89bc      	ldrh	r4, [r7, #12]
  10360e:	0010      	lsl	r0, r2, #0
  103610:	8984      	ldrh	r4, [r0, #12]
  103612:	0010      	lsl	r0, r2, #0
  103614:	89c4      	ldrh	r4, [r0, #14]
  103616:	0010      	lsl	r0, r2, #0
  103618:	06b3      	lsl	r3, r6, #26
  10361a:	0000      	lsl	r0, r0, #0
  10361c:	9815      	ldr	r0, [sp, #84]
  10361e:	2380      	mov	r3, #128
  103620:	005b      	lsl	r3, r3, #1
  103622:	9908      	ldr	r1, [sp, #32]
  103624:	4318      	orr	r0, r3
  103626:	9015      	str	r0, [sp, #84]
  103628:	2966      	cmp	r1, #102
  10362a:	d100      	bne	10362e <.text+0x362e>
  10362c:	e179      	b	103922 <.text+0x3922>
  10362e:	9a08      	ldr	r2, [sp, #32]
  103630:	2a65      	cmp	r2, #101
  103632:	d100      	bne	103636 <.text+0x3636>
  103634:	e171      	b	10391a <.text+0x391a>
  103636:	2a45      	cmp	r2, #69
  103638:	d100      	bne	10363c <.text+0x363c>
  10363a:	e16e      	b	10391a <.text+0x391a>
  10363c:	46b2      	mov	sl, r6
  10363e:	2702      	mov	r7, #2
  103640:	9b13      	ldr	r3, [sp, #76]
  103642:	9c14      	ldr	r4, [sp, #80]
  103644:	2b00      	cmp	r3, #0
  103646:	da00      	bge	10364a <.text+0x364a>
  103648:	e10a      	b	103860 <.text+0x3860>
  10364a:	2000      	mov	r0, #0
  10364c:	900d      	str	r0, [sp, #52]
  10364e:	1c25      	mov	r5, r4		(add r5, r4, #0)
  103650:	1c1c      	mov	r4, r3		(add r4, r3, #0)
  103652:	4bce      	ldr	r3, [pc, #824]	(10398c <.text+0x398c>)
  103654:	446b      	add	r3, sp
  103656:	9301      	str	r3, [sp, #4]
  103658:	4bcd      	ldr	r3, [pc, #820]	(103990 <.text+0x3990>)
  10365a:	446b      	add	r3, sp
  10365c:	9302      	str	r3, [sp, #8]
  10365e:	23d4      	mov	r3, #212
  103660:	00db      	lsl	r3, r3, #3
  103662:	4651      	mov	r1, sl
  103664:	446b      	add	r3, sp
  103666:	9100      	str	r1, [sp, #0]
  103668:	9303      	str	r3, [sp, #12]
  10366a:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  10366c:	9805      	ldr	r0, [sp, #20]
  10366e:	1c21      	mov	r1, r4		(add r1, r4, #0)
  103670:	1c3b      	mov	r3, r7		(add r3, r7, #0)
  103672:	fd21f000 	bl	1040b8 <_dtoa_r>
  103676:	9a08      	ldr	r2, [sp, #32]
  103678:	9009      	str	r0, [sp, #36]
  10367a:	2a67      	cmp	r2, #103
  10367c:	d100      	bne	103680 <.text+0x3680>
  10367e:	e0cc      	b	10381a <.text+0x381a>
  103680:	2a47      	cmp	r2, #71
  103682:	d100      	bne	103686 <.text+0x3686>
  103684:	e0c9      	b	10381a <.text+0x381a>
  103686:	9f09      	ldr	r7, [sp, #36]
  103688:	9808      	ldr	r0, [sp, #32]
  10368a:	4457      	add	r7, sl
  10368c:	2866      	cmp	r0, #102
  10368e:	d100      	bne	103692 <.text+0x3692>
  103690:	e101      	b	103896 <.text+0x3896>
  103692:	1c20      	mov	r0, r4		(add r0, r4, #0)
  103694:	1c29      	mov	r1, r5		(add r1, r5, #0)
  103696:	4abf      	ldr	r2, [pc, #764]	(103994 <.text+0x3994>)
  103698:	4bbf      	ldr	r3, [pc, #764]	(103998 <.text+0x3998>)
  10369a:	f8dbf004 	bl	107854 <__eqdf2>
  10369e:	2800      	cmp	r0, #0
  1036a0:	d000      	beq	1036a4 <.text+0x36a4>
  1036a2:	e0e6      	b	103872 <.text+0x3872>
  1036a4:	22d4      	mov	r2, #212
  1036a6:	00d2      	lsl	r2, r2, #3
  1036a8:	446a      	add	r2, sp
  1036aa:	6017      	str	r7, [r2, #0]
  1036ac:	1c3b      	mov	r3, r7		(add r3, r7, #0)
  1036ae:	9a09      	ldr	r2, [sp, #36]
  1036b0:	1a9f      	sub	r7, r3, r2
  1036b2:	9b08      	ldr	r3, [sp, #32]
  1036b4:	2b67      	cmp	r3, #103
  1036b6:	d100      	bne	1036ba <.text+0x36ba>
  1036b8:	e094      	b	1037e4 <.text+0x37e4>
  1036ba:	2b47      	cmp	r3, #71
  1036bc:	d100      	bne	1036c0 <.text+0x36c0>
  1036be:	e091      	b	1037e4 <.text+0x37e4>
  1036c0:	9c08      	ldr	r4, [sp, #32]
  1036c2:	2c65      	cmp	r4, #101
  1036c4:	dd00      	ble	1036c8 <.text+0x36c8>
  1036c6:	e0ff      	b	1038c8 <.text+0x38c8>
  1036c8:	49b0      	ldr	r1, [pc, #704]	(10398c <.text+0x398c>)
  1036ca:	4469      	add	r1, sp
  1036cc:	0623      	lsl	r3, r4, #24
  1036ce:	6808      	ldr	r0, [r1, #0]
  1036d0:	0e1b      	lsr	r3, r3, #24
  1036d2:	4aae      	ldr	r2, [pc, #696]	(10398c <.text+0x398c>)
  1036d4:	4eb1      	ldr	r6, [pc, #708]	(10399c <.text+0x399c>)
  1036d6:	3801      	sub	r0, #1
  1036d8:	446a      	add	r2, sp
  1036da:	446e      	add	r6, sp
  1036dc:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1036de:	6010      	str	r0, [r2, #0]
  1036e0:	7033      	strb	r3, [r6, #0]
  1036e2:	2800      	cmp	r0, #0
  1036e4:	da00      	bge	1036e8 <.text+0x36e8>
  1036e6:	e0eb      	b	1038c0 <.text+0x38c0>
  1036e8:	232b      	mov	r3, #43
  1036ea:	7073      	strb	r3, [r6, #1]
  1036ec:	2c09      	cmp	r4, #9
  1036ee:	dc00      	bgt	1036f2 <.text+0x36f2>
  1036f0:	e0db      	b	1038aa <.text+0x38aa>
  1036f2:	4bab      	ldr	r3, [pc, #684]	(1039a0 <.text+0x39a0>)
  1036f4:	446b      	add	r3, sp
  1036f6:	9304      	str	r3, [sp, #16]
  1036f8:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  1036fa:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1036fc:	210a      	mov	r1, #10
  1036fe:	fc73f003 	bl	106fe8 <__modsi3>
  103702:	3d01      	sub	r5, #1
  103704:	3030      	add	r0, #48
  103706:	7028      	strb	r0, [r5, #0]
  103708:	210a      	mov	r1, #10
  10370a:	1c20      	mov	r0, r4		(add r0, r4, #0)
  10370c:	fbb6f003 	bl	106e7c <__aeabi_idiv>
  103710:	1c04      	mov	r4, r0		(add r4, r0, #0)
  103712:	2809      	cmp	r0, #9
  103714:	dcf1      	bgt	1036fa <.text+0x36fa>
  103716:	1c03      	mov	r3, r0		(add r3, r0, #0)
  103718:	1e6a      	sub	r2, r5, #1
  10371a:	3330      	add	r3, #48
  10371c:	7013      	strb	r3, [r2, #0]
  10371e:	9c04      	ldr	r4, [sp, #16]
  103720:	42a2      	cmp	r2, r4
  103722:	d300      	bcc	103726 <.text+0x3726>
  103724:	e11b      	b	10395e <.text+0x395e>
  103726:	499f      	ldr	r1, [pc, #636]	(1039a4 <.text+0x39a4>)
  103728:	4469      	add	r1, sp
  10372a:	7813      	ldrb	r3, [r2, #0]
  10372c:	700b      	strb	r3, [r1, #0]
  10372e:	9804      	ldr	r0, [sp, #16]
  103730:	3201      	add	r2, #1
  103732:	3101      	add	r1, #1
  103734:	4282      	cmp	r2, r0
  103736:	d3f8      	bcc	10372a <.text+0x372a>
  103738:	1b89      	sub	r1, r1, r6
  10373a:	910e      	str	r1, [sp, #56]
  10373c:	19c9      	add	r1, r1, r7
  10373e:	468b      	mov	fp, r1
  103740:	2f01      	cmp	r7, #1
  103742:	dc00      	bgt	103746 <.text+0x3746>
  103744:	e0de      	b	103904 <.text+0x3904>
  103746:	2001      	mov	r0, #1
  103748:	4458      	add	r0, fp
  10374a:	4682      	mov	sl, r0
  10374c:	4683      	mov	fp, r0
  10374e:	2800      	cmp	r0, #0
  103750:	da00      	bge	103754 <.text+0x3754>
  103752:	e155      	b	103a00 <.text+0x3a00>
  103754:	9c0d      	ldr	r4, [sp, #52]
  103756:	2c00      	cmp	r4, #0
  103758:	d177      	bne	10384a <.text+0x384a>
  10375a:	4658      	mov	r0, fp
  10375c:	2800      	cmp	r0, #0
  10375e:	4682      	mov	sl, r0
  103760:	da00      	bge	103764 <.text+0x3764>
  103762:	e147      	b	1039f4 <.text+0x39f4>
  103764:	2200      	mov	r2, #0
  103766:	970f      	str	r7, [sp, #60]
  103768:	9210      	str	r2, [sp, #64]
  10376a:	fa0df7ff 	bl	102b88 <.text+0x2b88>
  10376e:	4659      	mov	r1, fp
  103770:	3101      	add	r1, #1
  103772:	9805      	ldr	r0, [sp, #20]
  103774:	f860f002 	bl	105838 <_malloc_r>
  103778:	2800      	cmp	r0, #0
  10377a:	d100      	bne	10377e <.text+0x377e>
  10377c:	e0fe      	b	10397c <.text+0x397c>
  10377e:	9012      	str	r0, [sp, #72]
  103780:	2100      	mov	r1, #0
  103782:	2208      	mov	r2, #8
  103784:	1c38      	mov	r0, r7		(add r0, r7, #0)
  103786:	fb97f002 	bl	105eb8 <memset>
  10378a:	22d5      	mov	r2, #213
  10378c:	00d2      	lsl	r2, r2, #3
  10378e:	9805      	ldr	r0, [sp, #20]
  103790:	9912      	ldr	r1, [sp, #72]
  103792:	446a      	add	r2, sp
  103794:	465b      	mov	r3, fp
  103796:	9700      	str	r7, [sp, #0]
  103798:	f9b4f000 	bl	103b04 <_wcsrtombs_r>
  10379c:	4583      	cmp	fp, r0
  10379e:	d000      	beq	1037a2 <.text+0x37a2>
  1037a0:	e134      	b	103a0c <.text+0x3a0c>
  1037a2:	9912      	ldr	r1, [sp, #72]
  1037a4:	2300      	mov	r3, #0
  1037a6:	465a      	mov	r2, fp
  1037a8:	548b      	strb	r3, [r1, r2]
  1037aa:	2a00      	cmp	r2, #0
  1037ac:	4692      	mov	sl, r2
  1037ae:	da00      	bge	1037b2 <.text+0x37b2>
  1037b0:	469a      	mov	sl, r3
  1037b2:	487b      	ldr	r0, [pc, #492]	(1039a0 <.text+0x39a0>)
  1037b4:	9b12      	ldr	r3, [sp, #72]
  1037b6:	2400      	mov	r4, #0
  1037b8:	4468      	add	r0, sp
  1037ba:	9309      	str	r3, [sp, #36]
  1037bc:	9410      	str	r4, [sp, #64]
  1037be:	9004      	str	r0, [sp, #16]
  1037c0:	f9e2f7ff 	bl	102b88 <.text+0x2b88>
  1037c4:	2e00      	cmp	r6, #0
  1037c6:	46b2      	mov	sl, r6
  1037c8:	da01      	bge	1037ce <.text+0x37ce>
  1037ca:	2200      	mov	r2, #0
  1037cc:	4692      	mov	sl, r2
  1037ce:	4c74      	ldr	r4, [pc, #464]	(1039a0 <.text+0x39a0>)
  1037d0:	2300      	mov	r3, #0
  1037d2:	446c      	add	r4, sp
  1037d4:	46b3      	mov	fp, r6
  1037d6:	9310      	str	r3, [sp, #64]
  1037d8:	9404      	str	r4, [sp, #16]
  1037da:	f9d5f7ff 	bl	102b88 <.text+0x2b88>
  1037de:	2600      	mov	r6, #0
  1037e0:	fd16f7fe 	bl	102210 <_vfprintf_r+0x1a0>
  1037e4:	4c69      	ldr	r4, [pc, #420]	(10398c <.text+0x398c>)
  1037e6:	446c      	add	r4, sp
  1037e8:	6820      	ldr	r0, [r4, #0]
  1037ea:	1d01      	add	r1, r0, #4
  1037ec:	dc00      	bgt	1037f0 <.text+0x37f0>
  1037ee:	e081      	b	1038f4 <.text+0x38f4>
  1037f0:	4286      	cmp	r6, r0
  1037f2:	db7f      	blt	1038f4 <.text+0x38f4>
  1037f4:	2367      	mov	r3, #103
  1037f6:	9308      	str	r3, [sp, #32]
  1037f8:	4683      	mov	fp, r0
  1037fa:	455f      	cmp	r7, fp
  1037fc:	dc6e      	bgt	1038dc <.text+0x38dc>
  1037fe:	9815      	ldr	r0, [sp, #84]
  103800:	07c0      	lsl	r0, r0, #31
  103802:	d500      	bpl	103806 <.text+0x3806>
  103804:	e0ae      	b	103964 <.text+0x3964>
  103806:	4659      	mov	r1, fp
  103808:	2900      	cmp	r1, #0
  10380a:	468a      	mov	sl, r1
  10380c:	da01      	bge	103812 <.text+0x3812>
  10380e:	2200      	mov	r2, #0
  103810:	4692      	mov	sl, r2
  103812:	4b63      	ldr	r3, [pc, #396]	(1039a0 <.text+0x39a0>)
  103814:	446b      	add	r3, sp
  103816:	9304      	str	r3, [sp, #16]
  103818:	e79c      	b	103754 <.text+0x3754>
  10381a:	9b15      	ldr	r3, [sp, #84]
  10381c:	07db      	lsl	r3, r3, #31
  10381e:	d500      	bpl	103822 <.text+0x3822>
  103820:	e731      	b	103686 <.text+0x3686>
  103822:	21d4      	mov	r1, #212
  103824:	00c9      	lsl	r1, r1, #3
  103826:	4469      	add	r1, sp
  103828:	680b      	ldr	r3, [r1, #0]
  10382a:	e740      	b	1036ae <.text+0x36ae>
  10382c:	9809      	ldr	r0, [sp, #36]
  10382e:	fae9f7fe 	bl	101e04 <strlen>
  103832:	4682      	mov	sl, r0
  103834:	4683      	mov	fp, r0
  103836:	2800      	cmp	r0, #0
  103838:	da00      	bge	10383c <.text+0x383c>
  10383a:	e0de      	b	1039fa <.text+0x39fa>
  10383c:	4a58      	ldr	r2, [pc, #352]	(1039a0 <.text+0x39a0>)
  10383e:	2100      	mov	r1, #0
  103840:	446a      	add	r2, sp
  103842:	9110      	str	r1, [sp, #64]
  103844:	9204      	str	r2, [sp, #16]
  103846:	f99ff7ff 	bl	102b88 <.text+0x2b88>
  10384a:	4c57      	ldr	r4, [pc, #348]	(1039a8 <.text+0x39a8>)
  10384c:	232d      	mov	r3, #45
  10384e:	446c      	add	r4, sp
  103850:	2000      	mov	r0, #0
  103852:	7023      	strb	r3, [r4, #0]
  103854:	970f      	str	r7, [sp, #60]
  103856:	9010      	str	r0, [sp, #64]
  103858:	f99df7ff 	bl	102b96 <.text+0x2b96>
  10385c:	4953      	ldr	r1, [pc, #332]	(1039ac <.text+0x39ac>)
  10385e:	e62c      	b	1034ba <.text+0x34ba>
  103860:	9914      	ldr	r1, [sp, #80]
  103862:	9a13      	ldr	r2, [sp, #76]
  103864:	2380      	mov	r3, #128
  103866:	061b      	lsl	r3, r3, #24
  103868:	202d      	mov	r0, #45
  10386a:	18d4      	add	r4, r2, r3
  10386c:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  10386e:	900d      	str	r0, [sp, #52]
  103870:	e6ef      	b	103652 <.text+0x3652>
  103872:	24d4      	mov	r4, #212
  103874:	00e4      	lsl	r4, r4, #3
  103876:	446c      	add	r4, sp
  103878:	6823      	ldr	r3, [r4, #0]
  10387a:	429f      	cmp	r7, r3
  10387c:	d800      	bhi	103880 <.text+0x3880>
  10387e:	e716      	b	1036ae <.text+0x36ae>
  103880:	2130      	mov	r1, #48
  103882:	1c3a      	mov	r2, r7		(add r2, r7, #0)
  103884:	20d4      	mov	r0, #212
  103886:	00c0      	lsl	r0, r0, #3
  103888:	7019      	strb	r1, [r3, #0]
  10388a:	4468      	add	r0, sp
  10388c:	3301      	add	r3, #1
  10388e:	6003      	str	r3, [r0, #0]
  103890:	4293      	cmp	r3, r2
  103892:	d1f7      	bne	103884 <.text+0x3884>
  103894:	e70b      	b	1036ae <.text+0x36ae>
  103896:	9909      	ldr	r1, [sp, #36]
  103898:	780b      	ldrb	r3, [r1, #0]
  10389a:	2b30      	cmp	r3, #48
  10389c:	d100      	bne	1038a0 <.text+0x38a0>
  10389e:	e099      	b	1039d4 <.text+0x39d4>
  1038a0:	493a      	ldr	r1, [pc, #232]	(10398c <.text+0x398c>)
  1038a2:	4469      	add	r1, sp
  1038a4:	6808      	ldr	r0, [r1, #0]
  1038a6:	183f      	add	r7, r7, r0
  1038a8:	e6f3      	b	103692 <.text+0x3692>
  1038aa:	2330      	mov	r3, #48
  1038ac:	4940      	ldr	r1, [pc, #256]	(1039b0 <.text+0x39b0>)
  1038ae:	4a3c      	ldr	r2, [pc, #240]	(1039a0 <.text+0x39a0>)
  1038b0:	70b3      	strb	r3, [r6, #2]
  1038b2:	1c23      	mov	r3, r4		(add r3, r4, #0)
  1038b4:	3330      	add	r3, #48
  1038b6:	446a      	add	r2, sp
  1038b8:	4469      	add	r1, sp
  1038ba:	70f3      	strb	r3, [r6, #3]
  1038bc:	9204      	str	r2, [sp, #16]
  1038be:	e73b      	b	103738 <.text+0x3738>
  1038c0:	232d      	mov	r3, #45
  1038c2:	4244      	neg	r4, r0
  1038c4:	7073      	strb	r3, [r6, #1]
  1038c6:	e711      	b	1036ec <.text+0x36ec>
  1038c8:	9a08      	ldr	r2, [sp, #32]
  1038ca:	2a66      	cmp	r2, #102
  1038cc:	d072      	beq	1039b4 <.text+0x39b4>
  1038ce:	4c2f      	ldr	r4, [pc, #188]	(10398c <.text+0x398c>)
  1038d0:	446c      	add	r4, sp
  1038d2:	6820      	ldr	r0, [r4, #0]
  1038d4:	e790      	b	1037f8 <.text+0x37f8>
  1038d6:	46b2      	mov	sl, r6
  1038d8:	46b3      	mov	fp, r6
  1038da:	e7af      	b	10383c <.text+0x383c>
  1038dc:	2800      	cmp	r0, #0
  1038de:	dd4a      	ble	103976 <.text+0x3976>
  1038e0:	2001      	mov	r0, #1
  1038e2:	19c0      	add	r0, r0, r7
  1038e4:	4682      	mov	sl, r0
  1038e6:	4683      	mov	fp, r0
  1038e8:	2800      	cmp	r0, #0
  1038ea:	db41      	blt	103970 <.text+0x3970>
  1038ec:	492c      	ldr	r1, [pc, #176]	(1039a0 <.text+0x39a0>)
  1038ee:	4469      	add	r1, sp
  1038f0:	9104      	str	r1, [sp, #16]
  1038f2:	e72f      	b	103754 <.text+0x3754>
  1038f4:	9a08      	ldr	r2, [sp, #32]
  1038f6:	2a67      	cmp	r2, #103
  1038f8:	d100      	bne	1038fc <.text+0x38fc>
  1038fa:	e084      	b	103a06 <.text+0x3a06>
  1038fc:	2245      	mov	r2, #69
  1038fe:	2345      	mov	r3, #69
  103900:	9208      	str	r2, [sp, #32]
  103902:	e6e6      	b	1036d2 <.text+0x36d2>
  103904:	9b15      	ldr	r3, [sp, #84]
  103906:	07db      	lsl	r3, r3, #31
  103908:	d500      	bpl	10390c <.text+0x390c>
  10390a:	e71c      	b	103746 <.text+0x3746>
  10390c:	2900      	cmp	r1, #0
  10390e:	468a      	mov	sl, r1
  103910:	db00      	blt	103914 <.text+0x3914>
  103912:	e71f      	b	103754 <.text+0x3754>
  103914:	2400      	mov	r4, #0
  103916:	46a2      	mov	sl, r4
  103918:	e71c      	b	103754 <.text+0x3754>
  10391a:	1c73      	add	r3, r6, #1
  10391c:	469a      	mov	sl, r3
  10391e:	2702      	mov	r7, #2
  103920:	e68e      	b	103640 <.text+0x3640>
  103922:	46b2      	mov	sl, r6
  103924:	2703      	mov	r7, #3
  103926:	e68b      	b	103640 <.text+0x3640>
  103928:	22d5      	mov	r2, #213
  10392a:	00d2      	lsl	r2, r2, #3
  10392c:	446a      	add	r2, sp
  10392e:	9805      	ldr	r0, [sp, #20]
  103930:	2100      	mov	r1, #0
  103932:	2300      	mov	r3, #0
  103934:	9700      	str	r7, [sp, #0]
  103936:	f8e5f000 	bl	103b04 <_wcsrtombs_r>
  10393a:	1c02      	mov	r2, r0		(add r2, r0, #0)
  10393c:	4683      	mov	fp, r0
  10393e:	3201      	add	r2, #1
  103940:	d005      	beq	10394e <.text+0x394e>
  103942:	22d5      	mov	r2, #213
  103944:	9909      	ldr	r1, [sp, #36]
  103946:	00d2      	lsl	r2, r2, #3
  103948:	446a      	add	r2, sp
  10394a:	6011      	str	r1, [r2, #0]
  10394c:	e52a      	b	1033a4 <.text+0x33a4>
  10394e:	464c      	mov	r4, r9
  103950:	89a3      	ldrh	r3, [r4, #12]
  103952:	2240      	mov	r2, #64
  103954:	4313      	orr	r3, r2
  103956:	4648      	mov	r0, r9
  103958:	8183      	strh	r3, [r0, #12]
  10395a:	fec1f7fe 	bl	1026e0 <.text+0x26e0>
  10395e:	4911      	ldr	r1, [pc, #68]	(1039a4 <.text+0x39a4>)
  103960:	4469      	add	r1, sp
  103962:	e6e9      	b	103738 <.text+0x3738>
  103964:	2401      	mov	r4, #1
  103966:	445c      	add	r4, fp
  103968:	46a2      	mov	sl, r4
  10396a:	46a3      	mov	fp, r4
  10396c:	2c00      	cmp	r4, #0
  10396e:	dabd      	bge	1038ec <.text+0x38ec>
  103970:	2000      	mov	r0, #0
  103972:	4682      	mov	sl, r0
  103974:	e7ba      	b	1038ec <.text+0x38ec>
  103976:	2302      	mov	r3, #2
  103978:	1a18      	sub	r0, r3, r0
  10397a:	e7b2      	b	1038e2 <.text+0x38e2>
  10397c:	4649      	mov	r1, r9
  10397e:	898b      	ldrh	r3, [r1, #12]
  103980:	2240      	mov	r2, #64
  103982:	4313      	orr	r3, r2
  103984:	464a      	mov	r2, r9
  103986:	8193      	strh	r3, [r2, #12]
  103988:	feaaf7fe 	bl	1026e0 <.text+0x26e0>
  10398c:	06ac      	lsl	r4, r5, #26
  10398e:	0000      	lsl	r0, r0, #0
  103990:	06a4      	lsl	r4, r4, #26
	...
  10399a:	0000      	lsl	r0, r0, #0
  10399c:	0699      	lsl	r1, r3, #26
  10399e:	0000      	lsl	r0, r0, #0
  1039a0:	067c      	lsl	r4, r7, #25
  1039a2:	0000      	lsl	r0, r0, #0
  1039a4:	069b      	lsl	r3, r3, #26
  1039a6:	0000      	lsl	r0, r0, #0
  1039a8:	06b3      	lsl	r3, r6, #26
  1039aa:	0000      	lsl	r0, r0, #0
  1039ac:	8988      	ldrh	r0, [r1, #12]
  1039ae:	0010      	lsl	r0, r2, #0
  1039b0:	069d      	lsl	r5, r3, #26
  1039b2:	0000      	lsl	r0, r0, #0
  1039b4:	4b32      	ldr	r3, [pc, #200]	(103a80 <.text+0x3a80>)
  1039b6:	446b      	add	r3, sp
  1039b8:	681b      	ldr	r3, [r3, #0]
  1039ba:	469b      	mov	fp, r3
  1039bc:	2b00      	cmp	r3, #0
  1039be:	dd47      	ble	103a50 <.text+0x3a50>
  1039c0:	2e00      	cmp	r6, #0
  1039c2:	d13a      	bne	103a3a <.text+0x3a3a>
  1039c4:	9c15      	ldr	r4, [sp, #84]
  1039c6:	07e4      	lsl	r4, r4, #31
  1039c8:	d437      	bmi	103a3a <.text+0x3a3a>
  1039ca:	482e      	ldr	r0, [pc, #184]	(103a84 <.text+0x3a84>)
  1039cc:	469a      	mov	sl, r3
  1039ce:	4468      	add	r0, sp
  1039d0:	9004      	str	r0, [sp, #16]
  1039d2:	e6bf      	b	103754 <.text+0x3754>
  1039d4:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1039d6:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1039d8:	4a2b      	ldr	r2, [pc, #172]	(103a88 <.text+0x3a88>)
  1039da:	4b2c      	ldr	r3, [pc, #176]	(103a8c <.text+0x3a8c>)
  1039dc:	ff66f003 	bl	1078ac <__nedf2>
  1039e0:	2800      	cmp	r0, #0
  1039e2:	d100      	bne	1039e6 <.text+0x39e6>
  1039e4:	e75c      	b	1038a0 <.text+0x38a0>
  1039e6:	2301      	mov	r3, #1
  1039e8:	4652      	mov	r2, sl
  1039ea:	1a98      	sub	r0, r3, r2
  1039ec:	4b24      	ldr	r3, [pc, #144]	(103a80 <.text+0x3a80>)
  1039ee:	446b      	add	r3, sp
  1039f0:	6018      	str	r0, [r3, #0]
  1039f2:	e755      	b	1038a0 <.text+0x38a0>
  1039f4:	2100      	mov	r1, #0
  1039f6:	468a      	mov	sl, r1
  1039f8:	e6b4      	b	103764 <.text+0x3764>
  1039fa:	2000      	mov	r0, #0
  1039fc:	4682      	mov	sl, r0
  1039fe:	e71d      	b	10383c <.text+0x383c>
  103a00:	2100      	mov	r1, #0
  103a02:	468a      	mov	sl, r1
  103a04:	e6a6      	b	103754 <.text+0x3754>
  103a06:	2365      	mov	r3, #101
  103a08:	9308      	str	r3, [sp, #32]
  103a0a:	e662      	b	1036d2 <.text+0x36d2>
  103a0c:	464c      	mov	r4, r9
  103a0e:	89a3      	ldrh	r3, [r4, #12]
  103a10:	2240      	mov	r2, #64
  103a12:	4313      	orr	r3, r2
  103a14:	4648      	mov	r0, r9
  103a16:	8183      	strh	r3, [r0, #12]
  103a18:	fe5ef7fe 	bl	1026d8 <.text+0x26d8>
  103a1c:	4652      	mov	r2, sl
  103a1e:	6816      	ldr	r6, [r2, #0]
  103a20:	4653      	mov	r3, sl
  103a22:	3304      	add	r3, #4
  103a24:	2e00      	cmp	r6, #0
  103a26:	db01      	blt	103a2c <.text+0x3a2c>
  103a28:	f9eaf7ff 	bl	102e00 <.text+0x2e00>
  103a2c:	9907      	ldr	r1, [sp, #28]
  103a2e:	2601      	mov	r6, #1
  103a30:	780a      	ldrb	r2, [r1, #0]
  103a32:	469a      	mov	sl, r3
  103a34:	4276      	neg	r6, r6
  103a36:	fbe7f7fe 	bl	102208 <_vfprintf_r+0x198>
  103a3a:	465b      	mov	r3, fp
  103a3c:	3301      	add	r3, #1
  103a3e:	18f6      	add	r6, r6, r3
  103a40:	46b2      	mov	sl, r6
  103a42:	46b3      	mov	fp, r6
  103a44:	2e00      	cmp	r6, #0
  103a46:	db15      	blt	103a74 <.text+0x3a74>
  103a48:	4a0e      	ldr	r2, [pc, #56]	(103a84 <.text+0x3a84>)
  103a4a:	446a      	add	r2, sp
  103a4c:	9204      	str	r2, [sp, #16]
  103a4e:	e681      	b	103754 <.text+0x3754>
  103a50:	2e00      	cmp	r6, #0
  103a52:	d109      	bne	103a68 <.text+0x3a68>
  103a54:	9b15      	ldr	r3, [sp, #84]
  103a56:	07db      	lsl	r3, r3, #31
  103a58:	d406      	bmi	103a68 <.text+0x3a68>
  103a5a:	480a      	ldr	r0, [pc, #40]	(103a84 <.text+0x3a84>)
  103a5c:	2401      	mov	r4, #1
  103a5e:	4468      	add	r0, sp
  103a60:	46a3      	mov	fp, r4
  103a62:	46a2      	mov	sl, r4
  103a64:	9004      	str	r0, [sp, #16]
  103a66:	e675      	b	103754 <.text+0x3754>
  103a68:	3602      	add	r6, #2
  103a6a:	46b2      	mov	sl, r6
  103a6c:	46b3      	mov	fp, r6
  103a6e:	2e00      	cmp	r6, #0
  103a70:	db00      	blt	103a74 <.text+0x3a74>
  103a72:	e6ce      	b	103812 <.text+0x3812>
  103a74:	4a03      	ldr	r2, [pc, #12]	(103a84 <.text+0x3a84>)
  103a76:	2100      	mov	r1, #0
  103a78:	446a      	add	r2, sp
  103a7a:	468a      	mov	sl, r1
  103a7c:	9204      	str	r2, [sp, #16]
  103a7e:	e669      	b	103754 <.text+0x3754>
  103a80:	06ac      	lsl	r4, r5, #26
  103a82:	0000      	lsl	r0, r0, #0
  103a84:	067c      	lsl	r4, r7, #25
	...

00103a90 <vfprintf>:
  103a90:	b530      	push	{r4, r5, lr}
  103a92:	1c13      	mov	r3, r2		(add r3, r2, #0)
  103a94:	4a05      	ldr	r2, [pc, #20]	(103aac <.text+0x3aac>)
  103a96:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  103a98:	1c04      	mov	r4, r0		(add r4, r0, #0)
  103a9a:	1c21      	mov	r1, r4		(add r1, r4, #0)
  103a9c:	6810      	ldr	r0, [r2, #0]
  103a9e:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  103aa0:	fae6f7fe 	bl	102070 <_vfprintf_r>
  103aa4:	bc30      	pop	{r4, r5}
  103aa6:	bc02      	pop	{r1}
  103aa8:	4708      	bx	r1
  103aaa:	0000      	lsl	r0, r0, #0
  103aac:	0014      	lsl	r4, r2, #0
  103aae:	0020      	lsl	r0, r4, #0

00103ab0 <_wcrtomb_r>:
  103ab0:	b530      	push	{r4, r5, lr}
  103ab2:	b083      	sub	sp, #12
  103ab4:	1c05      	mov	r5, r0		(add r5, r0, #0)
  103ab6:	1c1c      	mov	r4, r3		(add r4, r3, #0)
  103ab8:	2900      	cmp	r1, #0
  103aba:	d00d      	beq	103ad8 <_wcrtomb_r+0x28>
  103abc:	f8a8f000 	bl	103c10 <_wctomb_r>
  103ac0:	1c43      	add	r3, r0, #1
  103ac2:	d105      	bne	103ad0 <_wcrtomb_r+0x20>
  103ac4:	2300      	mov	r3, #0
  103ac6:	6023      	str	r3, [r4, #0]
  103ac8:	238a      	mov	r3, #138
  103aca:	2001      	mov	r0, #1
  103acc:	602b      	str	r3, [r5, #0]
  103ace:	4240      	neg	r0, r0
  103ad0:	b003      	add	sp, #12
  103ad2:	bc30      	pop	{r4, r5}
  103ad4:	bc02      	pop	{r1}
  103ad6:	4708      	bx	r1
  103ad8:	4669      	mov	r1, sp
  103ada:	3102      	add	r1, #2
  103adc:	2200      	mov	r2, #0
  103ade:	f897f000 	bl	103c10 <_wctomb_r>
  103ae2:	e7ed      	b	103ac0 <_wcrtomb_r+0x10>

00103ae4 <wcrtomb>:
  103ae4:	b530      	push	{r4, r5, lr}
  103ae6:	1c13      	mov	r3, r2		(add r3, r2, #0)
  103ae8:	4a05      	ldr	r2, [pc, #20]	(103b00 <.text+0x3b00>)
  103aea:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  103aec:	1c04      	mov	r4, r0		(add r4, r0, #0)
  103aee:	1c21      	mov	r1, r4		(add r1, r4, #0)
  103af0:	6810      	ldr	r0, [r2, #0]
  103af2:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  103af4:	ffdcf7ff 	bl	103ab0 <_wcrtomb_r>
  103af8:	bc30      	pop	{r4, r5}
  103afa:	bc02      	pop	{r1}
  103afc:	4708      	bx	r1
  103afe:	0000      	lsl	r0, r0, #0
  103b00:	0014      	lsl	r4, r2, #0
  103b02:	0020      	lsl	r0, r4, #0

00103b04 <_wcsrtombs_r>:
  103b04:	b5f0      	push	{r4, r5, r6, r7, lr}
  103b06:	465f      	mov	r7, fp
  103b08:	4656      	mov	r6, sl
  103b0a:	464d      	mov	r5, r9
  103b0c:	4644      	mov	r4, r8
  103b0e:	b4f0      	push	{r4, r5, r6, r7}
  103b10:	b086      	sub	sp, #24
  103b12:	9002      	str	r0, [sp, #8]
  103b14:	468b      	mov	fp, r1
  103b16:	9201      	str	r2, [sp, #4]
  103b18:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  103b1a:	9f0f      	ldr	r7, [sp, #60]
  103b1c:	2900      	cmp	r1, #0
  103b1e:	d047      	beq	103bb0 <_wcsrtombs_r+0xac>
  103b20:	6811      	ldr	r1, [r2, #0]
  103b22:	4688      	mov	r8, r1
  103b24:	2b00      	cmp	r3, #0
  103b26:	d052      	beq	103bce <_wcsrtombs_r+0xca>
  103b28:	2200      	mov	r2, #0
  103b2a:	9200      	str	r2, [sp, #0]
  103b2c:	465c      	mov	r4, fp
  103b2e:	683a      	ldr	r2, [r7, #0]
  103b30:	687b      	ldr	r3, [r7, #4]
  103b32:	4646      	mov	r6, r8
  103b34:	4669      	mov	r1, sp
  103b36:	4691      	mov	r9, r2
  103b38:	469a      	mov	sl, r3
  103b3a:	310e      	add	r1, #14
  103b3c:	6832      	ldr	r2, [r6, #0]
  103b3e:	9802      	ldr	r0, [sp, #8]
  103b40:	1c3b      	mov	r3, r7		(add r3, r7, #0)
  103b42:	ffb5f7ff 	bl	103ab0 <_wcrtomb_r>
  103b46:	1c41      	add	r1, r0, #1
  103b48:	d038      	beq	103bbc <_wcsrtombs_r+0xb8>
  103b4a:	9a00      	ldr	r2, [sp, #0]
  103b4c:	1a2b      	sub	r3, r5, r0
  103b4e:	4293      	cmp	r3, r2
  103b50:	d320      	bcc	103b94 <_wcsrtombs_r+0x90>
  103b52:	42a8      	cmp	r0, r5
  103b54:	d21e      	bcs	103b94 <_wcsrtombs_r+0x90>
  103b56:	1812      	add	r2, r2, r0
  103b58:	465b      	mov	r3, fp
  103b5a:	9200      	str	r2, [sp, #0]
  103b5c:	2b00      	cmp	r3, #0
  103b5e:	d00f      	beq	103b80 <_wcsrtombs_r+0x7c>
  103b60:	2800      	cmp	r0, #0
  103b62:	dd09      	ble	103b78 <_wcsrtombs_r+0x74>
  103b64:	2200      	mov	r2, #0
  103b66:	260e      	mov	r6, #14
  103b68:	18b6      	add	r6, r6, r2
  103b6a:	4669      	mov	r1, sp
  103b6c:	5c73      	ldrb	r3, [r6, r1]
  103b6e:	3201      	add	r2, #1
  103b70:	7023      	strb	r3, [r4, #0]
  103b72:	3401      	add	r4, #1
  103b74:	4290      	cmp	r0, r2
  103b76:	d1f6      	bne	103b66 <_wcsrtombs_r+0x62>
  103b78:	9a01      	ldr	r2, [sp, #4]
  103b7a:	6813      	ldr	r3, [r2, #0]
  103b7c:	3304      	add	r3, #4
  103b7e:	6013      	str	r3, [r2, #0]
  103b80:	4646      	mov	r6, r8
  103b82:	6833      	ldr	r3, [r6, #0]
  103b84:	2b00      	cmp	r3, #0
  103b86:	d025      	beq	103bd4 <_wcsrtombs_r+0xd0>
  103b88:	9a00      	ldr	r2, [sp, #0]
  103b8a:	42aa      	cmp	r2, r5
  103b8c:	d206      	bcs	103b9c <_wcsrtombs_r+0x98>
  103b8e:	2304      	mov	r3, #4
  103b90:	4498      	add	r8, r3
  103b92:	e7cc      	b	103b2e <_wcsrtombs_r+0x2a>
  103b94:	464e      	mov	r6, r9
  103b96:	4651      	mov	r1, sl
  103b98:	603e      	str	r6, [r7, #0]
  103b9a:	6079      	str	r1, [r7, #4]
  103b9c:	9800      	ldr	r0, [sp, #0]
  103b9e:	b006      	add	sp, #24
  103ba0:	bc3c      	pop	{r2, r3, r4, r5}
  103ba2:	4690      	mov	r8, r2
  103ba4:	4699      	mov	r9, r3
  103ba6:	46a2      	mov	sl, r4
  103ba8:	46ab      	mov	fp, r5
  103baa:	bcf0      	pop	{r4, r5, r6, r7}
  103bac:	bc02      	pop	{r1}
  103bae:	4708      	bx	r1
  103bb0:	9901      	ldr	r1, [sp, #4]
  103bb2:	6809      	ldr	r1, [r1, #0]
  103bb4:	2501      	mov	r5, #1
  103bb6:	4688      	mov	r8, r1
  103bb8:	426d      	neg	r5, r5
  103bba:	e7b5      	b	103b28 <_wcsrtombs_r+0x24>
  103bbc:	9e02      	ldr	r6, [sp, #8]
  103bbe:	238a      	mov	r3, #138
  103bc0:	2101      	mov	r1, #1
  103bc2:	6033      	str	r3, [r6, #0]
  103bc4:	4249      	neg	r1, r1
  103bc6:	2300      	mov	r3, #0
  103bc8:	603b      	str	r3, [r7, #0]
  103bca:	9100      	str	r1, [sp, #0]
  103bcc:	e7e6      	b	103b9c <_wcsrtombs_r+0x98>
  103bce:	2600      	mov	r6, #0
  103bd0:	9600      	str	r6, [sp, #0]
  103bd2:	e7e3      	b	103b9c <_wcsrtombs_r+0x98>
  103bd4:	4659      	mov	r1, fp
  103bd6:	2900      	cmp	r1, #0
  103bd8:	d001      	beq	103bde <_wcsrtombs_r+0xda>
  103bda:	9a01      	ldr	r2, [sp, #4]
  103bdc:	6013      	str	r3, [r2, #0]
  103bde:	603b      	str	r3, [r7, #0]
  103be0:	9b00      	ldr	r3, [sp, #0]
  103be2:	3b01      	sub	r3, #1
  103be4:	9300      	str	r3, [sp, #0]
  103be6:	e7d9      	b	103b9c <_wcsrtombs_r+0x98>

00103be8 <wcsrtombs>:
  103be8:	b570      	push	{r4, r5, r6, lr}
  103bea:	1c16      	mov	r6, r2		(add r6, r2, #0)
  103bec:	4a07      	ldr	r2, [pc, #28]	(103c0c <.text+0x3c0c>)
  103bee:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  103bf0:	b081      	sub	sp, #4
  103bf2:	1c04      	mov	r4, r0		(add r4, r0, #0)
  103bf4:	1c21      	mov	r1, r4		(add r1, r4, #0)
  103bf6:	6810      	ldr	r0, [r2, #0]
  103bf8:	9300      	str	r3, [sp, #0]
  103bfa:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  103bfc:	1c33      	mov	r3, r6		(add r3, r6, #0)
  103bfe:	ff81f7ff 	bl	103b04 <_wcsrtombs_r>
  103c02:	b001      	add	sp, #4
  103c04:	bc70      	pop	{r4, r5, r6}
  103c06:	bc02      	pop	{r1}
  103c08:	4708      	bx	r1
  103c0a:	0000      	lsl	r0, r0, #0
  103c0c:	0014      	lsl	r4, r2, #0
  103c0e:	0020      	lsl	r0, r4, #0

00103c10 <_wctomb_r>:
  103c10:	b5f0      	push	{r4, r5, r6, r7, lr}
  103c12:	4c9e      	ldr	r4, [pc, #632]	(103e8c <.text+0x3e8c>)
  103c14:	1c20      	mov	r0, r4		(add r0, r4, #0)
  103c16:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  103c18:	1c15      	mov	r5, r2		(add r5, r2, #0)
  103c1a:	1c1f      	mov	r7, r3		(add r7, r3, #0)
  103c1c:	f8f2f7fe 	bl	101e04 <strlen>
  103c20:	2801      	cmp	r0, #1
  103c22:	d91d      	bls	103c60 <_wctomb_r+0x50>
  103c24:	499a      	ldr	r1, [pc, #616]	(103e90 <.text+0x3e90>)
  103c26:	1c20      	mov	r0, r4		(add r0, r4, #0)
  103c28:	f890f7fe 	bl	101d4c <strcmp>
  103c2c:	2800      	cmp	r0, #0
  103c2e:	d11e      	bne	103c6e <_wctomb_r+0x5e>
  103c30:	2e00      	cmp	r6, #0
  103c32:	d03b      	beq	103cac <_wctomb_r+0x9c>
  103c34:	2d7f      	cmp	r5, #127
  103c36:	dd15      	ble	103c64 <_wctomb_r+0x54>
  103c38:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  103c3a:	4b96      	ldr	r3, [pc, #600]	(103e94 <.text+0x3e94>)
  103c3c:	3a80      	sub	r2, #128
  103c3e:	429a      	cmp	r2, r3
  103c40:	d860      	bhi	103d04 <_wctomb_r+0xf4>
  103c42:	056a      	lsl	r2, r5, #21
  103c44:	2340      	mov	r3, #64
  103c46:	425b      	neg	r3, r3
  103c48:	0ed2      	lsr	r2, r2, #27
  103c4a:	431a      	orr	r2, r3
  103c4c:	7032      	strb	r2, [r6, #0]
  103c4e:	233f      	mov	r3, #63
  103c50:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  103c52:	401a      	and	r2, r3
  103c54:	2380      	mov	r3, #128
  103c56:	425b      	neg	r3, r3
  103c58:	431a      	orr	r2, r3
  103c5a:	2002      	mov	r0, #2
  103c5c:	7072      	strb	r2, [r6, #1]
  103c5e:	e003      	b	103c68 <_wctomb_r+0x58>
  103c60:	2e00      	cmp	r6, #0
  103c62:	d023      	beq	103cac <_wctomb_r+0x9c>
  103c64:	7035      	strb	r5, [r6, #0]
  103c66:	2001      	mov	r0, #1
  103c68:	bcf0      	pop	{r4, r5, r6, r7}
  103c6a:	bc02      	pop	{r1}
  103c6c:	4708      	bx	r1
  103c6e:	498a      	ldr	r1, [pc, #552]	(103e98 <.text+0x3e98>)
  103c70:	1c20      	mov	r0, r4		(add r0, r4, #0)
  103c72:	f86bf7fe 	bl	101d4c <strcmp>
  103c76:	2800      	cmp	r0, #0
  103c78:	d11a      	bne	103cb0 <_wctomb_r+0xa0>
  103c7a:	2e00      	cmp	r6, #0
  103c7c:	d016      	beq	103cac <_wctomb_r+0x9c>
  103c7e:	042b      	lsl	r3, r5, #16
  103c80:	0e1a      	lsr	r2, r3, #24
  103c82:	2a00      	cmp	r2, #0
  103c84:	d0ee      	beq	103c64 <_wctomb_r+0x54>
  103c86:	1c13      	mov	r3, r2		(add r3, r2, #0)
  103c88:	337f      	add	r3, #127
  103c8a:	061b      	lsl	r3, r3, #24
  103c8c:	0e1b      	lsr	r3, r3, #24
  103c8e:	2b1e      	cmp	r3, #30
  103c90:	d865      	bhi	103d5e <_wctomb_r+0x14e>
  103c92:	20c0      	mov	r0, #192
  103c94:	062b      	lsl	r3, r5, #24
  103c96:	0600      	lsl	r0, r0, #24
  103c98:	0e19      	lsr	r1, r3, #24
  103c9a:	181b      	add	r3, r3, r0
  103c9c:	0e1b      	lsr	r3, r3, #24
  103c9e:	2b3e      	cmp	r3, #62
  103ca0:	d900      	bls	103ca4 <_wctomb_r+0x94>
  103ca2:	e0af      	b	103e04 <_wctomb_r+0x1f4>
  103ca4:	2002      	mov	r0, #2
  103ca6:	7032      	strb	r2, [r6, #0]
  103ca8:	7071      	strb	r1, [r6, #1]
  103caa:	e7dd      	b	103c68 <_wctomb_r+0x58>
  103cac:	2000      	mov	r0, #0
  103cae:	e7db      	b	103c68 <_wctomb_r+0x58>
  103cb0:	497a      	ldr	r1, [pc, #488]	(103e9c <.text+0x3e9c>)
  103cb2:	1c20      	mov	r0, r4		(add r0, r4, #0)
  103cb4:	f84af7fe 	bl	101d4c <strcmp>
  103cb8:	2800      	cmp	r0, #0
  103cba:	d10f      	bne	103cdc <_wctomb_r+0xcc>
  103cbc:	2e00      	cmp	r6, #0
  103cbe:	d0f5      	beq	103cac <_wctomb_r+0x9c>
  103cc0:	042b      	lsl	r3, r5, #16
  103cc2:	0e19      	lsr	r1, r3, #24
  103cc4:	2900      	cmp	r1, #0
  103cc6:	d0cd      	beq	103c64 <_wctomb_r+0x54>
  103cc8:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  103cca:	335f      	add	r3, #95
  103ccc:	061b      	lsl	r3, r3, #24
  103cce:	0e1b      	lsr	r3, r3, #24
  103cd0:	2b5d      	cmp	r3, #93
  103cd2:	d800      	bhi	103cd6 <_wctomb_r+0xc6>
  103cd4:	e09c      	b	103e10 <_wctomb_r+0x200>
  103cd6:	2001      	mov	r0, #1
  103cd8:	4240      	neg	r0, r0
  103cda:	e7c5      	b	103c68 <_wctomb_r+0x58>
  103cdc:	4970      	ldr	r1, [pc, #448]	(103ea0 <.text+0x3ea0>)
  103cde:	1c20      	mov	r0, r4		(add r0, r4, #0)
  103ce0:	f834f7fe 	bl	101d4c <strcmp>
  103ce4:	2800      	cmp	r0, #0
  103ce6:	d1bb      	bne	103c60 <_wctomb_r+0x50>
  103ce8:	2e00      	cmp	r6, #0
  103cea:	d0bc      	beq	103c66 <_wctomb_r+0x56>
  103cec:	062b      	lsl	r3, r5, #24
  103cee:	0e1c      	lsr	r4, r3, #24
  103cf0:	042b      	lsl	r3, r5, #16
  103cf2:	0e19      	lsr	r1, r3, #24
  103cf4:	2900      	cmp	r1, #0
  103cf6:	d139      	bne	103d6c <_wctomb_r+0x15c>
  103cf8:	683b      	ldr	r3, [r7, #0]
  103cfa:	2b00      	cmp	r3, #0
  103cfc:	d123      	bne	103d46 <_wctomb_r+0x136>
  103cfe:	2001      	mov	r0, #1
  103d00:	7034      	strb	r4, [r6, #0]
  103d02:	e7b1      	b	103c68 <_wctomb_r+0x58>
  103d04:	4867      	ldr	r0, [pc, #412]	(103ea4 <.text+0x3ea4>)
  103d06:	4b68      	ldr	r3, [pc, #416]	(103ea8 <.text+0x3ea8>)
  103d08:	182a      	add	r2, r5, r0
  103d0a:	429a      	cmp	r2, r3
  103d0c:	d962      	bls	103dd4 <_wctomb_r+0x1c4>
  103d0e:	4867      	ldr	r0, [pc, #412]	(103eac <.text+0x3eac>)
  103d10:	4b67      	ldr	r3, [pc, #412]	(103eb0 <.text+0x3eb0>)
  103d12:	182a      	add	r2, r5, r0
  103d14:	429a      	cmp	r2, r3
  103d16:	d83c      	bhi	103d92 <_wctomb_r+0x182>
  103d18:	02ea      	lsl	r2, r5, #11
  103d1a:	2310      	mov	r3, #16
  103d1c:	425b      	neg	r3, r3
  103d1e:	0f52      	lsr	r2, r2, #29
  103d20:	431a      	orr	r2, r3
  103d22:	7032      	strb	r2, [r6, #0]
  103d24:	03ab      	lsl	r3, r5, #14
  103d26:	2280      	mov	r2, #128
  103d28:	4252      	neg	r2, r2
  103d2a:	0e9b      	lsr	r3, r3, #26
  103d2c:	4313      	orr	r3, r2
  103d2e:	7073      	strb	r3, [r6, #1]
  103d30:	052b      	lsl	r3, r5, #20
  103d32:	0e9b      	lsr	r3, r3, #26
  103d34:	1c71      	add	r1, r6, #1
  103d36:	4313      	orr	r3, r2
  103d38:	704b      	strb	r3, [r1, #1]
  103d3a:	233f      	mov	r3, #63
  103d3c:	402b      	and	r3, r5
  103d3e:	4313      	orr	r3, r2
  103d40:	2004      	mov	r0, #4
  103d42:	708b      	strb	r3, [r1, #2]
  103d44:	e790      	b	103c68 <_wctomb_r+0x58>
  103d46:	231b      	mov	r3, #27
  103d48:	6039      	str	r1, [r7, #0]
  103d4a:	1c72      	add	r2, r6, #1
  103d4c:	7033      	strb	r3, [r6, #0]
  103d4e:	2328      	mov	r3, #40
  103d50:	7073      	strb	r3, [r6, #1]
  103d52:	2004      	mov	r0, #4
  103d54:	2342      	mov	r3, #66
  103d56:	1c96      	add	r6, r2, #2
  103d58:	7053      	strb	r3, [r2, #1]
  103d5a:	7034      	strb	r4, [r6, #0]
  103d5c:	e784      	b	103c68 <_wctomb_r+0x58>
  103d5e:	1c13      	mov	r3, r2		(add r3, r2, #0)
  103d60:	3320      	add	r3, #32
  103d62:	061b      	lsl	r3, r3, #24
  103d64:	0e1b      	lsr	r3, r3, #24
  103d66:	2b0f      	cmp	r3, #15
  103d68:	d993      	bls	103c92 <_wctomb_r+0x82>
  103d6a:	e7b4      	b	103cd6 <_wctomb_r+0xc6>
  103d6c:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  103d6e:	3b21      	sub	r3, #33
  103d70:	061b      	lsl	r3, r3, #24
  103d72:	0e1b      	lsr	r3, r3, #24
  103d74:	2b5d      	cmp	r3, #93
  103d76:	d8ae      	bhi	103cd6 <_wctomb_r+0xc6>
  103d78:	1c23      	mov	r3, r4		(add r3, r4, #0)
  103d7a:	3b21      	sub	r3, #33
  103d7c:	061b      	lsl	r3, r3, #24
  103d7e:	0e1b      	lsr	r3, r3, #24
  103d80:	2b5d      	cmp	r3, #93
  103d82:	d8a8      	bhi	103cd6 <_wctomb_r+0xc6>
  103d84:	683b      	ldr	r3, [r7, #0]
  103d86:	2b00      	cmp	r3, #0
  103d88:	d04f      	beq	103e2a <_wctomb_r+0x21a>
  103d8a:	2002      	mov	r0, #2
  103d8c:	7031      	strb	r1, [r6, #0]
  103d8e:	7074      	strb	r4, [r6, #1]
  103d90:	e76a      	b	103c68 <_wctomb_r+0x58>
  103d92:	4b48      	ldr	r3, [pc, #288]	(103eb4 <.text+0x3eb4>)
  103d94:	18ea      	add	r2, r5, r3
  103d96:	4b48      	ldr	r3, [pc, #288]	(103eb8 <.text+0x3eb8>)
  103d98:	429a      	cmp	r2, r3
  103d9a:	d852      	bhi	103e42 <_wctomb_r+0x232>
  103d9c:	01aa      	lsl	r2, r5, #6
  103d9e:	2308      	mov	r3, #8
  103da0:	425b      	neg	r3, r3
  103da2:	0f92      	lsr	r2, r2, #30
  103da4:	431a      	orr	r2, r3
  103da6:	7032      	strb	r2, [r6, #0]
  103da8:	022b      	lsl	r3, r5, #8
  103daa:	2280      	mov	r2, #128
  103dac:	4252      	neg	r2, r2
  103dae:	0e9b      	lsr	r3, r3, #26
  103db0:	4313      	orr	r3, r2
  103db2:	7073      	strb	r3, [r6, #1]
  103db4:	03ab      	lsl	r3, r5, #14
  103db6:	0e9b      	lsr	r3, r3, #26
  103db8:	1c71      	add	r1, r6, #1
  103dba:	4313      	orr	r3, r2
  103dbc:	704b      	strb	r3, [r1, #1]
  103dbe:	052b      	lsl	r3, r5, #20
  103dc0:	0e9b      	lsr	r3, r3, #26
  103dc2:	1c48      	add	r0, r1, #1
  103dc4:	4313      	orr	r3, r2
  103dc6:	7043      	strb	r3, [r0, #1]
  103dc8:	233f      	mov	r3, #63
  103dca:	402b      	and	r3, r5
  103dcc:	4313      	orr	r3, r2
  103dce:	7083      	strb	r3, [r0, #2]
  103dd0:	2005      	mov	r0, #5
  103dd2:	e749      	b	103c68 <_wctomb_r+0x58>
  103dd4:	4b39      	ldr	r3, [pc, #228]	(103ebc <.text+0x3ebc>)
  103dd6:	18ea      	add	r2, r5, r3
  103dd8:	4b39      	ldr	r3, [pc, #228]	(103ec0 <.text+0x3ec0>)
  103dda:	429a      	cmp	r2, r3
  103ddc:	d800      	bhi	103de0 <_wctomb_r+0x1d0>
  103dde:	e77a      	b	103cd6 <_wctomb_r+0xc6>
  103de0:	042a      	lsl	r2, r5, #16
  103de2:	2320      	mov	r3, #32
  103de4:	425b      	neg	r3, r3
  103de6:	0f12      	lsr	r2, r2, #28
  103de8:	431a      	orr	r2, r3
  103dea:	7032      	strb	r2, [r6, #0]
  103dec:	052b      	lsl	r3, r5, #20
  103dee:	2280      	mov	r2, #128
  103df0:	4252      	neg	r2, r2
  103df2:	0e9b      	lsr	r3, r3, #26
  103df4:	4313      	orr	r3, r2
  103df6:	7073      	strb	r3, [r6, #1]
  103df8:	233f      	mov	r3, #63
  103dfa:	402b      	and	r3, r5
  103dfc:	4313      	orr	r3, r2
  103dfe:	2003      	mov	r0, #3
  103e00:	70b3      	strb	r3, [r6, #2]
  103e02:	e731      	b	103c68 <_wctomb_r+0x58>
  103e04:	2380      	mov	r3, #128
  103e06:	404b      	eor	r3, r1
  103e08:	2b7c      	cmp	r3, #124
  103e0a:	d800      	bhi	103e0e <_wctomb_r+0x1fe>
  103e0c:	e74a      	b	103ca4 <_wctomb_r+0x94>
  103e0e:	e762      	b	103cd6 <_wctomb_r+0xc6>
  103e10:	20be      	mov	r0, #190
  103e12:	062b      	lsl	r3, r5, #24
  103e14:	05c0      	lsl	r0, r0, #23
  103e16:	0e1a      	lsr	r2, r3, #24
  103e18:	181b      	add	r3, r3, r0
  103e1a:	0e1b      	lsr	r3, r3, #24
  103e1c:	2b5d      	cmp	r3, #93
  103e1e:	d900      	bls	103e22 <_wctomb_r+0x212>
  103e20:	e759      	b	103cd6 <_wctomb_r+0xc6>
  103e22:	2002      	mov	r0, #2
  103e24:	7031      	strb	r1, [r6, #0]
  103e26:	7072      	strb	r2, [r6, #1]
  103e28:	e71e      	b	103c68 <_wctomb_r+0x58>
  103e2a:	2301      	mov	r3, #1
  103e2c:	603b      	str	r3, [r7, #0]
  103e2e:	231b      	mov	r3, #27
  103e30:	7033      	strb	r3, [r6, #0]
  103e32:	1c72      	add	r2, r6, #1
  103e34:	2324      	mov	r3, #36
  103e36:	7073      	strb	r3, [r6, #1]
  103e38:	2005      	mov	r0, #5
  103e3a:	2342      	mov	r3, #66
  103e3c:	1c96      	add	r6, r2, #2
  103e3e:	7053      	strb	r3, [r2, #1]
  103e40:	e7a4      	b	103d8c <_wctomb_r+0x17c>
  103e42:	4b20      	ldr	r3, [pc, #128]	(103ec4 <.text+0x3ec4>)
  103e44:	429d      	cmp	r5, r3
  103e46:	dc00      	bgt	103e4a <_wctomb_r+0x23a>
  103e48:	e745      	b	103cd6 <_wctomb_r+0xc6>
  103e4a:	006a      	lsl	r2, r5, #1
  103e4c:	2304      	mov	r3, #4
  103e4e:	425b      	neg	r3, r3
  103e50:	0fd2      	lsr	r2, r2, #31
  103e52:	431a      	orr	r2, r3
  103e54:	7032      	strb	r2, [r6, #0]
  103e56:	00ab      	lsl	r3, r5, #2
  103e58:	2280      	mov	r2, #128
  103e5a:	4252      	neg	r2, r2
  103e5c:	0e9b      	lsr	r3, r3, #26
  103e5e:	4313      	orr	r3, r2
  103e60:	7073      	strb	r3, [r6, #1]
  103e62:	022b      	lsl	r3, r5, #8
  103e64:	0e9b      	lsr	r3, r3, #26
  103e66:	1c71      	add	r1, r6, #1
  103e68:	4313      	orr	r3, r2
  103e6a:	704b      	strb	r3, [r1, #1]
  103e6c:	03ab      	lsl	r3, r5, #14
  103e6e:	0e9b      	lsr	r3, r3, #26
  103e70:	1c48      	add	r0, r1, #1
  103e72:	4313      	orr	r3, r2
  103e74:	7043      	strb	r3, [r0, #1]
  103e76:	052b      	lsl	r3, r5, #20
  103e78:	0e9b      	lsr	r3, r3, #26
  103e7a:	1c41      	add	r1, r0, #1
  103e7c:	4313      	orr	r3, r2
  103e7e:	704b      	strb	r3, [r1, #1]
  103e80:	233f      	mov	r3, #63
  103e82:	402b      	and	r3, r5
  103e84:	4313      	orr	r3, r2
  103e86:	2006      	mov	r0, #6
  103e88:	708b      	strb	r3, [r1, #2]
  103e8a:	e6ed      	b	103c68 <_wctomb_r+0x58>
  103e8c:	041c      	lsl	r4, r3, #16
  103e8e:	0020      	lsl	r0, r4, #0
  103e90:	89cc      	ldrh	r4, [r1, #14]
  103e92:	0010      	lsl	r0, r2, #0
  103e94:	077f      	lsl	r7, r7, #29
  103e96:	0000      	lsl	r0, r0, #0
  103e98:	89d4      	ldrh	r4, [r2, #14]
  103e9a:	0010      	lsl	r0, r2, #0
  103e9c:	89dc      	ldrh	r4, [r3, #14]
  103e9e:	0010      	lsl	r0, r2, #0
  103ea0:	89e4      	ldrh	r4, [r4, #14]
  103ea2:	0010      	lsl	r0, r2, #0
  103ea4:	f800      	second half of BL instruction 0xf800
  103ea6:	ffff      	second half of BL instruction 0xffff
  103ea8:	0000f7ff 	blx	102eac <.text+0x2eac>
  103eac:	0000      	lsl	r0, r0, #0
  103eae:	ffff      	second half of BL instruction 0xffff
  103eb0:	ffff      	second half of BL instruction 0xffff
  103eb2:	001e      	lsl	r6, r3, #0
  103eb4:	0000      	lsl	r0, r0, #0
  103eb6:	ffe0      	second half of BL instruction 0xffe0
  103eb8:	ffff      	second half of BL instruction 0xffff
  103eba:	03df      	lsl	r7, r3, #15
  103ebc:	2800      	cmp	r0, #0
  103ebe:	ffff      	second half of BL instruction 0xffff
  103ec0:	07ff      	lsl	r7, r7, #31
  103ec2:	0000      	lsl	r0, r0, #0
  103ec4:	ffff      	second half of BL instruction 0xffff
  103ec6:	03ff      	lsl	r7, r7, #15

00103ec8 <__swsetup>:
  103ec8:	b570      	push	{r4, r5, r6, lr}
  103eca:	4d26      	ldr	r5, [pc, #152]	(103f64 <.text+0x3f64>)
  103ecc:	1c04      	mov	r4, r0		(add r4, r0, #0)
  103ece:	6828      	ldr	r0, [r5, #0]
  103ed0:	2800      	cmp	r0, #0
  103ed2:	d002      	beq	103eda <__swsetup+0x12>
  103ed4:	6b83      	ldr	r3, [r0, #56]
  103ed6:	2b00      	cmp	r3, #0
  103ed8:	d01b      	beq	103f12 <__swsetup+0x4a>
  103eda:	89a2      	ldrh	r2, [r4, #12]
  103edc:	2308      	mov	r3, #8
  103ede:	1c16      	mov	r6, r2		(add r6, r2, #0)
  103ee0:	401e      	and	r6, r3
  103ee2:	d01d      	beq	103f20 <__swsetup+0x58>
  103ee4:	6921      	ldr	r1, [r4, #16]
  103ee6:	2900      	cmp	r1, #0
  103ee8:	d016      	beq	103f18 <__swsetup+0x50>
  103eea:	89a3      	ldrh	r3, [r4, #12]
  103eec:	07da      	lsl	r2, r3, #31
  103eee:	d405      	bmi	103efc <__swsetup+0x34>
  103ef0:	079a      	lsl	r2, r3, #30
  103ef2:	d50c      	bpl	103f0e <__swsetup+0x46>
  103ef4:	2300      	mov	r3, #0
  103ef6:	2000      	mov	r0, #0
  103ef8:	60a3      	str	r3, [r4, #8]
  103efa:	e005      	b	103f08 <__swsetup+0x40>
  103efc:	2300      	mov	r3, #0
  103efe:	60a3      	str	r3, [r4, #8]
  103f00:	6963      	ldr	r3, [r4, #20]
  103f02:	425b      	neg	r3, r3
  103f04:	61a3      	str	r3, [r4, #24]
  103f06:	2000      	mov	r0, #0
  103f08:	bc70      	pop	{r4, r5, r6}
  103f0a:	bc02      	pop	{r1}
  103f0c:	4708      	bx	r1
  103f0e:	6963      	ldr	r3, [r4, #20]
  103f10:	e7f1      	b	103ef6 <__swsetup+0x2e>
  103f12:	f829f001 	bl	104f68 <__sinit>
  103f16:	e7e0      	b	103eda <__swsetup+0x12>
  103f18:	1c20      	mov	r0, r4		(add r0, r4, #0)
  103f1a:	fc1ff001 	bl	10575c <__smakebuf>
  103f1e:	e7e4      	b	103eea <__swsetup+0x22>
  103f20:	06d3      	lsl	r3, r2, #27
  103f22:	d51b      	bpl	103f5c <__swsetup+0x94>
  103f24:	0753      	lsl	r3, r2, #29
  103f26:	d517      	bpl	103f58 <__swsetup+0x90>
  103f28:	6b21      	ldr	r1, [r4, #48]
  103f2a:	2900      	cmp	r1, #0
  103f2c:	d008      	beq	103f40 <__swsetup+0x78>
  103f2e:	1c23      	mov	r3, r4		(add r3, r4, #0)
  103f30:	3340      	add	r3, #64
  103f32:	4299      	cmp	r1, r3
  103f34:	d003      	beq	103f3e <__swsetup+0x76>
  103f36:	6828      	ldr	r0, [r5, #0]
  103f38:	f924f001 	bl	105184 <_free_r>
  103f3c:	89a2      	ldrh	r2, [r4, #12]
  103f3e:	6326      	str	r6, [r4, #48]
  103f40:	2324      	mov	r3, #36
  103f42:	439a      	bic	r2, r3
  103f44:	81a2      	strh	r2, [r4, #12]
  103f46:	6921      	ldr	r1, [r4, #16]
  103f48:	2300      	mov	r3, #0
  103f4a:	6063      	str	r3, [r4, #4]
  103f4c:	6021      	str	r1, [r4, #0]
  103f4e:	89a2      	ldrh	r2, [r4, #12]
  103f50:	2308      	mov	r3, #8
  103f52:	4313      	orr	r3, r2
  103f54:	81a3      	strh	r3, [r4, #12]
  103f56:	e7c6      	b	103ee6 <__swsetup+0x1e>
  103f58:	6921      	ldr	r1, [r4, #16]
  103f5a:	e7f9      	b	103f50 <__swsetup+0x88>
  103f5c:	2001      	mov	r0, #1
  103f5e:	4240      	neg	r0, r0
  103f60:	e7d2      	b	103f08 <__swsetup+0x40>
  103f62:	0000      	lsl	r0, r0, #0
  103f64:	0014      	lsl	r4, r2, #0
  103f66:	0020      	lsl	r0, r4, #0

00103f68 <quorem>:
  103f68:	b5f0      	push	{r4, r5, r6, r7, lr}
  103f6a:	465f      	mov	r7, fp
  103f6c:	4656      	mov	r6, sl
  103f6e:	464d      	mov	r5, r9
  103f70:	4644      	mov	r4, r8
  103f72:	b4f0      	push	{r4, r5, r6, r7}
  103f74:	690a      	ldr	r2, [r1, #16]
  103f76:	6903      	ldr	r3, [r0, #16]
  103f78:	b085      	sub	sp, #20
  103f7a:	9001      	str	r0, [sp, #4]
  103f7c:	9100      	str	r1, [sp, #0]
  103f7e:	429a      	cmp	r2, r3
  103f80:	dd00      	ble	103f84 <quorem+0x1c>
  103f82:	e095      	b	1040b0 <quorem+0x148>
  103f84:	3a01      	sub	r2, #1
  103f86:	0093      	lsl	r3, r2, #2
  103f88:	4690      	mov	r8, r2
  103f8a:	9a01      	ldr	r2, [sp, #4]
  103f8c:	9f00      	ldr	r7, [sp, #0]
  103f8e:	3214      	add	r2, #20
  103f90:	4692      	mov	sl, r2
  103f92:	3714      	add	r7, #20
  103f94:	18f9      	add	r1, r7, r3
  103f96:	4453      	add	r3, sl
  103f98:	9304      	str	r3, [sp, #16]
  103f9a:	4689      	mov	r9, r1
  103f9c:	681b      	ldr	r3, [r3, #0]
  103f9e:	6809      	ldr	r1, [r1, #0]
  103fa0:	1c18      	mov	r0, r3		(add r0, r3, #0)
  103fa2:	3101      	add	r1, #1
  103fa4:	9302      	str	r3, [sp, #8]
  103fa6:	ff23f002 	bl	106df0 <__aeabi_uidiv>
  103faa:	4683      	mov	fp, r0
  103fac:	2800      	cmp	r0, #0
  103fae:	d143      	bne	104038 <quorem+0xd0>
  103fb0:	9801      	ldr	r0, [sp, #4]
  103fb2:	9900      	ldr	r1, [sp, #0]
  103fb4:	f81cf002 	bl	105ff0 <__mcmp>
  103fb8:	2800      	cmp	r0, #0
  103fba:	db26      	blt	10400a <quorem+0xa2>
  103fbc:	2301      	mov	r3, #1
  103fbe:	2600      	mov	r6, #0
  103fc0:	4d3c      	ldr	r5, [pc, #240]	(1040b4 <.text+0x40b4>)
  103fc2:	449b      	add	fp, r3
  103fc4:	4654      	mov	r4, sl
  103fc6:	46b4      	mov	ip, r6
  103fc8:	cf04      	ldmia	r7!,{r2}
  103fca:	1c11      	mov	r1, r2		(add r1, r2, #0)
  103fcc:	4029      	and	r1, r5
  103fce:	4461      	add	r1, ip
  103fd0:	0c0b      	lsr	r3, r1, #16
  103fd2:	0c12      	lsr	r2, r2, #16
  103fd4:	18d2      	add	r2, r2, r3
  103fd6:	0c13      	lsr	r3, r2, #16
  103fd8:	469c      	mov	ip, r3
  103fda:	6823      	ldr	r3, [r4, #0]
  103fdc:	1c18      	mov	r0, r3		(add r0, r3, #0)
  103fde:	4028      	and	r0, r5
  103fe0:	4029      	and	r1, r5
  103fe2:	1a40      	sub	r0, r0, r1
  103fe4:	1980      	add	r0, r0, r6
  103fe6:	402a      	and	r2, r5
  103fe8:	0c1b      	lsr	r3, r3, #16
  103fea:	1a9b      	sub	r3, r3, r2
  103fec:	1402      	asr	r2, r0, #16
  103fee:	189b      	add	r3, r3, r2
  103ff0:	8063      	strh	r3, [r4, #2]
  103ff2:	8020      	strh	r0, [r4, #0]
  103ff4:	141e      	asr	r6, r3, #16
  103ff6:	3404      	add	r4, #4
  103ff8:	45b9      	cmp	r9, r7
  103ffa:	d2e5      	bcs	103fc8 <quorem+0x60>
  103ffc:	4641      	mov	r1, r8
  103ffe:	008b      	lsl	r3, r1, #2
  104000:	4651      	mov	r1, sl
  104002:	18ca      	add	r2, r1, r3
  104004:	6813      	ldr	r3, [r2, #0]
  104006:	2b00      	cmp	r3, #0
  104008:	d00f      	beq	10402a <quorem+0xc2>
  10400a:	4658      	mov	r0, fp
  10400c:	b005      	add	sp, #20
  10400e:	bc3c      	pop	{r2, r3, r4, r5}
  104010:	4690      	mov	r8, r2
  104012:	4699      	mov	r9, r3
  104014:	46a2      	mov	sl, r4
  104016:	46ab      	mov	fp, r5
  104018:	bcf0      	pop	{r4, r5, r6, r7}
  10401a:	bc02      	pop	{r1}
  10401c:	4708      	bx	r1
  10401e:	6813      	ldr	r3, [r2, #0]
  104020:	2b00      	cmp	r3, #0
  104022:	d105      	bne	104030 <quorem+0xc8>
  104024:	2301      	mov	r3, #1
  104026:	425b      	neg	r3, r3
  104028:	4498      	add	r8, r3
  10402a:	3a04      	sub	r2, #4
  10402c:	4592      	cmp	sl, r2
  10402e:	d3f6      	bcc	10401e <quorem+0xb6>
  104030:	9a01      	ldr	r2, [sp, #4]
  104032:	4641      	mov	r1, r8
  104034:	6111      	str	r1, [r2, #16]
  104036:	e7e8      	b	10400a <quorem+0xa2>
  104038:	2100      	mov	r1, #0
  10403a:	9103      	str	r1, [sp, #12]
  10403c:	4e1d      	ldr	r6, [pc, #116]	(1040b4 <.text+0x40b4>)
  10403e:	4654      	mov	r4, sl
  104040:	1c3d      	mov	r5, r7		(add r5, r7, #0)
  104042:	468c      	mov	ip, r1
  104044:	cd08      	ldmia	r5!,{r3}
  104046:	1c1a      	mov	r2, r3		(add r2, r3, #0)
  104048:	4032      	and	r2, r6
  10404a:	1c11      	mov	r1, r2		(add r1, r2, #0)
  10404c:	465a      	mov	r2, fp
  10404e:	434a      	mul	r2, r1
  104050:	0c1b      	lsr	r3, r3, #16
  104052:	4659      	mov	r1, fp
  104054:	4359      	mul	r1, r3
  104056:	4462      	add	r2, ip
  104058:	0c13      	lsr	r3, r2, #16
  10405a:	18c9      	add	r1, r1, r3
  10405c:	0c0b      	lsr	r3, r1, #16
  10405e:	469c      	mov	ip, r3
  104060:	6823      	ldr	r3, [r4, #0]
  104062:	1c18      	mov	r0, r3		(add r0, r3, #0)
  104064:	4032      	and	r2, r6
  104066:	4030      	and	r0, r6
  104068:	1a80      	sub	r0, r0, r2
  10406a:	9a03      	ldr	r2, [sp, #12]
  10406c:	4031      	and	r1, r6
  10406e:	1880      	add	r0, r0, r2
  104070:	0c1b      	lsr	r3, r3, #16
  104072:	1a5b      	sub	r3, r3, r1
  104074:	1402      	asr	r2, r0, #16
  104076:	189b      	add	r3, r3, r2
  104078:	1419      	asr	r1, r3, #16
  10407a:	8063      	strh	r3, [r4, #2]
  10407c:	8020      	strh	r0, [r4, #0]
  10407e:	9103      	str	r1, [sp, #12]
  104080:	3404      	add	r4, #4
  104082:	45a9      	cmp	r9, r5
  104084:	d2de      	bcs	104044 <quorem+0xdc>
  104086:	9a02      	ldr	r2, [sp, #8]
  104088:	2a00      	cmp	r2, #0
  10408a:	d191      	bne	103fb0 <quorem+0x48>
  10408c:	9a04      	ldr	r2, [sp, #16]
  10408e:	3a04      	sub	r2, #4
  104090:	4592      	cmp	sl, r2
  104092:	d306      	bcc	1040a2 <quorem+0x13a>
  104094:	e008      	b	1040a8 <quorem+0x140>
  104096:	2301      	mov	r3, #1
  104098:	425b      	neg	r3, r3
  10409a:	3a04      	sub	r2, #4
  10409c:	4498      	add	r8, r3
  10409e:	4592      	cmp	sl, r2
  1040a0:	d202      	bcs	1040a8 <quorem+0x140>
  1040a2:	6813      	ldr	r3, [r2, #0]
  1040a4:	2b00      	cmp	r3, #0
  1040a6:	d0f6      	beq	104096 <quorem+0x12e>
  1040a8:	9a01      	ldr	r2, [sp, #4]
  1040aa:	4641      	mov	r1, r8
  1040ac:	6111      	str	r1, [r2, #16]
  1040ae:	e77f      	b	103fb0 <quorem+0x48>
  1040b0:	2000      	mov	r0, #0
  1040b2:	e7ab      	b	10400c <quorem+0xa4>
  1040b4:	ffff      	second half of BL instruction 0xffff
	...

001040b8 <_dtoa_r>:
  1040b8:	b5f0      	push	{r4, r5, r6, r7, lr}
  1040ba:	465f      	mov	r7, fp
  1040bc:	4656      	mov	r6, sl
  1040be:	464d      	mov	r5, r9
  1040c0:	4644      	mov	r4, r8
  1040c2:	b4f0      	push	{r4, r5, r6, r7}
  1040c4:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  1040c6:	6c01      	ldr	r1, [r0, #64]
  1040c8:	b0a0      	sub	sp, #128
  1040ca:	4683      	mov	fp, r0
  1040cc:	9301      	str	r3, [sp, #4]
  1040ce:	9c2b      	ldr	r4, [sp, #172]
  1040d0:	1c17      	mov	r7, r2		(add r7, r2, #0)
  1040d2:	2900      	cmp	r1, #0
  1040d4:	d00a      	beq	1040ec <_dtoa_r+0x34>
  1040d6:	6c43      	ldr	r3, [r0, #68]
  1040d8:	604b      	str	r3, [r1, #4]
  1040da:	6c42      	ldr	r2, [r0, #68]
  1040dc:	2301      	mov	r3, #1
  1040de:	4093      	lsl	r3, r2
  1040e0:	608b      	str	r3, [r1, #8]
  1040e2:	ff1ff001 	bl	105f24 <_Bfree>
  1040e6:	2300      	mov	r3, #0
  1040e8:	4659      	mov	r1, fp
  1040ea:	640b      	str	r3, [r1, #64]
  1040ec:	1e32      	sub	r2, r6, #0
  1040ee:	da00      	bge	1040f2 <_dtoa_r+0x3a>
  1040f0:	e0a5      	b	10423e <_dtoa_r+0x186>
  1040f2:	2300      	mov	r3, #0
  1040f4:	6023      	str	r3, [r4, #0]
  1040f6:	4ac6      	ldr	r2, [pc, #792]	(104410 <.text+0x4410>)
  1040f8:	1c33      	mov	r3, r6		(add r3, r6, #0)
  1040fa:	4013      	and	r3, r2
  1040fc:	1c34      	mov	r4, r6		(add r4, r6, #0)
  1040fe:	4293      	cmp	r3, r2
  104100:	d100      	bne	104104 <_dtoa_r+0x4c>
  104102:	e08b      	b	10421c <_dtoa_r+0x164>
  104104:	1c30      	mov	r0, r6		(add r0, r6, #0)
  104106:	1c39      	mov	r1, r7		(add r1, r7, #0)
  104108:	4ac2      	ldr	r2, [pc, #776]	(104414 <.text+0x4414>)
  10410a:	4bc3      	ldr	r3, [pc, #780]	(104418 <.text+0x4418>)
  10410c:	9602      	str	r6, [sp, #8]
  10410e:	9703      	str	r7, [sp, #12]
  104110:	fbccf003 	bl	1078ac <__nedf2>
  104114:	2800      	cmp	r0, #0
  104116:	d113      	bne	104140 <_dtoa_r+0x88>
  104118:	9d2a      	ldr	r5, [sp, #168]
  10411a:	992c      	ldr	r1, [sp, #176]
  10411c:	2301      	mov	r3, #1
  10411e:	602b      	str	r3, [r5, #0]
  104120:	2900      	cmp	r1, #0
  104122:	d100      	bne	104126 <_dtoa_r+0x6e>
  104124:	e36c      	b	104800 <.text+0x4800>
  104126:	4bbd      	ldr	r3, [pc, #756]	(10441c <.text+0x441c>)
  104128:	9a2c      	ldr	r2, [sp, #176]
  10412a:	6013      	str	r3, [r2, #0]
  10412c:	1e58      	sub	r0, r3, #1
  10412e:	b020      	add	sp, #128
  104130:	bc3c      	pop	{r2, r3, r4, r5}
  104132:	4690      	mov	r8, r2
  104134:	4699      	mov	r9, r3
  104136:	46a2      	mov	sl, r4
  104138:	46ab      	mov	fp, r5
  10413a:	bcf0      	pop	{r4, r5, r6, r7}
  10413c:	bc02      	pop	{r1}
  10413e:	4708      	bx	r1
  104140:	ab1f      	add	r3, sp, #124
  104142:	9300      	str	r3, [sp, #0]
  104144:	4658      	mov	r0, fp
  104146:	ab1e      	add	r3, sp, #120
  104148:	9902      	ldr	r1, [sp, #8]
  10414a:	9a03      	ldr	r2, [sp, #12]
  10414c:	f874f002 	bl	106238 <_d2b>
  104150:	0073      	lsl	r3, r6, #1
  104152:	0d5d      	lsr	r5, r3, #21
  104154:	900e      	str	r0, [sp, #56]
  104156:	2d00      	cmp	r5, #0
  104158:	d100      	bne	10415c <_dtoa_r+0xa4>
  10415a:	e07f      	b	10425c <_dtoa_r+0x1a4>
  10415c:	9802      	ldr	r0, [sp, #8]
  10415e:	9903      	ldr	r1, [sp, #12]
  104160:	4baf      	ldr	r3, [pc, #700]	(104420 <.text+0x4420>)
  104162:	4003      	and	r3, r0
  104164:	1c18      	mov	r0, r3		(add r0, r3, #0)
  104166:	4baf      	ldr	r3, [pc, #700]	(104424 <.text+0x4424>)
  104168:	4aaf      	ldr	r2, [pc, #700]	(104428 <.text+0x4428>)
  10416a:	195b      	add	r3, r3, r5
  10416c:	2400      	mov	r4, #0
  10416e:	9d1f      	ldr	r5, [sp, #124]
  104170:	940d      	str	r4, [sp, #52]
  104172:	4310      	orr	r0, r2
  104174:	4698      	mov	r8, r3
  104176:	46aa      	mov	sl, r5
  104178:	4aac      	ldr	r2, [pc, #688]	(10442c <.text+0x442c>)
  10417a:	4bad      	ldr	r3, [pc, #692]	(104430 <.text+0x4430>)
  10417c:	f8faf003 	bl	107374 <__subdf3>
  104180:	4aac      	ldr	r2, [pc, #688]	(104434 <.text+0x4434>)
  104182:	4bad      	ldr	r3, [pc, #692]	(104438 <.text+0x4438>)
  104184:	f94ef003 	bl	107424 <__muldf3>
  104188:	4aac      	ldr	r2, [pc, #688]	(10443c <.text+0x443c>)
  10418a:	4bad      	ldr	r3, [pc, #692]	(104440 <.text+0x4440>)
  10418c:	f912f003 	bl	1073b4 <__adddf3>
  104190:	1c04      	mov	r4, r0		(add r4, r0, #0)
  104192:	4640      	mov	r0, r8
  104194:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  104196:	fc31f003 	bl	1079fc <__floatsidf>
  10419a:	4aaa      	ldr	r2, [pc, #680]	(104444 <.text+0x4444>)
  10419c:	4baa      	ldr	r3, [pc, #680]	(104448 <.text+0x4448>)
  10419e:	f941f003 	bl	107424 <__muldf3>
  1041a2:	1c02      	mov	r2, r0		(add r2, r0, #0)
  1041a4:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  1041a6:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1041a8:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1041aa:	f903f003 	bl	1073b4 <__adddf3>
  1041ae:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1041b0:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  1041b2:	fc81f003 	bl	107ab8 <__fixdfsi>
  1041b6:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1041b8:	9009      	str	r0, [sp, #36]
  1041ba:	4a96      	ldr	r2, [pc, #600]	(104414 <.text+0x4414>)
  1041bc:	4b96      	ldr	r3, [pc, #600]	(104418 <.text+0x4418>)
  1041be:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1041c0:	fbf8f003 	bl	1079b4 <__ltdf2>
  1041c4:	2800      	cmp	r0, #0
  1041c6:	da01      	bge	1041cc <_dtoa_r+0x114>
  1041c8:	fbfbf000 	bl	1049c2 <.text+0x49c2>
  1041cc:	9909      	ldr	r1, [sp, #36]
  1041ce:	2916      	cmp	r1, #22
  1041d0:	d800      	bhi	1041d4 <_dtoa_r+0x11c>
  1041d2:	e1c6      	b	104562 <.text+0x4562>
  1041d4:	2201      	mov	r2, #1
  1041d6:	920a      	str	r2, [sp, #40]
  1041d8:	4654      	mov	r4, sl
  1041da:	4645      	mov	r5, r8
  1041dc:	1b63      	sub	r3, r4, r5
  1041de:	1e5a      	sub	r2, r3, #1
  1041e0:	d501      	bpl	1041e6 <_dtoa_r+0x12e>
  1041e2:	fbe8f000 	bl	1049b6 <.text+0x49b6>
  1041e6:	2100      	mov	r1, #0
  1041e8:	9105      	str	r1, [sp, #20]
  1041ea:	4691      	mov	r9, r2
  1041ec:	9b09      	ldr	r3, [sp, #36]
  1041ee:	2b00      	cmp	r3, #0
  1041f0:	da01      	bge	1041f6 <_dtoa_r+0x13e>
  1041f2:	fbf8f000 	bl	1049e6 <.text+0x49e6>
  1041f6:	2400      	mov	r4, #0
  1041f8:	930c      	str	r3, [sp, #48]
  1041fa:	9406      	str	r4, [sp, #24]
  1041fc:	4499      	add	r9, r3
  1041fe:	9c01      	ldr	r4, [sp, #4]
  104200:	2c09      	cmp	r4, #9
  104202:	d84e      	bhi	1042a2 <_dtoa_r+0x1ea>
  104204:	2c05      	cmp	r4, #5
  104206:	dd00      	ble	10420a <_dtoa_r+0x152>
  104208:	e2c6      	b	104798 <.text+0x4798>
  10420a:	2501      	mov	r5, #1
  10420c:	9901      	ldr	r1, [sp, #4]
  10420e:	2905      	cmp	r1, #5
  104210:	d900      	bls	104214 <_dtoa_r+0x15c>
  104212:	e2a9      	b	104768 <.text+0x4768>
  104214:	4a8d      	ldr	r2, [pc, #564]	(10444c <.text+0x444c>)
  104216:	008b      	lsl	r3, r1, #2
  104218:	589b      	ldr	r3, [r3, r2]
  10421a:	469f      	mov	pc, r3
  10421c:	4b8c      	ldr	r3, [pc, #560]	(104450 <.text+0x4450>)
  10421e:	9a2a      	ldr	r2, [sp, #168]
  104220:	6013      	str	r3, [r2, #0]
  104222:	2f00      	cmp	r7, #0
  104224:	d011      	beq	10424a <_dtoa_r+0x192>
  104226:	488b      	ldr	r0, [pc, #556]	(104454 <.text+0x4454>)
  104228:	9b2c      	ldr	r3, [sp, #176]
  10422a:	2b00      	cmp	r3, #0
  10422c:	d100      	bne	104230 <_dtoa_r+0x178>
  10422e:	e77e      	b	10412e <_dtoa_r+0x76>
  104230:	78c3      	ldrb	r3, [r0, #3]
  104232:	1cc2      	add	r2, r0, #3
  104234:	2b00      	cmp	r3, #0
  104236:	d10d      	bne	104254 <_dtoa_r+0x19c>
  104238:	9c2c      	ldr	r4, [sp, #176]
  10423a:	6022      	str	r2, [r4, #0]
  10423c:	e777      	b	10412e <_dtoa_r+0x76>
  10423e:	2301      	mov	r3, #1
  104240:	6023      	str	r3, [r4, #0]
  104242:	4b85      	ldr	r3, [pc, #532]	(104458 <.text+0x4458>)
  104244:	1c16      	mov	r6, r2		(add r6, r2, #0)
  104246:	401e      	and	r6, r3
  104248:	e755      	b	1040f6 <_dtoa_r+0x3e>
  10424a:	4b75      	ldr	r3, [pc, #468]	(104420 <.text+0x4420>)
  10424c:	421e      	tst	r6, r3
  10424e:	d1ea      	bne	104226 <_dtoa_r+0x16e>
  104250:	4882      	ldr	r0, [pc, #520]	(10445c <.text+0x445c>)
  104252:	e7e9      	b	104228 <_dtoa_r+0x170>
  104254:	9c2c      	ldr	r4, [sp, #176]
  104256:	3205      	add	r2, #5
  104258:	6022      	str	r2, [r4, #0]
  10425a:	e768      	b	10412e <_dtoa_r+0x76>
  10425c:	991f      	ldr	r1, [sp, #124]
  10425e:	4a80      	ldr	r2, [pc, #512]	(104460 <.text+0x4460>)
  104260:	468a      	mov	sl, r1
  104262:	9b1e      	ldr	r3, [sp, #120]
  104264:	4452      	add	r2, sl
  104266:	18d5      	add	r5, r2, r3
  104268:	2d20      	cmp	r5, #32
  10426a:	dc00      	bgt	10426e <_dtoa_r+0x1b6>
  10426c:	e277      	b	10475e <.text+0x475e>
  10426e:	2240      	mov	r2, #64
  104270:	1b52      	sub	r2, r2, r5
  104272:	4094      	lsl	r4, r2
  104274:	1c2b      	mov	r3, r5		(add r3, r5, #0)
  104276:	1c22      	mov	r2, r4		(add r2, r4, #0)
  104278:	3b20      	sub	r3, #32
  10427a:	1c3c      	mov	r4, r7		(add r4, r7, #0)
  10427c:	40dc      	lsr	r4, r3
  10427e:	1c23      	mov	r3, r4		(add r3, r4, #0)
  104280:	1c14      	mov	r4, r2		(add r4, r2, #0)
  104282:	431c      	orr	r4, r3
  104284:	1c20      	mov	r0, r4		(add r0, r4, #0)
  104286:	fbb9f003 	bl	1079fc <__floatsidf>
  10428a:	2c00      	cmp	r4, #0
  10428c:	da01      	bge	104292 <_dtoa_r+0x1da>
  10428e:	fc79f000 	bl	104b84 <.text+0x4b84>
  104292:	4b74      	ldr	r3, [pc, #464]	(104464 <.text+0x4464>)
  104294:	4a74      	ldr	r2, [pc, #464]	(104468 <.text+0x4468>)
  104296:	195b      	add	r3, r3, r5
  104298:	2401      	mov	r4, #1
  10429a:	1880      	add	r0, r0, r2
  10429c:	4698      	mov	r8, r3
  10429e:	940d      	str	r4, [sp, #52]
  1042a0:	e76a      	b	104178 <_dtoa_r+0xc0>
  1042a2:	2400      	mov	r4, #0
  1042a4:	9401      	str	r4, [sp, #4]
  1042a6:	2501      	mov	r5, #1
  1042a8:	2201      	mov	r2, #1
  1042aa:	4252      	neg	r2, r2
  1042ac:	2100      	mov	r1, #0
  1042ae:	2301      	mov	r3, #1
  1042b0:	9129      	str	r1, [sp, #164]
  1042b2:	9208      	str	r2, [sp, #32]
  1042b4:	9207      	str	r2, [sp, #28]
  1042b6:	930b      	str	r3, [sp, #44]
  1042b8:	1c14      	mov	r4, r2		(add r4, r2, #0)
  1042ba:	2300      	mov	r3, #0
  1042bc:	465a      	mov	r2, fp
  1042be:	6453      	str	r3, [r2, #68]
  1042c0:	465b      	mov	r3, fp
  1042c2:	6c59      	ldr	r1, [r3, #68]
  1042c4:	4658      	mov	r0, fp
  1042c6:	ff89f001 	bl	1061dc <_Balloc>
  1042ca:	4659      	mov	r1, fp
  1042cc:	9016      	str	r0, [sp, #88]
  1042ce:	6408      	str	r0, [r1, #64]
  1042d0:	2c0e      	cmp	r4, #14
  1042d2:	d900      	bls	1042d6 <_dtoa_r+0x21e>
  1042d4:	e07f      	b	1043d6 <_dtoa_r+0x31e>
  1042d6:	2d00      	cmp	r5, #0
  1042d8:	d100      	bne	1042dc <_dtoa_r+0x224>
  1042da:	e07c      	b	1043d6 <_dtoa_r+0x31e>
  1042dc:	9a09      	ldr	r2, [sp, #36]
  1042de:	2a00      	cmp	r2, #0
  1042e0:	dc00      	bgt	1042e4 <_dtoa_r+0x22c>
  1042e2:	e307      	b	1048f4 <.text+0x48f4>
  1042e4:	9b09      	ldr	r3, [sp, #36]
  1042e6:	210f      	mov	r1, #15
  1042e8:	4a60      	ldr	r2, [pc, #384]	(10446c <.text+0x446c>)
  1042ea:	400b      	and	r3, r1
  1042ec:	00db      	lsl	r3, r3, #3
  1042ee:	189b      	add	r3, r3, r2
  1042f0:	681c      	ldr	r4, [r3, #0]
  1042f2:	685d      	ldr	r5, [r3, #4]
  1042f4:	9412      	str	r4, [sp, #72]
  1042f6:	9513      	str	r5, [sp, #76]
  1042f8:	9d09      	ldr	r5, [sp, #36]
  1042fa:	112c      	asr	r4, r5, #4
  1042fc:	06e2      	lsl	r2, r4, #27
  1042fe:	d501      	bpl	104304 <_dtoa_r+0x24c>
  104300:	fc6df000 	bl	104bde <.text+0x4bde>
  104304:	2302      	mov	r3, #2
  104306:	469a      	mov	sl, r3
  104308:	2c00      	cmp	r4, #0
  10430a:	d013      	beq	104334 <_dtoa_r+0x27c>
  10430c:	2101      	mov	r1, #1
  10430e:	4d58      	ldr	r5, [pc, #352]	(104470 <.text+0x4470>)
  104310:	4688      	mov	r8, r1
  104312:	4642      	mov	r2, r8
  104314:	4214      	tst	r4, r2
  104316:	d009      	beq	10432c <_dtoa_r+0x274>
  104318:	2301      	mov	r3, #1
  10431a:	9812      	ldr	r0, [sp, #72]
  10431c:	9913      	ldr	r1, [sp, #76]
  10431e:	449a      	add	sl, r3
  104320:	682a      	ldr	r2, [r5, #0]
  104322:	686b      	ldr	r3, [r5, #4]
  104324:	f87ef003 	bl	107424 <__muldf3>
  104328:	9012      	str	r0, [sp, #72]
  10432a:	9113      	str	r1, [sp, #76]
  10432c:	1064      	asr	r4, r4, #1
  10432e:	3508      	add	r5, #8
  104330:	2c00      	cmp	r4, #0
  104332:	d1ee      	bne	104312 <_dtoa_r+0x25a>
  104334:	1c30      	mov	r0, r6		(add r0, r6, #0)
  104336:	1c39      	mov	r1, r7		(add r1, r7, #0)
  104338:	9a12      	ldr	r2, [sp, #72]
  10433a:	9b13      	ldr	r3, [sp, #76]
  10433c:	f9c8f003 	bl	1076d0 <__divdf3>
  104340:	1c06      	mov	r6, r0		(add r6, r0, #0)
  104342:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  104344:	9d0a      	ldr	r5, [sp, #40]
  104346:	2d00      	cmp	r5, #0
  104348:	d009      	beq	10435e <_dtoa_r+0x2a6>
  10434a:	1c30      	mov	r0, r6		(add r0, r6, #0)
  10434c:	1c39      	mov	r1, r7		(add r1, r7, #0)
  10434e:	4a49      	ldr	r2, [pc, #292]	(104474 <.text+0x4474>)
  104350:	4b49      	ldr	r3, [pc, #292]	(104478 <.text+0x4478>)
  104352:	fb2ff003 	bl	1079b4 <__ltdf2>
  104356:	2800      	cmp	r0, #0
  104358:	da01      	bge	10435e <_dtoa_r+0x2a6>
  10435a:	fd28f000 	bl	104dae <.text+0x4dae>
  10435e:	4650      	mov	r0, sl
  104360:	9614      	str	r6, [sp, #80]
  104362:	9715      	str	r7, [sp, #84]
  104364:	fb4af003 	bl	1079fc <__floatsidf>
  104368:	9a14      	ldr	r2, [sp, #80]
  10436a:	9b15      	ldr	r3, [sp, #84]
  10436c:	f85af003 	bl	107424 <__muldf3>
  104370:	4a42      	ldr	r2, [pc, #264]	(10447c <.text+0x447c>)
  104372:	4b43      	ldr	r3, [pc, #268]	(104480 <.text+0x4480>)
  104374:	f81ef003 	bl	1073b4 <__adddf3>
  104378:	4b42      	ldr	r3, [pc, #264]	(104484 <.text+0x4484>)
  10437a:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  10437c:	9907      	ldr	r1, [sp, #28]
  10437e:	18c4      	add	r4, r0, r3
  104380:	2900      	cmp	r1, #0
  104382:	d000      	beq	104386 <_dtoa_r+0x2ce>
  104384:	e362      	b	104a4c <.text+0x4a4c>
  104386:	4a40      	ldr	r2, [pc, #256]	(104488 <.text+0x4488>)
  104388:	4b40      	ldr	r3, [pc, #256]	(10448c <.text+0x448c>)
  10438a:	9814      	ldr	r0, [sp, #80]
  10438c:	9915      	ldr	r1, [sp, #84]
  10438e:	fff1f002 	bl	107374 <__subdf3>
  104392:	1c22      	mov	r2, r4		(add r2, r4, #0)
  104394:	1c2b      	mov	r3, r5		(add r3, r5, #0)
  104396:	1c06      	mov	r6, r0		(add r6, r0, #0)
  104398:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  10439a:	fab3f003 	bl	107904 <__gtdf2>
  10439e:	2800      	cmp	r0, #0
  1043a0:	dd01      	ble	1043a6 <_dtoa_r+0x2ee>
  1043a2:	fc68f000 	bl	104c76 <.text+0x4c76>
  1043a6:	2180      	mov	r1, #128
  1043a8:	0609      	lsl	r1, r1, #24
  1043aa:	1862      	add	r2, r4, r1
  1043ac:	1c2b      	mov	r3, r5		(add r3, r5, #0)
  1043ae:	1c30      	mov	r0, r6		(add r0, r6, #0)
  1043b0:	1c39      	mov	r1, r7		(add r1, r7, #0)
  1043b2:	fafff003 	bl	1079b4 <__ltdf2>
  1043b6:	2800      	cmp	r0, #0
  1043b8:	da0b      	bge	1043d2 <_dtoa_r+0x31a>
  1043ba:	2400      	mov	r4, #0
  1043bc:	9410      	str	r4, [sp, #64]
  1043be:	9411      	str	r4, [sp, #68]
  1043c0:	9d29      	ldr	r5, [sp, #164]
  1043c2:	9910      	ldr	r1, [sp, #64]
  1043c4:	9f16      	ldr	r7, [sp, #88]
  1043c6:	43ed      	mvn	r5, r5
  1043c8:	2200      	mov	r2, #0
  1043ca:	468a      	mov	sl, r1
  1043cc:	9509      	str	r5, [sp, #36]
  1043ce:	920f      	str	r2, [sp, #60]
  1043d0:	e24e      	b	104870 <.text+0x4870>
  1043d2:	9e02      	ldr	r6, [sp, #8]
  1043d4:	9f03      	ldr	r7, [sp, #12]
  1043d6:	9b1e      	ldr	r3, [sp, #120]
  1043d8:	2b00      	cmp	r3, #0
  1043da:	da00      	bge	1043de <_dtoa_r+0x326>
  1043dc:	e0d1      	b	104582 <.text+0x4582>
  1043de:	9a09      	ldr	r2, [sp, #36]
  1043e0:	2a0e      	cmp	r2, #14
  1043e2:	dd00      	ble	1043e6 <_dtoa_r+0x32e>
  1043e4:	e0cd      	b	104582 <.text+0x4582>
  1043e6:	9c09      	ldr	r4, [sp, #36]
  1043e8:	4a20      	ldr	r2, [pc, #128]	(10446c <.text+0x446c>)
  1043ea:	00e3      	lsl	r3, r4, #3
  1043ec:	189b      	add	r3, r3, r2
  1043ee:	6819      	ldr	r1, [r3, #0]
  1043f0:	685a      	ldr	r2, [r3, #4]
  1043f2:	911b      	str	r1, [sp, #108]
  1043f4:	921c      	str	r2, [sp, #112]
  1043f6:	9a29      	ldr	r2, [sp, #164]
  1043f8:	2a00      	cmp	r2, #0
  1043fa:	da01      	bge	104400 <_dtoa_r+0x348>
  1043fc:	fc23f000 	bl	104c46 <.text+0x4c46>
  104400:	1c3d      	mov	r5, r7		(add r5, r7, #0)
  104402:	9907      	ldr	r1, [sp, #28]
  104404:	9f16      	ldr	r7, [sp, #88]
  104406:	19c9      	add	r1, r1, r7
  104408:	1c34      	mov	r4, r6		(add r4, r6, #0)
  10440a:	4688      	mov	r8, r1
  10440c:	e04c      	b	1044a8 <.text+0x44a8>
  10440e:	0000      	lsl	r0, r0, #0
  104410:	0000      	lsl	r0, r0, #0
  104412:	7ff0      	ldrb	r0, [r6, #31]
	...
  10441c:	858d      	strh	r5, [r1, #44]
  10441e:	0010      	lsl	r0, r2, #0
  104420:	ffff      	second half of BL instruction 0xffff
  104422:	000f      	lsl	r7, r1, #0
  104424:	fc01      	second half of BL instruction 0xfc01
  104426:	ffff      	second half of BL instruction 0xffff
  104428:	0000      	lsl	r0, r0, #0
  10442a:	3ff0      	sub	r7, #240
  10442c:	0000      	lsl	r0, r0, #0
  10442e:	3ff8      	sub	r7, #248
  104430:	0000      	lsl	r0, r0, #0
  104432:	0000      	lsl	r0, r0, #0
  104434:	87a7      	strh	r7, [r4, #60]
  104436:	3fd2      	sub	r7, #210
  104438:	4361      	mul	r1, r4
  10443a:	636f      	str	r7, [r5, #52]
  10443c:	8a28      	ldrh	r0, [r5, #16]
  10443e:	3fc6      	sub	r7, #198
  104440:	c8b3      	ldmia	r0!,{r0, r1, r4, r5, r7}
  104442:	8b60      	ldrh	r0, [r4, #26]
  104444:	4413      	add	r3, r2
  104446:	3fd3      	sub	r7, #211
  104448:	79fb      	ldrb	r3, [r7, #7]
  10444a:	509f      	str	r7, [r3, r2]
  10444c:	837c      	strh	r4, [r7, #26]
  10444e:	0010      	lsl	r0, r2, #0
  104450:	270f      	mov	r7, #15
  104452:	0000      	lsl	r0, r0, #0
  104454:	89f8      	ldrh	r0, [r7, #14]
  104456:	0010      	lsl	r0, r2, #0
  104458:	ffff      	second half of BL instruction 0xffff
  10445a:	7fff      	ldrb	r7, [r7, #31]
  10445c:	89ec      	ldrh	r4, [r5, #14]
  10445e:	0010      	lsl	r0, r2, #0
  104460:	0432      	lsl	r2, r6, #16
  104462:	0000      	lsl	r0, r0, #0
  104464:	fbcd      	second half of BL instruction 0xfbcd
  104466:	ffff      	second half of BL instruction 0xffff
  104468:	0000      	lsl	r0, r0, #0
  10446a:	fe10      	second half of BL instruction 0xfe10
  10446c:	83cc      	strh	r4, [r1, #30]
  10446e:	0010      	lsl	r0, r2, #0
  104470:	8494      	strh	r4, [r2, #36]
  104472:	0010      	lsl	r0, r2, #0
  104474:	0000      	lsl	r0, r0, #0
  104476:	3ff0      	sub	r7, #240
  104478:	0000      	lsl	r0, r0, #0
  10447a:	0000      	lsl	r0, r0, #0
  10447c:	0000      	lsl	r0, r0, #0
  10447e:	401c      	and	r4, r3
  104480:	0000      	lsl	r0, r0, #0
  104482:	0000      	lsl	r0, r0, #0
  104484:	0000      	lsl	r0, r0, #0
  104486:	fcc0      	second half of BL instruction 0xfcc0
  104488:	0000      	lsl	r0, r0, #0
  10448a:	4014      	and	r4, r2
  10448c:	0000      	lsl	r0, r0, #0
  10448e:	0000      	lsl	r0, r0, #0
  104490:	4bc9      	ldr	r3, [pc, #804]	(1047b8 <.text+0x47b8>)
  104492:	4ac8      	ldr	r2, [pc, #800]	(1047b4 <.text+0x47b4>)
  104494:	ffc6f002 	bl	107424 <__muldf3>
  104498:	4ac8      	ldr	r2, [pc, #800]	(1047bc <.text+0x47bc>)
  10449a:	4bc9      	ldr	r3, [pc, #804]	(1047c0 <.text+0x47c0>)
  10449c:	1c04      	mov	r4, r0		(add r4, r0, #0)
  10449e:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  1044a0:	fa04f003 	bl	1078ac <__nedf2>
  1044a4:	2800      	cmp	r0, #0
  1044a6:	d04b      	beq	104540 <.text+0x4540>
  1044a8:	9a1b      	ldr	r2, [sp, #108]
  1044aa:	9b1c      	ldr	r3, [sp, #112]
  1044ac:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1044ae:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1044b0:	f90ef003 	bl	1076d0 <__divdf3>
  1044b4:	fb00f003 	bl	107ab8 <__fixdfsi>
  1044b8:	1c06      	mov	r6, r0		(add r6, r0, #0)
  1044ba:	fa9ff003 	bl	1079fc <__floatsidf>
  1044be:	1c02      	mov	r2, r0		(add r2, r0, #0)
  1044c0:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  1044c2:	981b      	ldr	r0, [sp, #108]
  1044c4:	991c      	ldr	r1, [sp, #112]
  1044c6:	ffadf002 	bl	107424 <__muldf3>
  1044ca:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  1044cc:	1c02      	mov	r2, r0		(add r2, r0, #0)
  1044ce:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1044d0:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1044d2:	ff4ff002 	bl	107374 <__subdf3>
  1044d6:	1c33      	mov	r3, r6		(add r3, r6, #0)
  1044d8:	3330      	add	r3, #48
  1044da:	703b      	strb	r3, [r7, #0]
  1044dc:	3701      	add	r7, #1
  1044de:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1044e0:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  1044e2:	45b8      	cmp	r8, r7
  1044e4:	d1d4      	bne	104490 <.text+0x4490>
  1044e6:	1c22      	mov	r2, r4		(add r2, r4, #0)
  1044e8:	1c2b      	mov	r3, r5		(add r3, r5, #0)
  1044ea:	ff63f002 	bl	1073b4 <__adddf3>
  1044ee:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1044f0:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  1044f2:	1c22      	mov	r2, r4		(add r2, r4, #0)
  1044f4:	981b      	ldr	r0, [sp, #108]
  1044f6:	991c      	ldr	r1, [sp, #112]
  1044f8:	1c2b      	mov	r3, r5		(add r3, r5, #0)
  1044fa:	fa5bf003 	bl	1079b4 <__ltdf2>
  1044fe:	2800      	cmp	r0, #0
  104500:	db09      	blt	104516 <.text+0x4516>
  104502:	981b      	ldr	r0, [sp, #108]
  104504:	991c      	ldr	r1, [sp, #112]
  104506:	1c22      	mov	r2, r4		(add r2, r4, #0)
  104508:	1c2b      	mov	r3, r5		(add r3, r5, #0)
  10450a:	f9a3f003 	bl	107854 <__eqdf2>
  10450e:	2800      	cmp	r0, #0
  104510:	d116      	bne	104540 <.text+0x4540>
  104512:	07f3      	lsl	r3, r6, #31
  104514:	d514      	bpl	104540 <.text+0x4540>
  104516:	9909      	ldr	r1, [sp, #36]
  104518:	911d      	str	r1, [sp, #116]
  10451a:	1c3a      	mov	r2, r7		(add r2, r7, #0)
  10451c:	3a01      	sub	r2, #1
  10451e:	7813      	ldrb	r3, [r2, #0]
  104520:	2b39      	cmp	r3, #57
  104522:	d108      	bne	104536 <.text+0x4536>
  104524:	9c16      	ldr	r4, [sp, #88]
  104526:	42a2      	cmp	r2, r4
  104528:	d1f8      	bne	10451c <.text+0x451c>
  10452a:	9d1d      	ldr	r5, [sp, #116]
  10452c:	2330      	mov	r3, #48
  10452e:	3501      	add	r5, #1
  104530:	951d      	str	r5, [sp, #116]
  104532:	7023      	strb	r3, [r4, #0]
  104534:	7813      	ldrb	r3, [r2, #0]
  104536:	3301      	add	r3, #1
  104538:	7013      	strb	r3, [r2, #0]
  10453a:	1c57      	add	r7, r2, #1
  10453c:	9a1d      	ldr	r2, [sp, #116]
  10453e:	9209      	str	r2, [sp, #36]
  104540:	4658      	mov	r0, fp
  104542:	990e      	ldr	r1, [sp, #56]
  104544:	fceef001 	bl	105f24 <_Bfree>
  104548:	2300      	mov	r3, #0
  10454a:	703b      	strb	r3, [r7, #0]
  10454c:	9b09      	ldr	r3, [sp, #36]
  10454e:	9c2a      	ldr	r4, [sp, #168]
  104550:	9d2c      	ldr	r5, [sp, #176]
  104552:	3301      	add	r3, #1
  104554:	6023      	str	r3, [r4, #0]
  104556:	2d00      	cmp	r5, #0
  104558:	d100      	bne	10455c <.text+0x455c>
  10455a:	e33d      	b	104bd8 <.text+0x4bd8>
  10455c:	9816      	ldr	r0, [sp, #88]
  10455e:	602f      	str	r7, [r5, #0]
  104560:	e5e5      	b	10412e <_dtoa_r+0x76>
  104562:	9c09      	ldr	r4, [sp, #36]
  104564:	4b97      	ldr	r3, [pc, #604]	(1047c4 <.text+0x47c4>)
  104566:	00e2      	lsl	r2, r4, #3
  104568:	18d2      	add	r2, r2, r3
  10456a:	9802      	ldr	r0, [sp, #8]
  10456c:	9903      	ldr	r1, [sp, #12]
  10456e:	6853      	ldr	r3, [r2, #4]
  104570:	6812      	ldr	r2, [r2, #0]
  104572:	fa1ff003 	bl	1079b4 <__ltdf2>
  104576:	2800      	cmp	r0, #0
  104578:	da00      	bge	10457c <.text+0x457c>
  10457a:	e0ea      	b	104752 <.text+0x4752>
  10457c:	2500      	mov	r5, #0
  10457e:	950a      	str	r5, [sp, #40]
  104580:	e62a      	b	1041d8 <_dtoa_r+0x120>
  104582:	9c0b      	ldr	r4, [sp, #44]
  104584:	2c00      	cmp	r4, #0
  104586:	d000      	beq	10458a <.text+0x458a>
  104588:	e11e      	b	1047c8 <.text+0x47c8>
  10458a:	9906      	ldr	r1, [sp, #24]
  10458c:	2200      	mov	r2, #0
  10458e:	9d05      	ldr	r5, [sp, #20]
  104590:	9210      	str	r2, [sp, #64]
  104592:	4688      	mov	r8, r1
  104594:	2d00      	cmp	r5, #0
  104596:	dd0d      	ble	1045b4 <.text+0x45b4>
  104598:	4649      	mov	r1, r9
  10459a:	2900      	cmp	r1, #0
  10459c:	dd0a      	ble	1045b4 <.text+0x45b4>
  10459e:	1c2b      	mov	r3, r5		(add r3, r5, #0)
  1045a0:	454d      	cmp	r5, r9
  1045a2:	dd00      	ble	1045a6 <.text+0x45a6>
  1045a4:	e17a      	b	10489c <.text+0x489c>
  1045a6:	9a05      	ldr	r2, [sp, #20]
  1045a8:	464c      	mov	r4, r9
  1045aa:	1ad2      	sub	r2, r2, r3
  1045ac:	1ae4      	sub	r4, r4, r3
  1045ae:	9205      	str	r2, [sp, #20]
  1045b0:	1aed      	sub	r5, r5, r3
  1045b2:	46a1      	mov	r9, r4
  1045b4:	9906      	ldr	r1, [sp, #24]
  1045b6:	2900      	cmp	r1, #0
  1045b8:	dd1d      	ble	1045f6 <.text+0x45f6>
  1045ba:	9a0b      	ldr	r2, [sp, #44]
  1045bc:	2a00      	cmp	r2, #0
  1045be:	d100      	bne	1045c2 <.text+0x45c2>
  1045c0:	e23d      	b	104a3e <.text+0x4a3e>
  1045c2:	4643      	mov	r3, r8
  1045c4:	2b00      	cmp	r3, #0
  1045c6:	dd10      	ble	1045ea <.text+0x45ea>
  1045c8:	9910      	ldr	r1, [sp, #64]
  1045ca:	4642      	mov	r2, r8
  1045cc:	4658      	mov	r0, fp
  1045ce:	f873f002 	bl	1066b8 <_pow5mult>
  1045d2:	9010      	str	r0, [sp, #64]
  1045d4:	9910      	ldr	r1, [sp, #64]
  1045d6:	9a0e      	ldr	r2, [sp, #56]
  1045d8:	4658      	mov	r0, fp
  1045da:	ff6bf001 	bl	1064b4 <_multiply>
  1045de:	990e      	ldr	r1, [sp, #56]
  1045e0:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1045e2:	4658      	mov	r0, fp
  1045e4:	fc9ef001 	bl	105f24 <_Bfree>
  1045e8:	940e      	str	r4, [sp, #56]
  1045ea:	9c06      	ldr	r4, [sp, #24]
  1045ec:	4641      	mov	r1, r8
  1045ee:	1a62      	sub	r2, r4, r1
  1045f0:	2a00      	cmp	r2, #0
  1045f2:	d000      	beq	1045f6 <.text+0x45f6>
  1045f4:	e16d      	b	1048d2 <.text+0x48d2>
  1045f6:	4658      	mov	r0, fp
  1045f8:	2101      	mov	r1, #1
  1045fa:	f803f002 	bl	106604 <_i2b>
  1045fe:	9a0c      	ldr	r2, [sp, #48]
  104600:	9011      	str	r0, [sp, #68]
  104602:	2a00      	cmp	r2, #0
  104604:	dd04      	ble	104610 <.text+0x4610>
  104606:	4658      	mov	r0, fp
  104608:	9911      	ldr	r1, [sp, #68]
  10460a:	f855f002 	bl	1066b8 <_pow5mult>
  10460e:	9011      	str	r0, [sp, #68]
  104610:	9b01      	ldr	r3, [sp, #4]
  104612:	2b01      	cmp	r3, #1
  104614:	dc00      	bgt	104618 <.text+0x4618>
  104616:	e14a      	b	1048ae <.text+0x48ae>
  104618:	2400      	mov	r4, #0
  10461a:	9a0c      	ldr	r2, [sp, #48]
  10461c:	2a00      	cmp	r2, #0
  10461e:	d000      	beq	104622 <.text+0x4622>
  104620:	e203      	b	104a2a <.text+0x4a2a>
  104622:	2301      	mov	r3, #1
  104624:	4649      	mov	r1, r9
  104626:	18ca      	add	r2, r1, r3
  104628:	231f      	mov	r3, #31
  10462a:	401a      	and	r2, r3
  10462c:	d000      	beq	104630 <.text+0x4630>
  10462e:	e0b8      	b	1047a2 <.text+0x47a2>
  104630:	221c      	mov	r2, #28
  104632:	9b05      	ldr	r3, [sp, #20]
  104634:	189b      	add	r3, r3, r2
  104636:	9305      	str	r3, [sp, #20]
  104638:	18ad      	add	r5, r5, r2
  10463a:	4491      	add	r9, r2
  10463c:	9905      	ldr	r1, [sp, #20]
  10463e:	2900      	cmp	r1, #0
  104640:	dd05      	ble	10464e <.text+0x464e>
  104642:	4658      	mov	r0, fp
  104644:	990e      	ldr	r1, [sp, #56]
  104646:	9a05      	ldr	r2, [sp, #20]
  104648:	fedef001 	bl	106408 <_lshift>
  10464c:	900e      	str	r0, [sp, #56]
  10464e:	464a      	mov	r2, r9
  104650:	2a00      	cmp	r2, #0
  104652:	dd04      	ble	10465e <.text+0x465e>
  104654:	4658      	mov	r0, fp
  104656:	9911      	ldr	r1, [sp, #68]
  104658:	fed6f001 	bl	106408 <_lshift>
  10465c:	9011      	str	r0, [sp, #68]
  10465e:	9b0a      	ldr	r3, [sp, #40]
  104660:	2b00      	cmp	r3, #0
  104662:	d000      	beq	104666 <.text+0x4666>
  104664:	e1c9      	b	1049fa <.text+0x49fa>
  104666:	9a07      	ldr	r2, [sp, #28]
  104668:	2a00      	cmp	r2, #0
  10466a:	dc00      	bgt	10466e <.text+0x466e>
  10466c:	e290      	b	104b90 <.text+0x4b90>
  10466e:	9b0b      	ldr	r3, [sp, #44]
  104670:	2b00      	cmp	r3, #0
  104672:	d100      	bne	104676 <.text+0x4676>
  104674:	e0c6      	b	104804 <.text+0x4804>
  104676:	2d00      	cmp	r5, #0
  104678:	dd05      	ble	104686 <.text+0x4686>
  10467a:	4658      	mov	r0, fp
  10467c:	9910      	ldr	r1, [sp, #64]
  10467e:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  104680:	fec2f001 	bl	106408 <_lshift>
  104684:	9010      	str	r0, [sp, #64]
  104686:	2c00      	cmp	r4, #0
  104688:	d000      	beq	10468c <.text+0x468c>
  10468a:	e2f8      	b	104c7e <.text+0x4c7e>
  10468c:	9c10      	ldr	r4, [sp, #64]
  10468e:	46a2      	mov	sl, r4
  104690:	2301      	mov	r3, #1
  104692:	9910      	ldr	r1, [sp, #64]
  104694:	403b      	and	r3, r7
  104696:	9304      	str	r3, [sp, #16]
  104698:	910f      	str	r1, [sp, #60]
  10469a:	9f16      	ldr	r7, [sp, #88]
  10469c:	9911      	ldr	r1, [sp, #68]
  10469e:	980e      	ldr	r0, [sp, #56]
  1046a0:	fc62f7ff 	bl	103f68 <quorem>
  1046a4:	2230      	mov	r2, #48
  1046a6:	4681      	mov	r9, r0
  1046a8:	444a      	add	r2, r9
  1046aa:	990f      	ldr	r1, [sp, #60]
  1046ac:	980e      	ldr	r0, [sp, #56]
  1046ae:	4690      	mov	r8, r2
  1046b0:	fc9ef001 	bl	105ff0 <__mcmp>
  1046b4:	9911      	ldr	r1, [sp, #68]
  1046b6:	1c06      	mov	r6, r0		(add r6, r0, #0)
  1046b8:	4652      	mov	r2, sl
  1046ba:	4658      	mov	r0, fp
  1046bc:	fe30f001 	bl	106320 <__mdiff>
  1046c0:	68c3      	ldr	r3, [r0, #12]
  1046c2:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1046c4:	2b00      	cmp	r3, #0
  1046c6:	d000      	beq	1046ca <.text+0x46ca>
  1046c8:	e166      	b	104998 <.text+0x4998>
  1046ca:	1c21      	mov	r1, r4		(add r1, r4, #0)
  1046cc:	980e      	ldr	r0, [sp, #56]
  1046ce:	fc8ff001 	bl	105ff0 <__mcmp>
  1046d2:	1c21      	mov	r1, r4		(add r1, r4, #0)
  1046d4:	1c05      	mov	r5, r0		(add r5, r0, #0)
  1046d6:	4658      	mov	r0, fp
  1046d8:	fc24f001 	bl	105f24 <_Bfree>
  1046dc:	2d00      	cmp	r5, #0
  1046de:	d106      	bne	1046ee <.text+0x46ee>
  1046e0:	9b01      	ldr	r3, [sp, #4]
  1046e2:	2b00      	cmp	r3, #0
  1046e4:	d103      	bne	1046ee <.text+0x46ee>
  1046e6:	9c04      	ldr	r4, [sp, #16]
  1046e8:	2c00      	cmp	r4, #0
  1046ea:	d100      	bne	1046ee <.text+0x46ee>
  1046ec:	e39e      	b	104e2c <.text+0x4e2c>
  1046ee:	2e00      	cmp	r6, #0
  1046f0:	da00      	bge	1046f4 <.text+0x46f4>
  1046f2:	e290      	b	104c16 <.text+0x4c16>
  1046f4:	2e00      	cmp	r6, #0
  1046f6:	d106      	bne	104706 <.text+0x4706>
  1046f8:	9b01      	ldr	r3, [sp, #4]
  1046fa:	2b00      	cmp	r3, #0
  1046fc:	d103      	bne	104706 <.text+0x4706>
  1046fe:	9c04      	ldr	r4, [sp, #16]
  104700:	2c00      	cmp	r4, #0
  104702:	d100      	bne	104706 <.text+0x4706>
  104704:	e287      	b	104c16 <.text+0x4c16>
  104706:	2d00      	cmp	r5, #0
  104708:	dd00      	ble	10470c <.text+0x470c>
  10470a:	e334      	b	104d76 <.text+0x4d76>
  10470c:	4645      	mov	r5, r8
  10470e:	703d      	strb	r5, [r7, #0]
  104710:	9916      	ldr	r1, [sp, #88]
  104712:	9a07      	ldr	r2, [sp, #28]
  104714:	3701      	add	r7, #1
  104716:	188b      	add	r3, r1, r2
  104718:	429f      	cmp	r7, r3
  10471a:	d100      	bne	10471e <.text+0x471e>
  10471c:	e08d      	b	10483a <.text+0x483a>
  10471e:	2300      	mov	r3, #0
  104720:	4658      	mov	r0, fp
  104722:	990e      	ldr	r1, [sp, #56]
  104724:	220a      	mov	r2, #10
  104726:	ff79f001 	bl	10661c <_multadd>
  10472a:	9b0f      	ldr	r3, [sp, #60]
  10472c:	900e      	str	r0, [sp, #56]
  10472e:	4553      	cmp	r3, sl
  104730:	d100      	bne	104734 <.text+0x4734>
  104732:	e137      	b	1049a4 <.text+0x49a4>
  104734:	990f      	ldr	r1, [sp, #60]
  104736:	220a      	mov	r2, #10
  104738:	2300      	mov	r3, #0
  10473a:	4658      	mov	r0, fp
  10473c:	ff6ef001 	bl	10661c <_multadd>
  104740:	4651      	mov	r1, sl
  104742:	900f      	str	r0, [sp, #60]
  104744:	220a      	mov	r2, #10
  104746:	4658      	mov	r0, fp
  104748:	2300      	mov	r3, #0
  10474a:	ff67f001 	bl	10661c <_multadd>
  10474e:	4682      	mov	sl, r0
  104750:	e7a4      	b	10469c <.text+0x469c>
  104752:	9909      	ldr	r1, [sp, #36]
  104754:	2200      	mov	r2, #0
  104756:	3901      	sub	r1, #1
  104758:	9109      	str	r1, [sp, #36]
  10475a:	920a      	str	r2, [sp, #40]
  10475c:	e53c      	b	1041d8 <_dtoa_r+0x120>
  10475e:	2320      	mov	r3, #32
  104760:	1b5b      	sub	r3, r3, r5
  104762:	1c3c      	mov	r4, r7		(add r4, r7, #0)
  104764:	409c      	lsl	r4, r3
  104766:	e58d      	b	104284 <_dtoa_r+0x1cc>
  104768:	2101      	mov	r1, #1
  10476a:	4249      	neg	r1, r1
  10476c:	2201      	mov	r2, #1
  10476e:	9108      	str	r1, [sp, #32]
  104770:	9107      	str	r1, [sp, #28]
  104772:	920b      	str	r2, [sp, #44]
  104774:	2300      	mov	r3, #0
  104776:	465c      	mov	r4, fp
  104778:	4641      	mov	r1, r8
  10477a:	6463      	str	r3, [r4, #68]
  10477c:	2917      	cmp	r1, #23
  10477e:	d909      	bls	104794 <.text+0x4794>
  104780:	2204      	mov	r2, #4
  104782:	2100      	mov	r1, #0
  104784:	0052      	lsl	r2, r2, #1
  104786:	1c13      	mov	r3, r2		(add r3, r2, #0)
  104788:	3314      	add	r3, #20
  10478a:	3101      	add	r1, #1
  10478c:	4543      	cmp	r3, r8
  10478e:	d9f9      	bls	104784 <.text+0x4784>
  104790:	465a      	mov	r2, fp
  104792:	6451      	str	r1, [r2, #68]
  104794:	9c07      	ldr	r4, [sp, #28]
  104796:	e593      	b	1042c0 <_dtoa_r+0x208>
  104798:	9d01      	ldr	r5, [sp, #4]
  10479a:	3d04      	sub	r5, #4
  10479c:	9501      	str	r5, [sp, #4]
  10479e:	2500      	mov	r5, #0
  1047a0:	e534      	b	10420c <_dtoa_r+0x154>
  1047a2:	2320      	mov	r3, #32
  1047a4:	1a9a      	sub	r2, r3, r2
  1047a6:	2a04      	cmp	r2, #4
  1047a8:	dc7a      	bgt	1048a0 <.text+0x48a0>
  1047aa:	2a03      	cmp	r2, #3
  1047ac:	dd00      	ble	1047b0 <.text+0x47b0>
  1047ae:	e745      	b	10463c <.text+0x463c>
  1047b0:	321c      	add	r2, #28
  1047b2:	e73e      	b	104632 <.text+0x4632>
  1047b4:	0000      	lsl	r0, r0, #0
  1047b6:	4024      	and	r4, r4
	...
  1047c4:	83cc      	strh	r4, [r1, #30]
  1047c6:	0010      	lsl	r0, r2, #0
  1047c8:	9c01      	ldr	r4, [sp, #4]
  1047ca:	2c01      	cmp	r4, #1
  1047cc:	dc00      	bgt	1047d0 <.text+0x47d0>
  1047ce:	e0ba      	b	104946 <.text+0x4946>
  1047d0:	9a07      	ldr	r2, [sp, #28]
  1047d2:	9d06      	ldr	r5, [sp, #24]
  1047d4:	3a01      	sub	r2, #1
  1047d6:	4295      	cmp	r5, r2
  1047d8:	da00      	bge	1047dc <.text+0x47dc>
  1047da:	e20e      	b	104bfa <.text+0x4bfa>
  1047dc:	1aad      	sub	r5, r5, r2
  1047de:	46a8      	mov	r8, r5
  1047e0:	9c07      	ldr	r4, [sp, #28]
  1047e2:	2c00      	cmp	r4, #0
  1047e4:	da00      	bge	1047e8 <.text+0x47e8>
  1047e6:	e2ce      	b	104d86 <.text+0x4d86>
  1047e8:	9d05      	ldr	r5, [sp, #20]
  1047ea:	1c23      	mov	r3, r4		(add r3, r4, #0)
  1047ec:	9c05      	ldr	r4, [sp, #20]
  1047ee:	4658      	mov	r0, fp
  1047f0:	18e4      	add	r4, r4, r3
  1047f2:	2101      	mov	r1, #1
  1047f4:	9405      	str	r4, [sp, #20]
  1047f6:	4499      	add	r9, r3
  1047f8:	ff04f001 	bl	106604 <_i2b>
  1047fc:	9010      	str	r0, [sp, #64]
  1047fe:	e6c9      	b	104594 <.text+0x4594>
  104800:	48d4      	ldr	r0, [pc, #848]	(104b54 <.text+0x4b54>)
  104802:	e494      	b	10412e <_dtoa_r+0x76>
  104804:	2400      	mov	r4, #0
  104806:	e006      	b	104816 <.text+0x4816>
  104808:	4658      	mov	r0, fp
  10480a:	990e      	ldr	r1, [sp, #56]
  10480c:	220a      	mov	r2, #10
  10480e:	2300      	mov	r3, #0
  104810:	ff04f001 	bl	10661c <_multadd>
  104814:	900e      	str	r0, [sp, #56]
  104816:	980e      	ldr	r0, [sp, #56]
  104818:	9911      	ldr	r1, [sp, #68]
  10481a:	fba5f7ff 	bl	103f68 <quorem>
  10481e:	9d16      	ldr	r5, [sp, #88]
  104820:	3030      	add	r0, #48
  104822:	5560      	strb	r0, [r4, r5]
  104824:	9a07      	ldr	r2, [sp, #28]
  104826:	3401      	add	r4, #1
  104828:	4680      	mov	r8, r0
  10482a:	42a2      	cmp	r2, r4
  10482c:	dcec      	bgt	104808 <.text+0x4808>
  10482e:	9916      	ldr	r1, [sp, #88]
  104830:	9a10      	ldr	r2, [sp, #64]
  104832:	2300      	mov	r3, #0
  104834:	930f      	str	r3, [sp, #60]
  104836:	190f      	add	r7, r1, r4
  104838:	4692      	mov	sl, r2
  10483a:	990e      	ldr	r1, [sp, #56]
  10483c:	4658      	mov	r0, fp
  10483e:	2201      	mov	r2, #1
  104840:	fde2f001 	bl	106408 <_lshift>
  104844:	9911      	ldr	r1, [sp, #68]
  104846:	900e      	str	r0, [sp, #56]
  104848:	fbd2f001 	bl	105ff0 <__mcmp>
  10484c:	2800      	cmp	r0, #0
  10484e:	dd46      	ble	1048de <.text+0x48de>
  104850:	1c3a      	mov	r2, r7		(add r2, r7, #0)
  104852:	3a01      	sub	r2, #1
  104854:	7813      	ldrb	r3, [r2, #0]
  104856:	2b39      	cmp	r3, #57
  104858:	d000      	beq	10485c <.text+0x485c>
  10485a:	e1d8      	b	104c0e <.text+0x4c0e>
  10485c:	9c16      	ldr	r4, [sp, #88]
  10485e:	4294      	cmp	r4, r2
  104860:	d1f7      	bne	104852 <.text+0x4852>
  104862:	9d09      	ldr	r5, [sp, #36]
  104864:	2331      	mov	r3, #49
  104866:	3501      	add	r5, #1
  104868:	9509      	str	r5, [sp, #36]
  10486a:	1c27      	mov	r7, r4		(add r7, r4, #0)
  10486c:	7023      	strb	r3, [r4, #0]
  10486e:	3701      	add	r7, #1
  104870:	9911      	ldr	r1, [sp, #68]
  104872:	4658      	mov	r0, fp
  104874:	fb56f001 	bl	105f24 <_Bfree>
  104878:	4651      	mov	r1, sl
  10487a:	2900      	cmp	r1, #0
  10487c:	d100      	bne	104880 <.text+0x4880>
  10487e:	e65f      	b	104540 <.text+0x4540>
  104880:	9a0f      	ldr	r2, [sp, #60]
  104882:	2a00      	cmp	r2, #0
  104884:	d005      	beq	104892 <.text+0x4892>
  104886:	4552      	cmp	r2, sl
  104888:	d003      	beq	104892 <.text+0x4892>
  10488a:	4658      	mov	r0, fp
  10488c:	1c11      	mov	r1, r2		(add r1, r2, #0)
  10488e:	fb49f001 	bl	105f24 <_Bfree>
  104892:	4658      	mov	r0, fp
  104894:	4651      	mov	r1, sl
  104896:	fb45f001 	bl	105f24 <_Bfree>
  10489a:	e651      	b	104540 <.text+0x4540>
  10489c:	464b      	mov	r3, r9
  10489e:	e682      	b	1045a6 <.text+0x45a6>
  1048a0:	1f13      	sub	r3, r2, #4
  1048a2:	9a05      	ldr	r2, [sp, #20]
  1048a4:	18ed      	add	r5, r5, r3
  1048a6:	18d2      	add	r2, r2, r3
  1048a8:	4499      	add	r9, r3
  1048aa:	9205      	str	r2, [sp, #20]
  1048ac:	e6c6      	b	10463c <.text+0x463c>
  1048ae:	2f00      	cmp	r7, #0
  1048b0:	d000      	beq	1048b4 <.text+0x48b4>
  1048b2:	e6b1      	b	104618 <.text+0x4618>
  1048b4:	4ba8      	ldr	r3, [pc, #672]	(104b58 <.text+0x4b58>)
  1048b6:	421e      	tst	r6, r3
  1048b8:	d000      	beq	1048bc <.text+0x48bc>
  1048ba:	e6ad      	b	104618 <.text+0x4618>
  1048bc:	4ba7      	ldr	r3, [pc, #668]	(104b5c <.text+0x4b5c>)
  1048be:	421e      	tst	r6, r3
  1048c0:	d100      	bne	1048c4 <.text+0x48c4>
  1048c2:	e6a9      	b	104618 <.text+0x4618>
  1048c4:	9c05      	ldr	r4, [sp, #20]
  1048c6:	2101      	mov	r1, #1
  1048c8:	3401      	add	r4, #1
  1048ca:	9405      	str	r4, [sp, #20]
  1048cc:	4489      	add	r9, r1
  1048ce:	2401      	mov	r4, #1
  1048d0:	e6a3      	b	10461a <.text+0x461a>
  1048d2:	4658      	mov	r0, fp
  1048d4:	990e      	ldr	r1, [sp, #56]
  1048d6:	feeff001 	bl	1066b8 <_pow5mult>
  1048da:	900e      	str	r0, [sp, #56]
  1048dc:	e68b      	b	1045f6 <.text+0x45f6>
  1048de:	2800      	cmp	r0, #0
  1048e0:	d102      	bne	1048e8 <.text+0x48e8>
  1048e2:	4643      	mov	r3, r8
  1048e4:	07db      	lsl	r3, r3, #31
  1048e6:	d4b3      	bmi	104850 <.text+0x4850>
  1048e8:	3f01      	sub	r7, #1
  1048ea:	783b      	ldrb	r3, [r7, #0]
  1048ec:	2b30      	cmp	r3, #48
  1048ee:	d0fb      	beq	1048e8 <.text+0x48e8>
  1048f0:	3701      	add	r7, #1
  1048f2:	e7bd      	b	104870 <.text+0x4870>
  1048f4:	9d09      	ldr	r5, [sp, #36]
  1048f6:	426c      	neg	r4, r5
  1048f8:	2c00      	cmp	r4, #0
  1048fa:	d100      	bne	1048fe <.text+0x48fe>
  1048fc:	e24c      	b	104d98 <.text+0x4d98>
  1048fe:	230f      	mov	r3, #15
  104900:	4a97      	ldr	r2, [pc, #604]	(104b60 <.text+0x4b60>)
  104902:	4023      	and	r3, r4
  104904:	00db      	lsl	r3, r3, #3
  104906:	189b      	add	r3, r3, r2
  104908:	9802      	ldr	r0, [sp, #8]
  10490a:	9903      	ldr	r1, [sp, #12]
  10490c:	681a      	ldr	r2, [r3, #0]
  10490e:	685b      	ldr	r3, [r3, #4]
  104910:	fd88f002 	bl	107424 <__muldf3>
  104914:	1124      	asr	r4, r4, #4
  104916:	1c06      	mov	r6, r0		(add r6, r0, #0)
  104918:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  10491a:	2c00      	cmp	r4, #0
  10491c:	d100      	bne	104920 <.text+0x4920>
  10491e:	e23b      	b	104d98 <.text+0x4d98>
  104920:	2202      	mov	r2, #2
  104922:	4d90      	ldr	r5, [pc, #576]	(104b64 <.text+0x4b64>)
  104924:	4692      	mov	sl, r2
  104926:	2601      	mov	r6, #1
  104928:	4234      	tst	r4, r6
  10492a:	d005      	beq	104938 <.text+0x4938>
  10492c:	2301      	mov	r3, #1
  10492e:	449a      	add	sl, r3
  104930:	682a      	ldr	r2, [r5, #0]
  104932:	686b      	ldr	r3, [r5, #4]
  104934:	fd76f002 	bl	107424 <__muldf3>
  104938:	1064      	asr	r4, r4, #1
  10493a:	3508      	add	r5, #8
  10493c:	2c00      	cmp	r4, #0
  10493e:	d1f3      	bne	104928 <.text+0x4928>
  104940:	1c06      	mov	r6, r0		(add r6, r0, #0)
  104942:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  104944:	e4fe      	b	104344 <_dtoa_r+0x28c>
  104946:	9d0d      	ldr	r5, [sp, #52]
  104948:	2d00      	cmp	r5, #0
  10494a:	d100      	bne	10494e <.text+0x494e>
  10494c:	e228      	b	104da0 <.text+0x4da0>
  10494e:	4986      	ldr	r1, [pc, #536]	(104b68 <.text+0x4b68>)
  104950:	9a06      	ldr	r2, [sp, #24]
  104952:	9d05      	ldr	r5, [sp, #20]
  104954:	185b      	add	r3, r3, r1
  104956:	4690      	mov	r8, r2
  104958:	e748      	b	1047ec <.text+0x47ec>
  10495a:	2400      	mov	r4, #0
  10495c:	940b      	str	r4, [sp, #44]
  10495e:	9929      	ldr	r1, [sp, #164]
  104960:	2900      	cmp	r1, #0
  104962:	dc00      	bgt	104966 <.text+0x4966>
  104964:	e253      	b	104e0e <.text+0x4e0e>
  104966:	4688      	mov	r8, r1
  104968:	9108      	str	r1, [sp, #32]
  10496a:	9107      	str	r1, [sp, #28]
  10496c:	e702      	b	104774 <.text+0x4774>
  10496e:	2201      	mov	r2, #1
  104970:	920b      	str	r2, [sp, #44]
  104972:	9b29      	ldr	r3, [sp, #164]
  104974:	9c09      	ldr	r4, [sp, #36]
  104976:	3301      	add	r3, #1
  104978:	18e4      	add	r4, r4, r3
  10497a:	46a0      	mov	r8, r4
  10497c:	4641      	mov	r1, r8
  10497e:	3c01      	sub	r4, #1
  104980:	9408      	str	r4, [sp, #32]
  104982:	2900      	cmp	r1, #0
  104984:	dc00      	bgt	104988 <.text+0x4988>
  104986:	e23e      	b	104e06 <.text+0x4e06>
  104988:	9107      	str	r1, [sp, #28]
  10498a:	e6f3      	b	104774 <.text+0x4774>
  10498c:	2200      	mov	r2, #0
  10498e:	920b      	str	r2, [sp, #44]
  104990:	e7ef      	b	104972 <.text+0x4972>
  104992:	2301      	mov	r3, #1
  104994:	930b      	str	r3, [sp, #44]
  104996:	e7e2      	b	10495e <.text+0x495e>
  104998:	4658      	mov	r0, fp
  10499a:	1c21      	mov	r1, r4		(add r1, r4, #0)
  10499c:	fac2f001 	bl	105f24 <_Bfree>
  1049a0:	2501      	mov	r5, #1
  1049a2:	e6a4      	b	1046ee <.text+0x46ee>
  1049a4:	4651      	mov	r1, sl
  1049a6:	4658      	mov	r0, fp
  1049a8:	220a      	mov	r2, #10
  1049aa:	2300      	mov	r3, #0
  1049ac:	fe36f001 	bl	10661c <_multadd>
  1049b0:	4682      	mov	sl, r0
  1049b2:	900f      	str	r0, [sp, #60]
  1049b4:	e672      	b	10469c <.text+0x469c>
  1049b6:	4252      	neg	r2, r2
  1049b8:	9205      	str	r2, [sp, #20]
  1049ba:	2200      	mov	r2, #0
  1049bc:	4691      	mov	r9, r2
  1049be:	fc15f7ff 	bl	1041ec <_dtoa_r+0x134>
  1049c2:	9809      	ldr	r0, [sp, #36]
  1049c4:	f81af003 	bl	1079fc <__floatsidf>
  1049c8:	1c02      	mov	r2, r0		(add r2, r0, #0)
  1049ca:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  1049cc:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1049ce:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1049d0:	ff6cf002 	bl	1078ac <__nedf2>
  1049d4:	2800      	cmp	r0, #0
  1049d6:	d101      	bne	1049dc <.text+0x49dc>
  1049d8:	fbf8f7ff 	bl	1041cc <_dtoa_r+0x114>
  1049dc:	9d09      	ldr	r5, [sp, #36]
  1049de:	3d01      	sub	r5, #1
  1049e0:	9509      	str	r5, [sp, #36]
  1049e2:	fbf3f7ff 	bl	1041cc <_dtoa_r+0x114>
  1049e6:	9d05      	ldr	r5, [sp, #20]
  1049e8:	9909      	ldr	r1, [sp, #36]
  1049ea:	2300      	mov	r3, #0
  1049ec:	1a6d      	sub	r5, r5, r1
  1049ee:	424a      	neg	r2, r1
  1049f0:	9505      	str	r5, [sp, #20]
  1049f2:	9206      	str	r2, [sp, #24]
  1049f4:	930c      	str	r3, [sp, #48]
  1049f6:	fc02f7ff 	bl	1041fe <_dtoa_r+0x146>
  1049fa:	980e      	ldr	r0, [sp, #56]
  1049fc:	9911      	ldr	r1, [sp, #68]
  1049fe:	faf7f001 	bl	105ff0 <__mcmp>
  104a02:	2800      	cmp	r0, #0
  104a04:	db00      	blt	104a08 <.text+0x4a08>
  104a06:	e62e      	b	104666 <.text+0x4666>
  104a08:	9909      	ldr	r1, [sp, #36]
  104a0a:	3901      	sub	r1, #1
  104a0c:	9109      	str	r1, [sp, #36]
  104a0e:	220a      	mov	r2, #10
  104a10:	4658      	mov	r0, fp
  104a12:	990e      	ldr	r1, [sp, #56]
  104a14:	2300      	mov	r3, #0
  104a16:	fe01f001 	bl	10661c <_multadd>
  104a1a:	9a0b      	ldr	r2, [sp, #44]
  104a1c:	900e      	str	r0, [sp, #56]
  104a1e:	2a00      	cmp	r2, #0
  104a20:	d000      	beq	104a24 <.text+0x4a24>
  104a22:	e20f      	b	104e44 <.text+0x4e44>
  104a24:	9b08      	ldr	r3, [sp, #32]
  104a26:	9307      	str	r3, [sp, #28]
  104a28:	e61d      	b	104666 <.text+0x4666>
  104a2a:	9911      	ldr	r1, [sp, #68]
  104a2c:	690b      	ldr	r3, [r1, #16]
  104a2e:	009b      	lsl	r3, r3, #2
  104a30:	185b      	add	r3, r3, r1
  104a32:	6918      	ldr	r0, [r3, #16]
  104a34:	fa82f001 	bl	105f3c <_hi0bits>
  104a38:	2320      	mov	r3, #32
  104a3a:	1a1b      	sub	r3, r3, r0
  104a3c:	e5f2      	b	104624 <.text+0x4624>
  104a3e:	4658      	mov	r0, fp
  104a40:	990e      	ldr	r1, [sp, #56]
  104a42:	9a06      	ldr	r2, [sp, #24]
  104a44:	fe38f001 	bl	1066b8 <_pow5mult>
  104a48:	900e      	str	r0, [sp, #56]
  104a4a:	e5d4      	b	1045f6 <.text+0x45f6>
  104a4c:	9b09      	ldr	r3, [sp, #36]
  104a4e:	9a07      	ldr	r2, [sp, #28]
  104a50:	931d      	str	r3, [sp, #116]
  104a52:	4690      	mov	r8, r2
  104a54:	990b      	ldr	r1, [sp, #44]
  104a56:	2900      	cmp	r1, #0
  104a58:	d100      	bne	104a5c <.text+0x4a5c>
  104a5a:	e125      	b	104ca8 <.text+0x4ca8>
  104a5c:	4a40      	ldr	r2, [pc, #256]	(104b60 <.text+0x4b60>)
  104a5e:	4641      	mov	r1, r8
  104a60:	00cb      	lsl	r3, r1, #3
  104a62:	189b      	add	r3, r3, r2
  104a64:	3b08      	sub	r3, #8
  104a66:	681a      	ldr	r2, [r3, #0]
  104a68:	685b      	ldr	r3, [r3, #4]
  104a6a:	4840      	ldr	r0, [pc, #256]	(104b6c <.text+0x4b6c>)
  104a6c:	4940      	ldr	r1, [pc, #256]	(104b70 <.text+0x4b70>)
  104a6e:	fe2ff002 	bl	1076d0 <__divdf3>
  104a72:	1c22      	mov	r2, r4		(add r2, r4, #0)
  104a74:	1c2b      	mov	r3, r5		(add r3, r5, #0)
  104a76:	fc7df002 	bl	107374 <__subdf3>
  104a7a:	1c35      	mov	r5, r6		(add r5, r6, #0)
  104a7c:	9019      	str	r0, [sp, #100]
  104a7e:	911a      	str	r1, [sp, #104]
  104a80:	1c39      	mov	r1, r7		(add r1, r7, #0)
  104a82:	1c28      	mov	r0, r5		(add r0, r5, #0)
  104a84:	f818f003 	bl	107ab8 <__fixdfsi>
  104a88:	1c04      	mov	r4, r0		(add r4, r0, #0)
  104a8a:	ffb7f002 	bl	1079fc <__floatsidf>
  104a8e:	1c02      	mov	r2, r0		(add r2, r0, #0)
  104a90:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  104a92:	1c28      	mov	r0, r5		(add r0, r5, #0)
  104a94:	1c39      	mov	r1, r7		(add r1, r7, #0)
  104a96:	fc6df002 	bl	107374 <__subdf3>
  104a9a:	9a16      	ldr	r2, [sp, #88]
  104a9c:	3430      	add	r4, #48
  104a9e:	1c05      	mov	r5, r0		(add r5, r0, #0)
  104aa0:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  104aa2:	7014      	strb	r4, [r2, #0]
  104aa4:	1c17      	mov	r7, r2		(add r7, r2, #0)
  104aa6:	9819      	ldr	r0, [sp, #100]
  104aa8:	991a      	ldr	r1, [sp, #104]
  104aaa:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  104aac:	1c33      	mov	r3, r6		(add r3, r6, #0)
  104aae:	3701      	add	r7, #1
  104ab0:	ff28f002 	bl	107904 <__gtdf2>
  104ab4:	2800      	cmp	r0, #0
  104ab6:	dc4a      	bgt	104b4e <.text+0x4b4e>
  104ab8:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  104aba:	1c33      	mov	r3, r6		(add r3, r6, #0)
  104abc:	482d      	ldr	r0, [pc, #180]	(104b74 <.text+0x4b74>)
  104abe:	492e      	ldr	r1, [pc, #184]	(104b78 <.text+0x4b78>)
  104ac0:	fc58f002 	bl	107374 <__subdf3>
  104ac4:	1c02      	mov	r2, r0		(add r2, r0, #0)
  104ac6:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  104ac8:	9819      	ldr	r0, [sp, #100]
  104aca:	991a      	ldr	r1, [sp, #104]
  104acc:	ff1af002 	bl	107904 <__gtdf2>
  104ad0:	2800      	cmp	r0, #0
  104ad2:	dd00      	ble	104ad6 <.text+0x4ad6>
  104ad4:	e521      	b	10451a <.text+0x451a>
  104ad6:	4643      	mov	r3, r8
  104ad8:	2b01      	cmp	r3, #1
  104ada:	dc12      	bgt	104b02 <.text+0x4b02>
  104adc:	e479      	b	1043d2 <_dtoa_r+0x31a>
  104ade:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  104ae0:	1c33      	mov	r3, r6		(add r3, r6, #0)
  104ae2:	4824      	ldr	r0, [pc, #144]	(104b74 <.text+0x4b74>)
  104ae4:	4924      	ldr	r1, [pc, #144]	(104b78 <.text+0x4b78>)
  104ae6:	fc45f002 	bl	107374 <__subdf3>
  104aea:	9a19      	ldr	r2, [sp, #100]
  104aec:	9b1a      	ldr	r3, [sp, #104]
  104aee:	ff61f002 	bl	1079b4 <__ltdf2>
  104af2:	2800      	cmp	r0, #0
  104af4:	da00      	bge	104af8 <.text+0x4af8>
  104af6:	e510      	b	10451a <.text+0x451a>
  104af8:	9b16      	ldr	r3, [sp, #88]
  104afa:	4443      	add	r3, r8
  104afc:	429f      	cmp	r7, r3
  104afe:	d100      	bne	104b02 <.text+0x4b02>
  104b00:	e467      	b	1043d2 <_dtoa_r+0x31a>
  104b02:	9819      	ldr	r0, [sp, #100]
  104b04:	991a      	ldr	r1, [sp, #104]
  104b06:	4a1d      	ldr	r2, [pc, #116]	(104b7c <.text+0x4b7c>)
  104b08:	4b1d      	ldr	r3, [pc, #116]	(104b80 <.text+0x4b80>)
  104b0a:	fc8bf002 	bl	107424 <__muldf3>
  104b0e:	4a1b      	ldr	r2, [pc, #108]	(104b7c <.text+0x4b7c>)
  104b10:	4b1b      	ldr	r3, [pc, #108]	(104b80 <.text+0x4b80>)
  104b12:	9019      	str	r0, [sp, #100]
  104b14:	911a      	str	r1, [sp, #104]
  104b16:	1c28      	mov	r0, r5		(add r0, r5, #0)
  104b18:	1c31      	mov	r1, r6		(add r1, r6, #0)
  104b1a:	fc83f002 	bl	107424 <__muldf3>
  104b1e:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  104b20:	1c05      	mov	r5, r0		(add r5, r0, #0)
  104b22:	ffc9f002 	bl	107ab8 <__fixdfsi>
  104b26:	1c04      	mov	r4, r0		(add r4, r0, #0)
  104b28:	ff68f002 	bl	1079fc <__floatsidf>
  104b2c:	1c02      	mov	r2, r0		(add r2, r0, #0)
  104b2e:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  104b30:	1c28      	mov	r0, r5		(add r0, r5, #0)
  104b32:	1c31      	mov	r1, r6		(add r1, r6, #0)
  104b34:	fc1ef002 	bl	107374 <__subdf3>
  104b38:	3430      	add	r4, #48
  104b3a:	703c      	strb	r4, [r7, #0]
  104b3c:	9a19      	ldr	r2, [sp, #100]
  104b3e:	9b1a      	ldr	r3, [sp, #104]
  104b40:	1c05      	mov	r5, r0		(add r5, r0, #0)
  104b42:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  104b44:	3701      	add	r7, #1
  104b46:	ff35f002 	bl	1079b4 <__ltdf2>
  104b4a:	2800      	cmp	r0, #0
  104b4c:	dac7      	bge	104ade <.text+0x4ade>
  104b4e:	9b1d      	ldr	r3, [sp, #116]
  104b50:	9309      	str	r3, [sp, #36]
  104b52:	e4f5      	b	104540 <.text+0x4540>
  104b54:	858c      	strh	r4, [r1, #44]
  104b56:	0010      	lsl	r0, r2, #0
  104b58:	ffff      	second half of BL instruction 0xffff
  104b5a:	000f      	lsl	r7, r1, #0
  104b5c:	0000      	lsl	r0, r0, #0
  104b5e:	7ff0      	ldrb	r0, [r6, #31]
  104b60:	83cc      	strh	r4, [r1, #30]
  104b62:	0010      	lsl	r0, r2, #0
  104b64:	8494      	strh	r4, [r2, #36]
  104b66:	0010      	lsl	r0, r2, #0
  104b68:	0433      	lsl	r3, r6, #16
  104b6a:	0000      	lsl	r0, r0, #0
  104b6c:	0000      	lsl	r0, r0, #0
  104b6e:	3fe0      	sub	r7, #224
  104b70:	0000      	lsl	r0, r0, #0
  104b72:	0000      	lsl	r0, r0, #0
  104b74:	0000      	lsl	r0, r0, #0
  104b76:	3ff0      	sub	r7, #240
  104b78:	0000      	lsl	r0, r0, #0
  104b7a:	0000      	lsl	r0, r0, #0
  104b7c:	0000      	lsl	r0, r0, #0
  104b7e:	4024      	and	r4, r4
  104b80:	0000      	lsl	r0, r0, #0
  104b82:	0000      	lsl	r0, r0, #0
  104b84:	4bb6      	ldr	r3, [pc, #728]	(104e60 <.text+0x4e60>)
  104b86:	4ab5      	ldr	r2, [pc, #724]	(104e5c <.text+0x4e5c>)
  104b88:	fc14f002 	bl	1073b4 <__adddf3>
  104b8c:	fb81f7ff 	bl	104292 <_dtoa_r+0x1da>
  104b90:	9b01      	ldr	r3, [sp, #4]
  104b92:	2b02      	cmp	r3, #2
  104b94:	dc00      	bgt	104b98 <.text+0x4b98>
  104b96:	e56a      	b	10466e <.text+0x466e>
  104b98:	2a00      	cmp	r2, #0
  104b9a:	d001      	beq	104ba0 <.text+0x4ba0>
  104b9c:	fc10f7ff 	bl	1043c0 <_dtoa_r+0x308>
  104ba0:	9911      	ldr	r1, [sp, #68]
  104ba2:	4658      	mov	r0, fp
  104ba4:	2205      	mov	r2, #5
  104ba6:	2300      	mov	r3, #0
  104ba8:	fd38f001 	bl	10661c <_multadd>
  104bac:	9011      	str	r0, [sp, #68]
  104bae:	9911      	ldr	r1, [sp, #68]
  104bb0:	980e      	ldr	r0, [sp, #56]
  104bb2:	fa1df001 	bl	105ff0 <__mcmp>
  104bb6:	2800      	cmp	r0, #0
  104bb8:	dc01      	bgt	104bbe <.text+0x4bbe>
  104bba:	fc01f7ff 	bl	1043c0 <_dtoa_r+0x308>
  104bbe:	9c16      	ldr	r4, [sp, #88]
  104bc0:	2331      	mov	r3, #49
  104bc2:	7023      	strb	r3, [r4, #0]
  104bc4:	9d09      	ldr	r5, [sp, #36]
  104bc6:	9910      	ldr	r1, [sp, #64]
  104bc8:	1c27      	mov	r7, r4		(add r7, r4, #0)
  104bca:	3501      	add	r5, #1
  104bcc:	2200      	mov	r2, #0
  104bce:	3701      	add	r7, #1
  104bd0:	468a      	mov	sl, r1
  104bd2:	9509      	str	r5, [sp, #36]
  104bd4:	920f      	str	r2, [sp, #60]
  104bd6:	e64b      	b	104870 <.text+0x4870>
  104bd8:	9816      	ldr	r0, [sp, #88]
  104bda:	faa8f7ff 	bl	10412e <_dtoa_r+0x76>
  104bde:	4ba1      	ldr	r3, [pc, #644]	(104e64 <.text+0x4e64>)
  104be0:	400c      	and	r4, r1
  104be2:	6a1a      	ldr	r2, [r3, #32]
  104be4:	6a5b      	ldr	r3, [r3, #36]
  104be6:	9802      	ldr	r0, [sp, #8]
  104be8:	9903      	ldr	r1, [sp, #12]
  104bea:	fd71f002 	bl	1076d0 <__divdf3>
  104bee:	2503      	mov	r5, #3
  104bf0:	1c06      	mov	r6, r0		(add r6, r0, #0)
  104bf2:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  104bf4:	46aa      	mov	sl, r5
  104bf6:	fb87f7ff 	bl	104308 <_dtoa_r+0x250>
  104bfa:	9906      	ldr	r1, [sp, #24]
  104bfc:	1a53      	sub	r3, r2, r1
  104bfe:	9a0c      	ldr	r2, [sp, #48]
  104c00:	18c9      	add	r1, r1, r3
  104c02:	18d2      	add	r2, r2, r3
  104c04:	2300      	mov	r3, #0
  104c06:	4698      	mov	r8, r3
  104c08:	920c      	str	r2, [sp, #48]
  104c0a:	9106      	str	r1, [sp, #24]
  104c0c:	e5e8      	b	1047e0 <.text+0x47e0>
  104c0e:	3301      	add	r3, #1
  104c10:	1c57      	add	r7, r2, #1
  104c12:	7013      	strb	r3, [r2, #0]
  104c14:	e62c      	b	104870 <.text+0x4870>
  104c16:	2d00      	cmp	r5, #0
  104c18:	dd11      	ble	104c3e <.text+0x4c3e>
  104c1a:	990e      	ldr	r1, [sp, #56]
  104c1c:	4658      	mov	r0, fp
  104c1e:	2201      	mov	r2, #1
  104c20:	fbf2f001 	bl	106408 <_lshift>
  104c24:	9911      	ldr	r1, [sp, #68]
  104c26:	900e      	str	r0, [sp, #56]
  104c28:	f9e2f001 	bl	105ff0 <__mcmp>
  104c2c:	2800      	cmp	r0, #0
  104c2e:	dc00      	bgt	104c32 <.text+0x4c32>
  104c30:	e0f4      	b	104e1c <.text+0x4e1c>
  104c32:	2101      	mov	r1, #1
  104c34:	4488      	add	r8, r1
  104c36:	4642      	mov	r2, r8
  104c38:	2a3a      	cmp	r2, #58
  104c3a:	d100      	bne	104c3e <.text+0x4c3e>
  104c3c:	e0a8      	b	104d90 <.text+0x4d90>
  104c3e:	4643      	mov	r3, r8
  104c40:	703b      	strb	r3, [r7, #0]
  104c42:	3701      	add	r7, #1
  104c44:	e614      	b	104870 <.text+0x4870>
  104c46:	9b07      	ldr	r3, [sp, #28]
  104c48:	2b00      	cmp	r3, #0
  104c4a:	dd01      	ble	104c50 <.text+0x4c50>
  104c4c:	fbd8f7ff 	bl	104400 <_dtoa_r+0x348>
  104c50:	9a07      	ldr	r2, [sp, #28]
  104c52:	2a00      	cmp	r2, #0
  104c54:	d001      	beq	104c5a <.text+0x4c5a>
  104c56:	fbb0f7ff 	bl	1043ba <_dtoa_r+0x302>
  104c5a:	4a83      	ldr	r2, [pc, #524]	(104e68 <.text+0x4e68>)
  104c5c:	4b83      	ldr	r3, [pc, #524]	(104e6c <.text+0x4e6c>)
  104c5e:	981b      	ldr	r0, [sp, #108]
  104c60:	991c      	ldr	r1, [sp, #112]
  104c62:	fbdff002 	bl	107424 <__muldf3>
  104c66:	1c32      	mov	r2, r6		(add r2, r6, #0)
  104c68:	1c3b      	mov	r3, r7		(add r3, r7, #0)
  104c6a:	fe77f002 	bl	10795c <__gedf2>
  104c6e:	2800      	cmp	r0, #0
  104c70:	db01      	blt	104c76 <.text+0x4c76>
  104c72:	fba2f7ff 	bl	1043ba <_dtoa_r+0x302>
  104c76:	2300      	mov	r3, #0
  104c78:	9310      	str	r3, [sp, #64]
  104c7a:	9311      	str	r3, [sp, #68]
  104c7c:	e79f      	b	104bbe <.text+0x4bbe>
  104c7e:	9d10      	ldr	r5, [sp, #64]
  104c80:	4658      	mov	r0, fp
  104c82:	6869      	ldr	r1, [r5, #4]
  104c84:	faaaf001 	bl	1061dc <_Balloc>
  104c88:	692a      	ldr	r2, [r5, #16]
  104c8a:	1c29      	mov	r1, r5		(add r1, r5, #0)
  104c8c:	0092      	lsl	r2, r2, #2
  104c8e:	1c04      	mov	r4, r0		(add r4, r0, #0)
  104c90:	310c      	add	r1, #12
  104c92:	3208      	add	r2, #8
  104c94:	300c      	add	r0, #12
  104c96:	ffe5f7fc 	bl	101c64 <memcpy>
  104c9a:	4658      	mov	r0, fp
  104c9c:	1c21      	mov	r1, r4		(add r1, r4, #0)
  104c9e:	2201      	mov	r2, #1
  104ca0:	fbb2f001 	bl	106408 <_lshift>
  104ca4:	4682      	mov	sl, r0
  104ca6:	e4f3      	b	104690 <.text+0x4690>
  104ca8:	1c20      	mov	r0, r4		(add r0, r4, #0)
  104caa:	4a71      	ldr	r2, [pc, #452]	(104e70 <.text+0x4e70>)
  104cac:	4644      	mov	r4, r8
  104cae:	00e3      	lsl	r3, r4, #3
  104cb0:	189b      	add	r3, r3, r2
  104cb2:	3b08      	sub	r3, #8
  104cb4:	681a      	ldr	r2, [r3, #0]
  104cb6:	685b      	ldr	r3, [r3, #4]
  104cb8:	1c29      	mov	r1, r5		(add r1, r5, #0)
  104cba:	fbb3f002 	bl	107424 <__muldf3>
  104cbe:	1c35      	mov	r5, r6		(add r5, r6, #0)
  104cc0:	9017      	str	r0, [sp, #92]
  104cc2:	9118      	str	r1, [sp, #96]
  104cc4:	1c39      	mov	r1, r7		(add r1, r7, #0)
  104cc6:	1c28      	mov	r0, r5		(add r0, r5, #0)
  104cc8:	fef6f002 	bl	107ab8 <__fixdfsi>
  104ccc:	1c04      	mov	r4, r0		(add r4, r0, #0)
  104cce:	fe95f002 	bl	1079fc <__floatsidf>
  104cd2:	1c02      	mov	r2, r0		(add r2, r0, #0)
  104cd4:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  104cd6:	1c28      	mov	r0, r5		(add r0, r5, #0)
  104cd8:	1c39      	mov	r1, r7		(add r1, r7, #0)
  104cda:	fb4bf002 	bl	107374 <__subdf3>
  104cde:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  104ce0:	9916      	ldr	r1, [sp, #88]
  104ce2:	3430      	add	r4, #48
  104ce4:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  104ce6:	4642      	mov	r2, r8
  104ce8:	1c05      	mov	r5, r0		(add r5, r0, #0)
  104cea:	700c      	strb	r4, [r1, #0]
  104cec:	3701      	add	r7, #1
  104cee:	2a01      	cmp	r2, #1
  104cf0:	d01c      	beq	104d2c <.text+0x4d2c>
  104cf2:	2701      	mov	r7, #1
  104cf4:	4a5f      	ldr	r2, [pc, #380]	(104e74 <.text+0x4e74>)
  104cf6:	4b60      	ldr	r3, [pc, #384]	(104e78 <.text+0x4e78>)
  104cf8:	1c28      	mov	r0, r5		(add r0, r5, #0)
  104cfa:	1c31      	mov	r1, r6		(add r1, r6, #0)
  104cfc:	fb92f002 	bl	107424 <__muldf3>
  104d00:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  104d02:	1c05      	mov	r5, r0		(add r5, r0, #0)
  104d04:	fed8f002 	bl	107ab8 <__fixdfsi>
  104d08:	1c04      	mov	r4, r0		(add r4, r0, #0)
  104d0a:	fe77f002 	bl	1079fc <__floatsidf>
  104d0e:	1c02      	mov	r2, r0		(add r2, r0, #0)
  104d10:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  104d12:	1c28      	mov	r0, r5		(add r0, r5, #0)
  104d14:	1c31      	mov	r1, r6		(add r1, r6, #0)
  104d16:	fb2df002 	bl	107374 <__subdf3>
  104d1a:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  104d1c:	9916      	ldr	r1, [sp, #88]
  104d1e:	3430      	add	r4, #48
  104d20:	547c      	strb	r4, [r7, r1]
  104d22:	3701      	add	r7, #1
  104d24:	1c05      	mov	r5, r0		(add r5, r0, #0)
  104d26:	4547      	cmp	r7, r8
  104d28:	d1e4      	bne	104cf4 <.text+0x4cf4>
  104d2a:	19cf      	add	r7, r1, r7
  104d2c:	4a53      	ldr	r2, [pc, #332]	(104e7c <.text+0x4e7c>)
  104d2e:	4b54      	ldr	r3, [pc, #336]	(104e80 <.text+0x4e80>)
  104d30:	9817      	ldr	r0, [sp, #92]
  104d32:	9918      	ldr	r1, [sp, #96]
  104d34:	fb3ef002 	bl	1073b4 <__adddf3>
  104d38:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  104d3a:	1c33      	mov	r3, r6		(add r3, r6, #0)
  104d3c:	fe3af002 	bl	1079b4 <__ltdf2>
  104d40:	2800      	cmp	r0, #0
  104d42:	da01      	bge	104d48 <.text+0x4d48>
  104d44:	fbe9f7ff 	bl	10451a <.text+0x451a>
  104d48:	9a17      	ldr	r2, [sp, #92]
  104d4a:	9b18      	ldr	r3, [sp, #96]
  104d4c:	484b      	ldr	r0, [pc, #300]	(104e7c <.text+0x4e7c>)
  104d4e:	494c      	ldr	r1, [pc, #304]	(104e80 <.text+0x4e80>)
  104d50:	fb10f002 	bl	107374 <__subdf3>
  104d54:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  104d56:	1c33      	mov	r3, r6		(add r3, r6, #0)
  104d58:	fdd4f002 	bl	107904 <__gtdf2>
  104d5c:	2800      	cmp	r0, #0
  104d5e:	dc01      	bgt	104d64 <.text+0x4d64>
  104d60:	fb37f7ff 	bl	1043d2 <_dtoa_r+0x31a>
  104d64:	3f01      	sub	r7, #1
  104d66:	783b      	ldrb	r3, [r7, #0]
  104d68:	2b30      	cmp	r3, #48
  104d6a:	d0fb      	beq	104d64 <.text+0x4d64>
  104d6c:	9b1d      	ldr	r3, [sp, #116]
  104d6e:	3701      	add	r7, #1
  104d70:	9309      	str	r3, [sp, #36]
  104d72:	fbe5f7ff 	bl	104540 <.text+0x4540>
  104d76:	4644      	mov	r4, r8
  104d78:	2c39      	cmp	r4, #57
  104d7a:	d009      	beq	104d90 <.text+0x4d90>
  104d7c:	4643      	mov	r3, r8
  104d7e:	3301      	add	r3, #1
  104d80:	703b      	strb	r3, [r7, #0]
  104d82:	3701      	add	r7, #1
  104d84:	e574      	b	104870 <.text+0x4870>
  104d86:	9905      	ldr	r1, [sp, #20]
  104d88:	9a07      	ldr	r2, [sp, #28]
  104d8a:	2300      	mov	r3, #0
  104d8c:	1a8d      	sub	r5, r1, r2
  104d8e:	e52d      	b	1047ec <.text+0x47ec>
  104d90:	2339      	mov	r3, #57
  104d92:	703b      	strb	r3, [r7, #0]
  104d94:	3701      	add	r7, #1
  104d96:	e55b      	b	104850 <.text+0x4850>
  104d98:	2402      	mov	r4, #2
  104d9a:	46a2      	mov	sl, r4
  104d9c:	fad2f7ff 	bl	104344 <_dtoa_r+0x28c>
  104da0:	9a1f      	ldr	r2, [sp, #124]
  104da2:	9c06      	ldr	r4, [sp, #24]
  104da4:	2336      	mov	r3, #54
  104da6:	9d05      	ldr	r5, [sp, #20]
  104da8:	1a9b      	sub	r3, r3, r2
  104daa:	46a0      	mov	r8, r4
  104dac:	e51e      	b	1047ec <.text+0x47ec>
  104dae:	9907      	ldr	r1, [sp, #28]
  104db0:	2900      	cmp	r1, #0
  104db2:	dc01      	bgt	104db8 <.text+0x4db8>
  104db4:	fad3f7ff 	bl	10435e <_dtoa_r+0x2a6>
  104db8:	9a08      	ldr	r2, [sp, #32]
  104dba:	2a00      	cmp	r2, #0
  104dbc:	dc01      	bgt	104dc2 <.text+0x4dc2>
  104dbe:	fb08f7ff 	bl	1043d2 <_dtoa_r+0x31a>
  104dc2:	9b09      	ldr	r3, [sp, #36]
  104dc4:	3b01      	sub	r3, #1
  104dc6:	931d      	str	r3, [sp, #116]
  104dc8:	1c30      	mov	r0, r6		(add r0, r6, #0)
  104dca:	4a2a      	ldr	r2, [pc, #168]	(104e74 <.text+0x4e74>)
  104dcc:	4b2a      	ldr	r3, [pc, #168]	(104e78 <.text+0x4e78>)
  104dce:	1c39      	mov	r1, r7		(add r1, r7, #0)
  104dd0:	fb28f002 	bl	107424 <__muldf3>
  104dd4:	1c04      	mov	r4, r0		(add r4, r0, #0)
  104dd6:	1c06      	mov	r6, r0		(add r6, r0, #0)
  104dd8:	4650      	mov	r0, sl
  104dda:	3001      	add	r0, #1
  104ddc:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  104dde:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  104de0:	fe0cf002 	bl	1079fc <__floatsidf>
  104de4:	1c02      	mov	r2, r0		(add r2, r0, #0)
  104de6:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  104de8:	1c20      	mov	r0, r4		(add r0, r4, #0)
  104dea:	1c29      	mov	r1, r5		(add r1, r5, #0)
  104dec:	fb1af002 	bl	107424 <__muldf3>
  104df0:	4a24      	ldr	r2, [pc, #144]	(104e84 <.text+0x4e84>)
  104df2:	4b25      	ldr	r3, [pc, #148]	(104e88 <.text+0x4e88>)
  104df4:	fadef002 	bl	1073b4 <__adddf3>
  104df8:	9a08      	ldr	r2, [sp, #32]
  104dfa:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  104dfc:	4923      	ldr	r1, [pc, #140]	(104e8c <.text+0x4e8c>)
  104dfe:	1c04      	mov	r4, r0		(add r4, r0, #0)
  104e00:	1864      	add	r4, r4, r1
  104e02:	4690      	mov	r8, r2
  104e04:	e626      	b	104a54 <.text+0x4a54>
  104e06:	4644      	mov	r4, r8
  104e08:	9107      	str	r1, [sp, #28]
  104e0a:	fa56f7ff 	bl	1042ba <_dtoa_r+0x202>
  104e0e:	2101      	mov	r1, #1
  104e10:	2401      	mov	r4, #1
  104e12:	9129      	str	r1, [sp, #164]
  104e14:	9107      	str	r1, [sp, #28]
  104e16:	9108      	str	r1, [sp, #32]
  104e18:	fa4ff7ff 	bl	1042ba <_dtoa_r+0x202>
  104e1c:	2800      	cmp	r0, #0
  104e1e:	d000      	beq	104e22 <.text+0x4e22>
  104e20:	e70d      	b	104c3e <.text+0x4c3e>
  104e22:	4645      	mov	r5, r8
  104e24:	07ed      	lsl	r5, r5, #31
  104e26:	d400      	bmi	104e2a <.text+0x4e2a>
  104e28:	e709      	b	104c3e <.text+0x4c3e>
  104e2a:	e702      	b	104c32 <.text+0x4c32>
  104e2c:	4645      	mov	r5, r8
  104e2e:	2d39      	cmp	r5, #57
  104e30:	d0ae      	beq	104d90 <.text+0x4d90>
  104e32:	2e00      	cmp	r6, #0
  104e34:	dd02      	ble	104e3c <.text+0x4e3c>
  104e36:	2131      	mov	r1, #49
  104e38:	4449      	add	r1, r9
  104e3a:	4688      	mov	r8, r1
  104e3c:	4642      	mov	r2, r8
  104e3e:	703a      	strb	r2, [r7, #0]
  104e40:	3701      	add	r7, #1
  104e42:	e515      	b	104870 <.text+0x4870>
  104e44:	9910      	ldr	r1, [sp, #64]
  104e46:	4658      	mov	r0, fp
  104e48:	220a      	mov	r2, #10
  104e4a:	2300      	mov	r3, #0
  104e4c:	fbe6f001 	bl	10661c <_multadd>
  104e50:	9908      	ldr	r1, [sp, #32]
  104e52:	9010      	str	r0, [sp, #64]
  104e54:	9107      	str	r1, [sp, #28]
  104e56:	fc06f7ff 	bl	104666 <.text+0x4666>
  104e5a:	0000      	lsl	r0, r0, #0
  104e5c:	0000      	lsl	r0, r0, #0
  104e5e:	41f0      	ror	r0, r6
  104e60:	0000      	lsl	r0, r0, #0
  104e62:	0000      	lsl	r0, r0, #0
  104e64:	8494      	strh	r4, [r2, #36]
  104e66:	0010      	lsl	r0, r2, #0
  104e68:	0000      	lsl	r0, r0, #0
  104e6a:	4014      	and	r4, r2
  104e6c:	0000      	lsl	r0, r0, #0
  104e6e:	0000      	lsl	r0, r0, #0
  104e70:	83cc      	strh	r4, [r1, #30]
  104e72:	0010      	lsl	r0, r2, #0
  104e74:	0000      	lsl	r0, r0, #0
  104e76:	4024      	and	r4, r4
  104e78:	0000      	lsl	r0, r0, #0
  104e7a:	0000      	lsl	r0, r0, #0
  104e7c:	0000      	lsl	r0, r0, #0
  104e7e:	3fe0      	sub	r7, #224
  104e80:	0000      	lsl	r0, r0, #0
  104e82:	0000      	lsl	r0, r0, #0
  104e84:	0000      	lsl	r0, r0, #0
  104e86:	401c      	and	r4, r3
  104e88:	0000      	lsl	r0, r0, #0
  104e8a:	0000      	lsl	r0, r0, #0
  104e8c:	0000      	lsl	r0, r0, #0
  104e8e:	fcc0      	second half of BL instruction 0xfcc0

00104e90 <fflush>:
  104e90:	b570      	push	{r4, r5, r6, lr}
  104e92:	1c06      	mov	r6, r0		(add r6, r0, #0)
  104e94:	2800      	cmp	r0, #0
  104e96:	d034      	beq	104f02 <fflush+0x72>
  104e98:	4b1d      	ldr	r3, [pc, #116]	(104f10 <.text+0x4f10>)
  104e9a:	6818      	ldr	r0, [r3, #0]
  104e9c:	2800      	cmp	r0, #0
  104e9e:	d002      	beq	104ea6 <fflush+0x16>
  104ea0:	6b83      	ldr	r3, [r0, #56]
  104ea2:	2b00      	cmp	r3, #0
  104ea4:	d02a      	beq	104efc <fflush+0x6c>
  104ea6:	230c      	mov	r3, #12
  104ea8:	5ef2      	ldrsh	r2, [r6, r3]
  104eaa:	0713      	lsl	r3, r2, #28
  104eac:	d520      	bpl	104ef0 <fflush+0x60>
  104eae:	6935      	ldr	r5, [r6, #16]
  104eb0:	2d00      	cmp	r5, #0
  104eb2:	d01d      	beq	104ef0 <fflush+0x60>
  104eb4:	6833      	ldr	r3, [r6, #0]
  104eb6:	1b5c      	sub	r4, r3, r5
  104eb8:	2303      	mov	r3, #3
  104eba:	6035      	str	r5, [r6, #0]
  104ebc:	421a      	tst	r2, r3
  104ebe:	d01b      	beq	104ef8 <fflush+0x68>
  104ec0:	2300      	mov	r3, #0
  104ec2:	60b3      	str	r3, [r6, #8]
  104ec4:	2c00      	cmp	r4, #0
  104ec6:	dc04      	bgt	104ed2 <fflush+0x42>
  104ec8:	e012      	b	104ef0 <fflush+0x60>
  104eca:	1a24      	sub	r4, r4, r0
  104ecc:	2c00      	cmp	r4, #0
  104ece:	dd0f      	ble	104ef0 <fflush+0x60>
  104ed0:	182d      	add	r5, r5, r0
  104ed2:	69f0      	ldr	r0, [r6, #28]
  104ed4:	6a73      	ldr	r3, [r6, #36]
  104ed6:	1c29      	mov	r1, r5		(add r1, r5, #0)
  104ed8:	1c22      	mov	r2, r4		(add r2, r4, #0)
  104eda:	f81ff000 	bl	104f1c <.text+0x4f1c>
  104ede:	2800      	cmp	r0, #0
  104ee0:	dcf3      	bgt	104eca <fflush+0x3a>
  104ee2:	89b3      	ldrh	r3, [r6, #12]
  104ee4:	2240      	mov	r2, #64
  104ee6:	2001      	mov	r0, #1
  104ee8:	4313      	orr	r3, r2
  104eea:	4240      	neg	r0, r0
  104eec:	81b3      	strh	r3, [r6, #12]
  104eee:	e000      	b	104ef2 <fflush+0x62>
  104ef0:	2000      	mov	r0, #0
  104ef2:	bc70      	pop	{r4, r5, r6}
  104ef4:	bc02      	pop	{r1}
  104ef6:	4708      	bx	r1
  104ef8:	6973      	ldr	r3, [r6, #20]
  104efa:	e7e2      	b	104ec2 <fflush+0x32>
  104efc:	f834f000 	bl	104f68 <__sinit>
  104f00:	e7d1      	b	104ea6 <fflush+0x16>
  104f02:	4b04      	ldr	r3, [pc, #16]	(104f14 <.text+0x4f14>)
  104f04:	4904      	ldr	r1, [pc, #16]	(104f18 <.text+0x4f18>)
  104f06:	6818      	ldr	r0, [r3, #0]
  104f08:	fba8f000 	bl	10565c <_fwalk>
  104f0c:	e7f1      	b	104ef2 <fflush+0x62>
  104f0e:	0000      	lsl	r0, r0, #0
  104f10:	0014      	lsl	r4, r2, #0
  104f12:	0020      	lsl	r0, r4, #0
  104f14:	8394      	strh	r4, [r2, #28]
  104f16:	0010      	lsl	r0, r2, #0
  104f18:	4e91      	ldr	r6, [pc, #580]	(105160 <_malloc_trim_r+0x7c>)
  104f1a:	0010      	lsl	r0, r2, #0
  104f1c:	4718      	bx	r3
  104f1e:	46c0      	nop			(mov r8, r8)

00104f20 <std>:
  104f20:	2300      	mov	r3, #0
  104f22:	6003      	str	r3, [r0, #0]
  104f24:	6043      	str	r3, [r0, #4]
  104f26:	6083      	str	r3, [r0, #8]
  104f28:	6103      	str	r3, [r0, #16]
  104f2a:	6143      	str	r3, [r0, #20]
  104f2c:	6183      	str	r3, [r0, #24]
  104f2e:	4b06      	ldr	r3, [pc, #24]	(104f48 <.text+0x4f48>)
  104f30:	6203      	str	r3, [r0, #32]
  104f32:	4b06      	ldr	r3, [pc, #24]	(104f4c <.text+0x4f4c>)
  104f34:	6243      	str	r3, [r0, #36]
  104f36:	4b06      	ldr	r3, [pc, #24]	(104f50 <.text+0x4f50>)
  104f38:	6283      	str	r3, [r0, #40]
  104f3a:	4b06      	ldr	r3, [pc, #24]	(104f54 <.text+0x4f54>)
  104f3c:	8181      	strh	r1, [r0, #12]
  104f3e:	81c2      	strh	r2, [r0, #14]
  104f40:	61c0      	str	r0, [r0, #28]
  104f42:	62c3      	str	r3, [r0, #44]
  104f44:	4770      	bx	lr
  104f46:	0000      	lsl	r0, r0, #0
  104f48:	6c9d      	ldr	r5, [r3, #72]
  104f4a:	0010      	lsl	r0, r2, #0
  104f4c:	6c55      	ldr	r5, [r2, #68]
  104f4e:	0010      	lsl	r0, r2, #0
  104f50:	6c15      	ldr	r5, [r2, #64]
  104f52:	0010      	lsl	r0, r2, #0
  104f54:	6bfd      	ldr	r5, [r7, #60]
  104f56:	0010      	lsl	r0, r2, #0

00104f58 <__sfp_lock_acquire>:
  104f58:	4770      	bx	lr
	...

00104f5c <__sfp_lock_release>:
  104f5c:	4770      	bx	lr
	...

00104f60 <__sinit_lock_acquire>:
  104f60:	4770      	bx	lr
	...

00104f64 <__sinit_lock_release>:
  104f64:	4770      	bx	lr
	...

00104f68 <__sinit>:
  104f68:	b510      	push	{r4, lr}
  104f6a:	6b82      	ldr	r2, [r0, #56]
  104f6c:	1c04      	mov	r4, r0		(add r4, r0, #0)
  104f6e:	2a00      	cmp	r2, #0
  104f70:	d122      	bne	104fb8 <__sinit+0x50>
  104f72:	4b13      	ldr	r3, [pc, #76]	(104fc0 <.text+0x4fc0>)
  104f74:	63c3      	str	r3, [r0, #60]
  104f76:	2301      	mov	r3, #1
  104f78:	6383      	str	r3, [r0, #56]
  104f7a:	23b8      	mov	r3, #184
  104f7c:	009b      	lsl	r3, r3, #2
  104f7e:	50c2      	str	r2, [r0, r3]
  104f80:	23b9      	mov	r3, #185
  104f82:	009b      	lsl	r3, r3, #2
  104f84:	2203      	mov	r2, #3
  104f86:	21bb      	mov	r1, #187
  104f88:	50c2      	str	r2, [r0, r3]
  104f8a:	0089      	lsl	r1, r1, #2
  104f8c:	23ba      	mov	r3, #186
  104f8e:	1842      	add	r2, r0, r1
  104f90:	009b      	lsl	r3, r3, #2
  104f92:	50c2      	str	r2, [r0, r3]
  104f94:	2104      	mov	r1, #4
  104f96:	6840      	ldr	r0, [r0, #4]
  104f98:	2200      	mov	r2, #0
  104f9a:	1c23      	mov	r3, r4		(add r3, r4, #0)
  104f9c:	ffc0f7ff 	bl	104f20 <std>
  104fa0:	68a0      	ldr	r0, [r4, #8]
  104fa2:	2109      	mov	r1, #9
  104fa4:	2201      	mov	r2, #1
  104fa6:	1c23      	mov	r3, r4		(add r3, r4, #0)
  104fa8:	ffbaf7ff 	bl	104f20 <std>
  104fac:	68e0      	ldr	r0, [r4, #12]
  104fae:	210a      	mov	r1, #10
  104fb0:	2202      	mov	r2, #2
  104fb2:	1c23      	mov	r3, r4		(add r3, r4, #0)
  104fb4:	ffb4f7ff 	bl	104f20 <std>
  104fb8:	bc10      	pop	{r4}
  104fba:	bc01      	pop	{r0}
  104fbc:	4700      	bx	r0
  104fbe:	0000      	lsl	r0, r0, #0
  104fc0:	4ffd      	ldr	r7, [pc, #1012]	(1053b8 <__sfvwrite+0x6c>)
  104fc2:	0010      	lsl	r0, r2, #0

00104fc4 <__fp_lock>:
  104fc4:	2000      	mov	r0, #0
  104fc6:	4770      	bx	lr

00104fc8 <__fp_unlock>:
  104fc8:	2000      	mov	r0, #0
  104fca:	4770      	bx	lr

00104fcc <__fp_unlock_all>:
  104fcc:	b500      	push	{lr}
  104fce:	4b03      	ldr	r3, [pc, #12]	(104fdc <.text+0x4fdc>)
  104fd0:	4903      	ldr	r1, [pc, #12]	(104fe0 <.text+0x4fe0>)
  104fd2:	6818      	ldr	r0, [r3, #0]
  104fd4:	fb42f000 	bl	10565c <_fwalk>
  104fd8:	bc01      	pop	{r0}
  104fda:	4700      	bx	r0
  104fdc:	0014      	lsl	r4, r2, #0
  104fde:	0020      	lsl	r0, r4, #0
  104fe0:	4fc9      	ldr	r7, [pc, #804]	(105308 <_free_r+0x184>)
  104fe2:	0010      	lsl	r0, r2, #0

00104fe4 <__fp_lock_all>:
  104fe4:	b500      	push	{lr}
  104fe6:	4b03      	ldr	r3, [pc, #12]	(104ff4 <.text+0x4ff4>)
  104fe8:	4903      	ldr	r1, [pc, #12]	(104ff8 <.text+0x4ff8>)
  104fea:	6818      	ldr	r0, [r3, #0]
  104fec:	fb36f000 	bl	10565c <_fwalk>
  104ff0:	bc01      	pop	{r0}
  104ff2:	4700      	bx	r0
  104ff4:	0014      	lsl	r4, r2, #0
  104ff6:	0020      	lsl	r0, r4, #0
  104ff8:	4fc5      	ldr	r7, [pc, #788]	(105310 <_free_r+0x18c>)
  104ffa:	0010      	lsl	r0, r2, #0

00104ffc <_cleanup_r>:
  104ffc:	b500      	push	{lr}
  104ffe:	4902      	ldr	r1, [pc, #8]	(105008 <.text+0x5008>)
  105000:	fb2cf000 	bl	10565c <_fwalk>
  105004:	bc01      	pop	{r0}
  105006:	4700      	bx	r0
  105008:	6dd9      	ldr	r1, [r3, #92]
  10500a:	0010      	lsl	r0, r2, #0

0010500c <_cleanup>:
  10500c:	b500      	push	{lr}
  10500e:	4b03      	ldr	r3, [pc, #12]	(10501c <.text+0x501c>)
  105010:	6818      	ldr	r0, [r3, #0]
  105012:	fff3f7ff 	bl	104ffc <_cleanup_r>
  105016:	bc01      	pop	{r0}
  105018:	4700      	bx	r0
  10501a:	0000      	lsl	r0, r0, #0
  10501c:	8394      	strh	r4, [r2, #28]
  10501e:	0010      	lsl	r0, r2, #0

00105020 <__sfmoreglue>:
  105020:	b570      	push	{r4, r5, r6, lr}
  105022:	235c      	mov	r3, #92
  105024:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  105026:	435e      	mul	r6, r3
  105028:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  10502a:	1c31      	mov	r1, r6		(add r1, r6, #0)
  10502c:	310c      	add	r1, #12
  10502e:	fc03f000 	bl	105838 <_malloc_r>
  105032:	2800      	cmp	r0, #0
  105034:	d00d      	beq	105052 <__sfmoreglue+0x32>
  105036:	1c04      	mov	r4, r0		(add r4, r0, #0)
  105038:	2300      	mov	r3, #0
  10503a:	300c      	add	r0, #12
  10503c:	6023      	str	r3, [r4, #0]
  10503e:	6065      	str	r5, [r4, #4]
  105040:	60a0      	str	r0, [r4, #8]
  105042:	2100      	mov	r1, #0
  105044:	1c32      	mov	r2, r6		(add r2, r6, #0)
  105046:	ff37f000 	bl	105eb8 <memset>
  10504a:	1c20      	mov	r0, r4		(add r0, r4, #0)
  10504c:	bc70      	pop	{r4, r5, r6}
  10504e:	bc02      	pop	{r1}
  105050:	4708      	bx	r1
  105052:	2400      	mov	r4, #0
  105054:	e7f9      	b	10504a <__sfmoreglue+0x2a>
	...

00105058 <__sfp>:
  105058:	b570      	push	{r4, r5, r6, lr}
  10505a:	4b21      	ldr	r3, [pc, #132]	(1050e0 <.text+0x50e0>)
  10505c:	681c      	ldr	r4, [r3, #0]
  10505e:	6ba3      	ldr	r3, [r4, #56]
  105060:	1c05      	mov	r5, r0		(add r5, r0, #0)
  105062:	2b00      	cmp	r3, #0
  105064:	d02c      	beq	1050c0 <__sfp+0x68>
  105066:	22b8      	mov	r2, #184
  105068:	0092      	lsl	r2, r2, #2
  10506a:	18a4      	add	r4, r4, r2
  10506c:	6863      	ldr	r3, [r4, #4]
  10506e:	68a0      	ldr	r0, [r4, #8]
  105070:	1e59      	sub	r1, r3, #1
  105072:	d40d      	bmi	105090 <__sfp+0x38>
  105074:	260c      	mov	r6, #12
  105076:	5f83      	ldrsh	r3, [r0, r6]
  105078:	2b00      	cmp	r3, #0
  10507a:	d00e      	beq	10509a <__sfp+0x42>
  10507c:	2200      	mov	r2, #0
  10507e:	e005      	b	10508c <__sfp+0x34>
  105080:	305c      	add	r0, #92
  105082:	260c      	mov	r6, #12
  105084:	5f83      	ldrsh	r3, [r0, r6]
  105086:	3201      	add	r2, #1
  105088:	2b00      	cmp	r3, #0
  10508a:	d006      	beq	10509a <__sfp+0x42>
  10508c:	428a      	cmp	r2, r1
  10508e:	d1f7      	bne	105080 <__sfp+0x28>
  105090:	6820      	ldr	r0, [r4, #0]
  105092:	2800      	cmp	r0, #0
  105094:	d018      	beq	1050c8 <__sfp+0x70>
  105096:	1c04      	mov	r4, r0		(add r4, r0, #0)
  105098:	e7e8      	b	10506c <__sfp+0x14>
  10509a:	2301      	mov	r3, #1
  10509c:	425b      	neg	r3, r3
  10509e:	81c3      	strh	r3, [r0, #14]
  1050a0:	2301      	mov	r3, #1
  1050a2:	8183      	strh	r3, [r0, #12]
  1050a4:	2300      	mov	r3, #0
  1050a6:	6003      	str	r3, [r0, #0]
  1050a8:	6083      	str	r3, [r0, #8]
  1050aa:	6043      	str	r3, [r0, #4]
  1050ac:	6103      	str	r3, [r0, #16]
  1050ae:	6143      	str	r3, [r0, #20]
  1050b0:	6183      	str	r3, [r0, #24]
  1050b2:	6303      	str	r3, [r0, #48]
  1050b4:	6343      	str	r3, [r0, #52]
  1050b6:	6443      	str	r3, [r0, #68]
  1050b8:	6483      	str	r3, [r0, #72]
  1050ba:	bc70      	pop	{r4, r5, r6}
  1050bc:	bc02      	pop	{r1}
  1050be:	4708      	bx	r1
  1050c0:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1050c2:	ff51f7ff 	bl	104f68 <__sinit>
  1050c6:	e7ce      	b	105066 <__sfp+0xe>
  1050c8:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1050ca:	2104      	mov	r1, #4
  1050cc:	ffa8f7ff 	bl	105020 <__sfmoreglue>
  1050d0:	6020      	str	r0, [r4, #0]
  1050d2:	2800      	cmp	r0, #0
  1050d4:	d1df      	bne	105096 <__sfp+0x3e>
  1050d6:	230c      	mov	r3, #12
  1050d8:	2000      	mov	r0, #0
  1050da:	602b      	str	r3, [r5, #0]
  1050dc:	e7ed      	b	1050ba <__sfp+0x62>
  1050de:	0000      	lsl	r0, r0, #0
  1050e0:	8394      	strh	r4, [r2, #28]
  1050e2:	0010      	lsl	r0, r2, #0

001050e4 <_malloc_trim_r>:
  1050e4:	b5f0      	push	{r4, r5, r6, r7, lr}
  1050e6:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  1050e8:	1c06      	mov	r6, r0		(add r6, r0, #0)
  1050ea:	ff17f000 	bl	105f1c <__malloc_lock>
  1050ee:	4f21      	ldr	r7, [pc, #132]	(105174 <.text+0x5174>)
  1050f0:	68bb      	ldr	r3, [r7, #8]
  1050f2:	685a      	ldr	r2, [r3, #4]
  1050f4:	2303      	mov	r3, #3
  1050f6:	1c15      	mov	r5, r2		(add r5, r2, #0)
  1050f8:	439d      	bic	r5, r3
  1050fa:	4b1f      	ldr	r3, [pc, #124]	(105178 <.text+0x5178>)
  1050fc:	1b2c      	sub	r4, r5, r4
  1050fe:	18e4      	add	r4, r4, r3
  105100:	0b24      	lsr	r4, r4, #12
  105102:	3c01      	sub	r4, #1
  105104:	0324      	lsl	r4, r4, #12
  105106:	3310      	add	r3, #16
  105108:	429c      	cmp	r4, r3
  10510a:	dd07      	ble	10511c <_malloc_trim_r+0x38>
  10510c:	1c30      	mov	r0, r6		(add r0, r6, #0)
  10510e:	2100      	mov	r1, #0
  105110:	ff78f002 	bl	108004 <___sbrk_r_from_thumb>
  105114:	68bb      	ldr	r3, [r7, #8]
  105116:	18eb      	add	r3, r5, r3
  105118:	4298      	cmp	r0, r3
  10511a:	d006      	beq	10512a <_malloc_trim_r+0x46>
  10511c:	1c30      	mov	r0, r6		(add r0, r6, #0)
  10511e:	fefff000 	bl	105f20 <__malloc_unlock>
  105122:	2000      	mov	r0, #0
  105124:	bcf0      	pop	{r4, r5, r6, r7}
  105126:	bc02      	pop	{r1}
  105128:	4708      	bx	r1
  10512a:	4261      	neg	r1, r4
  10512c:	1c30      	mov	r0, r6		(add r0, r6, #0)
  10512e:	ff69f002 	bl	108004 <___sbrk_r_from_thumb>
  105132:	3001      	add	r0, #1
  105134:	d00d      	beq	105152 <_malloc_trim_r+0x6e>
  105136:	2201      	mov	r2, #1
  105138:	1b2b      	sub	r3, r5, r4
  10513a:	4313      	orr	r3, r2
  10513c:	68b9      	ldr	r1, [r7, #8]
  10513e:	4a0f      	ldr	r2, [pc, #60]	(10517c <.text+0x517c>)
  105140:	604b      	str	r3, [r1, #4]
  105142:	6813      	ldr	r3, [r2, #0]
  105144:	1b1b      	sub	r3, r3, r4
  105146:	1c30      	mov	r0, r6		(add r0, r6, #0)
  105148:	6013      	str	r3, [r2, #0]
  10514a:	fee9f000 	bl	105f20 <__malloc_unlock>
  10514e:	2001      	mov	r0, #1
  105150:	e7e8      	b	105124 <_malloc_trim_r+0x40>
  105152:	2100      	mov	r1, #0
  105154:	1c30      	mov	r0, r6		(add r0, r6, #0)
  105156:	ff55f002 	bl	108004 <___sbrk_r_from_thumb>
  10515a:	68bc      	ldr	r4, [r7, #8]
  10515c:	1b01      	sub	r1, r0, r4
  10515e:	290f      	cmp	r1, #15
  105160:	dddc      	ble	10511c <_malloc_trim_r+0x38>
  105162:	4b07      	ldr	r3, [pc, #28]	(105180 <.text+0x5180>)
  105164:	681b      	ldr	r3, [r3, #0]
  105166:	4a05      	ldr	r2, [pc, #20]	(10517c <.text+0x517c>)
  105168:	1ac3      	sub	r3, r0, r3
  10516a:	6013      	str	r3, [r2, #0]
  10516c:	2301      	mov	r3, #1
  10516e:	430b      	orr	r3, r1
  105170:	6063      	str	r3, [r4, #4]
  105172:	e7d3      	b	10511c <_malloc_trim_r+0x38>
  105174:	0428      	lsl	r0, r5, #16
  105176:	0020      	lsl	r0, r4, #0
  105178:	0fef      	lsr	r7, r5, #31
  10517a:	0000      	lsl	r0, r0, #0
  10517c:	0858      	lsr	r0, r3, #1
  10517e:	0020      	lsl	r0, r4, #0
  105180:	0834      	lsr	r4, r6, #0
  105182:	0020      	lsl	r0, r4, #0

00105184 <_free_r>:
  105184:	b5f0      	push	{r4, r5, r6, r7, lr}
  105186:	4657      	mov	r7, sl
  105188:	4646      	mov	r6, r8
  10518a:	b4c0      	push	{r6, r7}
  10518c:	4680      	mov	r8, r0
  10518e:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  105190:	2900      	cmp	r1, #0
  105192:	d031      	beq	1051f8 <_free_r+0x74>
  105194:	1c25      	mov	r5, r4		(add r5, r4, #0)
  105196:	3d08      	sub	r5, #8
  105198:	fec0f000 	bl	105f1c <__malloc_lock>
  10519c:	686c      	ldr	r4, [r5, #4]
  10519e:	2701      	mov	r7, #1
  1051a0:	1c21      	mov	r1, r4		(add r1, r4, #0)
  1051a2:	43b9      	bic	r1, r7
  1051a4:	1868      	add	r0, r5, r1
  1051a6:	6843      	ldr	r3, [r0, #4]
  1051a8:	2203      	mov	r2, #3
  1051aa:	1c1e      	mov	r6, r3		(add r6, r3, #0)
  1051ac:	4396      	bic	r6, r2
  1051ae:	4a62      	ldr	r2, [pc, #392]	(105338 <.text+0x5338>)
  1051b0:	6893      	ldr	r3, [r2, #8]
  1051b2:	4694      	mov	ip, r2
  1051b4:	4692      	mov	sl, r2
  1051b6:	4298      	cmp	r0, r3
  1051b8:	d066      	beq	105288 <_free_r+0x104>
  1051ba:	6046      	str	r6, [r0, #4]
  1051bc:	423c      	tst	r4, r7
  1051be:	d10b      	bne	1051d8 <_free_r+0x54>
  1051c0:	682b      	ldr	r3, [r5, #0]
  1051c2:	1aed      	sub	r5, r5, r3
  1051c4:	18c9      	add	r1, r1, r3
  1051c6:	68aa      	ldr	r2, [r5, #8]
  1051c8:	4663      	mov	r3, ip
  1051ca:	3308      	add	r3, #8
  1051cc:	429a      	cmp	r2, r3
  1051ce:	d100      	bne	1051d2 <_free_r+0x4e>
  1051d0:	e07b      	b	1052ca <_free_r+0x146>
  1051d2:	68eb      	ldr	r3, [r5, #12]
  1051d4:	60d3      	str	r3, [r2, #12]
  1051d6:	609a      	str	r2, [r3, #8]
  1051d8:	2400      	mov	r4, #0
  1051da:	1983      	add	r3, r0, r6
  1051dc:	685b      	ldr	r3, [r3, #4]
  1051de:	2701      	mov	r7, #1
  1051e0:	423b      	tst	r3, r7
  1051e2:	d00f      	beq	105204 <_free_r+0x80>
  1051e4:	2001      	mov	r0, #1
  1051e6:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  1051e8:	4303      	orr	r3, r0
  1051ea:	606b      	str	r3, [r5, #4]
  1051ec:	5149      	str	r1, [r1, r5]
  1051ee:	2c00      	cmp	r4, #0
  1051f0:	d01a      	beq	105228 <_free_r+0xa4>
  1051f2:	4640      	mov	r0, r8
  1051f4:	fe94f000 	bl	105f20 <__malloc_unlock>
  1051f8:	bc0c      	pop	{r2, r3}
  1051fa:	4690      	mov	r8, r2
  1051fc:	469a      	mov	sl, r3
  1051fe:	bcf0      	pop	{r4, r5, r6, r7}
  105200:	bc01      	pop	{r0}
  105202:	4700      	bx	r0
  105204:	1989      	add	r1, r1, r6
  105206:	2c00      	cmp	r4, #0
  105208:	d129      	bne	10525e <_free_r+0xda>
  10520a:	4653      	mov	r3, sl
  10520c:	6882      	ldr	r2, [r0, #8]
  10520e:	3308      	add	r3, #8
  105210:	429a      	cmp	r2, r3
  105212:	d062      	beq	1052da <_free_r+0x156>
  105214:	68c3      	ldr	r3, [r0, #12]
  105216:	2001      	mov	r0, #1
  105218:	60d3      	str	r3, [r2, #12]
  10521a:	609a      	str	r2, [r3, #8]
  10521c:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  10521e:	4303      	orr	r3, r0
  105220:	606b      	str	r3, [r5, #4]
  105222:	5149      	str	r1, [r1, r5]
  105224:	2c00      	cmp	r4, #0
  105226:	d1e4      	bne	1051f2 <_free_r+0x6e>
  105228:	4b44      	ldr	r3, [pc, #272]	(10533c <.text+0x533c>)
  10522a:	4299      	cmp	r1, r3
  10522c:	d919      	bls	105262 <_free_r+0xde>
  10522e:	0a4a      	lsr	r2, r1, #9
  105230:	2a00      	cmp	r2, #0
  105232:	d142      	bne	1052ba <_free_r+0x136>
  105234:	08cb      	lsr	r3, r1, #3
  105236:	00da      	lsl	r2, r3, #3
  105238:	4650      	mov	r0, sl
  10523a:	1814      	add	r4, r2, r0
  10523c:	68a0      	ldr	r0, [r4, #8]
  10523e:	4284      	cmp	r4, r0
  105240:	d054      	beq	1052ec <_free_r+0x168>
  105242:	6843      	ldr	r3, [r0, #4]
  105244:	2203      	mov	r2, #3
  105246:	4393      	bic	r3, r2
  105248:	4299      	cmp	r1, r3
  10524a:	d202      	bcs	105252 <_free_r+0xce>
  10524c:	6880      	ldr	r0, [r0, #8]
  10524e:	4284      	cmp	r4, r0
  105250:	d1f7      	bne	105242 <_free_r+0xbe>
  105252:	68c4      	ldr	r4, [r0, #12]
  105254:	60ec      	str	r4, [r5, #12]
  105256:	60a8      	str	r0, [r5, #8]
  105258:	60c5      	str	r5, [r0, #12]
  10525a:	60a5      	str	r5, [r4, #8]
  10525c:	e7c9      	b	1051f2 <_free_r+0x6e>
  10525e:	6882      	ldr	r2, [r0, #8]
  105260:	e7d8      	b	105214 <_free_r+0x90>
  105262:	08c9      	lsr	r1, r1, #3
  105264:	1c0a      	mov	r2, r1		(add r2, r1, #0)
  105266:	2900      	cmp	r1, #0
  105268:	db35      	blt	1052d6 <_free_r+0x152>
  10526a:	1092      	asr	r2, r2, #2
  10526c:	4090      	lsl	r0, r2
  10526e:	1c02      	mov	r2, r0		(add r2, r0, #0)
  105270:	4660      	mov	r0, ip
  105272:	6843      	ldr	r3, [r0, #4]
  105274:	4313      	orr	r3, r2
  105276:	6043      	str	r3, [r0, #4]
  105278:	00cb      	lsl	r3, r1, #3
  10527a:	4453      	add	r3, sl
  10527c:	689a      	ldr	r2, [r3, #8]
  10527e:	60eb      	str	r3, [r5, #12]
  105280:	60aa      	str	r2, [r5, #8]
  105282:	60d5      	str	r5, [r2, #12]
  105284:	609d      	str	r5, [r3, #8]
  105286:	e7b4      	b	1051f2 <_free_r+0x6e>
  105288:	1989      	add	r1, r1, r6
  10528a:	423c      	tst	r4, r7
  10528c:	d106      	bne	10529c <_free_r+0x118>
  10528e:	682b      	ldr	r3, [r5, #0]
  105290:	1aed      	sub	r5, r5, r3
  105292:	68ea      	ldr	r2, [r5, #12]
  105294:	18c9      	add	r1, r1, r3
  105296:	68ab      	ldr	r3, [r5, #8]
  105298:	60da      	str	r2, [r3, #12]
  10529a:	6093      	str	r3, [r2, #8]
  10529c:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  10529e:	433b      	orr	r3, r7
  1052a0:	606b      	str	r3, [r5, #4]
  1052a2:	4663      	mov	r3, ip
  1052a4:	609d      	str	r5, [r3, #8]
  1052a6:	4b26      	ldr	r3, [pc, #152]	(105340 <.text+0x5340>)
  1052a8:	681b      	ldr	r3, [r3, #0]
  1052aa:	4299      	cmp	r1, r3
  1052ac:	d3a1      	bcc	1051f2 <_free_r+0x6e>
  1052ae:	4b25      	ldr	r3, [pc, #148]	(105344 <.text+0x5344>)
  1052b0:	4640      	mov	r0, r8
  1052b2:	6819      	ldr	r1, [r3, #0]
  1052b4:	ff16f7ff 	bl	1050e4 <_malloc_trim_r>
  1052b8:	e79b      	b	1051f2 <_free_r+0x6e>
  1052ba:	2a04      	cmp	r2, #4
  1052bc:	d907      	bls	1052ce <_free_r+0x14a>
  1052be:	2a14      	cmp	r2, #20
  1052c0:	d81e      	bhi	105300 <_free_r+0x17c>
  1052c2:	1c13      	mov	r3, r2		(add r3, r2, #0)
  1052c4:	335b      	add	r3, #91
  1052c6:	00da      	lsl	r2, r3, #3
  1052c8:	e7b6      	b	105238 <_free_r+0xb4>
  1052ca:	2401      	mov	r4, #1
  1052cc:	e785      	b	1051da <_free_r+0x56>
  1052ce:	098b      	lsr	r3, r1, #6
  1052d0:	3338      	add	r3, #56
  1052d2:	00da      	lsl	r2, r3, #3
  1052d4:	e7b0      	b	105238 <_free_r+0xb4>
  1052d6:	1cca      	add	r2, r1, #3
  1052d8:	e7c7      	b	10526a <_free_r+0xe6>
  1052da:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  1052dc:	433b      	orr	r3, r7
  1052de:	60d5      	str	r5, [r2, #12]
  1052e0:	6095      	str	r5, [r2, #8]
  1052e2:	60ea      	str	r2, [r5, #12]
  1052e4:	60aa      	str	r2, [r5, #8]
  1052e6:	606b      	str	r3, [r5, #4]
  1052e8:	5149      	str	r1, [r1, r5]
  1052ea:	e782      	b	1051f2 <_free_r+0x6e>
  1052ec:	2b00      	cmp	r3, #0
  1052ee:	db15      	blt	10531c <_free_r+0x198>
  1052f0:	109b      	asr	r3, r3, #2
  1052f2:	4661      	mov	r1, ip
  1052f4:	2201      	mov	r2, #1
  1052f6:	409a      	lsl	r2, r3
  1052f8:	684b      	ldr	r3, [r1, #4]
  1052fa:	4313      	orr	r3, r2
  1052fc:	604b      	str	r3, [r1, #4]
  1052fe:	e7a9      	b	105254 <_free_r+0xd0>
  105300:	2a54      	cmp	r2, #84
  105302:	d803      	bhi	10530c <_free_r+0x188>
  105304:	0b0b      	lsr	r3, r1, #12
  105306:	336e      	add	r3, #110
  105308:	00da      	lsl	r2, r3, #3
  10530a:	e795      	b	105238 <_free_r+0xb4>
  10530c:	23aa      	mov	r3, #170
  10530e:	005b      	lsl	r3, r3, #1
  105310:	429a      	cmp	r2, r3
  105312:	d805      	bhi	105320 <_free_r+0x19c>
  105314:	0bcb      	lsr	r3, r1, #15
  105316:	3377      	add	r3, #119
  105318:	00da      	lsl	r2, r3, #3
  10531a:	e78d      	b	105238 <_free_r+0xb4>
  10531c:	3303      	add	r3, #3
  10531e:	e7e7      	b	1052f0 <_free_r+0x16c>
  105320:	4b09      	ldr	r3, [pc, #36]	(105348 <.text+0x5348>)
  105322:	429a      	cmp	r2, r3
  105324:	d903      	bls	10532e <_free_r+0x1aa>
  105326:	22fc      	mov	r2, #252
  105328:	237e      	mov	r3, #126
  10532a:	0092      	lsl	r2, r2, #2
  10532c:	e784      	b	105238 <_free_r+0xb4>
  10532e:	0c8b      	lsr	r3, r1, #18
  105330:	337c      	add	r3, #124
  105332:	00da      	lsl	r2, r3, #3
  105334:	e780      	b	105238 <_free_r+0xb4>
  105336:	0000      	lsl	r0, r0, #0
  105338:	0428      	lsl	r0, r5, #16
  10533a:	0020      	lsl	r0, r4, #0
  10533c:	01ff      	lsl	r7, r7, #7
  10533e:	0000      	lsl	r0, r0, #0
  105340:	0830      	lsr	r0, r6, #0
  105342:	0020      	lsl	r0, r4, #0
  105344:	084c      	lsr	r4, r1, #1
  105346:	0020      	lsl	r0, r4, #0
  105348:	0554      	lsl	r4, r2, #21
	...

0010534c <__sfvwrite>:
  10534c:	b5f0      	push	{r4, r5, r6, r7, lr}
  10534e:	465f      	mov	r7, fp
  105350:	4656      	mov	r6, sl
  105352:	464d      	mov	r5, r9
  105354:	4644      	mov	r4, r8
  105356:	b4f0      	push	{r4, r5, r6, r7}
  105358:	688b      	ldr	r3, [r1, #8]
  10535a:	b082      	sub	sp, #8
  10535c:	1c06      	mov	r6, r0		(add r6, r0, #0)
  10535e:	4689      	mov	r9, r1
  105360:	2b00      	cmp	r3, #0
  105362:	d02d      	beq	1053c0 <__sfvwrite+0x74>
  105364:	8981      	ldrh	r1, [r0, #12]
  105366:	070a      	lsl	r2, r1, #28
  105368:	d400      	bmi	10536c <__sfvwrite+0x20>
  10536a:	e12e      	b	1055ca <__sfvwrite+0x27e>
  10536c:	6903      	ldr	r3, [r0, #16]
  10536e:	2b00      	cmp	r3, #0
  105370:	d100      	bne	105374 <__sfvwrite+0x28>
  105372:	e12a      	b	1055ca <__sfvwrite+0x27e>
  105374:	464b      	mov	r3, r9
  105376:	681b      	ldr	r3, [r3, #0]
  105378:	469a      	mov	sl, r3
  10537a:	078a      	lsl	r2, r1, #30
  10537c:	d52a      	bpl	1053d4 <__sfvwrite+0x88>
  10537e:	2400      	mov	r4, #0
  105380:	2500      	mov	r5, #0
  105382:	2c00      	cmp	r4, #0
  105384:	d016      	beq	1053b4 <__sfvwrite+0x68>
  105386:	2380      	mov	r3, #128
  105388:	00db      	lsl	r3, r3, #3
  10538a:	69f0      	ldr	r0, [r6, #28]
  10538c:	1c22      	mov	r2, r4		(add r2, r4, #0)
  10538e:	429c      	cmp	r4, r3
  105390:	d900      	bls	105394 <__sfvwrite+0x48>
  105392:	1c1a      	mov	r2, r3		(add r2, r3, #0)
  105394:	6a73      	ldr	r3, [r6, #36]
  105396:	1c29      	mov	r1, r5		(add r1, r5, #0)
  105398:	f922f000 	bl	1055e0 <.text+0x55e0>
  10539c:	2800      	cmp	r0, #0
  10539e:	dd5b      	ble	105458 <__sfvwrite+0x10c>
  1053a0:	464a      	mov	r2, r9
  1053a2:	6893      	ldr	r3, [r2, #8]
  1053a4:	1a1b      	sub	r3, r3, r0
  1053a6:	6093      	str	r3, [r2, #8]
  1053a8:	2b00      	cmp	r3, #0
  1053aa:	d009      	beq	1053c0 <__sfvwrite+0x74>
  1053ac:	1a24      	sub	r4, r4, r0
  1053ae:	182d      	add	r5, r5, r0
  1053b0:	2c00      	cmp	r4, #0
  1053b2:	d1e8      	bne	105386 <__sfvwrite+0x3a>
  1053b4:	4653      	mov	r3, sl
  1053b6:	2208      	mov	r2, #8
  1053b8:	681d      	ldr	r5, [r3, #0]
  1053ba:	685c      	ldr	r4, [r3, #4]
  1053bc:	4492      	add	sl, r2
  1053be:	e7e0      	b	105382 <__sfvwrite+0x36>
  1053c0:	2000      	mov	r0, #0
  1053c2:	b002      	add	sp, #8
  1053c4:	bc3c      	pop	{r2, r3, r4, r5}
  1053c6:	4690      	mov	r8, r2
  1053c8:	4699      	mov	r9, r3
  1053ca:	46a2      	mov	sl, r4
  1053cc:	46ab      	mov	fp, r5
  1053ce:	bcf0      	pop	{r4, r5, r6, r7}
  1053d0:	bc02      	pop	{r1}
  1053d2:	4708      	bx	r1
  1053d4:	07cb      	lsl	r3, r1, #31
  1053d6:	d546      	bpl	105466 <__sfvwrite+0x11a>
  1053d8:	2700      	mov	r7, #0
  1053da:	9701      	str	r7, [sp, #4]
  1053dc:	46bb      	mov	fp, r7
  1053de:	46b8      	mov	r8, r7
  1053e0:	2f00      	cmp	r7, #0
  1053e2:	d02a      	beq	10543a <__sfvwrite+0xee>
  1053e4:	9b01      	ldr	r3, [sp, #4]
  1053e6:	2b00      	cmp	r3, #0
  1053e8:	d100      	bne	1053ec <__sfvwrite+0xa0>
  1053ea:	e09d      	b	105528 <__sfvwrite+0x1dc>
  1053ec:	1c3d      	mov	r5, r7		(add r5, r7, #0)
  1053ee:	4547      	cmp	r7, r8
  1053f0:	d900      	bls	1053f4 <__sfvwrite+0xa8>
  1053f2:	4645      	mov	r5, r8
  1053f4:	6830      	ldr	r0, [r6, #0]
  1053f6:	6933      	ldr	r3, [r6, #16]
  1053f8:	68b1      	ldr	r1, [r6, #8]
  1053fa:	6972      	ldr	r2, [r6, #20]
  1053fc:	4298      	cmp	r0, r3
  1053fe:	d903      	bls	105408 <__sfvwrite+0xbc>
  105400:	188c      	add	r4, r1, r2
  105402:	42a5      	cmp	r5, r4
  105404:	dd00      	ble	105408 <__sfvwrite+0xbc>
  105406:	e0ab      	b	105560 <__sfvwrite+0x214>
  105408:	4295      	cmp	r5, r2
  10540a:	db75      	blt	1054f8 <__sfvwrite+0x1ac>
  10540c:	69f0      	ldr	r0, [r6, #28]
  10540e:	6a73      	ldr	r3, [r6, #36]
  105410:	4659      	mov	r1, fp
  105412:	f8e5f000 	bl	1055e0 <.text+0x55e0>
  105416:	1c04      	mov	r4, r0		(add r4, r0, #0)
  105418:	2800      	cmp	r0, #0
  10541a:	dd1d      	ble	105458 <__sfvwrite+0x10c>
  10541c:	4642      	mov	r2, r8
  10541e:	1b12      	sub	r2, r2, r4
  105420:	4690      	mov	r8, r2
  105422:	2a00      	cmp	r2, #0
  105424:	d078      	beq	105518 <__sfvwrite+0x1cc>
  105426:	464a      	mov	r2, r9
  105428:	6893      	ldr	r3, [r2, #8]
  10542a:	1b1b      	sub	r3, r3, r4
  10542c:	6093      	str	r3, [r2, #8]
  10542e:	2b00      	cmp	r3, #0
  105430:	d0c6      	beq	1053c0 <__sfvwrite+0x74>
  105432:	1b3f      	sub	r7, r7, r4
  105434:	44a3      	add	fp, r4
  105436:	2f00      	cmp	r7, #0
  105438:	d1d4      	bne	1053e4 <__sfvwrite+0x98>
  10543a:	4653      	mov	r3, sl
  10543c:	681b      	ldr	r3, [r3, #0]
  10543e:	4652      	mov	r2, sl
  105440:	469b      	mov	fp, r3
  105442:	6857      	ldr	r7, [r2, #4]
  105444:	2308      	mov	r3, #8
  105446:	2200      	mov	r2, #0
  105448:	449a      	add	sl, r3
  10544a:	9201      	str	r2, [sp, #4]
  10544c:	e7c8      	b	1053e0 <__sfvwrite+0x94>
  10544e:	9a00      	ldr	r2, [sp, #0]
  105450:	6931      	ldr	r1, [r6, #16]
  105452:	6810      	ldr	r0, [r2, #0]
  105454:	fe96f7ff 	bl	105184 <_free_r>
  105458:	89b3      	ldrh	r3, [r6, #12]
  10545a:	2240      	mov	r2, #64
  10545c:	4313      	orr	r3, r2
  10545e:	81b3      	strh	r3, [r6, #12]
  105460:	2001      	mov	r0, #1
  105462:	4240      	neg	r0, r0
  105464:	e7ad      	b	1053c2 <__sfvwrite+0x76>
  105466:	4b5d      	ldr	r3, [pc, #372]	(1055dc <.text+0x55dc>)
  105468:	2700      	mov	r7, #0
  10546a:	9300      	str	r3, [sp, #0]
  10546c:	46bb      	mov	fp, r7
  10546e:	2f00      	cmp	r7, #0
  105470:	d025      	beq	1054be <__sfvwrite+0x172>
  105472:	68b4      	ldr	r4, [r6, #8]
  105474:	058b      	lsl	r3, r1, #22
  105476:	d52a      	bpl	1054ce <__sfvwrite+0x182>
  105478:	1c22      	mov	r2, r4		(add r2, r4, #0)
  10547a:	42a7      	cmp	r7, r4
  10547c:	d902      	bls	105484 <__sfvwrite+0x138>
  10547e:	060b      	lsl	r3, r1, #24
  105480:	d500      	bpl	105484 <__sfvwrite+0x138>
  105482:	e089      	b	105598 <__sfvwrite+0x24c>
  105484:	4297      	cmp	r7, r2
  105486:	d201      	bcs	10548c <__sfvwrite+0x140>
  105488:	1c3a      	mov	r2, r7		(add r2, r7, #0)
  10548a:	1c3c      	mov	r4, r7		(add r4, r7, #0)
  10548c:	6830      	ldr	r0, [r6, #0]
  10548e:	4659      	mov	r1, fp
  105490:	fcccf000 	bl	105e2c <memmove>
  105494:	68b3      	ldr	r3, [r6, #8]
  105496:	1b1b      	sub	r3, r3, r4
  105498:	60b3      	str	r3, [r6, #8]
  10549a:	6833      	ldr	r3, [r6, #0]
  10549c:	191b      	add	r3, r3, r4
  10549e:	6033      	str	r3, [r6, #0]
  1054a0:	1c3d      	mov	r5, r7		(add r5, r7, #0)
  1054a2:	46b8      	mov	r8, r7
  1054a4:	1c3c      	mov	r4, r7		(add r4, r7, #0)
  1054a6:	464a      	mov	r2, r9
  1054a8:	6893      	ldr	r3, [r2, #8]
  1054aa:	1b1b      	sub	r3, r3, r4
  1054ac:	6093      	str	r3, [r2, #8]
  1054ae:	2b00      	cmp	r3, #0
  1054b0:	d100      	bne	1054b4 <__sfvwrite+0x168>
  1054b2:	e785      	b	1053c0 <__sfvwrite+0x74>
  1054b4:	1b7f      	sub	r7, r7, r5
  1054b6:	44c3      	add	fp, r8
  1054b8:	89b1      	ldrh	r1, [r6, #12]
  1054ba:	2f00      	cmp	r7, #0
  1054bc:	d1d9      	bne	105472 <__sfvwrite+0x126>
  1054be:	4652      	mov	r2, sl
  1054c0:	6812      	ldr	r2, [r2, #0]
  1054c2:	4653      	mov	r3, sl
  1054c4:	4693      	mov	fp, r2
  1054c6:	685f      	ldr	r7, [r3, #4]
  1054c8:	2208      	mov	r2, #8
  1054ca:	4492      	add	sl, r2
  1054cc:	e7cf      	b	10546e <__sfvwrite+0x122>
  1054ce:	6830      	ldr	r0, [r6, #0]
  1054d0:	6933      	ldr	r3, [r6, #16]
  1054d2:	4298      	cmp	r0, r3
  1054d4:	d902      	bls	1054dc <__sfvwrite+0x190>
  1054d6:	1c25      	mov	r5, r4		(add r5, r4, #0)
  1054d8:	42af      	cmp	r7, r5
  1054da:	d84f      	bhi	10557c <__sfvwrite+0x230>
  1054dc:	6972      	ldr	r2, [r6, #20]
  1054de:	4297      	cmp	r7, r2
  1054e0:	d330      	bcc	105544 <__sfvwrite+0x1f8>
  1054e2:	69f0      	ldr	r0, [r6, #28]
  1054e4:	6a73      	ldr	r3, [r6, #36]
  1054e6:	4659      	mov	r1, fp
  1054e8:	f87af000 	bl	1055e0 <.text+0x55e0>
  1054ec:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1054ee:	2800      	cmp	r0, #0
  1054f0:	ddb2      	ble	105458 <__sfvwrite+0x10c>
  1054f2:	1c05      	mov	r5, r0		(add r5, r0, #0)
  1054f4:	4680      	mov	r8, r0
  1054f6:	e7d6      	b	1054a6 <__sfvwrite+0x15a>
  1054f8:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  1054fa:	4659      	mov	r1, fp
  1054fc:	fc96f000 	bl	105e2c <memmove>
  105500:	68b3      	ldr	r3, [r6, #8]
  105502:	1b5b      	sub	r3, r3, r5
  105504:	60b3      	str	r3, [r6, #8]
  105506:	6833      	ldr	r3, [r6, #0]
  105508:	4642      	mov	r2, r8
  10550a:	1c2c      	mov	r4, r5		(add r4, r5, #0)
  10550c:	195b      	add	r3, r3, r5
  10550e:	1b12      	sub	r2, r2, r4
  105510:	6033      	str	r3, [r6, #0]
  105512:	4690      	mov	r8, r2
  105514:	2a00      	cmp	r2, #0
  105516:	d186      	bne	105426 <__sfvwrite+0xda>
  105518:	1c30      	mov	r0, r6		(add r0, r6, #0)
  10551a:	fcb9f7ff 	bl	104e90 <fflush>
  10551e:	2800      	cmp	r0, #0
  105520:	d19a      	bne	105458 <__sfvwrite+0x10c>
  105522:	2300      	mov	r3, #0
  105524:	9301      	str	r3, [sp, #4]
  105526:	e77e      	b	105426 <__sfvwrite+0xda>
  105528:	4658      	mov	r0, fp
  10552a:	210a      	mov	r1, #10
  10552c:	1c3a      	mov	r2, r7		(add r2, r7, #0)
  10552e:	fc1ff000 	bl	105d70 <memchr>
  105532:	2800      	cmp	r0, #0
  105534:	d044      	beq	1055c0 <__sfvwrite+0x274>
  105536:	465a      	mov	r2, fp
  105538:	1a83      	sub	r3, r0, r2
  10553a:	3301      	add	r3, #1
  10553c:	4698      	mov	r8, r3
  10553e:	2301      	mov	r3, #1
  105540:	9301      	str	r3, [sp, #4]
  105542:	e753      	b	1053ec <__sfvwrite+0xa0>
  105544:	4659      	mov	r1, fp
  105546:	1c3a      	mov	r2, r7		(add r2, r7, #0)
  105548:	fc70f000 	bl	105e2c <memmove>
  10554c:	68b3      	ldr	r3, [r6, #8]
  10554e:	1bdb      	sub	r3, r3, r7
  105550:	60b3      	str	r3, [r6, #8]
  105552:	6833      	ldr	r3, [r6, #0]
  105554:	1c3c      	mov	r4, r7		(add r4, r7, #0)
  105556:	19db      	add	r3, r3, r7
  105558:	1c3d      	mov	r5, r7		(add r5, r7, #0)
  10555a:	46b8      	mov	r8, r7
  10555c:	6033      	str	r3, [r6, #0]
  10555e:	e7a2      	b	1054a6 <__sfvwrite+0x15a>
  105560:	4659      	mov	r1, fp
  105562:	1c22      	mov	r2, r4		(add r2, r4, #0)
  105564:	fc62f000 	bl	105e2c <memmove>
  105568:	6833      	ldr	r3, [r6, #0]
  10556a:	191b      	add	r3, r3, r4
  10556c:	6033      	str	r3, [r6, #0]
  10556e:	1c30      	mov	r0, r6		(add r0, r6, #0)
  105570:	fc8ef7ff 	bl	104e90 <fflush>
  105574:	2800      	cmp	r0, #0
  105576:	d100      	bne	10557a <__sfvwrite+0x22e>
  105578:	e750      	b	10541c <__sfvwrite+0xd0>
  10557a:	e76d      	b	105458 <__sfvwrite+0x10c>
  10557c:	4659      	mov	r1, fp
  10557e:	1c22      	mov	r2, r4		(add r2, r4, #0)
  105580:	fc54f000 	bl	105e2c <memmove>
  105584:	6833      	ldr	r3, [r6, #0]
  105586:	191b      	add	r3, r3, r4
  105588:	6033      	str	r3, [r6, #0]
  10558a:	1c30      	mov	r0, r6		(add r0, r6, #0)
  10558c:	46a0      	mov	r8, r4
  10558e:	fc7ff7ff 	bl	104e90 <fflush>
  105592:	2800      	cmp	r0, #0
  105594:	d087      	beq	1054a6 <__sfvwrite+0x15a>
  105596:	e75f      	b	105458 <__sfvwrite+0x10c>
  105598:	6931      	ldr	r1, [r6, #16]
  10559a:	6833      	ldr	r3, [r6, #0]
  10559c:	9a00      	ldr	r2, [sp, #0]
  10559e:	1a5c      	sub	r4, r3, r1
  1055a0:	193d      	add	r5, r7, r4
  1055a2:	6810      	ldr	r0, [r2, #0]
  1055a4:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  1055a6:	f91df001 	bl	1067e4 <_realloc_r>
  1055aa:	2800      	cmp	r0, #0
  1055ac:	d100      	bne	1055b0 <__sfvwrite+0x264>
  1055ae:	e74e      	b	10544e <__sfvwrite+0x102>
  1055b0:	1903      	add	r3, r0, r4
  1055b2:	1c3a      	mov	r2, r7		(add r2, r7, #0)
  1055b4:	1c3c      	mov	r4, r7		(add r4, r7, #0)
  1055b6:	6130      	str	r0, [r6, #16]
  1055b8:	6033      	str	r3, [r6, #0]
  1055ba:	6175      	str	r5, [r6, #20]
  1055bc:	60b7      	str	r7, [r6, #8]
  1055be:	e761      	b	105484 <__sfvwrite+0x138>
  1055c0:	1c7a      	add	r2, r7, #1
  1055c2:	2301      	mov	r3, #1
  1055c4:	4690      	mov	r8, r2
  1055c6:	9301      	str	r3, [sp, #4]
  1055c8:	e710      	b	1053ec <__sfvwrite+0xa0>
  1055ca:	1c30      	mov	r0, r6		(add r0, r6, #0)
  1055cc:	fc7cf7fe 	bl	103ec8 <__swsetup>
  1055d0:	2800      	cmp	r0, #0
  1055d2:	d000      	beq	1055d6 <__sfvwrite+0x28a>
  1055d4:	e744      	b	105460 <__sfvwrite+0x114>
  1055d6:	89b1      	ldrh	r1, [r6, #12]
  1055d8:	e6cc      	b	105374 <__sfvwrite+0x28>
  1055da:	0000      	lsl	r0, r0, #0
  1055dc:	0014      	lsl	r4, r2, #0
  1055de:	0020      	lsl	r0, r4, #0
  1055e0:	4718      	bx	r3
  1055e2:	46c0      	nop			(mov r8, r8)

001055e4 <_fwalk_reent>:
  1055e4:	b5f0      	push	{r4, r5, r6, r7, lr}
  1055e6:	4657      	mov	r7, sl
  1055e8:	464e      	mov	r6, r9
  1055ea:	4645      	mov	r5, r8
  1055ec:	b4e0      	push	{r5, r6, r7}
  1055ee:	27b8      	mov	r7, #184
  1055f0:	4680      	mov	r8, r0
  1055f2:	00bf      	lsl	r7, r7, #2
  1055f4:	4447      	add	r7, r8
  1055f6:	468a      	mov	sl, r1
  1055f8:	fcaef7ff 	bl	104f58 <__sfp_lock_acquire>
  1055fc:	2f00      	cmp	r7, #0
  1055fe:	d02a      	beq	105656 <_fwalk_reent+0x72>
  105600:	2300      	mov	r3, #0
  105602:	4699      	mov	r9, r3
  105604:	687b      	ldr	r3, [r7, #4]
  105606:	68ba      	ldr	r2, [r7, #8]
  105608:	1e5e      	sub	r6, r3, #1
  10560a:	d417      	bmi	10563c <_fwalk_reent+0x58>
  10560c:	1c14      	mov	r4, r2		(add r4, r2, #0)
  10560e:	340c      	add	r4, #12
  105610:	2500      	mov	r5, #0
  105612:	e000      	b	105616 <_fwalk_reent+0x32>
  105614:	3501      	add	r5, #1
  105616:	2200      	mov	r2, #0
  105618:	5ea3      	ldrsh	r3, [r4, r2]
  10561a:	1c21      	mov	r1, r4		(add r1, r4, #0)
  10561c:	390c      	sub	r1, #12
  10561e:	2b00      	cmp	r3, #0
  105620:	d009      	beq	105636 <_fwalk_reent+0x52>
  105622:	2202      	mov	r2, #2
  105624:	5ea3      	ldrsh	r3, [r4, r2]
  105626:	3301      	add	r3, #1
  105628:	d005      	beq	105636 <_fwalk_reent+0x52>
  10562a:	4640      	mov	r0, r8
  10562c:	f850f000 	bl	1056d0 <_fwalk+0x74>
  105630:	464b      	mov	r3, r9
  105632:	4303      	orr	r3, r0
  105634:	4699      	mov	r9, r3
  105636:	345c      	add	r4, #92
  105638:	42ae      	cmp	r6, r5
  10563a:	d1eb      	bne	105614 <_fwalk_reent+0x30>
  10563c:	683f      	ldr	r7, [r7, #0]
  10563e:	2f00      	cmp	r7, #0
  105640:	d1e0      	bne	105604 <_fwalk_reent+0x20>
  105642:	fc8bf7ff 	bl	104f5c <__sfp_lock_release>
  105646:	4648      	mov	r0, r9
  105648:	bc1c      	pop	{r2, r3, r4}
  10564a:	4690      	mov	r8, r2
  10564c:	4699      	mov	r9, r3
  10564e:	46a2      	mov	sl, r4
  105650:	bcf0      	pop	{r4, r5, r6, r7}
  105652:	bc02      	pop	{r1}
  105654:	4708      	bx	r1
  105656:	2200      	mov	r2, #0
  105658:	4691      	mov	r9, r2
  10565a:	e7f2      	b	105642 <_fwalk_reent+0x5e>

0010565c <_fwalk>:
  10565c:	b5f0      	push	{r4, r5, r6, r7, lr}
  10565e:	4657      	mov	r7, sl
  105660:	4646      	mov	r6, r8
  105662:	b4c0      	push	{r6, r7}
  105664:	1c04      	mov	r4, r0		(add r4, r0, #0)
  105666:	4688      	mov	r8, r1
  105668:	fc76f7ff 	bl	104f58 <__sfp_lock_acquire>
  10566c:	22b8      	mov	r2, #184
  10566e:	0092      	lsl	r2, r2, #2
  105670:	18a7      	add	r7, r4, r2
  105672:	2f00      	cmp	r7, #0
  105674:	d028      	beq	1056c8 <_fwalk+0x6c>
  105676:	2200      	mov	r2, #0
  105678:	4692      	mov	sl, r2
  10567a:	687b      	ldr	r3, [r7, #4]
  10567c:	68ba      	ldr	r2, [r7, #8]
  10567e:	1e5e      	sub	r6, r3, #1
  105680:	d416      	bmi	1056b0 <_fwalk+0x54>
  105682:	1c14      	mov	r4, r2		(add r4, r2, #0)
  105684:	340c      	add	r4, #12
  105686:	2500      	mov	r5, #0
  105688:	e000      	b	10568c <_fwalk+0x30>
  10568a:	3501      	add	r5, #1
  10568c:	2200      	mov	r2, #0
  10568e:	5ea3      	ldrsh	r3, [r4, r2]
  105690:	1c20      	mov	r0, r4		(add r0, r4, #0)
  105692:	380c      	sub	r0, #12
  105694:	2b00      	cmp	r3, #0
  105696:	d008      	beq	1056aa <_fwalk+0x4e>
  105698:	2202      	mov	r2, #2
  10569a:	5ea3      	ldrsh	r3, [r4, r2]
  10569c:	3301      	add	r3, #1
  10569e:	d004      	beq	1056aa <_fwalk+0x4e>
  1056a0:	f815f000 	bl	1056ce <_fwalk+0x72>
  1056a4:	4653      	mov	r3, sl
  1056a6:	4303      	orr	r3, r0
  1056a8:	469a      	mov	sl, r3
  1056aa:	345c      	add	r4, #92
  1056ac:	42ae      	cmp	r6, r5
  1056ae:	d1ec      	bne	10568a <_fwalk+0x2e>
  1056b0:	683f      	ldr	r7, [r7, #0]
  1056b2:	2f00      	cmp	r7, #0
  1056b4:	d1e1      	bne	10567a <_fwalk+0x1e>
  1056b6:	fc51f7ff 	bl	104f5c <__sfp_lock_release>
  1056ba:	4650      	mov	r0, sl
  1056bc:	bc0c      	pop	{r2, r3}
  1056be:	4690      	mov	r8, r2
  1056c0:	469a      	mov	sl, r3
  1056c2:	bcf0      	pop	{r4, r5, r6, r7}
  1056c4:	bc02      	pop	{r1}
  1056c6:	4708      	bx	r1
  1056c8:	2300      	mov	r3, #0
  1056ca:	469a      	mov	sl, r3
  1056cc:	e7f3      	b	1056b6 <_fwalk+0x5a>
  1056ce:	4740      	bx	r8
  1056d0:	4750      	bx	sl
  1056d2:	46c0      	nop			(mov r8, r8)

001056d4 <__locale_charset>:
  1056d4:	4b01      	ldr	r3, [pc, #4]	(1056dc <.text+0x56dc>)
  1056d6:	6818      	ldr	r0, [r3, #0]
  1056d8:	4770      	bx	lr
  1056da:	0000      	lsl	r0, r0, #0
  1056dc:	83c8      	strh	r0, [r1, #30]
  1056de:	0010      	lsl	r0, r2, #0

001056e0 <_localeconv_r>:
  1056e0:	4800      	ldr	r0, [pc, #0]	(1056e4 <.text+0x56e4>)
  1056e2:	4770      	bx	lr
  1056e4:	8398      	strh	r0, [r3, #28]
  1056e6:	0010      	lsl	r0, r2, #0

001056e8 <localeconv>:
  1056e8:	b500      	push	{lr}
  1056ea:	4b03      	ldr	r3, [pc, #12]	(1056f8 <.text+0x56f8>)
  1056ec:	6818      	ldr	r0, [r3, #0]
  1056ee:	fff7f7ff 	bl	1056e0 <_localeconv_r>
  1056f2:	bc02      	pop	{r1}
  1056f4:	4708      	bx	r1
  1056f6:	0000      	lsl	r0, r0, #0
  1056f8:	0014      	lsl	r4, r2, #0
  1056fa:	0020      	lsl	r0, r4, #0

001056fc <_setlocale_r>:
  1056fc:	b5f0      	push	{r4, r5, r6, r7, lr}
  1056fe:	1c06      	mov	r6, r0		(add r6, r0, #0)
  105700:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  105702:	1c14      	mov	r4, r2		(add r4, r2, #0)
  105704:	2a00      	cmp	r2, #0
  105706:	d00c      	beq	105722 <_setlocale_r+0x26>
  105708:	4d0b      	ldr	r5, [pc, #44]	(105738 <.text+0x5738>)
  10570a:	1c10      	mov	r0, r2		(add r0, r2, #0)
  10570c:	1c29      	mov	r1, r5		(add r1, r5, #0)
  10570e:	fb1df7fc 	bl	101d4c <strcmp>
  105712:	2800      	cmp	r0, #0
  105714:	d107      	bne	105726 <_setlocale_r+0x2a>
  105716:	6337      	str	r7, [r6, #48]
  105718:	6374      	str	r4, [r6, #52]
  10571a:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10571c:	bcf0      	pop	{r4, r5, r6, r7}
  10571e:	bc02      	pop	{r1}
  105720:	4708      	bx	r1
  105722:	4805      	ldr	r0, [pc, #20]	(105738 <.text+0x5738>)
  105724:	e7fa      	b	10571c <_setlocale_r+0x20>
  105726:	4905      	ldr	r1, [pc, #20]	(10573c <.text+0x573c>)
  105728:	1c20      	mov	r0, r4		(add r0, r4, #0)
  10572a:	fb0ff7fc 	bl	101d4c <strcmp>
  10572e:	2800      	cmp	r0, #0
  105730:	d0f1      	beq	105716 <_setlocale_r+0x1a>
  105732:	2000      	mov	r0, #0
  105734:	e7f2      	b	10571c <_setlocale_r+0x20>
  105736:	0000      	lsl	r0, r0, #0
  105738:	89fc      	ldrh	r4, [r7, #14]
  10573a:	0010      	lsl	r0, r2, #0
  10573c:	88dc      	ldrh	r4, [r3, #6]
  10573e:	0010      	lsl	r0, r2, #0

00105740 <setlocale>:
  105740:	b510      	push	{r4, lr}
  105742:	4b05      	ldr	r3, [pc, #20]	(105758 <.text+0x5758>)
  105744:	1c04      	mov	r4, r0		(add r4, r0, #0)
  105746:	1c0a      	mov	r2, r1		(add r2, r1, #0)
  105748:	6818      	ldr	r0, [r3, #0]
  10574a:	1c21      	mov	r1, r4		(add r1, r4, #0)
  10574c:	ffd6f7ff 	bl	1056fc <_setlocale_r>
  105750:	bc10      	pop	{r4}
  105752:	bc02      	pop	{r1}
  105754:	4708      	bx	r1
  105756:	0000      	lsl	r0, r0, #0
  105758:	0014      	lsl	r4, r2, #0
  10575a:	0020      	lsl	r0, r4, #0

0010575c <__smakebuf>:
  10575c:	b5f0      	push	{r4, r5, r6, r7, lr}
  10575e:	8982      	ldrh	r2, [r0, #12]
  105760:	b08f      	sub	sp, #60
  105762:	1c04      	mov	r4, r0		(add r4, r0, #0)
  105764:	0793      	lsl	r3, r2, #30
  105766:	d440      	bmi	1057ea <__smakebuf+0x8e>
  105768:	89c3      	ldrh	r3, [r0, #14]
  10576a:	041b      	lsl	r3, r3, #16
  10576c:	1419      	asr	r1, r3, #16
  10576e:	2900      	cmp	r1, #0
  105770:	db45      	blt	1057fe <__smakebuf+0xa2>
  105772:	4e2e      	ldr	r6, [pc, #184]	(10582c <.text+0x582c>)
  105774:	466a      	mov	r2, sp
  105776:	6830      	ldr	r0, [r6, #0]
  105778:	fc48f002 	bl	10800c <___fstat_r_from_thumb>
  10577c:	2800      	cmp	r0, #0
  10577e:	db52      	blt	105826 <__smakebuf+0xca>
  105780:	23f0      	mov	r3, #240
  105782:	9a01      	ldr	r2, [sp, #4]
  105784:	021b      	lsl	r3, r3, #8
  105786:	401a      	and	r2, r3
  105788:	2380      	mov	r3, #128
  10578a:	019b      	lsl	r3, r3, #6
  10578c:	2700      	mov	r7, #0
  10578e:	429a      	cmp	r2, r3
  105790:	d03c      	beq	10580c <__smakebuf+0xb0>
  105792:	2380      	mov	r3, #128
  105794:	021b      	lsl	r3, r3, #8
  105796:	429a      	cmp	r2, r3
  105798:	d03a      	beq	105810 <__smakebuf+0xb4>
  10579a:	89a3      	ldrh	r3, [r4, #12]
  10579c:	2280      	mov	r2, #128
  10579e:	0112      	lsl	r2, r2, #4
  1057a0:	4313      	orr	r3, r2
  1057a2:	81a3      	strh	r3, [r4, #12]
  1057a4:	2580      	mov	r5, #128
  1057a6:	00ed      	lsl	r5, r5, #3
  1057a8:	6830      	ldr	r0, [r6, #0]
  1057aa:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1057ac:	f844f000 	bl	105838 <_malloc_r>
  1057b0:	2800      	cmp	r0, #0
  1057b2:	d016      	beq	1057e2 <__smakebuf+0x86>
  1057b4:	6832      	ldr	r2, [r6, #0]
  1057b6:	4b1e      	ldr	r3, [pc, #120]	(105830 <.text+0x5830>)
  1057b8:	63d3      	str	r3, [r2, #60]
  1057ba:	89a3      	ldrh	r3, [r4, #12]
  1057bc:	2280      	mov	r2, #128
  1057be:	4313      	orr	r3, r2
  1057c0:	81a3      	strh	r3, [r4, #12]
  1057c2:	6020      	str	r0, [r4, #0]
  1057c4:	6120      	str	r0, [r4, #16]
  1057c6:	6165      	str	r5, [r4, #20]
  1057c8:	2f00      	cmp	r7, #0
  1057ca:	d014      	beq	1057f6 <__smakebuf+0x9a>
  1057cc:	230e      	mov	r3, #14
  1057ce:	5ee0      	ldrsh	r0, [r4, r3]
  1057d0:	fc20f002 	bl	108014 <__isatty_from_thumb>
  1057d4:	2800      	cmp	r0, #0
  1057d6:	d00e      	beq	1057f6 <__smakebuf+0x9a>
  1057d8:	89a3      	ldrh	r3, [r4, #12]
  1057da:	2201      	mov	r2, #1
  1057dc:	4313      	orr	r3, r2
  1057de:	81a3      	strh	r3, [r4, #12]
  1057e0:	e009      	b	1057f6 <__smakebuf+0x9a>
  1057e2:	89a3      	ldrh	r3, [r4, #12]
  1057e4:	2202      	mov	r2, #2
  1057e6:	4313      	orr	r3, r2
  1057e8:	81a3      	strh	r3, [r4, #12]
  1057ea:	1c23      	mov	r3, r4		(add r3, r4, #0)
  1057ec:	3343      	add	r3, #67
  1057ee:	6023      	str	r3, [r4, #0]
  1057f0:	6123      	str	r3, [r4, #16]
  1057f2:	2301      	mov	r3, #1
  1057f4:	6163      	str	r3, [r4, #20]
  1057f6:	b00f      	add	sp, #60
  1057f8:	bcf0      	pop	{r4, r5, r6, r7}
  1057fa:	bc01      	pop	{r0}
  1057fc:	4700      	bx	r0
  1057fe:	4e0b      	ldr	r6, [pc, #44]	(10582c <.text+0x582c>)
  105800:	2380      	mov	r3, #128
  105802:	011b      	lsl	r3, r3, #4
  105804:	4313      	orr	r3, r2
  105806:	2700      	mov	r7, #0
  105808:	81a3      	strh	r3, [r4, #12]
  10580a:	e7cb      	b	1057a4 <__smakebuf+0x48>
  10580c:	2701      	mov	r7, #1
  10580e:	e7c0      	b	105792 <__smakebuf+0x36>
  105810:	4a08      	ldr	r2, [pc, #32]	(105834 <.text+0x5834>)
  105812:	6aa3      	ldr	r3, [r4, #40]
  105814:	4293      	cmp	r3, r2
  105816:	d1c0      	bne	10579a <__smakebuf+0x3e>
  105818:	89a3      	ldrh	r3, [r4, #12]
  10581a:	2280      	mov	r2, #128
  10581c:	00d2      	lsl	r2, r2, #3
  10581e:	4313      	orr	r3, r2
  105820:	81a3      	strh	r3, [r4, #12]
  105822:	64e2      	str	r2, [r4, #76]
  105824:	e7be      	b	1057a4 <__smakebuf+0x48>
  105826:	89a2      	ldrh	r2, [r4, #12]
  105828:	e7ea      	b	105800 <__smakebuf+0xa4>
  10582a:	0000      	lsl	r0, r0, #0
  10582c:	0014      	lsl	r4, r2, #0
  10582e:	0020      	lsl	r0, r4, #0
  105830:	4ffd      	ldr	r7, [pc, #1012]	(105c28 <.text+0x5c28>)
  105832:	0010      	lsl	r0, r2, #0
  105834:	6c15      	ldr	r5, [r2, #64]
  105836:	0010      	lsl	r0, r2, #0

00105838 <_malloc_r>:
  105838:	b5f0      	push	{r4, r5, r6, r7, lr}
  10583a:	465f      	mov	r7, fp
  10583c:	4656      	mov	r6, sl
  10583e:	464d      	mov	r5, r9
  105840:	4644      	mov	r4, r8
  105842:	b4f0      	push	{r4, r5, r6, r7}
  105844:	1c0a      	mov	r2, r1		(add r2, r1, #0)
  105846:	320b      	add	r2, #11
  105848:	b082      	sub	sp, #8
  10584a:	1c07      	mov	r7, r0		(add r7, r0, #0)
  10584c:	2a16      	cmp	r2, #22
  10584e:	d80e      	bhi	10586e <_malloc_r+0x36>
  105850:	2610      	mov	r6, #16
  105852:	42b1      	cmp	r1, r6
  105854:	d912      	bls	10587c <_malloc_r+0x44>
  105856:	230c      	mov	r3, #12
  105858:	603b      	str	r3, [r7, #0]
  10585a:	2000      	mov	r0, #0
  10585c:	b002      	add	sp, #8
  10585e:	bc3c      	pop	{r2, r3, r4, r5}
  105860:	4690      	mov	r8, r2
  105862:	4699      	mov	r9, r3
  105864:	46a2      	mov	sl, r4
  105866:	46ab      	mov	fp, r5
  105868:	bcf0      	pop	{r4, r5, r6, r7}
  10586a:	bc02      	pop	{r1}
  10586c:	4708      	bx	r1
  10586e:	2307      	mov	r3, #7
  105870:	1c16      	mov	r6, r2		(add r6, r2, #0)
  105872:	439e      	bic	r6, r3
  105874:	2e00      	cmp	r6, #0
  105876:	dbee      	blt	105856 <_malloc_r+0x1e>
  105878:	42b1      	cmp	r1, r6
  10587a:	d8ec      	bhi	105856 <_malloc_r+0x1e>
  10587c:	1c38      	mov	r0, r7		(add r0, r7, #0)
  10587e:	fb4df000 	bl	105f1c <__malloc_lock>
  105882:	4bbb      	ldr	r3, [pc, #748]	(105b70 <.text+0x5b70>)
  105884:	429e      	cmp	r6, r3
  105886:	d93a      	bls	1058fe <_malloc_r+0xc6>
  105888:	0a72      	lsr	r2, r6, #9
  10588a:	2a00      	cmp	r2, #0
  10588c:	d153      	bne	105936 <_malloc_r+0xfe>
  10588e:	08f5      	lsr	r5, r6, #3
  105890:	00eb      	lsl	r3, r5, #3
  105892:	4ab8      	ldr	r2, [pc, #736]	(105b74 <.text+0x5b74>)
  105894:	1898      	add	r0, r3, r2
  105896:	68c4      	ldr	r4, [r0, #12]
  105898:	4694      	mov	ip, r2
  10589a:	4690      	mov	r8, r2
  10589c:	42a0      	cmp	r0, r4
  10589e:	d105      	bne	1058ac <_malloc_r+0x74>
  1058a0:	e00c      	b	1058bc <_malloc_r+0x84>
  1058a2:	2b00      	cmp	r3, #0
  1058a4:	da38      	bge	105918 <_malloc_r+0xe0>
  1058a6:	68e4      	ldr	r4, [r4, #12]
  1058a8:	42a0      	cmp	r0, r4
  1058aa:	d007      	beq	1058bc <_malloc_r+0x84>
  1058ac:	6862      	ldr	r2, [r4, #4]
  1058ae:	2303      	mov	r3, #3
  1058b0:	1c11      	mov	r1, r2		(add r1, r2, #0)
  1058b2:	4399      	bic	r1, r3
  1058b4:	1b8b      	sub	r3, r1, r6
  1058b6:	2b0f      	cmp	r3, #15
  1058b8:	ddf3      	ble	1058a2 <_malloc_r+0x6a>
  1058ba:	3d01      	sub	r5, #1
  1058bc:	3501      	add	r5, #1
  1058be:	46aa      	mov	sl, r5
  1058c0:	2308      	mov	r3, #8
  1058c2:	4463      	add	r3, ip
  1058c4:	689c      	ldr	r4, [r3, #8]
  1058c6:	4699      	mov	r9, r3
  1058c8:	454c      	cmp	r4, r9
  1058ca:	d100      	bne	1058ce <_malloc_r+0x96>
  1058cc:	e0d7      	b	105a7e <_malloc_r+0x246>
  1058ce:	6862      	ldr	r2, [r4, #4]
  1058d0:	2303      	mov	r3, #3
  1058d2:	1c15      	mov	r5, r2		(add r5, r2, #0)
  1058d4:	439d      	bic	r5, r3
  1058d6:	1ba8      	sub	r0, r5, r6
  1058d8:	280f      	cmp	r0, #15
  1058da:	dd00      	ble	1058de <_malloc_r+0xa6>
  1058dc:	e0a6      	b	105a2c <_malloc_r+0x1f4>
  1058de:	4649      	mov	r1, r9
  1058e0:	60c9      	str	r1, [r1, #12]
  1058e2:	6089      	str	r1, [r1, #8]
  1058e4:	2800      	cmp	r0, #0
  1058e6:	db34      	blt	105952 <_malloc_r+0x11a>
  1058e8:	1963      	add	r3, r4, r5
  1058ea:	685a      	ldr	r2, [r3, #4]
  1058ec:	2101      	mov	r1, #1
  1058ee:	430a      	orr	r2, r1
  1058f0:	1c38      	mov	r0, r7		(add r0, r7, #0)
  1058f2:	605a      	str	r2, [r3, #4]
  1058f4:	fb14f000 	bl	105f20 <__malloc_unlock>
  1058f8:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1058fa:	3008      	add	r0, #8
  1058fc:	e7ae      	b	10585c <_malloc_r+0x24>
  1058fe:	499d      	ldr	r1, [pc, #628]	(105b74 <.text+0x5b74>)
  105900:	08f2      	lsr	r2, r6, #3
  105902:	468c      	mov	ip, r1
  105904:	00d3      	lsl	r3, r2, #3
  105906:	4463      	add	r3, ip
  105908:	68dc      	ldr	r4, [r3, #12]
  10590a:	4688      	mov	r8, r1
  10590c:	42a3      	cmp	r3, r4
  10590e:	d100      	bne	105912 <_malloc_r+0xda>
  105910:	e083      	b	105a1a <_malloc_r+0x1e2>
  105912:	6861      	ldr	r1, [r4, #4]
  105914:	2303      	mov	r3, #3
  105916:	4399      	bic	r1, r3
  105918:	68e2      	ldr	r2, [r4, #12]
  10591a:	68a3      	ldr	r3, [r4, #8]
  10591c:	1861      	add	r1, r4, r1
  10591e:	60da      	str	r2, [r3, #12]
  105920:	6093      	str	r3, [r2, #8]
  105922:	684b      	ldr	r3, [r1, #4]
  105924:	2201      	mov	r2, #1
  105926:	4313      	orr	r3, r2
  105928:	1c38      	mov	r0, r7		(add r0, r7, #0)
  10592a:	604b      	str	r3, [r1, #4]
  10592c:	faf8f000 	bl	105f20 <__malloc_unlock>
  105930:	1c20      	mov	r0, r4		(add r0, r4, #0)
  105932:	3008      	add	r0, #8
  105934:	e792      	b	10585c <_malloc_r+0x24>
  105936:	2a04      	cmp	r2, #4
  105938:	d906      	bls	105948 <_malloc_r+0x110>
  10593a:	2a14      	cmp	r2, #20
  10593c:	d900      	bls	105940 <_malloc_r+0x108>
  10593e:	e0a2      	b	105a86 <_malloc_r+0x24e>
  105940:	1c15      	mov	r5, r2		(add r5, r2, #0)
  105942:	355b      	add	r5, #91
  105944:	00eb      	lsl	r3, r5, #3
  105946:	e7a4      	b	105892 <_malloc_r+0x5a>
  105948:	09b3      	lsr	r3, r6, #6
  10594a:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  10594c:	3538      	add	r5, #56
  10594e:	00eb      	lsl	r3, r5, #3
  105950:	e79f      	b	105892 <_malloc_r+0x5a>
  105952:	4b89      	ldr	r3, [pc, #548]	(105b78 <.text+0x5b78>)
  105954:	429d      	cmp	r5, r3
  105956:	d900      	bls	10595a <_malloc_r+0x122>
  105958:	e0ca      	b	105af0 <_malloc_r+0x2b8>
  10595a:	08e9      	lsr	r1, r5, #3
  10595c:	1c0a      	mov	r2, r1		(add r2, r1, #0)
  10595e:	2900      	cmp	r1, #0
  105960:	da00      	bge	105964 <_malloc_r+0x12c>
  105962:	e19a      	b	105c9a <.text+0x5c9a>
  105964:	1092      	asr	r2, r2, #2
  105966:	2301      	mov	r3, #1
  105968:	4093      	lsl	r3, r2
  10596a:	4a82      	ldr	r2, [pc, #520]	(105b74 <.text+0x5b74>)
  10596c:	6852      	ldr	r2, [r2, #4]
  10596e:	1c15      	mov	r5, r2		(add r5, r2, #0)
  105970:	431d      	orr	r5, r3
  105972:	4a80      	ldr	r2, [pc, #512]	(105b74 <.text+0x5b74>)
  105974:	00cb      	lsl	r3, r1, #3
  105976:	4463      	add	r3, ip
  105978:	6055      	str	r5, [r2, #4]
  10597a:	689a      	ldr	r2, [r3, #8]
  10597c:	60e3      	str	r3, [r4, #12]
  10597e:	60a2      	str	r2, [r4, #8]
  105980:	60d4      	str	r4, [r2, #12]
  105982:	609c      	str	r4, [r3, #8]
  105984:	46a8      	mov	r8, r5
  105986:	4652      	mov	r2, sl
  105988:	2a00      	cmp	r2, #0
  10598a:	da00      	bge	10598e <_malloc_r+0x156>
  10598c:	e0ed      	b	105b6a <_malloc_r+0x332>
  10598e:	2301      	mov	r3, #1
  105990:	1092      	asr	r2, r2, #2
  105992:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  105994:	4095      	lsl	r5, r2
  105996:	4545      	cmp	r5, r8
  105998:	d855      	bhi	105a46 <_malloc_r+0x20e>
  10599a:	4642      	mov	r2, r8
  10599c:	4215      	tst	r5, r2
  10599e:	d10e      	bne	1059be <_malloc_r+0x186>
  1059a0:	2303      	mov	r3, #3
  1059a2:	4654      	mov	r4, sl
  1059a4:	439c      	bic	r4, r3
  1059a6:	1c23      	mov	r3, r4		(add r3, r4, #0)
  1059a8:	3304      	add	r3, #4
  1059aa:	006d      	lsl	r5, r5, #1
  1059ac:	469a      	mov	sl, r3
  1059ae:	422a      	tst	r2, r5
  1059b0:	d105      	bne	1059be <_malloc_r+0x186>
  1059b2:	2104      	mov	r1, #4
  1059b4:	006d      	lsl	r5, r5, #1
  1059b6:	4642      	mov	r2, r8
  1059b8:	448a      	add	sl, r1
  1059ba:	422a      	tst	r2, r5
  1059bc:	d0f9      	beq	1059b2 <_malloc_r+0x17a>
  1059be:	4654      	mov	r4, sl
  1059c0:	00e3      	lsl	r3, r4, #3
  1059c2:	4463      	add	r3, ip
  1059c4:	9301      	str	r3, [sp, #4]
  1059c6:	46d3      	mov	fp, sl
  1059c8:	1c19      	mov	r1, r3		(add r1, r3, #0)
  1059ca:	2203      	mov	r2, #3
  1059cc:	68cc      	ldr	r4, [r1, #12]
  1059ce:	42a1      	cmp	r1, r4
  1059d0:	d107      	bne	1059e2 <_malloc_r+0x1aa>
  1059d2:	e0aa      	b	105b2a <_malloc_r+0x2f2>
  1059d4:	2800      	cmp	r0, #0
  1059d6:	db00      	blt	1059da <_malloc_r+0x1a2>
  1059d8:	e0af      	b	105b3a <_malloc_r+0x302>
  1059da:	68e4      	ldr	r4, [r4, #12]
  1059dc:	42a1      	cmp	r1, r4
  1059de:	d100      	bne	1059e2 <_malloc_r+0x1aa>
  1059e0:	e0a3      	b	105b2a <_malloc_r+0x2f2>
  1059e2:	6863      	ldr	r3, [r4, #4]
  1059e4:	4393      	bic	r3, r2
  1059e6:	1b98      	sub	r0, r3, r6
  1059e8:	280f      	cmp	r0, #15
  1059ea:	ddf3      	ble	1059d4 <_malloc_r+0x19c>
  1059ec:	2301      	mov	r3, #1
  1059ee:	4333      	orr	r3, r6
  1059f0:	68e1      	ldr	r1, [r4, #12]
  1059f2:	6063      	str	r3, [r4, #4]
  1059f4:	68a3      	ldr	r3, [r4, #8]
  1059f6:	19a2      	add	r2, r4, r6
  1059f8:	464d      	mov	r5, r9
  1059fa:	60d9      	str	r1, [r3, #12]
  1059fc:	608b      	str	r3, [r1, #8]
  1059fe:	60ea      	str	r2, [r5, #12]
  105a00:	60aa      	str	r2, [r5, #8]
  105a02:	2301      	mov	r3, #1
  105a04:	60d5      	str	r5, [r2, #12]
  105a06:	6095      	str	r5, [r2, #8]
  105a08:	4303      	orr	r3, r0
  105a0a:	5010      	str	r0, [r2, r0]
  105a0c:	6053      	str	r3, [r2, #4]
  105a0e:	1c38      	mov	r0, r7		(add r0, r7, #0)
  105a10:	fa86f000 	bl	105f20 <__malloc_unlock>
  105a14:	1c20      	mov	r0, r4		(add r0, r4, #0)
  105a16:	3008      	add	r0, #8
  105a18:	e720      	b	10585c <_malloc_r+0x24>
  105a1a:	1c23      	mov	r3, r4		(add r3, r4, #0)
  105a1c:	3308      	add	r3, #8
  105a1e:	68dc      	ldr	r4, [r3, #12]
  105a20:	42a3      	cmp	r3, r4
  105a22:	d000      	beq	105a26 <_malloc_r+0x1ee>
  105a24:	e775      	b	105912 <_malloc_r+0xda>
  105a26:	3202      	add	r2, #2
  105a28:	4692      	mov	sl, r2
  105a2a:	e749      	b	1058c0 <_malloc_r+0x88>
  105a2c:	2101      	mov	r1, #1
  105a2e:	1c33      	mov	r3, r6		(add r3, r6, #0)
  105a30:	430b      	orr	r3, r1
  105a32:	6063      	str	r3, [r4, #4]
  105a34:	1c03      	mov	r3, r0		(add r3, r0, #0)
  105a36:	19a2      	add	r2, r4, r6
  105a38:	464d      	mov	r5, r9
  105a3a:	430b      	orr	r3, r1
  105a3c:	60ea      	str	r2, [r5, #12]
  105a3e:	60aa      	str	r2, [r5, #8]
  105a40:	60d5      	str	r5, [r2, #12]
  105a42:	6095      	str	r5, [r2, #8]
  105a44:	e7e1      	b	105a0a <_malloc_r+0x1d2>
  105a46:	4a4b      	ldr	r2, [pc, #300]	(105b74 <.text+0x5b74>)
  105a48:	6894      	ldr	r4, [r2, #8]
  105a4a:	6862      	ldr	r2, [r4, #4]
  105a4c:	2303      	mov	r3, #3
  105a4e:	439a      	bic	r2, r3
  105a50:	4691      	mov	r9, r2
  105a52:	9400      	str	r4, [sp, #0]
  105a54:	45b1      	cmp	r9, r6
  105a56:	d31d      	bcc	105a94 <_malloc_r+0x25c>
  105a58:	1b90      	sub	r0, r2, r6
  105a5a:	280f      	cmp	r0, #15
  105a5c:	dd1a      	ble	105a94 <_malloc_r+0x25c>
  105a5e:	2101      	mov	r1, #1
  105a60:	1c33      	mov	r3, r6		(add r3, r6, #0)
  105a62:	430b      	orr	r3, r1
  105a64:	6063      	str	r3, [r4, #4]
  105a66:	4b43      	ldr	r3, [pc, #268]	(105b74 <.text+0x5b74>)
  105a68:	19a2      	add	r2, r4, r6
  105a6a:	609a      	str	r2, [r3, #8]
  105a6c:	1c03      	mov	r3, r0		(add r3, r0, #0)
  105a6e:	430b      	orr	r3, r1
  105a70:	1c38      	mov	r0, r7		(add r0, r7, #0)
  105a72:	6053      	str	r3, [r2, #4]
  105a74:	fa54f000 	bl	105f20 <__malloc_unlock>
  105a78:	1c20      	mov	r0, r4		(add r0, r4, #0)
  105a7a:	3008      	add	r0, #8
  105a7c:	e6ee      	b	10585c <_malloc_r+0x24>
  105a7e:	4c3d      	ldr	r4, [pc, #244]	(105b74 <.text+0x5b74>)
  105a80:	6864      	ldr	r4, [r4, #4]
  105a82:	46a0      	mov	r8, r4
  105a84:	e77f      	b	105986 <_malloc_r+0x14e>
  105a86:	2a54      	cmp	r2, #84
  105a88:	d866      	bhi	105b58 <_malloc_r+0x320>
  105a8a:	0b33      	lsr	r3, r6, #12
  105a8c:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  105a8e:	356e      	add	r5, #110
  105a90:	00eb      	lsl	r3, r5, #3
  105a92:	e6fe      	b	105892 <_malloc_r+0x5a>
  105a94:	4b39      	ldr	r3, [pc, #228]	(105b7c <.text+0x5b7c>)
  105a96:	681b      	ldr	r3, [r3, #0]
  105a98:	3310      	add	r3, #16
  105a9a:	18f5      	add	r5, r6, r3
  105a9c:	4b38      	ldr	r3, [pc, #224]	(105b80 <.text+0x5b80>)
  105a9e:	469a      	mov	sl, r3
  105aa0:	681b      	ldr	r3, [r3, #0]
  105aa2:	3301      	add	r3, #1
  105aa4:	d004      	beq	105ab0 <_malloc_r+0x278>
  105aa6:	4937      	ldr	r1, [pc, #220]	(105b84 <.text+0x5b84>)
  105aa8:	4b37      	ldr	r3, [pc, #220]	(105b88 <.text+0x5b88>)
  105aaa:	186a      	add	r2, r5, r1
  105aac:	1c15      	mov	r5, r2		(add r5, r2, #0)
  105aae:	401d      	and	r5, r3
  105ab0:	1c38      	mov	r0, r7		(add r0, r7, #0)
  105ab2:	1c29      	mov	r1, r5		(add r1, r5, #0)
  105ab4:	faa6f002 	bl	108004 <___sbrk_r_from_thumb>
  105ab8:	1c42      	add	r2, r0, #1
  105aba:	d100      	bne	105abe <_malloc_r+0x286>
  105abc:	e0cb      	b	105c56 <.text+0x5c56>
  105abe:	464b      	mov	r3, r9
  105ac0:	18e2      	add	r2, r4, r3
  105ac2:	4680      	mov	r8, r0
  105ac4:	4542      	cmp	r2, r8
  105ac6:	d961      	bls	105b8c <.text+0x5b8c>
  105ac8:	492a      	ldr	r1, [pc, #168]	(105b74 <.text+0x5b74>)
  105aca:	428c      	cmp	r4, r1
  105acc:	d100      	bne	105ad0 <_malloc_r+0x298>
  105ace:	e121      	b	105d14 <.text+0x5d14>
  105ad0:	4928      	ldr	r1, [pc, #160]	(105b74 <.text+0x5b74>)
  105ad2:	688c      	ldr	r4, [r1, #8]
  105ad4:	6862      	ldr	r2, [r4, #4]
  105ad6:	2303      	mov	r3, #3
  105ad8:	439a      	bic	r2, r3
  105ada:	1c13      	mov	r3, r2		(add r3, r2, #0)
  105adc:	429e      	cmp	r6, r3
  105ade:	d802      	bhi	105ae6 <_malloc_r+0x2ae>
  105ae0:	1b90      	sub	r0, r2, r6
  105ae2:	280f      	cmp	r0, #15
  105ae4:	dcbb      	bgt	105a5e <_malloc_r+0x226>
  105ae6:	1c38      	mov	r0, r7		(add r0, r7, #0)
  105ae8:	fa1af000 	bl	105f20 <__malloc_unlock>
  105aec:	2000      	mov	r0, #0
  105aee:	e6b5      	b	10585c <_malloc_r+0x24>
  105af0:	0a6a      	lsr	r2, r5, #9
  105af2:	2a00      	cmp	r2, #0
  105af4:	d000      	beq	105af8 <_malloc_r+0x2c0>
  105af6:	e084      	b	105c02 <.text+0x5c02>
  105af8:	08eb      	lsr	r3, r5, #3
  105afa:	00da      	lsl	r2, r3, #3
  105afc:	4661      	mov	r1, ip
  105afe:	1850      	add	r0, r2, r1
  105b00:	6881      	ldr	r1, [r0, #8]
  105b02:	4288      	cmp	r0, r1
  105b04:	d100      	bne	105b08 <_malloc_r+0x2d0>
  105b06:	e0cf      	b	105ca8 <.text+0x5ca8>
  105b08:	684b      	ldr	r3, [r1, #4]
  105b0a:	2203      	mov	r2, #3
  105b0c:	4393      	bic	r3, r2
  105b0e:	429d      	cmp	r5, r3
  105b10:	d202      	bcs	105b18 <_malloc_r+0x2e0>
  105b12:	6889      	ldr	r1, [r1, #8]
  105b14:	4288      	cmp	r0, r1
  105b16:	d1f7      	bne	105b08 <_malloc_r+0x2d0>
  105b18:	68c8      	ldr	r0, [r1, #12]
  105b1a:	60a1      	str	r1, [r4, #8]
  105b1c:	60e0      	str	r0, [r4, #12]
  105b1e:	60cc      	str	r4, [r1, #12]
  105b20:	4914      	ldr	r1, [pc, #80]	(105b74 <.text+0x5b74>)
  105b22:	6849      	ldr	r1, [r1, #4]
  105b24:	4688      	mov	r8, r1
  105b26:	6084      	str	r4, [r0, #8]
  105b28:	e72d      	b	105986 <_malloc_r+0x14e>
  105b2a:	2301      	mov	r3, #1
  105b2c:	449b      	add	fp, r3
  105b2e:	465c      	mov	r4, fp
  105b30:	4214      	tst	r4, r2
  105b32:	d100      	bne	105b36 <_malloc_r+0x2fe>
  105b34:	e0cd      	b	105cd2 <.text+0x5cd2>
  105b36:	3108      	add	r1, #8
  105b38:	e748      	b	1059cc <_malloc_r+0x194>
  105b3a:	18e2      	add	r2, r4, r3
  105b3c:	6853      	ldr	r3, [r2, #4]
  105b3e:	2101      	mov	r1, #1
  105b40:	430b      	orr	r3, r1
  105b42:	6053      	str	r3, [r2, #4]
  105b44:	68e2      	ldr	r2, [r4, #12]
  105b46:	68a3      	ldr	r3, [r4, #8]
  105b48:	1c38      	mov	r0, r7		(add r0, r7, #0)
  105b4a:	60da      	str	r2, [r3, #12]
  105b4c:	6093      	str	r3, [r2, #8]
  105b4e:	f9e7f000 	bl	105f20 <__malloc_unlock>
  105b52:	1c20      	mov	r0, r4		(add r0, r4, #0)
  105b54:	3008      	add	r0, #8
  105b56:	e681      	b	10585c <_malloc_r+0x24>
  105b58:	23aa      	mov	r3, #170
  105b5a:	005b      	lsl	r3, r3, #1
  105b5c:	429a      	cmp	r2, r3
  105b5e:	d86e      	bhi	105c3e <.text+0x5c3e>
  105b60:	0bf3      	lsr	r3, r6, #15
  105b62:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  105b64:	3577      	add	r5, #119
  105b66:	00eb      	lsl	r3, r5, #3
  105b68:	e693      	b	105892 <_malloc_r+0x5a>
  105b6a:	3203      	add	r2, #3
  105b6c:	e70f      	b	10598e <_malloc_r+0x156>
  105b6e:	0000      	lsl	r0, r0, #0
  105b70:	01f7      	lsl	r7, r6, #7
  105b72:	0000      	lsl	r0, r0, #0
  105b74:	0428      	lsl	r0, r5, #16
  105b76:	0020      	lsl	r0, r4, #0
  105b78:	01ff      	lsl	r7, r7, #7
  105b7a:	0000      	lsl	r0, r0, #0
  105b7c:	084c      	lsr	r4, r1, #1
  105b7e:	0020      	lsl	r0, r4, #0
  105b80:	0834      	lsr	r4, r6, #0
  105b82:	0020      	lsl	r0, r4, #0
  105b84:	0fff      	lsr	r7, r7, #31
  105b86:	0000      	lsl	r0, r0, #0
  105b88:	fffff000 	bl	106b8a <_realloc_r+0x3a6>
  105b8c:	4b72      	ldr	r3, [pc, #456]	(105d58 <.text+0x5d58>)
  105b8e:	469b      	mov	fp, r3
  105b90:	681b      	ldr	r3, [r3, #0]
  105b92:	465c      	mov	r4, fp
  105b94:	18e9      	add	r1, r5, r3
  105b96:	6021      	str	r1, [r4, #0]
  105b98:	4542      	cmp	r2, r8
  105b9a:	d038      	beq	105c0e <.text+0x5c0e>
  105b9c:	4654      	mov	r4, sl
  105b9e:	6823      	ldr	r3, [r4, #0]
  105ba0:	3301      	add	r3, #1
  105ba2:	d100      	bne	105ba6 <.text+0x5ba6>
  105ba4:	e08a      	b	105cbc <.text+0x5cbc>
  105ba6:	1a83      	sub	r3, r0, r2
  105ba8:	18cb      	add	r3, r1, r3
  105baa:	4659      	mov	r1, fp
  105bac:	600b      	str	r3, [r1, #0]
  105bae:	2307      	mov	r3, #7
  105bb0:	1c02      	mov	r2, r0		(add r2, r0, #0)
  105bb2:	401a      	and	r2, r3
  105bb4:	d14a      	bne	105c4c <.text+0x5c4c>
  105bb6:	2100      	mov	r1, #0
  105bb8:	4643      	mov	r3, r8
  105bba:	195a      	add	r2, r3, r5
  105bbc:	4b67      	ldr	r3, [pc, #412]	(105d5c <.text+0x5d5c>)
  105bbe:	401a      	and	r2, r3
  105bc0:	2380      	mov	r3, #128
  105bc2:	015b      	lsl	r3, r3, #5
  105bc4:	1a9b      	sub	r3, r3, r2
  105bc6:	18cc      	add	r4, r1, r3
  105bc8:	1c38      	mov	r0, r7		(add r0, r7, #0)
  105bca:	1c21      	mov	r1, r4		(add r1, r4, #0)
  105bcc:	fa1af002 	bl	108004 <___sbrk_r_from_thumb>
  105bd0:	1c45      	add	r5, r0, #1
  105bd2:	d075      	beq	105cc0 <.text+0x5cc0>
  105bd4:	4641      	mov	r1, r8
  105bd6:	1a43      	sub	r3, r0, r1
  105bd8:	18e3      	add	r3, r4, r3
  105bda:	2201      	mov	r2, #1
  105bdc:	1c18      	mov	r0, r3		(add r0, r3, #0)
  105bde:	4310      	orr	r0, r2
  105be0:	465a      	mov	r2, fp
  105be2:	6813      	ldr	r3, [r2, #0]
  105be4:	18e3      	add	r3, r4, r3
  105be6:	6013      	str	r3, [r2, #0]
  105be8:	9d00      	ldr	r5, [sp, #0]
  105bea:	4b5d      	ldr	r3, [pc, #372]	(105d60 <.text+0x5d60>)
  105bec:	4644      	mov	r4, r8
  105bee:	609c      	str	r4, [r3, #8]
  105bf0:	6060      	str	r0, [r4, #4]
  105bf2:	429d      	cmp	r5, r3
  105bf4:	d015      	beq	105c22 <.text+0x5c22>
  105bf6:	4649      	mov	r1, r9
  105bf8:	290f      	cmp	r1, #15
  105bfa:	d82f      	bhi	105c5c <.text+0x5c5c>
  105bfc:	2301      	mov	r3, #1
  105bfe:	6063      	str	r3, [r4, #4]
  105c00:	e768      	b	105ad4 <_malloc_r+0x29c>
  105c02:	2a04      	cmp	r2, #4
  105c04:	d843      	bhi	105c8e <.text+0x5c8e>
  105c06:	09ab      	lsr	r3, r5, #6
  105c08:	3338      	add	r3, #56
  105c0a:	00da      	lsl	r2, r3, #3
  105c0c:	e776      	b	105afc <_malloc_r+0x2c4>
  105c0e:	4b53      	ldr	r3, [pc, #332]	(105d5c <.text+0x5d5c>)
  105c10:	4218      	tst	r0, r3
  105c12:	d1c3      	bne	105b9c <.text+0x5b9c>
  105c14:	4952      	ldr	r1, [pc, #328]	(105d60 <.text+0x5d60>)
  105c16:	464a      	mov	r2, r9
  105c18:	18ab      	add	r3, r5, r2
  105c1a:	688c      	ldr	r4, [r1, #8]
  105c1c:	2201      	mov	r2, #1
  105c1e:	4313      	orr	r3, r2
  105c20:	6063      	str	r3, [r4, #4]
  105c22:	4950      	ldr	r1, [pc, #320]	(105d64 <.text+0x5d64>)
  105c24:	465b      	mov	r3, fp
  105c26:	681a      	ldr	r2, [r3, #0]
  105c28:	680b      	ldr	r3, [r1, #0]
  105c2a:	429a      	cmp	r2, r3
  105c2c:	d900      	bls	105c30 <.text+0x5c30>
  105c2e:	600a      	str	r2, [r1, #0]
  105c30:	494d      	ldr	r1, [pc, #308]	(105d68 <.text+0x5d68>)
  105c32:	680b      	ldr	r3, [r1, #0]
  105c34:	429a      	cmp	r2, r3
  105c36:	d800      	bhi	105c3a <.text+0x5c3a>
  105c38:	e74c      	b	105ad4 <_malloc_r+0x29c>
  105c3a:	600a      	str	r2, [r1, #0]
  105c3c:	e74a      	b	105ad4 <_malloc_r+0x29c>
  105c3e:	4b4b      	ldr	r3, [pc, #300]	(105d6c <.text+0x5d6c>)
  105c40:	429a      	cmp	r2, r3
  105c42:	d92c      	bls	105c9e <.text+0x5c9e>
  105c44:	23fc      	mov	r3, #252
  105c46:	257e      	mov	r5, #126
  105c48:	009b      	lsl	r3, r3, #2
  105c4a:	e622      	b	105892 <_malloc_r+0x5a>
  105c4c:	2308      	mov	r3, #8
  105c4e:	1a99      	sub	r1, r3, r2
  105c50:	1840      	add	r0, r0, r1
  105c52:	4680      	mov	r8, r0
  105c54:	e7b0      	b	105bb8 <.text+0x5bb8>
  105c56:	4d42      	ldr	r5, [pc, #264]	(105d60 <.text+0x5d60>)
  105c58:	68ac      	ldr	r4, [r5, #8]
  105c5a:	e73b      	b	105ad4 <_malloc_r+0x29c>
  105c5c:	9a00      	ldr	r2, [sp, #0]
  105c5e:	4649      	mov	r1, r9
  105c60:	2307      	mov	r3, #7
  105c62:	390c      	sub	r1, #12
  105c64:	4399      	bic	r1, r3
  105c66:	6853      	ldr	r3, [r2, #4]
  105c68:	2201      	mov	r2, #1
  105c6a:	4013      	and	r3, r2
  105c6c:	9d00      	ldr	r5, [sp, #0]
  105c6e:	430b      	orr	r3, r1
  105c70:	606b      	str	r3, [r5, #4]
  105c72:	186a      	add	r2, r5, r1
  105c74:	2305      	mov	r3, #5
  105c76:	6053      	str	r3, [r2, #4]
  105c78:	6093      	str	r3, [r2, #8]
  105c7a:	290f      	cmp	r1, #15
  105c7c:	d9d1      	bls	105c22 <.text+0x5c22>
  105c7e:	1c29      	mov	r1, r5		(add r1, r5, #0)
  105c80:	3108      	add	r1, #8
  105c82:	1c38      	mov	r0, r7		(add r0, r7, #0)
  105c84:	fa7ef7ff 	bl	105184 <_free_r>
  105c88:	4935      	ldr	r1, [pc, #212]	(105d60 <.text+0x5d60>)
  105c8a:	688c      	ldr	r4, [r1, #8]
  105c8c:	e7c9      	b	105c22 <.text+0x5c22>
  105c8e:	2a14      	cmp	r2, #20
  105c90:	d819      	bhi	105cc6 <.text+0x5cc6>
  105c92:	1c13      	mov	r3, r2		(add r3, r2, #0)
  105c94:	335b      	add	r3, #91
  105c96:	00da      	lsl	r2, r3, #3
  105c98:	e730      	b	105afc <_malloc_r+0x2c4>
  105c9a:	1cca      	add	r2, r1, #3
  105c9c:	e662      	b	105964 <_malloc_r+0x12c>
  105c9e:	0cb3      	lsr	r3, r6, #18
  105ca0:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  105ca2:	357c      	add	r5, #124
  105ca4:	00eb      	lsl	r3, r5, #3
  105ca6:	e5f4      	b	105892 <_malloc_r+0x5a>
  105ca8:	2b00      	cmp	r3, #0
  105caa:	db47      	blt	105d3c <.text+0x5d3c>
  105cac:	109b      	asr	r3, r3, #2
  105cae:	4645      	mov	r5, r8
  105cb0:	2201      	mov	r2, #1
  105cb2:	409a      	lsl	r2, r3
  105cb4:	686b      	ldr	r3, [r5, #4]
  105cb6:	4313      	orr	r3, r2
  105cb8:	606b      	str	r3, [r5, #4]
  105cba:	e72e      	b	105b1a <_malloc_r+0x2e2>
  105cbc:	6020      	str	r0, [r4, #0]
  105cbe:	e776      	b	105bae <.text+0x5bae>
  105cc0:	2400      	mov	r4, #0
  105cc2:	2001      	mov	r0, #1
  105cc4:	e78c      	b	105be0 <.text+0x5be0>
  105cc6:	2a54      	cmp	r2, #84
  105cc8:	d82a      	bhi	105d20 <.text+0x5d20>
  105cca:	0b2b      	lsr	r3, r5, #12
  105ccc:	336e      	add	r3, #110
  105cce:	00da      	lsl	r2, r3, #3
  105cd0:	e714      	b	105afc <_malloc_r+0x2c4>
  105cd2:	9901      	ldr	r1, [sp, #4]
  105cd4:	4650      	mov	r0, sl
  105cd6:	2403      	mov	r4, #3
  105cd8:	e000      	b	105cdc <.text+0x5cdc>
  105cda:	3801      	sub	r0, #1
  105cdc:	4220      	tst	r0, r4
  105cde:	d027      	beq	105d30 <.text+0x5d30>
  105ce0:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  105ce2:	680a      	ldr	r2, [r1, #0]
  105ce4:	3b08      	sub	r3, #8
  105ce6:	1c19      	mov	r1, r3		(add r1, r3, #0)
  105ce8:	429a      	cmp	r2, r3
  105cea:	d0f6      	beq	105cda <.text+0x5cda>
  105cec:	006d      	lsl	r5, r5, #1
  105cee:	4545      	cmp	r5, r8
  105cf0:	d900      	bls	105cf4 <.text+0x5cf4>
  105cf2:	e6a8      	b	105a46 <_malloc_r+0x20e>
  105cf4:	2d00      	cmp	r5, #0
  105cf6:	d100      	bne	105cfa <.text+0x5cfa>
  105cf8:	e6a5      	b	105a46 <_malloc_r+0x20e>
  105cfa:	4641      	mov	r1, r8
  105cfc:	420d      	tst	r5, r1
  105cfe:	d001      	beq	105d04 <.text+0x5d04>
  105d00:	46da      	mov	sl, fp
  105d02:	e65c      	b	1059be <_malloc_r+0x186>
  105d04:	2204      	mov	r2, #4
  105d06:	006d      	lsl	r5, r5, #1
  105d08:	4643      	mov	r3, r8
  105d0a:	4493      	add	fp, r2
  105d0c:	422b      	tst	r3, r5
  105d0e:	d0f9      	beq	105d04 <.text+0x5d04>
  105d10:	46da      	mov	sl, fp
  105d12:	e654      	b	1059be <_malloc_r+0x186>
  105d14:	4c10      	ldr	r4, [pc, #64]	(105d58 <.text+0x5d58>)
  105d16:	6823      	ldr	r3, [r4, #0]
  105d18:	46a3      	mov	fp, r4
  105d1a:	18e9      	add	r1, r5, r3
  105d1c:	6021      	str	r1, [r4, #0]
  105d1e:	e73d      	b	105b9c <.text+0x5b9c>
  105d20:	23aa      	mov	r3, #170
  105d22:	005b      	lsl	r3, r3, #1
  105d24:	429a      	cmp	r2, r3
  105d26:	d80b      	bhi	105d40 <.text+0x5d40>
  105d28:	0beb      	lsr	r3, r5, #15
  105d2a:	3377      	add	r3, #119
  105d2c:	00da      	lsl	r2, r3, #3
  105d2e:	e6e5      	b	105afc <_malloc_r+0x2c4>
  105d30:	4644      	mov	r4, r8
  105d32:	43ac      	bic	r4, r5
  105d34:	490a      	ldr	r1, [pc, #40]	(105d60 <.text+0x5d60>)
  105d36:	46a0      	mov	r8, r4
  105d38:	604c      	str	r4, [r1, #4]
  105d3a:	e7d7      	b	105cec <.text+0x5cec>
  105d3c:	3303      	add	r3, #3
  105d3e:	e7b5      	b	105cac <.text+0x5cac>
  105d40:	4b0a      	ldr	r3, [pc, #40]	(105d6c <.text+0x5d6c>)
  105d42:	429a      	cmp	r2, r3
  105d44:	d903      	bls	105d4e <.text+0x5d4e>
  105d46:	22fc      	mov	r2, #252
  105d48:	237e      	mov	r3, #126
  105d4a:	0092      	lsl	r2, r2, #2
  105d4c:	e6d6      	b	105afc <_malloc_r+0x2c4>
  105d4e:	0cab      	lsr	r3, r5, #18
  105d50:	337c      	add	r3, #124
  105d52:	00da      	lsl	r2, r3, #3
  105d54:	e6d2      	b	105afc <_malloc_r+0x2c4>
  105d56:	0000      	lsl	r0, r0, #0
  105d58:	0858      	lsr	r0, r3, #1
  105d5a:	0020      	lsl	r0, r4, #0
  105d5c:	0fff      	lsr	r7, r7, #31
  105d5e:	0000      	lsl	r0, r0, #0
  105d60:	0428      	lsl	r0, r5, #16
  105d62:	0020      	lsl	r0, r4, #0
  105d64:	0850      	lsr	r0, r2, #1
  105d66:	0020      	lsl	r0, r4, #0
  105d68:	0854      	lsr	r4, r2, #1
  105d6a:	0020      	lsl	r0, r4, #0
  105d6c:	0554      	lsl	r4, r2, #21
	...

00105d70 <memchr>:
  105d70:	b5f0      	push	{r4, r5, r6, r7, lr}
  105d72:	4657      	mov	r7, sl
  105d74:	464e      	mov	r6, r9
  105d76:	4645      	mov	r5, r8
  105d78:	b4e0      	push	{r5, r6, r7}
  105d7a:	23ff      	mov	r3, #255
  105d7c:	1c04      	mov	r4, r0		(add r4, r0, #0)
  105d7e:	1c17      	mov	r7, r2		(add r7, r2, #0)
  105d80:	4019      	and	r1, r3
  105d82:	2a03      	cmp	r2, #3
  105d84:	d902      	bls	105d8c <memchr+0x1c>
  105d86:	2303      	mov	r3, #3
  105d88:	4218      	tst	r0, r3
  105d8a:	d015      	beq	105db8 <memchr+0x48>
  105d8c:	1e7c      	sub	r4, r7, #1
  105d8e:	d30b      	bcc	105da8 <memchr+0x38>
  105d90:	7803      	ldrb	r3, [r0, #0]
  105d92:	4299      	cmp	r1, r3
  105d94:	d009      	beq	105daa <memchr+0x3a>
  105d96:	2200      	mov	r2, #0
  105d98:	e004      	b	105da4 <memchr+0x34>
  105d9a:	3001      	add	r0, #1
  105d9c:	7803      	ldrb	r3, [r0, #0]
  105d9e:	3201      	add	r2, #1
  105da0:	4299      	cmp	r1, r3
  105da2:	d002      	beq	105daa <memchr+0x3a>
  105da4:	4294      	cmp	r4, r2
  105da6:	d1f8      	bne	105d9a <memchr+0x2a>
  105da8:	2000      	mov	r0, #0
  105daa:	bc1c      	pop	{r2, r3, r4}
  105dac:	4690      	mov	r8, r2
  105dae:	4699      	mov	r9, r3
  105db0:	46a2      	mov	sl, r4
  105db2:	bcf0      	pop	{r4, r5, r6, r7}
  105db4:	bc02      	pop	{r1}
  105db6:	4708      	bx	r1
  105db8:	2200      	mov	r2, #0
  105dba:	4690      	mov	r8, r2
  105dbc:	4640      	mov	r0, r8
  105dbe:	0203      	lsl	r3, r0, #8
  105dc0:	185b      	add	r3, r3, r1
  105dc2:	3201      	add	r2, #1
  105dc4:	4698      	mov	r8, r3
  105dc6:	2a04      	cmp	r2, #4
  105dc8:	d1f8      	bne	105dbc <memchr+0x4c>
  105dca:	4b16      	ldr	r3, [pc, #88]	(105e24 <.text+0x5e24>)
  105dcc:	1ce2      	add	r2, r4, #3
  105dce:	1c20      	mov	r0, r4		(add r0, r4, #0)
  105dd0:	1ca5      	add	r5, r4, #2
  105dd2:	4691      	mov	r9, r2
  105dd4:	3401      	add	r4, #1
  105dd6:	469a      	mov	sl, r3
  105dd8:	6802      	ldr	r2, [r0, #0]
  105dda:	4646      	mov	r6, r8
  105ddc:	4b12      	ldr	r3, [pc, #72]	(105e28 <.text+0x5e28>)
  105dde:	4072      	eor	r2, r6
  105de0:	189b      	add	r3, r3, r2
  105de2:	4656      	mov	r6, sl
  105de4:	4033      	and	r3, r6
  105de6:	4393      	bic	r3, r2
  105de8:	d010      	beq	105e0c <memchr+0x9c>
  105dea:	7803      	ldrb	r3, [r0, #0]
  105dec:	4684      	mov	ip, r0
  105dee:	4299      	cmp	r1, r3
  105df0:	d015      	beq	105e1e <memchr+0xae>
  105df2:	7823      	ldrb	r3, [r4, #0]
  105df4:	46a4      	mov	ip, r4
  105df6:	4299      	cmp	r1, r3
  105df8:	d011      	beq	105e1e <memchr+0xae>
  105dfa:	782b      	ldrb	r3, [r5, #0]
  105dfc:	46ac      	mov	ip, r5
  105dfe:	4299      	cmp	r1, r3
  105e00:	d00d      	beq	105e1e <memchr+0xae>
  105e02:	464a      	mov	r2, r9
  105e04:	7813      	ldrb	r3, [r2, #0]
  105e06:	46cc      	mov	ip, r9
  105e08:	4299      	cmp	r1, r3
  105e0a:	d008      	beq	105e1e <memchr+0xae>
  105e0c:	2304      	mov	r3, #4
  105e0e:	3f04      	sub	r7, #4
  105e10:	3004      	add	r0, #4
  105e12:	4499      	add	r9, r3
  105e14:	3504      	add	r5, #4
  105e16:	3404      	add	r4, #4
  105e18:	2f03      	cmp	r7, #3
  105e1a:	d8dd      	bhi	105dd8 <memchr+0x68>
  105e1c:	e7b6      	b	105d8c <memchr+0x1c>
  105e1e:	4660      	mov	r0, ip
  105e20:	e7c3      	b	105daa <memchr+0x3a>
  105e22:	0000      	lsl	r0, r0, #0
  105e24:	8080      	strh	r0, [r0, #4]
  105e26:	8080      	strh	r0, [r0, #4]
  105e28:	feff      	second half of BL instruction 0xfeff
  105e2a:	fefe      	second half of BL instruction 0xfefe

00105e2c <memmove>:
  105e2c:	b530      	push	{r4, r5, lr}
  105e2e:	1c05      	mov	r5, r0		(add r5, r0, #0)
  105e30:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  105e32:	1c10      	mov	r0, r2		(add r0, r2, #0)
  105e34:	46ac      	mov	ip, r5
  105e36:	428d      	cmp	r5, r1
  105e38:	d912      	bls	105e60 <memmove+0x34>
  105e3a:	188b      	add	r3, r1, r2
  105e3c:	429d      	cmp	r5, r3
  105e3e:	d20f      	bcs	105e60 <memmove+0x34>
  105e40:	1e54      	sub	r4, r2, #1
  105e42:	d309      	bcc	105e58 <memmove+0x2c>
  105e44:	1c19      	mov	r1, r3		(add r1, r3, #0)
  105e46:	1b1b      	sub	r3, r3, r4
  105e48:	18aa      	add	r2, r5, r2
  105e4a:	1e5c      	sub	r4, r3, #1
  105e4c:	3901      	sub	r1, #1
  105e4e:	780b      	ldrb	r3, [r1, #0]
  105e50:	3a01      	sub	r2, #1
  105e52:	7013      	strb	r3, [r2, #0]
  105e54:	42a1      	cmp	r1, r4
  105e56:	d1f9      	bne	105e4c <memmove+0x20>
  105e58:	1c28      	mov	r0, r5		(add r0, r5, #0)
  105e5a:	bc30      	pop	{r4, r5}
  105e5c:	bc02      	pop	{r1}
  105e5e:	4708      	bx	r1
  105e60:	280f      	cmp	r0, #15
  105e62:	d80b      	bhi	105e7c <memmove+0x50>
  105e64:	1e43      	sub	r3, r0, #1
  105e66:	d3f7      	bcc	105e58 <memmove+0x2c>
  105e68:	4662      	mov	r2, ip
  105e6a:	189b      	add	r3, r3, r2
  105e6c:	1c58      	add	r0, r3, #1
  105e6e:	780b      	ldrb	r3, [r1, #0]
  105e70:	7013      	strb	r3, [r2, #0]
  105e72:	3201      	add	r2, #1
  105e74:	3101      	add	r1, #1
  105e76:	4282      	cmp	r2, r0
  105e78:	d1f9      	bne	105e6e <memmove+0x42>
  105e7a:	e7ed      	b	105e58 <memmove+0x2c>
  105e7c:	1c22      	mov	r2, r4		(add r2, r4, #0)
  105e7e:	432a      	orr	r2, r5
  105e80:	2303      	mov	r3, #3
  105e82:	421a      	tst	r2, r3
  105e84:	d1ee      	bne	105e64 <memmove+0x38>
  105e86:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  105e88:	1c21      	mov	r1, r4		(add r1, r4, #0)
  105e8a:	680b      	ldr	r3, [r1, #0]
  105e8c:	6013      	str	r3, [r2, #0]
  105e8e:	684b      	ldr	r3, [r1, #4]
  105e90:	6053      	str	r3, [r2, #4]
  105e92:	688b      	ldr	r3, [r1, #8]
  105e94:	6093      	str	r3, [r2, #8]
  105e96:	68cb      	ldr	r3, [r1, #12]
  105e98:	3810      	sub	r0, #16
  105e9a:	60d3      	str	r3, [r2, #12]
  105e9c:	3110      	add	r1, #16
  105e9e:	3210      	add	r2, #16
  105ea0:	280f      	cmp	r0, #15
  105ea2:	d8f2      	bhi	105e8a <memmove+0x5e>
  105ea4:	2803      	cmp	r0, #3
  105ea6:	d904      	bls	105eb2 <memmove+0x86>
  105ea8:	c908      	ldmia	r1!,{r3}
  105eaa:	3804      	sub	r0, #4
  105eac:	c208      	stmia	r2!,{r3}
  105eae:	2803      	cmp	r0, #3
  105eb0:	d8fa      	bhi	105ea8 <memmove+0x7c>
  105eb2:	4694      	mov	ip, r2
  105eb4:	e7d6      	b	105e64 <memmove+0x38>
  105eb6:	46c0      	nop			(mov r8, r8)

00105eb8 <memset>:
  105eb8:	b530      	push	{r4, r5, lr}
  105eba:	1c04      	mov	r4, r0		(add r4, r0, #0)
  105ebc:	23ff      	mov	r3, #255
  105ebe:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  105ec0:	1c10      	mov	r0, r2		(add r0, r2, #0)
  105ec2:	46a4      	mov	ip, r4
  105ec4:	401d      	and	r5, r3
  105ec6:	2a03      	cmp	r2, #3
  105ec8:	d902      	bls	105ed0 <memset+0x18>
  105eca:	2303      	mov	r3, #3
  105ecc:	421c      	tst	r4, r3
  105ece:	d00d      	beq	105eec <memset+0x34>
  105ed0:	1e43      	sub	r3, r0, #1
  105ed2:	d307      	bcc	105ee4 <memset+0x2c>
  105ed4:	4662      	mov	r2, ip
  105ed6:	189b      	add	r3, r3, r2
  105ed8:	1c29      	mov	r1, r5		(add r1, r5, #0)
  105eda:	3301      	add	r3, #1
  105edc:	7011      	strb	r1, [r2, #0]
  105ede:	3201      	add	r2, #1
  105ee0:	429a      	cmp	r2, r3
  105ee2:	d1fb      	bne	105edc <memset+0x24>
  105ee4:	1c20      	mov	r0, r4		(add r0, r4, #0)
  105ee6:	bc30      	pop	{r4, r5}
  105ee8:	bc02      	pop	{r1}
  105eea:	4708      	bx	r1
  105eec:	022b      	lsl	r3, r5, #8
  105eee:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  105ef0:	431a      	orr	r2, r3
  105ef2:	0413      	lsl	r3, r2, #16
  105ef4:	1c21      	mov	r1, r4		(add r1, r4, #0)
  105ef6:	431a      	orr	r2, r3
  105ef8:	280f      	cmp	r0, #15
  105efa:	d909      	bls	105f10 <memset+0x58>
  105efc:	3810      	sub	r0, #16
  105efe:	600a      	str	r2, [r1, #0]
  105f00:	604a      	str	r2, [r1, #4]
  105f02:	608a      	str	r2, [r1, #8]
  105f04:	60ca      	str	r2, [r1, #12]
  105f06:	3110      	add	r1, #16
  105f08:	280f      	cmp	r0, #15
  105f0a:	d8f7      	bhi	105efc <memset+0x44>
  105f0c:	2803      	cmp	r0, #3
  105f0e:	d903      	bls	105f18 <memset+0x60>
  105f10:	3804      	sub	r0, #4
  105f12:	c104      	stmia	r1!,{r2}
  105f14:	2803      	cmp	r0, #3
  105f16:	d8fb      	bhi	105f10 <memset+0x58>
  105f18:	468c      	mov	ip, r1
  105f1a:	e7d9      	b	105ed0 <memset+0x18>

00105f1c <__malloc_lock>:
  105f1c:	4770      	bx	lr
	...

00105f20 <__malloc_unlock>:
  105f20:	4770      	bx	lr
  105f22:	46c0      	nop			(mov r8, r8)

00105f24 <_Bfree>:
  105f24:	1c02      	mov	r2, r0		(add r2, r0, #0)
  105f26:	1c08      	mov	r0, r1		(add r0, r1, #0)
  105f28:	2900      	cmp	r1, #0
  105f2a:	d005      	beq	105f38 <_Bfree+0x14>
  105f2c:	684b      	ldr	r3, [r1, #4]
  105f2e:	6cd1      	ldr	r1, [r2, #76]
  105f30:	009b      	lsl	r3, r3, #2
  105f32:	585a      	ldr	r2, [r3, r1]
  105f34:	6002      	str	r2, [r0, #0]
  105f36:	5058      	str	r0, [r3, r1]
  105f38:	4770      	bx	lr
	...

00105f3c <_hi0bits>:
  105f3c:	4b10      	ldr	r3, [pc, #64]	(105f80 <.text+0x5f80>)
  105f3e:	4218      	tst	r0, r3
  105f40:	d019      	beq	105f76 <_hi0bits+0x3a>
  105f42:	2200      	mov	r2, #0
  105f44:	23ff      	mov	r3, #255
  105f46:	061b      	lsl	r3, r3, #24
  105f48:	4218      	tst	r0, r3
  105f4a:	d101      	bne	105f50 <_hi0bits+0x14>
  105f4c:	3208      	add	r2, #8
  105f4e:	0200      	lsl	r0, r0, #8
  105f50:	23f0      	mov	r3, #240
  105f52:	061b      	lsl	r3, r3, #24
  105f54:	4218      	tst	r0, r3
  105f56:	d101      	bne	105f5c <_hi0bits+0x20>
  105f58:	3204      	add	r2, #4
  105f5a:	0100      	lsl	r0, r0, #4
  105f5c:	23c0      	mov	r3, #192
  105f5e:	061b      	lsl	r3, r3, #24
  105f60:	4218      	tst	r0, r3
  105f62:	d101      	bne	105f68 <_hi0bits+0x2c>
  105f64:	3202      	add	r2, #2
  105f66:	0080      	lsl	r0, r0, #2
  105f68:	2800      	cmp	r0, #0
  105f6a:	db02      	blt	105f72 <_hi0bits+0x36>
  105f6c:	0043      	lsl	r3, r0, #1
  105f6e:	d505      	bpl	105f7c <_hi0bits+0x40>
  105f70:	3201      	add	r2, #1
  105f72:	1c10      	mov	r0, r2		(add r0, r2, #0)
  105f74:	4770      	bx	lr
  105f76:	0400      	lsl	r0, r0, #16
  105f78:	2210      	mov	r2, #16
  105f7a:	e7e3      	b	105f44 <_hi0bits+0x8>
  105f7c:	2220      	mov	r2, #32
  105f7e:	e7f8      	b	105f72 <_hi0bits+0x36>
  105f80:	0000      	lsl	r0, r0, #0
  105f82:	ffff      	second half of BL instruction 0xffff

00105f84 <_lo0bits>:
  105f84:	6802      	ldr	r2, [r0, #0]
  105f86:	2307      	mov	r3, #7
  105f88:	1c01      	mov	r1, r0		(add r1, r0, #0)
  105f8a:	421a      	tst	r2, r3
  105f8c:	d007      	beq	105f9e <_lo0bits+0x1a>
  105f8e:	07d3      	lsl	r3, r2, #31
  105f90:	d423      	bmi	105fda <_lo0bits+0x56>
  105f92:	0793      	lsl	r3, r2, #30
  105f94:	d425      	bmi	105fe2 <_lo0bits+0x5e>
  105f96:	0893      	lsr	r3, r2, #2
  105f98:	6003      	str	r3, [r0, #0]
  105f9a:	2002      	mov	r0, #2
  105f9c:	4770      	bx	lr
  105f9e:	4b13      	ldr	r3, [pc, #76]	(105fec <.text+0x5fec>)
  105fa0:	421a      	tst	r2, r3
  105fa2:	d017      	beq	105fd4 <_lo0bits+0x50>
  105fa4:	2000      	mov	r0, #0
  105fa6:	23ff      	mov	r3, #255
  105fa8:	421a      	tst	r2, r3
  105faa:	d101      	bne	105fb0 <_lo0bits+0x2c>
  105fac:	3008      	add	r0, #8
  105fae:	0a12      	lsr	r2, r2, #8
  105fb0:	230f      	mov	r3, #15
  105fb2:	421a      	tst	r2, r3
  105fb4:	d101      	bne	105fba <_lo0bits+0x36>
  105fb6:	3004      	add	r0, #4
  105fb8:	0912      	lsr	r2, r2, #4
  105fba:	2303      	mov	r3, #3
  105fbc:	421a      	tst	r2, r3
  105fbe:	d101      	bne	105fc4 <_lo0bits+0x40>
  105fc0:	3002      	add	r0, #2
  105fc2:	0892      	lsr	r2, r2, #2
  105fc4:	07d3      	lsl	r3, r2, #31
  105fc6:	d403      	bmi	105fd0 <_lo0bits+0x4c>
  105fc8:	0852      	lsr	r2, r2, #1
  105fca:	2a00      	cmp	r2, #0
  105fcc:	d007      	beq	105fde <_lo0bits+0x5a>
  105fce:	3001      	add	r0, #1
  105fd0:	600a      	str	r2, [r1, #0]
  105fd2:	e7e3      	b	105f9c <_lo0bits+0x18>
  105fd4:	0c12      	lsr	r2, r2, #16
  105fd6:	2010      	mov	r0, #16
  105fd8:	e7e5      	b	105fa6 <_lo0bits+0x22>
  105fda:	2000      	mov	r0, #0
  105fdc:	e7de      	b	105f9c <_lo0bits+0x18>
  105fde:	2020      	mov	r0, #32
  105fe0:	e7dc      	b	105f9c <_lo0bits+0x18>
  105fe2:	0853      	lsr	r3, r2, #1
  105fe4:	6003      	str	r3, [r0, #0]
  105fe6:	2001      	mov	r0, #1
  105fe8:	e7d8      	b	105f9c <_lo0bits+0x18>
  105fea:	0000      	lsl	r0, r0, #0
  105fec:	ffff      	second half of BL instruction 0xffff
	...

00105ff0 <__mcmp>:
  105ff0:	b530      	push	{r4, r5, lr}
  105ff2:	6903      	ldr	r3, [r0, #16]
  105ff4:	690a      	ldr	r2, [r1, #16]
  105ff6:	1a9d      	sub	r5, r3, r2
  105ff8:	2d00      	cmp	r5, #0
  105ffa:	d10d      	bne	106018 <__mcmp+0x28>
  105ffc:	1c04      	mov	r4, r0		(add r4, r0, #0)
  105ffe:	0093      	lsl	r3, r2, #2
  106000:	3414      	add	r4, #20
  106002:	18e2      	add	r2, r4, r3
  106004:	3314      	add	r3, #20
  106006:	18c9      	add	r1, r1, r3
  106008:	3a04      	sub	r2, #4
  10600a:	3904      	sub	r1, #4
  10600c:	6810      	ldr	r0, [r2, #0]
  10600e:	680b      	ldr	r3, [r1, #0]
  106010:	4298      	cmp	r0, r3
  106012:	d105      	bne	106020 <__mcmp+0x30>
  106014:	4294      	cmp	r4, r2
  106016:	d3f7      	bcc	106008 <__mcmp+0x18>
  106018:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10601a:	bc30      	pop	{r4, r5}
  10601c:	bc02      	pop	{r1}
  10601e:	4708      	bx	r1
  106020:	4298      	cmp	r0, r3
  106022:	d301      	bcc	106028 <__mcmp+0x38>
  106024:	2501      	mov	r5, #1
  106026:	e7f7      	b	106018 <__mcmp+0x28>
  106028:	2501      	mov	r5, #1
  10602a:	426d      	neg	r5, r5
  10602c:	e7f4      	b	106018 <__mcmp+0x28>
	...

00106030 <_ulp>:
  106030:	b530      	push	{r4, r5, lr}
  106032:	4b11      	ldr	r3, [pc, #68]	(106078 <.text+0x6078>)
  106034:	4a11      	ldr	r2, [pc, #68]	(10607c <.text+0x607c>)
  106036:	4003      	and	r3, r0
  106038:	189b      	add	r3, r3, r2
  10603a:	2b00      	cmp	r3, #0
  10603c:	dd06      	ble	10604c <_ulp+0x1c>
  10603e:	1c1c      	mov	r4, r3		(add r4, r3, #0)
  106040:	2500      	mov	r5, #0
  106042:	1c29      	mov	r1, r5		(add r1, r5, #0)
  106044:	1c20      	mov	r0, r4		(add r0, r4, #0)
  106046:	bc30      	pop	{r4, r5}
  106048:	bc04      	pop	{r2}
  10604a:	4710      	bx	r2
  10604c:	425b      	neg	r3, r3
  10604e:	151a      	asr	r2, r3, #20
  106050:	2a13      	cmp	r2, #19
  106052:	dd06      	ble	106062 <_ulp+0x32>
  106054:	3a14      	sub	r2, #20
  106056:	2a1e      	cmp	r2, #30
  106058:	dd09      	ble	10606e <_ulp+0x3e>
  10605a:	2201      	mov	r2, #1
  10605c:	2400      	mov	r4, #0
  10605e:	1c15      	mov	r5, r2		(add r5, r2, #0)
  106060:	e7ef      	b	106042 <_ulp+0x12>
  106062:	2380      	mov	r3, #128
  106064:	031b      	lsl	r3, r3, #12
  106066:	1c1c      	mov	r4, r3		(add r4, r3, #0)
  106068:	4114      	asr	r4, r2
  10606a:	2500      	mov	r5, #0
  10606c:	e7e9      	b	106042 <_ulp+0x12>
  10606e:	231f      	mov	r3, #31
  106070:	1a9b      	sub	r3, r3, r2
  106072:	2201      	mov	r2, #1
  106074:	409a      	lsl	r2, r3
  106076:	e7f1      	b	10605c <_ulp+0x2c>
  106078:	0000      	lsl	r0, r0, #0
  10607a:	7ff0      	ldrb	r0, [r6, #31]
  10607c:	0000      	lsl	r0, r0, #0
  10607e:	fcc0      	second half of BL instruction 0xfcc0

00106080 <_b2d>:
  106080:	b5f0      	push	{r4, r5, r6, r7, lr}
  106082:	4647      	mov	r7, r8
  106084:	b480      	push	{r7}
  106086:	2200      	mov	r2, #0
  106088:	2300      	mov	r3, #0
  10608a:	b082      	sub	sp, #8
  10608c:	9200      	str	r2, [sp, #0]
  10608e:	9301      	str	r3, [sp, #4]
  106090:	6903      	ldr	r3, [r0, #16]
  106092:	1c07      	mov	r7, r0		(add r7, r0, #0)
  106094:	009b      	lsl	r3, r3, #2
  106096:	3714      	add	r7, #20
  106098:	18fe      	add	r6, r7, r3
  10609a:	1f35      	sub	r5, r6, #4
  10609c:	682b      	ldr	r3, [r5, #0]
  10609e:	1c18      	mov	r0, r3		(add r0, r3, #0)
  1060a0:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  1060a2:	4698      	mov	r8, r3
  1060a4:	ff4af7ff 	bl	105f3c <_hi0bits>
  1060a8:	2320      	mov	r3, #32
  1060aa:	1a1b      	sub	r3, r3, r0
  1060ac:	6023      	str	r3, [r4, #0]
  1060ae:	280a      	cmp	r0, #10
  1060b0:	dc19      	bgt	1060e6 <_b2d+0x66>
  1060b2:	230b      	mov	r3, #11
  1060b4:	1a1a      	sub	r2, r3, r0
  1060b6:	42af      	cmp	r7, r5
  1060b8:	d339      	bcc	10612e <_b2d+0xae>
  1060ba:	2100      	mov	r1, #0
  1060bc:	4644      	mov	r4, r8
  1060be:	4b21      	ldr	r3, [pc, #132]	(106144 <.text+0x6144>)
  1060c0:	40d4      	lsr	r4, r2
  1060c2:	1c22      	mov	r2, r4		(add r2, r4, #0)
  1060c4:	431a      	orr	r2, r3
  1060c6:	1c03      	mov	r3, r0		(add r3, r0, #0)
  1060c8:	3315      	add	r3, #21
  1060ca:	9200      	str	r2, [sp, #0]
  1060cc:	4642      	mov	r2, r8
  1060ce:	409a      	lsl	r2, r3
  1060d0:	1c13      	mov	r3, r2		(add r3, r2, #0)
  1060d2:	430b      	orr	r3, r1
  1060d4:	9301      	str	r3, [sp, #4]
  1060d6:	9800      	ldr	r0, [sp, #0]
  1060d8:	9901      	ldr	r1, [sp, #4]
  1060da:	b002      	add	sp, #8
  1060dc:	bc04      	pop	{r2}
  1060de:	4690      	mov	r8, r2
  1060e0:	bcf0      	pop	{r4, r5, r6, r7}
  1060e2:	bc04      	pop	{r2}
  1060e4:	4710      	bx	r2
  1060e6:	42af      	cmp	r7, r5
  1060e8:	d315      	bcc	106116 <_b2d+0x96>
  1060ea:	380b      	sub	r0, #11
  1060ec:	2400      	mov	r4, #0
  1060ee:	2800      	cmp	r0, #0
  1060f0:	d017      	beq	106122 <_b2d+0xa2>
  1060f2:	2320      	mov	r3, #32
  1060f4:	1a1a      	sub	r2, r3, r0
  1060f6:	42bd      	cmp	r5, r7
  1060f8:	d81f      	bhi	10613a <_b2d+0xba>
  1060fa:	2500      	mov	r5, #0
  1060fc:	1c21      	mov	r1, r4		(add r1, r4, #0)
  1060fe:	40d1      	lsr	r1, r2
  106100:	4643      	mov	r3, r8
  106102:	4a10      	ldr	r2, [pc, #64]	(106144 <.text+0x6144>)
  106104:	4083      	lsl	r3, r0
  106106:	4313      	orr	r3, r2
  106108:	4319      	orr	r1, r3
  10610a:	1c23      	mov	r3, r4		(add r3, r4, #0)
  10610c:	4083      	lsl	r3, r0
  10610e:	431d      	orr	r5, r3
  106110:	9100      	str	r1, [sp, #0]
  106112:	9501      	str	r5, [sp, #4]
  106114:	e7df      	b	1060d6 <_b2d+0x56>
  106116:	1c35      	mov	r5, r6		(add r5, r6, #0)
  106118:	3d08      	sub	r5, #8
  10611a:	380b      	sub	r0, #11
  10611c:	682c      	ldr	r4, [r5, #0]
  10611e:	2800      	cmp	r0, #0
  106120:	d1e7      	bne	1060f2 <_b2d+0x72>
  106122:	4b08      	ldr	r3, [pc, #32]	(106144 <.text+0x6144>)
  106124:	4642      	mov	r2, r8
  106126:	431a      	orr	r2, r3
  106128:	9200      	str	r2, [sp, #0]
  10612a:	9401      	str	r4, [sp, #4]
  10612c:	e7d3      	b	1060d6 <_b2d+0x56>
  10612e:	1c33      	mov	r3, r6		(add r3, r6, #0)
  106130:	3b08      	sub	r3, #8
  106132:	681b      	ldr	r3, [r3, #0]
  106134:	1c19      	mov	r1, r3		(add r1, r3, #0)
  106136:	40d1      	lsr	r1, r2
  106138:	e7c0      	b	1060bc <_b2d+0x3c>
  10613a:	1f2b      	sub	r3, r5, #4
  10613c:	681b      	ldr	r3, [r3, #0]
  10613e:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  106140:	40d5      	lsr	r5, r2
  106142:	e7db      	b	1060fc <_b2d+0x7c>
  106144:	0000      	lsl	r0, r0, #0
  106146:	3ff0      	sub	r7, #240

00106148 <_ratio>:
  106148:	b5f0      	push	{r4, r5, r6, r7, lr}
  10614a:	b084      	sub	sp, #16
  10614c:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  10614e:	a903      	add	r1, sp, #12
  106150:	1c04      	mov	r4, r0		(add r4, r0, #0)
  106152:	ff95f7ff 	bl	106080 <_b2d>
  106156:	1c06      	mov	r6, r0		(add r6, r0, #0)
  106158:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  10615a:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10615c:	a902      	add	r1, sp, #8
  10615e:	ff8ff7ff 	bl	106080 <_b2d>
  106162:	9b02      	ldr	r3, [sp, #8]
  106164:	9000      	str	r0, [sp, #0]
  106166:	9101      	str	r1, [sp, #4]
  106168:	9903      	ldr	r1, [sp, #12]
  10616a:	692a      	ldr	r2, [r5, #16]
  10616c:	1ac9      	sub	r1, r1, r3
  10616e:	6923      	ldr	r3, [r4, #16]
  106170:	1a9b      	sub	r3, r3, r2
  106172:	015b      	lsl	r3, r3, #5
  106174:	18c9      	add	r1, r1, r3
  106176:	2900      	cmp	r1, #0
  106178:	dd0b      	ble	106192 <_ratio+0x4a>
  10617a:	050b      	lsl	r3, r1, #20
  10617c:	199e      	add	r6, r3, r6
  10617e:	1c30      	mov	r0, r6		(add r0, r6, #0)
  106180:	1c39      	mov	r1, r7		(add r1, r7, #0)
  106182:	9a00      	ldr	r2, [sp, #0]
  106184:	9b01      	ldr	r3, [sp, #4]
  106186:	faa3f001 	bl	1076d0 <__divdf3>
  10618a:	b004      	add	sp, #16
  10618c:	bcf0      	pop	{r4, r5, r6, r7}
  10618e:	bc04      	pop	{r2}
  106190:	4710      	bx	r2
  106192:	9a00      	ldr	r2, [sp, #0]
  106194:	050b      	lsl	r3, r1, #20
  106196:	1ad3      	sub	r3, r2, r3
  106198:	9300      	str	r3, [sp, #0]
  10619a:	e7f0      	b	10617e <_ratio+0x36>

0010619c <_mprec_log10>:
  10619c:	b510      	push	{r4, lr}
  10619e:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1061a0:	2817      	cmp	r0, #23
  1061a2:	dc07      	bgt	1061b4 <_mprec_log10+0x18>
  1061a4:	4a08      	ldr	r2, [pc, #32]	(1061c8 <.text+0x61c8>)
  1061a6:	00c3      	lsl	r3, r0, #3
  1061a8:	189b      	add	r3, r3, r2
  1061aa:	6818      	ldr	r0, [r3, #0]
  1061ac:	6859      	ldr	r1, [r3, #4]
  1061ae:	bc10      	pop	{r4}
  1061b0:	bc04      	pop	{r2}
  1061b2:	4710      	bx	r2
  1061b4:	4805      	ldr	r0, [pc, #20]	(1061cc <.text+0x61cc>)
  1061b6:	4906      	ldr	r1, [pc, #24]	(1061d0 <.text+0x61d0>)
  1061b8:	4a06      	ldr	r2, [pc, #24]	(1061d4 <.text+0x61d4>)
  1061ba:	4b07      	ldr	r3, [pc, #28]	(1061d8 <.text+0x61d8>)
  1061bc:	3c01      	sub	r4, #1
  1061be:	f931f001 	bl	107424 <__muldf3>
  1061c2:	2c00      	cmp	r4, #0
  1061c4:	d1f8      	bne	1061b8 <_mprec_log10+0x1c>
  1061c6:	e7f2      	b	1061ae <_mprec_log10+0x12>
  1061c8:	83cc      	strh	r4, [r1, #30]
  1061ca:	0010      	lsl	r0, r2, #0
  1061cc:	0000      	lsl	r0, r0, #0
  1061ce:	3ff0      	sub	r7, #240
  1061d0:	0000      	lsl	r0, r0, #0
  1061d2:	0000      	lsl	r0, r0, #0
  1061d4:	0000      	lsl	r0, r0, #0
  1061d6:	4024      	and	r4, r4
  1061d8:	0000      	lsl	r0, r0, #0
	...

001061dc <_Balloc>:
  1061dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  1061de:	1c05      	mov	r5, r0		(add r5, r0, #0)
  1061e0:	6cc0      	ldr	r0, [r0, #76]
  1061e2:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  1061e4:	2800      	cmp	r0, #0
  1061e6:	d00d      	beq	106204 <_Balloc+0x28>
  1061e8:	00b3      	lsl	r3, r6, #2
  1061ea:	1818      	add	r0, r3, r0
  1061ec:	6804      	ldr	r4, [r0, #0]
  1061ee:	2c00      	cmp	r4, #0
  1061f0:	d012      	beq	106218 <_Balloc+0x3c>
  1061f2:	6823      	ldr	r3, [r4, #0]
  1061f4:	6003      	str	r3, [r0, #0]
  1061f6:	2300      	mov	r3, #0
  1061f8:	6123      	str	r3, [r4, #16]
  1061fa:	60e3      	str	r3, [r4, #12]
  1061fc:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1061fe:	bcf0      	pop	{r4, r5, r6, r7}
  106200:	bc02      	pop	{r1}
  106202:	4708      	bx	r1
  106204:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106206:	2104      	mov	r1, #4
  106208:	2210      	mov	r2, #16
  10620a:	fd63f000 	bl	106cd4 <_calloc_r>
  10620e:	64e8      	str	r0, [r5, #76]
  106210:	2800      	cmp	r0, #0
  106212:	d1e9      	bne	1061e8 <_Balloc+0xc>
  106214:	2400      	mov	r4, #0
  106216:	e7f1      	b	1061fc <_Balloc+0x20>
  106218:	2301      	mov	r3, #1
  10621a:	1c1f      	mov	r7, r3		(add r7, r3, #0)
  10621c:	40b7      	lsl	r7, r6
  10621e:	00ba      	lsl	r2, r7, #2
  106220:	3214      	add	r2, #20
  106222:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106224:	2101      	mov	r1, #1
  106226:	fd55f000 	bl	106cd4 <_calloc_r>
  10622a:	2800      	cmp	r0, #0
  10622c:	d0e6      	beq	1061fc <_Balloc+0x20>
  10622e:	1c04      	mov	r4, r0		(add r4, r0, #0)
  106230:	6046      	str	r6, [r0, #4]
  106232:	6087      	str	r7, [r0, #8]
  106234:	e7df      	b	1061f6 <_Balloc+0x1a>
	...

00106238 <_d2b>:
  106238:	b5f0      	push	{r4, r5, r6, r7, lr}
  10623a:	4657      	mov	r7, sl
  10623c:	4646      	mov	r6, r8
  10623e:	b4c0      	push	{r6, r7}
  106240:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  106242:	b082      	sub	sp, #8
  106244:	2101      	mov	r1, #1
  106246:	469a      	mov	sl, r3
  106248:	1c15      	mov	r5, r2		(add r5, r2, #0)
  10624a:	ffc7f7ff 	bl	1061dc <_Balloc>
  10624e:	2114      	mov	r1, #20
  106250:	1809      	add	r1, r1, r0
  106252:	4b2f      	ldr	r3, [pc, #188]	(106310 <.text+0x6310>)
  106254:	4688      	mov	r8, r1
  106256:	1c21      	mov	r1, r4		(add r1, r4, #0)
  106258:	4019      	and	r1, r3
  10625a:	4b2e      	ldr	r3, [pc, #184]	(106314 <.text+0x6314>)
  10625c:	1c22      	mov	r2, r4		(add r2, r4, #0)
  10625e:	401a      	and	r2, r3
  106260:	0d17      	lsr	r7, r2, #20
  106262:	1c06      	mov	r6, r0		(add r6, r0, #0)
  106264:	9100      	str	r1, [sp, #0]
  106266:	2f00      	cmp	r7, #0
  106268:	d003      	beq	106272 <_d2b+0x3a>
  10626a:	2380      	mov	r3, #128
  10626c:	035b      	lsl	r3, r3, #13
  10626e:	4319      	orr	r1, r3
  106270:	9100      	str	r1, [sp, #0]
  106272:	2d00      	cmp	r5, #0
  106274:	d026      	beq	1062c4 <_d2b+0x8c>
  106276:	a801      	add	r0, sp, #4
  106278:	9501      	str	r5, [sp, #4]
  10627a:	fe83f7ff 	bl	105f84 <_lo0bits>
  10627e:	2800      	cmp	r0, #0
  106280:	d03c      	beq	1062fc <_d2b+0xc4>
  106282:	9a00      	ldr	r2, [sp, #0]
  106284:	2320      	mov	r3, #32
  106286:	1a1b      	sub	r3, r3, r0
  106288:	409a      	lsl	r2, r3
  10628a:	9b01      	ldr	r3, [sp, #4]
  10628c:	431a      	orr	r2, r3
  10628e:	6172      	str	r2, [r6, #20]
  106290:	9900      	ldr	r1, [sp, #0]
  106292:	4642      	mov	r2, r8
  106294:	40c1      	lsr	r1, r0
  106296:	9100      	str	r1, [sp, #0]
  106298:	6051      	str	r1, [r2, #4]
  10629a:	2900      	cmp	r1, #0
  10629c:	d035      	beq	10630a <_d2b+0xd2>
  10629e:	2202      	mov	r2, #2
  1062a0:	6132      	str	r2, [r6, #16]
  1062a2:	2f00      	cmp	r7, #0
  1062a4:	d119      	bne	1062da <_d2b+0xa2>
  1062a6:	491c      	ldr	r1, [pc, #112]	(106318 <.text+0x6318>)
  1062a8:	1843      	add	r3, r0, r1
  1062aa:	4651      	mov	r1, sl
  1062ac:	600b      	str	r3, [r1, #0]
  1062ae:	0093      	lsl	r3, r2, #2
  1062b0:	4443      	add	r3, r8
  1062b2:	3b04      	sub	r3, #4
  1062b4:	6818      	ldr	r0, [r3, #0]
  1062b6:	0154      	lsl	r4, r2, #5
  1062b8:	fe40f7ff 	bl	105f3c <_hi0bits>
  1062bc:	9a09      	ldr	r2, [sp, #36]
  1062be:	1a24      	sub	r4, r4, r0
  1062c0:	6014      	str	r4, [r2, #0]
  1062c2:	e013      	b	1062ec <_d2b+0xb4>
  1062c4:	4668      	mov	r0, sp
  1062c6:	fe5df7ff 	bl	105f84 <_lo0bits>
  1062ca:	9b00      	ldr	r3, [sp, #0]
  1062cc:	6173      	str	r3, [r6, #20]
  1062ce:	2301      	mov	r3, #1
  1062d0:	6133      	str	r3, [r6, #16]
  1062d2:	3020      	add	r0, #32
  1062d4:	2201      	mov	r2, #1
  1062d6:	2f00      	cmp	r7, #0
  1062d8:	d0e5      	beq	1062a6 <_d2b+0x6e>
  1062da:	4910      	ldr	r1, [pc, #64]	(10631c <.text+0x631c>)
  1062dc:	19c3      	add	r3, r0, r7
  1062de:	185b      	add	r3, r3, r1
  1062e0:	4652      	mov	r2, sl
  1062e2:	6013      	str	r3, [r2, #0]
  1062e4:	9909      	ldr	r1, [sp, #36]
  1062e6:	2335      	mov	r3, #53
  1062e8:	1a1b      	sub	r3, r3, r0
  1062ea:	600b      	str	r3, [r1, #0]
  1062ec:	1c30      	mov	r0, r6		(add r0, r6, #0)
  1062ee:	b002      	add	sp, #8
  1062f0:	bc0c      	pop	{r2, r3}
  1062f2:	4690      	mov	r8, r2
  1062f4:	469a      	mov	sl, r3
  1062f6:	bcf0      	pop	{r4, r5, r6, r7}
  1062f8:	bc02      	pop	{r1}
  1062fa:	4708      	bx	r1
  1062fc:	9b01      	ldr	r3, [sp, #4]
  1062fe:	6173      	str	r3, [r6, #20]
  106300:	9900      	ldr	r1, [sp, #0]
  106302:	4642      	mov	r2, r8
  106304:	6051      	str	r1, [r2, #4]
  106306:	2900      	cmp	r1, #0
  106308:	d1c9      	bne	10629e <_d2b+0x66>
  10630a:	2201      	mov	r2, #1
  10630c:	6132      	str	r2, [r6, #16]
  10630e:	e7c8      	b	1062a2 <_d2b+0x6a>
  106310:	ffff      	second half of BL instruction 0xffff
  106312:	000f      	lsl	r7, r1, #0
  106314:	ffff      	second half of BL instruction 0xffff
  106316:	7fff      	ldrb	r7, [r7, #31]
  106318:	fbce      	second half of BL instruction 0xfbce
  10631a:	ffff      	second half of BL instruction 0xffff
  10631c:	fbcd      	second half of BL instruction 0xfbcd
  10631e:	ffff      	second half of BL instruction 0xffff

00106320 <__mdiff>:
  106320:	b5f0      	push	{r4, r5, r6, r7, lr}
  106322:	465f      	mov	r7, fp
  106324:	4656      	mov	r6, sl
  106326:	464d      	mov	r5, r9
  106328:	4644      	mov	r4, r8
  10632a:	b4f0      	push	{r4, r5, r6, r7}
  10632c:	1c06      	mov	r6, r0		(add r6, r0, #0)
  10632e:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  106330:	1c08      	mov	r0, r1		(add r0, r1, #0)
  106332:	1c11      	mov	r1, r2		(add r1, r2, #0)
  106334:	1c17      	mov	r7, r2		(add r7, r2, #0)
  106336:	fe5bf7ff 	bl	105ff0 <__mcmp>
  10633a:	1c04      	mov	r4, r0		(add r4, r0, #0)
  10633c:	2800      	cmp	r0, #0
  10633e:	d053      	beq	1063e8 <__mdiff+0xc8>
  106340:	2800      	cmp	r0, #0
  106342:	db5a      	blt	1063fa <__mdiff+0xda>
  106344:	2400      	mov	r4, #0
  106346:	6869      	ldr	r1, [r5, #4]
  106348:	1c30      	mov	r0, r6		(add r0, r6, #0)
  10634a:	ff47f7ff 	bl	1061dc <_Balloc>
  10634e:	692a      	ldr	r2, [r5, #16]
  106350:	3514      	add	r5, #20
  106352:	0093      	lsl	r3, r2, #2
  106354:	195b      	add	r3, r3, r5
  106356:	469b      	mov	fp, r3
  106358:	693b      	ldr	r3, [r7, #16]
  10635a:	1c3e      	mov	r6, r7		(add r6, r7, #0)
  10635c:	3614      	add	r6, #20
  10635e:	009b      	lsl	r3, r3, #2
  106360:	199b      	add	r3, r3, r6
  106362:	4681      	mov	r9, r0
  106364:	469a      	mov	sl, r3
  106366:	4b27      	ldr	r3, [pc, #156]	(106404 <.text+0x6404>)
  106368:	60c4      	str	r4, [r0, #12]
  10636a:	464c      	mov	r4, r9
  10636c:	4694      	mov	ip, r2
  10636e:	3414      	add	r4, #20
  106370:	2700      	mov	r7, #0
  106372:	4698      	mov	r8, r3
  106374:	cd08      	ldmia	r5!,{r3}
  106376:	ce02      	ldmia	r6!,{r1}
  106378:	4640      	mov	r0, r8
  10637a:	4642      	mov	r2, r8
  10637c:	400a      	and	r2, r1
  10637e:	4018      	and	r0, r3
  106380:	1a80      	sub	r0, r0, r2
  106382:	19c0      	add	r0, r0, r7
  106384:	0c1b      	lsr	r3, r3, #16
  106386:	0c09      	lsr	r1, r1, #16
  106388:	1a5b      	sub	r3, r3, r1
  10638a:	1402      	asr	r2, r0, #16
  10638c:	189b      	add	r3, r3, r2
  10638e:	8063      	strh	r3, [r4, #2]
  106390:	8020      	strh	r0, [r4, #0]
  106392:	141f      	asr	r7, r3, #16
  106394:	3404      	add	r4, #4
  106396:	45b2      	cmp	sl, r6
  106398:	d8ec      	bhi	106374 <__mdiff+0x54>
  10639a:	45ab      	cmp	fp, r5
  10639c:	d90d      	bls	1063ba <__mdiff+0x9a>
  10639e:	4819      	ldr	r0, [pc, #100]	(106404 <.text+0x6404>)
  1063a0:	cd08      	ldmia	r5!,{r3}
  1063a2:	1c19      	mov	r1, r3		(add r1, r3, #0)
  1063a4:	4001      	and	r1, r0
  1063a6:	19c9      	add	r1, r1, r7
  1063a8:	0c1b      	lsr	r3, r3, #16
  1063aa:	140a      	asr	r2, r1, #16
  1063ac:	189b      	add	r3, r3, r2
  1063ae:	8063      	strh	r3, [r4, #2]
  1063b0:	8021      	strh	r1, [r4, #0]
  1063b2:	141f      	asr	r7, r3, #16
  1063b4:	3404      	add	r4, #4
  1063b6:	45ab      	cmp	fp, r5
  1063b8:	d8f2      	bhi	1063a0 <__mdiff+0x80>
  1063ba:	1f22      	sub	r2, r4, #4
  1063bc:	6813      	ldr	r3, [r2, #0]
  1063be:	2b00      	cmp	r3, #0
  1063c0:	d106      	bne	1063d0 <__mdiff+0xb0>
  1063c2:	2301      	mov	r3, #1
  1063c4:	425b      	neg	r3, r3
  1063c6:	3a04      	sub	r2, #4
  1063c8:	449c      	add	ip, r3
  1063ca:	6813      	ldr	r3, [r2, #0]
  1063cc:	2b00      	cmp	r3, #0
  1063ce:	d0f8      	beq	1063c2 <__mdiff+0xa2>
  1063d0:	4662      	mov	r2, ip
  1063d2:	464b      	mov	r3, r9
  1063d4:	611a      	str	r2, [r3, #16]
  1063d6:	4648      	mov	r0, r9
  1063d8:	bc3c      	pop	{r2, r3, r4, r5}
  1063da:	4690      	mov	r8, r2
  1063dc:	4699      	mov	r9, r3
  1063de:	46a2      	mov	sl, r4
  1063e0:	46ab      	mov	fp, r5
  1063e2:	bcf0      	pop	{r4, r5, r6, r7}
  1063e4:	bc02      	pop	{r1}
  1063e6:	4708      	bx	r1
  1063e8:	1c30      	mov	r0, r6		(add r0, r6, #0)
  1063ea:	2100      	mov	r1, #0
  1063ec:	fef6f7ff 	bl	1061dc <_Balloc>
  1063f0:	2301      	mov	r3, #1
  1063f2:	4681      	mov	r9, r0
  1063f4:	6103      	str	r3, [r0, #16]
  1063f6:	6144      	str	r4, [r0, #20]
  1063f8:	e7ed      	b	1063d6 <__mdiff+0xb6>
  1063fa:	46bc      	mov	ip, r7
  1063fc:	2401      	mov	r4, #1
  1063fe:	1c2f      	mov	r7, r5		(add r7, r5, #0)
  106400:	4665      	mov	r5, ip
  106402:	e7a0      	b	106346 <__mdiff+0x26>
  106404:	ffff      	second half of BL instruction 0xffff
	...

00106408 <_lshift>:
  106408:	b5f0      	push	{r4, r5, r6, r7, lr}
  10640a:	4657      	mov	r7, sl
  10640c:	464e      	mov	r6, r9
  10640e:	4645      	mov	r5, r8
  106410:	b4e0      	push	{r5, r6, r7}
  106412:	4688      	mov	r8, r1
  106414:	4681      	mov	r9, r0
  106416:	4640      	mov	r0, r8
  106418:	6903      	ldr	r3, [r0, #16]
  10641a:	1154      	asr	r4, r2, #5
  10641c:	3301      	add	r3, #1
  10641e:	18e5      	add	r5, r4, r3
  106420:	6883      	ldr	r3, [r0, #8]
  106422:	1c16      	mov	r6, r2		(add r6, r2, #0)
  106424:	6849      	ldr	r1, [r1, #4]
  106426:	429d      	cmp	r5, r3
  106428:	dd03      	ble	106432 <_lshift+0x2a>
  10642a:	005b      	lsl	r3, r3, #1
  10642c:	3101      	add	r1, #1
  10642e:	429d      	cmp	r5, r3
  106430:	dcfb      	bgt	10642a <_lshift+0x22>
  106432:	4648      	mov	r0, r9
  106434:	fed2f7ff 	bl	1061dc <_Balloc>
  106438:	1c01      	mov	r1, r0		(add r1, r0, #0)
  10643a:	4682      	mov	sl, r0
  10643c:	3114      	add	r1, #20
  10643e:	2c00      	cmp	r4, #0
  106440:	dd05      	ble	10644e <_lshift+0x46>
  106442:	2300      	mov	r3, #0
  106444:	2200      	mov	r2, #0
  106446:	3301      	add	r3, #1
  106448:	c104      	stmia	r1!,{r2}
  10644a:	429c      	cmp	r4, r3
  10644c:	d1fb      	bne	106446 <_lshift+0x3e>
  10644e:	4640      	mov	r0, r8
  106450:	6903      	ldr	r3, [r0, #16]
  106452:	4642      	mov	r2, r8
  106454:	009b      	lsl	r3, r3, #2
  106456:	3214      	add	r2, #20
  106458:	18d4      	add	r4, r2, r3
  10645a:	1c37      	mov	r7, r6		(add r7, r6, #0)
  10645c:	231f      	mov	r3, #31
  10645e:	401f      	and	r7, r3
  106460:	d01e      	beq	1064a0 <_lshift+0x98>
  106462:	2320      	mov	r3, #32
  106464:	1bde      	sub	r6, r3, r7
  106466:	2000      	mov	r0, #0
  106468:	6813      	ldr	r3, [r2, #0]
  10646a:	40bb      	lsl	r3, r7
  10646c:	4303      	orr	r3, r0
  10646e:	c108      	stmia	r1!,{r3}
  106470:	ca08      	ldmia	r2!,{r3}
  106472:	1c18      	mov	r0, r3		(add r0, r3, #0)
  106474:	40f0      	lsr	r0, r6
  106476:	4294      	cmp	r4, r2
  106478:	d8f6      	bhi	106468 <_lshift+0x60>
  10647a:	6008      	str	r0, [r1, #0]
  10647c:	2800      	cmp	r0, #0
  10647e:	d000      	beq	106482 <_lshift+0x7a>
  106480:	3501      	add	r5, #1
  106482:	1e6b      	sub	r3, r5, #1
  106484:	4652      	mov	r2, sl
  106486:	4648      	mov	r0, r9
  106488:	4641      	mov	r1, r8
  10648a:	6113      	str	r3, [r2, #16]
  10648c:	fd4af7ff 	bl	105f24 <_Bfree>
  106490:	4650      	mov	r0, sl
  106492:	bc1c      	pop	{r2, r3, r4}
  106494:	4690      	mov	r8, r2
  106496:	4699      	mov	r9, r3
  106498:	46a2      	mov	sl, r4
  10649a:	bcf0      	pop	{r4, r5, r6, r7}
  10649c:	bc02      	pop	{r1}
  10649e:	4708      	bx	r1
  1064a0:	ca08      	ldmia	r2!,{r3}
  1064a2:	c108      	stmia	r1!,{r3}
  1064a4:	4294      	cmp	r4, r2
  1064a6:	d9ec      	bls	106482 <_lshift+0x7a>
  1064a8:	ca08      	ldmia	r2!,{r3}
  1064aa:	c108      	stmia	r1!,{r3}
  1064ac:	4294      	cmp	r4, r2
  1064ae:	d8f7      	bhi	1064a0 <_lshift+0x98>
  1064b0:	e7e7      	b	106482 <_lshift+0x7a>
	...

001064b4 <_multiply>:
  1064b4:	b5f0      	push	{r4, r5, r6, r7, lr}
  1064b6:	465f      	mov	r7, fp
  1064b8:	4656      	mov	r6, sl
  1064ba:	464d      	mov	r5, r9
  1064bc:	4644      	mov	r4, r8
  1064be:	b4f0      	push	{r4, r5, r6, r7}
  1064c0:	690d      	ldr	r5, [r1, #16]
  1064c2:	6916      	ldr	r6, [r2, #16]
  1064c4:	b085      	sub	sp, #20
  1064c6:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  1064c8:	1c17      	mov	r7, r2		(add r7, r2, #0)
  1064ca:	42b5      	cmp	r5, r6
  1064cc:	da03      	bge	1064d6 <_multiply+0x22>
  1064ce:	1c35      	mov	r5, r6		(add r5, r6, #0)
  1064d0:	690e      	ldr	r6, [r1, #16]
  1064d2:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  1064d4:	1c14      	mov	r4, r2		(add r4, r2, #0)
  1064d6:	19aa      	add	r2, r5, r6
  1064d8:	68a3      	ldr	r3, [r4, #8]
  1064da:	4693      	mov	fp, r2
  1064dc:	6861      	ldr	r1, [r4, #4]
  1064de:	459b      	cmp	fp, r3
  1064e0:	dd00      	ble	1064e4 <_multiply+0x30>
  1064e2:	3101      	add	r1, #1
  1064e4:	fe7af7ff 	bl	1061dc <_Balloc>
  1064e8:	1c01      	mov	r1, r0		(add r1, r0, #0)
  1064ea:	9000      	str	r0, [sp, #0]
  1064ec:	4658      	mov	r0, fp
  1064ee:	3114      	add	r1, #20
  1064f0:	0083      	lsl	r3, r0, #2
  1064f2:	18cb      	add	r3, r1, r3
  1064f4:	9301      	str	r3, [sp, #4]
  1064f6:	4299      	cmp	r1, r3
  1064f8:	d205      	bcs	106506 <_multiply+0x52>
  1064fa:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  1064fc:	2200      	mov	r2, #0
  1064fe:	c304      	stmia	r3!,{r2}
  106500:	9801      	ldr	r0, [sp, #4]
  106502:	4298      	cmp	r0, r3
  106504:	d8fb      	bhi	1064fe <_multiply+0x4a>
  106506:	3414      	add	r4, #20
  106508:	00ab      	lsl	r3, r5, #2
  10650a:	3714      	add	r7, #20
  10650c:	18e2      	add	r2, r4, r3
  10650e:	46ba      	mov	sl, r7
  106510:	00b3      	lsl	r3, r6, #2
  106512:	4453      	add	r3, sl
  106514:	9404      	str	r4, [sp, #16]
  106516:	4691      	mov	r9, r2
  106518:	9302      	str	r3, [sp, #8]
  10651a:	459a      	cmp	sl, r3
  10651c:	d253      	bcs	1065c6 <_multiply+0x112>
  10651e:	9103      	str	r1, [sp, #12]
  106520:	4650      	mov	r0, sl
  106522:	6803      	ldr	r3, [r0, #0]
  106524:	4a36      	ldr	r2, [pc, #216]	(106600 <.text+0x6600>)
  106526:	1c19      	mov	r1, r3		(add r1, r3, #0)
  106528:	4011      	and	r1, r2
  10652a:	468c      	mov	ip, r1
  10652c:	d01d      	beq	10656a <_multiply+0xb6>
  10652e:	9e04      	ldr	r6, [sp, #16]
  106530:	9d03      	ldr	r5, [sp, #12]
  106532:	2700      	mov	r7, #0
  106534:	4690      	mov	r8, r2
  106536:	ce02      	ldmia	r6!,{r1}
  106538:	4643      	mov	r3, r8
  10653a:	400b      	and	r3, r1
  10653c:	4664      	mov	r4, ip
  10653e:	435c      	mul	r4, r3
  106540:	6828      	ldr	r0, [r5, #0]
  106542:	4643      	mov	r3, r8
  106544:	4003      	and	r3, r0
  106546:	18fb      	add	r3, r7, r3
  106548:	0c09      	lsr	r1, r1, #16
  10654a:	18e4      	add	r4, r4, r3
  10654c:	4663      	mov	r3, ip
  10654e:	434b      	mul	r3, r1
  106550:	0c00      	lsr	r0, r0, #16
  106552:	0c22      	lsr	r2, r4, #16
  106554:	181b      	add	r3, r3, r0
  106556:	18d2      	add	r2, r2, r3
  106558:	806a      	strh	r2, [r5, #2]
  10655a:	802c      	strh	r4, [r5, #0]
  10655c:	0c17      	lsr	r7, r2, #16
  10655e:	3504      	add	r5, #4
  106560:	45b1      	cmp	r9, r6
  106562:	d8e8      	bhi	106536 <_multiply+0x82>
  106564:	602f      	str	r7, [r5, #0]
  106566:	4652      	mov	r2, sl
  106568:	6813      	ldr	r3, [r2, #0]
  10656a:	0c1f      	lsr	r7, r3, #16
  10656c:	2f00      	cmp	r7, #0
  10656e:	d021      	beq	1065b4 <_multiply+0x100>
  106570:	9b03      	ldr	r3, [sp, #12]
  106572:	4923      	ldr	r1, [pc, #140]	(106600 <.text+0x6600>)
  106574:	681d      	ldr	r5, [r3, #0]
  106576:	2000      	mov	r0, #0
  106578:	9e04      	ldr	r6, [sp, #16]
  10657a:	4684      	mov	ip, r0
  10657c:	1c1c      	mov	r4, r3		(add r4, r3, #0)
  10657e:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106580:	4688      	mov	r8, r1
  106582:	ce04      	ldmia	r6!,{r2}
  106584:	4643      	mov	r3, r8
  106586:	4013      	and	r3, r2
  106588:	1c19      	mov	r1, r3		(add r1, r3, #0)
  10658a:	4379      	mul	r1, r7
  10658c:	0c03      	lsr	r3, r0, #16
  10658e:	4463      	add	r3, ip
  106590:	0c12      	lsr	r2, r2, #16
  106592:	18c9      	add	r1, r1, r3
  106594:	1c13      	mov	r3, r2		(add r3, r2, #0)
  106596:	437b      	mul	r3, r7
  106598:	8061      	strh	r1, [r4, #2]
  10659a:	8025      	strh	r5, [r4, #0]
  10659c:	3404      	add	r4, #4
  10659e:	6820      	ldr	r0, [r4, #0]
  1065a0:	4642      	mov	r2, r8
  1065a2:	4002      	and	r2, r0
  1065a4:	189b      	add	r3, r3, r2
  1065a6:	0c09      	lsr	r1, r1, #16
  1065a8:	18cd      	add	r5, r1, r3
  1065aa:	0c2a      	lsr	r2, r5, #16
  1065ac:	4694      	mov	ip, r2
  1065ae:	45b1      	cmp	r9, r6
  1065b0:	d8e7      	bhi	106582 <_multiply+0xce>
  1065b2:	6025      	str	r5, [r4, #0]
  1065b4:	2304      	mov	r3, #4
  1065b6:	9802      	ldr	r0, [sp, #8]
  1065b8:	449a      	add	sl, r3
  1065ba:	4550      	cmp	r0, sl
  1065bc:	d903      	bls	1065c6 <_multiply+0x112>
  1065be:	9903      	ldr	r1, [sp, #12]
  1065c0:	3104      	add	r1, #4
  1065c2:	9103      	str	r1, [sp, #12]
  1065c4:	e7ac      	b	106520 <_multiply+0x6c>
  1065c6:	465a      	mov	r2, fp
  1065c8:	2a00      	cmp	r2, #0
  1065ca:	dd0b      	ble	1065e4 <_multiply+0x130>
  1065cc:	9a01      	ldr	r2, [sp, #4]
  1065ce:	e005      	b	1065dc <_multiply+0x128>
  1065d0:	2301      	mov	r3, #1
  1065d2:	425b      	neg	r3, r3
  1065d4:	449b      	add	fp, r3
  1065d6:	4658      	mov	r0, fp
  1065d8:	2800      	cmp	r0, #0
  1065da:	d003      	beq	1065e4 <_multiply+0x130>
  1065dc:	3a04      	sub	r2, #4
  1065de:	6813      	ldr	r3, [r2, #0]
  1065e0:	2b00      	cmp	r3, #0
  1065e2:	d0f5      	beq	1065d0 <_multiply+0x11c>
  1065e4:	9a00      	ldr	r2, [sp, #0]
  1065e6:	4659      	mov	r1, fp
  1065e8:	1c10      	mov	r0, r2		(add r0, r2, #0)
  1065ea:	b005      	add	sp, #20
  1065ec:	6111      	str	r1, [r2, #16]
  1065ee:	bc3c      	pop	{r2, r3, r4, r5}
  1065f0:	4690      	mov	r8, r2
  1065f2:	4699      	mov	r9, r3
  1065f4:	46a2      	mov	sl, r4
  1065f6:	46ab      	mov	fp, r5
  1065f8:	bcf0      	pop	{r4, r5, r6, r7}
  1065fa:	bc02      	pop	{r1}
  1065fc:	4708      	bx	r1
  1065fe:	0000      	lsl	r0, r0, #0
  106600:	ffff      	second half of BL instruction 0xffff
	...

00106604 <_i2b>:
  106604:	b510      	push	{r4, lr}
  106606:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  106608:	2101      	mov	r1, #1
  10660a:	fde7f7ff 	bl	1061dc <_Balloc>
  10660e:	2301      	mov	r3, #1
  106610:	6144      	str	r4, [r0, #20]
  106612:	6103      	str	r3, [r0, #16]
  106614:	bc10      	pop	{r4}
  106616:	bc02      	pop	{r1}
  106618:	4708      	bx	r1
	...

0010661c <_multadd>:
  10661c:	b5f0      	push	{r4, r5, r6, r7, lr}
  10661e:	4657      	mov	r7, sl
  106620:	464e      	mov	r6, r9
  106622:	4645      	mov	r5, r8
  106624:	b4e0      	push	{r5, r6, r7}
  106626:	468a      	mov	sl, r1
  106628:	1c16      	mov	r6, r2		(add r6, r2, #0)
  10662a:	690a      	ldr	r2, [r1, #16]
  10662c:	4681      	mov	r9, r0
  10662e:	4f21      	ldr	r7, [pc, #132]	(1066b4 <.text+0x66b4>)
  106630:	4650      	mov	r0, sl
  106632:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  106634:	4690      	mov	r8, r2
  106636:	3014      	add	r0, #20
  106638:	2400      	mov	r4, #0
  10663a:	6803      	ldr	r3, [r0, #0]
  10663c:	1c1a      	mov	r2, r3		(add r2, r3, #0)
  10663e:	403a      	and	r2, r7
  106640:	1c31      	mov	r1, r6		(add r1, r6, #0)
  106642:	4351      	mul	r1, r2
  106644:	0c1b      	lsr	r3, r3, #16
  106646:	4373      	mul	r3, r6
  106648:	1949      	add	r1, r1, r5
  10664a:	0c0a      	lsr	r2, r1, #16
  10664c:	189b      	add	r3, r3, r2
  10664e:	0c1d      	lsr	r5, r3, #16
  106650:	4039      	and	r1, r7
  106652:	041b      	lsl	r3, r3, #16
  106654:	185b      	add	r3, r3, r1
  106656:	3401      	add	r4, #1
  106658:	c008      	stmia	r0!,{r3}
  10665a:	45a0      	cmp	r8, r4
  10665c:	dced      	bgt	10663a <_multadd+0x1e>
  10665e:	2d00      	cmp	r5, #0
  106660:	d00b      	beq	10667a <_multadd+0x5e>
  106662:	4652      	mov	r2, sl
  106664:	6893      	ldr	r3, [r2, #8]
  106666:	4598      	cmp	r8, r3
  106668:	da0f      	bge	10668a <_multadd+0x6e>
  10666a:	4642      	mov	r2, r8
  10666c:	0093      	lsl	r3, r2, #2
  10666e:	4453      	add	r3, sl
  106670:	615d      	str	r5, [r3, #20]
  106672:	4643      	mov	r3, r8
  106674:	3301      	add	r3, #1
  106676:	4652      	mov	r2, sl
  106678:	6113      	str	r3, [r2, #16]
  10667a:	4650      	mov	r0, sl
  10667c:	bc1c      	pop	{r2, r3, r4}
  10667e:	4690      	mov	r8, r2
  106680:	4699      	mov	r9, r3
  106682:	46a2      	mov	sl, r4
  106684:	bcf0      	pop	{r4, r5, r6, r7}
  106686:	bc02      	pop	{r1}
  106688:	4708      	bx	r1
  10668a:	6851      	ldr	r1, [r2, #4]
  10668c:	4648      	mov	r0, r9
  10668e:	3101      	add	r1, #1
  106690:	fda4f7ff 	bl	1061dc <_Balloc>
  106694:	4653      	mov	r3, sl
  106696:	691a      	ldr	r2, [r3, #16]
  106698:	4651      	mov	r1, sl
  10669a:	0092      	lsl	r2, r2, #2
  10669c:	1c04      	mov	r4, r0		(add r4, r0, #0)
  10669e:	310c      	add	r1, #12
  1066a0:	3208      	add	r2, #8
  1066a2:	300c      	add	r0, #12
  1066a4:	fadef7fb 	bl	101c64 <memcpy>
  1066a8:	4651      	mov	r1, sl
  1066aa:	4648      	mov	r0, r9
  1066ac:	fc3af7ff 	bl	105f24 <_Bfree>
  1066b0:	46a2      	mov	sl, r4
  1066b2:	e7da      	b	10666a <_multadd+0x4e>
  1066b4:	ffff      	second half of BL instruction 0xffff
	...

001066b8 <_pow5mult>:
  1066b8:	b5f0      	push	{r4, r5, r6, r7, lr}
  1066ba:	4647      	mov	r7, r8
  1066bc:	b480      	push	{r7}
  1066be:	2303      	mov	r3, #3
  1066c0:	1c07      	mov	r7, r0		(add r7, r0, #0)
  1066c2:	4688      	mov	r8, r1
  1066c4:	1c14      	mov	r4, r2		(add r4, r2, #0)
  1066c6:	401a      	and	r2, r3
  1066c8:	d12c      	bne	106724 <_pow5mult+0x6c>
  1066ca:	10a6      	asr	r6, r4, #2
  1066cc:	2e00      	cmp	r6, #0
  1066ce:	d01a      	beq	106706 <_pow5mult+0x4e>
  1066d0:	6cbd      	ldr	r5, [r7, #72]
  1066d2:	2d00      	cmp	r5, #0
  1066d4:	d107      	bne	1066e6 <_pow5mult+0x2e>
  1066d6:	e02f      	b	106738 <_pow5mult+0x80>
  1066d8:	1076      	asr	r6, r6, #1
  1066da:	2e00      	cmp	r6, #0
  1066dc:	d013      	beq	106706 <_pow5mult+0x4e>
  1066de:	682c      	ldr	r4, [r5, #0]
  1066e0:	2c00      	cmp	r4, #0
  1066e2:	d016      	beq	106712 <_pow5mult+0x5a>
  1066e4:	1c25      	mov	r5, r4		(add r5, r4, #0)
  1066e6:	07f3      	lsl	r3, r6, #31
  1066e8:	d5f6      	bpl	1066d8 <_pow5mult+0x20>
  1066ea:	4641      	mov	r1, r8
  1066ec:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  1066ee:	1c38      	mov	r0, r7		(add r0, r7, #0)
  1066f0:	fee0f7ff 	bl	1064b4 <_multiply>
  1066f4:	1076      	asr	r6, r6, #1
  1066f6:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1066f8:	4641      	mov	r1, r8
  1066fa:	1c38      	mov	r0, r7		(add r0, r7, #0)
  1066fc:	fc12f7ff 	bl	105f24 <_Bfree>
  106700:	46a0      	mov	r8, r4
  106702:	2e00      	cmp	r6, #0
  106704:	d1eb      	bne	1066de <_pow5mult+0x26>
  106706:	4640      	mov	r0, r8
  106708:	bc04      	pop	{r2}
  10670a:	4690      	mov	r8, r2
  10670c:	bcf0      	pop	{r4, r5, r6, r7}
  10670e:	bc02      	pop	{r1}
  106710:	4708      	bx	r1
  106712:	1c29      	mov	r1, r5		(add r1, r5, #0)
  106714:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  106716:	1c38      	mov	r0, r7		(add r0, r7, #0)
  106718:	feccf7ff 	bl	1064b4 <_multiply>
  10671c:	6028      	str	r0, [r5, #0]
  10671e:	1c05      	mov	r5, r0		(add r5, r0, #0)
  106720:	6004      	str	r4, [r0, #0]
  106722:	e7e0      	b	1066e6 <_pow5mult+0x2e>
  106724:	4b09      	ldr	r3, [pc, #36]	(10674c <.text+0x674c>)
  106726:	0092      	lsl	r2, r2, #2
  106728:	18d2      	add	r2, r2, r3
  10672a:	3a04      	sub	r2, #4
  10672c:	6812      	ldr	r2, [r2, #0]
  10672e:	2300      	mov	r3, #0
  106730:	ff74f7ff 	bl	10661c <_multadd>
  106734:	4680      	mov	r8, r0
  106736:	e7c8      	b	1066ca <_pow5mult+0x12>
  106738:	1c38      	mov	r0, r7		(add r0, r7, #0)
  10673a:	4905      	ldr	r1, [pc, #20]	(106750 <.text+0x6750>)
  10673c:	ff62f7ff 	bl	106604 <_i2b>
  106740:	2300      	mov	r3, #0
  106742:	1c05      	mov	r5, r0		(add r5, r0, #0)
  106744:	64b8      	str	r0, [r7, #72]
  106746:	6003      	str	r3, [r0, #0]
  106748:	e7cd      	b	1066e6 <_pow5mult+0x2e>
  10674a:	0000      	lsl	r0, r0, #0
  10674c:	84e4      	strh	r4, [r4, #38]
  10674e:	0010      	lsl	r0, r2, #0
  106750:	0271      	lsl	r1, r6, #9
	...

00106754 <_s2b>:
  106754:	b5f0      	push	{r4, r5, r6, r7, lr}
  106756:	4647      	mov	r7, r8
  106758:	b480      	push	{r7}
  10675a:	1c06      	mov	r6, r0		(add r6, r0, #0)
  10675c:	1c18      	mov	r0, r3		(add r0, r3, #0)
  10675e:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  106760:	3008      	add	r0, #8
  106762:	2109      	mov	r1, #9
  106764:	1c17      	mov	r7, r2		(add r7, r2, #0)
  106766:	4698      	mov	r8, r3
  106768:	fb88f000 	bl	106e7c <__aeabi_idiv>
  10676c:	2801      	cmp	r0, #1
  10676e:	dd36      	ble	1067de <_s2b+0x8a>
  106770:	2301      	mov	r3, #1
  106772:	2100      	mov	r1, #0
  106774:	005b      	lsl	r3, r3, #1
  106776:	3101      	add	r1, #1
  106778:	4298      	cmp	r0, r3
  10677a:	dcfb      	bgt	106774 <_s2b+0x20>
  10677c:	1c30      	mov	r0, r6		(add r0, r6, #0)
  10677e:	fd2df7ff 	bl	1061dc <_Balloc>
  106782:	9b06      	ldr	r3, [sp, #24]
  106784:	6143      	str	r3, [r0, #20]
  106786:	2301      	mov	r3, #1
  106788:	1c01      	mov	r1, r0		(add r1, r0, #0)
  10678a:	6103      	str	r3, [r0, #16]
  10678c:	2f09      	cmp	r7, #9
  10678e:	dd22      	ble	1067d6 <_s2b+0x82>
  106790:	2509      	mov	r5, #9
  106792:	5d2b      	ldrb	r3, [r5, r4]
  106794:	1c30      	mov	r0, r6		(add r0, r6, #0)
  106796:	3b30      	sub	r3, #48
  106798:	220a      	mov	r2, #10
  10679a:	ff3ff7ff 	bl	10661c <_multadd>
  10679e:	3501      	add	r5, #1
  1067a0:	1c01      	mov	r1, r0		(add r1, r0, #0)
  1067a2:	42af      	cmp	r7, r5
  1067a4:	d1f5      	bne	106792 <_s2b+0x3e>
  1067a6:	1963      	add	r3, r4, r5
  1067a8:	3301      	add	r3, #1
  1067aa:	45a8      	cmp	r8, r5
  1067ac:	dd0d      	ble	1067ca <_s2b+0x76>
  1067ae:	4642      	mov	r2, r8
  1067b0:	1c1c      	mov	r4, r3		(add r4, r3, #0)
  1067b2:	1b53      	sub	r3, r2, r5
  1067b4:	18e5      	add	r5, r4, r3
  1067b6:	7823      	ldrb	r3, [r4, #0]
  1067b8:	1c30      	mov	r0, r6		(add r0, r6, #0)
  1067ba:	3b30      	sub	r3, #48
  1067bc:	220a      	mov	r2, #10
  1067be:	ff2df7ff 	bl	10661c <_multadd>
  1067c2:	3401      	add	r4, #1
  1067c4:	1c01      	mov	r1, r0		(add r1, r0, #0)
  1067c6:	42a5      	cmp	r5, r4
  1067c8:	d1f5      	bne	1067b6 <_s2b+0x62>
  1067ca:	1c08      	mov	r0, r1		(add r0, r1, #0)
  1067cc:	bc04      	pop	{r2}
  1067ce:	4690      	mov	r8, r2
  1067d0:	bcf0      	pop	{r4, r5, r6, r7}
  1067d2:	bc02      	pop	{r1}
  1067d4:	4708      	bx	r1
  1067d6:	1c23      	mov	r3, r4		(add r3, r4, #0)
  1067d8:	330a      	add	r3, #10
  1067da:	2509      	mov	r5, #9
  1067dc:	e7e5      	b	1067aa <_s2b+0x56>
  1067de:	2100      	mov	r1, #0
  1067e0:	e7cc      	b	10677c <_s2b+0x28>
  1067e2:	46c0      	nop			(mov r8, r8)

001067e4 <_realloc_r>:
  1067e4:	b5f0      	push	{r4, r5, r6, r7, lr}
  1067e6:	465f      	mov	r7, fp
  1067e8:	4656      	mov	r6, sl
  1067ea:	464d      	mov	r5, r9
  1067ec:	4644      	mov	r4, r8
  1067ee:	b4f0      	push	{r4, r5, r6, r7}
  1067f0:	b085      	sub	sp, #20
  1067f2:	4683      	mov	fp, r0
  1067f4:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  1067f6:	1c15      	mov	r5, r2		(add r5, r2, #0)
  1067f8:	2900      	cmp	r1, #0
  1067fa:	d100      	bne	1067fe <_realloc_r+0x1a>
  1067fc:	e118      	b	106a30 <_realloc_r+0x24c>
  1067fe:	1c34      	mov	r4, r6		(add r4, r6, #0)
  106800:	3c08      	sub	r4, #8
  106802:	fb8bf7ff 	bl	105f1c <__malloc_lock>
  106806:	6860      	ldr	r0, [r4, #4]
  106808:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  10680a:	320b      	add	r2, #11
  10680c:	4681      	mov	r9, r0
  10680e:	2a16      	cmp	r2, #22
  106810:	d823      	bhi	10685a <_realloc_r+0x76>
  106812:	2110      	mov	r1, #16
  106814:	9103      	str	r1, [sp, #12]
  106816:	2010      	mov	r0, #16
  106818:	9a03      	ldr	r2, [sp, #12]
  10681a:	4295      	cmp	r5, r2
  10681c:	d823      	bhi	106866 <_realloc_r+0x82>
  10681e:	2103      	mov	r1, #3
  106820:	464a      	mov	r2, r9
  106822:	438a      	bic	r2, r1
  106824:	4690      	mov	r8, r2
  106826:	468c      	mov	ip, r1
  106828:	4580      	cmp	r8, r0
  10682a:	db2a      	blt	106882 <_realloc_r+0x9e>
  10682c:	1c25      	mov	r5, r4		(add r5, r4, #0)
  10682e:	46a2      	mov	sl, r4
  106830:	3508      	add	r5, #8
  106832:	1c17      	mov	r7, r2		(add r7, r2, #0)
  106834:	9903      	ldr	r1, [sp, #12]
  106836:	1a78      	sub	r0, r7, r1
  106838:	280f      	cmp	r0, #15
  10683a:	d900      	bls	10683e <_realloc_r+0x5a>
  10683c:	e0fd      	b	106a3a <_realloc_r+0x256>
  10683e:	6863      	ldr	r3, [r4, #4]
  106840:	2101      	mov	r1, #1
  106842:	400b      	and	r3, r1
  106844:	433b      	orr	r3, r7
  106846:	6063      	str	r3, [r4, #4]
  106848:	4650      	mov	r0, sl
  10684a:	183a      	add	r2, r7, r0
  10684c:	6853      	ldr	r3, [r2, #4]
  10684e:	430b      	orr	r3, r1
  106850:	6053      	str	r3, [r2, #4]
  106852:	4658      	mov	r0, fp
  106854:	fb64f7ff 	bl	105f20 <__malloc_unlock>
  106858:	e009      	b	10686e <_realloc_r+0x8a>
  10685a:	2307      	mov	r3, #7
  10685c:	1c10      	mov	r0, r2		(add r0, r2, #0)
  10685e:	4398      	bic	r0, r3
  106860:	9003      	str	r0, [sp, #12]
  106862:	2800      	cmp	r0, #0
  106864:	dad8      	bge	106818 <_realloc_r+0x34>
  106866:	230c      	mov	r3, #12
  106868:	465e      	mov	r6, fp
  10686a:	6033      	str	r3, [r6, #0]
  10686c:	2500      	mov	r5, #0
  10686e:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106870:	b005      	add	sp, #20
  106872:	bc3c      	pop	{r2, r3, r4, r5}
  106874:	4690      	mov	r8, r2
  106876:	4699      	mov	r9, r3
  106878:	46a2      	mov	sl, r4
  10687a:	46ab      	mov	fp, r5
  10687c:	bcf0      	pop	{r4, r5, r6, r7}
  10687e:	bc02      	pop	{r1}
  106880:	4708      	bx	r1
  106882:	4bcd      	ldr	r3, [pc, #820]	(106bb8 <.text+0x6bb8>)
  106884:	1c21      	mov	r1, r4		(add r1, r4, #0)
  106886:	689a      	ldr	r2, [r3, #8]
  106888:	4441      	add	r1, r8
  10688a:	46a2      	mov	sl, r4
  10688c:	9300      	str	r3, [sp, #0]
  10688e:	9201      	str	r2, [sp, #4]
  106890:	4291      	cmp	r1, r2
  106892:	d100      	bne	106896 <_realloc_r+0xb2>
  106894:	e0f2      	b	106a7c <_realloc_r+0x298>
  106896:	684f      	ldr	r7, [r1, #4]
  106898:	2301      	mov	r3, #1
  10689a:	1c3a      	mov	r2, r7		(add r2, r7, #0)
  10689c:	439a      	bic	r2, r3
  10689e:	1852      	add	r2, r2, r1
  1068a0:	6852      	ldr	r2, [r2, #4]
  1068a2:	421a      	tst	r2, r3
  1068a4:	d000      	beq	1068a8 <_realloc_r+0xc4>
  1068a6:	e0db      	b	106a60 <_realloc_r+0x27c>
  1068a8:	4662      	mov	r2, ip
  1068aa:	4397      	bic	r7, r2
  1068ac:	46bc      	mov	ip, r7
  1068ae:	4647      	mov	r7, r8
  1068b0:	4467      	add	r7, ip
  1068b2:	42b8      	cmp	r0, r7
  1068b4:	dc00      	bgt	1068b8 <_realloc_r+0xd4>
  1068b6:	e0d6      	b	106a66 <_realloc_r+0x282>
  1068b8:	464a      	mov	r2, r9
  1068ba:	07d2      	lsl	r2, r2, #31
  1068bc:	d47d      	bmi	1069ba <_realloc_r+0x1d6>
  1068be:	6823      	ldr	r3, [r4, #0]
  1068c0:	1ae3      	sub	r3, r4, r3
  1068c2:	685a      	ldr	r2, [r3, #4]
  1068c4:	4699      	mov	r9, r3
  1068c6:	2303      	mov	r3, #3
  1068c8:	439a      	bic	r2, r3
  1068ca:	2900      	cmp	r1, #0
  1068cc:	d040      	beq	106950 <_realloc_r+0x16c>
  1068ce:	9b01      	ldr	r3, [sp, #4]
  1068d0:	4299      	cmp	r1, r3
  1068d2:	d100      	bne	1068d6 <_realloc_r+0xf2>
  1068d4:	e0f0      	b	106ab8 <_realloc_r+0x2d4>
  1068d6:	4643      	mov	r3, r8
  1068d8:	189f      	add	r7, r3, r2
  1068da:	4662      	mov	r2, ip
  1068dc:	19d2      	add	r2, r2, r7
  1068de:	9204      	str	r2, [sp, #16]
  1068e0:	4290      	cmp	r0, r2
  1068e2:	dc37      	bgt	106954 <_realloc_r+0x170>
  1068e4:	68ca      	ldr	r2, [r1, #12]
  1068e6:	688b      	ldr	r3, [r1, #8]
  1068e8:	6093      	str	r3, [r2, #8]
  1068ea:	60da      	str	r2, [r3, #12]
  1068ec:	464b      	mov	r3, r9
  1068ee:	68da      	ldr	r2, [r3, #12]
  1068f0:	689b      	ldr	r3, [r3, #8]
  1068f2:	60da      	str	r2, [r3, #12]
  1068f4:	6093      	str	r3, [r2, #8]
  1068f6:	4642      	mov	r2, r8
  1068f8:	464d      	mov	r5, r9
  1068fa:	3a04      	sub	r2, #4
  1068fc:	46ca      	mov	sl, r9
  1068fe:	3508      	add	r5, #8
  106900:	2a24      	cmp	r2, #36
  106902:	d900      	bls	106906 <_realloc_r+0x122>
  106904:	e129      	b	106b5a <_realloc_r+0x376>
  106906:	1c30      	mov	r0, r6		(add r0, r6, #0)
  106908:	1c2c      	mov	r4, r5		(add r4, r5, #0)
  10690a:	2a13      	cmp	r2, #19
  10690c:	d915      	bls	10693a <_realloc_r+0x156>
  10690e:	1c31      	mov	r1, r6		(add r1, r6, #0)
  106910:	c908      	ldmia	r1!,{r3}
  106912:	4648      	mov	r0, r9
  106914:	6083      	str	r3, [r0, #8]
  106916:	6873      	ldr	r3, [r6, #4]
  106918:	3408      	add	r4, #8
  10691a:	60c3      	str	r3, [r0, #12]
  10691c:	1d08      	add	r0, r1, #4
  10691e:	2a1b      	cmp	r2, #27
  106920:	d90b      	bls	10693a <_realloc_r+0x156>
  106922:	684b      	ldr	r3, [r1, #4]
  106924:	4649      	mov	r1, r9
  106926:	610b      	str	r3, [r1, #16]
  106928:	6843      	ldr	r3, [r0, #4]
  10692a:	1d01      	add	r1, r0, #4
  10692c:	464e      	mov	r6, r9
  10692e:	6173      	str	r3, [r6, #20]
  106930:	3408      	add	r4, #8
  106932:	1d08      	add	r0, r1, #4
  106934:	2a24      	cmp	r2, #36
  106936:	d100      	bne	10693a <_realloc_r+0x156>
  106938:	e128      	b	106b8c <_realloc_r+0x3a8>
  10693a:	1c01      	mov	r1, r0		(add r1, r0, #0)
  10693c:	c908      	ldmia	r1!,{r3}
  10693e:	1c22      	mov	r2, r4		(add r2, r4, #0)
  106940:	c208      	stmia	r2!,{r3}
  106942:	6843      	ldr	r3, [r0, #4]
  106944:	6063      	str	r3, [r4, #4]
  106946:	9f04      	ldr	r7, [sp, #16]
  106948:	684b      	ldr	r3, [r1, #4]
  10694a:	464c      	mov	r4, r9
  10694c:	6053      	str	r3, [r2, #4]
  10694e:	e771      	b	106834 <_realloc_r+0x50>
  106950:	4641      	mov	r1, r8
  106952:	188f      	add	r7, r1, r2
  106954:	42b8      	cmp	r0, r7
  106956:	dc30      	bgt	1069ba <_realloc_r+0x1d6>
  106958:	464b      	mov	r3, r9
  10695a:	68da      	ldr	r2, [r3, #12]
  10695c:	689b      	ldr	r3, [r3, #8]
  10695e:	60da      	str	r2, [r3, #12]
  106960:	6093      	str	r3, [r2, #8]
  106962:	4642      	mov	r2, r8
  106964:	464d      	mov	r5, r9
  106966:	3a04      	sub	r2, #4
  106968:	46ca      	mov	sl, r9
  10696a:	3508      	add	r5, #8
  10696c:	2a24      	cmp	r2, #36
  10696e:	d900      	bls	106972 <_realloc_r+0x18e>
  106970:	e0fa      	b	106b68 <_realloc_r+0x384>
  106972:	1c30      	mov	r0, r6		(add r0, r6, #0)
  106974:	1c2c      	mov	r4, r5		(add r4, r5, #0)
  106976:	2a13      	cmp	r2, #19
  106978:	d915      	bls	1069a6 <_realloc_r+0x1c2>
  10697a:	1c31      	mov	r1, r6		(add r1, r6, #0)
  10697c:	c908      	ldmia	r1!,{r3}
  10697e:	4648      	mov	r0, r9
  106980:	6083      	str	r3, [r0, #8]
  106982:	6873      	ldr	r3, [r6, #4]
  106984:	3408      	add	r4, #8
  106986:	60c3      	str	r3, [r0, #12]
  106988:	1d08      	add	r0, r1, #4
  10698a:	2a1b      	cmp	r2, #27
  10698c:	d90b      	bls	1069a6 <_realloc_r+0x1c2>
  10698e:	684b      	ldr	r3, [r1, #4]
  106990:	4649      	mov	r1, r9
  106992:	610b      	str	r3, [r1, #16]
  106994:	6843      	ldr	r3, [r0, #4]
  106996:	1d01      	add	r1, r0, #4
  106998:	464e      	mov	r6, r9
  10699a:	6173      	str	r3, [r6, #20]
  10699c:	3408      	add	r4, #8
  10699e:	1d08      	add	r0, r1, #4
  1069a0:	2a24      	cmp	r2, #36
  1069a2:	d100      	bne	1069a6 <_realloc_r+0x1c2>
  1069a4:	e0f9      	b	106b9a <_realloc_r+0x3b6>
  1069a6:	1c01      	mov	r1, r0		(add r1, r0, #0)
  1069a8:	c908      	ldmia	r1!,{r3}
  1069aa:	1c22      	mov	r2, r4		(add r2, r4, #0)
  1069ac:	c208      	stmia	r2!,{r3}
  1069ae:	6843      	ldr	r3, [r0, #4]
  1069b0:	6063      	str	r3, [r4, #4]
  1069b2:	684b      	ldr	r3, [r1, #4]
  1069b4:	464c      	mov	r4, r9
  1069b6:	6053      	str	r3, [r2, #4]
  1069b8:	e73c      	b	106834 <_realloc_r+0x50>
  1069ba:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1069bc:	4658      	mov	r0, fp
  1069be:	ff3bf7fe 	bl	105838 <_malloc_r>
  1069c2:	1c05      	mov	r5, r0		(add r5, r0, #0)
  1069c4:	2800      	cmp	r0, #0
  1069c6:	d100      	bne	1069ca <_realloc_r+0x1e6>
  1069c8:	e743      	b	106852 <_realloc_r+0x6e>
  1069ca:	6863      	ldr	r3, [r4, #4]
  1069cc:	2201      	mov	r2, #1
  1069ce:	1c01      	mov	r1, r0		(add r1, r0, #0)
  1069d0:	4393      	bic	r3, r2
  1069d2:	3908      	sub	r1, #8
  1069d4:	18e3      	add	r3, r4, r3
  1069d6:	4299      	cmp	r1, r3
  1069d8:	d100      	bne	1069dc <_realloc_r+0x1f8>
  1069da:	e0b6      	b	106b4a <_realloc_r+0x366>
  1069dc:	4642      	mov	r2, r8
  1069de:	3a04      	sub	r2, #4
  1069e0:	2a24      	cmp	r2, #36
  1069e2:	d847      	bhi	106a74 <_realloc_r+0x290>
  1069e4:	1c30      	mov	r0, r6		(add r0, r6, #0)
  1069e6:	1c2c      	mov	r4, r5		(add r4, r5, #0)
  1069e8:	2a13      	cmp	r2, #19
  1069ea:	d914      	bls	106a16 <_realloc_r+0x232>
  1069ec:	1c37      	mov	r7, r6		(add r7, r6, #0)
  1069ee:	cf08      	ldmia	r7!,{r3}
  1069f0:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1069f2:	c108      	stmia	r1!,{r3}
  1069f4:	6873      	ldr	r3, [r6, #4]
  1069f6:	1d0c      	add	r4, r1, #4
  1069f8:	606b      	str	r3, [r5, #4]
  1069fa:	1d38      	add	r0, r7, #4
  1069fc:	2a1b      	cmp	r2, #27
  1069fe:	d90a      	bls	106a16 <_realloc_r+0x232>
  106a00:	687b      	ldr	r3, [r7, #4]
  106a02:	604b      	str	r3, [r1, #4]
  106a04:	6843      	ldr	r3, [r0, #4]
  106a06:	1d27      	add	r7, r4, #4
  106a08:	1d01      	add	r1, r0, #4
  106a0a:	6063      	str	r3, [r4, #4]
  106a0c:	1d08      	add	r0, r1, #4
  106a0e:	1d3c      	add	r4, r7, #4
  106a10:	2a24      	cmp	r2, #36
  106a12:	d100      	bne	106a16 <_realloc_r+0x232>
  106a14:	e0ae      	b	106b74 <_realloc_r+0x390>
  106a16:	1c01      	mov	r1, r0		(add r1, r0, #0)
  106a18:	c908      	ldmia	r1!,{r3}
  106a1a:	1c22      	mov	r2, r4		(add r2, r4, #0)
  106a1c:	c208      	stmia	r2!,{r3}
  106a1e:	6843      	ldr	r3, [r0, #4]
  106a20:	6063      	str	r3, [r4, #4]
  106a22:	684b      	ldr	r3, [r1, #4]
  106a24:	6053      	str	r3, [r2, #4]
  106a26:	4658      	mov	r0, fp
  106a28:	1c31      	mov	r1, r6		(add r1, r6, #0)
  106a2a:	fbabf7fe 	bl	105184 <_free_r>
  106a2e:	e710      	b	106852 <_realloc_r+0x6e>
  106a30:	1c11      	mov	r1, r2		(add r1, r2, #0)
  106a32:	ff01f7fe 	bl	105838 <_malloc_r>
  106a36:	1c05      	mov	r5, r0		(add r5, r0, #0)
  106a38:	e719      	b	10686e <_realloc_r+0x8a>
  106a3a:	6863      	ldr	r3, [r4, #4]
  106a3c:	2201      	mov	r2, #1
  106a3e:	9e03      	ldr	r6, [sp, #12]
  106a40:	4013      	and	r3, r2
  106a42:	4333      	orr	r3, r6
  106a44:	6063      	str	r3, [r4, #4]
  106a46:	1c03      	mov	r3, r0		(add r3, r0, #0)
  106a48:	4451      	add	r1, sl
  106a4a:	4313      	orr	r3, r2
  106a4c:	604b      	str	r3, [r1, #4]
  106a4e:	1808      	add	r0, r1, r0
  106a50:	6843      	ldr	r3, [r0, #4]
  106a52:	4313      	orr	r3, r2
  106a54:	6043      	str	r3, [r0, #4]
  106a56:	3108      	add	r1, #8
  106a58:	4658      	mov	r0, fp
  106a5a:	fb93f7fe 	bl	105184 <_free_r>
  106a5e:	e6f8      	b	106852 <_realloc_r+0x6e>
  106a60:	2100      	mov	r1, #0
  106a62:	468c      	mov	ip, r1
  106a64:	e728      	b	1068b8 <_realloc_r+0xd4>
  106a66:	68ca      	ldr	r2, [r1, #12]
  106a68:	688b      	ldr	r3, [r1, #8]
  106a6a:	1c25      	mov	r5, r4		(add r5, r4, #0)
  106a6c:	3508      	add	r5, #8
  106a6e:	60da      	str	r2, [r3, #12]
  106a70:	6093      	str	r3, [r2, #8]
  106a72:	e6df      	b	106834 <_realloc_r+0x50>
  106a74:	1c31      	mov	r1, r6		(add r1, r6, #0)
  106a76:	f9d9f7ff 	bl	105e2c <memmove>
  106a7a:	e7d4      	b	106a26 <_realloc_r+0x242>
  106a7c:	684b      	ldr	r3, [r1, #4]
  106a7e:	4662      	mov	r2, ip
  106a80:	4393      	bic	r3, r2
  106a82:	469c      	mov	ip, r3
  106a84:	9b03      	ldr	r3, [sp, #12]
  106a86:	4642      	mov	r2, r8
  106a88:	4462      	add	r2, ip
  106a8a:	3310      	add	r3, #16
  106a8c:	429a      	cmp	r2, r3
  106a8e:	da00      	bge	106a92 <_realloc_r+0x2ae>
  106a90:	e712      	b	1068b8 <_realloc_r+0xd4>
  106a92:	9903      	ldr	r1, [sp, #12]
  106a94:	9b00      	ldr	r3, [sp, #0]
  106a96:	9e03      	ldr	r6, [sp, #12]
  106a98:	4451      	add	r1, sl
  106a9a:	6099      	str	r1, [r3, #8]
  106a9c:	1b93      	sub	r3, r2, r6
  106a9e:	2201      	mov	r2, #1
  106aa0:	4313      	orr	r3, r2
  106aa2:	604b      	str	r3, [r1, #4]
  106aa4:	6863      	ldr	r3, [r4, #4]
  106aa6:	4013      	and	r3, r2
  106aa8:	4333      	orr	r3, r6
  106aaa:	6063      	str	r3, [r4, #4]
  106aac:	4658      	mov	r0, fp
  106aae:	fa37f7ff 	bl	105f20 <__malloc_unlock>
  106ab2:	1c25      	mov	r5, r4		(add r5, r4, #0)
  106ab4:	3508      	add	r5, #8
  106ab6:	e6da      	b	10686e <_realloc_r+0x8a>
  106ab8:	4641      	mov	r1, r8
  106aba:	9b03      	ldr	r3, [sp, #12]
  106abc:	188f      	add	r7, r1, r2
  106abe:	4662      	mov	r2, ip
  106ac0:	19d2      	add	r2, r2, r7
  106ac2:	3310      	add	r3, #16
  106ac4:	9202      	str	r2, [sp, #8]
  106ac6:	429a      	cmp	r2, r3
  106ac8:	da00      	bge	106acc <_realloc_r+0x2e8>
  106aca:	e743      	b	106954 <_realloc_r+0x170>
  106acc:	464b      	mov	r3, r9
  106ace:	68da      	ldr	r2, [r3, #12]
  106ad0:	689b      	ldr	r3, [r3, #8]
  106ad2:	60da      	str	r2, [r3, #12]
  106ad4:	6093      	str	r3, [r2, #8]
  106ad6:	4642      	mov	r2, r8
  106ad8:	464d      	mov	r5, r9
  106ada:	3a04      	sub	r2, #4
  106adc:	3508      	add	r5, #8
  106ade:	2a24      	cmp	r2, #36
  106ae0:	d84f      	bhi	106b82 <_realloc_r+0x39e>
  106ae2:	1c30      	mov	r0, r6		(add r0, r6, #0)
  106ae4:	1c2c      	mov	r4, r5		(add r4, r5, #0)
  106ae6:	2a13      	cmp	r2, #19
  106ae8:	d914      	bls	106b14 <_realloc_r+0x330>
  106aea:	1c31      	mov	r1, r6		(add r1, r6, #0)
  106aec:	c908      	ldmia	r1!,{r3}
  106aee:	4648      	mov	r0, r9
  106af0:	6083      	str	r3, [r0, #8]
  106af2:	6873      	ldr	r3, [r6, #4]
  106af4:	3408      	add	r4, #8
  106af6:	60c3      	str	r3, [r0, #12]
  106af8:	1d08      	add	r0, r1, #4
  106afa:	2a1b      	cmp	r2, #27
  106afc:	d90a      	bls	106b14 <_realloc_r+0x330>
  106afe:	684b      	ldr	r3, [r1, #4]
  106b00:	4649      	mov	r1, r9
  106b02:	610b      	str	r3, [r1, #16]
  106b04:	6843      	ldr	r3, [r0, #4]
  106b06:	1d01      	add	r1, r0, #4
  106b08:	464e      	mov	r6, r9
  106b0a:	6173      	str	r3, [r6, #20]
  106b0c:	3408      	add	r4, #8
  106b0e:	1d08      	add	r0, r1, #4
  106b10:	2a24      	cmp	r2, #36
  106b12:	d049      	beq	106ba8 <_realloc_r+0x3c4>
  106b14:	1c01      	mov	r1, r0		(add r1, r0, #0)
  106b16:	c908      	ldmia	r1!,{r3}
  106b18:	1c22      	mov	r2, r4		(add r2, r4, #0)
  106b1a:	c208      	stmia	r2!,{r3}
  106b1c:	6843      	ldr	r3, [r0, #4]
  106b1e:	6063      	str	r3, [r4, #4]
  106b20:	684b      	ldr	r3, [r1, #4]
  106b22:	6053      	str	r3, [r2, #4]
  106b24:	9a02      	ldr	r2, [sp, #8]
  106b26:	9e03      	ldr	r6, [sp, #12]
  106b28:	9903      	ldr	r1, [sp, #12]
  106b2a:	1b93      	sub	r3, r2, r6
  106b2c:	2201      	mov	r2, #1
  106b2e:	4449      	add	r1, r9
  106b30:	9800      	ldr	r0, [sp, #0]
  106b32:	4313      	orr	r3, r2
  106b34:	604b      	str	r3, [r1, #4]
  106b36:	6081      	str	r1, [r0, #8]
  106b38:	4648      	mov	r0, r9
  106b3a:	6843      	ldr	r3, [r0, #4]
  106b3c:	4013      	and	r3, r2
  106b3e:	4333      	orr	r3, r6
  106b40:	6043      	str	r3, [r0, #4]
  106b42:	4658      	mov	r0, fp
  106b44:	f9ecf7ff 	bl	105f20 <__malloc_unlock>
  106b48:	e691      	b	10686e <_realloc_r+0x8a>
  106b4a:	684b      	ldr	r3, [r1, #4]
  106b4c:	2203      	mov	r2, #3
  106b4e:	4393      	bic	r3, r2
  106b50:	4640      	mov	r0, r8
  106b52:	1c25      	mov	r5, r4		(add r5, r4, #0)
  106b54:	18c7      	add	r7, r0, r3
  106b56:	3508      	add	r5, #8
  106b58:	e66c      	b	106834 <_realloc_r+0x50>
  106b5a:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106b5c:	1c31      	mov	r1, r6		(add r1, r6, #0)
  106b5e:	f965f7ff 	bl	105e2c <memmove>
  106b62:	9f04      	ldr	r7, [sp, #16]
  106b64:	464c      	mov	r4, r9
  106b66:	e665      	b	106834 <_realloc_r+0x50>
  106b68:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106b6a:	1c31      	mov	r1, r6		(add r1, r6, #0)
  106b6c:	f95ef7ff 	bl	105e2c <memmove>
  106b70:	464c      	mov	r4, r9
  106b72:	e65f      	b	106834 <_realloc_r+0x50>
  106b74:	684b      	ldr	r3, [r1, #4]
  106b76:	607b      	str	r3, [r7, #4]
  106b78:	6843      	ldr	r3, [r0, #4]
  106b7a:	3008      	add	r0, #8
  106b7c:	6063      	str	r3, [r4, #4]
  106b7e:	3408      	add	r4, #8
  106b80:	e749      	b	106a16 <_realloc_r+0x232>
  106b82:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106b84:	1c31      	mov	r1, r6		(add r1, r6, #0)
  106b86:	f951f7ff 	bl	105e2c <memmove>
  106b8a:	e7cb      	b	106b24 <_realloc_r+0x340>
  106b8c:	684b      	ldr	r3, [r1, #4]
  106b8e:	61b3      	str	r3, [r6, #24]
  106b90:	6843      	ldr	r3, [r0, #4]
  106b92:	3408      	add	r4, #8
  106b94:	3008      	add	r0, #8
  106b96:	61f3      	str	r3, [r6, #28]
  106b98:	e6cf      	b	10693a <_realloc_r+0x156>
  106b9a:	684b      	ldr	r3, [r1, #4]
  106b9c:	61b3      	str	r3, [r6, #24]
  106b9e:	6843      	ldr	r3, [r0, #4]
  106ba0:	3408      	add	r4, #8
  106ba2:	3008      	add	r0, #8
  106ba4:	61f3      	str	r3, [r6, #28]
  106ba6:	e6fe      	b	1069a6 <_realloc_r+0x1c2>
  106ba8:	684b      	ldr	r3, [r1, #4]
  106baa:	61b3      	str	r3, [r6, #24]
  106bac:	6843      	ldr	r3, [r0, #4]
  106bae:	3408      	add	r4, #8
  106bb0:	3008      	add	r0, #8
  106bb2:	61f3      	str	r3, [r6, #28]
  106bb4:	e7ae      	b	106b14 <_realloc_r+0x330>
  106bb6:	0000      	lsl	r0, r0, #0
  106bb8:	0428      	lsl	r0, r5, #16
  106bba:	0020      	lsl	r0, r4, #0

00106bbc <isinf>:
  106bbc:	424a      	neg	r2, r1
  106bbe:	4b06      	ldr	r3, [pc, #24]	(106bd8 <.text+0x6bd8>)
  106bc0:	430a      	orr	r2, r1
  106bc2:	4003      	and	r3, r0
  106bc4:	0fd2      	lsr	r2, r2, #31
  106bc6:	431a      	orr	r2, r3
  106bc8:	4b04      	ldr	r3, [pc, #16]	(106bdc <.text+0x6bdc>)
  106bca:	1a9b      	sub	r3, r3, r2
  106bcc:	425a      	neg	r2, r3
  106bce:	4313      	orr	r3, r2
  106bd0:	0fdb      	lsr	r3, r3, #31
  106bd2:	2001      	mov	r0, #1
  106bd4:	1ac0      	sub	r0, r0, r3
  106bd6:	4770      	bx	lr
  106bd8:	ffff      	second half of BL instruction 0xffff
  106bda:	7fff      	ldrb	r7, [r7, #31]
  106bdc:	0000      	lsl	r0, r0, #0
  106bde:	7ff0      	ldrb	r0, [r6, #31]

00106be0 <isnan>:
  106be0:	424a      	neg	r2, r1
  106be2:	4b04      	ldr	r3, [pc, #16]	(106bf4 <.text+0x6bf4>)
  106be4:	430a      	orr	r2, r1
  106be6:	4003      	and	r3, r0
  106be8:	0fd2      	lsr	r2, r2, #31
  106bea:	4803      	ldr	r0, [pc, #12]	(106bf8 <.text+0x6bf8>)
  106bec:	431a      	orr	r2, r3
  106bee:	1a80      	sub	r0, r0, r2
  106bf0:	0fc0      	lsr	r0, r0, #31
  106bf2:	4770      	bx	lr
  106bf4:	ffff      	second half of BL instruction 0xffff
  106bf6:	7fff      	ldrb	r7, [r7, #31]
  106bf8:	0000      	lsl	r0, r0, #0
  106bfa:	7ff0      	ldrb	r0, [r6, #31]

00106bfc <__sclose>:
  106bfc:	b500      	push	{lr}
  106bfe:	4b04      	ldr	r3, [pc, #16]	(106c10 <.text+0x6c10>)
  106c00:	1c02      	mov	r2, r0		(add r2, r0, #0)
  106c02:	6818      	ldr	r0, [r3, #0]
  106c04:	230e      	mov	r3, #14
  106c06:	5ed1      	ldrsh	r1, [r2, r3]
  106c08:	fa08f001 	bl	10801c <___close_r_from_thumb>
  106c0c:	bc02      	pop	{r1}
  106c0e:	4708      	bx	r1
  106c10:	0014      	lsl	r4, r2, #0
  106c12:	0020      	lsl	r0, r4, #0

00106c14 <__sseek>:
  106c14:	b530      	push	{r4, r5, lr}
  106c16:	1c13      	mov	r3, r2		(add r3, r2, #0)
  106c18:	4a0c      	ldr	r2, [pc, #48]	(106c4c <.text+0x6c4c>)
  106c1a:	1c05      	mov	r5, r0		(add r5, r0, #0)
  106c1c:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  106c1e:	6810      	ldr	r0, [r2, #0]
  106c20:	220e      	mov	r2, #14
  106c22:	5ea9      	ldrsh	r1, [r5, r2]
  106c24:	1c22      	mov	r2, r4		(add r2, r4, #0)
  106c26:	f9fdf001 	bl	108024 <___lseek_r_from_thumb>
  106c2a:	1c43      	add	r3, r0, #1
  106c2c:	d008      	beq	106c40 <__sseek+0x2c>
  106c2e:	89ab      	ldrh	r3, [r5, #12]
  106c30:	2280      	mov	r2, #128
  106c32:	0152      	lsl	r2, r2, #5
  106c34:	4313      	orr	r3, r2
  106c36:	81ab      	strh	r3, [r5, #12]
  106c38:	6528      	str	r0, [r5, #80]
  106c3a:	bc30      	pop	{r4, r5}
  106c3c:	bc02      	pop	{r1}
  106c3e:	4708      	bx	r1
  106c40:	89ab      	ldrh	r3, [r5, #12]
  106c42:	4a03      	ldr	r2, [pc, #12]	(106c50 <.text+0x6c50>)
  106c44:	4013      	and	r3, r2
  106c46:	81ab      	strh	r3, [r5, #12]
  106c48:	e7f7      	b	106c3a <__sseek+0x26>
  106c4a:	0000      	lsl	r0, r0, #0
  106c4c:	0014      	lsl	r4, r2, #0
  106c4e:	0020      	lsl	r0, r4, #0
  106c50:	efff      	undefined
  106c52:	ffff      	second half of BL instruction 0xffff

00106c54 <__swrite>:
  106c54:	b5f0      	push	{r4, r5, r6, r7, lr}
  106c56:	1c17      	mov	r7, r2		(add r7, r2, #0)
  106c58:	8982      	ldrh	r2, [r0, #12]
  106c5a:	1c04      	mov	r4, r0		(add r4, r0, #0)
  106c5c:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  106c5e:	05d3      	lsl	r3, r2, #23
  106c60:	d40d      	bmi	106c7e <__swrite+0x2a>
  106c62:	4d0c      	ldr	r5, [pc, #48]	(106c94 <.text+0x6c94>)
  106c64:	4b0c      	ldr	r3, [pc, #48]	(106c98 <.text+0x6c98>)
  106c66:	4013      	and	r3, r2
  106c68:	81a3      	strh	r3, [r4, #12]
  106c6a:	6828      	ldr	r0, [r5, #0]
  106c6c:	230e      	mov	r3, #14
  106c6e:	5ee1      	ldrsh	r1, [r4, r3]
  106c70:	1c32      	mov	r2, r6		(add r2, r6, #0)
  106c72:	1c3b      	mov	r3, r7		(add r3, r7, #0)
  106c74:	f9daf001 	bl	10802c <___write_r_from_thumb>
  106c78:	bcf0      	pop	{r4, r5, r6, r7}
  106c7a:	bc02      	pop	{r1}
  106c7c:	4708      	bx	r1
  106c7e:	4d05      	ldr	r5, [pc, #20]	(106c94 <.text+0x6c94>)
  106c80:	230e      	mov	r3, #14
  106c82:	5ee1      	ldrsh	r1, [r4, r3]
  106c84:	2200      	mov	r2, #0
  106c86:	6828      	ldr	r0, [r5, #0]
  106c88:	2302      	mov	r3, #2
  106c8a:	f9cbf001 	bl	108024 <___lseek_r_from_thumb>
  106c8e:	89a2      	ldrh	r2, [r4, #12]
  106c90:	e7e8      	b	106c64 <__swrite+0x10>
  106c92:	0000      	lsl	r0, r0, #0
  106c94:	0014      	lsl	r4, r2, #0
  106c96:	0020      	lsl	r0, r4, #0
  106c98:	efff      	undefined
  106c9a:	ffff      	second half of BL instruction 0xffff

00106c9c <__sread>:
  106c9c:	b530      	push	{r4, r5, lr}
  106c9e:	1c13      	mov	r3, r2		(add r3, r2, #0)
  106ca0:	4a0a      	ldr	r2, [pc, #40]	(106ccc <.text+0x6ccc>)
  106ca2:	1c05      	mov	r5, r0		(add r5, r0, #0)
  106ca4:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  106ca6:	6810      	ldr	r0, [r2, #0]
  106ca8:	220e      	mov	r2, #14
  106caa:	5ea9      	ldrsh	r1, [r5, r2]
  106cac:	1c22      	mov	r2, r4		(add r2, r4, #0)
  106cae:	f9c1f001 	bl	108034 <___read_r_from_thumb>
  106cb2:	2800      	cmp	r0, #0
  106cb4:	db05      	blt	106cc2 <__sread+0x26>
  106cb6:	6d2b      	ldr	r3, [r5, #80]
  106cb8:	181b      	add	r3, r3, r0
  106cba:	652b      	str	r3, [r5, #80]
  106cbc:	bc30      	pop	{r4, r5}
  106cbe:	bc02      	pop	{r1}
  106cc0:	4708      	bx	r1
  106cc2:	89ab      	ldrh	r3, [r5, #12]
  106cc4:	4a02      	ldr	r2, [pc, #8]	(106cd0 <.text+0x6cd0>)
  106cc6:	4013      	and	r3, r2
  106cc8:	81ab      	strh	r3, [r5, #12]
  106cca:	e7f7      	b	106cbc <__sread+0x20>
  106ccc:	0014      	lsl	r4, r2, #0
  106cce:	0020      	lsl	r0, r4, #0
  106cd0:	efff      	undefined
  106cd2:	ffff      	second half of BL instruction 0xffff

00106cd4 <_calloc_r>:
  106cd4:	b510      	push	{r4, lr}
  106cd6:	4351      	mul	r1, r2
  106cd8:	fdaef7fe 	bl	105838 <_malloc_r>
  106cdc:	1c04      	mov	r4, r0		(add r4, r0, #0)
  106cde:	2800      	cmp	r0, #0
  106ce0:	d00f      	beq	106d02 <_calloc_r+0x2e>
  106ce2:	1c03      	mov	r3, r0		(add r3, r0, #0)
  106ce4:	3b08      	sub	r3, #8
  106ce6:	685b      	ldr	r3, [r3, #4]
  106ce8:	2203      	mov	r2, #3
  106cea:	4393      	bic	r3, r2
  106cec:	1f1a      	sub	r2, r3, #4
  106cee:	2a24      	cmp	r2, #36
  106cf0:	d81b      	bhi	106d2a <_calloc_r+0x56>
  106cf2:	1c01      	mov	r1, r0		(add r1, r0, #0)
  106cf4:	2a13      	cmp	r2, #19
  106cf6:	d808      	bhi	106d0a <_calloc_r+0x36>
  106cf8:	2200      	mov	r2, #0
  106cfa:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  106cfc:	c304      	stmia	r3!,{r2}
  106cfe:	604a      	str	r2, [r1, #4]
  106d00:	605a      	str	r2, [r3, #4]
  106d02:	1c20      	mov	r0, r4		(add r0, r4, #0)
  106d04:	bc10      	pop	{r4}
  106d06:	bc02      	pop	{r1}
  106d08:	4708      	bx	r1
  106d0a:	2300      	mov	r3, #0
  106d0c:	c008      	stmia	r0!,{r3}
  106d0e:	6063      	str	r3, [r4, #4]
  106d10:	1d01      	add	r1, r0, #4
  106d12:	2a1b      	cmp	r2, #27
  106d14:	d9f0      	bls	106cf8 <_calloc_r+0x24>
  106d16:	6043      	str	r3, [r0, #4]
  106d18:	1d08      	add	r0, r1, #4
  106d1a:	604b      	str	r3, [r1, #4]
  106d1c:	1d01      	add	r1, r0, #4
  106d1e:	2a24      	cmp	r2, #36
  106d20:	d1ea      	bne	106cf8 <_calloc_r+0x24>
  106d22:	6043      	str	r3, [r0, #4]
  106d24:	604b      	str	r3, [r1, #4]
  106d26:	3108      	add	r1, #8
  106d28:	e7e6      	b	106cf8 <_calloc_r+0x24>
  106d2a:	2100      	mov	r1, #0
  106d2c:	f8c4f7ff 	bl	105eb8 <memset>
  106d30:	e7e7      	b	106d02 <_calloc_r+0x2e>
  106d32:	46c0      	nop			(mov r8, r8)

00106d34 <_fclose_r>:
  106d34:	b570      	push	{r4, r5, r6, lr}
  106d36:	1c05      	mov	r5, r0		(add r5, r0, #0)
  106d38:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  106d3a:	2900      	cmp	r1, #0
  106d3c:	d037      	beq	106dae <_fclose_r+0x7a>
  106d3e:	f90bf7fe 	bl	104f58 <__sfp_lock_acquire>
  106d42:	2d00      	cmp	r5, #0
  106d44:	d002      	beq	106d4c <_fclose_r+0x18>
  106d46:	6bab      	ldr	r3, [r5, #56]
  106d48:	2b00      	cmp	r3, #0
  106d4a:	d032      	beq	106db2 <_fclose_r+0x7e>
  106d4c:	89a3      	ldrh	r3, [r4, #12]
  106d4e:	2b00      	cmp	r3, #0
  106d50:	d02b      	beq	106daa <_fclose_r+0x76>
  106d52:	071a      	lsl	r2, r3, #28
  106d54:	d431      	bmi	106dba <_fclose_r+0x86>
  106d56:	2600      	mov	r6, #0
  106d58:	6ae3      	ldr	r3, [r4, #44]
  106d5a:	2b00      	cmp	r3, #0
  106d5c:	d004      	beq	106d68 <_fclose_r+0x34>
  106d5e:	69e0      	ldr	r0, [r4, #28]
  106d60:	f844f000 	bl	106dec <.text+0x6dec>
  106d64:	2800      	cmp	r0, #0
  106d66:	db32      	blt	106dce <_fclose_r+0x9a>
  106d68:	89a3      	ldrh	r3, [r4, #12]
  106d6a:	061a      	lsl	r2, r3, #24
  106d6c:	d42a      	bmi	106dc4 <_fclose_r+0x90>
  106d6e:	6b21      	ldr	r1, [r4, #48]
  106d70:	2900      	cmp	r1, #0
  106d72:	d009      	beq	106d88 <_fclose_r+0x54>
  106d74:	1c23      	mov	r3, r4		(add r3, r4, #0)
  106d76:	3340      	add	r3, #64
  106d78:	4299      	cmp	r1, r3
  106d7a:	d003      	beq	106d84 <_fclose_r+0x50>
  106d7c:	4b15      	ldr	r3, [pc, #84]	(106dd4 <.text+0x6dd4>)
  106d7e:	6818      	ldr	r0, [r3, #0]
  106d80:	fa00f7fe 	bl	105184 <_free_r>
  106d84:	2300      	mov	r3, #0
  106d86:	6323      	str	r3, [r4, #48]
  106d88:	6c61      	ldr	r1, [r4, #68]
  106d8a:	2900      	cmp	r1, #0
  106d8c:	d005      	beq	106d9a <_fclose_r+0x66>
  106d8e:	4b11      	ldr	r3, [pc, #68]	(106dd4 <.text+0x6dd4>)
  106d90:	6818      	ldr	r0, [r3, #0]
  106d92:	f9f7f7fe 	bl	105184 <_free_r>
  106d96:	2300      	mov	r3, #0
  106d98:	6463      	str	r3, [r4, #68]
  106d9a:	2300      	mov	r3, #0
  106d9c:	81a3      	strh	r3, [r4, #12]
  106d9e:	f8ddf7fe 	bl	104f5c <__sfp_lock_release>
  106da2:	1c30      	mov	r0, r6		(add r0, r6, #0)
  106da4:	bc70      	pop	{r4, r5, r6}
  106da6:	bc02      	pop	{r1}
  106da8:	4708      	bx	r1
  106daa:	f8d7f7fe 	bl	104f5c <__sfp_lock_release>
  106dae:	2600      	mov	r6, #0
  106db0:	e7f7      	b	106da2 <_fclose_r+0x6e>
  106db2:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106db4:	f8d8f7fe 	bl	104f68 <__sinit>
  106db8:	e7c8      	b	106d4c <_fclose_r+0x18>
  106dba:	1c20      	mov	r0, r4		(add r0, r4, #0)
  106dbc:	f868f7fe 	bl	104e90 <fflush>
  106dc0:	1c06      	mov	r6, r0		(add r6, r0, #0)
  106dc2:	e7c9      	b	106d58 <_fclose_r+0x24>
  106dc4:	6921      	ldr	r1, [r4, #16]
  106dc6:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106dc8:	f9dcf7fe 	bl	105184 <_free_r>
  106dcc:	e7cf      	b	106d6e <_fclose_r+0x3a>
  106dce:	2601      	mov	r6, #1
  106dd0:	4276      	neg	r6, r6
  106dd2:	e7c9      	b	106d68 <_fclose_r+0x34>
  106dd4:	0014      	lsl	r4, r2, #0
  106dd6:	0020      	lsl	r0, r4, #0

00106dd8 <fclose>:
  106dd8:	b500      	push	{lr}
  106dda:	4b03      	ldr	r3, [pc, #12]	(106de8 <.text+0x6de8>)
  106ddc:	1c01      	mov	r1, r0		(add r1, r0, #0)
  106dde:	6818      	ldr	r0, [r3, #0]
  106de0:	ffa8f7ff 	bl	106d34 <_fclose_r>
  106de4:	bc02      	pop	{r1}
  106de6:	4708      	bx	r1
  106de8:	0014      	lsl	r4, r2, #0
  106dea:	0020      	lsl	r0, r4, #0
  106dec:	4718      	bx	r3
  106dee:	46c0      	nop			(mov r8, r8)

00106df0 <__aeabi_uidiv>:
  106df0:	2900      	cmp	r1, #0
  106df2:	d034      	beq	106e5e <__aeabi_uidiv+0x6e>
  106df4:	2301      	mov	r3, #1
  106df6:	2200      	mov	r2, #0
  106df8:	b410      	push	{r4}
  106dfa:	4288      	cmp	r0, r1
  106dfc:	d32c      	bcc	106e58 <__aeabi_uidiv+0x68>
  106dfe:	2401      	mov	r4, #1
  106e00:	0724      	lsl	r4, r4, #28
  106e02:	42a1      	cmp	r1, r4
  106e04:	d204      	bcs	106e10 <__aeabi_uidiv+0x20>
  106e06:	4281      	cmp	r1, r0
  106e08:	d202      	bcs	106e10 <__aeabi_uidiv+0x20>
  106e0a:	0109      	lsl	r1, r1, #4
  106e0c:	011b      	lsl	r3, r3, #4
  106e0e:	e7f8      	b	106e02 <__aeabi_uidiv+0x12>
  106e10:	00e4      	lsl	r4, r4, #3
  106e12:	42a1      	cmp	r1, r4
  106e14:	d204      	bcs	106e20 <__aeabi_uidiv+0x30>
  106e16:	4281      	cmp	r1, r0
  106e18:	d202      	bcs	106e20 <__aeabi_uidiv+0x30>
  106e1a:	0049      	lsl	r1, r1, #1
  106e1c:	005b      	lsl	r3, r3, #1
  106e1e:	e7f8      	b	106e12 <__aeabi_uidiv+0x22>
  106e20:	4288      	cmp	r0, r1
  106e22:	d301      	bcc	106e28 <__aeabi_uidiv+0x38>
  106e24:	1a40      	sub	r0, r0, r1
  106e26:	431a      	orr	r2, r3
  106e28:	084c      	lsr	r4, r1, #1
  106e2a:	42a0      	cmp	r0, r4
  106e2c:	d302      	bcc	106e34 <__aeabi_uidiv+0x44>
  106e2e:	1b00      	sub	r0, r0, r4
  106e30:	085c      	lsr	r4, r3, #1
  106e32:	4322      	orr	r2, r4
  106e34:	088c      	lsr	r4, r1, #2
  106e36:	42a0      	cmp	r0, r4
  106e38:	d302      	bcc	106e40 <__aeabi_uidiv+0x50>
  106e3a:	1b00      	sub	r0, r0, r4
  106e3c:	089c      	lsr	r4, r3, #2
  106e3e:	4322      	orr	r2, r4
  106e40:	08cc      	lsr	r4, r1, #3
  106e42:	42a0      	cmp	r0, r4
  106e44:	d302      	bcc	106e4c <__aeabi_uidiv+0x5c>
  106e46:	1b00      	sub	r0, r0, r4
  106e48:	08dc      	lsr	r4, r3, #3
  106e4a:	4322      	orr	r2, r4
  106e4c:	2800      	cmp	r0, #0
  106e4e:	d003      	beq	106e58 <__aeabi_uidiv+0x68>
  106e50:	091b      	lsr	r3, r3, #4
  106e52:	d001      	beq	106e58 <__aeabi_uidiv+0x68>
  106e54:	0909      	lsr	r1, r1, #4
  106e56:	e7e3      	b	106e20 <__aeabi_uidiv+0x30>
  106e58:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106e5a:	bc10      	pop	{r4}
  106e5c:	4770      	bx	lr
  106e5e:	b502      	push	{r1, lr}
  106e60:	f92ef000 	bl	1070c0 <__aeabi_idiv0>
  106e64:	2000      	mov	r0, #0
  106e66:	bc06      	pop	{r1, r2}
  106e68:	4710      	bx	r2
	...

00106e6c <__aeabi_uidivmod>:
  106e6c:	b503      	push	{r0, r1, lr}
  106e6e:	ffbff7ff 	bl	106df0 <__aeabi_uidiv>
  106e72:	bc0e      	pop	{r1, r2, r3}
  106e74:	4342      	mul	r2, r0
  106e76:	1a89      	sub	r1, r1, r2
  106e78:	4718      	bx	r3
  106e7a:	46c0      	nop			(mov r8, r8)

00106e7c <__aeabi_idiv>:
  106e7c:	2900      	cmp	r1, #0
  106e7e:	d041      	beq	106f04 <__aeabi_idiv+0x88>
  106e80:	b410      	push	{r4}
  106e82:	1c04      	mov	r4, r0		(add r4, r0, #0)
  106e84:	404c      	eor	r4, r1
  106e86:	46a4      	mov	ip, r4
  106e88:	2301      	mov	r3, #1
  106e8a:	2200      	mov	r2, #0
  106e8c:	2900      	cmp	r1, #0
  106e8e:	d500      	bpl	106e92 <__aeabi_idiv+0x16>
  106e90:	4249      	neg	r1, r1
  106e92:	2800      	cmp	r0, #0
  106e94:	d500      	bpl	106e98 <__aeabi_idiv+0x1c>
  106e96:	4240      	neg	r0, r0
  106e98:	4288      	cmp	r0, r1
  106e9a:	d32c      	bcc	106ef6 <__aeabi_idiv+0x7a>
  106e9c:	2401      	mov	r4, #1
  106e9e:	0724      	lsl	r4, r4, #28
  106ea0:	42a1      	cmp	r1, r4
  106ea2:	d204      	bcs	106eae <__aeabi_idiv+0x32>
  106ea4:	4281      	cmp	r1, r0
  106ea6:	d202      	bcs	106eae <__aeabi_idiv+0x32>
  106ea8:	0109      	lsl	r1, r1, #4
  106eaa:	011b      	lsl	r3, r3, #4
  106eac:	e7f8      	b	106ea0 <__aeabi_idiv+0x24>
  106eae:	00e4      	lsl	r4, r4, #3
  106eb0:	42a1      	cmp	r1, r4
  106eb2:	d204      	bcs	106ebe <__aeabi_idiv+0x42>
  106eb4:	4281      	cmp	r1, r0
  106eb6:	d202      	bcs	106ebe <__aeabi_idiv+0x42>
  106eb8:	0049      	lsl	r1, r1, #1
  106eba:	005b      	lsl	r3, r3, #1
  106ebc:	e7f8      	b	106eb0 <__aeabi_idiv+0x34>
  106ebe:	4288      	cmp	r0, r1
  106ec0:	d301      	bcc	106ec6 <__aeabi_idiv+0x4a>
  106ec2:	1a40      	sub	r0, r0, r1
  106ec4:	431a      	orr	r2, r3
  106ec6:	084c      	lsr	r4, r1, #1
  106ec8:	42a0      	cmp	r0, r4
  106eca:	d302      	bcc	106ed2 <__aeabi_idiv+0x56>
  106ecc:	1b00      	sub	r0, r0, r4
  106ece:	085c      	lsr	r4, r3, #1
  106ed0:	4322      	orr	r2, r4
  106ed2:	088c      	lsr	r4, r1, #2
  106ed4:	42a0      	cmp	r0, r4
  106ed6:	d302      	bcc	106ede <__aeabi_idiv+0x62>
  106ed8:	1b00      	sub	r0, r0, r4
  106eda:	089c      	lsr	r4, r3, #2
  106edc:	4322      	orr	r2, r4
  106ede:	08cc      	lsr	r4, r1, #3
  106ee0:	42a0      	cmp	r0, r4
  106ee2:	d302      	bcc	106eea <__aeabi_idiv+0x6e>
  106ee4:	1b00      	sub	r0, r0, r4
  106ee6:	08dc      	lsr	r4, r3, #3
  106ee8:	4322      	orr	r2, r4
  106eea:	2800      	cmp	r0, #0
  106eec:	d003      	beq	106ef6 <__aeabi_idiv+0x7a>
  106eee:	091b      	lsr	r3, r3, #4
  106ef0:	d001      	beq	106ef6 <__aeabi_idiv+0x7a>
  106ef2:	0909      	lsr	r1, r1, #4
  106ef4:	e7e3      	b	106ebe <__aeabi_idiv+0x42>
  106ef6:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106ef8:	4664      	mov	r4, ip
  106efa:	2c00      	cmp	r4, #0
  106efc:	d500      	bpl	106f00 <__aeabi_idiv+0x84>
  106efe:	4240      	neg	r0, r0
  106f00:	bc10      	pop	{r4}
  106f02:	4770      	bx	lr
  106f04:	b502      	push	{r1, lr}
  106f06:	f8dbf000 	bl	1070c0 <__aeabi_idiv0>
  106f0a:	2000      	mov	r0, #0
  106f0c:	bc06      	pop	{r1, r2}
  106f0e:	4710      	bx	r2

00106f10 <__aeabi_idivmod>:
  106f10:	b503      	push	{r0, r1, lr}
  106f12:	ffb3f7ff 	bl	106e7c <__aeabi_idiv>
  106f16:	bc0e      	pop	{r1, r2, r3}
  106f18:	4342      	mul	r2, r0
  106f1a:	1a89      	sub	r1, r1, r2
  106f1c:	4718      	bx	r3
  106f1e:	46c0      	nop			(mov r8, r8)

00106f20 <__umodsi3>:
  106f20:	2900      	cmp	r1, #0
  106f22:	d05a      	beq	106fda <__umodsi3+0xba>
  106f24:	2301      	mov	r3, #1
  106f26:	4288      	cmp	r0, r1
  106f28:	d200      	bcs	106f2c <__umodsi3+0xc>
  106f2a:	4770      	bx	lr
  106f2c:	b410      	push	{r4}
  106f2e:	2401      	mov	r4, #1
  106f30:	0724      	lsl	r4, r4, #28
  106f32:	42a1      	cmp	r1, r4
  106f34:	d204      	bcs	106f40 <__umodsi3+0x20>
  106f36:	4281      	cmp	r1, r0
  106f38:	d202      	bcs	106f40 <__umodsi3+0x20>
  106f3a:	0109      	lsl	r1, r1, #4
  106f3c:	011b      	lsl	r3, r3, #4
  106f3e:	e7f8      	b	106f32 <__umodsi3+0x12>
  106f40:	00e4      	lsl	r4, r4, #3
  106f42:	42a1      	cmp	r1, r4
  106f44:	d204      	bcs	106f50 <__umodsi3+0x30>
  106f46:	4281      	cmp	r1, r0
  106f48:	d202      	bcs	106f50 <__umodsi3+0x30>
  106f4a:	0049      	lsl	r1, r1, #1
  106f4c:	005b      	lsl	r3, r3, #1
  106f4e:	e7f8      	b	106f42 <__umodsi3+0x22>
  106f50:	2200      	mov	r2, #0
  106f52:	4288      	cmp	r0, r1
  106f54:	d300      	bcc	106f58 <__umodsi3+0x38>
  106f56:	1a40      	sub	r0, r0, r1
  106f58:	084c      	lsr	r4, r1, #1
  106f5a:	42a0      	cmp	r0, r4
  106f5c:	d305      	bcc	106f6a <__umodsi3+0x4a>
  106f5e:	1b00      	sub	r0, r0, r4
  106f60:	469c      	mov	ip, r3
  106f62:	2401      	mov	r4, #1
  106f64:	41e3      	ror	r3, r4
  106f66:	431a      	orr	r2, r3
  106f68:	4663      	mov	r3, ip
  106f6a:	088c      	lsr	r4, r1, #2
  106f6c:	42a0      	cmp	r0, r4
  106f6e:	d305      	bcc	106f7c <__umodsi3+0x5c>
  106f70:	1b00      	sub	r0, r0, r4
  106f72:	469c      	mov	ip, r3
  106f74:	2402      	mov	r4, #2
  106f76:	41e3      	ror	r3, r4
  106f78:	431a      	orr	r2, r3
  106f7a:	4663      	mov	r3, ip
  106f7c:	08cc      	lsr	r4, r1, #3
  106f7e:	42a0      	cmp	r0, r4
  106f80:	d305      	bcc	106f8e <__umodsi3+0x6e>
  106f82:	1b00      	sub	r0, r0, r4
  106f84:	469c      	mov	ip, r3
  106f86:	2403      	mov	r4, #3
  106f88:	41e3      	ror	r3, r4
  106f8a:	431a      	orr	r2, r3
  106f8c:	4663      	mov	r3, ip
  106f8e:	469c      	mov	ip, r3
  106f90:	2800      	cmp	r0, #0
  106f92:	d003      	beq	106f9c <__umodsi3+0x7c>
  106f94:	091b      	lsr	r3, r3, #4
  106f96:	d001      	beq	106f9c <__umodsi3+0x7c>
  106f98:	0909      	lsr	r1, r1, #4
  106f9a:	e7d9      	b	106f50 <__umodsi3+0x30>
  106f9c:	240e      	mov	r4, #14
  106f9e:	0724      	lsl	r4, r4, #28
  106fa0:	4022      	and	r2, r4
  106fa2:	d018      	beq	106fd6 <__umodsi3+0xb6>
  106fa4:	4663      	mov	r3, ip
  106fa6:	2407      	mov	r4, #7
  106fa8:	4223      	tst	r3, r4
  106faa:	d014      	beq	106fd6 <__umodsi3+0xb6>
  106fac:	4663      	mov	r3, ip
  106fae:	2403      	mov	r4, #3
  106fb0:	41e3      	ror	r3, r4
  106fb2:	421a      	tst	r2, r3
  106fb4:	d001      	beq	106fba <__umodsi3+0x9a>
  106fb6:	08cc      	lsr	r4, r1, #3
  106fb8:	1900      	add	r0, r0, r4
  106fba:	4663      	mov	r3, ip
  106fbc:	2402      	mov	r4, #2
  106fbe:	41e3      	ror	r3, r4
  106fc0:	421a      	tst	r2, r3
  106fc2:	d001      	beq	106fc8 <__umodsi3+0xa8>
  106fc4:	088c      	lsr	r4, r1, #2
  106fc6:	1900      	add	r0, r0, r4
  106fc8:	4663      	mov	r3, ip
  106fca:	2401      	mov	r4, #1
  106fcc:	41e3      	ror	r3, r4
  106fce:	421a      	tst	r2, r3
  106fd0:	d001      	beq	106fd6 <__umodsi3+0xb6>
  106fd2:	084c      	lsr	r4, r1, #1
  106fd4:	1900      	add	r0, r0, r4
  106fd6:	bc10      	pop	{r4}
  106fd8:	4770      	bx	lr
  106fda:	b502      	push	{r1, lr}
  106fdc:	f870f000 	bl	1070c0 <__aeabi_idiv0>
  106fe0:	2000      	mov	r0, #0
  106fe2:	bc06      	pop	{r1, r2}
  106fe4:	4710      	bx	r2
  106fe6:	46c0      	nop			(mov r8, r8)

00106fe8 <__modsi3>:
  106fe8:	2301      	mov	r3, #1
  106fea:	2900      	cmp	r1, #0
  106fec:	d062      	beq	1070b4 <__modsi3+0xcc>
  106fee:	d500      	bpl	106ff2 <__modsi3+0xa>
  106ff0:	4249      	neg	r1, r1
  106ff2:	b410      	push	{r4}
  106ff4:	b401      	push	{r0}
  106ff6:	2800      	cmp	r0, #0
  106ff8:	d500      	bpl	106ffc <__modsi3+0x14>
  106ffa:	4240      	neg	r0, r0
  106ffc:	4288      	cmp	r0, r1
  106ffe:	d353      	bcc	1070a8 <__modsi3+0xc0>
  107000:	2401      	mov	r4, #1
  107002:	0724      	lsl	r4, r4, #28
  107004:	42a1      	cmp	r1, r4
  107006:	d204      	bcs	107012 <__modsi3+0x2a>
  107008:	4281      	cmp	r1, r0
  10700a:	d202      	bcs	107012 <__modsi3+0x2a>
  10700c:	0109      	lsl	r1, r1, #4
  10700e:	011b      	lsl	r3, r3, #4
  107010:	e7f8      	b	107004 <__modsi3+0x1c>
  107012:	00e4      	lsl	r4, r4, #3
  107014:	42a1      	cmp	r1, r4
  107016:	d204      	bcs	107022 <__modsi3+0x3a>
  107018:	4281      	cmp	r1, r0
  10701a:	d202      	bcs	107022 <__modsi3+0x3a>
  10701c:	0049      	lsl	r1, r1, #1
  10701e:	005b      	lsl	r3, r3, #1
  107020:	e7f8      	b	107014 <__modsi3+0x2c>
  107022:	2200      	mov	r2, #0
  107024:	4288      	cmp	r0, r1
  107026:	d300      	bcc	10702a <__modsi3+0x42>
  107028:	1a40      	sub	r0, r0, r1
  10702a:	084c      	lsr	r4, r1, #1
  10702c:	42a0      	cmp	r0, r4
  10702e:	d305      	bcc	10703c <__modsi3+0x54>
  107030:	1b00      	sub	r0, r0, r4
  107032:	469c      	mov	ip, r3
  107034:	2401      	mov	r4, #1
  107036:	41e3      	ror	r3, r4
  107038:	431a      	orr	r2, r3
  10703a:	4663      	mov	r3, ip
  10703c:	088c      	lsr	r4, r1, #2
  10703e:	42a0      	cmp	r0, r4
  107040:	d305      	bcc	10704e <__modsi3+0x66>
  107042:	1b00      	sub	r0, r0, r4
  107044:	469c      	mov	ip, r3
  107046:	2402      	mov	r4, #2
  107048:	41e3      	ror	r3, r4
  10704a:	431a      	orr	r2, r3
  10704c:	4663      	mov	r3, ip
  10704e:	08cc      	lsr	r4, r1, #3
  107050:	42a0      	cmp	r0, r4
  107052:	d305      	bcc	107060 <__modsi3+0x78>
  107054:	1b00      	sub	r0, r0, r4
  107056:	469c      	mov	ip, r3
  107058:	2403      	mov	r4, #3
  10705a:	41e3      	ror	r3, r4
  10705c:	431a      	orr	r2, r3
  10705e:	4663      	mov	r3, ip
  107060:	469c      	mov	ip, r3
  107062:	2800      	cmp	r0, #0
  107064:	d003      	beq	10706e <__modsi3+0x86>
  107066:	091b      	lsr	r3, r3, #4
  107068:	d001      	beq	10706e <__modsi3+0x86>
  10706a:	0909      	lsr	r1, r1, #4
  10706c:	e7d9      	b	107022 <__modsi3+0x3a>
  10706e:	240e      	mov	r4, #14
  107070:	0724      	lsl	r4, r4, #28
  107072:	4022      	and	r2, r4
  107074:	d018      	beq	1070a8 <__modsi3+0xc0>
  107076:	4663      	mov	r3, ip
  107078:	2407      	mov	r4, #7
  10707a:	4223      	tst	r3, r4
  10707c:	d014      	beq	1070a8 <__modsi3+0xc0>
  10707e:	4663      	mov	r3, ip
  107080:	2403      	mov	r4, #3
  107082:	41e3      	ror	r3, r4
  107084:	421a      	tst	r2, r3
  107086:	d001      	beq	10708c <__modsi3+0xa4>
  107088:	08cc      	lsr	r4, r1, #3
  10708a:	1900      	add	r0, r0, r4
  10708c:	4663      	mov	r3, ip
  10708e:	2402      	mov	r4, #2
  107090:	41e3      	ror	r3, r4
  107092:	421a      	tst	r2, r3
  107094:	d001      	beq	10709a <__modsi3+0xb2>
  107096:	088c      	lsr	r4, r1, #2
  107098:	1900      	add	r0, r0, r4
  10709a:	4663      	mov	r3, ip
  10709c:	2401      	mov	r4, #1
  10709e:	41e3      	ror	r3, r4
  1070a0:	421a      	tst	r2, r3
  1070a2:	d001      	beq	1070a8 <__modsi3+0xc0>
  1070a4:	084c      	lsr	r4, r1, #1
  1070a6:	1900      	add	r0, r0, r4
  1070a8:	bc10      	pop	{r4}
  1070aa:	2c00      	cmp	r4, #0
  1070ac:	d500      	bpl	1070b0 <__modsi3+0xc8>
  1070ae:	4240      	neg	r0, r0
  1070b0:	bc10      	pop	{r4}
  1070b2:	4770      	bx	lr
  1070b4:	b502      	push	{r1, lr}
  1070b6:	f803f000 	bl	1070c0 <__aeabi_idiv0>
  1070ba:	2000      	mov	r0, #0
  1070bc:	bc06      	pop	{r1, r2}
  1070be:	4710      	bx	r2

001070c0 <__aeabi_idiv0>:
  1070c0:	4770      	bx	lr
  1070c2:	46c0      	nop			(mov r8, r8)

001070c4 <nan>:
  1070c4:	4800      	ldr	r0, [pc, #0]	(1070c8 <.text+0x70c8>)
  1070c6:	4770      	bx	lr
  1070c8:	84f0      	strh	r0, [r6, #38]
  1070ca:	0010      	lsl	r0, r2, #0

001070cc <isnan>:
  1070cc:	6803      	ldr	r3, [r0, #0]
  1070ce:	2200      	mov	r2, #0
  1070d0:	2b01      	cmp	r3, #1
  1070d2:	d800      	bhi	1070d6 <isnan+0xa>
  1070d4:	2201      	mov	r2, #1
  1070d6:	1c10      	mov	r0, r2		(add r0, r2, #0)
  1070d8:	4770      	bx	lr
	...

001070dc <isinf>:
  1070dc:	6803      	ldr	r3, [r0, #0]
  1070de:	2200      	mov	r2, #0
  1070e0:	2b04      	cmp	r3, #4
  1070e2:	d001      	beq	1070e8 <isinf+0xc>
  1070e4:	1c10      	mov	r0, r2		(add r0, r2, #0)
  1070e6:	4770      	bx	lr
  1070e8:	2201      	mov	r2, #1
  1070ea:	e7fb      	b	1070e4 <isinf+0x8>

001070ec <iszero>:
  1070ec:	6803      	ldr	r3, [r0, #0]
  1070ee:	2200      	mov	r2, #0
  1070f0:	2b02      	cmp	r3, #2
  1070f2:	d001      	beq	1070f8 <iszero+0xc>
  1070f4:	1c10      	mov	r0, r2		(add r0, r2, #0)
  1070f6:	4770      	bx	lr
  1070f8:	2201      	mov	r2, #1
  1070fa:	e7fb      	b	1070f4 <iszero+0x8>

001070fc <_fpadd_parts>:
  1070fc:	b5f0      	push	{r4, r5, r6, r7, lr}
  1070fe:	465f      	mov	r7, fp
  107100:	4656      	mov	r6, sl
  107102:	464d      	mov	r5, r9
  107104:	4644      	mov	r4, r8
  107106:	b4f0      	push	{r4, r5, r6, r7}
  107108:	b084      	sub	sp, #16
  10710a:	1c05      	mov	r5, r0		(add r5, r0, #0)
  10710c:	4688      	mov	r8, r1
  10710e:	4692      	mov	sl, r2
  107110:	ffdcf7ff 	bl	1070cc <isnan>
  107114:	2800      	cmp	r0, #0
  107116:	d009      	beq	10712c <_fpadd_parts+0x30>
  107118:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10711a:	b004      	add	sp, #16
  10711c:	bc3c      	pop	{r2, r3, r4, r5}
  10711e:	4690      	mov	r8, r2
  107120:	4699      	mov	r9, r3
  107122:	46a2      	mov	sl, r4
  107124:	46ab      	mov	fp, r5
  107126:	bcf0      	pop	{r4, r5, r6, r7}
  107128:	bc02      	pop	{r1}
  10712a:	4708      	bx	r1
  10712c:	4640      	mov	r0, r8
  10712e:	ffcdf7ff 	bl	1070cc <isnan>
  107132:	2800      	cmp	r0, #0
  107134:	d001      	beq	10713a <_fpadd_parts+0x3e>
  107136:	4645      	mov	r5, r8
  107138:	e7ee      	b	107118 <_fpadd_parts+0x1c>
  10713a:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10713c:	ffcef7ff 	bl	1070dc <isinf>
  107140:	2800      	cmp	r0, #0
  107142:	d000      	beq	107146 <_fpadd_parts+0x4a>
  107144:	e0a9      	b	10729a <_fpadd_parts+0x19e>
  107146:	4640      	mov	r0, r8
  107148:	ffc8f7ff 	bl	1070dc <isinf>
  10714c:	2800      	cmp	r0, #0
  10714e:	d1f2      	bne	107136 <_fpadd_parts+0x3a>
  107150:	4640      	mov	r0, r8
  107152:	ffcbf7ff 	bl	1070ec <iszero>
  107156:	2800      	cmp	r0, #0
  107158:	d000      	beq	10715c <_fpadd_parts+0x60>
  10715a:	e0ae      	b	1072ba <_fpadd_parts+0x1be>
  10715c:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10715e:	ffc5f7ff 	bl	1070ec <iszero>
  107162:	2800      	cmp	r0, #0
  107164:	d1e7      	bne	107136 <_fpadd_parts+0x3a>
  107166:	68a9      	ldr	r1, [r5, #8]
  107168:	9101      	str	r1, [sp, #4]
  10716a:	68eb      	ldr	r3, [r5, #12]
  10716c:	692c      	ldr	r4, [r5, #16]
  10716e:	4642      	mov	r2, r8
  107170:	9302      	str	r3, [sp, #8]
  107172:	9403      	str	r4, [sp, #12]
  107174:	6892      	ldr	r2, [r2, #8]
  107176:	4644      	mov	r4, r8
  107178:	1a89      	sub	r1, r1, r2
  10717a:	4693      	mov	fp, r2
  10717c:	68e6      	ldr	r6, [r4, #12]
  10717e:	6927      	ldr	r7, [r4, #16]
  107180:	4689      	mov	r9, r1
  107182:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  107184:	2900      	cmp	r1, #0
  107186:	da00      	bge	10718a <_fpadd_parts+0x8e>
  107188:	e0de      	b	107348 <_fpadd_parts+0x24c>
  10718a:	2b3f      	cmp	r3, #63
  10718c:	dd00      	ble	107190 <_fpadd_parts+0x94>
  10718e:	e0a8      	b	1072e2 <_fpadd_parts+0x1e6>
  107190:	9801      	ldr	r0, [sp, #4]
  107192:	4558      	cmp	r0, fp
  107194:	dd11      	ble	1071ba <_fpadd_parts+0xbe>
  107196:	2100      	mov	r1, #0
  107198:	468c      	mov	ip, r1
  10719a:	2400      	mov	r4, #0
  10719c:	087a      	lsr	r2, r7, #1
  10719e:	07f8      	lsl	r0, r7, #31
  1071a0:	2301      	mov	r3, #1
  1071a2:	1c27      	mov	r7, r4		(add r7, r4, #0)
  1071a4:	0871      	lsr	r1, r6, #1
  1071a6:	4033      	and	r3, r6
  1071a8:	4317      	orr	r7, r2
  1071aa:	2201      	mov	r2, #1
  1071ac:	4301      	orr	r1, r0
  1071ae:	1c1e      	mov	r6, r3		(add r6, r3, #0)
  1071b0:	4494      	add	ip, r2
  1071b2:	430e      	orr	r6, r1
  1071b4:	45cc      	cmp	ip, r9
  1071b6:	d1f0      	bne	10719a <_fpadd_parts+0x9e>
  1071b8:	44e3      	add	fp, ip
  1071ba:	9b01      	ldr	r3, [sp, #4]
  1071bc:	455b      	cmp	r3, fp
  1071be:	da1f      	bge	107200 <_fpadd_parts+0x104>
  1071c0:	4658      	mov	r0, fp
  1071c2:	2400      	mov	r4, #0
  1071c4:	1ac0      	sub	r0, r0, r3
  1071c6:	2101      	mov	r1, #1
  1071c8:	46a4      	mov	ip, r4
  1071ca:	4681      	mov	r9, r0
  1071cc:	468b      	mov	fp, r1
  1071ce:	9803      	ldr	r0, [sp, #12]
  1071d0:	07c0      	lsl	r0, r0, #31
  1071d2:	9a02      	ldr	r2, [sp, #8]
  1071d4:	9000      	str	r0, [sp, #0]
  1071d6:	9800      	ldr	r0, [sp, #0]
  1071d8:	0851      	lsr	r1, r2, #1
  1071da:	4301      	orr	r1, r0
  1071dc:	465b      	mov	r3, fp
  1071de:	9803      	ldr	r0, [sp, #12]
  1071e0:	4013      	and	r3, r2
  1071e2:	0842      	lsr	r2, r0, #1
  1071e4:	1c18      	mov	r0, r3		(add r0, r3, #0)
  1071e6:	4308      	orr	r0, r1
  1071e8:	2400      	mov	r4, #0
  1071ea:	9002      	str	r0, [sp, #8]
  1071ec:	2101      	mov	r1, #1
  1071ee:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1071f0:	4310      	orr	r0, r2
  1071f2:	448c      	add	ip, r1
  1071f4:	9003      	str	r0, [sp, #12]
  1071f6:	45e1      	cmp	r9, ip
  1071f8:	d1e9      	bne	1071ce <_fpadd_parts+0xd2>
  1071fa:	9a01      	ldr	r2, [sp, #4]
  1071fc:	4462      	add	r2, ip
  1071fe:	9201      	str	r2, [sp, #4]
  107200:	4641      	mov	r1, r8
  107202:	6868      	ldr	r0, [r5, #4]
  107204:	684b      	ldr	r3, [r1, #4]
  107206:	4298      	cmp	r0, r3
  107208:	d100      	bne	10720c <_fpadd_parts+0x110>
  10720a:	e08c      	b	107326 <_fpadd_parts+0x22a>
  10720c:	2800      	cmp	r0, #0
  10720e:	d100      	bne	107212 <_fpadd_parts+0x116>
  107210:	e084      	b	10731c <_fpadd_parts+0x220>
  107212:	9a02      	ldr	r2, [sp, #8]
  107214:	9b03      	ldr	r3, [sp, #12]
  107216:	1c30      	mov	r0, r6		(add r0, r6, #0)
  107218:	1c39      	mov	r1, r7		(add r1, r7, #0)
  10721a:	1a80      	sub	r0, r0, r2
  10721c:	4199      	sbc	r1, r3
  10721e:	2900      	cmp	r1, #0
  107220:	da00      	bge	107224 <_fpadd_parts+0x128>
  107222:	e093      	b	10734c <_fpadd_parts+0x250>
  107224:	9d01      	ldr	r5, [sp, #4]
  107226:	4652      	mov	r2, sl
  107228:	4654      	mov	r4, sl
  10722a:	2300      	mov	r3, #0
  10722c:	60d0      	str	r0, [r2, #12]
  10722e:	6111      	str	r1, [r2, #16]
  107230:	6063      	str	r3, [r4, #4]
  107232:	60a5      	str	r5, [r4, #8]
  107234:	4653      	mov	r3, sl
  107236:	68dd      	ldr	r5, [r3, #12]
  107238:	691e      	ldr	r6, [r3, #16]
  10723a:	2301      	mov	r3, #1
  10723c:	425b      	neg	r3, r3
  10723e:	17dc      	asr	r4, r3, #31
  107240:	1c1a      	mov	r2, r3		(add r2, r3, #0)
  107242:	494a      	ldr	r1, [pc, #296]	(10736c <.text+0x736c>)
  107244:	1c23      	mov	r3, r4		(add r3, r4, #0)
  107246:	1952      	add	r2, r2, r5
  107248:	4173      	adc	r3, r6
  10724a:	428b      	cmp	r3, r1
  10724c:	d81d      	bhi	10728a <_fpadd_parts+0x18e>
  10724e:	428b      	cmp	r3, r1
  107250:	d100      	bne	107254 <_fpadd_parts+0x158>
  107252:	e087      	b	107364 <_fpadd_parts+0x268>
  107254:	4654      	mov	r4, sl
  107256:	68a0      	ldr	r0, [r4, #8]
  107258:	0fea      	lsr	r2, r5, #31
  10725a:	0073      	lsl	r3, r6, #1
  10725c:	4651      	mov	r1, sl
  10725e:	4313      	orr	r3, r2
  107260:	610b      	str	r3, [r1, #16]
  107262:	006b      	lsl	r3, r5, #1
  107264:	60cb      	str	r3, [r1, #12]
  107266:	3801      	sub	r0, #1
  107268:	68cd      	ldr	r5, [r1, #12]
  10726a:	690e      	ldr	r6, [r1, #16]
  10726c:	2301      	mov	r3, #1
  10726e:	425b      	neg	r3, r3
  107270:	17dc      	asr	r4, r3, #31
  107272:	1c1a      	mov	r2, r3		(add r2, r3, #0)
  107274:	6088      	str	r0, [r1, #8]
  107276:	1c23      	mov	r3, r4		(add r3, r4, #0)
  107278:	493c      	ldr	r1, [pc, #240]	(10736c <.text+0x736c>)
  10727a:	1952      	add	r2, r2, r5
  10727c:	4173      	adc	r3, r6
  10727e:	428b      	cmp	r3, r1
  107280:	d803      	bhi	10728a <_fpadd_parts+0x18e>
  107282:	428b      	cmp	r3, r1
  107284:	d1e8      	bne	107258 <_fpadd_parts+0x15c>
  107286:	3202      	add	r2, #2
  107288:	d9e6      	bls	107258 <_fpadd_parts+0x15c>
  10728a:	2303      	mov	r3, #3
  10728c:	4652      	mov	r2, sl
  10728e:	6013      	str	r3, [r2, #0]
  107290:	4b37      	ldr	r3, [pc, #220]	(107370 <.text+0x7370>)
  107292:	42b3      	cmp	r3, r6
  107294:	d32f      	bcc	1072f6 <_fpadd_parts+0x1fa>
  107296:	4655      	mov	r5, sl
  107298:	e73e      	b	107118 <_fpadd_parts+0x1c>
  10729a:	4640      	mov	r0, r8
  10729c:	ff1ef7ff 	bl	1070dc <isinf>
  1072a0:	2800      	cmp	r0, #0
  1072a2:	d100      	bne	1072a6 <_fpadd_parts+0x1aa>
  1072a4:	e738      	b	107118 <_fpadd_parts+0x1c>
  1072a6:	4640      	mov	r0, r8
  1072a8:	686a      	ldr	r2, [r5, #4]
  1072aa:	6843      	ldr	r3, [r0, #4]
  1072ac:	429a      	cmp	r2, r3
  1072ae:	d100      	bne	1072b2 <_fpadd_parts+0x1b6>
  1072b0:	e732      	b	107118 <_fpadd_parts+0x1c>
  1072b2:	ff07f7ff 	bl	1070c4 <nan>
  1072b6:	1c05      	mov	r5, r0		(add r5, r0, #0)
  1072b8:	e72e      	b	107118 <_fpadd_parts+0x1c>
  1072ba:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1072bc:	ff16f7ff 	bl	1070ec <iszero>
  1072c0:	2800      	cmp	r0, #0
  1072c2:	d100      	bne	1072c6 <_fpadd_parts+0x1ca>
  1072c4:	e728      	b	107118 <_fpadd_parts+0x1c>
  1072c6:	1c2b      	mov	r3, r5		(add r3, r5, #0)
  1072c8:	4652      	mov	r2, sl
  1072ca:	cb13      	ldmia	r3!,{r0, r1, r4}
  1072cc:	c213      	stmia	r2!,{r0, r1, r4}
  1072ce:	cb12      	ldmia	r3!,{r1, r4}
  1072d0:	c212      	stmia	r2!,{r1, r4}
  1072d2:	686b      	ldr	r3, [r5, #4]
  1072d4:	4645      	mov	r5, r8
  1072d6:	686a      	ldr	r2, [r5, #4]
  1072d8:	4650      	mov	r0, sl
  1072da:	4013      	and	r3, r2
  1072dc:	4655      	mov	r5, sl
  1072de:	6043      	str	r3, [r0, #4]
  1072e0:	e71a      	b	107118 <_fpadd_parts+0x1c>
  1072e2:	9b01      	ldr	r3, [sp, #4]
  1072e4:	455b      	cmp	r3, fp
  1072e6:	dc2c      	bgt	107342 <_fpadd_parts+0x246>
  1072e8:	465c      	mov	r4, fp
  1072ea:	2000      	mov	r0, #0
  1072ec:	2100      	mov	r1, #0
  1072ee:	9401      	str	r4, [sp, #4]
  1072f0:	9002      	str	r0, [sp, #8]
  1072f2:	9103      	str	r1, [sp, #12]
  1072f4:	e784      	b	107200 <_fpadd_parts+0x104>
  1072f6:	2301      	mov	r3, #1
  1072f8:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1072fa:	4019      	and	r1, r3
  1072fc:	07f0      	lsl	r0, r6, #31
  1072fe:	086b      	lsr	r3, r5, #1
  107300:	4303      	orr	r3, r0
  107302:	2200      	mov	r2, #0
  107304:	1c08      	mov	r0, r1		(add r0, r1, #0)
  107306:	4318      	orr	r0, r3
  107308:	0874      	lsr	r4, r6, #1
  10730a:	1c13      	mov	r3, r2		(add r3, r2, #0)
  10730c:	4655      	mov	r5, sl
  10730e:	4323      	orr	r3, r4
  107310:	612b      	str	r3, [r5, #16]
  107312:	68ab      	ldr	r3, [r5, #8]
  107314:	3301      	add	r3, #1
  107316:	60e8      	str	r0, [r5, #12]
  107318:	60ab      	str	r3, [r5, #8]
  10731a:	e6fd      	b	107118 <_fpadd_parts+0x1c>
  10731c:	9802      	ldr	r0, [sp, #8]
  10731e:	9903      	ldr	r1, [sp, #12]
  107320:	1b80      	sub	r0, r0, r6
  107322:	41b9      	sbc	r1, r7
  107324:	e77b      	b	10721e <_fpadd_parts+0x122>
  107326:	4652      	mov	r2, sl
  107328:	6050      	str	r0, [r2, #4]
  10732a:	9802      	ldr	r0, [sp, #8]
  10732c:	9903      	ldr	r1, [sp, #12]
  10732e:	9b01      	ldr	r3, [sp, #4]
  107330:	1980      	add	r0, r0, r6
  107332:	4179      	adc	r1, r7
  107334:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  107336:	1c05      	mov	r5, r0		(add r5, r0, #0)
  107338:	4651      	mov	r1, sl
  10733a:	6093      	str	r3, [r2, #8]
  10733c:	60cd      	str	r5, [r1, #12]
  10733e:	610e      	str	r6, [r1, #16]
  107340:	e7a3      	b	10728a <_fpadd_parts+0x18e>
  107342:	2600      	mov	r6, #0
  107344:	2700      	mov	r7, #0
  107346:	e75b      	b	107200 <_fpadd_parts+0x104>
  107348:	424b      	neg	r3, r1
  10734a:	e71e      	b	10718a <_fpadd_parts+0x8e>
  10734c:	9a01      	ldr	r2, [sp, #4]
  10734e:	4655      	mov	r5, sl
  107350:	2301      	mov	r3, #1
  107352:	606b      	str	r3, [r5, #4]
  107354:	60aa      	str	r2, [r5, #8]
  107356:	4653      	mov	r3, sl
  107358:	2600      	mov	r6, #0
  10735a:	4245      	neg	r5, r0
  10735c:	418e      	sbc	r6, r1
  10735e:	60dd      	str	r5, [r3, #12]
  107360:	611e      	str	r6, [r3, #16]
  107362:	e767      	b	107234 <_fpadd_parts+0x138>
  107364:	3202      	add	r2, #2
  107366:	d890      	bhi	10728a <_fpadd_parts+0x18e>
  107368:	e774      	b	107254 <_fpadd_parts+0x158>
  10736a:	0000      	lsl	r0, r0, #0
  10736c:	ffff      	second half of BL instruction 0xffff
  10736e:	0fff      	lsr	r7, r7, #31
  107370:	ffff      	second half of BL instruction 0xffff
  107372:	1fff      	sub	r7, r7, #7

00107374 <__subdf3>:
  107374:	b530      	push	{r4, r5, lr}
  107376:	b093      	sub	sp, #76
  107378:	ad0a      	add	r5, sp, #40
  10737a:	9011      	str	r0, [sp, #68]
  10737c:	9112      	str	r1, [sp, #72]
  10737e:	ac05      	add	r4, sp, #20
  107380:	1c29      	mov	r1, r5		(add r1, r5, #0)
  107382:	a811      	add	r0, sp, #68
  107384:	920f      	str	r2, [sp, #60]
  107386:	9310      	str	r3, [sp, #64]
  107388:	fd62f000 	bl	107e50 <__unpack_d>
  10738c:	a80f      	add	r0, sp, #60
  10738e:	1c21      	mov	r1, r4		(add r1, r4, #0)
  107390:	fd5ef000 	bl	107e50 <__unpack_d>
  107394:	9b06      	ldr	r3, [sp, #24]
  107396:	2201      	mov	r2, #1
  107398:	4053      	eor	r3, r2
  10739a:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10739c:	466a      	mov	r2, sp
  10739e:	1c21      	mov	r1, r4		(add r1, r4, #0)
  1073a0:	9306      	str	r3, [sp, #24]
  1073a2:	feabf7ff 	bl	1070fc <_fpadd_parts>
  1073a6:	fc23f000 	bl	107bf0 <__pack_d>
  1073aa:	b013      	add	sp, #76
  1073ac:	bc30      	pop	{r4, r5}
  1073ae:	bc04      	pop	{r2}
  1073b0:	4710      	bx	r2
	...

001073b4 <__adddf3>:
  1073b4:	b530      	push	{r4, r5, lr}
  1073b6:	b093      	sub	sp, #76
  1073b8:	ad0a      	add	r5, sp, #40
  1073ba:	9011      	str	r0, [sp, #68]
  1073bc:	9112      	str	r1, [sp, #72]
  1073be:	ac05      	add	r4, sp, #20
  1073c0:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1073c2:	a811      	add	r0, sp, #68
  1073c4:	920f      	str	r2, [sp, #60]
  1073c6:	9310      	str	r3, [sp, #64]
  1073c8:	fd42f000 	bl	107e50 <__unpack_d>
  1073cc:	a80f      	add	r0, sp, #60
  1073ce:	1c21      	mov	r1, r4		(add r1, r4, #0)
  1073d0:	fd3ef000 	bl	107e50 <__unpack_d>
  1073d4:	466a      	mov	r2, sp
  1073d6:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1073d8:	1c21      	mov	r1, r4		(add r1, r4, #0)
  1073da:	fe8ff7ff 	bl	1070fc <_fpadd_parts>
  1073de:	fc07f000 	bl	107bf0 <__pack_d>
  1073e2:	b013      	add	sp, #76
  1073e4:	bc30      	pop	{r4, r5}
  1073e6:	bc04      	pop	{r2}
  1073e8:	4710      	bx	r2
  1073ea:	46c0      	nop			(mov r8, r8)

001073ec <nan>:
  1073ec:	4800      	ldr	r0, [pc, #0]	(1073f0 <.text+0x73f0>)
  1073ee:	4770      	bx	lr
  1073f0:	84f0      	strh	r0, [r6, #38]
  1073f2:	0010      	lsl	r0, r2, #0

001073f4 <isnan>:
  1073f4:	6803      	ldr	r3, [r0, #0]
  1073f6:	2200      	mov	r2, #0
  1073f8:	2b01      	cmp	r3, #1
  1073fa:	d800      	bhi	1073fe <isnan+0xa>
  1073fc:	2201      	mov	r2, #1
  1073fe:	1c10      	mov	r0, r2		(add r0, r2, #0)
  107400:	4770      	bx	lr
	...

00107404 <isinf>:
  107404:	6803      	ldr	r3, [r0, #0]
  107406:	2200      	mov	r2, #0
  107408:	2b04      	cmp	r3, #4
  10740a:	d001      	beq	107410 <isinf+0xc>
  10740c:	1c10      	mov	r0, r2		(add r0, r2, #0)
  10740e:	4770      	bx	lr
  107410:	2201      	mov	r2, #1
  107412:	e7fb      	b	10740c <isinf+0x8>

00107414 <iszero>:
  107414:	6803      	ldr	r3, [r0, #0]
  107416:	2200      	mov	r2, #0
  107418:	2b02      	cmp	r3, #2
  10741a:	d001      	beq	107420 <iszero+0xc>
  10741c:	1c10      	mov	r0, r2		(add r0, r2, #0)
  10741e:	4770      	bx	lr
  107420:	2201      	mov	r2, #1
  107422:	e7fb      	b	10741c <iszero+0x8>

00107424 <__muldf3>:
  107424:	b5f0      	push	{r4, r5, r6, r7, lr}
  107426:	b0a3      	sub	sp, #140
  107428:	ac1a      	add	r4, sp, #104
  10742a:	9021      	str	r0, [sp, #132]
  10742c:	9122      	str	r1, [sp, #136]
  10742e:	ad15      	add	r5, sp, #84
  107430:	a821      	add	r0, sp, #132
  107432:	1c21      	mov	r1, r4		(add r1, r4, #0)
  107434:	921f      	str	r2, [sp, #124]
  107436:	9320      	str	r3, [sp, #128]
  107438:	fd0af000 	bl	107e50 <__unpack_d>
  10743c:	a81f      	add	r0, sp, #124
  10743e:	1c29      	mov	r1, r5		(add r1, r5, #0)
  107440:	fd06f000 	bl	107e50 <__unpack_d>
  107444:	1c20      	mov	r0, r4		(add r0, r4, #0)
  107446:	ffd5f7ff 	bl	1073f4 <isnan>
  10744a:	2800      	cmp	r0, #0
  10744c:	d00d      	beq	10746a <__muldf3+0x46>
  10744e:	9a1b      	ldr	r2, [sp, #108]
  107450:	9b16      	ldr	r3, [sp, #88]
  107452:	2100      	mov	r1, #0
  107454:	429a      	cmp	r2, r3
  107456:	d000      	beq	10745a <__muldf3+0x36>
  107458:	2101      	mov	r1, #1
  10745a:	911b      	str	r1, [sp, #108]
  10745c:	1c20      	mov	r0, r4		(add r0, r4, #0)
  10745e:	fbc7f000 	bl	107bf0 <__pack_d>
  107462:	b023      	add	sp, #140
  107464:	bcf0      	pop	{r4, r5, r6, r7}
  107466:	bc04      	pop	{r2}
  107468:	4710      	bx	r2
  10746a:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10746c:	ffc2f7ff 	bl	1073f4 <isnan>
  107470:	2800      	cmp	r0, #0
  107472:	d008      	beq	107486 <__muldf3+0x62>
  107474:	9a1b      	ldr	r2, [sp, #108]
  107476:	9b16      	ldr	r3, [sp, #88]
  107478:	2100      	mov	r1, #0
  10747a:	429a      	cmp	r2, r3
  10747c:	d000      	beq	107480 <__muldf3+0x5c>
  10747e:	2101      	mov	r1, #1
  107480:	1c28      	mov	r0, r5		(add r0, r5, #0)
  107482:	9116      	str	r1, [sp, #88]
  107484:	e7eb      	b	10745e <__muldf3+0x3a>
  107486:	1c20      	mov	r0, r4		(add r0, r4, #0)
  107488:	ffbcf7ff 	bl	107404 <isinf>
  10748c:	2800      	cmp	r0, #0
  10748e:	d10c      	bne	1074aa <__muldf3+0x86>
  107490:	1c28      	mov	r0, r5		(add r0, r5, #0)
  107492:	ffb7f7ff 	bl	107404 <isinf>
  107496:	2800      	cmp	r0, #0
  107498:	d00f      	beq	1074ba <__muldf3+0x96>
  10749a:	1c20      	mov	r0, r4		(add r0, r4, #0)
  10749c:	ffbaf7ff 	bl	107414 <iszero>
  1074a0:	2800      	cmp	r0, #0
  1074a2:	d0e7      	beq	107474 <__muldf3+0x50>
  1074a4:	ffa2f7ff 	bl	1073ec <nan>
  1074a8:	e7d9      	b	10745e <__muldf3+0x3a>
  1074aa:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1074ac:	ffb2f7ff 	bl	107414 <iszero>
  1074b0:	2800      	cmp	r0, #0
  1074b2:	d0cc      	beq	10744e <__muldf3+0x2a>
  1074b4:	ff9af7ff 	bl	1073ec <nan>
  1074b8:	e7d1      	b	10745e <__muldf3+0x3a>
  1074ba:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1074bc:	ffaaf7ff 	bl	107414 <iszero>
  1074c0:	2800      	cmp	r0, #0
  1074c2:	d1c4      	bne	10744e <__muldf3+0x2a>
  1074c4:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1074c6:	ffa5f7ff 	bl	107414 <iszero>
  1074ca:	2800      	cmp	r0, #0
  1074cc:	d1d2      	bne	107474 <__muldf3+0x50>
  1074ce:	991d      	ldr	r1, [sp, #116]
  1074d0:	9a1e      	ldr	r2, [sp, #120]
  1074d2:	9c18      	ldr	r4, [sp, #96]
  1074d4:	9d19      	ldr	r5, [sp, #100]
  1074d6:	910e      	str	r1, [sp, #56]
  1074d8:	920f      	str	r2, [sp, #60]
  1074da:	9e0e      	ldr	r6, [sp, #56]
  1074dc:	2200      	mov	r2, #0
  1074de:	940c      	str	r4, [sp, #48]
  1074e0:	920d      	str	r2, [sp, #52]
  1074e2:	2700      	mov	r7, #0
  1074e4:	1c32      	mov	r2, r6		(add r2, r6, #0)
  1074e6:	1c3b      	mov	r3, r7		(add r3, r7, #0)
  1074e8:	980c      	ldr	r0, [sp, #48]
  1074ea:	990d      	ldr	r1, [sp, #52]
  1074ec:	fb26f000 	bl	107b3c <__muldi3>
  1074f0:	2300      	mov	r3, #0
  1074f2:	950a      	str	r5, [sp, #40]
  1074f4:	930b      	str	r3, [sp, #44]
  1074f6:	9006      	str	r0, [sp, #24]
  1074f8:	9107      	str	r1, [sp, #28]
  1074fa:	9a0a      	ldr	r2, [sp, #40]
  1074fc:	9b0b      	ldr	r3, [sp, #44]
  1074fe:	1c30      	mov	r0, r6		(add r0, r6, #0)
  107500:	1c39      	mov	r1, r7		(add r1, r7, #0)
  107502:	fb1bf000 	bl	107b3c <__muldi3>
  107506:	9b0f      	ldr	r3, [sp, #60]
  107508:	2600      	mov	r6, #0
  10750a:	1c1a      	mov	r2, r3		(add r2, r3, #0)
  10750c:	9000      	str	r0, [sp, #0]
  10750e:	9101      	str	r1, [sp, #4]
  107510:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  107512:	980c      	ldr	r0, [sp, #48]
  107514:	990d      	ldr	r1, [sp, #52]
  107516:	1c33      	mov	r3, r6		(add r3, r6, #0)
  107518:	fb10f000 	bl	107b3c <__muldi3>
  10751c:	9a00      	ldr	r2, [sp, #0]
  10751e:	9b01      	ldr	r3, [sp, #4]
  107520:	9c01      	ldr	r4, [sp, #4]
  107522:	1812      	add	r2, r2, r0
  107524:	414b      	adc	r3, r1
  107526:	9202      	str	r2, [sp, #8]
  107528:	9303      	str	r3, [sp, #12]
  10752a:	429c      	cmp	r4, r3
  10752c:	d900      	bls	107530 <__muldf3+0x10c>
  10752e:	e08c      	b	10764a <__muldf3+0x226>
  107530:	9f03      	ldr	r7, [sp, #12]
  107532:	42bc      	cmp	r4, r7
  107534:	d100      	bne	107538 <__muldf3+0x114>
  107536:	e084      	b	107642 <__muldf3+0x21e>
  107538:	2200      	mov	r2, #0
  10753a:	2300      	mov	r3, #0
  10753c:	9204      	str	r2, [sp, #16]
  10753e:	9305      	str	r3, [sp, #20]
  107540:	9b02      	ldr	r3, [sp, #8]
  107542:	9906      	ldr	r1, [sp, #24]
  107544:	9a07      	ldr	r2, [sp, #28]
  107546:	1c1c      	mov	r4, r3		(add r4, r3, #0)
  107548:	2300      	mov	r3, #0
  10754a:	18c9      	add	r1, r1, r3
  10754c:	4162      	adc	r2, r4
  10754e:	9b07      	ldr	r3, [sp, #28]
  107550:	9108      	str	r1, [sp, #32]
  107552:	9209      	str	r2, [sp, #36]
  107554:	4293      	cmp	r3, r2
  107556:	d86b      	bhi	107630 <__muldf3+0x20c>
  107558:	9c09      	ldr	r4, [sp, #36]
  10755a:	42a3      	cmp	r3, r4
  10755c:	d065      	beq	10762a <__muldf3+0x206>
  10755e:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  107560:	1c33      	mov	r3, r6		(add r3, r6, #0)
  107562:	980a      	ldr	r0, [sp, #40]
  107564:	990b      	ldr	r1, [sp, #44]
  107566:	fae9f000 	bl	107b3c <__muldi3>
  10756a:	9b03      	ldr	r3, [sp, #12]
  10756c:	2400      	mov	r4, #0
  10756e:	18c0      	add	r0, r0, r3
  107570:	4161      	adc	r1, r4
  107572:	9a04      	ldr	r2, [sp, #16]
  107574:	9b05      	ldr	r3, [sp, #20]
  107576:	1880      	add	r0, r0, r2
  107578:	4159      	adc	r1, r3
  10757a:	9a1c      	ldr	r2, [sp, #112]
  10757c:	9b17      	ldr	r3, [sp, #92]
  10757e:	3204      	add	r2, #4
  107580:	189b      	add	r3, r3, r2
  107582:	9312      	str	r3, [sp, #72]
  107584:	2300      	mov	r3, #0
  107586:	9311      	str	r3, [sp, #68]
  107588:	9a1b      	ldr	r2, [sp, #108]
  10758a:	9b16      	ldr	r3, [sp, #88]
  10758c:	429a      	cmp	r2, r3
  10758e:	d001      	beq	107594 <__muldf3+0x170>
  107590:	2301      	mov	r3, #1
  107592:	9311      	str	r3, [sp, #68]
  107594:	4a3c      	ldr	r2, [pc, #240]	(107688 <.text+0x7688>)
  107596:	4291      	cmp	r1, r2
  107598:	d920      	bls	1075dc <__muldf3+0x1b8>
  10759a:	9b12      	ldr	r3, [sp, #72]
  10759c:	2601      	mov	r6, #1
  10759e:	1c5d      	add	r5, r3, #1
  1075a0:	1c17      	mov	r7, r2		(add r7, r2, #0)
  1075a2:	1c33      	mov	r3, r6		(add r3, r6, #0)
  1075a4:	4003      	and	r3, r0
  1075a6:	2b00      	cmp	r3, #0
  1075a8:	d00d      	beq	1075c6 <__muldf3+0x1a2>
  1075aa:	9b09      	ldr	r3, [sp, #36]
  1075ac:	9a08      	ldr	r2, [sp, #32]
  1075ae:	07db      	lsl	r3, r3, #31
  1075b0:	469c      	mov	ip, r3
  1075b2:	0853      	lsr	r3, r2, #1
  1075b4:	4662      	mov	r2, ip
  1075b6:	4313      	orr	r3, r2
  1075b8:	9a09      	ldr	r2, [sp, #36]
  1075ba:	0854      	lsr	r4, r2, #1
  1075bc:	2280      	mov	r2, #128
  1075be:	0612      	lsl	r2, r2, #24
  1075c0:	4322      	orr	r2, r4
  1075c2:	9308      	str	r3, [sp, #32]
  1075c4:	9209      	str	r2, [sp, #36]
  1075c6:	07ca      	lsl	r2, r1, #31
  1075c8:	0843      	lsr	r3, r0, #1
  1075ca:	084c      	lsr	r4, r1, #1
  1075cc:	4313      	orr	r3, r2
  1075ce:	1c21      	mov	r1, r4		(add r1, r4, #0)
  1075d0:	1c18      	mov	r0, r3		(add r0, r3, #0)
  1075d2:	3501      	add	r5, #1
  1075d4:	428f      	cmp	r7, r1
  1075d6:	d3e4      	bcc	1075a2 <__muldf3+0x17e>
  1075d8:	1e6b      	sub	r3, r5, #1
  1075da:	9312      	str	r3, [sp, #72]
  1075dc:	4b2b      	ldr	r3, [pc, #172]	(10768c <.text+0x768c>)
  1075de:	4299      	cmp	r1, r3
  1075e0:	d817      	bhi	107612 <__muldf3+0x1ee>
  1075e2:	9d12      	ldr	r5, [sp, #72]
  1075e4:	1c1e      	mov	r6, r3		(add r6, r3, #0)
  1075e6:	0043      	lsl	r3, r0, #1
  1075e8:	0fc2      	lsr	r2, r0, #31
  1075ea:	004c      	lsl	r4, r1, #1
  1075ec:	1c18      	mov	r0, r3		(add r0, r3, #0)
  1075ee:	9b09      	ldr	r3, [sp, #36]
  1075f0:	4314      	orr	r4, r2
  1075f2:	1c21      	mov	r1, r4		(add r1, r4, #0)
  1075f4:	2b00      	cmp	r3, #0
  1075f6:	db41      	blt	10767c <__muldf3+0x258>
  1075f8:	9c08      	ldr	r4, [sp, #32]
  1075fa:	9f09      	ldr	r7, [sp, #36]
  1075fc:	0fe2      	lsr	r2, r4, #31
  1075fe:	007c      	lsl	r4, r7, #1
  107600:	4314      	orr	r4, r2
  107602:	9a08      	ldr	r2, [sp, #32]
  107604:	0053      	lsl	r3, r2, #1
  107606:	9308      	str	r3, [sp, #32]
  107608:	9409      	str	r4, [sp, #36]
  10760a:	3d01      	sub	r5, #1
  10760c:	42b1      	cmp	r1, r6
  10760e:	d9ea      	bls	1075e6 <__muldf3+0x1c2>
  107610:	9512      	str	r5, [sp, #72]
  107612:	25ff      	mov	r5, #255
  107614:	1c03      	mov	r3, r0		(add r3, r0, #0)
  107616:	402b      	and	r3, r5
  107618:	2400      	mov	r4, #0
  10761a:	2b80      	cmp	r3, #128
  10761c:	d01a      	beq	107654 <__muldf3+0x230>
  10761e:	9013      	str	r0, [sp, #76]
  107620:	9114      	str	r1, [sp, #80]
  107622:	2303      	mov	r3, #3
  107624:	a810      	add	r0, sp, #64
  107626:	9310      	str	r3, [sp, #64]
  107628:	e719      	b	10745e <__muldf3+0x3a>
  10762a:	9f06      	ldr	r7, [sp, #24]
  10762c:	428f      	cmp	r7, r1
  10762e:	d996      	bls	10755e <__muldf3+0x13a>
  107630:	9904      	ldr	r1, [sp, #16]
  107632:	9a05      	ldr	r2, [sp, #20]
  107634:	2301      	mov	r3, #1
  107636:	2400      	mov	r4, #0
  107638:	18c9      	add	r1, r1, r3
  10763a:	4162      	adc	r2, r4
  10763c:	9104      	str	r1, [sp, #16]
  10763e:	9205      	str	r2, [sp, #20]
  107640:	e78d      	b	10755e <__muldf3+0x13a>
  107642:	9900      	ldr	r1, [sp, #0]
  107644:	4291      	cmp	r1, r2
  107646:	d800      	bhi	10764a <__muldf3+0x226>
  107648:	e776      	b	107538 <__muldf3+0x114>
  10764a:	4b11      	ldr	r3, [pc, #68]	(107690 <.text+0x7690>)
  10764c:	4c11      	ldr	r4, [pc, #68]	(107694 <.text+0x7694>)
  10764e:	9304      	str	r3, [sp, #16]
  107650:	9405      	str	r4, [sp, #20]
  107652:	e775      	b	107540 <__muldf3+0x11c>
  107654:	2c00      	cmp	r4, #0
  107656:	d1e2      	bne	10761e <__muldf3+0x1fa>
  107658:	2280      	mov	r2, #128
  10765a:	0052      	lsl	r2, r2, #1
  10765c:	1c03      	mov	r3, r0		(add r3, r0, #0)
  10765e:	4013      	and	r3, r2
  107660:	4323      	orr	r3, r4
  107662:	d1dc      	bne	10761e <__muldf3+0x1fa>
  107664:	9b08      	ldr	r3, [sp, #32]
  107666:	9c09      	ldr	r4, [sp, #36]
  107668:	4323      	orr	r3, r4
  10766a:	d0d8      	beq	10761e <__muldf3+0x1fa>
  10766c:	2380      	mov	r3, #128
  10766e:	2400      	mov	r4, #0
  107670:	181b      	add	r3, r3, r0
  107672:	414c      	adc	r4, r1
  107674:	1c18      	mov	r0, r3		(add r0, r3, #0)
  107676:	43a8      	bic	r0, r5
  107678:	1c21      	mov	r1, r4		(add r1, r4, #0)
  10767a:	e7d0      	b	10761e <__muldf3+0x1fa>
  10767c:	2301      	mov	r3, #1
  10767e:	4303      	orr	r3, r0
  107680:	1c18      	mov	r0, r3		(add r0, r3, #0)
  107682:	1c21      	mov	r1, r4		(add r1, r4, #0)
  107684:	e7b8      	b	1075f8 <__muldf3+0x1d4>
  107686:	0000      	lsl	r0, r0, #0
  107688:	ffff      	second half of BL instruction 0xffff
  10768a:	1fff      	sub	r7, r7, #7
  10768c:	ffff      	second half of BL instruction 0xffff
  10768e:	0fff      	lsr	r7, r7, #31
  107690:	0000      	lsl	r0, r0, #0
  107692:	0000      	lsl	r0, r0, #0
  107694:	0001      	lsl	r1, r0, #0
	...

00107698 <nan>:
  107698:	4800      	ldr	r0, [pc, #0]	(10769c <.text+0x769c>)
  10769a:	4770      	bx	lr
  10769c:	84f0      	strh	r0, [r6, #38]
  10769e:	0010      	lsl	r0, r2, #0

001076a0 <isnan>:
  1076a0:	6803      	ldr	r3, [r0, #0]
  1076a2:	2200      	mov	r2, #0
  1076a4:	2b01      	cmp	r3, #1
  1076a6:	d800      	bhi	1076aa <isnan+0xa>
  1076a8:	2201      	mov	r2, #1
  1076aa:	1c10      	mov	r0, r2		(add r0, r2, #0)
  1076ac:	4770      	bx	lr
	...

001076b0 <isinf>:
  1076b0:	6803      	ldr	r3, [r0, #0]
  1076b2:	2200      	mov	r2, #0
  1076b4:	2b04      	cmp	r3, #4
  1076b6:	d001      	beq	1076bc <isinf+0xc>
  1076b8:	1c10      	mov	r0, r2		(add r0, r2, #0)
  1076ba:	4770      	bx	lr
  1076bc:	2201      	mov	r2, #1
  1076be:	e7fb      	b	1076b8 <isinf+0x8>

001076c0 <iszero>:
  1076c0:	6803      	ldr	r3, [r0, #0]
  1076c2:	2200      	mov	r2, #0
  1076c4:	2b02      	cmp	r3, #2
  1076c6:	d001      	beq	1076cc <iszero+0xc>
  1076c8:	1c10      	mov	r0, r2		(add r0, r2, #0)
  1076ca:	4770      	bx	lr
  1076cc:	2201      	mov	r2, #1
  1076ce:	e7fb      	b	1076c8 <iszero+0x8>

001076d0 <__divdf3>:
  1076d0:	b5f0      	push	{r4, r5, r6, r7, lr}
  1076d2:	b092      	sub	sp, #72
  1076d4:	af09      	add	r7, sp, #36
  1076d6:	9010      	str	r0, [sp, #64]
  1076d8:	9111      	str	r1, [sp, #68]
  1076da:	ad04      	add	r5, sp, #16
  1076dc:	a810      	add	r0, sp, #64
  1076de:	1c39      	mov	r1, r7		(add r1, r7, #0)
  1076e0:	920e      	str	r2, [sp, #56]
  1076e2:	930f      	str	r3, [sp, #60]
  1076e4:	fbb4f000 	bl	107e50 <__unpack_d>
  1076e8:	a80e      	add	r0, sp, #56
  1076ea:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1076ec:	fbb0f000 	bl	107e50 <__unpack_d>
  1076f0:	1c38      	mov	r0, r7		(add r0, r7, #0)
  1076f2:	ffd5f7ff 	bl	1076a0 <isnan>
  1076f6:	2800      	cmp	r0, #0
  1076f8:	d006      	beq	107708 <__divdf3+0x38>
  1076fa:	1c38      	mov	r0, r7		(add r0, r7, #0)
  1076fc:	fa78f000 	bl	107bf0 <__pack_d>
  107700:	b012      	add	sp, #72
  107702:	bcf0      	pop	{r4, r5, r6, r7}
  107704:	bc04      	pop	{r2}
  107706:	4710      	bx	r2
  107708:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10770a:	ffc9f7ff 	bl	1076a0 <isnan>
  10770e:	2800      	cmp	r0, #0
  107710:	d001      	beq	107716 <__divdf3+0x46>
  107712:	1c28      	mov	r0, r5		(add r0, r5, #0)
  107714:	e7f2      	b	1076fc <__divdf3+0x2c>
  107716:	9b0a      	ldr	r3, [sp, #40]
  107718:	9a05      	ldr	r2, [sp, #20]
  10771a:	4053      	eor	r3, r2
  10771c:	930a      	str	r3, [sp, #40]
  10771e:	1c38      	mov	r0, r7		(add r0, r7, #0)
  107720:	ffc6f7ff 	bl	1076b0 <isinf>
  107724:	2800      	cmp	r0, #0
  107726:	d006      	beq	107736 <__divdf3+0x66>
  107728:	9a09      	ldr	r2, [sp, #36]
  10772a:	9b04      	ldr	r3, [sp, #16]
  10772c:	429a      	cmp	r2, r3
  10772e:	d1e4      	bne	1076fa <__divdf3+0x2a>
  107730:	ffb2f7ff 	bl	107698 <nan>
  107734:	e7e2      	b	1076fc <__divdf3+0x2c>
  107736:	1c38      	mov	r0, r7		(add r0, r7, #0)
  107738:	ffc2f7ff 	bl	1076c0 <iszero>
  10773c:	1c06      	mov	r6, r0		(add r6, r0, #0)
  10773e:	2800      	cmp	r0, #0
  107740:	d1f2      	bne	107728 <__divdf3+0x58>
  107742:	1c28      	mov	r0, r5		(add r0, r5, #0)
  107744:	ffb4f7ff 	bl	1076b0 <isinf>
  107748:	2800      	cmp	r0, #0
  10774a:	d006      	beq	10775a <__divdf3+0x8a>
  10774c:	2300      	mov	r3, #0
  10774e:	2400      	mov	r4, #0
  107750:	1c38      	mov	r0, r7		(add r0, r7, #0)
  107752:	930c      	str	r3, [sp, #48]
  107754:	940d      	str	r4, [sp, #52]
  107756:	960b      	str	r6, [sp, #44]
  107758:	e7d0      	b	1076fc <__divdf3+0x2c>
  10775a:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10775c:	ffb0f7ff 	bl	1076c0 <iszero>
  107760:	2800      	cmp	r0, #0
  107762:	d003      	beq	10776c <__divdf3+0x9c>
  107764:	2304      	mov	r3, #4
  107766:	1c38      	mov	r0, r7		(add r0, r7, #0)
  107768:	9309      	str	r3, [sp, #36]
  10776a:	e7c7      	b	1076fc <__divdf3+0x2c>
  10776c:	9a0b      	ldr	r2, [sp, #44]
  10776e:	9b06      	ldr	r3, [sp, #24]
  107770:	9d0c      	ldr	r5, [sp, #48]
  107772:	9e0d      	ldr	r6, [sp, #52]
  107774:	1ad0      	sub	r0, r2, r3
  107776:	9a07      	ldr	r2, [sp, #28]
  107778:	9b08      	ldr	r3, [sp, #32]
  10777a:	900b      	str	r0, [sp, #44]
  10777c:	9200      	str	r2, [sp, #0]
  10777e:	9301      	str	r3, [sp, #4]
  107780:	42b3      	cmp	r3, r6
  107782:	d83c      	bhi	1077fe <__divdf3+0x12e>
  107784:	9b01      	ldr	r3, [sp, #4]
  107786:	42b3      	cmp	r3, r6
  107788:	d037      	beq	1077fa <__divdf3+0x12a>
  10778a:	2200      	mov	r2, #0
  10778c:	2300      	mov	r3, #0
  10778e:	9202      	str	r2, [sp, #8]
  107790:	9303      	str	r3, [sp, #12]
  107792:	492b      	ldr	r1, [pc, #172]	(107840 <.text+0x7840>)
  107794:	4829      	ldr	r0, [pc, #164]	(10783c <.text+0x783c>)
  107796:	2300      	mov	r3, #0
  107798:	469c      	mov	ip, r3
  10779a:	e01a      	b	1077d2 <__divdf3+0x102>
  10779c:	9b02      	ldr	r3, [sp, #8]
  10779e:	9c03      	ldr	r4, [sp, #12]
  1077a0:	4303      	orr	r3, r0
  1077a2:	430c      	orr	r4, r1
  1077a4:	9302      	str	r3, [sp, #8]
  1077a6:	9403      	str	r4, [sp, #12]
  1077a8:	9b00      	ldr	r3, [sp, #0]
  1077aa:	9c01      	ldr	r4, [sp, #4]
  1077ac:	1aed      	sub	r5, r5, r3
  1077ae:	41a6      	sbc	r6, r4
  1077b0:	07ca      	lsl	r2, r1, #31
  1077b2:	0843      	lsr	r3, r0, #1
  1077b4:	084c      	lsr	r4, r1, #1
  1077b6:	4313      	orr	r3, r2
  1077b8:	1c21      	mov	r1, r4		(add r1, r4, #0)
  1077ba:	0fea      	lsr	r2, r5, #31
  1077bc:	0074      	lsl	r4, r6, #1
  1077be:	4314      	orr	r4, r2
  1077c0:	1c26      	mov	r6, r4		(add r6, r4, #0)
  1077c2:	2401      	mov	r4, #1
  1077c4:	44a4      	add	ip, r4
  1077c6:	1c18      	mov	r0, r3		(add r0, r3, #0)
  1077c8:	4662      	mov	r2, ip
  1077ca:	006b      	lsl	r3, r5, #1
  1077cc:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  1077ce:	2a3d      	cmp	r2, #61
  1077d0:	d008      	beq	1077e4 <__divdf3+0x114>
  1077d2:	9c01      	ldr	r4, [sp, #4]
  1077d4:	42b4      	cmp	r4, r6
  1077d6:	d8eb      	bhi	1077b0 <__divdf3+0xe0>
  1077d8:	42b4      	cmp	r4, r6
  1077da:	d1df      	bne	10779c <__divdf3+0xcc>
  1077dc:	9a00      	ldr	r2, [sp, #0]
  1077de:	42aa      	cmp	r2, r5
  1077e0:	d8e6      	bhi	1077b0 <__divdf3+0xe0>
  1077e2:	e7db      	b	10779c <__divdf3+0xcc>
  1077e4:	9a02      	ldr	r2, [sp, #8]
  1077e6:	21ff      	mov	r1, #255
  1077e8:	400a      	and	r2, r1
  1077ea:	2300      	mov	r3, #0
  1077ec:	2a80      	cmp	r2, #128
  1077ee:	d00f      	beq	107810 <__divdf3+0x140>
  1077f0:	9a02      	ldr	r2, [sp, #8]
  1077f2:	9b03      	ldr	r3, [sp, #12]
  1077f4:	920c      	str	r2, [sp, #48]
  1077f6:	930d      	str	r3, [sp, #52]
  1077f8:	e77f      	b	1076fa <__divdf3+0x2a>
  1077fa:	42aa      	cmp	r2, r5
  1077fc:	d9c5      	bls	10778a <__divdf3+0xba>
  1077fe:	0feb      	lsr	r3, r5, #31
  107800:	0072      	lsl	r2, r6, #1
  107802:	431a      	orr	r2, r3
  107804:	0069      	lsl	r1, r5, #1
  107806:	1e43      	sub	r3, r0, #1
  107808:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  10780a:	1c16      	mov	r6, r2		(add r6, r2, #0)
  10780c:	930b      	str	r3, [sp, #44]
  10780e:	e7bc      	b	10778a <__divdf3+0xba>
  107810:	2b00      	cmp	r3, #0
  107812:	d1ed      	bne	1077f0 <__divdf3+0x120>
  107814:	9b02      	ldr	r3, [sp, #8]
  107816:	0052      	lsl	r2, r2, #1
  107818:	4013      	and	r3, r2
  10781a:	2400      	mov	r4, #0
  10781c:	4323      	orr	r3, r4
  10781e:	d1e7      	bne	1077f0 <__divdf3+0x120>
  107820:	4335      	orr	r5, r6
  107822:	d0e5      	beq	1077f0 <__divdf3+0x120>
  107824:	9d02      	ldr	r5, [sp, #8]
  107826:	9e03      	ldr	r6, [sp, #12]
  107828:	2380      	mov	r3, #128
  10782a:	2400      	mov	r4, #0
  10782c:	195b      	add	r3, r3, r5
  10782e:	4174      	adc	r4, r6
  107830:	1c1e      	mov	r6, r3		(add r6, r3, #0)
  107832:	438e      	bic	r6, r1
  107834:	9602      	str	r6, [sp, #8]
  107836:	9403      	str	r4, [sp, #12]
  107838:	e7da      	b	1077f0 <__divdf3+0x120>
	...
  107842:	1000      	asr	r0, r0, #0

00107844 <isnan>:
  107844:	6803      	ldr	r3, [r0, #0]
  107846:	2200      	mov	r2, #0
  107848:	2b01      	cmp	r3, #1
  10784a:	d800      	bhi	10784e <isnan+0xa>
  10784c:	2201      	mov	r2, #1
  10784e:	1c10      	mov	r0, r2		(add r0, r2, #0)
  107850:	4770      	bx	lr
	...

00107854 <__eqdf2>:
  107854:	b530      	push	{r4, r5, lr}
  107856:	b08e      	sub	sp, #56
  107858:	ad05      	add	r5, sp, #20
  10785a:	900c      	str	r0, [sp, #48]
  10785c:	910d      	str	r1, [sp, #52]
  10785e:	a80c      	add	r0, sp, #48
  107860:	1c29      	mov	r1, r5		(add r1, r5, #0)
  107862:	920a      	str	r2, [sp, #40]
  107864:	930b      	str	r3, [sp, #44]
  107866:	faf3f000 	bl	107e50 <__unpack_d>
  10786a:	a80a      	add	r0, sp, #40
  10786c:	4669      	mov	r1, sp
  10786e:	faeff000 	bl	107e50 <__unpack_d>
  107872:	1c28      	mov	r0, r5		(add r0, r5, #0)
  107874:	ffe6f7ff 	bl	107844 <isnan>
  107878:	2800      	cmp	r0, #0
  10787a:	d004      	beq	107886 <__eqdf2+0x32>
  10787c:	2001      	mov	r0, #1
  10787e:	b00e      	add	sp, #56
  107880:	bc30      	pop	{r4, r5}
  107882:	bc02      	pop	{r1}
  107884:	4708      	bx	r1
  107886:	4668      	mov	r0, sp
  107888:	ffdcf7ff 	bl	107844 <isnan>
  10788c:	2800      	cmp	r0, #0
  10788e:	d1f5      	bne	10787c <__eqdf2+0x28>
  107890:	1c28      	mov	r0, r5		(add r0, r5, #0)
  107892:	4669      	mov	r1, sp
  107894:	fb56f000 	bl	107f44 <__fpcmp_parts_d>
  107898:	e7f1      	b	10787e <__eqdf2+0x2a>
  10789a:	46c0      	nop			(mov r8, r8)

0010789c <isnan>:
  10789c:	6803      	ldr	r3, [r0, #0]
  10789e:	2200      	mov	r2, #0
  1078a0:	2b01      	cmp	r3, #1
  1078a2:	d800      	bhi	1078a6 <isnan+0xa>
  1078a4:	2201      	mov	r2, #1
  1078a6:	1c10      	mov	r0, r2		(add r0, r2, #0)
  1078a8:	4770      	bx	lr
	...

001078ac <__nedf2>:
  1078ac:	b530      	push	{r4, r5, lr}
  1078ae:	b08e      	sub	sp, #56
  1078b0:	ad05      	add	r5, sp, #20
  1078b2:	900c      	str	r0, [sp, #48]
  1078b4:	910d      	str	r1, [sp, #52]
  1078b6:	a80c      	add	r0, sp, #48
  1078b8:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1078ba:	920a      	str	r2, [sp, #40]
  1078bc:	930b      	str	r3, [sp, #44]
  1078be:	fac7f000 	bl	107e50 <__unpack_d>
  1078c2:	a80a      	add	r0, sp, #40
  1078c4:	4669      	mov	r1, sp
  1078c6:	fac3f000 	bl	107e50 <__unpack_d>
  1078ca:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1078cc:	ffe6f7ff 	bl	10789c <isnan>
  1078d0:	2800      	cmp	r0, #0
  1078d2:	d004      	beq	1078de <__nedf2+0x32>
  1078d4:	2001      	mov	r0, #1
  1078d6:	b00e      	add	sp, #56
  1078d8:	bc30      	pop	{r4, r5}
  1078da:	bc02      	pop	{r1}
  1078dc:	4708      	bx	r1
  1078de:	4668      	mov	r0, sp
  1078e0:	ffdcf7ff 	bl	10789c <isnan>
  1078e4:	2800      	cmp	r0, #0
  1078e6:	d1f5      	bne	1078d4 <__nedf2+0x28>
  1078e8:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1078ea:	4669      	mov	r1, sp
  1078ec:	fb2af000 	bl	107f44 <__fpcmp_parts_d>
  1078f0:	e7f1      	b	1078d6 <__nedf2+0x2a>
  1078f2:	46c0      	nop			(mov r8, r8)

001078f4 <isnan>:
  1078f4:	6803      	ldr	r3, [r0, #0]
  1078f6:	2200      	mov	r2, #0
  1078f8:	2b01      	cmp	r3, #1
  1078fa:	d800      	bhi	1078fe <isnan+0xa>
  1078fc:	2201      	mov	r2, #1
  1078fe:	1c10      	mov	r0, r2		(add r0, r2, #0)
  107900:	4770      	bx	lr
	...

00107904 <__gtdf2>:
  107904:	b530      	push	{r4, r5, lr}
  107906:	b08e      	sub	sp, #56
  107908:	ac05      	add	r4, sp, #20
  10790a:	900c      	str	r0, [sp, #48]
  10790c:	910d      	str	r1, [sp, #52]
  10790e:	a80c      	add	r0, sp, #48
  107910:	1c21      	mov	r1, r4		(add r1, r4, #0)
  107912:	920a      	str	r2, [sp, #40]
  107914:	930b      	str	r3, [sp, #44]
  107916:	fa9bf000 	bl	107e50 <__unpack_d>
  10791a:	a80a      	add	r0, sp, #40
  10791c:	4669      	mov	r1, sp
  10791e:	fa97f000 	bl	107e50 <__unpack_d>
  107922:	1c20      	mov	r0, r4		(add r0, r4, #0)
  107924:	ffe6f7ff 	bl	1078f4 <isnan>
  107928:	2800      	cmp	r0, #0
  10792a:	d005      	beq	107938 <__gtdf2+0x34>
  10792c:	2001      	mov	r0, #1
  10792e:	4240      	neg	r0, r0
  107930:	b00e      	add	sp, #56
  107932:	bc30      	pop	{r4, r5}
  107934:	bc02      	pop	{r1}
  107936:	4708      	bx	r1
  107938:	4668      	mov	r0, sp
  10793a:	ffdbf7ff 	bl	1078f4 <isnan>
  10793e:	2800      	cmp	r0, #0
  107940:	d1f4      	bne	10792c <__gtdf2+0x28>
  107942:	1c20      	mov	r0, r4		(add r0, r4, #0)
  107944:	4669      	mov	r1, sp
  107946:	fafdf000 	bl	107f44 <__fpcmp_parts_d>
  10794a:	e7f1      	b	107930 <__gtdf2+0x2c>

0010794c <isnan>:
  10794c:	6803      	ldr	r3, [r0, #0]
  10794e:	2200      	mov	r2, #0
  107950:	2b01      	cmp	r3, #1
  107952:	d800      	bhi	107956 <isnan+0xa>
  107954:	2201      	mov	r2, #1
  107956:	1c10      	mov	r0, r2		(add r0, r2, #0)
  107958:	4770      	bx	lr
	...

0010795c <__gedf2>:
  10795c:	b530      	push	{r4, r5, lr}
  10795e:	b08e      	sub	sp, #56
  107960:	ac05      	add	r4, sp, #20
  107962:	900c      	str	r0, [sp, #48]
  107964:	910d      	str	r1, [sp, #52]
  107966:	a80c      	add	r0, sp, #48
  107968:	1c21      	mov	r1, r4		(add r1, r4, #0)
  10796a:	920a      	str	r2, [sp, #40]
  10796c:	930b      	str	r3, [sp, #44]
  10796e:	fa6ff000 	bl	107e50 <__unpack_d>
  107972:	a80a      	add	r0, sp, #40
  107974:	4669      	mov	r1, sp
  107976:	fa6bf000 	bl	107e50 <__unpack_d>
  10797a:	1c20      	mov	r0, r4		(add r0, r4, #0)
  10797c:	ffe6f7ff 	bl	10794c <isnan>
  107980:	2800      	cmp	r0, #0
  107982:	d005      	beq	107990 <__gedf2+0x34>
  107984:	2001      	mov	r0, #1
  107986:	4240      	neg	r0, r0
  107988:	b00e      	add	sp, #56
  10798a:	bc30      	pop	{r4, r5}
  10798c:	bc02      	pop	{r1}
  10798e:	4708      	bx	r1
  107990:	4668      	mov	r0, sp
  107992:	ffdbf7ff 	bl	10794c <isnan>
  107996:	2800      	cmp	r0, #0
  107998:	d1f4      	bne	107984 <__gedf2+0x28>
  10799a:	1c20      	mov	r0, r4		(add r0, r4, #0)
  10799c:	4669      	mov	r1, sp
  10799e:	fad1f000 	bl	107f44 <__fpcmp_parts_d>
  1079a2:	e7f1      	b	107988 <__gedf2+0x2c>

001079a4 <isnan>:
  1079a4:	6803      	ldr	r3, [r0, #0]
  1079a6:	2200      	mov	r2, #0
  1079a8:	2b01      	cmp	r3, #1
  1079aa:	d800      	bhi	1079ae <isnan+0xa>
  1079ac:	2201      	mov	r2, #1
  1079ae:	1c10      	mov	r0, r2		(add r0, r2, #0)
  1079b0:	4770      	bx	lr
	...

001079b4 <__ltdf2>:
  1079b4:	b530      	push	{r4, r5, lr}
  1079b6:	b08e      	sub	sp, #56
  1079b8:	ad05      	add	r5, sp, #20
  1079ba:	900c      	str	r0, [sp, #48]
  1079bc:	910d      	str	r1, [sp, #52]
  1079be:	a80c      	add	r0, sp, #48
  1079c0:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1079c2:	920a      	str	r2, [sp, #40]
  1079c4:	930b      	str	r3, [sp, #44]
  1079c6:	fa43f000 	bl	107e50 <__unpack_d>
  1079ca:	a80a      	add	r0, sp, #40
  1079cc:	4669      	mov	r1, sp
  1079ce:	fa3ff000 	bl	107e50 <__unpack_d>
  1079d2:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1079d4:	ffe6f7ff 	bl	1079a4 <isnan>
  1079d8:	2800      	cmp	r0, #0
  1079da:	d004      	beq	1079e6 <__ltdf2+0x32>
  1079dc:	2001      	mov	r0, #1
  1079de:	b00e      	add	sp, #56
  1079e0:	bc30      	pop	{r4, r5}
  1079e2:	bc02      	pop	{r1}
  1079e4:	4708      	bx	r1
  1079e6:	4668      	mov	r0, sp
  1079e8:	ffdcf7ff 	bl	1079a4 <isnan>
  1079ec:	2800      	cmp	r0, #0
  1079ee:	d1f5      	bne	1079dc <__ltdf2+0x28>
  1079f0:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1079f2:	4669      	mov	r1, sp
  1079f4:	faa6f000 	bl	107f44 <__fpcmp_parts_d>
  1079f8:	e7f1      	b	1079de <__ltdf2+0x2a>
  1079fa:	46c0      	nop			(mov r8, r8)

001079fc <__floatsidf>:
  1079fc:	b510      	push	{r4, lr}
  1079fe:	b085      	sub	sp, #20
  107a00:	2303      	mov	r3, #3
  107a02:	9300      	str	r3, [sp, #0]
  107a04:	2300      	mov	r3, #0
  107a06:	9301      	str	r3, [sp, #4]
  107a08:	2800      	cmp	r0, #0
  107a0a:	db30      	blt	107a6e <__floatsidf+0x72>
  107a0c:	2800      	cmp	r0, #0
  107a0e:	d108      	bne	107a22 <__floatsidf+0x26>
  107a10:	2302      	mov	r3, #2
  107a12:	9300      	str	r3, [sp, #0]
  107a14:	4668      	mov	r0, sp
  107a16:	f8ebf000 	bl	107bf0 <__pack_d>
  107a1a:	b005      	add	sp, #20
  107a1c:	bc10      	pop	{r4}
  107a1e:	bc04      	pop	{r2}
  107a20:	4710      	bx	r2
  107a22:	9b01      	ldr	r3, [sp, #4]
  107a24:	243c      	mov	r4, #60
  107a26:	9402      	str	r4, [sp, #8]
  107a28:	2b00      	cmp	r3, #0
  107a2a:	d01c      	beq	107a66 <__floatsidf+0x6a>
  107a2c:	2380      	mov	r3, #128
  107a2e:	061b      	lsl	r3, r3, #24
  107a30:	4298      	cmp	r0, r3
  107a32:	d01f      	beq	107a74 <__floatsidf+0x78>
  107a34:	4243      	neg	r3, r0
  107a36:	9303      	str	r3, [sp, #12]
  107a38:	17db      	asr	r3, r3, #31
  107a3a:	9304      	str	r3, [sp, #16]
  107a3c:	9803      	ldr	r0, [sp, #12]
  107a3e:	9904      	ldr	r1, [sp, #16]
  107a40:	4b0e      	ldr	r3, [pc, #56]	(107a7c <.text+0x7a7c>)
  107a42:	4299      	cmp	r1, r3
  107a44:	d8e6      	bhi	107a14 <__floatsidf+0x18>
  107a46:	9c02      	ldr	r4, [sp, #8]
  107a48:	0fc2      	lsr	r2, r0, #31
  107a4a:	004b      	lsl	r3, r1, #1
  107a4c:	4313      	orr	r3, r2
  107a4e:	9304      	str	r3, [sp, #16]
  107a50:	0043      	lsl	r3, r0, #1
  107a52:	9303      	str	r3, [sp, #12]
  107a54:	1e63      	sub	r3, r4, #1
  107a56:	1c1c      	mov	r4, r3		(add r4, r3, #0)
  107a58:	9302      	str	r3, [sp, #8]
  107a5a:	9803      	ldr	r0, [sp, #12]
  107a5c:	9904      	ldr	r1, [sp, #16]
  107a5e:	4b07      	ldr	r3, [pc, #28]	(107a7c <.text+0x7a7c>)
  107a60:	4299      	cmp	r1, r3
  107a62:	d9f1      	bls	107a48 <__floatsidf+0x4c>
  107a64:	e7d6      	b	107a14 <__floatsidf+0x18>
  107a66:	17c3      	asr	r3, r0, #31
  107a68:	9003      	str	r0, [sp, #12]
  107a6a:	9304      	str	r3, [sp, #16]
  107a6c:	e7e6      	b	107a3c <__floatsidf+0x40>
  107a6e:	2301      	mov	r3, #1
  107a70:	9301      	str	r3, [sp, #4]
  107a72:	e7cb      	b	107a0c <__floatsidf+0x10>
  107a74:	4802      	ldr	r0, [pc, #8]	(107a80 <.text+0x7a80>)
  107a76:	4903      	ldr	r1, [pc, #12]	(107a84 <.text+0x7a84>)
  107a78:	e7cf      	b	107a1a <__floatsidf+0x1e>
  107a7a:	0000      	lsl	r0, r0, #0
  107a7c:	ffff      	second half of BL instruction 0xffff
  107a7e:	0fff      	lsr	r7, r7, #31
  107a80:	0000      	lsl	r0, r0, #0
  107a82:	c1e0      	stmia	r1!,{r5, r6, r7}
  107a84:	0000      	lsl	r0, r0, #0
	...

00107a88 <isnan>:
  107a88:	6803      	ldr	r3, [r0, #0]
  107a8a:	2200      	mov	r2, #0
  107a8c:	2b01      	cmp	r3, #1
  107a8e:	d800      	bhi	107a92 <isnan+0xa>
  107a90:	2201      	mov	r2, #1
  107a92:	1c10      	mov	r0, r2		(add r0, r2, #0)
  107a94:	4770      	bx	lr
	...

00107a98 <isinf>:
  107a98:	6803      	ldr	r3, [r0, #0]
  107a9a:	2200      	mov	r2, #0
  107a9c:	2b04      	cmp	r3, #4
  107a9e:	d001      	beq	107aa4 <isinf+0xc>
  107aa0:	1c10      	mov	r0, r2		(add r0, r2, #0)
  107aa2:	4770      	bx	lr
  107aa4:	2201      	mov	r2, #1
  107aa6:	e7fb      	b	107aa0 <isinf+0x8>

00107aa8 <iszero>:
  107aa8:	6803      	ldr	r3, [r0, #0]
  107aaa:	2200      	mov	r2, #0
  107aac:	2b02      	cmp	r3, #2
  107aae:	d001      	beq	107ab4 <iszero+0xc>
  107ab0:	1c10      	mov	r0, r2		(add r0, r2, #0)
  107ab2:	4770      	bx	lr
  107ab4:	2201      	mov	r2, #1
  107ab6:	e7fb      	b	107ab0 <iszero+0x8>

00107ab8 <__fixdfsi>:
  107ab8:	b570      	push	{r4, r5, r6, lr}
  107aba:	b087      	sub	sp, #28
  107abc:	9005      	str	r0, [sp, #20]
  107abe:	9106      	str	r1, [sp, #24]
  107ac0:	a805      	add	r0, sp, #20
  107ac2:	4669      	mov	r1, sp
  107ac4:	f9c4f000 	bl	107e50 <__unpack_d>
  107ac8:	4668      	mov	r0, sp
  107aca:	ffedf7ff 	bl	107aa8 <iszero>
  107ace:	2800      	cmp	r0, #0
  107ad0:	d004      	beq	107adc <__fixdfsi+0x24>
  107ad2:	2000      	mov	r0, #0
  107ad4:	b007      	add	sp, #28
  107ad6:	bc70      	pop	{r4, r5, r6}
  107ad8:	bc02      	pop	{r1}
  107ada:	4708      	bx	r1
  107adc:	4668      	mov	r0, sp
  107ade:	ffd3f7ff 	bl	107a88 <isnan>
  107ae2:	2800      	cmp	r0, #0
  107ae4:	d1f5      	bne	107ad2 <__fixdfsi+0x1a>
  107ae6:	4668      	mov	r0, sp
  107ae8:	ffd6f7ff 	bl	107a98 <isinf>
  107aec:	2800      	cmp	r0, #0
  107aee:	d004      	beq	107afa <__fixdfsi+0x42>
  107af0:	9b01      	ldr	r3, [sp, #4]
  107af2:	2b00      	cmp	r3, #0
  107af4:	d114      	bne	107b20 <__fixdfsi+0x68>
  107af6:	4810      	ldr	r0, [pc, #64]	(107b38 <.text+0x7b38>)
  107af8:	e7ec      	b	107ad4 <__fixdfsi+0x1c>
  107afa:	9a02      	ldr	r2, [sp, #8]
  107afc:	2a00      	cmp	r2, #0
  107afe:	dbe8      	blt	107ad2 <__fixdfsi+0x1a>
  107b00:	2a1e      	cmp	r2, #30
  107b02:	dcf5      	bgt	107af0 <__fixdfsi+0x38>
  107b04:	233c      	mov	r3, #60
  107b06:	1a99      	sub	r1, r3, r2
  107b08:	3b5c      	sub	r3, #92
  107b0a:	18ca      	add	r2, r1, r3
  107b0c:	d40b      	bmi	107b26 <__fixdfsi+0x6e>
  107b0e:	9b04      	ldr	r3, [sp, #16]
  107b10:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  107b12:	40d5      	lsr	r5, r2
  107b14:	9b01      	ldr	r3, [sp, #4]
  107b16:	1c28      	mov	r0, r5		(add r0, r5, #0)
  107b18:	2b00      	cmp	r3, #0
  107b1a:	d0db      	beq	107ad4 <__fixdfsi+0x1c>
  107b1c:	4268      	neg	r0, r5
  107b1e:	e7d9      	b	107ad4 <__fixdfsi+0x1c>
  107b20:	2080      	mov	r0, #128
  107b22:	0600      	lsl	r0, r0, #24
  107b24:	e7d6      	b	107ad4 <__fixdfsi+0x1c>
  107b26:	2320      	mov	r3, #32
  107b28:	9a04      	ldr	r2, [sp, #16]
  107b2a:	1a5b      	sub	r3, r3, r1
  107b2c:	409a      	lsl	r2, r3
  107b2e:	9b03      	ldr	r3, [sp, #12]
  107b30:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  107b32:	40cd      	lsr	r5, r1
  107b34:	4315      	orr	r5, r2
  107b36:	e7ed      	b	107b14 <__fixdfsi+0x5c>
  107b38:	ffff      	second half of BL instruction 0xffff
  107b3a:	7fff      	ldrb	r7, [r7, #31]

00107b3c <__muldi3>:
  107b3c:	b5f0      	push	{r4, r5, r6, r7, lr}
  107b3e:	4657      	mov	r7, sl
  107b40:	4646      	mov	r6, r8
  107b42:	b4c0      	push	{r6, r7}
  107b44:	b084      	sub	sp, #16
  107b46:	9200      	str	r2, [sp, #0]
  107b48:	9301      	str	r3, [sp, #4]
  107b4a:	4684      	mov	ip, r0
  107b4c:	9002      	str	r0, [sp, #8]
  107b4e:	9103      	str	r1, [sp, #12]
  107b50:	481a      	ldr	r0, [pc, #104]	(107bbc <.text+0x7bbc>)
  107b52:	9f00      	ldr	r7, [sp, #0]
  107b54:	1c03      	mov	r3, r0		(add r3, r0, #0)
  107b56:	4662      	mov	r2, ip
  107b58:	403b      	and	r3, r7
  107b5a:	4002      	and	r2, r0
  107b5c:	4680      	mov	r8, r0
  107b5e:	1c18      	mov	r0, r3		(add r0, r3, #0)
  107b60:	4350      	mul	r0, r2
  107b62:	4661      	mov	r1, ip
  107b64:	0c0c      	lsr	r4, r1, #16
  107b66:	0c39      	lsr	r1, r7, #16
  107b68:	4682      	mov	sl, r0
  107b6a:	434a      	mul	r2, r1
  107b6c:	1c18      	mov	r0, r3		(add r0, r3, #0)
  107b6e:	4360      	mul	r0, r4
  107b70:	4361      	mul	r1, r4
  107b72:	4654      	mov	r4, sl
  107b74:	1812      	add	r2, r2, r0
  107b76:	0c23      	lsr	r3, r4, #16
  107b78:	189a      	add	r2, r3, r2
  107b7a:	4290      	cmp	r0, r2
  107b7c:	d902      	bls	107b84 <__muldi3+0x48>
  107b7e:	2080      	mov	r0, #128
  107b80:	0240      	lsl	r0, r0, #9
  107b82:	1809      	add	r1, r1, r0
  107b84:	0c13      	lsr	r3, r2, #16
  107b86:	18cb      	add	r3, r1, r3
  107b88:	1c1e      	mov	r6, r3		(add r6, r3, #0)
  107b8a:	4643      	mov	r3, r8
  107b8c:	4641      	mov	r1, r8
  107b8e:	4013      	and	r3, r2
  107b90:	4652      	mov	r2, sl
  107b92:	400a      	and	r2, r1
  107b94:	041b      	lsl	r3, r3, #16
  107b96:	189b      	add	r3, r3, r2
  107b98:	1c18      	mov	r0, r3		(add r0, r3, #0)
  107b9a:	9c01      	ldr	r4, [sp, #4]
  107b9c:	9b03      	ldr	r3, [sp, #12]
  107b9e:	1c3a      	mov	r2, r7		(add r2, r7, #0)
  107ba0:	435a      	mul	r2, r3
  107ba2:	4663      	mov	r3, ip
  107ba4:	4363      	mul	r3, r4
  107ba6:	199b      	add	r3, r3, r6
  107ba8:	18d2      	add	r2, r2, r3
  107baa:	1c11      	mov	r1, r2		(add r1, r2, #0)
  107bac:	b004      	add	sp, #16
  107bae:	bc0c      	pop	{r2, r3}
  107bb0:	4690      	mov	r8, r2
  107bb2:	469a      	mov	sl, r3
  107bb4:	bcf0      	pop	{r4, r5, r6, r7}
  107bb6:	bc04      	pop	{r2}
  107bb8:	4710      	bx	r2
  107bba:	0000      	lsl	r0, r0, #0
  107bbc:	ffff      	second half of BL instruction 0xffff
	...

00107bc0 <isnan>:
  107bc0:	6803      	ldr	r3, [r0, #0]
  107bc2:	2200      	mov	r2, #0
  107bc4:	2b01      	cmp	r3, #1
  107bc6:	d800      	bhi	107bca <isnan+0xa>
  107bc8:	2201      	mov	r2, #1
  107bca:	1c10      	mov	r0, r2		(add r0, r2, #0)
  107bcc:	4770      	bx	lr
	...

00107bd0 <isinf>:
  107bd0:	6803      	ldr	r3, [r0, #0]
  107bd2:	2200      	mov	r2, #0
  107bd4:	2b04      	cmp	r3, #4
  107bd6:	d001      	beq	107bdc <isinf+0xc>
  107bd8:	1c10      	mov	r0, r2		(add r0, r2, #0)
  107bda:	4770      	bx	lr
  107bdc:	2201      	mov	r2, #1
  107bde:	e7fb      	b	107bd8 <isinf+0x8>

00107be0 <iszero>:
  107be0:	6803      	ldr	r3, [r0, #0]
  107be2:	2200      	mov	r2, #0
  107be4:	2b02      	cmp	r3, #2
  107be6:	d001      	beq	107bec <iszero+0xc>
  107be8:	1c10      	mov	r0, r2		(add r0, r2, #0)
  107bea:	4770      	bx	lr
  107bec:	2201      	mov	r2, #1
  107bee:	e7fb      	b	107be8 <iszero+0x8>

00107bf0 <__pack_d>:
  107bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
  107bf2:	b08c      	sub	sp, #48
  107bf4:	2500      	mov	r5, #0
  107bf6:	2600      	mov	r6, #0
  107bf8:	9504      	str	r5, [sp, #16]
  107bfa:	9605      	str	r6, [sp, #20]
  107bfc:	9500      	str	r5, [sp, #0]
  107bfe:	9601      	str	r6, [sp, #4]
  107c00:	1c04      	mov	r4, r0		(add r4, r0, #0)
  107c02:	6901      	ldr	r1, [r0, #16]
  107c04:	68c0      	ldr	r0, [r0, #12]
  107c06:	9006      	str	r0, [sp, #24]
  107c08:	9107      	str	r1, [sp, #28]
  107c0a:	1c20      	mov	r0, r4		(add r0, r4, #0)
  107c0c:	6867      	ldr	r7, [r4, #4]
  107c0e:	ffd7f7ff 	bl	107bc0 <isnan>
  107c12:	2800      	cmp	r0, #0
  107c14:	d023      	beq	107c5e <__pack_d+0x6e>
  107c16:	4c84      	ldr	r4, [pc, #528]	(107e28 <.text+0x7e28>)
  107c18:	4b82      	ldr	r3, [pc, #520]	(107e24 <.text+0x7e24>)
  107c1a:	9907      	ldr	r1, [sp, #28]
  107c1c:	4a83      	ldr	r2, [pc, #524]	(107e2c <.text+0x7e2c>)
  107c1e:	4321      	orr	r1, r4
  107c20:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  107c22:	4014      	and	r4, r2
  107c24:	1c21      	mov	r1, r4		(add r1, r4, #0)
  107c26:	9806      	ldr	r0, [sp, #24]
  107c28:	4c81      	ldr	r4, [pc, #516]	(107e30 <.text+0x7e30>)
  107c2a:	4b80      	ldr	r3, [pc, #512]	(107e2c <.text+0x7e2c>)
  107c2c:	1c0a      	mov	r2, r1		(add r2, r1, #0)
  107c2e:	401a      	and	r2, r3
  107c30:	4b80      	ldr	r3, [pc, #512]	(107e34 <.text+0x7e34>)
  107c32:	401e      	and	r6, r3
  107c34:	4b7e      	ldr	r3, [pc, #504]	(107e30 <.text+0x7e30>)
  107c36:	4316      	orr	r6, r2
  107c38:	4a7f      	ldr	r2, [pc, #508]	(107e38 <.text+0x7e38>)
  107c3a:	4023      	and	r3, r4
  107c3c:	051b      	lsl	r3, r3, #20
  107c3e:	4016      	and	r6, r2
  107c40:	431e      	orr	r6, r3
  107c42:	4a7e      	ldr	r2, [pc, #504]	(107e3c <.text+0x7e3c>)
  107c44:	063b      	lsl	r3, r7, #24
  107c46:	0e1b      	lsr	r3, r3, #24
  107c48:	07db      	lsl	r3, r3, #31
  107c4a:	4016      	and	r6, r2
  107c4c:	431e      	orr	r6, r3
  107c4e:	1c35      	mov	r5, r6		(add r5, r6, #0)
  107c50:	4684      	mov	ip, r0
  107c52:	4661      	mov	r1, ip
  107c54:	1c28      	mov	r0, r5		(add r0, r5, #0)
  107c56:	b00c      	add	sp, #48
  107c58:	bcf0      	pop	{r4, r5, r6, r7}
  107c5a:	bc04      	pop	{r2}
  107c5c:	4710      	bx	r2
  107c5e:	1c20      	mov	r0, r4		(add r0, r4, #0)
  107c60:	ffb6f7ff 	bl	107bd0 <isinf>
  107c64:	2800      	cmp	r0, #0
  107c66:	d003      	beq	107c70 <__pack_d+0x80>
  107c68:	4c71      	ldr	r4, [pc, #452]	(107e30 <.text+0x7e30>)
  107c6a:	2000      	mov	r0, #0
  107c6c:	2100      	mov	r1, #0
  107c6e:	e7dc      	b	107c2a <__pack_d+0x3a>
  107c70:	1c20      	mov	r0, r4		(add r0, r4, #0)
  107c72:	ffb5f7ff 	bl	107be0 <iszero>
  107c76:	2800      	cmp	r0, #0
  107c78:	d15a      	bne	107d30 <__pack_d+0x140>
  107c7a:	9906      	ldr	r1, [sp, #24]
  107c7c:	9a07      	ldr	r2, [sp, #28]
  107c7e:	4311      	orr	r1, r2
  107c80:	d056      	beq	107d30 <__pack_d+0x140>
  107c82:	68a0      	ldr	r0, [r4, #8]
  107c84:	4b6e      	ldr	r3, [pc, #440]	(107e40 <.text+0x7e40>)
  107c86:	4298      	cmp	r0, r3
  107c88:	da56      	bge	107d38 <__pack_d+0x148>
  107c8a:	1a18      	sub	r0, r3, r0
  107c8c:	2838      	cmp	r0, #56
  107c8e:	dd00      	ble	107c92 <__pack_d+0xa2>
  107c90:	e081      	b	107d96 <__pack_d+0x1a6>
  107c92:	2320      	mov	r3, #32
  107c94:	425b      	neg	r3, r3
  107c96:	18c2      	add	r2, r0, r3
  107c98:	d500      	bpl	107c9c <__pack_d+0xac>
  107c9a:	e0b4      	b	107e06 <__pack_d+0x216>
  107c9c:	9c07      	ldr	r4, [sp, #28]
  107c9e:	40d4      	lsr	r4, r2
  107ca0:	9404      	str	r4, [sp, #16]
  107ca2:	9b07      	ldr	r3, [sp, #28]
  107ca4:	40c3      	lsr	r3, r0
  107ca6:	9305      	str	r3, [sp, #20]
  107ca8:	2300      	mov	r3, #0
  107caa:	2400      	mov	r4, #0
  107cac:	9302      	str	r3, [sp, #8]
  107cae:	9403      	str	r4, [sp, #12]
  107cb0:	2a00      	cmp	r2, #0
  107cb2:	da00      	bge	107cb6 <__pack_d+0xc6>
  107cb4:	e0a1      	b	107dfa <__pack_d+0x20a>
  107cb6:	2301      	mov	r3, #1
  107cb8:	4093      	lsl	r3, r2
  107cba:	9301      	str	r3, [sp, #4]
  107cbc:	2301      	mov	r3, #1
  107cbe:	4083      	lsl	r3, r0
  107cc0:	9300      	str	r3, [sp, #0]
  107cc2:	9900      	ldr	r1, [sp, #0]
  107cc4:	9a01      	ldr	r2, [sp, #4]
  107cc6:	2301      	mov	r3, #1
  107cc8:	425b      	neg	r3, r3
  107cca:	17dc      	asr	r4, r3, #31
  107ccc:	18c9      	add	r1, r1, r3
  107cce:	4162      	adc	r2, r4
  107cd0:	9b06      	ldr	r3, [sp, #24]
  107cd2:	9c07      	ldr	r4, [sp, #28]
  107cd4:	400b      	and	r3, r1
  107cd6:	4014      	and	r4, r2
  107cd8:	4323      	orr	r3, r4
  107cda:	d003      	beq	107ce4 <__pack_d+0xf4>
  107cdc:	2001      	mov	r0, #1
  107cde:	2100      	mov	r1, #0
  107ce0:	9002      	str	r0, [sp, #8]
  107ce2:	9103      	str	r1, [sp, #12]
  107ce4:	9b05      	ldr	r3, [sp, #20]
  107ce6:	9c03      	ldr	r4, [sp, #12]
  107ce8:	9a02      	ldr	r2, [sp, #8]
  107cea:	9904      	ldr	r1, [sp, #16]
  107cec:	4323      	orr	r3, r4
  107cee:	4311      	orr	r1, r2
  107cf0:	930b      	str	r3, [sp, #44]
  107cf2:	23ff      	mov	r3, #255
  107cf4:	910a      	str	r1, [sp, #40]
  107cf6:	4019      	and	r1, r3
  107cf8:	2200      	mov	r2, #0
  107cfa:	2980      	cmp	r1, #128
  107cfc:	d063      	beq	107dc6 <__pack_d+0x1d6>
  107cfe:	237f      	mov	r3, #127
  107d00:	2400      	mov	r4, #0
  107d02:	990a      	ldr	r1, [sp, #40]
  107d04:	9a0b      	ldr	r2, [sp, #44]
  107d06:	18c9      	add	r1, r1, r3
  107d08:	4162      	adc	r2, r4
  107d0a:	4b4e      	ldr	r3, [pc, #312]	(107e44 <.text+0x7e44>)
  107d0c:	2000      	mov	r0, #0
  107d0e:	429a      	cmp	r2, r3
  107d10:	d900      	bls	107d14 <__pack_d+0x124>
  107d12:	2001      	mov	r0, #1
  107d14:	1c04      	mov	r4, r0		(add r4, r0, #0)
  107d16:	0613      	lsl	r3, r2, #24
  107d18:	0a08      	lsr	r0, r1, #8
  107d1a:	4318      	orr	r0, r3
  107d1c:	0a11      	lsr	r1, r2, #8
  107d1e:	9008      	str	r0, [sp, #32]
  107d20:	9109      	str	r1, [sp, #36]
  107d22:	4b42      	ldr	r3, [pc, #264]	(107e2c <.text+0x7e2c>)
  107d24:	9909      	ldr	r1, [sp, #36]
  107d26:	4019      	and	r1, r3
  107d28:	4b41      	ldr	r3, [pc, #260]	(107e30 <.text+0x7e30>)
  107d2a:	9808      	ldr	r0, [sp, #32]
  107d2c:	401c      	and	r4, r3
  107d2e:	e77c      	b	107c2a <__pack_d+0x3a>
  107d30:	2000      	mov	r0, #0
  107d32:	2100      	mov	r1, #0
  107d34:	2400      	mov	r4, #0
  107d36:	e778      	b	107c2a <__pack_d+0x3a>
  107d38:	4b43      	ldr	r3, [pc, #268]	(107e48 <.text+0x7e48>)
  107d3a:	4298      	cmp	r0, r3
  107d3c:	dc94      	bgt	107c68 <__pack_d+0x78>
  107d3e:	9906      	ldr	r1, [sp, #24]
  107d40:	181a      	add	r2, r3, r0
  107d42:	23ff      	mov	r3, #255
  107d44:	4019      	and	r1, r3
  107d46:	4694      	mov	ip, r2
  107d48:	2200      	mov	r2, #0
  107d4a:	2980      	cmp	r1, #128
  107d4c:	d029      	beq	107da2 <__pack_d+0x1b2>
  107d4e:	9906      	ldr	r1, [sp, #24]
  107d50:	9a07      	ldr	r2, [sp, #28]
  107d52:	237f      	mov	r3, #127
  107d54:	2400      	mov	r4, #0
  107d56:	18c9      	add	r1, r1, r3
  107d58:	4162      	adc	r2, r4
  107d5a:	9106      	str	r1, [sp, #24]
  107d5c:	9207      	str	r2, [sp, #28]
  107d5e:	4b3b      	ldr	r3, [pc, #236]	(107e4c <.text+0x7e4c>)
  107d60:	9a07      	ldr	r2, [sp, #28]
  107d62:	429a      	cmp	r2, r3
  107d64:	d909      	bls	107d7a <__pack_d+0x18a>
  107d66:	9806      	ldr	r0, [sp, #24]
  107d68:	9907      	ldr	r1, [sp, #28]
  107d6a:	07d2      	lsl	r2, r2, #31
  107d6c:	0843      	lsr	r3, r0, #1
  107d6e:	4313      	orr	r3, r2
  107d70:	084c      	lsr	r4, r1, #1
  107d72:	9306      	str	r3, [sp, #24]
  107d74:	9407      	str	r4, [sp, #28]
  107d76:	2201      	mov	r2, #1
  107d78:	4494      	add	ip, r2
  107d7a:	9c07      	ldr	r4, [sp, #28]
  107d7c:	9a06      	ldr	r2, [sp, #24]
  107d7e:	0a21      	lsr	r1, r4, #8
  107d80:	0a10      	lsr	r0, r2, #8
  107d82:	4a2a      	ldr	r2, [pc, #168]	(107e2c <.text+0x7e2c>)
  107d84:	0623      	lsl	r3, r4, #24
  107d86:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  107d88:	4014      	and	r4, r2
  107d8a:	4318      	orr	r0, r3
  107d8c:	4b28      	ldr	r3, [pc, #160]	(107e30 <.text+0x7e30>)
  107d8e:	1c21      	mov	r1, r4		(add r1, r4, #0)
  107d90:	4664      	mov	r4, ip
  107d92:	401c      	and	r4, r3
  107d94:	e749      	b	107c2a <__pack_d+0x3a>
  107d96:	2100      	mov	r1, #0
  107d98:	2200      	mov	r2, #0
  107d9a:	2400      	mov	r4, #0
  107d9c:	9108      	str	r1, [sp, #32]
  107d9e:	9209      	str	r2, [sp, #36]
  107da0:	e7bf      	b	107d22 <__pack_d+0x132>
  107da2:	2a00      	cmp	r2, #0
  107da4:	d1d3      	bne	107d4e <__pack_d+0x15e>
  107da6:	2280      	mov	r2, #128
  107da8:	9b06      	ldr	r3, [sp, #24]
  107daa:	0052      	lsl	r2, r2, #1
  107dac:	4013      	and	r3, r2
  107dae:	2400      	mov	r4, #0
  107db0:	4323      	orr	r3, r4
  107db2:	d0d4      	beq	107d5e <__pack_d+0x16e>
  107db4:	9806      	ldr	r0, [sp, #24]
  107db6:	9907      	ldr	r1, [sp, #28]
  107db8:	2380      	mov	r3, #128
  107dba:	2400      	mov	r4, #0
  107dbc:	18c0      	add	r0, r0, r3
  107dbe:	4161      	adc	r1, r4
  107dc0:	9006      	str	r0, [sp, #24]
  107dc2:	9107      	str	r1, [sp, #28]
  107dc4:	e7cb      	b	107d5e <__pack_d+0x16e>
  107dc6:	2a00      	cmp	r2, #0
  107dc8:	d199      	bne	107cfe <__pack_d+0x10e>
  107dca:	2280      	mov	r2, #128
  107dcc:	9b0a      	ldr	r3, [sp, #40]
  107dce:	0052      	lsl	r2, r2, #1
  107dd0:	4013      	and	r3, r2
  107dd2:	2400      	mov	r4, #0
  107dd4:	4323      	orr	r3, r4
  107dd6:	d121      	bne	107e1c <__pack_d+0x22c>
  107dd8:	4b1a      	ldr	r3, [pc, #104]	(107e44 <.text+0x7e44>)
  107dda:	990b      	ldr	r1, [sp, #44]
  107ddc:	2200      	mov	r2, #0
  107dde:	4299      	cmp	r1, r3
  107de0:	d900      	bls	107de4 <__pack_d+0x1f4>
  107de2:	2201      	mov	r2, #1
  107de4:	980a      	ldr	r0, [sp, #40]
  107de6:	1c14      	mov	r4, r2		(add r4, r2, #0)
  107de8:	9a0b      	ldr	r2, [sp, #44]
  107dea:	0a00      	lsr	r0, r0, #8
  107dec:	0613      	lsl	r3, r2, #24
  107dee:	1c01      	mov	r1, r0		(add r1, r0, #0)
  107df0:	4319      	orr	r1, r3
  107df2:	0a12      	lsr	r2, r2, #8
  107df4:	9108      	str	r1, [sp, #32]
  107df6:	9209      	str	r2, [sp, #36]
  107df8:	e793      	b	107d22 <__pack_d+0x132>
  107dfa:	2320      	mov	r3, #32
  107dfc:	1a1b      	sub	r3, r3, r0
  107dfe:	2201      	mov	r2, #1
  107e00:	40da      	lsr	r2, r3
  107e02:	9201      	str	r2, [sp, #4]
  107e04:	e75a      	b	107cbc <__pack_d+0xcc>
  107e06:	2320      	mov	r3, #32
  107e08:	9907      	ldr	r1, [sp, #28]
  107e0a:	9c06      	ldr	r4, [sp, #24]
  107e0c:	1a1b      	sub	r3, r3, r0
  107e0e:	4099      	lsl	r1, r3
  107e10:	40c4      	lsr	r4, r0
  107e12:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  107e14:	1c21      	mov	r1, r4		(add r1, r4, #0)
  107e16:	4319      	orr	r1, r3
  107e18:	9104      	str	r1, [sp, #16]
  107e1a:	e742      	b	107ca2 <__pack_d+0xb2>
  107e1c:	2380      	mov	r3, #128
  107e1e:	2400      	mov	r4, #0
  107e20:	e76f      	b	107d02 <__pack_d+0x112>
	...
  107e2a:	0008      	lsl	r0, r1, #0
  107e2c:	ffff      	second half of BL instruction 0xffff
  107e2e:	000f      	lsl	r7, r1, #0
  107e30:	07ff      	lsl	r7, r7, #31
  107e32:	0000      	lsl	r0, r0, #0
  107e34:	0000      	lsl	r0, r0, #0
  107e36:	fff0      	second half of BL instruction 0xfff0
  107e38:	ffff      	second half of BL instruction 0xffff
  107e3a:	800f      	strh	r7, [r1, #0]
  107e3c:	ffff      	second half of BL instruction 0xffff
  107e3e:	7fff      	ldrb	r7, [r7, #31]
  107e40:	fc02      	second half of BL instruction 0xfc02
  107e42:	ffff      	second half of BL instruction 0xffff
  107e44:	ffff      	second half of BL instruction 0xffff
  107e46:	0fff      	lsr	r7, r7, #31
  107e48:	03ff      	lsl	r7, r7, #15
  107e4a:	0000      	lsl	r0, r0, #0
  107e4c:	ffff      	second half of BL instruction 0xffff
  107e4e:	1fff      	sub	r7, r7, #7

00107e50 <__unpack_d>:
  107e50:	b5f0      	push	{r4, r5, r6, r7, lr}
  107e52:	6804      	ldr	r4, [r0, #0]
  107e54:	6843      	ldr	r3, [r0, #4]
  107e56:	0322      	lsl	r2, r4, #12
  107e58:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  107e5a:	0b11      	lsr	r1, r2, #12
  107e5c:	0062      	lsl	r2, r4, #1
  107e5e:	1c18      	mov	r0, r3		(add r0, r3, #0)
  107e60:	0d52      	lsr	r2, r2, #21
  107e62:	0fe3      	lsr	r3, r4, #31
  107e64:	607b      	str	r3, [r7, #4]
  107e66:	2a00      	cmp	r2, #0
  107e68:	d11c      	bne	107ea4 <__unpack_d+0x54>
  107e6a:	1c03      	mov	r3, r0		(add r3, r0, #0)
  107e6c:	430b      	orr	r3, r1
  107e6e:	d02e      	beq	107ece <__unpack_d+0x7e>
  107e70:	0e03      	lsr	r3, r0, #24
  107e72:	020e      	lsl	r6, r1, #8
  107e74:	431e      	orr	r6, r3
  107e76:	2303      	mov	r3, #3
  107e78:	4a20      	ldr	r2, [pc, #128]	(107efc <.text+0x7efc>)
  107e7a:	603b      	str	r3, [r7, #0]
  107e7c:	4b20      	ldr	r3, [pc, #128]	(107f00 <.text+0x7f00>)
  107e7e:	60ba      	str	r2, [r7, #8]
  107e80:	0205      	lsl	r5, r0, #8
  107e82:	429e      	cmp	r6, r3
  107e84:	d80b      	bhi	107e9e <__unpack_d+0x4e>
  107e86:	1c11      	mov	r1, r2		(add r1, r2, #0)
  107e88:	1c18      	mov	r0, r3		(add r0, r3, #0)
  107e8a:	0fea      	lsr	r2, r5, #31
  107e8c:	0074      	lsl	r4, r6, #1
  107e8e:	4314      	orr	r4, r2
  107e90:	006b      	lsl	r3, r5, #1
  107e92:	1c26      	mov	r6, r4		(add r6, r4, #0)
  107e94:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  107e96:	3901      	sub	r1, #1
  107e98:	42b0      	cmp	r0, r6
  107e9a:	d2f6      	bcs	107e8a <__unpack_d+0x3a>
  107e9c:	60b9      	str	r1, [r7, #8]
  107e9e:	60fd      	str	r5, [r7, #12]
  107ea0:	613e      	str	r6, [r7, #16]
  107ea2:	e011      	b	107ec8 <__unpack_d+0x78>
  107ea4:	4b17      	ldr	r3, [pc, #92]	(107f04 <.text+0x7f04>)
  107ea6:	429a      	cmp	r2, r3
  107ea8:	d014      	beq	107ed4 <__unpack_d+0x84>
  107eaa:	4c17      	ldr	r4, [pc, #92]	(107f08 <.text+0x7f08>)
  107eac:	1913      	add	r3, r2, r4
  107eae:	60bb      	str	r3, [r7, #8]
  107eb0:	0e02      	lsr	r2, r0, #24
  107eb2:	2303      	mov	r3, #3
  107eb4:	020c      	lsl	r4, r1, #8
  107eb6:	4314      	orr	r4, r2
  107eb8:	603b      	str	r3, [r7, #0]
  107eba:	4914      	ldr	r1, [pc, #80]	(107f0c <.text+0x7f0c>)
  107ebc:	4a14      	ldr	r2, [pc, #80]	(107f10 <.text+0x7f10>)
  107ebe:	0203      	lsl	r3, r0, #8
  107ec0:	60fb      	str	r3, [r7, #12]
  107ec2:	1c23      	mov	r3, r4		(add r3, r4, #0)
  107ec4:	4313      	orr	r3, r2
  107ec6:	613b      	str	r3, [r7, #16]
  107ec8:	bcf0      	pop	{r4, r5, r6, r7}
  107eca:	bc01      	pop	{r0}
  107ecc:	4700      	bx	r0
  107ece:	2302      	mov	r3, #2
  107ed0:	603b      	str	r3, [r7, #0]
  107ed2:	e7f9      	b	107ec8 <__unpack_d+0x78>
  107ed4:	1c04      	mov	r4, r0		(add r4, r0, #0)
  107ed6:	430c      	orr	r4, r1
  107ed8:	d102      	bne	107ee0 <__unpack_d+0x90>
  107eda:	2304      	mov	r3, #4
  107edc:	603b      	str	r3, [r7, #0]
  107ede:	e7f3      	b	107ec8 <__unpack_d+0x78>
  107ee0:	2280      	mov	r2, #128
  107ee2:	0312      	lsl	r2, r2, #12
  107ee4:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  107ee6:	2300      	mov	r3, #0
  107ee8:	4014      	and	r4, r2
  107eea:	4323      	orr	r3, r4
  107eec:	d004      	beq	107ef8 <__unpack_d+0xa8>
  107eee:	2301      	mov	r3, #1
  107ef0:	603b      	str	r3, [r7, #0]
  107ef2:	60f8      	str	r0, [r7, #12]
  107ef4:	6139      	str	r1, [r7, #16]
  107ef6:	e7e7      	b	107ec8 <__unpack_d+0x78>
  107ef8:	603b      	str	r3, [r7, #0]
  107efa:	e7fa      	b	107ef2 <__unpack_d+0xa2>
  107efc:	fc02      	second half of BL instruction 0xfc02
  107efe:	ffff      	second half of BL instruction 0xffff
  107f00:	ffff      	second half of BL instruction 0xffff
  107f02:	0fff      	lsr	r7, r7, #31
  107f04:	07ff      	lsl	r7, r7, #31
  107f06:	0000      	lsl	r0, r0, #0
  107f08:	fc01      	second half of BL instruction 0xfc01
  107f0a:	ffff      	second half of BL instruction 0xffff
  107f0c:	0000      	lsl	r0, r0, #0
  107f0e:	0000      	lsl	r0, r0, #0
  107f10:	0000      	lsl	r0, r0, #0
  107f12:	1000      	asr	r0, r0, #0

00107f14 <isnan>:
  107f14:	6803      	ldr	r3, [r0, #0]
  107f16:	2200      	mov	r2, #0
  107f18:	2b01      	cmp	r3, #1
  107f1a:	d800      	bhi	107f1e <isnan+0xa>
  107f1c:	2201      	mov	r2, #1
  107f1e:	1c10      	mov	r0, r2		(add r0, r2, #0)
  107f20:	4770      	bx	lr
	...

00107f24 <isinf>:
  107f24:	6803      	ldr	r3, [r0, #0]
  107f26:	2200      	mov	r2, #0
  107f28:	2b04      	cmp	r3, #4
  107f2a:	d001      	beq	107f30 <isinf+0xc>
  107f2c:	1c10      	mov	r0, r2		(add r0, r2, #0)
  107f2e:	4770      	bx	lr
  107f30:	2201      	mov	r2, #1
  107f32:	e7fb      	b	107f2c <isinf+0x8>

00107f34 <iszero>:
  107f34:	6803      	ldr	r3, [r0, #0]
  107f36:	2200      	mov	r2, #0
  107f38:	2b02      	cmp	r3, #2
  107f3a:	d001      	beq	107f40 <iszero+0xc>
  107f3c:	1c10      	mov	r0, r2		(add r0, r2, #0)
  107f3e:	4770      	bx	lr
  107f40:	2201      	mov	r2, #1
  107f42:	e7fb      	b	107f3c <iszero+0x8>

00107f44 <__fpcmp_parts_d>:
  107f44:	b530      	push	{r4, r5, lr}
  107f46:	1c04      	mov	r4, r0		(add r4, r0, #0)
  107f48:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  107f4a:	ffe3f7ff 	bl	107f14 <isnan>
  107f4e:	2800      	cmp	r0, #0
  107f50:	d003      	beq	107f5a <__fpcmp_parts_d+0x16>
  107f52:	2001      	mov	r0, #1
  107f54:	bc30      	pop	{r4, r5}
  107f56:	bc02      	pop	{r1}
  107f58:	4708      	bx	r1
  107f5a:	1c28      	mov	r0, r5		(add r0, r5, #0)
  107f5c:	ffdaf7ff 	bl	107f14 <isnan>
  107f60:	2800      	cmp	r0, #0
  107f62:	d1f6      	bne	107f52 <__fpcmp_parts_d+0xe>
  107f64:	1c20      	mov	r0, r4		(add r0, r4, #0)
  107f66:	ffddf7ff 	bl	107f24 <isinf>
  107f6a:	2800      	cmp	r0, #0
  107f6c:	d117      	bne	107f9e <__fpcmp_parts_d+0x5a>
  107f6e:	1c28      	mov	r0, r5		(add r0, r5, #0)
  107f70:	ffd8f7ff 	bl	107f24 <isinf>
  107f74:	2800      	cmp	r0, #0
  107f76:	d126      	bne	107fc6 <__fpcmp_parts_d+0x82>
  107f78:	1c20      	mov	r0, r4		(add r0, r4, #0)
  107f7a:	ffdbf7ff 	bl	107f34 <iszero>
  107f7e:	2800      	cmp	r0, #0
  107f80:	d11a      	bne	107fb8 <__fpcmp_parts_d+0x74>
  107f82:	1c28      	mov	r0, r5		(add r0, r5, #0)
  107f84:	ffd6f7ff 	bl	107f34 <iszero>
  107f88:	2800      	cmp	r0, #0
  107f8a:	d111      	bne	107fb0 <__fpcmp_parts_d+0x6c>
  107f8c:	6862      	ldr	r2, [r4, #4]
  107f8e:	686b      	ldr	r3, [r5, #4]
  107f90:	429a      	cmp	r2, r3
  107f92:	d01c      	beq	107fce <__fpcmp_parts_d+0x8a>
  107f94:	2a00      	cmp	r2, #0
  107f96:	d0dc      	beq	107f52 <__fpcmp_parts_d+0xe>
  107f98:	2001      	mov	r0, #1
  107f9a:	4240      	neg	r0, r0
  107f9c:	e7da      	b	107f54 <__fpcmp_parts_d+0x10>
  107f9e:	1c28      	mov	r0, r5		(add r0, r5, #0)
  107fa0:	ffc0f7ff 	bl	107f24 <isinf>
  107fa4:	2800      	cmp	r0, #0
  107fa6:	d003      	beq	107fb0 <__fpcmp_parts_d+0x6c>
  107fa8:	686a      	ldr	r2, [r5, #4]
  107faa:	6863      	ldr	r3, [r4, #4]
  107fac:	1ad0      	sub	r0, r2, r3
  107fae:	e7d1      	b	107f54 <__fpcmp_parts_d+0x10>
  107fb0:	6863      	ldr	r3, [r4, #4]
  107fb2:	2b00      	cmp	r3, #0
  107fb4:	d0cd      	beq	107f52 <__fpcmp_parts_d+0xe>
  107fb6:	e7ef      	b	107f98 <__fpcmp_parts_d+0x54>
  107fb8:	1c28      	mov	r0, r5		(add r0, r5, #0)
  107fba:	ffbbf7ff 	bl	107f34 <iszero>
  107fbe:	2800      	cmp	r0, #0
  107fc0:	d001      	beq	107fc6 <__fpcmp_parts_d+0x82>
  107fc2:	2000      	mov	r0, #0
  107fc4:	e7c6      	b	107f54 <__fpcmp_parts_d+0x10>
  107fc6:	686b      	ldr	r3, [r5, #4]
  107fc8:	2b00      	cmp	r3, #0
  107fca:	d1c2      	bne	107f52 <__fpcmp_parts_d+0xe>
  107fcc:	e7e4      	b	107f98 <__fpcmp_parts_d+0x54>
  107fce:	68a1      	ldr	r1, [r4, #8]
  107fd0:	68ab      	ldr	r3, [r5, #8]
  107fd2:	4299      	cmp	r1, r3
  107fd4:	dcde      	bgt	107f94 <__fpcmp_parts_d+0x50>
  107fd6:	4299      	cmp	r1, r3
  107fd8:	db0d      	blt	107ff6 <__fpcmp_parts_d+0xb2>
  107fda:	68e3      	ldr	r3, [r4, #12]
  107fdc:	6924      	ldr	r4, [r4, #16]
  107fde:	68e8      	ldr	r0, [r5, #12]
  107fe0:	6929      	ldr	r1, [r5, #16]
  107fe2:	428c      	cmp	r4, r1
  107fe4:	d8d6      	bhi	107f94 <__fpcmp_parts_d+0x50>
  107fe6:	428c      	cmp	r4, r1
  107fe8:	d008      	beq	107ffc <__fpcmp_parts_d+0xb8>
  107fea:	42a1      	cmp	r1, r4
  107fec:	d803      	bhi	107ff6 <__fpcmp_parts_d+0xb2>
  107fee:	42a1      	cmp	r1, r4
  107ff0:	d1e7      	bne	107fc2 <__fpcmp_parts_d+0x7e>
  107ff2:	4298      	cmp	r0, r3
  107ff4:	d9e5      	bls	107fc2 <__fpcmp_parts_d+0x7e>
  107ff6:	2a00      	cmp	r2, #0
  107ff8:	d1ab      	bne	107f52 <__fpcmp_parts_d+0xe>
  107ffa:	e7cd      	b	107f98 <__fpcmp_parts_d+0x54>
  107ffc:	4283      	cmp	r3, r0
  107ffe:	d9f4      	bls	107fea <__fpcmp_parts_d+0xa6>
  108000:	e7c8      	b	107f94 <__fpcmp_parts_d+0x50>
  108002:	46c0      	nop			(mov r8, r8)

00108004 <___sbrk_r_from_thumb>:
  108004:	4778      	bx	pc
  108006:	46c0      	nop			(mov r8, r8)

00108008 <___sbrk_r_change_to_arm>:
  108008:	eaffe451 	b	101154 <_sbrk_r>

0010800c <___fstat_r_from_thumb>:
  10800c:	4778      	bx	pc
  10800e:	46c0      	nop			(mov r8, r8)

00108010 <___fstat_r_change_to_arm>:
  108010:	eaffe449 	b	10113c <_fstat_r>

00108014 <__isatty_from_thumb>:
  108014:	4778      	bx	pc
  108016:	46c0      	nop			(mov r8, r8)

00108018 <__isatty_change_to_arm>:
  108018:	eaffe44b 	b	10114c <isatty>

0010801c <___close_r_from_thumb>:
  10801c:	4778      	bx	pc
  10801e:	46c0      	nop			(mov r8, r8)

00108020 <___close_r_change_to_arm>:
  108020:	eaffe441 	b	10112c <_close_r>

00108024 <___lseek_r_from_thumb>:
  108024:	4778      	bx	pc
  108026:	46c0      	nop			(mov r8, r8)

00108028 <___lseek_r_change_to_arm>:
  108028:	eaffe441 	b	101134 <_lseek_r>

0010802c <___write_r_from_thumb>:
  10802c:	4778      	bx	pc
  10802e:	46c0      	nop			(mov r8, r8)

00108030 <___write_r_change_to_arm>:
  108030:	eaffe42c 	b	1010e8 <_write_r>

00108034 <___read_r_from_thumb>:
  108034:	4778      	bx	pc
  108036:	46c0      	nop			(mov r8, r8)

00108038 <___read_r_change_to_arm>:
  108038:	eaffe410 	b	101080 <_read_r>

0010803c <__memcpy_from_arm>:
  10803c:	e59fc000 	ldr	ip, [pc, #0]	; 108044 <__memcpy_from_arm+0x8>
  108040:	e12fff1c 	bx	ip
  108044:	00101c65 	andeqs	r1, r0, r5, ror #24

00108048 <__sprintf_from_arm>:
  108048:	e59fc000 	ldr	ip, [pc, #0]	; 108050 <__sprintf_from_arm+0x8>
  10804c:	e12fff1c 	bx	ip
  108050:	00101cc9 	andeqs	r1, r0, r9, asr #25

00108054 <__strlen_from_arm>:
  108054:	e59fc000 	ldr	ip, [pc, #0]	; 10805c <__strlen_from_arm+0x8>
  108058:	e12fff1c 	bx	ip
  10805c:	00101e05 	andeqs	r1, r0, r5, lsl #28

00108060 <__strtok_from_arm>:
  108060:	e59fc000 	ldr	ip, [pc, #0]	; 108068 <__strtok_from_arm+0x8>
  108064:	e12fff1c 	bx	ip
  108068:	00101e55 	andeqs	r1, r0, r5, asr lr

0010806c <__strcmp_from_arm>:
  10806c:	e59fc000 	ldr	ip, [pc, #0]	; 108074 <__strcmp_from_arm+0x8>
  108070:	e12fff1c 	bx	ip
  108074:	00101d4d 	andeqs	r1, r0, sp, asr #26

00108078 <__strcpy_from_arm>:
  108078:	e59fc000 	ldr	ip, [pc, #0]	; 108080 <__strcpy_from_arm+0x8>
  10807c:	e12fff1c 	bx	ip
  108080:	00101db5 	ldreqh	r1, [r0], -r5

00108084 <__atoi_from_arm>:
  108084:	e59fc000 	ldr	ip, [pc, #0]	; 10808c <__atoi_from_arm+0x8>
  108088:	e12fff1c 	bx	ip
  10808c:	00101c55 	andeqs	r1, r0, r5, asr ip

00108090 <____udivsi3_from_arm>:
  108090:	e59fc000 	ldr	ip, [pc, #0]	; 108098 <____udivsi3_from_arm+0x8>
  108094:	e12fff1c 	bx	ip
  108098:	00106df1 	ldreqsh	r6, [r0], -r1
