// Seed: 3358226291
module module_0;
  wire id_2, id_3, id_4, id_5, id_6;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    inout  wire  id_0,
    input  tri   id_1,
    input  uwire id_2,
    output wire  id_3,
    input  wor   id_4
);
  id_6(
      id_1, 1, id_4.id_6 == ~~id_6, id_1, -1, 1, 1, 1
  );
  uwire id_7;
  wire  id_8;
  module_0 modCall_1 ();
  assign id_7 = id_2;
  assign id_3 = -1 == id_4;
  final id_6 = id_0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  module_0 modCall_1 ();
endmodule
