#! /Users/antoinecolson/cours/EPFL/MA2/Project/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-25-g99580cd05)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/Users/antoinecolson/cours/EPFL/MA2/Project/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/antoinecolson/cours/EPFL/MA2/Project/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/antoinecolson/cours/EPFL/MA2/Project/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/antoinecolson/cours/EPFL/MA2/Project/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/antoinecolson/cours/EPFL/MA2/Project/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x7fd65f704a50 .scope module, "tb_clock_synchronizer" "tb_clock_synchronizer" 2 3;
 .timescale -9 -12;
v0x6000013c85a0_0 .var "clk_in", 0 0;
v0x6000013c8630_0 .var "clk_out", 0 0;
v0x6000013c86c0_0 .var "n_reset", 0 0;
v0x6000013c8750_0 .net "sync_out", 9 0, L_0x600000ac8930;  1 drivers
v0x6000013c87e0_0 .var "to_sync", 9 0;
S_0x7fd6602048c0 .scope module, "uut" "clock_synchronizer" 2 13, 3 1 0, S_0x7fd65f704a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 10 "to_sync";
    .port_info 3 /INPUT 1 "n_reset";
    .port_info 4 /OUTPUT 10 "sync_out";
P_0x6000034c1580 .param/l "SYNC_WIDTH" 0 3 2, +C4<00000000000000000000000000001010>;
L_0x600000ac8930 .functor BUFZ 10, v0x6000013c8480_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x6000013c8120_0 .net "clk_in", 0 0, v0x6000013c85a0_0;  1 drivers
v0x6000013c81b0_0 .net "clk_out", 0 0, v0x6000013c8630_0;  1 drivers
v0x6000013c8240_0 .net "n_reset", 0 0, v0x6000013c86c0_0;  1 drivers
v0x6000013c82d0_0 .net "sync_out", 9 0, L_0x600000ac8930;  alias, 1 drivers
v0x6000013c8360_0 .var "sync_reg_1", 9 0;
v0x6000013c83f0_0 .var "sync_reg_2", 9 0;
v0x6000013c8480_0 .var "sync_reg_3", 9 0;
v0x6000013c8510_0 .net "to_sync", 9 0, v0x6000013c87e0_0;  1 drivers
E_0x6000034c1600/0 .event negedge, v0x6000013c8240_0;
E_0x6000034c1600/1 .event posedge, v0x6000013c81b0_0;
E_0x6000034c1600 .event/or E_0x6000034c1600/0, E_0x6000034c1600/1;
E_0x6000034c1640/0 .event negedge, v0x6000013c8240_0;
E_0x6000034c1640/1 .event posedge, v0x6000013c8120_0;
E_0x6000034c1640 .event/or E_0x6000034c1640/0, E_0x6000034c1640/1;
    .scope S_0x7fd6602048c0;
T_0 ;
    %wait E_0x6000034c1640;
    %load/vec4 v0x6000013c8240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x6000013c8360_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000013c8480_0;
    %cmpi/ne 0, 0, 10;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x6000013c8360_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x6000013c8510_0;
    %load/vec4 v0x6000013c8360_0;
    %or;
    %assign/vec4 v0x6000013c8360_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fd6602048c0;
T_1 ;
    %wait E_0x6000034c1600;
    %load/vec4 v0x6000013c8240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x6000013c83f0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x6000013c8480_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6000013c8480_0;
    %cmpi/ne 0, 0, 10;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x6000013c83f0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x6000013c8480_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x6000013c8360_0;
    %assign/vec4 v0x6000013c83f0_0, 0;
    %load/vec4 v0x6000013c83f0_0;
    %assign/vec4 v0x6000013c8480_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fd65f704a50;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013c85a0_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v0x6000013c85a0_0;
    %inv;
    %store/vec4 v0x6000013c85a0_0, 0, 1;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x7fd65f704a50;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013c8630_0, 0, 1;
T_3.0 ;
    %delay 3000, 0;
    %load/vec4 v0x6000013c8630_0;
    %inv;
    %store/vec4 v0x6000013c8630_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x7fd65f704a50;
T_4 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x6000013c87e0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013c86c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000013c86c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0x6000013c87e0_0, 0, 10;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x6000013c87e0_0, 0, 10;
    %delay 10000, 0;
    %pushi/vec4 511, 0, 10;
    %store/vec4 v0x6000013c87e0_0, 0, 10;
    %delay 100000, 0;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fd65f704a50;
T_5 ;
    %vpi_call 2 52 "$dumpfile", "test_clock_sync.vcd" {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fd65f704a50 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_clock_synchronizer.v";
    "../clock_synchronizer.v";
