// Seed: 375534924
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input reg id_2
);
  always @(1, posedge 1) begin
    id_1 = id_2;
    id_1 = id_2;
    id_1 <= id_2;
  end
endmodule
