

================================================================
== Vitis HLS Report for 'histvect'
================================================================
* Date:           Sat Feb  6 16:57:13 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        RLCADCungrounded_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.874 ns|     0.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|    7|    7|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 7, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.44>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%G_vec_V_1_load = load i32 %G_vec_V_1" [HLSfiles/main_core.cpp:85]   --->   Operation 16 'load' 'G_vec_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [3/3] (8.44ns)   --->   "%mul = fmul i32 %G_vec_V_1_load, i32 0.01" [HLSfiles/main_core.cpp:91]   --->   Operation 17 'fmul' 'mul' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%G_vec_V_2_load = load i32 %G_vec_V_2" [HLSfiles/main_core.cpp:85]   --->   Operation 18 'load' 'G_vec_V_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [4/4] (8.21ns)   --->   "%sub_1 = fsub i32 %G_vec_V_2_load, i32 %G_vec_V_1_load" [HLSfiles/main_core.cpp:91]   --->   Operation 19 'fsub' 'sub_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.44>
ST_2 : Operation 20 [2/3] (8.44ns)   --->   "%mul = fmul i32 %G_vec_V_1_load, i32 0.01" [HLSfiles/main_core.cpp:91]   --->   Operation 20 'fmul' 'mul' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [3/4] (8.21ns)   --->   "%sub_1 = fsub i32 %G_vec_V_2_load, i32 %G_vec_V_1_load" [HLSfiles/main_core.cpp:91]   --->   Operation 21 'fsub' 'sub_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.44>
ST_3 : Operation 22 [1/3] (8.44ns)   --->   "%mul = fmul i32 %G_vec_V_1_load, i32 0.01" [HLSfiles/main_core.cpp:91]   --->   Operation 22 'fmul' 'mul' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [2/4] (8.21ns)   --->   "%sub_1 = fsub i32 %G_vec_V_2_load, i32 %G_vec_V_1_load" [HLSfiles/main_core.cpp:91]   --->   Operation 23 'fsub' 'sub_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.21>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%elements_Ih_0_load = load i32 %elements_Ih_0"   --->   Operation 24 'load' 'elements_Ih_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [4/4] (8.21ns)   --->   "%add = fadd i32 %elements_Ih_0_load, i32 %mul" [HLSfiles/main_core.cpp:94]   --->   Operation 25 'fadd' 'add' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/4] (8.21ns)   --->   "%sub_1 = fsub i32 %G_vec_V_2_load, i32 %G_vec_V_1_load" [HLSfiles/main_core.cpp:91]   --->   Operation 26 'fsub' 'sub_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.44>
ST_5 : Operation 27 [3/4] (8.21ns)   --->   "%add = fadd i32 %elements_Ih_0_load, i32 %mul" [HLSfiles/main_core.cpp:94]   --->   Operation 27 'fadd' 'add' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [3/3] (8.44ns)   --->   "%mul_1 = fmul i32 %sub_1, i32 40" [HLSfiles/main_core.cpp:91]   --->   Operation 28 'fmul' 'mul_1' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.44>
ST_6 : Operation 29 [2/4] (8.21ns)   --->   "%add = fadd i32 %elements_Ih_0_load, i32 %mul" [HLSfiles/main_core.cpp:94]   --->   Operation 29 'fadd' 'add' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 30 [2/3] (8.44ns)   --->   "%mul_1 = fmul i32 %sub_1, i32 40" [HLSfiles/main_core.cpp:91]   --->   Operation 30 'fmul' 'mul_1' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.44>
ST_7 : Operation 31 [1/4] (8.21ns)   --->   "%add = fadd i32 %elements_Ih_0_load, i32 %mul" [HLSfiles/main_core.cpp:94]   --->   Operation 31 'fadd' 'add' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln91 = store i32 %add, i32 %elements_Ih_0" [HLSfiles/main_core.cpp:91]   --->   Operation 32 'store' 'store_ln91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/3] (8.44ns)   --->   "%mul_1 = fmul i32 %sub_1, i32 40" [HLSfiles/main_core.cpp:91]   --->   Operation 33 'fmul' 'mul_1' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.87>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%G_vec_I_1_load = load i32 %G_vec_I_1" [HLSfiles/main_core.cpp:97]   --->   Operation 34 'load' 'G_vec_I_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [4/4] (8.21ns)   --->   "%sub4 = fsub i32 %G_vec_I_1_load, i32 %add" [HLSfiles/main_core.cpp:97]   --->   Operation 35 'fsub' 'sub4' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%elements_Ih_1_load = load i32 %elements_Ih_1"   --->   Operation 36 'load' 'elements_Ih_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln91 = bitcast i32 %elements_Ih_1_load" [HLSfiles/main_core.cpp:91]   --->   Operation 37 'bitcast' 'bitcast_ln91' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.65ns)   --->   "%xor_ln91 = xor i32 %bitcast_ln91, i32 2147483648" [HLSfiles/main_core.cpp:91]   --->   Operation 38 'xor' 'xor_ln91' <Predicate = true> <Delay = 0.65> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln91_1 = bitcast i32 %xor_ln91" [HLSfiles/main_core.cpp:91]   --->   Operation 39 'bitcast' 'bitcast_ln91_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [4/4] (8.21ns)   --->   "%sub3_1 = fsub i32 %bitcast_ln91_1, i32 %mul_1" [HLSfiles/main_core.cpp:91]   --->   Operation 40 'fsub' 'sub3_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.21>
ST_9 : Operation 41 [3/4] (8.21ns)   --->   "%sub4 = fsub i32 %G_vec_I_1_load, i32 %add" [HLSfiles/main_core.cpp:97]   --->   Operation 41 'fsub' 'sub4' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 42 [3/4] (8.21ns)   --->   "%sub3_1 = fsub i32 %bitcast_ln91_1, i32 %mul_1" [HLSfiles/main_core.cpp:91]   --->   Operation 42 'fsub' 'sub3_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.21>
ST_10 : Operation 43 [2/4] (8.21ns)   --->   "%sub4 = fsub i32 %G_vec_I_1_load, i32 %add" [HLSfiles/main_core.cpp:97]   --->   Operation 43 'fsub' 'sub4' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 44 [2/4] (8.21ns)   --->   "%sub3_1 = fsub i32 %bitcast_ln91_1, i32 %mul_1" [HLSfiles/main_core.cpp:91]   --->   Operation 44 'fsub' 'sub3_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.21>
ST_11 : Operation 45 [1/4] (8.21ns)   --->   "%sub4 = fsub i32 %G_vec_I_1_load, i32 %add" [HLSfiles/main_core.cpp:97]   --->   Operation 45 'fsub' 'sub4' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 46 [1/4] (8.21ns)   --->   "%sub3_1 = fsub i32 %bitcast_ln91_1, i32 %mul_1" [HLSfiles/main_core.cpp:91]   --->   Operation 46 'fsub' 'sub3_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln91 = store i32 %sub3_1, i32 %elements_Ih_1" [HLSfiles/main_core.cpp:91]   --->   Operation 47 'store' 'store_ln91' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 8.21>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%G_vec_I_2_load = load i32 %G_vec_I_2" [HLSfiles/main_core.cpp:97]   --->   Operation 48 'load' 'G_vec_I_2_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [4/4] (8.21ns)   --->   "%sub4_1 = fsub i32 %G_vec_I_2_load, i32 %sub3_1" [HLSfiles/main_core.cpp:97]   --->   Operation 49 'fsub' 'sub4_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 50 [4/4] (8.21ns)   --->   "%add4_1 = fadd i32 %sub4, i32 %sub3_1" [HLSfiles/main_core.cpp:98]   --->   Operation 50 'fadd' 'add4_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.21>
ST_13 : Operation 51 [3/4] (8.21ns)   --->   "%sub4_1 = fsub i32 %G_vec_I_2_load, i32 %sub3_1" [HLSfiles/main_core.cpp:97]   --->   Operation 51 'fsub' 'sub4_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 52 [3/4] (8.21ns)   --->   "%add4_1 = fadd i32 %sub4, i32 %sub3_1" [HLSfiles/main_core.cpp:98]   --->   Operation 52 'fadd' 'add4_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.21>
ST_14 : Operation 53 [2/4] (8.21ns)   --->   "%sub4_1 = fsub i32 %G_vec_I_2_load, i32 %sub3_1" [HLSfiles/main_core.cpp:97]   --->   Operation 53 'fsub' 'sub4_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 54 [2/4] (8.21ns)   --->   "%add4_1 = fadd i32 %sub4, i32 %sub3_1" [HLSfiles/main_core.cpp:98]   --->   Operation 54 'fadd' 'add4_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.21>
ST_15 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLSfiles/main_core.cpp:80]   --->   Operation 55 'specpipeline' 'specpipeline_ln80' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 56 [1/4] (8.21ns)   --->   "%sub4_1 = fsub i32 %G_vec_I_2_load, i32 %sub3_1" [HLSfiles/main_core.cpp:97]   --->   Operation 56 'fsub' 'sub4_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln97 = store i32 %sub4_1, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:97]   --->   Operation 57 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 58 [1/4] (8.21ns)   --->   "%add4_1 = fadd i32 %sub4, i32 %sub3_1" [HLSfiles/main_core.cpp:98]   --->   Operation 58 'fadd' 'add4_1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln98 = store i32 %add4_1, i32 %G_vec_I_1" [HLSfiles/main_core.cpp:98]   --->   Operation 59 'store' 'store_ln98' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln100 = ret" [HLSfiles/main_core.cpp:100]   --->   Operation 60 'ret' 'ret_ln100' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ G_vec_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ elements_Ih_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ G_vec_I_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ G_vec_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ elements_Ih_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ G_vec_I_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
G_vec_V_1_load     (load        ) [ 0011100000000000]
G_vec_V_2_load     (load        ) [ 0011100000000000]
mul                (fmul        ) [ 0000111100000000]
elements_Ih_0_load (load        ) [ 0000011100000000]
sub_1              (fsub        ) [ 0000011100000000]
add                (fadd        ) [ 0111100011110000]
store_ln91         (store       ) [ 0000000000000000]
mul_1              (fmul        ) [ 0111100011110000]
G_vec_I_1_load     (load        ) [ 0011100001110000]
elements_Ih_1_load (load        ) [ 0000000000000000]
bitcast_ln91       (bitcast     ) [ 0000000000000000]
xor_ln91           (xor         ) [ 0000000000000000]
bitcast_ln91_1     (bitcast     ) [ 0011100001110000]
sub4               (fsub        ) [ 0100011100001111]
sub3_1             (fsub        ) [ 0100011100001111]
store_ln91         (store       ) [ 0000000000000000]
G_vec_I_2_load     (load        ) [ 0100001100000111]
specpipeline_ln80  (specpipeline) [ 0000000000000000]
sub4_1             (fsub        ) [ 0000000000000000]
store_ln97         (store       ) [ 0000000000000000]
add4_1             (fadd        ) [ 0000000000000000]
store_ln98         (store       ) [ 0000000000000000]
ret_ln100          (ret         ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="G_vec_V_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G_vec_V_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="elements_Ih_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="elements_Ih_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="G_vec_I_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G_vec_I_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="G_vec_V_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G_vec_V_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="elements_Ih_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="elements_Ih_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="G_vec_I_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G_vec_I_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="grp_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="sub_1/1 add/4 sub4_1/12 "/>
</bind>
</comp>

<comp id="30" class="1004" name="grp_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="1"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="sub4/8 add4_1/12 "/>
</bind>
</comp>

<comp id="34" class="1004" name="grp_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="1"/>
<pin id="37" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub3_1/8 "/>
</bind>
</comp>

<comp id="38" class="1004" name="grp_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/1 mul_1/5 "/>
</bind>
</comp>

<comp id="44" class="1005" name="reg_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="1"/>
<pin id="46" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_1 add "/>
</bind>
</comp>

<comp id="50" class="1004" name="G_vec_V_1_load_load_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G_vec_V_1_load/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="G_vec_V_2_load_load_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G_vec_V_2_load/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="elements_Ih_0_load_load_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="elements_Ih_0_load/4 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln91_store_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/7 "/>
</bind>
</comp>

<comp id="72" class="1004" name="G_vec_I_1_load_load_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G_vec_I_1_load/8 "/>
</bind>
</comp>

<comp id="77" class="1004" name="elements_Ih_1_load_load_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="elements_Ih_1_load/8 "/>
</bind>
</comp>

<comp id="81" class="1004" name="bitcast_ln91_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln91/8 "/>
</bind>
</comp>

<comp id="85" class="1004" name="xor_ln91_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln91/8 "/>
</bind>
</comp>

<comp id="91" class="1004" name="bitcast_ln91_1_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln91_1/8 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln91_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/11 "/>
</bind>
</comp>

<comp id="102" class="1004" name="G_vec_I_2_load_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G_vec_I_2_load/12 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln97_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/15 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln98_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/15 "/>
</bind>
</comp>

<comp id="119" class="1005" name="G_vec_V_1_load_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="G_vec_V_1_load "/>
</bind>
</comp>

<comp id="125" class="1005" name="G_vec_V_2_load_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="G_vec_V_2_load "/>
</bind>
</comp>

<comp id="130" class="1005" name="mul_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="135" class="1005" name="elements_Ih_0_load_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="elements_Ih_0_load "/>
</bind>
</comp>

<comp id="140" class="1005" name="mul_1_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1 "/>
</bind>
</comp>

<comp id="145" class="1005" name="G_vec_I_1_load_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="G_vec_I_1_load "/>
</bind>
</comp>

<comp id="150" class="1005" name="bitcast_ln91_1_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln91_1 "/>
</bind>
</comp>

<comp id="155" class="1005" name="sub4_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub4 "/>
</bind>
</comp>

<comp id="160" class="1005" name="sub3_1_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub3_1 "/>
</bind>
</comp>

<comp id="166" class="1005" name="G_vec_I_2_load_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="G_vec_I_2_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="12" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="43"><net_src comp="14" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="47"><net_src comp="26" pin="2"/><net_sink comp="44" pin=0"/></net>

<net id="48"><net_src comp="44" pin="1"/><net_sink comp="38" pin=0"/></net>

<net id="49"><net_src comp="44" pin="1"/><net_sink comp="30" pin=1"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="54"><net_src comp="50" pin="1"/><net_sink comp="38" pin=0"/></net>

<net id="55"><net_src comp="50" pin="1"/><net_sink comp="26" pin=1"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="60"><net_src comp="56" pin="1"/><net_sink comp="26" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="65"><net_src comp="61" pin="1"/><net_sink comp="26" pin=0"/></net>

<net id="70"><net_src comp="26" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="30" pin=0"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="84"><net_src comp="77" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="81" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="85" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="34" pin=0"/></net>

<net id="100"><net_src comp="34" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="26" pin=0"/></net>

<net id="111"><net_src comp="26" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="30" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="50" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="38" pin=0"/></net>

<net id="124"><net_src comp="119" pin="1"/><net_sink comp="26" pin=1"/></net>

<net id="128"><net_src comp="56" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="26" pin=0"/></net>

<net id="133"><net_src comp="38" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="26" pin=1"/></net>

<net id="138"><net_src comp="61" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="26" pin=0"/></net>

<net id="143"><net_src comp="38" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="34" pin=1"/></net>

<net id="148"><net_src comp="72" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="30" pin=0"/></net>

<net id="153"><net_src comp="91" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="34" pin=0"/></net>

<net id="158"><net_src comp="30" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="30" pin=0"/></net>

<net id="163"><net_src comp="34" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="26" pin=1"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="30" pin=1"/></net>

<net id="169"><net_src comp="102" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="26" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: elements_Ih_0 | {7 }
	Port: G_vec_I_1 | {15 }
	Port: elements_Ih_1 | {11 }
	Port: G_vec_I_2 | {15 }
 - Input state : 
	Port: histvect : G_vec_V_1 | {1 }
	Port: histvect : elements_Ih_0 | {4 }
	Port: histvect : G_vec_I_1 | {8 }
	Port: histvect : G_vec_V_2 | {1 }
	Port: histvect : elements_Ih_1 | {8 }
	Port: histvect : G_vec_I_2 | {12 }
  - Chain level:
	State 1
		mul : 1
		sub_1 : 1
	State 2
	State 3
	State 4
		add : 1
	State 5
	State 6
	State 7
		store_ln91 : 1
	State 8
		sub4 : 1
		bitcast_ln91 : 1
		xor_ln91 : 2
		bitcast_ln91_1 : 2
		sub3_1 : 3
	State 9
	State 10
	State 11
		store_ln91 : 1
	State 12
		sub4_1 : 1
	State 13
	State 14
	State 15
		store_ln97 : 1
		store_ln98 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|---------|
| Operation| Functional Unit|   DSP   |    FF   |   LUT   |
|----------|----------------|---------|---------|---------|
|          |    grp_fu_26   |    2    |   227   |   214   |
|   fadd   |    grp_fu_30   |    2    |   227   |   214   |
|          |    grp_fu_34   |    2    |   227   |   214   |
|----------|----------------|---------|---------|---------|
|   fmul   |    grp_fu_38   |    3    |   128   |   138   |
|----------|----------------|---------|---------|---------|
|    xor   | xor_ln91_fu_85 |    0    |    0    |    32   |
|----------|----------------|---------|---------|---------|
|   Total  |                |    9    |   809   |   812   |
|----------|----------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  G_vec_I_1_load_reg_145  |   32   |
|  G_vec_I_2_load_reg_166  |   32   |
|  G_vec_V_1_load_reg_119  |   32   |
|  G_vec_V_2_load_reg_125  |   32   |
|  bitcast_ln91_1_reg_150  |   32   |
|elements_Ih_0_load_reg_135|   32   |
|       mul_1_reg_140      |   32   |
|        mul_reg_130       |   32   |
|          reg_44          |   32   |
|      sub3_1_reg_160      |   32   |
|       sub4_reg_155       |   32   |
+--------------------------+--------+
|           Total          |   352  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_26 |  p0  |   6  |  32  |   192  ||    25   |
| grp_fu_26 |  p1  |   4  |  32  |   128  ||    17   |
| grp_fu_30 |  p0  |   3  |  32  |   96   ||    13   |
| grp_fu_30 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_34 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_38 |  p0  |   3  |  32  |   96   ||    13   |
| grp_fu_38 |  p1  |   2  |  32  |   64   |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   704  || 7.40771 ||    86   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   809  |   812  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   86   |
|  Register |    -   |    -   |   352  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    7   |  1161  |   898  |
+-----------+--------+--------+--------+--------+
