-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Thu Oct 21 17:41:50 2021
-- Host        : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_dlconstant_gpio_0_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1168)
`protect data_block
Yqen6Wq5kA1bkjtiG2fyGZaOIDWCv1W07n4Bdad4qR5rTVUsL+wliEy93T3feKDE647R3lauQGNP
nloZgs79KJOwe4fpytjYgVapObfACkkV/EBeJ7aCSJqmT5Y+hmcLU0+Frid1GIyy94+ywyJkiKgh
1KevpY2fG0+F6sAF3FzekC38n7jKfM5XO/gD2xVZ8sLNC1mvosM7W3lSBRtCn607aJaIqj9D/gaU
d9IbYCQguujyfP+0XrBXekX7Spxp/Erw/sQyU4YPPgeETZ0jY2u0O2PC0lR5EkNbGbzyFoACvSwZ
WEt7pvSWmawpVF/KJsU8u5YaFiIKVdNDj8QP8scOra0gOUEX9ImbU/8OaOOxkIJrjMIwihkJR2o9
u56jT/5AOTZPgleccpdPRtc20ogM7xP68Nvai9BKoiNx4NJ/Z888iMwbL8ta0N2m9Zm/w5fMnoI8
nJt6FH59LxmNTy4eMEDxrRhDHxOPg5C+dXtTsDMk3VQ12yo8nIh9eGJx3bFf+8ZuBGsrAfTa76ZR
6ABGPX27AYtYVz4/AjPAXc9urewRVkFapCU3doKlyGnM3SztXkphMML3/lWNMZ4UyIc9gL2t/ZeB
XA5qgZlTlSYEZhE732dsMl6n8nMDigzvqJXuz2YT+qXi5mlXA7iRy4ZRGsYJDG9lJ4u/Jfik9oOL
+/35C7YIq0HmXin5ygS86ncvKrYPn6icmkhJrPcu5n/yupb7pPBYTdV9iceSJPSe8yE417ihESAc
nUASpPS6WTPyEBKvVq3ohZ9D4+QD8I4ir80pm/t+4O/60SfFK5XeHq+qX7SSWSPUUzDjx8hNYf6P
Qdh89yTHD3rjswF8+cbc2r0IdYYTUrEbwyiFeJtXYbeWQG2/zILUxi3QJ2ihlTurC12amKbUb2ZI
xsHA1cHsstO5ksljCPidTj80nSMqX6SxW2cXlPbbKzBQ8U9IkWwds4ab1kypHVsWqEit/D25eCL8
9ZHJE6/ybkKtwQwr3KWwwtghZfWfjrwjFp2v1Ft0Ezkm96CCYhU7I5dgDrRJ41durXvVtfmWld0Z
WUm52FrCwxkj0exwmz37k+p+cC1HbzvHA8wDsF80/atNsvaZRV6I03oGwu0EujrjFcuS7LGvWno6
7g9AtWzmGedX8zFbYVuJaXUSNA9irZkcFNqzYht4daq3OC4+B3u9xpqu+6efdoxIQTjnHGw42pof
biW616zomTOtqRBkEQSSQGJqGpDXDAtdXS/UpU/KcWilsbPjl72emaKUMOxIVgEnfQ2CufC9T5wJ
WZf9cuiqj0FapqiaVDIElowKOSEiLzBGWeoQqXdEfGx1NqGuoCO9zu+rg3HnYCHRdMy/0EOyFmwT
BsW1TYkpzFooplzgXr7mYwzGuDEZBV3gzJfaIud8WdvTFeEmriKMGahROSKpOd7rVpi1CA0dsXv1
ngxCR5KTb3snUq9JL0+CdC29gruVzR8HiHsOwZzjDP5L0JdvNpkruYSTFHTsGdFXMffax0VCjzVk
t3vf7Io6GPNNZuNAJx5JU8B3yWfpq9bprHA4sg==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_dlconstant_gpio_0_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "dlconstant,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
