<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p952" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_952{left:589px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t2_952{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_952{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_952{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_952{left:69px;bottom:1083px;letter-spacing:0.16px;}
#t6_952{left:359px;bottom:754px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_952{left:69px;bottom:644px;letter-spacing:0.13px;}
#t8_952{left:69px;bottom:623px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#t9_952{left:69px;bottom:606px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_952{left:69px;bottom:584px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_952{left:69px;bottom:561px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tc_952{left:69px;bottom:544px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_952{left:69px;bottom:521px;letter-spacing:-0.15px;word-spacing:-1.36px;}
#te_952{left:69px;bottom:504px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_952{left:69px;bottom:481px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tg_952{left:69px;bottom:458px;letter-spacing:-0.15px;word-spacing:-0.82px;}
#th_952{left:69px;bottom:441px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_952{left:69px;bottom:419px;letter-spacing:-0.17px;word-spacing:-0.86px;}
#tj_952{left:69px;bottom:402px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#tk_952{left:69px;bottom:379px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#tl_952{left:69px;bottom:362px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#tm_952{left:69px;bottom:325px;letter-spacing:0.13px;}
#tn_952{left:69px;bottom:302px;letter-spacing:-0.14px;}
#to_952{left:69px;bottom:284px;letter-spacing:-0.13px;}
#tp_952{left:69px;bottom:266px;letter-spacing:-0.11px;}
#tq_952{left:90px;bottom:247px;letter-spacing:-0.13px;}
#tr_952{left:90px;bottom:229px;letter-spacing:-0.12px;}
#ts_952{left:69px;bottom:211px;letter-spacing:-0.15px;}
#tt_952{left:90px;bottom:192px;letter-spacing:-0.13px;}
#tu_952{left:69px;bottom:174px;letter-spacing:-0.16px;}
#tv_952{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#tw_952{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#tx_952{left:330px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.08px;}
#ty_952{left:330px;bottom:1050px;letter-spacing:-0.18px;}
#tz_952{left:375px;bottom:1065px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t10_952{left:375px;bottom:1050px;letter-spacing:-0.12px;}
#t11_952{left:375px;bottom:1034px;letter-spacing:-0.15px;}
#t12_952{left:450px;bottom:1065px;letter-spacing:-0.12px;}
#t13_952{left:450px;bottom:1050px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t14_952{left:537px;bottom:1065px;letter-spacing:-0.12px;}
#t15_952{left:74px;bottom:1011px;letter-spacing:-0.11px;}
#t16_952{left:74px;bottom:995px;letter-spacing:-0.14px;}
#t17_952{left:330px;bottom:1011px;}
#t18_952{left:375px;bottom:1011px;letter-spacing:-0.12px;}
#t19_952{left:450px;bottom:1011px;letter-spacing:-0.15px;}
#t1a_952{left:537px;bottom:1011px;letter-spacing:-0.11px;word-spacing:-0.16px;}
#t1b_952{left:537px;bottom:995px;letter-spacing:-0.12px;}
#t1c_952{left:537px;bottom:978px;letter-spacing:-0.1px;word-spacing:-0.54px;}
#t1d_952{left:537px;bottom:961px;letter-spacing:-0.1px;}
#t1e_952{left:74px;bottom:938px;letter-spacing:-0.12px;}
#t1f_952{left:74px;bottom:921px;letter-spacing:-0.14px;}
#t1g_952{left:330px;bottom:938px;}
#t1h_952{left:375px;bottom:938px;letter-spacing:-0.14px;}
#t1i_952{left:450px;bottom:938px;letter-spacing:-0.16px;}
#t1j_952{left:537px;bottom:938px;letter-spacing:-0.11px;word-spacing:-0.17px;}
#t1k_952{left:537px;bottom:921px;letter-spacing:-0.12px;}
#t1l_952{left:537px;bottom:904px;letter-spacing:-0.1px;word-spacing:-0.54px;}
#t1m_952{left:537px;bottom:888px;letter-spacing:-0.1px;}
#t1n_952{left:74px;bottom:865px;letter-spacing:-0.12px;}
#t1o_952{left:74px;bottom:848px;letter-spacing:-0.14px;}
#t1p_952{left:330px;bottom:865px;}
#t1q_952{left:375px;bottom:865px;letter-spacing:-0.11px;}
#t1r_952{left:450px;bottom:865px;letter-spacing:-0.15px;}
#t1s_952{left:537px;bottom:865px;letter-spacing:-0.11px;word-spacing:-0.16px;}
#t1t_952{left:537px;bottom:848px;letter-spacing:-0.12px;}
#t1u_952{left:537px;bottom:831px;letter-spacing:-0.1px;word-spacing:-0.54px;}
#t1v_952{left:537px;bottom:814px;letter-spacing:-0.1px;}
#t1w_952{left:89px;bottom:733px;letter-spacing:-0.14px;}
#t1x_952{left:159px;bottom:733px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1y_952{left:284px;bottom:733px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t1z_952{left:439px;bottom:733px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t20_952{left:596px;bottom:733px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t21_952{left:749px;bottom:733px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t22_952{left:104px;bottom:709px;}
#t23_952{left:182px;bottom:709px;letter-spacing:-0.1px;}
#t24_952{left:272px;bottom:709px;letter-spacing:-0.13px;}
#t25_952{left:431px;bottom:709px;letter-spacing:-0.12px;}
#t26_952{left:612px;bottom:709px;letter-spacing:-0.15px;}
#t27_952{left:770px;bottom:709px;letter-spacing:-0.15px;}
#t28_952{left:104px;bottom:684px;}
#t29_952{left:154px;bottom:684px;letter-spacing:-0.12px;}
#t2a_952{left:272px;bottom:684px;letter-spacing:-0.12px;}
#t2b_952{left:431px;bottom:684px;letter-spacing:-0.12px;}
#t2c_952{left:612px;bottom:684px;letter-spacing:-0.15px;}
#t2d_952{left:770px;bottom:684px;letter-spacing:-0.15px;}

.s1_952{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_952{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_952{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_952{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_952{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_952{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_952{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts952" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg952Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg952" style="-webkit-user-select: none;"><object width="935" height="1210" data="952/952.svg" type="image/svg+xml" id="pdf952" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_952" class="t s1_952">EXTRACTPS—Extract Packed Floating-Point Values </span>
<span id="t2_952" class="t s2_952">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_952" class="t s1_952">3-356 </span><span id="t4_952" class="t s1_952">Vol. 2A </span>
<span id="t5_952" class="t s3_952">EXTRACTPS—Extract Packed Floating-Point Values </span>
<span id="t6_952" class="t s4_952">Instruction Operand Encoding </span>
<span id="t7_952" class="t s4_952">Description </span>
<span id="t8_952" class="t s5_952">Extracts a single precision floating-point value from the source operand (second operand) at the 32-bit offset spec- </span>
<span id="t9_952" class="t s5_952">ified from imm8. Immediate bits higher than the most significant offset for the vector length are ignored. </span>
<span id="ta_952" class="t s5_952">The extracted single precision floating-point value is stored in the low 32-bits of the destination operand </span>
<span id="tb_952" class="t s5_952">In 64-bit mode, destination register operand has default operand size of 64 bits. The upper 32-bits of the register </span>
<span id="tc_952" class="t s5_952">are filled with zero. REX.W is ignored. </span>
<span id="td_952" class="t s5_952">VEX.128 and EVEX encoded version: When VEX.W1 or EVEX.W1 form is used in 64-bit mode with a general purpose </span>
<span id="te_952" class="t s5_952">register (GPR) as a destination operand, the packed single quantity is zero extended to 64 bits. </span>
<span id="tf_952" class="t s5_952">VEX.vvvv/EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD. </span>
<span id="tg_952" class="t s5_952">128-bit Legacy SSE version: When a REX.W prefix is used in 64-bit mode with a general purpose register (GPR) as </span>
<span id="th_952" class="t s5_952">a destination operand, the packed single quantity is zero extended to 64 bits. </span>
<span id="ti_952" class="t s5_952">The source register is an XMM register. Imm8[1:0] determine the starting DWORD offset from which to extract the </span>
<span id="tj_952" class="t s5_952">32-bit floating-point value. </span>
<span id="tk_952" class="t s5_952">If VEXTRACTPS is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause </span>
<span id="tl_952" class="t s5_952">an #UD exception. </span>
<span id="tm_952" class="t s4_952">Operation </span>
<span id="tn_952" class="t s6_952">VEXTRACTPS (EVEX and VEX.128 Encoded Version) </span>
<span id="to_952" class="t s7_952">SRC_OFFSET := IMM8[1:0] </span>
<span id="tp_952" class="t s7_952">IF (64-Bit Mode and DEST is register) </span>
<span id="tq_952" class="t s7_952">DEST[31:0] := (SRC[127:0] &gt;&gt; (SRC_OFFSET*32)) AND 0FFFFFFFFh </span>
<span id="tr_952" class="t s7_952">DEST[63:32] := 0 </span>
<span id="ts_952" class="t s7_952">ELSE </span>
<span id="tt_952" class="t s7_952">DEST[31:0] := (SRC[127:0] &gt;&gt; (SRC_OFFSET*32)) AND 0FFFFFFFFh </span>
<span id="tu_952" class="t s7_952">FI </span>
<span id="tv_952" class="t s6_952">Opcode/ </span>
<span id="tw_952" class="t s6_952">Instruction </span>
<span id="tx_952" class="t s6_952">Op / </span>
<span id="ty_952" class="t s6_952">En </span>
<span id="tz_952" class="t s6_952">64/32 bit </span>
<span id="t10_952" class="t s6_952">Mode </span>
<span id="t11_952" class="t s6_952">Support </span>
<span id="t12_952" class="t s6_952">CPUID </span>
<span id="t13_952" class="t s6_952">Feature Flag </span>
<span id="t14_952" class="t s6_952">Description </span>
<span id="t15_952" class="t s7_952">66 0F 3A 17 /r ib </span>
<span id="t16_952" class="t s7_952">EXTRACTPS reg/m32, xmm1, imm8 </span>
<span id="t17_952" class="t s7_952">A </span><span id="t18_952" class="t s7_952">VV </span><span id="t19_952" class="t s7_952">SSE4_1 </span><span id="t1a_952" class="t s7_952">Extract one single precision floating-point value from </span>
<span id="t1b_952" class="t s7_952">xmm1 at the offset specified by imm8 and store the </span>
<span id="t1c_952" class="t s7_952">result in reg or m32. Zero extend the results in 64-bit </span>
<span id="t1d_952" class="t s7_952">register if applicable. </span>
<span id="t1e_952" class="t s7_952">VEX.128.66.0F3A.WIG 17 /r ib </span>
<span id="t1f_952" class="t s7_952">VEXTRACTPS reg/m32, xmm1, imm8 </span>
<span id="t1g_952" class="t s7_952">A </span><span id="t1h_952" class="t s7_952">V/V </span><span id="t1i_952" class="t s7_952">AVX </span><span id="t1j_952" class="t s7_952">Extract one single precision floating-point value from </span>
<span id="t1k_952" class="t s7_952">xmm1 at the offset specified by imm8 and store the </span>
<span id="t1l_952" class="t s7_952">result in reg or m32. Zero extend the results in 64-bit </span>
<span id="t1m_952" class="t s7_952">register if applicable. </span>
<span id="t1n_952" class="t s7_952">EVEX.128.66.0F3A.WIG 17 /r ib </span>
<span id="t1o_952" class="t s7_952">VEXTRACTPS reg/m32, xmm1, imm8 </span>
<span id="t1p_952" class="t s7_952">B </span><span id="t1q_952" class="t s7_952">V/V </span><span id="t1r_952" class="t s7_952">AVX512F </span><span id="t1s_952" class="t s7_952">Extract one single precision floating-point value from </span>
<span id="t1t_952" class="t s7_952">xmm1 at the offset specified by imm8 and store the </span>
<span id="t1u_952" class="t s7_952">result in reg or m32. Zero extend the results in 64-bit </span>
<span id="t1v_952" class="t s7_952">register if applicable. </span>
<span id="t1w_952" class="t s6_952">Op/En </span><span id="t1x_952" class="t s6_952">Tuple Type </span><span id="t1y_952" class="t s6_952">Operand 1 </span><span id="t1z_952" class="t s6_952">Operand 2 </span><span id="t20_952" class="t s6_952">Operand 3 </span><span id="t21_952" class="t s6_952">Operand 4 </span>
<span id="t22_952" class="t s7_952">A </span><span id="t23_952" class="t s7_952">N/A </span><span id="t24_952" class="t s7_952">ModRM:r/m (w) </span><span id="t25_952" class="t s7_952">ModRM:reg (r) </span><span id="t26_952" class="t s7_952">imm8 </span><span id="t27_952" class="t s7_952">N/A </span>
<span id="t28_952" class="t s7_952">B </span><span id="t29_952" class="t s7_952">Tuple1 Scalar </span><span id="t2a_952" class="t s7_952">ModRM:r/m (w) </span><span id="t2b_952" class="t s7_952">ModRM:reg (r) </span><span id="t2c_952" class="t s7_952">imm8 </span><span id="t2d_952" class="t s7_952">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
