set company "CIC"
set designer "Student"
set search_path "/cad/cell_library/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/ ./ ../sram_sp_2048/
../sram_dp_2048/ $search_path"
set target_library "sc9_cln40g_base_rvt_ss_typical_max_0p81v_125c.db \
sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db \
sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c.db \
sram_sp_2048_nldm_ss_0p81v_0p81v_125c_syn.db \
sram_sp_2048_nldm_ss_0p81v_0p81v_m40c_syn.db \
sram_sp_2048_nldm_tt_0p90v_0p90v_25c_syn.db \
sram_sp_2048_nldm_ff_0p99v_0p99v_m40c_syn.db \
sram_sp_2048_nldm_ff_0p99v_0p99v_125c_syn.db \
sram_sp_2048_nldm_ffg_0p99v_0p99v_125c_syn.db \
sram_dp_2048_nldm_ss_0p81v_0p81v_125c_syn.db \
sram_dp_2048_nldm_ss_0p81v_0p81v_m40c_syn.db \
sram_dp_2048_nldm_tt_0p90v_0p90v_25c_syn.db \
sram_dp_2048_nldm_ff_0p99v_0p99v_m40c_syn.db \
sram_dp_2048_nldm_ff_0p99v_0p99v_125c_syn.db \
sram_dp_2048_nldm_ffg_0p99v_0p99v_125c_syn.db \
"
set link_library "* $target_library dw_foundation.sldb"
set symbol_library [list "generic.sdb"]
set synthetic_library [list "dw_foundation.sldb"]
set hdlin_translate_off_skip_text "TRUE"
set edifout_netlist_only "TRUE"
set verilogout_no_tri true
set hdlin_enable_presto_for_vhdl "TRUE"
set sh_enable_line_editing true
set sh_line_editing_mode emacs
history keep 100
alias h history
set bus_inference_style {%s[%d]}
set bus_naming_style {%s[%d]}
set hdlout_internal_busses true
define_name_rules name_rule -allowed {a-z A-Z 0-9 _} -max_length 255 -type cell
define_name_rules name_rule -allowed {a-z A-Z 0-9 _[]} -max_length 255 -type net
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}