$date
	Wed Nov 29 01:52:49 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_decoder $end
$var wire 4 ! out [3:0] $end
$var reg 1 " c1 $end
$var reg 1 # c2 $end
$var reg 1 $ c3 $end
$var reg 4 % i1 [3:0] $end
$var reg 4 & i2 [3:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11 &
b11 %
0$
0#
0"
b110 !
$end
#10
b0 !
1$
#20
b1001 !
0$
1#
#30
b1 !
1$
#40
b11 !
0$
0#
1"
#50
1$
#60
b0 !
0$
1#
#70
b1100 !
1$
#80
