
---------- Begin Simulation Statistics ----------
host_inst_rate                                 249270                       # Simulator instruction rate (inst/s)
host_mem_usage                                 403452                       # Number of bytes of host memory used
host_seconds                                    80.23                       # Real time elapsed on the host
host_tick_rate                              281726418                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.022604                       # Number of seconds simulated
sim_ticks                                 22604209000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2853970                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 39580.994834                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 29127.499801                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2305577                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    21705940500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.192151                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               548393                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            234716                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9136568500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.109908                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          313675                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1670212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 54587.058523                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 48260.999679                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1119965                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   30036365191                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.329447                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              550247                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           341310                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  10083508490                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.125096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         208937                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 29722.190676                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   6.554656                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           82501                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2452110453                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4524182                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 47096.688352                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 36776.953055                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3425542                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     51742305691                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.242837                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1098640                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             576026                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  19220076990                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.115515                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           522612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.998007                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.959585                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4524182                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 47096.688352                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 36776.953055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3425542                       # number of overall hits
system.cpu.dcache.overall_miss_latency    51742305691                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.242837                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1098640                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            576026                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  19220076990                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.115515                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          522612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 521588                       # number of replacements
system.cpu.dcache.sampled_refs                 522612                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.959585                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3425542                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500250030000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   208529                       # number of writebacks
system.cpu.dtb.data_accesses                        2                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            2                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        2                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            2                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11643284                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 59821.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 56583.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11643228                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3350000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   56                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      3055500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              54                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               211695.054545                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11643284                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 59821.428571                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 56583.333333                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11643228                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3350000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    56                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      3055500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               54                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.105815                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             54.177068                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11643284                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 59821.428571                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 56583.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11643228                       # number of overall hits
system.cpu.icache.overall_miss_latency        3350000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   56                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      3055500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              54                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     55                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 54.177068                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11643228                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 2                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 57886.466884                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     15246774399                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                263391                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                   208937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     95899.651626                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 92376.439420                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                       118517                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           8671246500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.432762                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      90420                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                   23987                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      6136844000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.317957                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 66433                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     313732                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       91472.261466                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  106446.484482                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         245073                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             6280394000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.218846                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        68659                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     32246                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        3875716500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.116054                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   36410                       # number of ReadReq MSHR misses
system.l2.Writeback_accesses                   208529                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       208529                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.989350                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      522669                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        93988.776017                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   97357.724882                       # average overall mshr miss latency
system.l2.demand_hits                          363590                       # number of demand (read+write) hits
system.l2.demand_miss_latency             14951640500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.304359                       # miss rate for demand accesses
system.l2.demand_misses                        159079                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      56233                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        10012560500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.196765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   102843                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.307610                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.347678                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5039.881172                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5696.354090                       # Average occupied blocks per context
system.l2.overall_accesses                     522669                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       93988.776017                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  68970.480346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         363590                       # number of overall hits
system.l2.overall_miss_latency            14951640500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.304359                       # miss rate for overall accesses
system.l2.overall_misses                       159079                       # number of overall misses
system.l2.overall_mshr_hits                     56233                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       25259334899                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.700700                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  366234                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.458000                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        120633                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       309992                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           263391                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        46595                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         354869                       # number of replacements
system.l2.sampled_refs                         365829                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10736.235263                       # Cycle average of tags in use
system.l2.total_refs                           361933                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           202703                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2247102                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2245642                       # DTB hits
system.switch_cpus.dtb.data_misses               1460                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1411189                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1410550                       # DTB read hits
system.switch_cpus.dtb.read_misses                639                       # DTB read misses
system.switch_cpus.dtb.write_accesses          835913                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              835092                       # DTB write hits
system.switch_cpus.dtb.write_misses               821                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10001463                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10001461                       # ITB hits
system.switch_cpus.itb.fetch_misses                 2                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31295520                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2768258                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits          54376                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups        55996                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect          549                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted        55812                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups          56127                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches        53216                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       999509                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     12294922                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.813370                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.297055                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     10705245     87.07%     87.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       124317      1.01%     88.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       123380      1.00%     89.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        78324      0.64%     89.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        80740      0.66%     90.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        74727      0.61%     90.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        59155      0.48%     91.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        49525      0.40%     91.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       999509      8.13%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     12294922                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10000321                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1723297                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2766884                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts          548                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10000321                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2334602                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.391289                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.391289                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      6561845                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved          311                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     16449638                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3488155                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2174593                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       471464                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        70328                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3226644                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3221750                       # DTB hits
system.switch_cpus_1.dtb.data_misses             4894                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2357885                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2355834                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             2051                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        868759                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            865916                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2843                       # DTB write misses
system.switch_cpus_1.fetch.Branches             56127                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1641821                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3894248                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         9661                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             16507423                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        407807                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.004034                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1641821                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches        54376                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.186484                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     12766386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.293038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.873667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       10513961     82.36%     82.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          33423      0.26%     82.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          33402      0.26%     82.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          68952      0.54%     83.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4          89196      0.70%     84.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          49364      0.39%     84.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          71060      0.56%     85.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          85848      0.67%     85.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1821180     14.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     12766386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               1146511                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches          54626                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop                 326                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.859086                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3811609                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1091403                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6191607                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11030491                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.829210                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5134143                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.792825                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11035463                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts          549                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       1572373                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2772809                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       662177                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1095192                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12347057                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2720206                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       290247                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     11952372                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        46924                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         2481                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       471464                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        95980                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       972282                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1049487                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        51588                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect          471                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.718758                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.718758                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3089239     25.23%     25.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult          345      0.00%     25.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     25.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2697159     22.03%     47.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     47.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     47.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      2382785     19.46%     66.73% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       243634      1.99%     68.72% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     68.72% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2737383     22.36%     91.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1092077      8.92%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12242622                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt      1098760                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.089749                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu            8      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         2633      0.24%      0.24% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       768160     69.91%     70.15% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       317519     28.90%     99.05% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     99.05% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        10221      0.93%     99.98% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          219      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     12766386                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.958973                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.465297                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      7307009     57.24%     57.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2200340     17.24%     74.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1525958     11.95%     86.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       793866      6.22%     92.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       458131      3.59%     96.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       226653      1.78%     98.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       154463      1.21%     99.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        83527      0.65%     99.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        16439      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     12766386                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.879948                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12346731                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12242622                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2346524                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        37689                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      1101095                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1641823                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1641821                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               2                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2772809                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1095192                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               13912897                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      4510694                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8590499                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       263634                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      4002325                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1925113                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        13013                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     22540227                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     14356127                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     12669257                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1664749                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       471464                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2117153                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      4078617                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      6530021                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 24225                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
