VERILOG_SOURCES += $(SPINALROOT)/Axi4SharedOnChipRamTester.v
TOPLEVEL=Axi4SharedOnChipRamTester
MODULE=Axi4SharedOnChipRamTester

include ../common/Makefile.sim