Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr  8 18:33:01 2020
| Host         : Anastacio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fir8_test_timing_summary_routed.rpt -pb fir8_test_timing_summary_routed.pb -rpx fir8_test_timing_summary_routed.rpx -warn_on_violation
| Design       : fir8_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.711      -56.104                     16                  433        0.142        0.000                      0                  433        4.500        0.000                       0                   180  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk            {0.000 5.000}      10.000          100.000         
virtual_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -3.711      -56.104                     16                  227        0.142        0.000                      0                  227        4.500        0.000                       0                   180  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
virtual_clock  clk                  5.602        0.000                      0                    1        1.090        0.000                      0                    1  
clk            virtual_clock        0.041        0.000                      0                   30        2.914        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      1.996        0.000                      0                  175        0.488        0.000                      0                  175  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           16  Failing Endpoints,  Worst Slack       -3.711ns,  Total Violation      -56.104ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.711ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[2][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.709ns  (logic 9.643ns (70.340%)  route 4.066ns (29.661%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 14.208 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.552     4.558    fir_filter_i4/i_clk
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[2][13]/Q
                         net (fo=18, routed)          0.621     5.635    fir_filter_i4/p_data_reg_n_0_[2][13]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[27]_P[21])
                                                      3.841     9.476 r  fir_filter_i4/RESIZE0__6/P[21]
                         net (fo=27, routed)          1.054    10.530    fir_filter_i4/RESIZE0__6_n_84
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_C[36]_P[22])
                                                      1.820    12.350 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.064    13.414    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      2.077    15.491 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.327    16.818    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    16.942 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    16.942    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.474 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.474    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.588 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.588    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.702 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.702    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.816 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.816    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.930 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.930    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.044 r  fir_filter_i4/o_data_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.044    fir_filter_i4/o_data_reg[14]_i_1_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.267 r  fir_filter_i4/o_data_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.267    fir_filter_i4/r_add_st2[24]
    SLICE_X11Y16         FDCE                                         r  fir_filter_i4/o_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.444    14.208    fir_filter_i4/i_clk
    SLICE_X11Y16         FDCE                                         r  fir_filter_i4/o_data_reg[15]/C
                         clock pessimism              0.322    14.530    
                         clock uncertainty           -0.035    14.495    
    SLICE_X11Y16         FDCE (Setup_fdce_C_D)        0.062    14.557    fir_filter_i4/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -18.267    
  -------------------------------------------------------------------
                         slack                                 -3.711    

Slack (VIOLATED) :        -3.707ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[2][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.706ns  (logic 9.640ns (70.333%)  route 4.066ns (29.667%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.552     4.558    fir_filter_i4/i_clk
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[2][13]/Q
                         net (fo=18, routed)          0.621     5.635    fir_filter_i4/p_data_reg_n_0_[2][13]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[27]_P[21])
                                                      3.841     9.476 r  fir_filter_i4/RESIZE0__6/P[21]
                         net (fo=27, routed)          1.054    10.530    fir_filter_i4/RESIZE0__6_n_84
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_C[36]_P[22])
                                                      1.820    12.350 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.064    13.414    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      2.077    15.491 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.327    16.818    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    16.942 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    16.942    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.474 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.474    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.588 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.588    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.702 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.702    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.816 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.816    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.930 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.930    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.264 r  fir_filter_i4/o_data_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.264    fir_filter_i4/r_add_st2[21]
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.445    14.209    fir_filter_i4/i_clk
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[12]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X11Y15         FDCE (Setup_fdce_C_D)        0.062    14.558    fir_filter_i4/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -18.264    
  -------------------------------------------------------------------
                         slack                                 -3.707    

Slack (VIOLATED) :        -3.686ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[2][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.685ns  (logic 9.619ns (70.288%)  route 4.066ns (29.713%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.552     4.558    fir_filter_i4/i_clk
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[2][13]/Q
                         net (fo=18, routed)          0.621     5.635    fir_filter_i4/p_data_reg_n_0_[2][13]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[27]_P[21])
                                                      3.841     9.476 r  fir_filter_i4/RESIZE0__6/P[21]
                         net (fo=27, routed)          1.054    10.530    fir_filter_i4/RESIZE0__6_n_84
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_C[36]_P[22])
                                                      1.820    12.350 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.064    13.414    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      2.077    15.491 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.327    16.818    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    16.942 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    16.942    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.474 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.474    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.588 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.588    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.702 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.702    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.816 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.816    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.930 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.930    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.243 r  fir_filter_i4/o_data_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.243    fir_filter_i4/r_add_st2[23]
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.445    14.209    fir_filter_i4/i_clk
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[14]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X11Y15         FDCE (Setup_fdce_C_D)        0.062    14.558    fir_filter_i4/o_data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -18.243    
  -------------------------------------------------------------------
                         slack                                 -3.686    

Slack (VIOLATED) :        -3.612ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[2][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.611ns  (logic 9.545ns (70.126%)  route 4.066ns (29.874%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.552     4.558    fir_filter_i4/i_clk
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[2][13]/Q
                         net (fo=18, routed)          0.621     5.635    fir_filter_i4/p_data_reg_n_0_[2][13]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[27]_P[21])
                                                      3.841     9.476 r  fir_filter_i4/RESIZE0__6/P[21]
                         net (fo=27, routed)          1.054    10.530    fir_filter_i4/RESIZE0__6_n_84
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_C[36]_P[22])
                                                      1.820    12.350 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.064    13.414    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      2.077    15.491 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.327    16.818    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    16.942 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    16.942    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.474 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.474    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.588 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.588    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.702 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.702    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.816 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.816    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.930 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.930    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.169 r  fir_filter_i4/o_data_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.169    fir_filter_i4/r_add_st2[22]
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.445    14.209    fir_filter_i4/i_clk
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[13]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X11Y15         FDCE (Setup_fdce_C_D)        0.062    14.558    fir_filter_i4/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -18.169    
  -------------------------------------------------------------------
                         slack                                 -3.612    

Slack (VIOLATED) :        -3.596ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[2][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.595ns  (logic 9.529ns (70.091%)  route 4.066ns (29.909%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.552     4.558    fir_filter_i4/i_clk
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[2][13]/Q
                         net (fo=18, routed)          0.621     5.635    fir_filter_i4/p_data_reg_n_0_[2][13]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[27]_P[21])
                                                      3.841     9.476 r  fir_filter_i4/RESIZE0__6/P[21]
                         net (fo=27, routed)          1.054    10.530    fir_filter_i4/RESIZE0__6_n_84
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_C[36]_P[22])
                                                      1.820    12.350 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.064    13.414    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      2.077    15.491 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.327    16.818    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    16.942 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    16.942    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.474 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.474    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.588 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.588    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.702 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.702    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.816 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.816    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.930 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.930    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.153 r  fir_filter_i4/o_data_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.153    fir_filter_i4/r_add_st2[20]
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.445    14.209    fir_filter_i4/i_clk
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[11]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X11Y15         FDCE (Setup_fdce_C_D)        0.062    14.558    fir_filter_i4/o_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -18.153    
  -------------------------------------------------------------------
                         slack                                 -3.596    

Slack (VIOLATED) :        -3.592ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[2][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.592ns  (logic 9.526ns (70.084%)  route 4.066ns (29.916%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.552     4.558    fir_filter_i4/i_clk
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[2][13]/Q
                         net (fo=18, routed)          0.621     5.635    fir_filter_i4/p_data_reg_n_0_[2][13]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[27]_P[21])
                                                      3.841     9.476 r  fir_filter_i4/RESIZE0__6/P[21]
                         net (fo=27, routed)          1.054    10.530    fir_filter_i4/RESIZE0__6_n_84
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_C[36]_P[22])
                                                      1.820    12.350 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.064    13.414    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      2.077    15.491 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.327    16.818    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    16.942 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    16.942    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.474 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.474    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.588 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.588    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.702 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.702    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.816 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.816    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.150 r  fir_filter_i4/o_data_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.150    fir_filter_i4/r_add_st2[17]
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/o_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.446    14.210    fir_filter_i4/i_clk
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/o_data_reg[8]/C
                         clock pessimism              0.322    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X11Y14         FDCE (Setup_fdce_C_D)        0.062    14.559    fir_filter_i4/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -18.150    
  -------------------------------------------------------------------
                         slack                                 -3.592    

Slack (VIOLATED) :        -3.571ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[2][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.571ns  (logic 9.505ns (70.038%)  route 4.066ns (29.962%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.552     4.558    fir_filter_i4/i_clk
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[2][13]/Q
                         net (fo=18, routed)          0.621     5.635    fir_filter_i4/p_data_reg_n_0_[2][13]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[27]_P[21])
                                                      3.841     9.476 r  fir_filter_i4/RESIZE0__6/P[21]
                         net (fo=27, routed)          1.054    10.530    fir_filter_i4/RESIZE0__6_n_84
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_C[36]_P[22])
                                                      1.820    12.350 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.064    13.414    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      2.077    15.491 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.327    16.818    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    16.942 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    16.942    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.474 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.474    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.588 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.588    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.702 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.702    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.816 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.816    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.129 r  fir_filter_i4/o_data_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.129    fir_filter_i4/r_add_st2[19]
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/o_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.446    14.210    fir_filter_i4/i_clk
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/o_data_reg[10]/C
                         clock pessimism              0.322    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X11Y14         FDCE (Setup_fdce_C_D)        0.062    14.559    fir_filter_i4/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -18.129    
  -------------------------------------------------------------------
                         slack                                 -3.571    

Slack (VIOLATED) :        -3.497ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[2][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.497ns  (logic 9.431ns (69.874%)  route 4.066ns (30.126%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.552     4.558    fir_filter_i4/i_clk
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[2][13]/Q
                         net (fo=18, routed)          0.621     5.635    fir_filter_i4/p_data_reg_n_0_[2][13]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[27]_P[21])
                                                      3.841     9.476 r  fir_filter_i4/RESIZE0__6/P[21]
                         net (fo=27, routed)          1.054    10.530    fir_filter_i4/RESIZE0__6_n_84
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_C[36]_P[22])
                                                      1.820    12.350 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.064    13.414    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      2.077    15.491 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.327    16.818    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    16.942 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    16.942    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.474 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.474    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.588 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.588    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.702 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.702    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.816 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.816    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.055 r  fir_filter_i4/o_data_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.055    fir_filter_i4/r_add_st2[18]
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/o_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.446    14.210    fir_filter_i4/i_clk
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/o_data_reg[9]/C
                         clock pessimism              0.322    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X11Y14         FDCE (Setup_fdce_C_D)        0.062    14.559    fir_filter_i4/o_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -18.055    
  -------------------------------------------------------------------
                         slack                                 -3.497    

Slack (VIOLATED) :        -3.481ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[2][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.481ns  (logic 9.415ns (69.838%)  route 4.066ns (30.162%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.552     4.558    fir_filter_i4/i_clk
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[2][13]/Q
                         net (fo=18, routed)          0.621     5.635    fir_filter_i4/p_data_reg_n_0_[2][13]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[27]_P[21])
                                                      3.841     9.476 r  fir_filter_i4/RESIZE0__6/P[21]
                         net (fo=27, routed)          1.054    10.530    fir_filter_i4/RESIZE0__6_n_84
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_C[36]_P[22])
                                                      1.820    12.350 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.064    13.414    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      2.077    15.491 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.327    16.818    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    16.942 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    16.942    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.474 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.474    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.588 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.588    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.702 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.702    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.816 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.816    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.039 r  fir_filter_i4/o_data_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.039    fir_filter_i4/r_add_st2[16]
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/o_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.446    14.210    fir_filter_i4/i_clk
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/o_data_reg[7]/C
                         clock pessimism              0.322    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X11Y14         FDCE (Setup_fdce_C_D)        0.062    14.559    fir_filter_i4/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -18.039    
  -------------------------------------------------------------------
                         slack                                 -3.481    

Slack (VIOLATED) :        -3.478ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[2][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.478ns  (logic 9.412ns (69.831%)  route 4.066ns (30.169%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.552     4.558    fir_filter_i4/i_clk
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[2][13]/Q
                         net (fo=18, routed)          0.621     5.635    fir_filter_i4/p_data_reg_n_0_[2][13]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[27]_P[21])
                                                      3.841     9.476 r  fir_filter_i4/RESIZE0__6/P[21]
                         net (fo=27, routed)          1.054    10.530    fir_filter_i4/RESIZE0__6_n_84
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_C[36]_P[22])
                                                      1.820    12.350 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.064    13.414    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      2.077    15.491 r  fir_filter_i4/RESIZE0__8/P[0]
                         net (fo=2, routed)           1.327    16.818    fir_filter_i4/RESIZE0__8_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    16.942 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    16.942    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.474 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.474    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.588 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.588    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.702 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.702    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.036 r  fir_filter_i4/o_data_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.036    fir_filter_i4/r_add_st2[13]
    SLICE_X11Y13         FDCE                                         r  fir_filter_i4/o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.446    14.210    fir_filter_i4/i_clk
    SLICE_X11Y13         FDCE                                         r  fir_filter_i4/o_data_reg[4]/C
                         clock pessimism              0.322    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X11Y13         FDCE (Setup_fdce_C_D)        0.062    14.559    fir_filter_i4/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -18.036    
  -------------------------------------------------------------------
                         slack                                 -3.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.303%)  route 0.237ns (62.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.562     1.389    dds_sine_i3/i_clk
    SLICE_X9Y14          FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDCE (Prop_fdce_C_Q)         0.141     1.530 r  dds_sine_i3/r_nco_reg[31]_rep/Q
                         net (fo=10, routed)          0.237     1.767    dds_sine_i3/r_nco_reg[31]_rep_n_0
    RAMB18_X0Y6          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.869     1.943    dds_sine_i3/i_clk
    RAMB18_X0Y6          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.442    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.625    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.695%)  route 0.229ns (58.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.562     1.389    dds_sine_i3/i_clk
    SLICE_X8Y14          FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDCE (Prop_fdce_C_Q)         0.164     1.553 r  dds_sine_i3/r_nco_reg[31]_rep__2/Q
                         net (fo=10, routed)          0.229     1.782    dds_sine_i3/r_nco_reg[31]_rep__2_n_0
    RAMB18_X0Y6          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.869     1.943    dds_sine_i3/i_clk
    RAMB18_X0Y6          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.442    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.625    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.216%)  route 0.113ns (40.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.560     1.387    dds_sine_i3/i_clk
    SLICE_X8Y32          FDCE                                         r  dds_sine_i3/o_sine_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.164     1.551 r  dds_sine_i3/o_sine_reg[9]/Q
                         net (fo=1, routed)           0.113     1.664    fir_filter_i4/i_data[9]
    SLICE_X11Y32         FDCE                                         r  fir_filter_i4/p_data_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.828     1.901    fir_filter_i4/i_clk
    SLICE_X11Y32         FDCE                                         r  fir_filter_i4/p_data_reg[0][9]/C
                         clock pessimism             -0.480     1.421    
    SLICE_X11Y32         FDCE (Hold_fdce_C_D)         0.070     1.491    fir_filter_i4/p_data_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.934%)  route 0.114ns (41.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.560     1.387    dds_sine_i3/i_clk
    SLICE_X8Y32          FDCE                                         r  dds_sine_i3/o_sine_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.164     1.551 r  dds_sine_i3/o_sine_reg[11]/Q
                         net (fo=1, routed)           0.114     1.665    fir_filter_i4/i_data[11]
    SLICE_X11Y33         FDCE                                         r  fir_filter_i4/p_data_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.829     1.902    fir_filter_i4/i_clk
    SLICE_X11Y33         FDCE                                         r  fir_filter_i4/p_data_reg[0][11]/C
                         clock pessimism             -0.480     1.422    
    SLICE_X11Y33         FDCE (Hold_fdce_C_D)         0.070     1.492    fir_filter_i4/p_data_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[2][8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[3][8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.556     1.383    fir_filter_i4/i_clk
    SLICE_X11Y27         FDCE                                         r  fir_filter_i4/p_data_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDCE (Prop_fdce_C_Q)         0.141     1.524 r  fir_filter_i4/p_data_reg[2][8]/Q
                         net (fo=1, routed)           0.132     1.656    fir_filter_i4/p_data_reg_n_0_[2][8]
    SLICE_X12Y27         FDCE                                         r  fir_filter_i4/p_data_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.823     1.896    fir_filter_i4/i_clk
    SLICE_X12Y27         FDCE                                         r  fir_filter_i4/p_data_reg[3][8]/C
                         clock pessimism             -0.480     1.416    
    SLICE_X12Y27         FDCE (Hold_fdce_C_D)         0.063     1.479    fir_filter_i4/p_data_reg[3][8]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.461%)  route 0.144ns (50.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.558     1.385    fir_filter_i4/i_clk
    SLICE_X11Y30         FDCE                                         r  fir_filter_i4/p_data_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.141     1.526 r  fir_filter_i4/p_data_reg[0][0]/Q
                         net (fo=2, routed)           0.144     1.670    fir_filter_i4/p_data_reg_n_0_[0][0]
    SLICE_X12Y30         FDCE                                         r  fir_filter_i4/p_data_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.826     1.899    fir_filter_i4/i_clk
    SLICE_X12Y30         FDCE                                         r  fir_filter_i4/p_data_reg[1][0]/C
                         clock pessimism             -0.480     1.419    
    SLICE_X12Y30         FDCE (Hold_fdce_C_D)         0.063     1.482    fir_filter_i4/p_data_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.224%)  route 0.265ns (61.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.562     1.389    dds_sine_i3/i_clk
    SLICE_X8Y14          FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDCE (Prop_fdce_C_Q)         0.164     1.553 r  dds_sine_i3/r_nco_reg[31]_rep__1/Q
                         net (fo=10, routed)          0.265     1.818    dds_sine_i3/r_nco_reg[31]_rep__1_n_0
    RAMB18_X0Y6          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.869     1.943    dds_sine_i3/i_clk
    RAMB18_X0Y6          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.442    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.625    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[4][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[5][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.101%)  route 0.146ns (50.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.561     1.388    fir_filter_i4/i_clk
    SLICE_X13Y16         FDCE                                         r  fir_filter_i4/p_data_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDCE (Prop_fdce_C_Q)         0.141     1.529 r  fir_filter_i4/p_data_reg[4][4]/Q
                         net (fo=2, routed)           0.146     1.675    fir_filter_i4/p_data_reg_n_0_[4][4]
    SLICE_X10Y16         FDCE                                         r  fir_filter_i4/p_data_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.829     1.902    fir_filter_i4/i_clk
    SLICE_X10Y16         FDCE                                         r  fir_filter_i4/p_data_reg[5][4]/C
                         clock pessimism             -0.480     1.422    
    SLICE_X10Y16         FDCE (Hold_fdce_C_D)         0.059     1.481    fir_filter_i4/p_data_reg[5][4]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[5][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[6][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.860%)  route 0.140ns (46.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.561     1.388    fir_filter_i4/i_clk
    SLICE_X10Y16         FDCE                                         r  fir_filter_i4/p_data_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.164     1.552 r  fir_filter_i4/p_data_reg[5][4]/Q
                         net (fo=3, routed)           0.140     1.692    fir_filter_i4/p_data_reg_n_0_[5][4]
    SLICE_X9Y16          FDCE                                         r  fir_filter_i4/p_data_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.829     1.902    fir_filter_i4/i_clk
    SLICE_X9Y16          FDCE                                         r  fir_filter_i4/p_data_reg[6][4]/C
                         clock pessimism             -0.480     1.422    
    SLICE_X9Y16          FDCE (Hold_fdce_C_D)         0.072     1.494    fir_filter_i4/p_data_reg[6][4]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[5][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[6][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (54.025%)  route 0.140ns (45.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.562     1.389    fir_filter_i4/i_clk
    SLICE_X10Y14         FDCE                                         r  fir_filter_i4/p_data_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDCE (Prop_fdce_C_Q)         0.164     1.553 r  fir_filter_i4/p_data_reg[5][3]/Q
                         net (fo=3, routed)           0.140     1.692    fir_filter_i4/p_data_reg_n_0_[5][3]
    SLICE_X9Y15          FDCE                                         r  fir_filter_i4/p_data_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.830     1.903    fir_filter_i4/i_clk
    SLICE_X9Y15          FDCE                                         r  fir_filter_i4/p_data_reg[6][3]/C
                         clock pessimism             -0.480     1.423    
    SLICE_X9Y15          FDCE (Hold_fdce_C_D)         0.070     1.493    fir_filter_i4/p_data_reg[6][3]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    dds_sine_i3/lut_addr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5    dds_sine_i3/lut_addr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6    dds_sine_i3/lut_addr_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6    dds_sine_i3/lut_addr_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y12   fir_filter_i4/o_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y14   fir_filter_i4/o_data_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y29   fir_filter_i4/p_data_reg[2][12]_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y27   fir_filter_i4/p_data_reg[2][10]_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y28   fir_filter_i4/p_data_reg[2][8]_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y29   fir_filter_i4/p_data_reg[2][12]_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y27   fir_filter_i4/p_data_reg[2][10]_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y30   fir_filter_i4/r_coeff_reg[7][3]_replica_3/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   fir_filter_i4/p_data_reg[6][8]_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y30   fir_filter_i4/p_data_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y30   fir_filter_i4/p_data_reg[0][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y30    fir_filter_i4/p_data_reg[0][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y29   fir_filter_i4/p_data_reg[0][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y31   fir_filter_i4/p_data_reg[0][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y31   fir_filter_i4/p_data_reg[0][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y10   fir_filter_i4/p_data_reg[7][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y10   fir_filter_i4/p_data_reg[7][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y10   fir_filter_i4/p_data_reg[7][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y10   fir_filter_i4/p_data_reg[7][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y11   fir_filter_i4/p_data_reg[7][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y11   fir_filter_i4/p_data_reg[7][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y11   fir_filter_i4/p_data_reg[7][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y11   fir_filter_i4/p_data_reg[7][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y11   fir_filter_i4/r_coeff_reg[7][3]_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y25   fir_filter_i4/r_coeff_reg[7][3]_replica_1/C



---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 1.409ns (16.219%)  route 7.277ns (83.781%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           3.453     4.384    addr_phase_IBUF[1]
    SLICE_X1Y93          LUT1 (Prop_lut1_I0_O)        0.152     4.536 r  addr_phase_IBUF[1]_hold_fix/O
                         net (fo=1, routed)           3.824     8.360    dds_rom_i2/addr_phase_IBUF[1]_hold_fix_1_alias
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.326     8.686 r  dds_rom_i2/start_phase[31]_INST_0/O
                         net (fo=1, routed)           0.000     8.686    dds_sine_i3/i_start_phase[31]
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.520    14.284    dds_sine_i3/i_clk
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000    14.284    
                         clock uncertainty           -0.025    14.259    
    SLICE_X0Y2           FDCE (Setup_fdce_C_D)        0.029    14.288    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  5.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.311ns (9.886%)  route 2.835ns (90.114%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.311     1.471    addr_phase_IBUF[1]
    SLICE_X1Y93          LUT1 (Prop_lut1_I0_O)        0.044     1.515 r  addr_phase_IBUF[1]_hold_fix/O
                         net (fo=1, routed)           1.524     3.040    dds_rom_i2/addr_phase_IBUF[1]_hold_fix_1_alias
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.107     3.147 r  dds_rom_i2/start_phase[31]_INST_0/O
                         net (fo=1, routed)           0.000     3.147    dds_sine_i3/i_start_phase[31]
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.867     1.940    dds_sine_i3/i_clk
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000     1.940    
                         clock uncertainty            0.025     1.965    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.091     2.056    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           3.147    
  -------------------------------------------------------------------
                         slack                                  1.090    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 3.063ns (57.124%)  route 2.299ns (42.876%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.565     4.571    fir_filter_i4/i_clk
    SLICE_X11Y12         FDCE                                         r  fir_filter_i4/o_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDCE (Prop_fdce_C_Q)         0.456     5.027 r  fir_filter_i4/o_data_reg[0]/Q
                         net (fo=1, routed)           2.299     7.326    sine_out_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         2.607     9.934 r  sine_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.934    sine_out[0]
    U15                                                               r  sine_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 3.063ns (58.719%)  route 2.153ns (41.281%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.565     4.571    fir_filter_i4/i_clk
    SLICE_X11Y12         FDCE                                         r  fir_filter_i4/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDCE (Prop_fdce_C_Q)         0.456     5.027 r  fir_filter_i4/o_data_reg[2]/Q
                         net (fo=1, routed)           2.153     7.180    sine_out_OBUF[2]
    W13                  OBUF (Prop_obuf_I_O)         2.607     9.787 r  sine_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.787    sine_out[2]
    W13                                                               r  sine_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 3.054ns (58.602%)  route 2.157ns (41.398%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.565     4.571    fir_filter_i4/i_clk
    SLICE_X11Y12         FDCE                                         r  fir_filter_i4/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDCE (Prop_fdce_C_Q)         0.456     5.027 r  fir_filter_i4/o_data_reg[1]/Q
                         net (fo=1, routed)           2.157     7.184    sine_out_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         2.598     9.782 r  sine_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.782    sine_out[1]
    W14                                                               r  sine_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.210ns  (logic 3.070ns (58.926%)  route 2.140ns (41.074%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.564     4.570    fir_filter_i4/i_clk
    SLICE_X11Y13         FDCE                                         r  fir_filter_i4/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.456     5.026 r  fir_filter_i4/o_data_reg[4]/Q
                         net (fo=1, routed)           2.140     7.166    sine_out_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.614     9.780 r  sine_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.780    sine_out[4]
    V15                                                               r  sine_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 3.055ns (58.726%)  route 2.147ns (41.274%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.564     4.570    fir_filter_i4/i_clk
    SLICE_X11Y13         FDCE                                         r  fir_filter_i4/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.456     5.026 r  fir_filter_i4/o_data_reg[3]/Q
                         net (fo=1, routed)           2.147     7.173    sine_out_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         2.599     9.771 r  sine_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.771    sine_out[3]
    W15                                                               r  sine_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 3.057ns (58.874%)  route 2.135ns (41.126%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.564     4.570    fir_filter_i4/i_clk
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDCE (Prop_fdce_C_Q)         0.456     5.026 r  fir_filter_i4/o_data_reg[7]/Q
                         net (fo=1, routed)           2.135     7.161    sine_out_OBUF[7]
    V17                  OBUF (Prop_obuf_I_O)         2.601     9.762 r  sine_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.762    sine_out[7]
    V17                                                               r  sine_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 3.068ns (59.090%)  route 2.124ns (40.910%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.564     4.570    fir_filter_i4/i_clk
    SLICE_X11Y13         FDCE                                         r  fir_filter_i4/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.456     5.026 r  fir_filter_i4/o_data_reg[6]/Q
                         net (fo=1, routed)           2.124     7.150    sine_out_OBUF[6]
    W16                  OBUF (Prop_obuf_I_O)         2.612     9.761 r  sine_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.761    sine_out[6]
    W16                                                               r  sine_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.761    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[14]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 3.058ns (59.037%)  route 2.122ns (40.963%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.562     4.568    fir_filter_i4/i_clk
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.456     5.024 r  fir_filter_i4/o_data_reg[14]/Q
                         net (fo=1, routed)           2.122     7.145    sine_out_OBUF[14]
    W18                  OBUF (Prop_obuf_I_O)         2.602     9.747 r  sine_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.747    sine_out[14]
    W18                                                               r  sine_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 3.052ns (58.991%)  route 2.122ns (41.009%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.564     4.570    fir_filter_i4/i_clk
    SLICE_X11Y13         FDCE                                         r  fir_filter_i4/o_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.456     5.026 r  fir_filter_i4/o_data_reg[5]/Q
                         net (fo=1, routed)           2.122     7.148    sine_out_OBUF[5]
    W17                  OBUF (Prop_obuf_I_O)         2.596     9.744 r  sine_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.744    sine_out[5]
    W17                                                               r  sine_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.744    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[15]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 3.058ns (59.122%)  route 2.114ns (40.878%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.561     4.567    fir_filter_i4/i_clk
    SLICE_X11Y16         FDCE                                         r  fir_filter_i4/o_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456     5.023 r  fir_filter_i4/o_data_reg[15]/Q
                         net (fo=1, routed)           2.114     7.137    sine_out_OBUF[15]
    V19                  OBUF (Prop_obuf_I_O)         2.602     9.739 r  sine_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.739    sine_out[15]
    V19                                                               r  sine_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  0.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.914ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 1.244ns (81.297%)  route 0.286ns (18.703%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.582     1.409    dds_sine_i3/i_clk
    SLICE_X0Y24          FDCE                                         r  dds_sine_i3/o_sine_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141     1.550 r  dds_sine_i3/o_sine_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.836    lopt_8
    N17                  OBUF (Prop_obuf_I_O)         1.103     2.939 r  sine_in_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.939    sine_in[4]
    N17                                                               r  sine_in[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             2.943ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 1.270ns (81.613%)  route 0.286ns (18.387%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.585     1.412    dds_sine_i3/i_clk
    SLICE_X0Y27          FDCE                                         r  dds_sine_i3/o_sine_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.839    lopt_11
    M19                  OBUF (Prop_obuf_I_O)         1.129     2.968 r  sine_in_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.968    sine_in[7]
    M19                                                               r  sine_in[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.959ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[11]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 1.247ns (79.421%)  route 0.323ns (20.579%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.588     1.415    dds_sine_i3/i_clk
    SLICE_X0Y31          FDCE                                         r  dds_sine_i3/o_sine_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141     1.556 r  dds_sine_i3/o_sine_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.879    lopt_2
    N18                  OBUF (Prop_obuf_I_O)         1.106     2.984 r  sine_in_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.984    sine_in[11]
    N18                                                               r  sine_in[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.965ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[10]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 1.254ns (79.514%)  route 0.323ns (20.486%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.587     1.414    dds_sine_i3/i_clk
    SLICE_X0Y30          FDCE                                         r  dds_sine_i3/o_sine_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  dds_sine_i3/o_sine_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.878    lopt_1
    N19                  OBUF (Prop_obuf_I_O)         1.113     2.990 r  sine_in_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.990    sine_in[10]
    N19                                                               r  sine_in[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.967ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[9]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 1.248ns (79.006%)  route 0.332ns (20.994%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.586     1.413    dds_sine_i3/i_clk
    SLICE_X0Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.332     1.885    lopt_13
    P19                  OBUF (Prop_obuf_I_O)         1.107     2.992 r  sine_in_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.992    sine_in[9]
    P19                                                               r  sine_in[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             2.977ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 1.254ns (78.916%)  route 0.335ns (21.084%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.586     1.413    dds_sine_i3/i_clk
    SLICE_X0Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.335     1.889    lopt_12
    R19                  OBUF (Prop_obuf_I_O)         1.113     3.002 r  sine_in_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.002    sine_in[8]
    R19                                                               r  sine_in[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.002    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             2.983ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 1.271ns (79.515%)  route 0.327ns (20.485%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.583     1.410    dds_sine_i3/i_clk
    SLICE_X2Y23          FDCE                                         r  dds_sine_i3/o_sine_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.164     1.574 r  dds_sine_i3/o_sine_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.327     1.901    lopt_7
    P17                  OBUF (Prop_obuf_I_O)         1.107     3.008 r  sine_in_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.008    sine_in[3]
    P17                                                               r  sine_in[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  2.983    

Slack (MET) :             2.989ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 1.282ns (79.873%)  route 0.323ns (20.127%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.582     1.409    dds_sine_i3/i_clk
    SLICE_X0Y25          FDCE                                         r  dds_sine_i3/o_sine_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.141     1.550 r  dds_sine_i3/o_sine_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.873    lopt_10
    L17                  OBUF (Prop_obuf_I_O)         1.141     3.014 r  sine_in_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.014    sine_in[6]
    L17                                                               r  sine_in[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             2.989ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 1.275ns (79.563%)  route 0.327ns (20.437%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.585     1.412    dds_sine_i3/i_clk
    SLICE_X2Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.164     1.576 r  dds_sine_i3/o_sine_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.327     1.903    lopt_5
    R18                  OBUF (Prop_obuf_I_O)         1.111     3.014 r  sine_in_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.014    sine_in[1]
    R18                                                               r  sine_in[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             2.990ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 1.275ns (79.639%)  route 0.326ns (20.361%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.587     1.414    dds_sine_i3/i_clk
    SLICE_X2Y19          FDCE                                         r  dds_sine_i3/o_sine_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.578 r  dds_sine_i3/o_sine_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.326     1.904    lopt
    U19                  OBUF (Prop_obuf_I_O)         1.111     3.015 r  sine_in_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.015    sine_in[0]
    U19                                                               r  sine_in[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  2.990    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.488ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_nco_reg[31]_rep/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.571ns  (logic 1.699ns (14.685%)  route 9.872ns (85.315%))
  Logic Levels:           4  (IBUF=1 LUT1=3)
  Input Delay:            0.000ns
  Clock Path Skew:        4.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.065     2.999    rstb_IBUF
    SLICE_X1Y50          LUT1 (Prop_lut1_I0_O)        0.118     3.117 r  rstb_IBUF_hold_fix/O
                         net (fo=2, routed)           1.919     5.036    dds_sine_i3/rstb_IBUF_hold_fix_1_alias
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.321     5.357 f  dds_sine_i3/o_sine[13]_i_1/O
                         net (fo=1, routed)           2.365     7.722    dds_sine_i3/o_sine[13]_i_1_n_0
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.326     8.048 f  dds_sine_i3/o_sine[13]_i_1_n_0_hold_fix/O
                         net (fo=36, routed)          3.523    11.571    dds_sine_i3/o_sine[13]_i_1_n_0_hold_fix_1
    SLICE_X9Y14          FDCE                                         f  dds_sine_i3/r_nco_reg[31]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.445    14.209    dds_sine_i3/i_clk
    SLICE_X9Y14          FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep/C
                         clock pessimism              0.000    14.209    
                         clock uncertainty           -0.035    14.174    
    SLICE_X9Y14          FDCE (Recov_fdce_C_CLR)     -0.607    13.567    dds_sine_i3/r_nco_reg[31]_rep
  -------------------------------------------------------------------
                         required time                         13.567    
                         arrival time                         -11.571    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_nco_reg[31]_rep__0/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.571ns  (logic 1.699ns (14.685%)  route 9.872ns (85.315%))
  Logic Levels:           4  (IBUF=1 LUT1=3)
  Input Delay:            0.000ns
  Clock Path Skew:        4.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.065     2.999    rstb_IBUF
    SLICE_X1Y50          LUT1 (Prop_lut1_I0_O)        0.118     3.117 r  rstb_IBUF_hold_fix/O
                         net (fo=2, routed)           1.919     5.036    dds_sine_i3/rstb_IBUF_hold_fix_1_alias
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.321     5.357 f  dds_sine_i3/o_sine[13]_i_1/O
                         net (fo=1, routed)           2.365     7.722    dds_sine_i3/o_sine[13]_i_1_n_0
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.326     8.048 f  dds_sine_i3/o_sine[13]_i_1_n_0_hold_fix/O
                         net (fo=36, routed)          3.523    11.571    dds_sine_i3/o_sine[13]_i_1_n_0_hold_fix_1
    SLICE_X9Y14          FDCE                                         f  dds_sine_i3/r_nco_reg[31]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.445    14.209    dds_sine_i3/i_clk
    SLICE_X9Y14          FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__0/C
                         clock pessimism              0.000    14.209    
                         clock uncertainty           -0.035    14.174    
    SLICE_X9Y14          FDCE (Recov_fdce_C_CLR)     -0.607    13.567    dds_sine_i3/r_nco_reg[31]_rep__0
  -------------------------------------------------------------------
                         required time                         13.567    
                         arrival time                         -11.571    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_sync_reset_reg/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.651ns  (logic 1.699ns (14.585%)  route 9.952ns (85.415%))
  Logic Levels:           4  (IBUF=1 LUT1=3)
  Input Delay:            0.000ns
  Clock Path Skew:        4.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.065     2.999    rstb_IBUF
    SLICE_X1Y50          LUT1 (Prop_lut1_I0_O)        0.118     3.117 r  rstb_IBUF_hold_fix/O
                         net (fo=2, routed)           1.919     5.036    dds_sine_i3/rstb_IBUF_hold_fix_1_alias
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.321     5.357 f  dds_sine_i3/o_sine[13]_i_1/O
                         net (fo=1, routed)           2.365     7.722    dds_sine_i3/o_sine[13]_i_1_n_0
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.326     8.048 f  dds_sine_i3/o_sine[13]_i_1_n_0_hold_fix/O
                         net (fo=36, routed)          3.603    11.651    dds_sine_i3/o_sine[13]_i_1_n_0_hold_fix_1
    SLICE_X0Y14          FDPE                                         f  dds_sine_i3/r_sync_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.514    14.278    dds_sine_i3/i_clk
    SLICE_X0Y14          FDPE                                         r  dds_sine_i3/r_sync_reset_reg/C
                         clock pessimism              0.000    14.278    
                         clock uncertainty           -0.035    14.243    
    SLICE_X0Y14          FDPE (Recov_fdpe_C_PRE)     -0.561    13.682    dds_sine_i3/r_sync_reset_reg
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                         -11.651    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_nco_reg[31]_rep__1/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.571ns  (logic 1.699ns (14.685%)  route 9.872ns (85.315%))
  Logic Levels:           4  (IBUF=1 LUT1=3)
  Input Delay:            0.000ns
  Clock Path Skew:        4.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.065     2.999    rstb_IBUF
    SLICE_X1Y50          LUT1 (Prop_lut1_I0_O)        0.118     3.117 r  rstb_IBUF_hold_fix/O
                         net (fo=2, routed)           1.919     5.036    dds_sine_i3/rstb_IBUF_hold_fix_1_alias
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.321     5.357 f  dds_sine_i3/o_sine[13]_i_1/O
                         net (fo=1, routed)           2.365     7.722    dds_sine_i3/o_sine[13]_i_1_n_0
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.326     8.048 f  dds_sine_i3/o_sine[13]_i_1_n_0_hold_fix/O
                         net (fo=36, routed)          3.523    11.571    dds_sine_i3/o_sine[13]_i_1_n_0_hold_fix_1
    SLICE_X8Y14          FDCE                                         f  dds_sine_i3/r_nco_reg[31]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.445    14.209    dds_sine_i3/i_clk
    SLICE_X8Y14          FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__1/C
                         clock pessimism              0.000    14.209    
                         clock uncertainty           -0.035    14.174    
    SLICE_X8Y14          FDCE (Recov_fdce_C_CLR)     -0.521    13.653    dds_sine_i3/r_nco_reg[31]_rep__1
  -------------------------------------------------------------------
                         required time                         13.653    
                         arrival time                         -11.571    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_nco_reg[31]_rep__2/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.571ns  (logic 1.699ns (14.685%)  route 9.872ns (85.315%))
  Logic Levels:           4  (IBUF=1 LUT1=3)
  Input Delay:            0.000ns
  Clock Path Skew:        4.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.065     2.999    rstb_IBUF
    SLICE_X1Y50          LUT1 (Prop_lut1_I0_O)        0.118     3.117 r  rstb_IBUF_hold_fix/O
                         net (fo=2, routed)           1.919     5.036    dds_sine_i3/rstb_IBUF_hold_fix_1_alias
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.321     5.357 f  dds_sine_i3/o_sine[13]_i_1/O
                         net (fo=1, routed)           2.365     7.722    dds_sine_i3/o_sine[13]_i_1_n_0
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.326     8.048 f  dds_sine_i3/o_sine[13]_i_1_n_0_hold_fix/O
                         net (fo=36, routed)          3.523    11.571    dds_sine_i3/o_sine[13]_i_1_n_0_hold_fix_1
    SLICE_X8Y14          FDCE                                         f  dds_sine_i3/r_nco_reg[31]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.445    14.209    dds_sine_i3/i_clk
    SLICE_X8Y14          FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__2/C
                         clock pessimism              0.000    14.209    
                         clock uncertainty           -0.035    14.174    
    SLICE_X8Y14          FDCE (Recov_fdce_C_CLR)     -0.521    13.653    dds_sine_i3/r_nco_reg[31]_rep__2
  -------------------------------------------------------------------
                         required time                         13.653    
                         arrival time                         -11.571    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_nco_reg[31]_rep__3/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.571ns  (logic 1.699ns (14.685%)  route 9.872ns (85.315%))
  Logic Levels:           4  (IBUF=1 LUT1=3)
  Input Delay:            0.000ns
  Clock Path Skew:        4.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.065     2.999    rstb_IBUF
    SLICE_X1Y50          LUT1 (Prop_lut1_I0_O)        0.118     3.117 r  rstb_IBUF_hold_fix/O
                         net (fo=2, routed)           1.919     5.036    dds_sine_i3/rstb_IBUF_hold_fix_1_alias
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.321     5.357 f  dds_sine_i3/o_sine[13]_i_1/O
                         net (fo=1, routed)           2.365     7.722    dds_sine_i3/o_sine[13]_i_1_n_0
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.326     8.048 f  dds_sine_i3/o_sine[13]_i_1_n_0_hold_fix/O
                         net (fo=36, routed)          3.523    11.571    dds_sine_i3/o_sine[13]_i_1_n_0_hold_fix_1
    SLICE_X8Y14          FDCE                                         f  dds_sine_i3/r_nco_reg[31]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.445    14.209    dds_sine_i3/i_clk
    SLICE_X8Y14          FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__3/C
                         clock pessimism              0.000    14.209    
                         clock uncertainty           -0.035    14.174    
    SLICE_X8Y14          FDCE (Recov_fdce_C_CLR)     -0.521    13.653    dds_sine_i3/r_nco_reg[31]_rep__3
  -------------------------------------------------------------------
                         required time                         13.653    
                         arrival time                         -11.571    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_nco_reg[31]_rep__4/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.571ns  (logic 1.699ns (14.685%)  route 9.872ns (85.315%))
  Logic Levels:           4  (IBUF=1 LUT1=3)
  Input Delay:            0.000ns
  Clock Path Skew:        4.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.065     2.999    rstb_IBUF
    SLICE_X1Y50          LUT1 (Prop_lut1_I0_O)        0.118     3.117 r  rstb_IBUF_hold_fix/O
                         net (fo=2, routed)           1.919     5.036    dds_sine_i3/rstb_IBUF_hold_fix_1_alias
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.321     5.357 f  dds_sine_i3/o_sine[13]_i_1/O
                         net (fo=1, routed)           2.365     7.722    dds_sine_i3/o_sine[13]_i_1_n_0
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.326     8.048 f  dds_sine_i3/o_sine[13]_i_1_n_0_hold_fix/O
                         net (fo=36, routed)          3.523    11.571    dds_sine_i3/o_sine[13]_i_1_n_0_hold_fix_1
    SLICE_X8Y14          FDCE                                         f  dds_sine_i3/r_nco_reg[31]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.445    14.209    dds_sine_i3/i_clk
    SLICE_X8Y14          FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__4/C
                         clock pessimism              0.000    14.209    
                         clock uncertainty           -0.035    14.174    
    SLICE_X8Y14          FDCE (Recov_fdce_C_CLR)     -0.521    13.653    dds_sine_i3/r_nco_reg[31]_rep__4
  -------------------------------------------------------------------
                         required time                         13.653    
                         arrival time                         -11.571    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.437ns  (logic 1.699ns (14.857%)  route 9.738ns (85.143%))
  Logic Levels:           4  (IBUF=1 LUT1=3)
  Input Delay:            0.000ns
  Clock Path Skew:        4.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.065     2.999    rstb_IBUF
    SLICE_X1Y50          LUT1 (Prop_lut1_I0_O)        0.118     3.117 r  rstb_IBUF_hold_fix/O
                         net (fo=2, routed)           1.919     5.036    dds_sine_i3/rstb_IBUF_hold_fix_1_alias
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.321     5.357 f  dds_sine_i3/o_sine[13]_i_1/O
                         net (fo=1, routed)           2.365     7.722    dds_sine_i3/o_sine[13]_i_1_n_0
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.326     8.048 f  dds_sine_i3/o_sine[13]_i_1_n_0_hold_fix/O
                         net (fo=36, routed)          3.389    11.437    dds_sine_i3/o_sine[13]_i_1_n_0_hold_fix_1
    SLICE_X8Y26          FDCE                                         f  dds_sine_i3/o_sine_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.435    14.199    dds_sine_i3/i_clk
    SLICE_X8Y26          FDCE                                         r  dds_sine_i3/o_sine_reg[4]/C
                         clock pessimism              0.000    14.199    
                         clock uncertainty           -0.035    14.164    
    SLICE_X8Y26          FDCE (Recov_fdce_C_CLR)     -0.521    13.643    dds_sine_i3/o_sine_reg[4]
  -------------------------------------------------------------------
                         required time                         13.643    
                         arrival time                         -11.437    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.437ns  (logic 1.699ns (14.857%)  route 9.738ns (85.143%))
  Logic Levels:           4  (IBUF=1 LUT1=3)
  Input Delay:            0.000ns
  Clock Path Skew:        4.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.065     2.999    rstb_IBUF
    SLICE_X1Y50          LUT1 (Prop_lut1_I0_O)        0.118     3.117 r  rstb_IBUF_hold_fix/O
                         net (fo=2, routed)           1.919     5.036    dds_sine_i3/rstb_IBUF_hold_fix_1_alias
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.321     5.357 f  dds_sine_i3/o_sine[13]_i_1/O
                         net (fo=1, routed)           2.365     7.722    dds_sine_i3/o_sine[13]_i_1_n_0
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.326     8.048 f  dds_sine_i3/o_sine[13]_i_1_n_0_hold_fix/O
                         net (fo=36, routed)          3.389    11.437    dds_sine_i3/o_sine[13]_i_1_n_0_hold_fix_1
    SLICE_X8Y26          FDCE                                         f  dds_sine_i3/o_sine_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.435    14.199    dds_sine_i3/i_clk
    SLICE_X8Y26          FDCE                                         r  dds_sine_i3/o_sine_reg[6]/C
                         clock pessimism              0.000    14.199    
                         clock uncertainty           -0.035    14.164    
    SLICE_X8Y26          FDCE (Recov_fdce_C_CLR)     -0.521    13.643    dds_sine_i3/o_sine_reg[6]
  -------------------------------------------------------------------
                         required time                         13.643    
                         arrival time                         -11.437    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.367ns  (logic 1.699ns (14.950%)  route 9.667ns (85.050%))
  Logic Levels:           4  (IBUF=1 LUT1=3)
  Input Delay:            0.000ns
  Clock Path Skew:        4.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 14.200 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           2.065     2.999    rstb_IBUF
    SLICE_X1Y50          LUT1 (Prop_lut1_I0_O)        0.118     3.117 r  rstb_IBUF_hold_fix/O
                         net (fo=2, routed)           1.919     5.036    dds_sine_i3/rstb_IBUF_hold_fix_1_alias
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.321     5.357 f  dds_sine_i3/o_sine[13]_i_1/O
                         net (fo=1, routed)           2.365     7.722    dds_sine_i3/o_sine[13]_i_1_n_0
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.326     8.048 f  dds_sine_i3/o_sine[13]_i_1_n_0_hold_fix/O
                         net (fo=36, routed)          3.318    11.367    dds_sine_i3/o_sine[13]_i_1_n_0_hold_fix_1
    SLICE_X8Y27          FDCE                                         f  dds_sine_i3/o_sine_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.436    14.200    dds_sine_i3/i_clk
    SLICE_X8Y27          FDCE                                         r  dds_sine_i3/o_sine_reg[5]/C
                         clock pessimism              0.000    14.200    
                         clock uncertainty           -0.035    14.165    
    SLICE_X8Y27          FDCE (Recov_fdce_C_CLR)     -0.521    13.644    dds_sine_i3/o_sine_reg[5]
  -------------------------------------------------------------------
                         required time                         13.644    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  2.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.318ns (13.627%)  route 2.018ns (86.373%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.780     0.943    rstb_IBUF
    SLICE_X1Y50          LUT1 (Prop_lut1_I0_O)        0.048     0.991 r  rstb_IBUF_hold_fix/O
                         net (fo=2, routed)           0.735     1.726    fir_filter_i4/rstb_IBUF_hold_fix_1_alias
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.107     1.833 f  fir_filter_i4/o_data[15]_i_2/O
                         net (fo=139, routed)         0.503     2.337    fir_filter_i4/o_data[15]_i_2_n_0
    SLICE_X11Y12         FDCE                                         f  fir_filter_i4/o_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.832     1.905    fir_filter_i4/i_clk
    SLICE_X11Y12         FDCE                                         r  fir_filter_i4/o_data_reg[0]/C
                         clock pessimism              0.000     1.905    
                         clock uncertainty            0.035     1.940    
    SLICE_X11Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.848    fir_filter_i4/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.318ns (13.627%)  route 2.018ns (86.373%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.780     0.943    rstb_IBUF
    SLICE_X1Y50          LUT1 (Prop_lut1_I0_O)        0.048     0.991 r  rstb_IBUF_hold_fix/O
                         net (fo=2, routed)           0.735     1.726    fir_filter_i4/rstb_IBUF_hold_fix_1_alias
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.107     1.833 f  fir_filter_i4/o_data[15]_i_2/O
                         net (fo=139, routed)         0.503     2.337    fir_filter_i4/o_data[15]_i_2_n_0
    SLICE_X11Y12         FDCE                                         f  fir_filter_i4/o_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.832     1.905    fir_filter_i4/i_clk
    SLICE_X11Y12         FDCE                                         r  fir_filter_i4/o_data_reg[1]/C
                         clock pessimism              0.000     1.905    
                         clock uncertainty            0.035     1.940    
    SLICE_X11Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.848    fir_filter_i4/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.318ns (13.627%)  route 2.018ns (86.373%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.780     0.943    rstb_IBUF
    SLICE_X1Y50          LUT1 (Prop_lut1_I0_O)        0.048     0.991 r  rstb_IBUF_hold_fix/O
                         net (fo=2, routed)           0.735     1.726    fir_filter_i4/rstb_IBUF_hold_fix_1_alias
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.107     1.833 f  fir_filter_i4/o_data[15]_i_2/O
                         net (fo=139, routed)         0.503     2.337    fir_filter_i4/o_data[15]_i_2_n_0
    SLICE_X11Y12         FDCE                                         f  fir_filter_i4/o_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.832     1.905    fir_filter_i4/i_clk
    SLICE_X11Y12         FDCE                                         r  fir_filter_i4/o_data_reg[2]/C
                         clock pessimism              0.000     1.905    
                         clock uncertainty            0.035     1.940    
    SLICE_X11Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.848    fir_filter_i4/o_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.318ns (13.199%)  route 2.094ns (86.801%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.780     0.943    rstb_IBUF
    SLICE_X1Y50          LUT1 (Prop_lut1_I0_O)        0.048     0.991 r  rstb_IBUF_hold_fix/O
                         net (fo=2, routed)           0.735     1.726    fir_filter_i4/rstb_IBUF_hold_fix_1_alias
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.107     1.833 f  fir_filter_i4/o_data[15]_i_2/O
                         net (fo=139, routed)         0.579     2.412    fir_filter_i4/o_data[15]_i_2_n_0
    SLICE_X11Y13         FDCE                                         f  fir_filter_i4/o_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.831     1.904    fir_filter_i4/i_clk
    SLICE_X11Y13         FDCE                                         r  fir_filter_i4/o_data_reg[3]/C
                         clock pessimism              0.000     1.904    
                         clock uncertainty            0.035     1.939    
    SLICE_X11Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.847    fir_filter_i4/o_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.318ns (13.199%)  route 2.094ns (86.801%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.780     0.943    rstb_IBUF
    SLICE_X1Y50          LUT1 (Prop_lut1_I0_O)        0.048     0.991 r  rstb_IBUF_hold_fix/O
                         net (fo=2, routed)           0.735     1.726    fir_filter_i4/rstb_IBUF_hold_fix_1_alias
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.107     1.833 f  fir_filter_i4/o_data[15]_i_2/O
                         net (fo=139, routed)         0.579     2.412    fir_filter_i4/o_data[15]_i_2_n_0
    SLICE_X11Y13         FDCE                                         f  fir_filter_i4/o_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.831     1.904    fir_filter_i4/i_clk
    SLICE_X11Y13         FDCE                                         r  fir_filter_i4/o_data_reg[4]/C
                         clock pessimism              0.000     1.904    
                         clock uncertainty            0.035     1.939    
    SLICE_X11Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.847    fir_filter_i4/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.318ns (13.199%)  route 2.094ns (86.801%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.780     0.943    rstb_IBUF
    SLICE_X1Y50          LUT1 (Prop_lut1_I0_O)        0.048     0.991 r  rstb_IBUF_hold_fix/O
                         net (fo=2, routed)           0.735     1.726    fir_filter_i4/rstb_IBUF_hold_fix_1_alias
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.107     1.833 f  fir_filter_i4/o_data[15]_i_2/O
                         net (fo=139, routed)         0.579     2.412    fir_filter_i4/o_data[15]_i_2_n_0
    SLICE_X11Y13         FDCE                                         f  fir_filter_i4/o_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.831     1.904    fir_filter_i4/i_clk
    SLICE_X11Y13         FDCE                                         r  fir_filter_i4/o_data_reg[5]/C
                         clock pessimism              0.000     1.904    
                         clock uncertainty            0.035     1.939    
    SLICE_X11Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.847    fir_filter_i4/o_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.318ns (13.199%)  route 2.094ns (86.801%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.780     0.943    rstb_IBUF
    SLICE_X1Y50          LUT1 (Prop_lut1_I0_O)        0.048     0.991 r  rstb_IBUF_hold_fix/O
                         net (fo=2, routed)           0.735     1.726    fir_filter_i4/rstb_IBUF_hold_fix_1_alias
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.107     1.833 f  fir_filter_i4/o_data[15]_i_2/O
                         net (fo=139, routed)         0.579     2.412    fir_filter_i4/o_data[15]_i_2_n_0
    SLICE_X11Y13         FDCE                                         f  fir_filter_i4/o_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.831     1.904    fir_filter_i4/i_clk
    SLICE_X11Y13         FDCE                                         r  fir_filter_i4/o_data_reg[6]/C
                         clock pessimism              0.000     1.904    
                         clock uncertainty            0.035     1.939    
    SLICE_X11Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.847    fir_filter_i4/o_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[5][3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.318ns (13.018%)  route 2.127ns (86.982%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.780     0.943    rstb_IBUF
    SLICE_X1Y50          LUT1 (Prop_lut1_I0_O)        0.048     0.991 r  rstb_IBUF_hold_fix/O
                         net (fo=2, routed)           0.735     1.726    fir_filter_i4/rstb_IBUF_hold_fix_1_alias
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.107     1.833 f  fir_filter_i4/o_data[15]_i_2/O
                         net (fo=139, routed)         0.613     2.446    fir_filter_i4/o_data[15]_i_2_n_0
    SLICE_X10Y14         FDCE                                         f  fir_filter_i4/p_data_reg[5][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.831     1.904    fir_filter_i4/i_clk
    SLICE_X10Y14         FDCE                                         r  fir_filter_i4/p_data_reg[5][3]/C
                         clock pessimism              0.000     1.904    
                         clock uncertainty            0.035     1.939    
    SLICE_X10Y14         FDCE (Remov_fdce_C_CLR)     -0.067     1.872    fir_filter_i4/p_data_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.318ns (13.018%)  route 2.127ns (86.982%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.780     0.943    rstb_IBUF
    SLICE_X1Y50          LUT1 (Prop_lut1_I0_O)        0.048     0.991 r  rstb_IBUF_hold_fix/O
                         net (fo=2, routed)           0.735     1.726    fir_filter_i4/rstb_IBUF_hold_fix_1_alias
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.107     1.833 f  fir_filter_i4/o_data[15]_i_2/O
                         net (fo=139, routed)         0.613     2.446    fir_filter_i4/o_data[15]_i_2_n_0
    SLICE_X11Y14         FDCE                                         f  fir_filter_i4/o_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.831     1.904    fir_filter_i4/i_clk
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/o_data_reg[10]/C
                         clock pessimism              0.000     1.904    
                         clock uncertainty            0.035     1.939    
    SLICE_X11Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.847    fir_filter_i4/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.318ns (13.018%)  route 2.127ns (86.982%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.780     0.943    rstb_IBUF
    SLICE_X1Y50          LUT1 (Prop_lut1_I0_O)        0.048     0.991 r  rstb_IBUF_hold_fix/O
                         net (fo=2, routed)           0.735     1.726    fir_filter_i4/rstb_IBUF_hold_fix_1_alias
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.107     1.833 f  fir_filter_i4/o_data[15]_i_2/O
                         net (fo=139, routed)         0.613     2.446    fir_filter_i4/o_data[15]_i_2_n_0
    SLICE_X11Y14         FDCE                                         f  fir_filter_i4/o_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.831     1.904    fir_filter_i4/i_clk
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/o_data_reg[7]/C
                         clock pessimism              0.000     1.904    
                         clock uncertainty            0.035     1.939    
    SLICE_X11Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.847    fir_filter_i4/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.599    





