
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/justin/software/vivado/Xilinx/Vivado/2018.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.dcp' for cell 'design_1_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Parsing XDC File [/home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.srcs/constrs_1/new/IO_Port.xdc]
Finished Parsing XDC File [/home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.srcs/constrs_1/new/IO_Port.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1736.801 ; gain = 482.062 ; free physical = 18530 ; free virtual = 31320
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:01 . Memory (MB): peak = 1736.801 ; gain = 0.000 ; free physical = 18525 ; free virtual = 31315
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12e5eb584

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2147.336 ; gain = 0.000 ; free physical = 18152 ; free virtual = 30942
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12e5eb584

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2147.336 ; gain = 0.000 ; free physical = 18152 ; free virtual = 30942
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1176aafb1

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2147.336 ; gain = 0.000 ; free physical = 18152 ; free virtual = 30942
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 185 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1176aafb1

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2147.336 ; gain = 0.000 ; free physical = 18152 ; free virtual = 30942
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1176aafb1

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2147.336 ; gain = 0.000 ; free physical = 18152 ; free virtual = 30942
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1176aafb1

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2147.336 ; gain = 0.000 ; free physical = 18152 ; free virtual = 30942
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2147.336 ; gain = 0.000 ; free physical = 18152 ; free virtual = 30942
Ending Logic Optimization Task | Checksum: 1176aafb1

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2147.336 ; gain = 0.000 ; free physical = 18152 ; free virtual = 30942

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11565492f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2147.336 ; gain = 0.000 ; free physical = 18152 ; free virtual = 30942
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 2147.336 ; gain = 410.535 ; free physical = 18152 ; free virtual = 30942
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2179.352 ; gain = 0.000 ; free physical = 18139 ; free virtual = 30932
INFO: [Common 17-1381] The checkpoint '/home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2211.367 ; gain = 0.000 ; free physical = 18131 ; free virtual = 30923
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9ecee9d7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2211.367 ; gain = 0.000 ; free physical = 18131 ; free virtual = 30923
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2211.367 ; gain = 0.000 ; free physical = 18131 ; free virtual = 30923

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13985f7c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2211.367 ; gain = 0.000 ; free physical = 18127 ; free virtual = 30919

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bd526463

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2218.395 ; gain = 7.027 ; free physical = 18120 ; free virtual = 30912

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bd526463

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2218.395 ; gain = 7.027 ; free physical = 18120 ; free virtual = 30912
Phase 1 Placer Initialization | Checksum: 1bd526463

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2218.395 ; gain = 7.027 ; free physical = 18120 ; free virtual = 30912

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 195673f13

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2322.445 ; gain = 111.078 ; free physical = 18105 ; free virtual = 30897

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 195673f13

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2322.445 ; gain = 111.078 ; free physical = 18105 ; free virtual = 30897

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14f5b868e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2322.445 ; gain = 111.078 ; free physical = 18105 ; free virtual = 30897

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 185e1bc15

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2322.445 ; gain = 111.078 ; free physical = 18105 ; free virtual = 30897

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 185e1bc15

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2322.445 ; gain = 111.078 ; free physical = 18105 ; free virtual = 30897

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e75602f2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2322.445 ; gain = 111.078 ; free physical = 18102 ; free virtual = 30894

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: d4850072

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2322.445 ; gain = 111.078 ; free physical = 18103 ; free virtual = 30894

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d4850072

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2322.445 ; gain = 111.078 ; free physical = 18103 ; free virtual = 30894
Phase 3 Detail Placement | Checksum: d4850072

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2322.445 ; gain = 111.078 ; free physical = 18103 ; free virtual = 30894

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 211b8cca7

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 211b8cca7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2322.445 ; gain = 111.078 ; free physical = 18103 ; free virtual = 30895
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.108. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 157e61013

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2322.445 ; gain = 111.078 ; free physical = 18103 ; free virtual = 30895
Phase 4.1 Post Commit Optimization | Checksum: 157e61013

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2322.445 ; gain = 111.078 ; free physical = 18103 ; free virtual = 30895

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 157e61013

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2322.445 ; gain = 111.078 ; free physical = 18104 ; free virtual = 30896

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 157e61013

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2322.445 ; gain = 111.078 ; free physical = 18104 ; free virtual = 30896

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1711fea18

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2322.445 ; gain = 111.078 ; free physical = 18104 ; free virtual = 30896
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1711fea18

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2322.445 ; gain = 111.078 ; free physical = 18104 ; free virtual = 30896
Ending Placer Task | Checksum: 13fb53d9f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2322.445 ; gain = 111.078 ; free physical = 18119 ; free virtual = 30911
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2322.445 ; gain = 111.078 ; free physical = 18119 ; free virtual = 30911
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2322.445 ; gain = 0.000 ; free physical = 18114 ; free virtual = 30910
INFO: [Common 17-1381] The checkpoint '/home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2322.445 ; gain = 0.000 ; free physical = 18107 ; free virtual = 30900
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2322.445 ; gain = 0.000 ; free physical = 18117 ; free virtual = 30911
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2322.445 ; gain = 0.000 ; free physical = 18117 ; free virtual = 30910
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: bf81f718 ConstDB: 0 ShapeSum: 80334687 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 172aabc1d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2328.027 ; gain = 5.582 ; free physical = 17979 ; free virtual = 30772
Post Restoration Checksum: NetGraph: a7577352 NumContArr: cb5348cb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 172aabc1d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2328.027 ; gain = 5.582 ; free physical = 17979 ; free virtual = 30773

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 172aabc1d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2333.016 ; gain = 10.570 ; free physical = 17948 ; free virtual = 30741

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 172aabc1d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2333.016 ; gain = 10.570 ; free physical = 17948 ; free virtual = 30741
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12e6aa954

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2362.070 ; gain = 39.625 ; free physical = 17938 ; free virtual = 30731
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.200 | TNS=0.000  | WHS=-0.172 | THS=-25.754|

Phase 2 Router Initialization | Checksum: 196b0c1fb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2362.070 ; gain = 39.625 ; free physical = 17937 ; free virtual = 30731

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 90e5dfd1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2362.070 ; gain = 39.625 ; free physical = 17938 ; free virtual = 30731

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.915 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: a205d76d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2362.070 ; gain = 39.625 ; free physical = 17938 ; free virtual = 30732

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.915 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d96ff971

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2362.070 ; gain = 39.625 ; free physical = 17938 ; free virtual = 30732
Phase 4 Rip-up And Reroute | Checksum: 1d96ff971

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2362.070 ; gain = 39.625 ; free physical = 17938 ; free virtual = 30732

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d96ff971

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2362.070 ; gain = 39.625 ; free physical = 17938 ; free virtual = 30732

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d96ff971

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2362.070 ; gain = 39.625 ; free physical = 17938 ; free virtual = 30732
Phase 5 Delay and Skew Optimization | Checksum: 1d96ff971

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2362.070 ; gain = 39.625 ; free physical = 17938 ; free virtual = 30732

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1678d6ef9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2362.070 ; gain = 39.625 ; free physical = 17938 ; free virtual = 30732
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.929 | TNS=0.000  | WHS=0.065  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1678d6ef9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2362.070 ; gain = 39.625 ; free physical = 17938 ; free virtual = 30732
Phase 6 Post Hold Fix | Checksum: 1678d6ef9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2362.070 ; gain = 39.625 ; free physical = 17938 ; free virtual = 30732

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.301439 %
  Global Horizontal Routing Utilization  = 0.359111 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e1e79728

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2362.070 ; gain = 39.625 ; free physical = 17938 ; free virtual = 30731

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e1e79728

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2362.070 ; gain = 39.625 ; free physical = 17937 ; free virtual = 30731

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 174d4157d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2362.070 ; gain = 39.625 ; free physical = 17937 ; free virtual = 30731

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.929 | TNS=0.000  | WHS=0.065  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 174d4157d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2362.070 ; gain = 39.625 ; free physical = 17937 ; free virtual = 30731
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2362.070 ; gain = 39.625 ; free physical = 17971 ; free virtual = 30765

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2362.070 ; gain = 39.625 ; free physical = 17971 ; free virtual = 30765
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2362.070 ; gain = 0.000 ; free physical = 17965 ; free virtual = 30764
INFO: [Common 17-1381] The checkpoint '/home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/justin/vivado/driver_alert_system_zedboard/driver_alert_system_zedboard.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jun 14 21:30:01 2018. For additional details about this file, please refer to the WebTalk help file at /home/justin/software/vivado/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:02:22 . Memory (MB): peak = 2704.414 ; gain = 237.258 ; free physical = 17894 ; free virtual = 30702
INFO: [Common 17-206] Exiting Vivado at Thu Jun 14 21:30:01 2018...
