--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Software\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 3 -n 3 -fastpaths -xml PS2KB_to_VGA.twx PS2KB_to_VGA.ncd -o
PS2KB_to_VGA.twr PS2KB_to_VGA.pcf -ucf PS2KB_to_VGA.ucf

Design file:              PS2KB_to_VGA.ncd
Physical constraint file: PS2KB_to_VGA.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50M
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
mask<8>     |    2.354(R)|      SLOW  |   -1.577(R)|      FAST  |clk_50M_BUFGP     |   0.000|
mask<9>     |    1.410(R)|      SLOW  |   -0.762(R)|      SLOW  |clk_50M_BUFGP     |   0.000|
mask<10>    |    1.582(R)|      SLOW  |   -0.923(R)|      SLOW  |clk_50M_BUFGP     |   0.000|
mask<11>    |    1.570(R)|      SLOW  |   -0.913(R)|      SLOW  |clk_50M_BUFGP     |   0.000|
mask<12>    |    1.872(R)|      SLOW  |   -1.166(R)|      FAST  |clk_50M_BUFGP     |   0.000|
mask<13>    |    3.451(R)|      SLOW  |   -2.109(R)|      FAST  |clk_50M_BUFGP     |   0.000|
mask<14>    |    4.044(R)|      SLOW  |   -2.478(R)|      FAST  |clk_50M_BUFGP     |   0.000|
mask<15>    |    1.581(R)|      SLOW  |   -0.929(R)|      SLOW  |clk_50M_BUFGP     |   0.000|
rst         |   11.005(R)|      SLOW  |   -2.895(R)|      FAST  |clk_50M_BUFGP     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50M        |   13.368|    5.233|    6.064|         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jul 31 22:23:29 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 373 MB



