INFO-FLOW: Workspace C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1 opened at Thu Jan 02 15:32:53 +0300 2020
Execute     config_clock -quiet -name default -period 6 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
Execute     config_clock -quiet -name default -uncertainty 0.1 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/artix7 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/artix7.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.135 sec.
Command     ap_source done; 0.135 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xa7a12t-csg325-1Q 
Execute       ap_part_info -name xa7a12t-csg325-1Q -data single -quiet 
Command       ap_part_info done; 0.49 sec.
Execute       ap_part_info -name xa7a12t-csg325-1Q -data info 
Execute       add_library xilinx/artix7/artix7:xa7a12t:-csg325:-1Q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/artix7 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/artix7.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -data single -name xa7a12t-csg325-1Q 
Execute         ap_part_info -name xa7a12t-csg325-1Q -data resources 
Execute         ap_part_info -name xa7a12t-csg325-1Q -data info 
Execute         ap_part_info -name xa7a12t-csg325-1Q -data info 
Execute         config_chip_info -quiet -resource {SLICE 3650} {LUT 8000} {FF 16000} {DSP48E 40} {BRAM 40} {URAM 0} 
Execute         ap_part_info -name xa7a12t-csg325-1Q -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.2 sec.
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/artix7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xa7a12t-csg325-1Q'
Execute       ap_part_info -name xa7a12t-csg325-1Q -data info 
Execute       get_default_platform 
Command     set_part done; 0.809 sec.
Execute     ap_part_info -data single -name xa7a12t-csg325-1Q 
Execute     ap_part_info -name xa7a12t-csg325-1Q -data resources 
Execute     ap_part_info -name xa7a12t-csg325-1Q -data info 
Execute     ap_part_info -name xa7a12t-csg325-1Q -data info 
Execute     config_chip_info -quiet -resource {SLICE 3650} {LUT 8000} {FF 16000} {DSP48E 40} {BRAM 40} {URAM 0} 
Execute     ap_part_info -name xa7a12t-csg325-1Q -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.006 sec.
Execute   set_part xa7a12tcsg325-1Q -tool vivado 
Execute     ap_part_info -name xa7a12tcsg325-1Q -data single -quiet 
Execute     ap_part_info -name xa7a12tcsg325-1Q -data info 
Execute     add_library xilinx/artix7/artix7:xa7a12t:-csg325:-1Q 
Execute       get_default_platform 
Execute       license_isbetapart xa7a12t 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/artix7 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/artix7.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.129 sec.
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -data single -name xa7a12t-csg325-1Q 
Execute       ap_part_info -name xa7a12t-csg325-1Q -data resources 
Execute       ap_part_info -name xa7a12t-csg325-1Q -data info 
Execute       ap_part_info -name xa7a12t-csg325-1Q -data info 
Execute       config_chip_info -quiet -resource {SLICE 3650} {LUT 8000} {FF 16000} {DSP48E 40} {BRAM 40} {URAM 0} 
Execute       ap_part_info -name xa7a12t-csg325-1Q -data info 
Execute       config_chip_info -quiet -speed slow 
Command     add_library done; 0.157 sec.
Execute     add_library xilinx/artix7/artix7_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/artix7_fpv6 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xa7a12t-csg325-1Q -data info 
Execute     get_default_platform 
Command   set_part done; 0.245 sec.
Execute   create_clock -period 6 -name default 
Execute     config_clock -quiet -name default -period 6 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
Execute   config_export -format ip_catalog -rtl verilog 
Execute   set_clock_uncertainty 0.1 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '../../../../Desktop/SPBGPU_Mag/Antonov/lab_2/lab2_z1/source/lab2_1.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../../../../Desktop/SPBGPU_Mag/Antonov/lab_2/lab2_z1/source/lab2_1.c as C
Execute       ap_part_info -name xa7a12t-csg325-1Q -data info 
Execute       is_encrypted ../../../../Desktop/SPBGPU_Mag/Antonov/lab_2/lab2_z1/source/lab2_1.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "../../../../Desktop/SPBGPU_Mag/Antonov/lab_2/lab2_z1/source/lab2_1.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/lab2_1.pp.0.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E ../../../../Desktop/SPBGPU_Mag/Antonov/lab_2/lab2_z1/source/lab2_1.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/lab2_1.pp.0.c
Command       clang done; 1.315 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/lab2_1.pp.0.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/lab2_1.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/lab2_1.pp.0.c  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/lab2_1.pp.0.c"  -o "C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/lab2_1.pp.0.c -o C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/useless.bc
Command       clang done; 1.283 sec.
INFO-FLOW: Done: GCC PP time: 2.6 seconds per iteration
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/lab2_1.pp.0.c std=gnu89 -directive=C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/lab2_1.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/lab2_1.pp.0.c std=gnu89 -directive=C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/lab2_1.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.lab2_1.pp.0.c.diag.yml C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/lab2_1.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.lab2_1.pp.0.c.out.log 2> C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.lab2_1.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/lab2_1.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/tidy-3.1.lab2_1.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/lab2_1.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/tidy-3.1.lab2_1.pp.0.c.out.log 2> C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/tidy-3.1.lab2_1.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/lab2_1.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/xilinx-legacy-rewriter.lab2_1.pp.0.c.out.log 2> C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab2_1/solution1/.autopilot/db/xilinx-legacy-rewriter.lab2_1.pp.0.c.err.log 
