Analysis & Synthesis report for sdram_ov7670_vga
Mon Sep 12 09:02:46 2016
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read
 11. State Machine - |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write
 12. State Machine - |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r
 13. State Machine - |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r
 14. State Machine - |sdram_ov7670_vga|reg_config:reg_config_inst|config_step
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 21. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated
 22. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p
 23. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p
 24. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram
 25. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp
 26. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp
 27. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp
 28. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11
 29. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:ws_dgrp
 30. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:ws_dgrp|dffpipe_pe9:dffpipe11
 31. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 32. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated
 33. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p
 34. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p
 35. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram
 36. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_d98:rs_dgwp
 37. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_d98:rs_dgwp|dffpipe_oe9:dffpipe3
 38. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp
 39. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp
 40. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 41. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4
 42. Parameter Settings for User Entity Instance: system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component
 43. Parameter Settings for User Entity Instance: system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component
 44. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001
 45. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 46. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 47. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 48. altpll Parameter Settings by Entity Instance
 49. dcfifo Parameter Settings by Entity Instance
 50. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top"
 51. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top"
 52. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top"
 53. Port Connectivity Checks: "CMOS_Capture:u_CMOS_Capture"
 54. Port Connectivity Checks: "reg_config:reg_config_inst|i2c_com:u1"
 55. Port Connectivity Checks: "reg_config:reg_config_inst"
 56. Port Connectivity Checks: "system_ctrl:u_system_ctrl|pll_64:u_pll_64"
 57. Port Connectivity Checks: "system_ctrl:u_system_ctrl"
 58. SignalTap II Logic Analyzer Settings
 59. Elapsed Time Per Partition
 60. Connections to In-System Debugging Instance "auto_signaltap_0"
 61. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Sep 12 09:02:45 2016     ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; sdram_ov7670_vga                          ;
; Top-level Entity Name              ; sdram_ov7670_vga                          ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 2,332                                     ;
;     Total combinational functions  ; 1,765                                     ;
;     Dedicated logic registers      ; 1,300                                     ;
; Total registers                    ; 1300                                      ;
; Total pins                         ; 79                                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 131,072                                   ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 2                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                                      ; sdram_ov7670_vga   ; sdram_ov7670_vga   ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Maximum processors allowed for parallel compilation                        ; 2                  ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                 ;
+------------------------------------------------+-----------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                                                                                          ; Library ;
+------------------------------------------------+-----------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../src/sdram_ov7670_vga.v                      ; yes             ; User Verilog HDL File             ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v                      ;         ;
; ../src/cmos_i2c_ov7670/reg_config.v            ; yes             ; User Verilog HDL File             ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov7670/reg_config.v            ;         ;
; ../src/cmos_i2c_ov7670/power_on_delay.v        ; yes             ; User Verilog HDL File             ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov7670/power_on_delay.v        ;         ;
; ../src/cmos_i2c_ov7670/i2c_com.v               ; yes             ; User Verilog HDL File             ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov7670/i2c_com.v               ;         ;
; ../src/system_ctrl.v                           ; yes             ; User Verilog HDL File             ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/system_ctrl.v                           ;         ;
; ../src/sdram_vga_ip/sdram_vga_top.v            ; yes             ; User Verilog HDL File             ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_vga_top.v            ;         ;
; ../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v     ; yes             ; User Verilog HDL File             ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v     ;         ;
; ../src/sdram_vga_ip/sdram_ip/rdfifo.v          ; yes             ; User Wizard-Generated File        ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/rdfifo.v          ;         ;
; ../src/sdram_vga_ip/sdram_ip/sdbank_switch.v   ; yes             ; User Verilog HDL File             ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdbank_switch.v   ;         ;
; ../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v ; yes             ; User Verilog HDL File             ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v ;         ;
; ../src/sdram_vga_ip/sdram_ip/sdram_cmd.v       ; yes             ; User Verilog HDL File             ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_cmd.v       ;         ;
; ../src/sdram_vga_ip/sdram_ip/sdram_ctrl.v      ; yes             ; User Verilog HDL File             ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v      ;         ;
; ../src/sdram_vga_ip/sdram_ip/sdram_para.v      ; yes             ; User Verilog HDL File             ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_para.v      ;         ;
; ../src/sdram_vga_ip/sdram_ip/sdram_top.v       ; yes             ; User Verilog HDL File             ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_top.v       ;         ;
; ../src/sdram_vga_ip/sdram_ip/sdram_wr_data.v   ; yes             ; User Verilog HDL File             ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_wr_data.v   ;         ;
; ../src/sdram_vga_ip/sdram_ip/wrfifo.v          ; yes             ; User Wizard-Generated File        ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/wrfifo.v          ;         ;
; ../src/sdram_vga_ip/lcd_ip/lcd_driver.v        ; yes             ; User Verilog HDL File             ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/lcd_ip/lcd_driver.v        ;         ;
; ../src/sdram_vga_ip/lcd_ip/lcd_para.v          ; yes             ; User Verilog HDL File             ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/lcd_ip/lcd_para.v          ;         ;
; ../src/sdram_vga_ip/lcd_ip/lcd_top.v           ; yes             ; User Verilog HDL File             ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/lcd_ip/lcd_top.v           ;         ;
; ../src/cmos_i2c_ov7670/CMOS_Capture.v          ; yes             ; User Verilog HDL File             ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov7670/CMOS_Capture.v          ;         ;
; pll_64.vhd                                     ; yes             ; User Wizard-Generated File        ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/pll_64.vhd                              ;         ;
; sdram_pll.v                                    ; yes             ; Auto-Found Wizard-Generated File  ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/sdram_pll.v                             ;         ;
; altpll.tdf                                     ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf                                                                             ;         ;
; aglobal121.inc                                 ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc                                                                         ;         ;
; stratix_pll.inc                                ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                        ;         ;
; stratixii_pll.inc                              ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                      ;         ;
; cycloneii_pll.inc                              ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                      ;         ;
; db/sdram_pll_altpll.v                          ; yes             ; Auto-Generated Megafunction       ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/sdram_pll_altpll.v                   ;         ;
; db/pll_64_altpll.v                             ; yes             ; Auto-Generated Megafunction       ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/pll_64_altpll.v                      ;         ;
; dcfifo.tdf                                     ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                             ;         ;
; lpm_counter.inc                                ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                        ;         ;
; lpm_add_sub.inc                                ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                        ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc                                                                           ;         ;
; a_graycounter.inc                              ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                      ;         ;
; a_fefifo.inc                                   ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                           ;         ;
; a_gray2bin.inc                                 ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                         ;         ;
; dffpipe.inc                                    ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/dffpipe.inc                                                                            ;         ;
; alt_sync_fifo.inc                              ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                      ;         ;
; lpm_compare.inc                                ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                        ;         ;
; altsyncram_fifo.inc                            ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                    ;         ;
; db/dcfifo_4en1.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/dcfifo_4en1.tdf                      ;         ;
; db/a_gray2bin_6ib.tdf                          ; yes             ; Auto-Generated Megafunction       ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/a_gray2bin_6ib.tdf                   ;         ;
; db/a_graycounter_577.tdf                       ; yes             ; Auto-Generated Megafunction       ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/a_graycounter_577.tdf                ;         ;
; db/a_graycounter_1lc.tdf                       ; yes             ; Auto-Generated Megafunction       ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/a_graycounter_1lc.tdf                ;         ;
; db/altsyncram_mf51.tdf                         ; yes             ; Auto-Generated Megafunction       ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/altsyncram_mf51.tdf                  ;         ;
; db/dffpipe_oe9.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/dffpipe_oe9.tdf                      ;         ;
; db/alt_synch_pipe_ud8.tdf                      ; yes             ; Auto-Generated Megafunction       ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/alt_synch_pipe_ud8.tdf               ;         ;
; db/dffpipe_pe9.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/dffpipe_pe9.tdf                      ;         ;
; db/cmpr_b66.tdf                                ; yes             ; Auto-Generated Megafunction       ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/cmpr_b66.tdf                         ;         ;
; db/mux_j28.tdf                                 ; yes             ; Auto-Generated Megafunction       ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/mux_j28.tdf                          ;         ;
; db/dcfifo_nen1.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/dcfifo_nen1.tdf                      ;         ;
; db/alt_synch_pipe_d98.tdf                      ; yes             ; Auto-Generated Megafunction       ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/alt_synch_pipe_d98.tdf               ;         ;
; db/alt_synch_pipe_vd8.tdf                      ; yes             ; Auto-Generated Megafunction       ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/alt_synch_pipe_vd8.tdf               ;         ;
; db/dffpipe_qe9.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/dffpipe_qe9.tdf                      ;         ;
; sld_signaltap.vhd                              ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                      ;         ;
; sld_signaltap_impl.vhd                         ; yes             ; Encrypted Megafunction            ; c:/altera/12.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                 ;         ;
; sld_ela_control.vhd                            ; yes             ; Encrypted Megafunction            ; c:/altera/12.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                    ;         ;
; lpm_shiftreg.tdf                               ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                       ;         ;
; lpm_constant.inc                               ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                       ;         ;
; dffeea.inc                                     ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/dffeea.inc                                                                             ;         ;
; sld_mbpmg.vhd                                  ; yes             ; Encrypted Megafunction            ; c:/altera/12.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                          ;         ;
; sld_ela_trigger_flow_mgr.vhd                   ; yes             ; Encrypted Megafunction            ; c:/altera/12.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                           ;         ;
; sld_buffer_manager.vhd                         ; yes             ; Encrypted Megafunction            ; c:/altera/12.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                 ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                         ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                  ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                            ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                         ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                          ;         ;
; altrom.inc                                     ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/altrom.inc                                                                             ;         ;
; altram.inc                                     ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/altram.inc                                                                             ;         ;
; db/altsyncram_c124.tdf                         ; yes             ; Auto-Generated Megafunction       ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/altsyncram_c124.tdf                  ;         ;
; altdpram.tdf                                   ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.tdf                                                                           ;         ;
; memmodes.inc                                   ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                         ;         ;
; a_hdffe.inc                                    ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                            ;         ;
; alt_le_rden_reg.inc                            ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                    ;         ;
; altsyncram.inc                                 ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.inc                                                                         ;         ;
; lpm_mux.tdf                                    ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                            ;         ;
; muxlut.inc                                     ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/muxlut.inc                                                                             ;         ;
; bypassff.inc                                   ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/bypassff.inc                                                                           ;         ;
; altshift.inc                                   ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/altshift.inc                                                                           ;         ;
; db/mux_tsc.tdf                                 ; yes             ; Auto-Generated Megafunction       ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/mux_tsc.tdf                          ;         ;
; lpm_decode.tdf                                 ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                         ;         ;
; declut.inc                                     ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/declut.inc                                                                             ;         ;
; db/decode_dvf.tdf                              ; yes             ; Auto-Generated Megafunction       ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/decode_dvf.tdf                       ;         ;
; lpm_counter.tdf                                ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                        ;         ;
; cmpconst.inc                                   ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/cmpconst.inc                                                                           ;         ;
; alt_counter_stratix.inc                        ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                ;         ;
; db/cntr_jgi.tdf                                ; yes             ; Auto-Generated Megafunction       ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/cntr_jgi.tdf                         ;         ;
; db/cmpr_rgc.tdf                                ; yes             ; Auto-Generated Megafunction       ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/cmpr_rgc.tdf                         ;         ;
; db/cntr_m9j.tdf                                ; yes             ; Auto-Generated Megafunction       ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/cntr_m9j.tdf                         ;         ;
; db/cntr_ggi.tdf                                ; yes             ; Auto-Generated Megafunction       ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/cntr_ggi.tdf                         ;         ;
; db/cntr_23j.tdf                                ; yes             ; Auto-Generated Megafunction       ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/cntr_23j.tdf                         ;         ;
; db/cmpr_ngc.tdf                                ; yes             ; Auto-Generated Megafunction       ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/cmpr_ngc.tdf                         ;         ;
; sld_rom_sr.vhd                                 ; yes             ; Encrypted Megafunction            ; c:/altera/12.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                         ;         ;
; sld_hub.vhd                                    ; yes             ; Encrypted Megafunction            ; c:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                            ;         ;
; sld_jtag_hub.vhd                               ; yes             ; Encrypted Megafunction            ; c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                       ;         ;
+------------------------------------------------+-----------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 2,332  ;
;                                             ;        ;
; Total combinational functions               ; 1765   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 966    ;
;     -- 3 input functions                    ; 357    ;
;     -- <=2 input functions                  ; 442    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 1495   ;
;     -- arithmetic mode                      ; 270    ;
;                                             ;        ;
; Total registers                             ; 1300   ;
;     -- Dedicated logic registers            ; 1300   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 79     ;
; Total memory bits                           ; 131072 ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Total PLLs                                  ; 2      ;
;     -- PLLs                                 ; 2      ;
;                                             ;        ;
; Maximum fan-out                             ; 492    ;
; Total fan-out                               ; 11805  ;
; Average fan-out                             ; 3.57   ;
+---------------------------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sdram_ov7670_vga                                                                                       ; 1765 (2)          ; 1300 (0)     ; 131072      ; 0            ; 0       ; 0         ; 79   ; 0            ; |sdram_ov7670_vga                                                                                                                                                                                                                                                                                                                                      ;              ;
;    |CMOS_Capture:u_CMOS_Capture|                                                                        ; 21 (21)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|CMOS_Capture:u_CMOS_Capture                                                                                                                                                                                                                                                                                                          ;              ;
;    |power_on_delay:power_on_delay_inst|                                                                 ; 52 (52)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|power_on_delay:power_on_delay_inst                                                                                                                                                                                                                                                                                                   ;              ;
;    |reg_config:reg_config_inst|                                                                         ; 640 (602)         ; 97 (88)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|reg_config:reg_config_inst                                                                                                                                                                                                                                                                                                           ;              ;
;       |i2c_com:u1|                                                                                      ; 38 (38)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|reg_config:reg_config_inst|i2c_com:u1                                                                                                                                                                                                                                                                                                ;              ;
;    |sdram_vga_top:u_sdram_vga_top|                                                                      ; 512 (0)           ; 369 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top                                                                                                                                                                                                                                                                                                        ;              ;
;       |lcd_top:u_lcd_top|                                                                               ; 63 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top                                                                                                                                                                                                                                                                                      ;              ;
;          |lcd_driver:u_lcd_driver|                                                                      ; 63 (63)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver                                                                                                                                                                                                                                                              ;              ;
;       |sdbank_switch:u_sdbank_switch|                                                                   ; 13 (13)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch                                                                                                                                                                                                                                                                          ;              ;
;       |sdram_2fifo_top:u_sdram_2fifo_top|                                                               ; 436 (0)           ; 331 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top                                                                                                                                                                                                                                                                      ;              ;
;          |dcfifo_ctrl:u_dcfifo_ctrl|                                                                    ; 266 (63)          ; 221 (41)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl                                                                                                                                                                                                                                            ;              ;
;             |rdfifo:u_rdfifo|                                                                           ; 101 (0)           ; 90 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo                                                                                                                                                                                                                            ;              ;
;                |dcfifo:dcfifo_component|                                                                ; 101 (0)           ; 90 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                                                                                                                                                    ;              ;
;                   |dcfifo_nen1:auto_generated|                                                          ; 101 (18)          ; 90 (34)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated                                                                                                                                                                         ;              ;
;                      |a_gray2bin_6ib:wrptr_g_gray2bin|                                                  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                                                                                                                                         ;              ;
;                      |a_gray2bin_6ib:ws_dgrp_gray2bin|                                                  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                                                                                                                                         ;              ;
;                      |a_graycounter_1lc:wrptr_g1p|                                                      ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                             ;              ;
;                      |a_graycounter_577:rdptr_g1p|                                                      ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                             ;              ;
;                      |alt_synch_pipe_vd8:ws_dgrp|                                                       ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                                                                                                                                              ;              ;
;                         |dffpipe_qe9:dffpipe4|                                                          ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4                                                                                                                         ;              ;
;                      |altsyncram_mf51:fifo_ram|                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram                                                                                                                                                ;              ;
;                      |dffpipe_oe9:ws_brp|                                                               ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                      ;              ;
;                      |dffpipe_oe9:ws_bwp|                                                               ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                      ;              ;
;                      |mux_j28:rdemp_eq_comp_lsb_mux|                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                           ;              ;
;                      |mux_j28:rdemp_eq_comp_msb_mux|                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                           ;              ;
;                      |mux_j28:wrfull_eq_comp_lsb_mux|                                                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                          ;              ;
;                      |mux_j28:wrfull_eq_comp_msb_mux|                                                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                          ;              ;
;             |wrfifo:u_wrfifo|                                                                           ; 102 (0)           ; 90 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo                                                                                                                                                                                                                            ;              ;
;                |dcfifo:dcfifo_component|                                                                ; 102 (0)           ; 90 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                                                                                                                                                    ;              ;
;                   |dcfifo_4en1:auto_generated|                                                          ; 102 (16)          ; 90 (34)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated                                                                                                                                                                         ;              ;
;                      |a_gray2bin_6ib:rdptr_g_gray2bin|                                                  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                                                                                                                                         ;              ;
;                      |a_gray2bin_6ib:rs_dgwp_gray2bin|                                                  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                                                                                                                                         ;              ;
;                      |a_graycounter_1lc:wrptr_g1p|                                                      ; 21 (21)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                             ;              ;
;                      |a_graycounter_577:rdptr_g1p|                                                      ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                             ;              ;
;                      |alt_synch_pipe_ud8:rs_dgwp|                                                       ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp                                                                                                                                              ;              ;
;                         |dffpipe_pe9:dffpipe11|                                                         ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11                                                                                                                        ;              ;
;                      |altsyncram_mf51:fifo_ram|                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram                                                                                                                                                ;              ;
;                      |dffpipe_oe9:rs_brp|                                                               ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                      ;              ;
;                      |dffpipe_oe9:rs_bwp|                                                               ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                      ;              ;
;                      |mux_j28:rdemp_eq_comp_lsb_mux|                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                           ;              ;
;                      |mux_j28:rdemp_eq_comp_msb_mux|                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                           ;              ;
;                      |mux_j28:wrfull_eq_comp_lsb_mux|                                                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                          ;              ;
;                      |mux_j28:wrfull_eq_comp_msb_mux|                                                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                          ;              ;
;          |sdram_top:u_sdramtop|                                                                         ; 170 (0)           ; 110 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop                                                                                                                                                                                                                                                 ;              ;
;             |sdram_cmd:module_002|                                                                      ; 55 (55)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002                                                                                                                                                                                                                            ;              ;
;             |sdram_ctrl:module_001|                                                                     ; 111 (111)         ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001                                                                                                                                                                                                                           ;              ;
;             |sdram_wr_data:module_003|                                                                  ; 4 (4)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003                                                                                                                                                                                                                        ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 143 (1)           ; 94 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 142 (104)         ; 94 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 360 (1)           ; 643 (56)     ; 114688      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 359 (0)           ; 587 (0)      ; 114688      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 359 (19)          ; 587 (148)    ; 114688      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 27 (0)            ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ;              ;
;                |lpm_mux:mux|                                                                            ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                   |mux_tsc:auto_generated|                                                              ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                        ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 114688      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;                |altsyncram_c124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 114688      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated                                                                                                                                           ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 94 (94)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;             |sld_ela_control:ela_control|                                                               ; 67 (1)            ; 156 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 56 (0)            ; 140 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 84 (84)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 56 (0)            ; 56 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 10 (10)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 116 (9)           ; 101 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                   |cntr_jgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated                                                       ;              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                   |cntr_m9j:auto_generated|                                                             ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                   |cntr_ggi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                      ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 28 (28)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
;    |system_ctrl:u_system_ctrl|                                                                          ; 35 (7)            ; 25 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl                                                                                                                                                                                                                                                                                                            ;              ;
;       |pll_64:u_pll_64|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl|pll_64:u_pll_64                                                                                                                                                                                                                                                                                            ;              ;
;          |altpll:altpll_component|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component                                                                                                                                                                                                                                                                    ;              ;
;             |pll_64_altpll:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component|pll_64_altpll:auto_generated                                                                                                                                                                                                                                       ;              ;
;       |sdram_pll:u_sdram_pll|                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll                                                                                                                                                                                                                                                                                      ;              ;
;          |altpll:altpll_component|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component                                                                                                                                                                                                                                                              ;              ;
;             |sdram_pll_altpll:auto_generated|                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated                                                                                                                                                                                                                              ;              ;
;       |system_delay:u_system_delay|                                                                     ; 28 (28)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl|system_delay:u_system_delay                                                                                                                                                                                                                                                                                ;              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 28           ; 4096         ; 28           ; 114688 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                             ; IP Include File                                                                                                              ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/rdfifo.v ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/wrfifo.v ;
; Altera ; ALTPLL       ; 11.0    ; N/A          ; N/A          ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl|pll_64:u_pll_64                                                                 ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/pll_64.vhd                     ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll                                                           ; E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/sdram_pll.v                    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read ;
+----------------+----------------+----------------+----------------+----------------+---------------------+
; Name           ; state_read.011 ; state_read.010 ; state_read.001 ; state_read.000 ; state_read.100      ;
+----------------+----------------+----------------+----------------+----------------+---------------------+
; state_read.000 ; 0              ; 0              ; 0              ; 0              ; 0                   ;
; state_read.001 ; 0              ; 0              ; 1              ; 1              ; 0                   ;
; state_read.010 ; 0              ; 1              ; 0              ; 1              ; 0                   ;
; state_read.011 ; 1              ; 0              ; 0              ; 1              ; 0                   ;
; state_read.100 ; 0              ; 0              ; 0              ; 1              ; 1                   ;
+----------------+----------------+----------------+----------------+----------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; state_write.011 ; state_write.010 ; state_write.001 ; state_write.000 ; state_write.100 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; state_write.000 ; 0               ; 0               ; 0               ; 0               ; 0               ;
; state_write.001 ; 0               ; 0               ; 1               ; 1               ; 0               ;
; state_write.010 ; 0               ; 1               ; 0               ; 1               ; 0               ;
; state_write.011 ; 1               ; 0               ; 0               ; 1               ; 0               ;
; state_write.100 ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r                                                                                                         ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; work_state_r.1011 ; work_state_r.1010 ; work_state_r.1001 ; work_state_r.1000 ; work_state_r.0111 ; work_state_r.0110 ; work_state_r.0101 ; work_state_r.0100 ; work_state_r.0011 ; work_state_r.0010 ; work_state_r.0001 ; work_state_r.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; work_state_r.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; work_state_r.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; work_state_r.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; work_state_r.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0110 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0111 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1001 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1010 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1011 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r                                                                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; init_state_r.1001 ; init_state_r.1000 ; init_state_r.0111 ; init_state_r.0110 ; init_state_r.0101 ; init_state_r.0100 ; init_state_r.0011 ; init_state_r.0010 ; init_state_r.0001 ; init_state_r.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; init_state_r.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; init_state_r.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; init_state_r.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; init_state_r.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0110 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0111 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.1000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.1001 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |sdram_ov7670_vga|reg_config:reg_config_inst|config_step           ;
+----------------+----------------+----------------+----------------+----------------+
; Name           ; config_step.11 ; config_step.10 ; config_step.01 ; config_step.00 ;
+----------------+----------------+----------------+----------------+----------------+
; config_step.00 ; 0              ; 0              ; 0              ; 0              ;
; config_step.01 ; 0              ; 0              ; 1              ; 1              ;
; config_step.10 ; 0              ; 1              ; 0              ; 1              ;
; config_step.11 ; 1              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                              ; Reason for Removal                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system_ctrl:u_system_ctrl|rst_nr1                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; system_ctrl:u_system_ctrl|rst_nr2                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll_lock_sync                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[9] ; Lost fanout                                                                                                                                                                                         ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[9] ; Lost fanout                                                                                                                                                                                         ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[9] ; Lost fanout                                                                                                                                                                                         ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[9] ; Lost fanout                                                                                                                                                                                         ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[0..6]                                                                               ; Merged with sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[7]                                                                               ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[0..6]                                                                               ; Merged with sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[7]                                                                               ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[1]                                                                                                                     ; Merged with sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                  ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[1]                                                                                                                     ; Merged with sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                  ;
; reg_config:reg_config_inst|i2c_data[23..26,31]                                                                                                                                             ; Merged with reg_config:reg_config_inst|i2c_data[14]                                                                                                                                                 ;
; reg_config:reg_config_inst|i2c_data[28..30]                                                                                                                                                ; Merged with reg_config:reg_config_inst|i2c_data[27]                                                                                                                                                 ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[7]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[7]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; power_on_delay:power_on_delay_inst|cnt1[0..18]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; reg_config:reg_config_inst|i2c_data[14]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; reg_config:reg_config_inst|i2c_data[27]                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read~2                                                                                                                   ; Lost fanout                                                                                                                                                                                         ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read~3                                                                                                                   ; Lost fanout                                                                                                                                                                                         ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write~2                                                                                                                  ; Lost fanout                                                                                                                                                                                         ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write~3                                                                                                                  ; Lost fanout                                                                                                                                                                                         ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~4                                                                  ; Lost fanout                                                                                                                                                                                         ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~5                                                                  ; Lost fanout                                                                                                                                                                                         ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~6                                                                  ; Lost fanout                                                                                                                                                                                         ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~7                                                                  ; Lost fanout                                                                                                                                                                                         ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~5                                                                  ; Lost fanout                                                                                                                                                                                         ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~6                                                                  ; Lost fanout                                                                                                                                                                                         ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~7                                                                  ; Lost fanout                                                                                                                                                                                         ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~8                                                                  ; Lost fanout                                                                                                                                                                                         ;
; reg_config:reg_config_inst|config_step~6                                                                                                                                                   ; Lost fanout                                                                                                                                                                                         ;
; reg_config:reg_config_inst|config_step~7                                                                                                                                                   ; Lost fanout                                                                                                                                                                                         ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0110                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 69                                                                                                                                                     ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10]    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11]    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; Total Number of Removed Registers = 25                                                                                                                                                     ;                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                            ;
+-----------------------------------+---------------------------+----------------------------------------+
; Register name                     ; Reason for Removal        ; Registers Removed due to This Register ;
+-----------------------------------+---------------------------+----------------------------------------+
; system_ctrl:u_system_ctrl|rst_nr1 ; Stuck at VCC              ; system_ctrl:u_system_ctrl|rst_nr2      ;
;                                   ; due to stuck port data_in ;                                        ;
+-----------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1300  ;
; Number of registers using Synchronous Clear  ; 138   ;
; Number of registers using Synchronous Load   ; 56    ;
; Number of registers using Asynchronous Clear ; 770   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 682   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                   ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2]                                                                                                                                                  ; 13      ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3]                                                                                                                                                  ; 15      ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4]                                                                                                                                                  ; 7       ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5]                                                                                                                                                  ; 7       ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1]                                                                                                                                                  ; 12      ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0]                                                                                                                                                  ; 14      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]                                                                            ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]                                                                            ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]                                                                            ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]                                                                            ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]                                                                             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]                                                                          ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                          ; 1       ;
; reg_config:reg_config_inst|i2c_com:u1|sclk                                                                                                                                                          ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0 ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                              ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4    ; 4       ;
; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; 2       ;
; reg_config:reg_config_inst|i2c_com:u1|reg_sdat                                                                                                                                                      ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0 ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4    ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                       ; 1       ;
; Total number of inverted registers = 56                                                                                                                                                             ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sdram_ov7670_vga|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sdram_ov7670_vga|power_on_delay:power_on_delay_inst|cnt2[15]                                                                                                                         ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |sdram_ov7670_vga|power_on_delay:power_on_delay_inst|cnt3[15]                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sdram_ov7670_vga|reg_config:reg_config_inst|reg_index[6]                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sdram_ov7670_vga|reg_config:reg_config_inst|on_counter[1]                                                                                                                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sdram_ov7670_vga|reg_config:reg_config_inst|off_counter[0]                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |sdram_ov7670_vga|reg_config:reg_config_inst|i2c_data[27]                                                                                                                             ;
; 5:1                ; 22 bits   ; 66 LEs        ; 0 LEs                ; 66 LEs                 ; Yes        ; |sdram_ov7670_vga|reg_config:reg_config_inst|i2c_data[8]                                                                                                                              ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |sdram_ov7670_vga|reg_config:reg_config_inst|reg_index[3]                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sdram_ov7670_vga|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2]                                                                                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]                                            ;
; 20:1               ; 5 bits    ; 65 LEs        ; 20 LEs               ; 45 LEs                 ; Yes        ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                           ;
; 32:1               ; 2 bits    ; 42 LEs        ; 8 LEs                ; 34 LEs                 ; Yes        ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]                                             ;
; 34:1               ; 7 bits    ; 154 LEs       ; 56 LEs               ; 98 LEs                 ; Yes        ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |sdram_ov7670_vga|reg_config:reg_config_inst|config_step                                                                                                                              ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |sdram_ov7670_vga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sdram_ov7670_vga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |sdram_ov7670_vga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sdram_ov7670_vga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |sdram_ov7670_vga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |sdram_ov7670_vga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |sdram_ov7670_vga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                  ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |sdram_ov7670_vga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |sdram_ov7670_vga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                           ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                      ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                      ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                       ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                      ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                       ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:ws_dgrp|dffpipe_pe9:dffpipe11 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                           ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                      ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_d98:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                      ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                       ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_d98:rs_dgwp|dffpipe_oe9:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                      ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                       ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component ;
+-------------------------------+-----------------------------+--------------------------------------------------------+
; Parameter Name                ; Value                       ; Type                                                   ;
+-------------------------------+-----------------------------+--------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                                                ;
; PLL_TYPE                      ; AUTO                        ; Untyped                                                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sdram_pll ; Untyped                                                ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                                                ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                                                ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                                                ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                                                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                                         ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                                                ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                                                ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                                                ;
; LOCK_HIGH                     ; 1                           ; Untyped                                                ;
; LOCK_LOW                      ; 1                           ; Untyped                                                ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                                                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                                                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                                                ;
; SKIP_VCO                      ; OFF                         ; Untyped                                                ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                                                ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                                                ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                                                ;
; BANDWIDTH                     ; 0                           ; Untyped                                                ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                                                ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                                                ;
; DOWN_SPREAD                   ; 0                           ; Untyped                                                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                                                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                                                ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                                                ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                                                ;
; CLK3_MULTIPLY_BY              ; 2                           ; Signed Integer                                         ;
; CLK2_MULTIPLY_BY              ; 2                           ; Signed Integer                                         ;
; CLK1_MULTIPLY_BY              ; 4                           ; Signed Integer                                         ;
; CLK0_MULTIPLY_BY              ; 12                          ; Signed Integer                                         ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                                                ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                                                ;
; CLK3_DIVIDE_BY                ; 1                           ; Signed Integer                                         ;
; CLK2_DIVIDE_BY                ; 1                           ; Signed Integer                                         ;
; CLK1_DIVIDE_BY                ; 25                          ; Signed Integer                                         ;
; CLK0_DIVIDE_BY                ; 25                          ; Signed Integer                                         ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK3_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK2_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                                                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                                                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                                                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                                                ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                                                ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                                                ;
; DPA_DIVIDER                   ; 0                           ; Untyped                                                ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                                                ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                                                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                                                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                                                ;
; VCO_MIN                       ; 0                           ; Untyped                                                ;
; VCO_MAX                       ; 0                           ; Untyped                                                ;
; VCO_CENTER                    ; 0                           ; Untyped                                                ;
; PFD_MIN                       ; 0                           ; Untyped                                                ;
; PFD_MAX                       ; 0                           ; Untyped                                                ;
; M_INITIAL                     ; 0                           ; Untyped                                                ;
; M                             ; 0                           ; Untyped                                                ;
; N                             ; 1                           ; Untyped                                                ;
; M2                            ; 1                           ; Untyped                                                ;
; N2                            ; 1                           ; Untyped                                                ;
; SS                            ; 1                           ; Untyped                                                ;
; C0_HIGH                       ; 0                           ; Untyped                                                ;
; C1_HIGH                       ; 0                           ; Untyped                                                ;
; C2_HIGH                       ; 0                           ; Untyped                                                ;
; C3_HIGH                       ; 0                           ; Untyped                                                ;
; C4_HIGH                       ; 0                           ; Untyped                                                ;
; C5_HIGH                       ; 0                           ; Untyped                                                ;
; C6_HIGH                       ; 0                           ; Untyped                                                ;
; C7_HIGH                       ; 0                           ; Untyped                                                ;
; C8_HIGH                       ; 0                           ; Untyped                                                ;
; C9_HIGH                       ; 0                           ; Untyped                                                ;
; C0_LOW                        ; 0                           ; Untyped                                                ;
; C1_LOW                        ; 0                           ; Untyped                                                ;
; C2_LOW                        ; 0                           ; Untyped                                                ;
; C3_LOW                        ; 0                           ; Untyped                                                ;
; C4_LOW                        ; 0                           ; Untyped                                                ;
; C5_LOW                        ; 0                           ; Untyped                                                ;
; C6_LOW                        ; 0                           ; Untyped                                                ;
; C7_LOW                        ; 0                           ; Untyped                                                ;
; C8_LOW                        ; 0                           ; Untyped                                                ;
; C9_LOW                        ; 0                           ; Untyped                                                ;
; C0_INITIAL                    ; 0                           ; Untyped                                                ;
; C1_INITIAL                    ; 0                           ; Untyped                                                ;
; C2_INITIAL                    ; 0                           ; Untyped                                                ;
; C3_INITIAL                    ; 0                           ; Untyped                                                ;
; C4_INITIAL                    ; 0                           ; Untyped                                                ;
; C5_INITIAL                    ; 0                           ; Untyped                                                ;
; C6_INITIAL                    ; 0                           ; Untyped                                                ;
; C7_INITIAL                    ; 0                           ; Untyped                                                ;
; C8_INITIAL                    ; 0                           ; Untyped                                                ;
; C9_INITIAL                    ; 0                           ; Untyped                                                ;
; C0_MODE                       ; BYPASS                      ; Untyped                                                ;
; C1_MODE                       ; BYPASS                      ; Untyped                                                ;
; C2_MODE                       ; BYPASS                      ; Untyped                                                ;
; C3_MODE                       ; BYPASS                      ; Untyped                                                ;
; C4_MODE                       ; BYPASS                      ; Untyped                                                ;
; C5_MODE                       ; BYPASS                      ; Untyped                                                ;
; C6_MODE                       ; BYPASS                      ; Untyped                                                ;
; C7_MODE                       ; BYPASS                      ; Untyped                                                ;
; C8_MODE                       ; BYPASS                      ; Untyped                                                ;
; C9_MODE                       ; BYPASS                      ; Untyped                                                ;
; C0_PH                         ; 0                           ; Untyped                                                ;
; C1_PH                         ; 0                           ; Untyped                                                ;
; C2_PH                         ; 0                           ; Untyped                                                ;
; C3_PH                         ; 0                           ; Untyped                                                ;
; C4_PH                         ; 0                           ; Untyped                                                ;
; C5_PH                         ; 0                           ; Untyped                                                ;
; C6_PH                         ; 0                           ; Untyped                                                ;
; C7_PH                         ; 0                           ; Untyped                                                ;
; C8_PH                         ; 0                           ; Untyped                                                ;
; C9_PH                         ; 0                           ; Untyped                                                ;
; L0_HIGH                       ; 1                           ; Untyped                                                ;
; L1_HIGH                       ; 1                           ; Untyped                                                ;
; G0_HIGH                       ; 1                           ; Untyped                                                ;
; G1_HIGH                       ; 1                           ; Untyped                                                ;
; G2_HIGH                       ; 1                           ; Untyped                                                ;
; G3_HIGH                       ; 1                           ; Untyped                                                ;
; E0_HIGH                       ; 1                           ; Untyped                                                ;
; E1_HIGH                       ; 1                           ; Untyped                                                ;
; E2_HIGH                       ; 1                           ; Untyped                                                ;
; E3_HIGH                       ; 1                           ; Untyped                                                ;
; L0_LOW                        ; 1                           ; Untyped                                                ;
; L1_LOW                        ; 1                           ; Untyped                                                ;
; G0_LOW                        ; 1                           ; Untyped                                                ;
; G1_LOW                        ; 1                           ; Untyped                                                ;
; G2_LOW                        ; 1                           ; Untyped                                                ;
; G3_LOW                        ; 1                           ; Untyped                                                ;
; E0_LOW                        ; 1                           ; Untyped                                                ;
; E1_LOW                        ; 1                           ; Untyped                                                ;
; E2_LOW                        ; 1                           ; Untyped                                                ;
; E3_LOW                        ; 1                           ; Untyped                                                ;
; L0_INITIAL                    ; 1                           ; Untyped                                                ;
; L1_INITIAL                    ; 1                           ; Untyped                                                ;
; G0_INITIAL                    ; 1                           ; Untyped                                                ;
; G1_INITIAL                    ; 1                           ; Untyped                                                ;
; G2_INITIAL                    ; 1                           ; Untyped                                                ;
; G3_INITIAL                    ; 1                           ; Untyped                                                ;
; E0_INITIAL                    ; 1                           ; Untyped                                                ;
; E1_INITIAL                    ; 1                           ; Untyped                                                ;
; E2_INITIAL                    ; 1                           ; Untyped                                                ;
; E3_INITIAL                    ; 1                           ; Untyped                                                ;
; L0_MODE                       ; BYPASS                      ; Untyped                                                ;
; L1_MODE                       ; BYPASS                      ; Untyped                                                ;
; G0_MODE                       ; BYPASS                      ; Untyped                                                ;
; G1_MODE                       ; BYPASS                      ; Untyped                                                ;
; G2_MODE                       ; BYPASS                      ; Untyped                                                ;
; G3_MODE                       ; BYPASS                      ; Untyped                                                ;
; E0_MODE                       ; BYPASS                      ; Untyped                                                ;
; E1_MODE                       ; BYPASS                      ; Untyped                                                ;
; E2_MODE                       ; BYPASS                      ; Untyped                                                ;
; E3_MODE                       ; BYPASS                      ; Untyped                                                ;
; L0_PH                         ; 0                           ; Untyped                                                ;
; L1_PH                         ; 0                           ; Untyped                                                ;
; G0_PH                         ; 0                           ; Untyped                                                ;
; G1_PH                         ; 0                           ; Untyped                                                ;
; G2_PH                         ; 0                           ; Untyped                                                ;
; G3_PH                         ; 0                           ; Untyped                                                ;
; E0_PH                         ; 0                           ; Untyped                                                ;
; E1_PH                         ; 0                           ; Untyped                                                ;
; E2_PH                         ; 0                           ; Untyped                                                ;
; E3_PH                         ; 0                           ; Untyped                                                ;
; M_PH                          ; 0                           ; Untyped                                                ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; CLK0_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK1_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK2_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK3_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK4_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK5_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK6_COUNTER                  ; E0                          ; Untyped                                                ;
; CLK7_COUNTER                  ; E1                          ; Untyped                                                ;
; CLK8_COUNTER                  ; E2                          ; Untyped                                                ;
; CLK9_COUNTER                  ; E3                          ; Untyped                                                ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; M_TIME_DELAY                  ; 0                           ; Untyped                                                ;
; N_TIME_DELAY                  ; 0                           ; Untyped                                                ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                                                ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                                                ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                                                ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                                                ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                                                ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                                                ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                                                ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                                                ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                                                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                                                ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                                                ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                                                ;
; VCO_POST_SCALE                ; 0                           ; Untyped                                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                                                ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK2                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK3                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                                                ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                                                ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                                                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                                                ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                                                ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; CBXI_PARAMETER                ; sdram_pll_altpll            ; Untyped                                                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                                                ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                                                ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                                                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                                                ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                                                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                                                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                                                ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                                         ;
+-------------------------------+-----------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component ;
+-------------------------------+--------------------------+-----------------------------------------------------+
; Parameter Name                ; Value                    ; Type                                                ;
+-------------------------------+--------------------------+-----------------------------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                                             ;
; PLL_TYPE                      ; AUTO                     ; Untyped                                             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_64 ; Untyped                                             ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                                             ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                                             ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                                             ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                                             ;
; INCLK0_INPUT_FREQUENCY        ; 125000                   ; Signed Integer                                      ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                                             ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                                             ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                                             ;
; LOCK_HIGH                     ; 1                        ; Untyped                                             ;
; LOCK_LOW                      ; 1                        ; Untyped                                             ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                                             ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                                             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                                             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                                             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                                             ;
; SKIP_VCO                      ; OFF                      ; Untyped                                             ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                                             ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                                             ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                                             ;
; BANDWIDTH                     ; 0                        ; Untyped                                             ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                                             ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                                             ;
; DOWN_SPREAD                   ; 0                        ; Untyped                                             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                                             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                                             ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                                             ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                                             ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                                             ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                                             ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                                             ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                                             ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                                             ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                                             ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                                             ;
; CLK0_MULTIPLY_BY              ; 8                        ; Signed Integer                                      ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                                             ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                                             ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                                             ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                                             ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                                             ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                                             ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                                             ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                                             ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                                             ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer                                      ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                                             ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                                             ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                                             ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                                             ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                                             ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                                             ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                                             ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                                             ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                                             ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                                             ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                                             ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                                             ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                                             ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                                             ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                                             ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                                             ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                                             ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                                             ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                                             ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                                             ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                                             ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                                             ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                                             ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                                             ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                                             ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer                                      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                             ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                                             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                                             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                                             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                                             ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                                             ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                                             ;
; DPA_DIVIDER                   ; 0                        ; Untyped                                             ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                                             ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                                             ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                                             ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                                             ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                                             ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                                             ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                                             ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                                             ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                                             ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                                             ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                                             ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                                             ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                                             ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                                             ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                                             ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                                             ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                                             ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                                             ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                                             ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                                             ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                                             ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                                             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                                             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                                             ;
; VCO_MIN                       ; 0                        ; Untyped                                             ;
; VCO_MAX                       ; 0                        ; Untyped                                             ;
; VCO_CENTER                    ; 0                        ; Untyped                                             ;
; PFD_MIN                       ; 0                        ; Untyped                                             ;
; PFD_MAX                       ; 0                        ; Untyped                                             ;
; M_INITIAL                     ; 0                        ; Untyped                                             ;
; M                             ; 0                        ; Untyped                                             ;
; N                             ; 1                        ; Untyped                                             ;
; M2                            ; 1                        ; Untyped                                             ;
; N2                            ; 1                        ; Untyped                                             ;
; SS                            ; 1                        ; Untyped                                             ;
; C0_HIGH                       ; 0                        ; Untyped                                             ;
; C1_HIGH                       ; 0                        ; Untyped                                             ;
; C2_HIGH                       ; 0                        ; Untyped                                             ;
; C3_HIGH                       ; 0                        ; Untyped                                             ;
; C4_HIGH                       ; 0                        ; Untyped                                             ;
; C5_HIGH                       ; 0                        ; Untyped                                             ;
; C6_HIGH                       ; 0                        ; Untyped                                             ;
; C7_HIGH                       ; 0                        ; Untyped                                             ;
; C8_HIGH                       ; 0                        ; Untyped                                             ;
; C9_HIGH                       ; 0                        ; Untyped                                             ;
; C0_LOW                        ; 0                        ; Untyped                                             ;
; C1_LOW                        ; 0                        ; Untyped                                             ;
; C2_LOW                        ; 0                        ; Untyped                                             ;
; C3_LOW                        ; 0                        ; Untyped                                             ;
; C4_LOW                        ; 0                        ; Untyped                                             ;
; C5_LOW                        ; 0                        ; Untyped                                             ;
; C6_LOW                        ; 0                        ; Untyped                                             ;
; C7_LOW                        ; 0                        ; Untyped                                             ;
; C8_LOW                        ; 0                        ; Untyped                                             ;
; C9_LOW                        ; 0                        ; Untyped                                             ;
; C0_INITIAL                    ; 0                        ; Untyped                                             ;
; C1_INITIAL                    ; 0                        ; Untyped                                             ;
; C2_INITIAL                    ; 0                        ; Untyped                                             ;
; C3_INITIAL                    ; 0                        ; Untyped                                             ;
; C4_INITIAL                    ; 0                        ; Untyped                                             ;
; C5_INITIAL                    ; 0                        ; Untyped                                             ;
; C6_INITIAL                    ; 0                        ; Untyped                                             ;
; C7_INITIAL                    ; 0                        ; Untyped                                             ;
; C8_INITIAL                    ; 0                        ; Untyped                                             ;
; C9_INITIAL                    ; 0                        ; Untyped                                             ;
; C0_MODE                       ; BYPASS                   ; Untyped                                             ;
; C1_MODE                       ; BYPASS                   ; Untyped                                             ;
; C2_MODE                       ; BYPASS                   ; Untyped                                             ;
; C3_MODE                       ; BYPASS                   ; Untyped                                             ;
; C4_MODE                       ; BYPASS                   ; Untyped                                             ;
; C5_MODE                       ; BYPASS                   ; Untyped                                             ;
; C6_MODE                       ; BYPASS                   ; Untyped                                             ;
; C7_MODE                       ; BYPASS                   ; Untyped                                             ;
; C8_MODE                       ; BYPASS                   ; Untyped                                             ;
; C9_MODE                       ; BYPASS                   ; Untyped                                             ;
; C0_PH                         ; 0                        ; Untyped                                             ;
; C1_PH                         ; 0                        ; Untyped                                             ;
; C2_PH                         ; 0                        ; Untyped                                             ;
; C3_PH                         ; 0                        ; Untyped                                             ;
; C4_PH                         ; 0                        ; Untyped                                             ;
; C5_PH                         ; 0                        ; Untyped                                             ;
; C6_PH                         ; 0                        ; Untyped                                             ;
; C7_PH                         ; 0                        ; Untyped                                             ;
; C8_PH                         ; 0                        ; Untyped                                             ;
; C9_PH                         ; 0                        ; Untyped                                             ;
; L0_HIGH                       ; 1                        ; Untyped                                             ;
; L1_HIGH                       ; 1                        ; Untyped                                             ;
; G0_HIGH                       ; 1                        ; Untyped                                             ;
; G1_HIGH                       ; 1                        ; Untyped                                             ;
; G2_HIGH                       ; 1                        ; Untyped                                             ;
; G3_HIGH                       ; 1                        ; Untyped                                             ;
; E0_HIGH                       ; 1                        ; Untyped                                             ;
; E1_HIGH                       ; 1                        ; Untyped                                             ;
; E2_HIGH                       ; 1                        ; Untyped                                             ;
; E3_HIGH                       ; 1                        ; Untyped                                             ;
; L0_LOW                        ; 1                        ; Untyped                                             ;
; L1_LOW                        ; 1                        ; Untyped                                             ;
; G0_LOW                        ; 1                        ; Untyped                                             ;
; G1_LOW                        ; 1                        ; Untyped                                             ;
; G2_LOW                        ; 1                        ; Untyped                                             ;
; G3_LOW                        ; 1                        ; Untyped                                             ;
; E0_LOW                        ; 1                        ; Untyped                                             ;
; E1_LOW                        ; 1                        ; Untyped                                             ;
; E2_LOW                        ; 1                        ; Untyped                                             ;
; E3_LOW                        ; 1                        ; Untyped                                             ;
; L0_INITIAL                    ; 1                        ; Untyped                                             ;
; L1_INITIAL                    ; 1                        ; Untyped                                             ;
; G0_INITIAL                    ; 1                        ; Untyped                                             ;
; G1_INITIAL                    ; 1                        ; Untyped                                             ;
; G2_INITIAL                    ; 1                        ; Untyped                                             ;
; G3_INITIAL                    ; 1                        ; Untyped                                             ;
; E0_INITIAL                    ; 1                        ; Untyped                                             ;
; E1_INITIAL                    ; 1                        ; Untyped                                             ;
; E2_INITIAL                    ; 1                        ; Untyped                                             ;
; E3_INITIAL                    ; 1                        ; Untyped                                             ;
; L0_MODE                       ; BYPASS                   ; Untyped                                             ;
; L1_MODE                       ; BYPASS                   ; Untyped                                             ;
; G0_MODE                       ; BYPASS                   ; Untyped                                             ;
; G1_MODE                       ; BYPASS                   ; Untyped                                             ;
; G2_MODE                       ; BYPASS                   ; Untyped                                             ;
; G3_MODE                       ; BYPASS                   ; Untyped                                             ;
; E0_MODE                       ; BYPASS                   ; Untyped                                             ;
; E1_MODE                       ; BYPASS                   ; Untyped                                             ;
; E2_MODE                       ; BYPASS                   ; Untyped                                             ;
; E3_MODE                       ; BYPASS                   ; Untyped                                             ;
; L0_PH                         ; 0                        ; Untyped                                             ;
; L1_PH                         ; 0                        ; Untyped                                             ;
; G0_PH                         ; 0                        ; Untyped                                             ;
; G1_PH                         ; 0                        ; Untyped                                             ;
; G2_PH                         ; 0                        ; Untyped                                             ;
; G3_PH                         ; 0                        ; Untyped                                             ;
; E0_PH                         ; 0                        ; Untyped                                             ;
; E1_PH                         ; 0                        ; Untyped                                             ;
; E2_PH                         ; 0                        ; Untyped                                             ;
; E3_PH                         ; 0                        ; Untyped                                             ;
; M_PH                          ; 0                        ; Untyped                                             ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                                             ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                                             ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                                             ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                                             ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                                             ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                                             ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                                             ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                                             ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                                             ;
; CLK0_COUNTER                  ; G0                       ; Untyped                                             ;
; CLK1_COUNTER                  ; G0                       ; Untyped                                             ;
; CLK2_COUNTER                  ; G0                       ; Untyped                                             ;
; CLK3_COUNTER                  ; G0                       ; Untyped                                             ;
; CLK4_COUNTER                  ; G0                       ; Untyped                                             ;
; CLK5_COUNTER                  ; G0                       ; Untyped                                             ;
; CLK6_COUNTER                  ; E0                       ; Untyped                                             ;
; CLK7_COUNTER                  ; E1                       ; Untyped                                             ;
; CLK8_COUNTER                  ; E2                       ; Untyped                                             ;
; CLK9_COUNTER                  ; E3                       ; Untyped                                             ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                                             ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                                             ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                                             ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                                             ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                                             ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                                             ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                                             ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                                             ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                                             ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                                             ;
; M_TIME_DELAY                  ; 0                        ; Untyped                                             ;
; N_TIME_DELAY                  ; 0                        ; Untyped                                             ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                                             ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                                             ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                                             ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                                             ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                                             ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                                             ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                                             ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                                             ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                                             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                                             ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                                             ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                                             ;
; VCO_POST_SCALE                ; 0                        ; Untyped                                             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                                             ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                                             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                                             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                                             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                                             ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                                             ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                                             ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                                             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                                             ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                                             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                                             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                                             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                                             ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                                             ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                                             ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                                             ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                                             ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                                             ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                                             ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                                             ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                                             ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                                             ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                                             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                                             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                                             ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                                             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                                             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                                             ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                                             ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                                             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                                             ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                                             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                                             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                                             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                                             ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                                             ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                                             ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                                             ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                                             ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                                             ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                                             ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                                             ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                                             ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                                             ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                                             ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                                             ;
; CBXI_PARAMETER                ; pll_64_altpll            ; Untyped                                             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                                             ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                                             ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer                                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                                             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                                             ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                                             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                                             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                                             ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE                                      ;
+-------------------------------+--------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001 ;
+----------------+-----------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                       ;
+----------------+-----------+----------------------------------------------------------------------------------------------------------------------------+
; TRP_CLK        ; 000000100 ; Unsigned Binary                                                                                                            ;
; TRFC_CLK       ; 000000110 ; Unsigned Binary                                                                                                            ;
; TMRD_CLK       ; 000000110 ; Unsigned Binary                                                                                                            ;
; TRCD_CLK       ; 000000010 ; Unsigned Binary                                                                                                            ;
; TCL_CLK        ; 000000011 ; Unsigned Binary                                                                                                            ;
; TDAL_CLK       ; 000000011 ; Unsigned Binary                                                                                                            ;
+----------------+-----------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                  ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                        ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                                                        ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                                                        ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                               ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                               ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                               ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                                        ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                               ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                               ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                                               ;
; CBXI_PARAMETER          ; dcfifo_4en1  ; Untyped                                                                                                                               ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                  ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                        ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                                                        ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                                                        ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                               ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                               ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                               ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                                        ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                               ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                               ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                                               ;
; CBXI_PARAMETER          ; dcfifo_nen1  ; Untyped                                                                                                                               ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                   ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                          ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                      ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 28                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 28                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                             ; Signed Integer ;
; sld_node_crc_hiword                             ; 44602                                                                                                          ; Untyped        ;
; sld_node_crc_loword                             ; 34984                                                                                                          ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                              ; Signed Integer ;
; sld_sample_depth                                ; 4096                                                                                                           ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                           ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                           ; String         ;
; sld_state_bits                                  ; 11                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                              ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 110                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                              ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                            ;
+-------------------------------+-------------------------------------------------------------------------+
; Name                          ; Value                                                                   ;
+-------------------------------+-------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                       ;
; Entity Instance               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                  ;
;     -- PLL_TYPE               ; AUTO                                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                                       ;
; Entity Instance               ; system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component       ;
;     -- OPERATION_MODE         ; NORMAL                                                                  ;
;     -- PLL_TYPE               ; AUTO                                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 125000                                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                                       ;
+-------------------------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                 ;
; Entity Instance            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                                        ;
;     -- LPM_WIDTH           ; 16                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 512                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
; Entity Instance            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                                        ;
;     -- LPM_WIDTH           ; 16                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 512                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top"                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; lcd_en   ; Output ; Info     ; Explicitly unconnected                                                              ;
; lcd_xpos ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lcd_ypos ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top" ;
+---------------------+-------+----------+----------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                            ;
+---------------------+-------+----------+----------------------------------------------------+
; wr_length[7..0]     ; Input ; Info     ; Stuck at GND                                       ;
; wr_length[8]        ; Input ; Info     ; Stuck at VCC                                       ;
; rd_length[7..0]     ; Input ; Info     ; Stuck at GND                                       ;
; rd_length[8]        ; Input ; Info     ; Stuck at VCC                                       ;
; wr_addr[19..0]      ; Input ; Info     ; Stuck at GND                                       ;
; wr_max_addr[17..16] ; Input ; Info     ; Stuck at VCC                                       ;
; wr_max_addr[13..0]  ; Input ; Info     ; Stuck at GND                                       ;
; wr_max_addr[19]     ; Input ; Info     ; Stuck at VCC                                       ;
; wr_max_addr[18]     ; Input ; Info     ; Stuck at GND                                       ;
; wr_max_addr[15]     ; Input ; Info     ; Stuck at GND                                       ;
; wr_max_addr[14]     ; Input ; Info     ; Stuck at VCC                                       ;
; rd_addr[19..0]      ; Input ; Info     ; Stuck at GND                                       ;
; rd_max_addr[17..16] ; Input ; Info     ; Stuck at VCC                                       ;
; rd_max_addr[13..0]  ; Input ; Info     ; Stuck at GND                                       ;
; rd_max_addr[19]     ; Input ; Info     ; Stuck at VCC                                       ;
; rd_max_addr[18]     ; Input ; Info     ; Stuck at GND                                       ;
; rd_max_addr[15]     ; Input ; Info     ; Stuck at GND                                       ;
; rd_max_addr[14]     ; Input ; Info     ; Stuck at VCC                                       ;
+---------------------+-------+----------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top"                                                                                                                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_addr ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; lcd_dclk   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; lcd_sync   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; lcd_blank  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CMOS_Capture:u_CMOS_Capture"                                             ;
+---------------+---------+------------------+--------------------------------------------------------+
; Port          ; Type    ; Severity         ; Details                                                ;
+---------------+---------+------------------+--------------------------------------------------------+
; CMOS_RST_N    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; CMOS_PWDN     ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; CMOS_FPS_DATA ; Output  ; Info             ; Explicitly unconnected                                 ;
+---------------+---------+------------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_config:reg_config_inst|i2c_com:u1"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ack  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "reg_config:reg_config_inst"    ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; strobe_flash ; Output ; Info     ; Explicitly unconnected ;
; reg_index    ; Output ; Info     ; Explicitly unconnected ;
; clock_20k    ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_ctrl:u_system_ctrl|pll_64:u_pll_64"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "system_ctrl:u_system_ctrl" ;
+--------+--------+----------+--------------------------+
; Port   ; Type   ; Severity ; Details                  ;
+--------+--------+----------+--------------------------+
; rst_n  ; Input  ; Info     ; Stuck at VCC             ;
; clk_c1 ; Output ; Info     ; Explicitly unconnected   ;
+--------+--------+----------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 28                  ; 28               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:07     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                           ;
+-----------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------+---------+
; Name                                          ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                             ; Details ;
+-----------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------+---------+
; CMOS_Capture:u_CMOS_Capture|Init_Done         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; comb~0                                        ; N/A     ;
; CMOS_Capture:u_CMOS_Capture|Init_Done         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; comb~0                                        ; N/A     ;
; CMOS_DB[0]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_DB[0]                                    ; N/A     ;
; CMOS_DB[0]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_DB[0]                                    ; N/A     ;
; CMOS_DB[1]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_DB[1]                                    ; N/A     ;
; CMOS_DB[1]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_DB[1]                                    ; N/A     ;
; CMOS_DB[2]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_DB[2]                                    ; N/A     ;
; CMOS_DB[2]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_DB[2]                                    ; N/A     ;
; CMOS_DB[3]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_DB[3]                                    ; N/A     ;
; CMOS_DB[3]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_DB[3]                                    ; N/A     ;
; CMOS_DB[4]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_DB[4]                                    ; N/A     ;
; CMOS_DB[4]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_DB[4]                                    ; N/A     ;
; CMOS_DB[5]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_DB[5]                                    ; N/A     ;
; CMOS_DB[5]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_DB[5]                                    ; N/A     ;
; CMOS_DB[6]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_DB[6]                                    ; N/A     ;
; CMOS_DB[6]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_DB[6]                                    ; N/A     ;
; CMOS_DB[7]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_DB[7]                                    ; N/A     ;
; CMOS_DB[7]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_DB[7]                                    ; N/A     ;
; CMOS_PCLK                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_PCLK                                     ; N/A     ;
; power_on_delay:power_on_delay_inst|initial_en ; pre-synthesis ; connected ; Top            ; post-synthesis    ; power_on_delay:power_on_delay_inst|initial_en ; N/A     ;
; power_on_delay:power_on_delay_inst|initial_en ; pre-synthesis ; connected ; Top            ; post-synthesis    ; power_on_delay:power_on_delay_inst|initial_en ; N/A     ;
; reg_config:reg_config_inst|reg_conf_done      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; reg_config:reg_config_inst|reg_conf_done_reg  ; N/A     ;
; reg_config:reg_config_inst|reg_conf_done      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; reg_config:reg_config_inst|reg_conf_done_reg  ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_data_in[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_we          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; N/A     ;
; sdram_vga_top:u_sdram_vga_top|sys_we          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; N/A     ;
+-----------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Mon Sep 12 09:02:31 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_ov7670_vga -c sdram_ov7670_vga
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 1 design units, including 1 entities, in source file /project/an5642/verilog/ax301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v
    Info (12023): Found entity 1: sdram_ov7670_vga
Info (12021): Found 1 design units, including 1 entities, in source file /project/an5642/verilog/ax301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov7670/reg_config.v
    Info (12023): Found entity 1: reg_config
Warning (10229): Verilog HDL Expression warning at power_on_delay.v(25): truncated literal to match 18 bits
Info (12021): Found 1 design units, including 1 entities, in source file /project/an5642/verilog/ax301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov7670/power_on_delay.v
    Info (12023): Found entity 1: power_on_delay
Info (12021): Found 1 design units, including 1 entities, in source file /project/an5642/verilog/ax301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov7670/i2c_com.v
    Info (12023): Found entity 1: i2c_com
Info (12021): Found 2 design units, including 2 entities, in source file /project/an5642/verilog/ax301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/system_ctrl.v
    Info (12023): Found entity 1: system_ctrl
    Info (12023): Found entity 2: system_delay
Info (12021): Found 1 design units, including 1 entities, in source file /project/an5642/verilog/ax301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/key_down_scan.v
    Info (12023): Found entity 1: key_down_scan
Info (12021): Found 1 design units, including 1 entities, in source file /project/an5642/verilog/ax301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/alpha_control.v
    Info (12023): Found entity 1: alpha_control
Info (12021): Found 1 design units, including 1 entities, in source file /project/an5642/verilog/ax301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/seg7_lut.v
    Info (12023): Found entity 1: Seg7_lut
Info (12021): Found 1 design units, including 1 entities, in source file /project/an5642/verilog/ax301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_vga_top.v
    Info (12023): Found entity 1: sdram_vga_top
Info (12021): Found 1 design units, including 1 entities, in source file /project/an5642/verilog/ax301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v
    Info (12023): Found entity 1: dcfifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /project/an5642/verilog/ax301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/rdfifo.v
    Info (12023): Found entity 1: rdfifo
Info (12021): Found 1 design units, including 1 entities, in source file /project/an5642/verilog/ax301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdbank_switch.v
    Info (12023): Found entity 1: sdbank_switch
Info (12021): Found 1 design units, including 1 entities, in source file /project/an5642/verilog/ax301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v
    Info (12023): Found entity 1: sdram_2fifo_top
Info (12021): Found 1 design units, including 1 entities, in source file /project/an5642/verilog/ax301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_cmd.v
    Info (12023): Found entity 1: sdram_cmd
Info (12021): Found 1 design units, including 1 entities, in source file /project/an5642/verilog/ax301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl
Info (12021): Found 0 design units, including 0 entities, in source file /project/an5642/verilog/ax301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_para.v
Info (12021): Found 1 design units, including 1 entities, in source file /project/an5642/verilog/ax301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_top.v
    Info (12023): Found entity 1: sdram_top
Info (12021): Found 1 design units, including 1 entities, in source file /project/an5642/verilog/ax301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_wr_data.v
    Info (12023): Found entity 1: sdram_wr_data
Info (12021): Found 1 design units, including 1 entities, in source file /project/an5642/verilog/ax301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/wrfifo.v
    Info (12023): Found entity 1: wrfifo
Info (12021): Found 1 design units, including 1 entities, in source file /project/an5642/verilog/ax301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/core/vip_rom.v
    Info (12023): Found entity 1: vip_rom
Info (12021): Found 1 design units, including 1 entities, in source file /project/an5642/verilog/ax301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/core/osd_rom.v
    Info (12023): Found entity 1: osd_rom
Info (12021): Found 1 design units, including 1 entities, in source file /project/an5642/verilog/ax301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/lcd_ip/lcd_display.v
    Info (12023): Found entity 1: lcd_display
Info (12021): Found 1 design units, including 1 entities, in source file /project/an5642/verilog/ax301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/lcd_ip/lcd_driver.v
    Info (12023): Found entity 1: lcd_driver
Info (12021): Found 0 design units, including 0 entities, in source file /project/an5642/verilog/ax301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/lcd_ip/lcd_para.v
Info (12021): Found 1 design units, including 1 entities, in source file /project/an5642/verilog/ax301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/lcd_ip/lcd_top.v
    Info (12023): Found entity 1: lcd_top
Info (12021): Found 1 design units, including 1 entities, in source file /project/an5642/verilog/ax301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov7670/cmos_capture.v
    Info (12023): Found entity 1: CMOS_Capture
Warning (10274): Verilog HDL macro warning at data_generate.v(40): overriding existing definition for macro "ROYAL", which was defined in "../src/sdram_vga_ip/lcd_ip/lcd_display.v", line 38
Info (12021): Found 1 design units, including 1 entities, in source file /project/an5642/verilog/ax301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/data_generate.v
    Info (12023): Found entity 1: data_generate
Warning (12019): Can't analyze file -- file ../src/cmos_i2c_ip/CMOS_Capture.v is missing
Warning (12019): Can't analyze file -- file ../src/cmos_i2c_ip/I2C_AV_Config.v is missing
Warning (12019): Can't analyze file -- file ../src/cmos_i2c_ip/I2C_Controller.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/dcfifo_ctrl.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/rdfifo.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_2fifo_top.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_cmd.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_ctrl.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_para.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_top.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_wr_data.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/wrfifo.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdbank_switch.v is missing
Warning (12019): Can't analyze file -- file ../src/lcd_ip/lcd_driver.v is missing
Warning (12019): Can't analyze file -- file ../src/lcd_ip/lcd_top.v is missing
Info (12021): Found 2 design units, including 1 entities, in source file pll_64.vhd
    Info (12022): Found design unit 1: pll_64-SYN
    Info (12023): Found entity 1: pll_64
Warning (10236): Verilog HDL Implicit Net warning at sdram_ov7670_vga.v(54): created implicit net for "rst_n"
Warning (10236): Verilog HDL Implicit Net warning at sdram_ov7670_vga.v(93): created implicit net for "Config_Done"
Warning (10236): Verilog HDL Implicit Net warning at reg_config.v(30): created implicit net for "ack"
Warning (10236): Verilog HDL Implicit Net warning at reg_config.v(33): created implicit net for "tr_end"
Info (12127): Elaborating entity "sdram_ov7670_vga" for the top level hierarchy
Warning (10034): Output port "LED" at sdram_ov7670_vga.v(53) has no driver
Info (12128): Elaborating entity "system_ctrl" for hierarchy "system_ctrl:u_system_ctrl"
Info (12128): Elaborating entity "system_delay" for hierarchy "system_ctrl:u_system_ctrl|system_delay:u_system_delay"
Warning (12125): Using design file sdram_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sdram_pll
Info (12128): Elaborating entity "sdram_pll" for hierarchy "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll"
Info (12128): Elaborating entity "altpll" for hierarchy "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "12"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "4"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "1"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "2"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sdram_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v
    Info (12023): Found entity 1: sdram_pll_altpll
Info (12128): Elaborating entity "sdram_pll_altpll" for hierarchy "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated"
Info (12128): Elaborating entity "pll_64" for hierarchy "system_ctrl:u_system_ctrl|pll_64:u_pll_64"
Info (12128): Elaborating entity "altpll" for hierarchy "system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component"
Info (12133): Instantiated megafunction "system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "8"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "125000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_64"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_64_altpll.v
    Info (12023): Found entity 1: pll_64_altpll
Info (12128): Elaborating entity "pll_64_altpll" for hierarchy "system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component|pll_64_altpll:auto_generated"
Info (12128): Elaborating entity "power_on_delay" for hierarchy "power_on_delay:power_on_delay_inst"
Info (12128): Elaborating entity "reg_config" for hierarchy "reg_config:reg_config_inst"
Info (10264): Verilog HDL Case Statement information at reg_config.v(99): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "i2c_com" for hierarchy "reg_config:reg_config_inst|i2c_com:u1"
Warning (10230): Verilog HDL assignment warning at i2c_com.v(30): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at i2c_com.v(31): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at i2c_com.v(43): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "CMOS_Capture" for hierarchy "CMOS_Capture:u_CMOS_Capture"
Info (12128): Elaborating entity "sdram_vga_top" for hierarchy "sdram_vga_top:u_sdram_vga_top"
Info (12128): Elaborating entity "sdram_2fifo_top" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top"
Info (12128): Elaborating entity "sdram_top" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop"
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001"
Info (10264): Verilog HDL Case Statement information at sdram_ctrl.v(240): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sdram_cmd" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002"
Info (12128): Elaborating entity "sdram_wr_data" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003"
Info (12128): Elaborating entity "dcfifo_ctrl" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl"
Info (12128): Elaborating entity "wrfifo" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo"
Warning (272007): Device family Cyclone IV E does not have M4K blocks -- using available memory blocks
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Warning (287001): Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_4en1.tdf
    Info (12023): Found entity 1: dcfifo_4en1
Info (12128): Elaborating entity "dcfifo_4en1" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mf51.tdf
    Info (12023): Found entity 1: altsyncram_mf51
Info (12128): Elaborating entity "altsyncram_mf51" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ud8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ud8
Info (12128): Elaborating entity "alt_synch_pipe_ud8" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11"
Info (12128): Elaborating entity "alt_synch_pipe_ud8" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28
Info (12128): Elaborating entity "mux_j28" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "rdfifo" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_nen1.tdf
    Info (12023): Found entity 1: dcfifo_nen1
Info (12128): Elaborating entity "dcfifo_nen1" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d98.tdf
    Info (12023): Found entity 1: alt_synch_pipe_d98
Info (12128): Elaborating entity "alt_synch_pipe_d98" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_d98:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4"
Info (12128): Elaborating entity "sdbank_switch" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch"
Info (12128): Elaborating entity "lcd_top" for hierarchy "sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top"
Info (12128): Elaborating entity "lcd_driver" for hierarchy "sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c124.tdf
    Info (12023): Found entity 1: altsyncram_c124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info (12023): Found entity 1: cntr_jgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "S_DQM[0]" is stuck at GND
    Warning (13410): Pin "S_DQM[1]" is stuck at GND
    Warning (13410): Pin "S_A[12]" is stuck at GND
    Warning (13410): Pin "LED[0]" is stuck at GND
    Warning (13410): Pin "LED[1]" is stuck at GND
    Warning (13410): Pin "LED[2]" is stuck at GND
    Warning (13410): Pin "LED[3]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 18 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 57 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2514 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 50 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 2368 logic cells
    Info (21064): Implemented 60 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 533 megabytes
    Info: Processing ended: Mon Sep 12 09:02:46 2016
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:15


