
autopilot_main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000002f8  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  0000036c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000071  00800060  00800060  0000036c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000036c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  0000039c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000d0  00000000  00000000  000003d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000009b7  00000000  00000000  000004a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000004c7  00000000  00000000  00000e5f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000070f  00000000  00000000  00001326  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000198  00000000  00000000  00001a38  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000041b  00000000  00000000  00001bd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000045d  00000000  00000000  00001feb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000090  00000000  00000000  00002448  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
   2:	21 c0       	rjmp	.+66     	; 0x46 <__bad_interrupt>
   4:	20 c0       	rjmp	.+64     	; 0x46 <__bad_interrupt>
   6:	1f c0       	rjmp	.+62     	; 0x46 <__bad_interrupt>
   8:	1e c0       	rjmp	.+60     	; 0x46 <__bad_interrupt>
   a:	1d c0       	rjmp	.+58     	; 0x46 <__bad_interrupt>
   c:	1c c0       	rjmp	.+56     	; 0x46 <__bad_interrupt>
   e:	1b c0       	rjmp	.+54     	; 0x46 <__bad_interrupt>
  10:	1a c0       	rjmp	.+52     	; 0x46 <__bad_interrupt>
  12:	19 c0       	rjmp	.+50     	; 0x46 <__bad_interrupt>
  14:	18 c0       	rjmp	.+48     	; 0x46 <__bad_interrupt>
  16:	17 c0       	rjmp	.+46     	; 0x46 <__bad_interrupt>
  18:	16 c0       	rjmp	.+44     	; 0x46 <__bad_interrupt>
  1a:	15 c0       	rjmp	.+42     	; 0x46 <__bad_interrupt>
  1c:	14 c0       	rjmp	.+40     	; 0x46 <__bad_interrupt>
  1e:	13 c0       	rjmp	.+38     	; 0x46 <__bad_interrupt>
  20:	12 c0       	rjmp	.+36     	; 0x46 <__bad_interrupt>
  22:	c8 c0       	rjmp	.+400    	; 0x1b4 <__vector_17>
  24:	10 c0       	rjmp	.+32     	; 0x46 <__bad_interrupt>

00000026 <__ctors_end>:
  26:	11 24       	eor	r1, r1
  28:	1f be       	out	0x3f, r1	; 63
  2a:	cf e5       	ldi	r28, 0x5F	; 95
  2c:	d4 e0       	ldi	r29, 0x04	; 4
  2e:	de bf       	out	0x3e, r29	; 62
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_clear_bss>:
  32:	20 e0       	ldi	r18, 0x00	; 0
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	01 c0       	rjmp	.+2      	; 0x3c <.do_clear_bss_start>

0000003a <.do_clear_bss_loop>:
  3a:	1d 92       	st	X+, r1

0000003c <.do_clear_bss_start>:
  3c:	a1 3d       	cpi	r26, 0xD1	; 209
  3e:	b2 07       	cpc	r27, r18
  40:	e1 f7       	brne	.-8      	; 0x3a <.do_clear_bss_loop>
  42:	31 d1       	rcall	.+610    	; 0x2a6 <main>
  44:	57 c1       	rjmp	.+686    	; 0x2f4 <_exit>

00000046 <__bad_interrupt>:
  46:	dc cf       	rjmp	.-72     	; 0x0 <__vectors>

00000048 <error_init>:
static uint8_t error_green_led_pin;
static uint8_t error_red_led_pin;

void error_init(ports port, uint8_t green_led_pin, uint8_t red_led_pin)
{
	error_port = port;
  48:	80 93 62 00 	sts	0x0062, r24
	error_red_led_pin = red_led_pin;
  4c:	40 93 60 00 	sts	0x0060, r20
	error_green_led_pin = green_led_pin;
  50:	60 93 61 00 	sts	0x0061, r22
	
	// clear the io required
	IO_write(error_port,error_green_led_pin,SET);		// green light
  54:	41 e0       	ldi	r20, 0x01	; 1
  56:	25 d0       	rcall	.+74     	; 0xa2 <IO_write>
	IO_write(error_port,error_red_led_pin,CLEAR);		// red light
  58:	40 e0       	ldi	r20, 0x00	; 0
  5a:	60 91 60 00 	lds	r22, 0x0060
  5e:	80 91 62 00 	lds	r24, 0x0062
  62:	1f d0       	rcall	.+62     	; 0xa2 <IO_write>
  64:	08 95       	ret

00000066 <error_handler>:
}


void error_handler(uint8_t status)
{
  66:	cf 93       	push	r28
  68:	c8 2f       	mov	r28, r24
	// clear the io required
	IO_write(error_port,error_green_led_pin,CLEAR);
  6a:	40 e0       	ldi	r20, 0x00	; 0
  6c:	60 91 61 00 	lds	r22, 0x0061
  70:	80 91 62 00 	lds	r24, 0x0062
  74:	16 d0       	rcall	.+44     	; 0xa2 <IO_write>
	IO_write(error_port,error_red_led_pin,CLEAR);
  76:	40 e0       	ldi	r20, 0x00	; 0
  78:	60 91 60 00 	lds	r22, 0x0060
  7c:	80 91 62 00 	lds	r24, 0x0062
  80:	10 d0       	rcall	.+32     	; 0xa2 <IO_write>

	if(status)
  82:	cc 23       	and	r28, r28
  84:	31 f0       	breq	.+12     	; 0x92 <error_handler+0x2c>
	{
		// error has been generated stay in this while loop
		while(1)
		{
			IO_flash(error_port,error_red_led_pin);
  86:	60 91 60 00 	lds	r22, 0x0060
  8a:	80 91 62 00 	lds	r24, 0x0062
  8e:	4e d0       	rcall	.+156    	; 0x12c <IO_flash>
		}
  90:	fa cf       	rjmp	.-12     	; 0x86 <error_handler+0x20>
	}
	else
	{
		// no error generated
		IO_write(error_port,error_green_led_pin,SET);
  92:	41 e0       	ldi	r20, 0x01	; 1
  94:	60 91 61 00 	lds	r22, 0x0061
  98:	80 91 62 00 	lds	r24, 0x0062
  9c:	02 d0       	rcall	.+4      	; 0xa2 <IO_write>
	}
  9e:	cf 91       	pop	r28
  a0:	08 95       	ret

000000a2 <IO_write>:
			break;
		}
	}
	
	return pinvalue;
}
  a2:	81 30       	cpi	r24, 0x01	; 1
  a4:	c9 f0       	breq	.+50     	; 0xd8 <IO_write+0x36>
  a6:	18 f0       	brcs	.+6      	; 0xae <IO_write+0xc>
  a8:	82 30       	cpi	r24, 0x02	; 2
  aa:	59 f1       	breq	.+86     	; 0x102 <IO_write+0x60>
  ac:	08 95       	ret
  ae:	27 b3       	in	r18, 0x17	; 23
  b0:	81 e0       	ldi	r24, 0x01	; 1
  b2:	90 e0       	ldi	r25, 0x00	; 0
  b4:	02 c0       	rjmp	.+4      	; 0xba <IO_write+0x18>
  b6:	88 0f       	add	r24, r24
  b8:	99 1f       	adc	r25, r25
  ba:	6a 95       	dec	r22
  bc:	e2 f7       	brpl	.-8      	; 0xb6 <IO_write+0x14>
  be:	28 2b       	or	r18, r24
  c0:	27 bb       	out	0x17, r18	; 23
  c2:	44 23       	and	r20, r20
  c4:	21 f0       	breq	.+8      	; 0xce <IO_write+0x2c>
  c6:	98 b3       	in	r25, 0x18	; 24
  c8:	89 2b       	or	r24, r25
  ca:	88 bb       	out	0x18, r24	; 24
  cc:	08 95       	ret
  ce:	98 b3       	in	r25, 0x18	; 24
  d0:	80 95       	com	r24
  d2:	89 23       	and	r24, r25
  d4:	88 bb       	out	0x18, r24	; 24
  d6:	08 95       	ret
  d8:	24 b3       	in	r18, 0x14	; 20
  da:	81 e0       	ldi	r24, 0x01	; 1
  dc:	90 e0       	ldi	r25, 0x00	; 0
  de:	02 c0       	rjmp	.+4      	; 0xe4 <IO_write+0x42>
  e0:	88 0f       	add	r24, r24
  e2:	99 1f       	adc	r25, r25
  e4:	6a 95       	dec	r22
  e6:	e2 f7       	brpl	.-8      	; 0xe0 <IO_write+0x3e>
  e8:	28 2b       	or	r18, r24
  ea:	24 bb       	out	0x14, r18	; 20
  ec:	44 23       	and	r20, r20
  ee:	21 f0       	breq	.+8      	; 0xf8 <IO_write+0x56>
  f0:	95 b3       	in	r25, 0x15	; 21
  f2:	89 2b       	or	r24, r25
  f4:	85 bb       	out	0x15, r24	; 21
  f6:	08 95       	ret
  f8:	95 b3       	in	r25, 0x15	; 21
  fa:	80 95       	com	r24
  fc:	89 23       	and	r24, r25
  fe:	85 bb       	out	0x15, r24	; 21
 100:	08 95       	ret
 102:	21 b3       	in	r18, 0x11	; 17
 104:	81 e0       	ldi	r24, 0x01	; 1
 106:	90 e0       	ldi	r25, 0x00	; 0
 108:	02 c0       	rjmp	.+4      	; 0x10e <IO_write+0x6c>
 10a:	88 0f       	add	r24, r24
 10c:	99 1f       	adc	r25, r25
 10e:	6a 95       	dec	r22
 110:	e2 f7       	brpl	.-8      	; 0x10a <IO_write+0x68>
 112:	28 2b       	or	r18, r24
 114:	21 bb       	out	0x11, r18	; 17
 116:	44 23       	and	r20, r20
 118:	21 f0       	breq	.+8      	; 0x122 <IO_write+0x80>
 11a:	92 b3       	in	r25, 0x12	; 18
 11c:	89 2b       	or	r24, r25
 11e:	82 bb       	out	0x12, r24	; 18
 120:	08 95       	ret
 122:	92 b3       	in	r25, 0x12	; 18
 124:	80 95       	com	r24
 126:	89 23       	and	r24, r25
 128:	82 bb       	out	0x12, r24	; 18
 12a:	08 95       	ret

0000012c <IO_flash>:
Purpose:		Flashes the IO of choosing (only once)
Parameters:		port this specifies the port required to flash and Pin number
Returns:		None
*****************************************************************************/
void IO_flash(ports port, uint8_t pinnumber)
{
 12c:	cf 93       	push	r28
 12e:	df 93       	push	r29
 130:	c8 2f       	mov	r28, r24
 132:	d6 2f       	mov	r29, r22
	IO_write(port, pinnumber, CLEAR);
 134:	40 e0       	ldi	r20, 0x00	; 0
 136:	b5 df       	rcall	.-150    	; 0xa2 <IO_write>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 138:	2f e7       	ldi	r18, 0x7F	; 127
 13a:	8a e1       	ldi	r24, 0x1A	; 26
 13c:	96 e0       	ldi	r25, 0x06	; 6
 13e:	21 50       	subi	r18, 0x01	; 1
 140:	80 40       	sbci	r24, 0x00	; 0
 142:	90 40       	sbci	r25, 0x00	; 0
 144:	e1 f7       	brne	.-8      	; 0x13e <IO_flash+0x12>
 146:	00 c0       	rjmp	.+0      	; 0x148 <IO_flash+0x1c>
 148:	00 00       	nop
	_delay_ms(2000);
	IO_write(port, pinnumber, SET);
 14a:	41 e0       	ldi	r20, 0x01	; 1
 14c:	6d 2f       	mov	r22, r29
 14e:	8c 2f       	mov	r24, r28
 150:	a8 df       	rcall	.-176    	; 0xa2 <IO_write>
 152:	2f e7       	ldi	r18, 0x7F	; 127
 154:	8a e1       	ldi	r24, 0x1A	; 26
 156:	96 e0       	ldi	r25, 0x06	; 6
 158:	21 50       	subi	r18, 0x01	; 1
 15a:	80 40       	sbci	r24, 0x00	; 0
 15c:	90 40       	sbci	r25, 0x00	; 0
 15e:	e1 f7       	brne	.-8      	; 0x158 <IO_flash+0x2c>
 160:	00 c0       	rjmp	.+0      	; 0x162 <IO_flash+0x36>
 162:	00 00       	nop
	_delay_ms(2000);
}
 164:	df 91       	pop	r29
 166:	cf 91       	pop	r28
 168:	08 95       	ret

0000016a <IO_flash_slow>:
Purpose:		Flashes the IO slowely of choosing (only once)
Parameters:		port this specifies the port required to flash and Pin number
Returns:		None
*****************************************************************************/
void IO_flash_slow(ports port, uint8_t pinnumber)
{
 16a:	cf 93       	push	r28
 16c:	df 93       	push	r29
 16e:	c8 2f       	mov	r28, r24
 170:	d6 2f       	mov	r29, r22
	IO_write(port, pinnumber, CLEAR);
 172:	40 e0       	ldi	r20, 0x00	; 0
 174:	96 df       	rcall	.-212    	; 0xa2 <IO_write>
 176:	2f e7       	ldi	r18, 0x7F	; 127
 178:	84 e8       	ldi	r24, 0x84	; 132
 17a:	9e e1       	ldi	r25, 0x1E	; 30
 17c:	21 50       	subi	r18, 0x01	; 1
 17e:	80 40       	sbci	r24, 0x00	; 0
 180:	90 40       	sbci	r25, 0x00	; 0
 182:	e1 f7       	brne	.-8      	; 0x17c <IO_flash_slow+0x12>
 184:	00 c0       	rjmp	.+0      	; 0x186 <IO_flash_slow+0x1c>
 186:	00 00       	nop
	_delay_ms(10000);
	IO_write(port, pinnumber, SET);
 188:	41 e0       	ldi	r20, 0x01	; 1
 18a:	6d 2f       	mov	r22, r29
 18c:	8c 2f       	mov	r24, r28
 18e:	89 df       	rcall	.-238    	; 0xa2 <IO_write>
 190:	2f e7       	ldi	r18, 0x7F	; 127
 192:	84 e8       	ldi	r24, 0x84	; 132
 194:	9e e1       	ldi	r25, 0x1E	; 30
 196:	21 50       	subi	r18, 0x01	; 1
 198:	80 40       	sbci	r24, 0x00	; 0
 19a:	90 40       	sbci	r25, 0x00	; 0
 19c:	e1 f7       	brne	.-8      	; 0x196 <IO_flash_slow+0x2c>
 19e:	00 c0       	rjmp	.+0      	; 0x1a0 <IO_flash_slow+0x36>
 1a0:	00 00       	nop
	_delay_ms(10000);
 1a2:	df 91       	pop	r29
 1a4:	cf 91       	pop	r28
 1a6:	08 95       	ret

000001a8 <TWI_EXT_SlaveLoadAddress>:
Returns:		None
Note:			None
****************************************************************************/
void TWI_EXT_SlaveLoadAddress(uint8_t slaveaddress)
{	
	TWAR = (slaveaddress<<1);																				//Load the slave addres
 1a8:	88 0f       	add	r24, r24
 1aa:	82 b9       	out	0x02, r24	; 2
 1ac:	08 95       	ret

000001ae <TWI_EXT_SlaveInit>:
Returns:		None
Note:			None
****************************************************************************/
void TWI_EXT_SlaveInit(void)
{
	TWCR = (1<<TWEA)|(1<<TWEN)|(1<<TWIE);
 1ae:	85 e4       	ldi	r24, 0x45	; 69
 1b0:	86 bf       	out	0x36, r24	; 54
 1b2:	08 95       	ret

000001b4 <__vector_17>:
static sMessagePacket messagePacketHeader = {0};

static void init_Variables(void);

ISR(TWI_vect)
{
 1b4:	1f 92       	push	r1
 1b6:	0f 92       	push	r0
 1b8:	0f b6       	in	r0, 0x3f	; 63
 1ba:	0f 92       	push	r0
 1bc:	11 24       	eor	r1, r1
 1be:	2f 93       	push	r18
 1c0:	3f 93       	push	r19
 1c2:	4f 93       	push	r20
 1c4:	5f 93       	push	r21
 1c6:	6f 93       	push	r22
 1c8:	7f 93       	push	r23
 1ca:	8f 93       	push	r24
 1cc:	9f 93       	push	r25
 1ce:	af 93       	push	r26
 1d0:	bf 93       	push	r27
 1d2:	ef 93       	push	r30
 1d4:	ff 93       	push	r31
	cli();
 1d6:	f8 94       	cli
	switch(TW_STATUS)
 1d8:	81 b1       	in	r24, 0x01	; 1
 1da:	88 7f       	andi	r24, 0xF8	; 248
 1dc:	80 3a       	cpi	r24, 0xA0	; 160
 1de:	09 f4       	brne	.+2      	; 0x1e2 <__vector_17+0x2e>
 1e0:	4e c0       	rjmp	.+156    	; 0x27e <__vector_17+0xca>
 1e2:	40 f4       	brcc	.+16     	; 0x1f4 <__vector_17+0x40>
 1e4:	80 38       	cpi	r24, 0x80	; 128
 1e6:	c1 f0       	breq	.+48     	; 0x218 <__vector_17+0x64>
 1e8:	88 38       	cpi	r24, 0x88	; 136
 1ea:	21 f1       	breq	.+72     	; 0x234 <__vector_17+0x80>
 1ec:	80 36       	cpi	r24, 0x60	; 96
 1ee:	09 f0       	breq	.+2      	; 0x1f2 <__vector_17+0x3e>
 1f0:	48 c0       	rjmp	.+144    	; 0x282 <__vector_17+0xce>
 1f2:	0b c0       	rjmp	.+22     	; 0x20a <__vector_17+0x56>
 1f4:	88 3b       	cpi	r24, 0xB8	; 184
 1f6:	41 f1       	breq	.+80     	; 0x248 <__vector_17+0x94>
 1f8:	18 f4       	brcc	.+6      	; 0x200 <__vector_17+0x4c>
 1fa:	88 3a       	cpi	r24, 0xA8	; 168
 1fc:	f1 f0       	breq	.+60     	; 0x23a <__vector_17+0x86>
 1fe:	41 c0       	rjmp	.+130    	; 0x282 <__vector_17+0xce>
 200:	80 3c       	cpi	r24, 0xC0	; 192
 202:	b9 f1       	breq	.+110    	; 0x272 <__vector_17+0xbe>
 204:	88 3c       	cpi	r24, 0xC8	; 200
 206:	c1 f1       	breq	.+112    	; 0x278 <__vector_17+0xc4>
 208:	3c c0       	rjmp	.+120    	; 0x282 <__vector_17+0xce>


static void init_Variables(void)
{
	//memset(messagePacketHeader.data, 0, sizeof(messagePacketHeader.data));
	msg_count = 0;
 20a:	10 92 d0 00 	sts	0x00D0, r1
	syncByteFound = 0;
 20e:	10 92 ce 00 	sts	0x00CE, r1
	switch(TW_STATUS)
	{
		case TW_SR_SLA_ACK:
		{
			init_Variables();
			TWI_SendACK();
 212:	85 ec       	ldi	r24, 0xC5	; 197
 214:	86 bf       	out	0x36, r24	; 54
			break;
 216:	35 c0       	rjmp	.+106    	; 0x282 <__vector_17+0xce>
		}
		case TW_SR_DATA_ACK:
		{
			bytebuffer[msg_count++] = TWDR;
 218:	e0 91 d0 00 	lds	r30, 0x00D0
 21c:	81 e0       	ldi	r24, 0x01	; 1
 21e:	8e 0f       	add	r24, r30
 220:	80 93 d0 00 	sts	0x00D0, r24
 224:	83 b1       	in	r24, 0x03	; 3
 226:	f0 e0       	ldi	r31, 0x00	; 0
 228:	e6 59       	subi	r30, 0x96	; 150
 22a:	ff 4f       	sbci	r31, 0xFF	; 255
 22c:	80 83       	st	Z, r24
			TWI_SendACK();
 22e:	85 ec       	ldi	r24, 0xC5	; 197
 230:	86 bf       	out	0x36, r24	; 54
			break;
 232:	27 c0       	rjmp	.+78     	; 0x282 <__vector_17+0xce>
		}
		case TW_SR_DATA_NACK:
		{
			error_handler(SET);
 234:	81 e0       	ldi	r24, 0x01	; 1
 236:	17 df       	rcall	.-466    	; 0x66 <error_handler>
			break;
 238:	24 c0       	rjmp	.+72     	; 0x282 <__vector_17+0xce>
		}
		////////////////////
		case TW_ST_SLA_ACK:
		{
			msg_count = 0;
 23a:	10 92 d0 00 	sts	0x00D0, r1
			TWDR = 0x01;
 23e:	81 e0       	ldi	r24, 0x01	; 1
 240:	83 b9       	out	0x03, r24	; 3
			TWI_SendACK();
 242:	85 ec       	ldi	r24, 0xC5	; 197
 244:	86 bf       	out	0x36, r24	; 54
			break;
 246:	1d c0       	rjmp	.+58     	; 0x282 <__vector_17+0xce>
		}
		case TW_ST_DATA_ACK:
		{
			if(msg_count < messagePacketHeader.dataLen)
 248:	e0 91 d0 00 	lds	r30, 0x00D0
 24c:	80 91 69 00 	lds	r24, 0x0069
 250:	e8 17       	cp	r30, r24
 252:	60 f4       	brcc	.+24     	; 0x26c <__vector_17+0xb8>
			{
				TWDR = (messagePacketHeader.data[msg_count++]);
 254:	81 e0       	ldi	r24, 0x01	; 1
 256:	8e 0f       	add	r24, r30
 258:	80 93 d0 00 	sts	0x00D0, r24
 25c:	f0 e0       	ldi	r31, 0x00	; 0
 25e:	ed 59       	subi	r30, 0x9D	; 157
 260:	ff 4f       	sbci	r31, 0xFF	; 255
 262:	83 81       	ldd	r24, Z+3	; 0x03
 264:	83 b9       	out	0x03, r24	; 3
				TWI_SendACK();
 266:	85 ec       	ldi	r24, 0xC5	; 197
 268:	86 bf       	out	0x36, r24	; 54
 26a:	0b c0       	rjmp	.+22     	; 0x282 <__vector_17+0xce>
			}
			else
			{
				TWI_SendNACK();
 26c:	85 e8       	ldi	r24, 0x85	; 133
 26e:	86 bf       	out	0x36, r24	; 54
 270:	08 c0       	rjmp	.+16     	; 0x282 <__vector_17+0xce>
			}
			break;
		}
		case TW_ST_DATA_NACK:
		{
			TWI_SendTransmit();
 272:	85 e8       	ldi	r24, 0x85	; 133
 274:	86 bf       	out	0x36, r24	; 54
			break;
 276:	05 c0       	rjmp	.+10     	; 0x282 <__vector_17+0xce>
		}
		case TW_ST_LAST_DATA:
		{
			TWI_SendTransmit();
 278:	85 e8       	ldi	r24, 0x85	; 133
 27a:	86 bf       	out	0x36, r24	; 54
			break;
 27c:	02 c0       	rjmp	.+4      	; 0x282 <__vector_17+0xce>
		}
		case TW_SR_STOP:
		{
			TWI_SendTransmit();
 27e:	85 e8       	ldi	r24, 0x85	; 133
 280:	86 bf       	out	0x36, r24	; 54
		default:
		{
			break;
		}
	}
	sei();
 282:	78 94       	sei
}
 284:	ff 91       	pop	r31
 286:	ef 91       	pop	r30
 288:	bf 91       	pop	r27
 28a:	af 91       	pop	r26
 28c:	9f 91       	pop	r25
 28e:	8f 91       	pop	r24
 290:	7f 91       	pop	r23
 292:	6f 91       	pop	r22
 294:	5f 91       	pop	r21
 296:	4f 91       	pop	r20
 298:	3f 91       	pop	r19
 29a:	2f 91       	pop	r18
 29c:	0f 90       	pop	r0
 29e:	0f be       	out	0x3f, r0	; 63
 2a0:	0f 90       	pop	r0
 2a2:	1f 90       	pop	r1
 2a4:	18 95       	reti

000002a6 <main>:
{
	//Clear the message packet
	memset(messagePacketHeader.data,0,sizeof(messagePacketHeader.data));
	
	//load information on slave
	messagePacketHeader.syncbit = SYNCBIT;
 2a6:	e3 e6       	ldi	r30, 0x63	; 99
 2a8:	f0 e0       	ldi	r31, 0x00	; 0
 2aa:	86 eb       	ldi	r24, 0xB6	; 182
 2ac:	82 83       	std	Z+2, r24	; 0x02
	messagePacketHeader.data[0] = SET_HEADING;
 2ae:	81 e0       	ldi	r24, 0x01	; 1
 2b0:	83 83       	std	Z+3, r24	; 0x03
	messagePacketHeader.data[1] = 0x01;
 2b2:	84 83       	std	Z+4, r24	; 0x04
	messagePacketHeader.data[2] = 0x01;
 2b4:	85 83       	std	Z+5, r24	; 0x05
	messagePacketHeader.dataLen = 3;
 2b6:	83 e0       	ldi	r24, 0x03	; 3
 2b8:	86 83       	std	Z+6, r24	; 0x06
}

int main(void)
{	
	cmd_SetHeading();
	sei();
 2ba:	78 94       	sei
	error_init(ERROR_PORT, ERROR_LED_GREEN_PIN, ERROR_LED_RED_PIN);
 2bc:	47 e0       	ldi	r20, 0x07	; 7
 2be:	66 e0       	ldi	r22, 0x06	; 6
 2c0:	82 e0       	ldi	r24, 0x02	; 2
 2c2:	c2 de       	rcall	.-636    	; 0x48 <error_init>

	TWI_EXT_SlaveLoadAddress(AUTOPILOT_ADDRESS);
 2c4:	81 e0       	ldi	r24, 0x01	; 1
 2c6:	70 df       	rcall	.-288    	; 0x1a8 <TWI_EXT_SlaveLoadAddress>
	TWI_EXT_SlaveInit();
 2c8:	72 df       	rcall	.-284    	; 0x1ae <TWI_EXT_SlaveInit>
	
	while (1)
	{
		if((bytebuffer[0] == SYNCBIT) && (bytebuffer[1] == SET_HEADING) && (bytebuffer[2] == 0x01) && (bytebuffer[3]= 0x01))
 2ca:	ca e6       	ldi	r28, 0x6A	; 106
 2cc:	d0 e0       	ldi	r29, 0x00	; 0
 2ce:	11 e0       	ldi	r17, 0x01	; 1
 2d0:	88 81       	ld	r24, Y
 2d2:	86 3b       	cpi	r24, 0xB6	; 182
 2d4:	59 f4       	brne	.+22     	; 0x2ec <main+0x46>
 2d6:	89 81       	ldd	r24, Y+1	; 0x01
 2d8:	81 30       	cpi	r24, 0x01	; 1
 2da:	41 f4       	brne	.+16     	; 0x2ec <main+0x46>
 2dc:	8a 81       	ldd	r24, Y+2	; 0x02
 2de:	81 30       	cpi	r24, 0x01	; 1
 2e0:	29 f4       	brne	.+10     	; 0x2ec <main+0x46>
 2e2:	1b 83       	std	Y+3, r17	; 0x03
		{
			IO_flash(ERROR_PORT,ERROR_LED_GREEN_PIN);
 2e4:	66 e0       	ldi	r22, 0x06	; 6
 2e6:	82 e0       	ldi	r24, 0x02	; 2
 2e8:	21 df       	rcall	.-446    	; 0x12c <IO_flash>
 2ea:	f2 cf       	rjmp	.-28     	; 0x2d0 <main+0x2a>
		}
		else
		{
			IO_flash_slow(ERROR_PORT,ERROR_LED_GREEN_PIN);
 2ec:	66 e0       	ldi	r22, 0x06	; 6
 2ee:	82 e0       	ldi	r24, 0x02	; 2
 2f0:	3c df       	rcall	.-392    	; 0x16a <IO_flash_slow>
 2f2:	ee cf       	rjmp	.-36     	; 0x2d0 <main+0x2a>

000002f4 <_exit>:
 2f4:	f8 94       	cli

000002f6 <__stop_program>:
 2f6:	ff cf       	rjmp	.-2      	; 0x2f6 <__stop_program>
