* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jun 20 2022 14:07:28

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP  --package  QN84  --outdir  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc  --dst_sdc_file  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc  --devicename  iCE40LP1K  

***** Device Info *****
Chip: iCE40LP1K
Package: QN84
Size: 12 X 16

***** Design Utilization Info *****
Design: TOP
Used Logic Cell: 217/1280
Used Logic Tile: 43/160
Used IO Cell:    59/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: fpga_osc
Clock Source: ipInertedIONet_FPGA_OSC 
Clock Driver: ipInertedIOPad_FPGA_OSC (ICE_IO)
Driver Position: (7, 0, 0)
Fanout to FF: 128
Fanout to Tile: 28


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   1 0 0 0 0 0 1 1 1 0 0 0   
15|   0 0 0 0 0 0 8 8 8 0 2 0   
14|   0 0 0 0 0 5 8 8 8 0 3 0   
13|   0 0 0 0 0 5 3 6 6 0 6 0   
12|   0 0 0 0 1 0 1 4 4 0 8 0   
11|   0 0 0 0 1 1 8 5 8 0 8 0   
10|   0 0 0 0 1 0 8 1 8 0 8 5   
 9|   0 0 0 0 0 0 5 8 8 0 8 1   
 8|   0 0 0 0 0 0 0 8 7 0 4 0   
 7|   0 0 0 0 0 0 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.05

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     2  0  0  0  0  0  2  2  2  0  0  0    
15|     0  0  0  0  0  0 16 16 16  0  8  0    
14|     0  0  0  0  0 20 17 17 17  0 12  0    
13|     0  0  0  0  0 11  7  7 22  0 10  0    
12|     0  0  0  0  0  0  2  7  9  0 14  0    
11|     0  0  0  0  4  2 16  8 16  0 16  0    
10|     0  0  0  0  1  0 17  2  8  0 16 20    
 9|     0  0  0  0  0  0 20 16 13  0 16  4    
 8|     0  0  0  0  0  0  0 17  9  0 16  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 11.26

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     2  0  0  0  0  0  2  2  2  0  0  0    
15|     0  0  0  0  0  0 22 22 22  0  8  0    
14|     0  0  0  0  0 20 25 25 25  0 12  0    
13|     0  0  0  0  0 17 11 20 22  0 21  0    
12|     0  0  0  0  0  0  2 12 12  0 18  0    
11|     0  0  0  0  4  2 22 17 24  0 16  0    
10|     0  0  0  0  1  0 25  2  8  0 16 20    
 9|     0  0  0  0  0  0 20 22 25  0 16  4    
 8|     0  0  0  0  0  0  0 25 23  0 16  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 25
Average number of input pins per logic tile: 15.05

***** Run Time Info *****
Run Time:  0
