Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jan 10 23:06:55 2024
| Host         : DESKTOP-BC6995K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                       Violations  
--------  ----------------  --------------------------------  ----------  
TIMING-2  Critical Warning  Invalid primary clock source pin  1           
LUTAR-1   Warning           LUT drives async reset alert      4           
TIMING-9  Warning           Unknown CDC Logic                 1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (8)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (8)
---------------------------------
 There are 8 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.834        0.000                      0                 8989        0.057        0.000                      0                 8973        0.833        0.000                       0                  4755  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
Q0_CLK0_GTREFCLK_PAD_P_IN                                                                   {0.000 4.000}        8.000           125.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/RXOUTCLKFABRIC           {0.000 4.000}        8.000           125.000         
gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK                 {0.000 2.000}        4.000           250.000         
  clkfbout                                                                                  {0.000 2.000}        4.000           250.000         
  clkout0                                                                                   {0.000 4.000}        8.000           125.000         
  clkout1                                                                                   {0.000 2.000}        4.000           250.000         
gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLKFABRIC           {0.000 4.000}        8.000           125.000         
gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt1_gtp_i/gtpe2_i/RXOUTCLKFABRIC           {0.000 4.000}        8.000           125.000         
gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt1_gtp_i/gtpe2_i/TXOUTCLK                 {0.000 2.000}        4.000           250.000         
gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt1_gtp_i/gtpe2_i/TXOUTCLKFABRIC           {0.000 4.000}        8.000           125.000         
gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/gtpe2_i/RXOUTCLKFABRIC           {0.000 4.000}        8.000           125.000         
gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/gtpe2_i/TXOUTCLK                 {0.000 2.000}        4.000           250.000         
gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/gtpe2_i/TXOUTCLKFABRIC           {0.000 4.000}        8.000           125.000         
gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/gtpe2_i/RXOUTCLKFABRIC           {0.000 4.000}        8.000           125.000         
gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/gtpe2_i/TXOUTCLK                 {0.000 2.000}        4.000           250.000         
gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/gtpe2_i/TXOUTCLKFABRIC           {0.000 4.000}        8.000           125.000         
sys_clock_m0/inst/clk_in1                                                                   {0.000 2.500}        5.000           200.000         
  clk_out1_sys_clock                                                                        {0.000 5.000}        10.000          100.000         
  clkfbout_sys_clock                                                                        {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Q0_CLK0_GTREFCLK_PAD_P_IN                                                                         6.692        0.000                      0                    7        0.215        0.000                      0                    7        3.146        0.000                       0                    12  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.216        0.000                      0                  928        0.093        0.000                      0                  928       15.370        0.000                       0                   483  
gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK                       2.892        0.000                      0                   20        0.121        0.000                      0                   20        0.833        0.000                       0                    40  
  clkfbout                                                                                                                                                                                                                                    2.751        0.000                       0                     2  
  clkout0                                                                                         2.242        0.000                      0                 4596        0.057        0.000                      0                 4596        1.940        0.000                       0                  2631  
  clkout1                                                                                         0.834        0.000                      0                  464        0.121        0.000                      0                  464        0.970        0.000                       0                   250  
sys_clock_m0/inst/clk_in1                                                                                                                                                                                                                     1.100        0.000                       0                     1  
  clk_out1_sys_clock                                                                              5.993        0.000                      0                 2545        0.117        0.000                      0                 2545        4.286        0.000                       0                  1333  
  clkfbout_sys_clock                                                                                                                                                                                                                          3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0                                                                                     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        6.916        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clkout0                                                                                          31.884        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_sys_clock                                                                          clk_out1_sys_clock                                                                                4.329        0.000                      0                  208        0.300        0.000                      0                  208  
**async_default**                                                                           clkout0                                                                                     clkout0                                                                                           4.599        0.000                      0                  105        0.145        0.000                      0                  105  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.236        0.000                      0                  100        0.228        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Q0_CLK0_GTREFCLK_PAD_P_IN
  To Clock:  Q0_CLK0_GTREFCLK_PAD_P_IN

Setup :            0  Failing Endpoints,  Worst Slack        6.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@8.000ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 1.345ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 10.636 - 8.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    1.125ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.627     2.982    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     3.088 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.673     3.761    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y172        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y172        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     5.106 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.106    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X50Y172        FDRE                                         r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     8.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.519     9.937    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    10.006 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.630    10.636    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y172        FDRE                                         r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.125    11.761    
                         clock uncertainty           -0.035    11.726    
    SLICE_X50Y172        FDRE (Setup_fdre_C_D)        0.072    11.798    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         11.798    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@8.000ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 1.345ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 10.633 - 8.000 ) 
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    1.125ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.627     2.982    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     3.088 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.670     3.758    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y174        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y174        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     5.103 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.103    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X50Y174        FDRE                                         r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     8.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.519     9.937    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    10.006 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.627    10.633    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y174        FDRE                                         r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.125    11.758    
                         clock uncertainty           -0.035    11.723    
    SLICE_X50Y174        FDRE (Setup_fdre_C_D)        0.072    11.795    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         11.795    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@8.000ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.957ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 10.636 - 8.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    1.125ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.627     2.982    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     3.088 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.673     3.761    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y172        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y172        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.957     4.718 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.718    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X50Y172        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     8.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.519     9.937    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    10.006 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.630    10.636    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y172        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.125    11.761    
                         clock uncertainty           -0.035    11.726    
    SLICE_X50Y172        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.037    11.689    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         11.689    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@8.000ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.957ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 10.633 - 8.000 ) 
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    1.125ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.627     2.982    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     3.088 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.670     3.758    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y174        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y174        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.957     4.715 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     4.715    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X50Y174        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     8.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.519     9.937    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    10.006 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.627    10.633    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y174        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.125    11.758    
                         clock uncertainty           -0.035    11.723    
    SLICE_X50Y174        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.037    11.686    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         11.686    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.974ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@8.000ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.955ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 10.633 - 8.000 ) 
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    1.125ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.627     2.982    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     3.088 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.670     3.758    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y174        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y174        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.955     4.713 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.713    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X50Y174        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     8.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.519     9.937    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    10.006 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.627    10.633    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y174        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.125    11.758    
                         clock uncertainty           -0.035    11.723    
    SLICE_X50Y174        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    11.687    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         11.687    
                         arrival time                          -4.713    
  -------------------------------------------------------------------
                         slack                                  6.974    

Slack (MET) :             6.989ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@8.000ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.951ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 10.633 - 8.000 ) 
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    1.125ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.627     2.982    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     3.088 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.670     3.758    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y174        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y174        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.951     4.709 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.709    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X50Y174        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     8.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.519     9.937    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    10.006 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.627    10.633    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y174        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.125    11.758    
                         clock uncertainty           -0.035    11.723    
    SLICE_X50Y174        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.025    11.698    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -4.709    
  -------------------------------------------------------------------
                         slack                                  6.989    

Slack (MET) :             6.989ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@8.000ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.951ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 10.636 - 8.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    1.125ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.627     2.982    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     3.088 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.673     3.761    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y172        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y172        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.951     4.712 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.712    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X50Y172        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     8.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.519     9.937    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    10.006 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.630    10.636    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y172        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.125    11.761    
                         clock uncertainty           -0.035    11.726    
    SLICE_X50Y172        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.025    11.701    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         11.701    
                         arrival time                          -4.712    
  -------------------------------------------------------------------
                         slack                                  6.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.206     0.647    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.667 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.260     0.927    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y174        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y174        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.259 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.259    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X50Y174        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.231     0.963    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     1.006 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.483     1.489    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y174        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.562     0.927    
    SLICE_X50Y174        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.044    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.206     0.647    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.667 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.263     0.930    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y172        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y172        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.262 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.262    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X50Y172        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.231     0.963    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     1.006 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.486     1.492    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y172        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.562     0.930    
    SLICE_X50Y172        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.047    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.206     0.647    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.667 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.260     0.927    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y174        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y174        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.258 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.258    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X50Y174        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.231     0.963    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     1.006 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.483     1.489    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y174        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.562     0.927    
    SLICE_X50Y174        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.042    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.206     0.647    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.667 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.263     0.930    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y172        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y172        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.261 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.261    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X50Y172        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.231     0.963    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     1.006 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.486     1.492    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y172        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.562     0.930    
    SLICE_X50Y172        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.045    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.206     0.647    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.667 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.260     0.927    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y174        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y174        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.259 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.259    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X50Y174        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.231     0.963    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     1.006 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.483     1.489    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y174        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.562     0.927    
    SLICE_X50Y174        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.036    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.206     0.647    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.667 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.260     0.927    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y174        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y174        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.417 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.417    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X50Y174        FDRE                                         r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.231     0.963    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     1.006 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.483     1.489    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y174        FDRE                                         r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.562     0.927    
    SLICE_X50Y174        FDRE (Hold_fdre_C_D)         0.120     1.047    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.206     0.647    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.667 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.263     0.930    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y172        SRLC32E                                      r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y172        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.420 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.420    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X50Y172        FDRE                                         r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.231     0.963    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     1.006 r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.486     1.492    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X50Y172        FDRE                                         r  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.562     0.930    
    SLICE_X50Y172        FDRE (Hold_fdre_C_D)         0.120     1.050    gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_CLK0_GTREFCLK_PAD_P_IN
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Q0_CLK0_GTREFCLK_PAD_P_IN }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     BUFH/I                  n/a            1.592         8.000       6.408      BUFHCE_X0Y36       gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         8.000       6.462      GTPE2_COMMON_X0Y1  gtp_exdes_m0/gtp_support_i/common0_i/gtpe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y2   gtp_exdes_m0/gtp_support_i/gt_usrclk_source/ibufds_instQ0_CLK0/I
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X50Y172      gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X50Y174      gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X50Y172      gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X50Y172      gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X50Y172      gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X50Y172      gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X50Y172      gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X50Y172      gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X50Y174      gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X50Y174      gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X50Y174      gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X50Y174      gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X50Y172      gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X50Y172      gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X50Y172      gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X50Y172      gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X50Y172      gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X50Y172      gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X50Y174      gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X50Y174      gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X50Y174      gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X50Y174      gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.216ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 1.759ns (30.347%)  route 4.037ns (69.653%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 35.850 - 33.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.520     3.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y159        FDRE (Prop_fdre_C_Q)         0.398     3.599 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.096     4.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X54Y160        LUT4 (Prop_lut4_I2_O)        0.249     4.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.019     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X55Y161        LUT6 (Prop_lut6_I3_O)        0.268     6.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.231    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.210     7.898    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X58Y159        LUT5 (Prop_lut5_I1_O)        0.119     8.017 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.713     8.730    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X58Y157        LUT3 (Prop_lut3_I1_O)        0.268     8.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.998    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X58Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402    35.850    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.325    36.175    
                         clock uncertainty           -0.035    36.140    
    SLICE_X58Y157        FDRE (Setup_fdre_C_D)        0.074    36.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.214    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                 27.216    

Slack (MET) :             27.220ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 1.759ns (30.378%)  route 4.031ns (69.622%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 35.850 - 33.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.520     3.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y159        FDRE (Prop_fdre_C_Q)         0.398     3.599 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.096     4.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X54Y160        LUT4 (Prop_lut4_I2_O)        0.249     4.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.019     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X55Y161        LUT6 (Prop_lut6_I3_O)        0.268     6.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.231    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.210     7.898    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X58Y159        LUT5 (Prop_lut5_I1_O)        0.119     8.017 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.707     8.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X58Y157        LUT3 (Prop_lut3_I1_O)        0.268     8.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.992    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X58Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402    35.850    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.325    36.175    
                         clock uncertainty           -0.035    36.140    
    SLICE_X58Y157        FDRE (Setup_fdre_C_D)        0.072    36.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.212    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                 27.220    

Slack (MET) :             27.259ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.709ns  (logic 1.582ns (27.710%)  route 4.127ns (72.290%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 35.849 - 33.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.520     3.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y159        FDRE (Prop_fdre_C_Q)         0.398     3.599 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.096     4.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X54Y160        LUT4 (Prop_lut4_I2_O)        0.249     4.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.019     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X55Y161        LUT6 (Prop_lut6_I3_O)        0.268     6.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.231    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.293     7.981    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y159        LUT6 (Prop_lut6_I5_O)        0.105     8.086 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.719     8.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X61Y159        LUT6 (Prop_lut6_I5_O)        0.105     8.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X61Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.401    35.849    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.325    36.174    
                         clock uncertainty           -0.035    36.139    
    SLICE_X61Y159        FDRE (Setup_fdre_C_D)        0.030    36.169    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.169    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                 27.259    

Slack (MET) :             27.513ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 1.759ns (31.998%)  route 3.738ns (68.002%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 35.850 - 33.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.520     3.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y159        FDRE (Prop_fdre_C_Q)         0.398     3.599 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.096     4.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X54Y160        LUT4 (Prop_lut4_I2_O)        0.249     4.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.019     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X55Y161        LUT6 (Prop_lut6_I3_O)        0.268     6.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.231    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.210     7.898    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X58Y159        LUT5 (Prop_lut5_I1_O)        0.119     8.017 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.414     8.431    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X60Y157        LUT3 (Prop_lut3_I1_O)        0.268     8.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X60Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402    35.850    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.325    36.175    
                         clock uncertainty           -0.035    36.140    
    SLICE_X60Y157        FDRE (Setup_fdre_C_D)        0.072    36.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.212    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                 27.513    

Slack (MET) :             27.519ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 1.759ns (32.021%)  route 3.734ns (67.979%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 35.850 - 33.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.520     3.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y159        FDRE (Prop_fdre_C_Q)         0.398     3.599 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.096     4.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X54Y160        LUT4 (Prop_lut4_I2_O)        0.249     4.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.019     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X55Y161        LUT6 (Prop_lut6_I3_O)        0.268     6.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.231    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.210     7.898    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X58Y159        LUT5 (Prop_lut5_I1_O)        0.119     8.017 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.410     8.427    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X60Y157        LUT3 (Prop_lut3_I1_O)        0.268     8.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X60Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402    35.850    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.325    36.175    
                         clock uncertainty           -0.035    36.140    
    SLICE_X60Y157        FDRE (Setup_fdre_C_D)        0.074    36.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.214    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                 27.519    

Slack (MET) :             27.521ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 1.759ns (32.021%)  route 3.734ns (67.979%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 35.850 - 33.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.520     3.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y159        FDRE (Prop_fdre_C_Q)         0.398     3.599 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.096     4.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X54Y160        LUT4 (Prop_lut4_I2_O)        0.249     4.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.019     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X55Y161        LUT6 (Prop_lut6_I3_O)        0.268     6.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.231    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.210     7.898    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X58Y159        LUT5 (Prop_lut5_I1_O)        0.119     8.017 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.410     8.427    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X60Y157        LUT3 (Prop_lut3_I1_O)        0.268     8.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X60Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402    35.850    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.325    36.175    
                         clock uncertainty           -0.035    36.140    
    SLICE_X60Y157        FDRE (Setup_fdre_C_D)        0.076    36.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.216    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                 27.521    

Slack (MET) :             27.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 1.759ns (32.179%)  route 3.707ns (67.821%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 35.850 - 33.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.520     3.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y159        FDRE (Prop_fdre_C_Q)         0.398     3.599 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.096     4.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X54Y160        LUT4 (Prop_lut4_I2_O)        0.249     4.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.019     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X55Y161        LUT6 (Prop_lut6_I3_O)        0.268     6.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.231    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.210     7.898    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X58Y159        LUT5 (Prop_lut5_I1_O)        0.119     8.017 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.383     8.400    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X58Y157        LUT3 (Prop_lut3_I1_O)        0.268     8.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.668    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X58Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402    35.850    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.325    36.175    
                         clock uncertainty           -0.035    36.140    
    SLICE_X58Y157        FDRE (Setup_fdre_C_D)        0.076    36.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.216    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                 27.548    

Slack (MET) :             27.557ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 1.582ns (28.871%)  route 3.898ns (71.129%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 35.849 - 33.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.520     3.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y159        FDRE (Prop_fdre_C_Q)         0.398     3.599 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.096     4.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X54Y160        LUT4 (Prop_lut4_I2_O)        0.249     4.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.019     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X55Y161        LUT6 (Prop_lut6_I3_O)        0.268     6.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.231    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.224     7.912    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X58Y159        LUT6 (Prop_lut6_I0_O)        0.105     8.017 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.560     8.576    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X58Y159        LUT6 (Prop_lut6_I0_O)        0.105     8.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.681    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X58Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.401    35.849    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.352    36.201    
                         clock uncertainty           -0.035    36.166    
    SLICE_X58Y159        FDRE (Setup_fdre_C_D)        0.072    36.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.238    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                 27.557    

Slack (MET) :             27.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 1.759ns (33.060%)  route 3.562ns (66.940%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 35.849 - 33.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.520     3.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y159        FDRE (Prop_fdre_C_Q)         0.398     3.599 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.096     4.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X54Y160        LUT4 (Prop_lut4_I2_O)        0.249     4.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.019     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X55Y161        LUT6 (Prop_lut6_I3_O)        0.268     6.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.231    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.210     7.898    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X58Y159        LUT5 (Prop_lut5_I1_O)        0.119     8.017 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.238     8.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X58Y159        LUT6 (Prop_lut6_I2_O)        0.268     8.522 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X58Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.401    35.849    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.352    36.201    
                         clock uncertainty           -0.035    36.166    
    SLICE_X58Y159        FDRE (Setup_fdre_C_D)        0.076    36.242    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.242    
                         arrival time                          -8.522    
  -------------------------------------------------------------------
                         slack                                 27.720    

Slack (MET) :             28.585ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.643ns (17.496%)  route 3.032ns (82.504%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 35.689 - 33.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518     3.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X54Y150        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y150        FDRE (Prop_fdre_C_Q)         0.433     3.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.506     5.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X51Y135        LUT6 (Prop_lut6_I0_O)        0.105     5.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.664     5.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X44Y135        LUT2 (Prop_lut2_I0_O)        0.105     6.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.862     6.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WE
    SLICE_X50Y132        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.241    35.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X50Y132        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.240    35.930    
                         clock uncertainty           -0.035    35.894    
    SLICE_X50Y132        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    35.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         35.459    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                 28.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.466%)  route 0.071ns (35.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y134        FDCE (Prop_fdce_C_Q)         0.128     1.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.071     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X50Y134        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y134        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.379     1.350    
    SLICE_X50Y134        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (75.032%)  route 0.062ns (24.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.643     1.424    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X57Y155        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y155        FDSE (Prop_fdse_C_Q)         0.141     1.565 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/Q
                         net (fo=2, routed)           0.062     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[20]
    SLICE_X56Y155        LUT4 (Prop_lut4_I3_O)        0.045     1.671 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[19]_i_1/O
                         net (fo=1, routed)           0.000     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[19]
    SLICE_X56Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.917     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X56Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/C
                         clock pessimism             -0.385     1.436    
    SLICE_X56Y155        FDRE (Hold_fdre_C_D)         0.121     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.429%)  route 0.071ns (35.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y134        FDCE (Prop_fdce_C_Q)         0.128     1.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.071     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X50Y134        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y134        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.379     1.350    
    SLICE_X50Y134        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.558     1.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X47Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141     1.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X47Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X47Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.394     1.338    
    SLICE_X47Y135        FDCE (Hold_fdce_C_D)         0.076     1.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDCE (Prop_fdce_C_Q)         0.141     1.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.055     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[2]
    SLICE_X45Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.393     1.340    
    SLICE_X45Y135        FDCE (Hold_fdce_C_D)         0.076     1.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X59Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y139        FDCE (Prop_fdce_C_Q)         0.141     1.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X59Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X59Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.395     1.340    
    SLICE_X59Y139        FDCE (Hold_fdce_C_D)         0.075     1.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.558     1.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X47Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141     1.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X47Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X47Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.394     1.338    
    SLICE_X47Y135        FDCE (Hold_fdce_C_D)         0.075     1.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y141        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y141        FDPE (Prop_fdpe_C_Q)         0.141     1.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg1
    SLICE_X51Y141        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y141        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.394     1.340    
    SLICE_X51Y141        FDPE (Hold_fdpe_C_D)         0.075     1.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.558     1.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y134        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y134        FDPE (Prop_fdpe_C_Q)         0.141     1.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_wr_reg1
    SLICE_X49Y134        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y134        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.393     1.338    
    SLICE_X49Y134        FDPE (Hold_fdpe_C_D)         0.075     1.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.558     1.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X47Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141     1.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X47Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X47Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.394     1.338    
    SLICE_X47Y135        FDCE (Hold_fdce_C_D)         0.071     1.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X54Y154  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X58Y154  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X58Y154  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X58Y154  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X58Y154  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X58Y155  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X58Y155  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X56Y155  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X56Y155  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
  To Clock:  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@4.000ns - gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.379ns (36.260%)  route 0.666ns (63.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 6.601 - 4.000 ) 
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          1.433     2.771    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X82Y130        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y130        FDRE (Prop_fdre_C_Q)         0.379     3.150 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/Q
                         net (fo=1, routed)           0.666     3.816    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync4
    SLICE_X82Y130        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     5.199    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.276 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          1.325     6.601    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X82Y130        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
                         clock pessimism              0.170     6.771    
                         clock uncertainty           -0.035     6.736    
    SLICE_X82Y130        FDRE (Setup_fdre_C_D)       -0.027     6.709    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5
  -------------------------------------------------------------------
                         required time                          6.709    
                         arrival time                          -3.816    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@4.000ns - gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.398ns (46.654%)  route 0.455ns (53.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 6.713 - 4.000 ) 
    Source Clock Delay      (SCD):    2.889ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          1.551     2.889    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X78Y171        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y171        FDRE (Prop_fdre_C_Q)         0.398     3.287 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/Q
                         net (fo=1, routed)           0.455     3.742    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync5
    SLICE_X78Y171        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     5.199    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.276 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          1.437     6.713    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X78Y171        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/C
                         clock pessimism              0.176     6.889    
                         clock uncertainty           -0.035     6.853    
    SLICE_X78Y171        FDRE (Setup_fdre_C_D)       -0.158     6.695    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6
  -------------------------------------------------------------------
                         required time                          6.695    
                         arrival time                          -3.742    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.998ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@4.000ns - gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.348ns (45.796%)  route 0.412ns (54.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 6.601 - 4.000 ) 
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          1.433     2.771    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X82Y130        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y130        FDRE (Prop_fdre_C_Q)         0.348     3.119 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/Q
                         net (fo=1, routed)           0.412     3.531    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync3
    SLICE_X82Y130        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     5.199    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.276 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          1.325     6.601    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X82Y130        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
                         clock pessimism              0.170     6.771    
                         clock uncertainty           -0.035     6.736    
    SLICE_X82Y130        FDRE (Setup_fdre_C_D)       -0.207     6.529    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          6.529    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                  2.998    

Slack (MET) :             2.998ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@4.000ns - gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.398ns (49.267%)  route 0.410ns (50.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 6.713 - 4.000 ) 
    Source Clock Delay      (SCD):    2.889ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          1.551     2.889    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X78Y171        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y171        FDRE (Prop_fdre_C_Q)         0.398     3.287 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/Q
                         net (fo=1, routed)           0.410     3.697    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync3
    SLICE_X78Y171        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     5.199    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.276 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          1.437     6.713    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X78Y171        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
                         clock pessimism              0.176     6.889    
                         clock uncertainty           -0.035     6.853    
    SLICE_X78Y171        FDRE (Setup_fdre_C_D)       -0.159     6.694    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -3.697    
  -------------------------------------------------------------------
                         slack                                  2.998    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@4.000ns - gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.348ns (48.130%)  route 0.375ns (51.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 6.601 - 4.000 ) 
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          1.433     2.771    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X82Y130        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y130        FDRE (Prop_fdre_C_Q)         0.348     3.119 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/Q
                         net (fo=1, routed)           0.375     3.494    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync5
    SLICE_X82Y130        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     5.199    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.276 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          1.325     6.601    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X82Y130        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/C
                         clock pessimism              0.170     6.771    
                         clock uncertainty           -0.035     6.736    
    SLICE_X82Y130        FDRE (Setup_fdre_C_D)       -0.208     6.528    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6
  -------------------------------------------------------------------
                         required time                          6.528    
                         arrival time                          -3.494    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@4.000ns - gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.348ns (48.433%)  route 0.371ns (51.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 6.677 - 4.000 ) 
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          1.517     2.855    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X71Y185        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y185        FDRE (Prop_fdre_C_Q)         0.348     3.203 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/Q
                         net (fo=1, routed)           0.371     3.573    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync3
    SLICE_X71Y185        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     5.199    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.276 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          1.401     6.677    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X71Y185        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
                         clock pessimism              0.178     6.855    
                         clock uncertainty           -0.035     6.819    
    SLICE_X71Y185        FDRE (Setup_fdre_C_D)       -0.207     6.612    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          6.612    
                         arrival time                          -3.573    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@4.000ns - gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.348ns (48.433%)  route 0.371ns (51.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 6.724 - 4.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          1.566     2.904    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X73Y194        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y194        FDRE (Prop_fdre_C_Q)         0.348     3.252 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/Q
                         net (fo=1, routed)           0.371     3.622    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync3
    SLICE_X73Y194        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     5.199    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.276 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          1.448     6.724    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X73Y194        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
                         clock pessimism              0.180     6.904    
                         clock uncertainty           -0.035     6.868    
    SLICE_X73Y194        FDRE (Setup_fdre_C_D)       -0.207     6.661    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          6.661    
                         arrival time                          -3.622    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@4.000ns - gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.348ns (48.656%)  route 0.367ns (51.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 6.677 - 4.000 ) 
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          1.517     2.855    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X71Y185        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y185        FDRE (Prop_fdre_C_Q)         0.348     3.203 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/Q
                         net (fo=1, routed)           0.367     3.570    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync5
    SLICE_X71Y185        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     5.199    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.276 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          1.401     6.677    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X71Y185        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/C
                         clock pessimism              0.178     6.855    
                         clock uncertainty           -0.035     6.819    
    SLICE_X71Y185        FDRE (Setup_fdre_C_D)       -0.208     6.611    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6
  -------------------------------------------------------------------
                         required time                          6.611    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@4.000ns - gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.348ns (48.656%)  route 0.367ns (51.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 6.724 - 4.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          1.566     2.904    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X73Y194        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y194        FDRE (Prop_fdre_C_Q)         0.348     3.252 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/Q
                         net (fo=1, routed)           0.367     3.619    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync5
    SLICE_X73Y194        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     5.199    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.276 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          1.448     6.724    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X73Y194        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/C
                         clock pessimism              0.180     6.904    
                         clock uncertainty           -0.035     6.868    
    SLICE_X73Y194        FDRE (Setup_fdre_C_D)       -0.208     6.660    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6
  -------------------------------------------------------------------
                         required time                          6.660    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.043ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@4.000ns - gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.433ns (47.093%)  route 0.486ns (52.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 6.713 - 4.000 ) 
    Source Clock Delay      (SCD):    2.889ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          1.551     2.889    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X78Y171        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y171        FDRE (Prop_fdre_C_Q)         0.433     3.322 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/Q
                         net (fo=1, routed)           0.486     3.808    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync4
    SLICE_X78Y171        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     5.199    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.276 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          1.437     6.713    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X78Y171        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
                         clock pessimism              0.176     6.889    
                         clock uncertainty           -0.035     6.853    
    SLICE_X78Y171        FDRE (Setup_fdre_C_D)       -0.002     6.851    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5
  -------------------------------------------------------------------
                         required time                          6.851    
                         arrival time                          -3.808    
  -------------------------------------------------------------------
                         slack                                  3.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns - gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.474ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          0.640     1.160    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X71Y185        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y185        FDRE (Prop_fdre_C_Q)         0.141     1.301 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.356    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync1
    SLICE_X71Y185        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          0.915     1.474    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X71Y185        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
                         clock pessimism             -0.314     1.160    
    SLICE_X71Y185        FDRE (Hold_fdre_C_D)         0.075     1.235    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns - gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          0.664     1.184    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X73Y194        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y194        FDRE (Prop_fdre_C_Q)         0.141     1.325 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.380    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync1
    SLICE_X73Y194        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          0.940     1.499    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X73Y194        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
                         clock pessimism             -0.315     1.184    
    SLICE_X73Y194        FDRE (Hold_fdre_C_D)         0.075     1.259    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns - gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          0.592     1.111    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X82Y130        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y130        FDRE (Prop_fdre_C_Q)         0.141     1.252 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/Q
                         net (fo=1, routed)           0.064     1.316    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync1
    SLICE_X82Y130        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          0.861     1.420    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X82Y130        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
                         clock pessimism             -0.309     1.111    
    SLICE_X82Y130        FDRE (Hold_fdre_C_D)         0.075     1.186    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns - gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          0.655     1.175    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X78Y171        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y171        FDRE (Prop_fdre_C_Q)         0.164     1.339 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.394    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync1
    SLICE_X78Y171        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          0.929     1.488    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X78Y171        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
                         clock pessimism             -0.313     1.175    
    SLICE_X78Y171        FDRE (Hold_fdre_C_D)         0.060     1.235    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns - gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          0.664     1.184    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X73Y194        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y194        FDRE (Prop_fdre_C_Q)         0.128     1.312 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     1.427    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync2
    SLICE_X73Y194        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          0.940     1.499    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X73Y194        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
                         clock pessimism             -0.315     1.184    
    SLICE_X73Y194        FDRE (Hold_fdre_C_D)         0.017     1.201    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns - gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          0.592     1.111    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X82Y130        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y130        FDRE (Prop_fdre_C_Q)         0.128     1.239 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     1.355    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync2
    SLICE_X82Y130        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          0.861     1.420    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X82Y130        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
                         clock pessimism             -0.309     1.111    
    SLICE_X82Y130        FDRE (Hold_fdre_C_D)         0.017     1.128    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns - gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.474ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          0.640     1.160    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X71Y185        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y185        FDRE (Prop_fdre_C_Q)         0.128     1.288 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     1.403    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync2
    SLICE_X71Y185        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          0.915     1.474    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X71Y185        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
                         clock pessimism             -0.314     1.160    
    SLICE_X71Y185        FDRE (Hold_fdre_C_D)         0.017     1.177    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns - gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.659%)  route 0.197ns (58.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.474ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          0.640     1.160    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X71Y185        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y185        FDRE (Prop_fdre_C_Q)         0.141     1.301 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/Q
                         net (fo=1, routed)           0.197     1.498    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync4
    SLICE_X71Y185        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          0.915     1.474    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X71Y185        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
                         clock pessimism             -0.314     1.160    
    SLICE_X71Y185        FDRE (Hold_fdre_C_D)         0.076     1.236    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns - gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.659%)  route 0.197ns (58.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          0.664     1.184    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X73Y194        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y194        FDRE (Prop_fdre_C_Q)         0.141     1.325 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/Q
                         net (fo=1, routed)           0.197     1.522    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync4
    SLICE_X73Y194        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          0.940     1.499    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X73Y194        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
                         clock pessimism             -0.315     1.184    
    SLICE_X73Y194        FDRE (Hold_fdre_C_D)         0.076     1.260    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns - gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.153%)  route 0.116ns (43.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          0.655     1.175    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X78Y171        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y171        FDRE (Prop_fdre_C_Q)         0.148     1.323 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     1.438    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync2
    SLICE_X78Y171        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/O
                         net (fo=36, routed)          0.929     1.488    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X78Y171        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
                         clock pessimism             -0.313     1.175    
    SLICE_X78Y171        FDRE (Hold_fdre_C_D)         0.000     1.175    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         4.000       1.576      GTPE2_CHANNEL_X0Y4  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.000       2.408      BUFGCTRL_X0Y17      gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/I
Min Period        n/a     BUFG/I                  n/a            1.592         4.000       2.408      BUFGCTRL_X0Y16      gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/txout0_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y1     gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDPE/C                  n/a            1.000         4.000       3.000      SLICE_X84Y129       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/reset_sync1_tx/C
Min Period        n/a     FDPE/C                  n/a            1.000         4.000       3.000      SLICE_X84Y129       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/reset_sync2_tx/C
Min Period        n/a     FDCE/C                  n/a            1.000         4.000       3.000      SLICE_X83Y130       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/txpmaresetdone_i_reg/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.000       3.000      SLICE_X82Y130       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.000       3.000      SLICE_X82Y130       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.000       3.000      SLICE_X82Y130       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       4.000       96.000     MMCME2_ADV_X0Y1     gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y1     gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y1     gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDPE/C                  n/a            0.500         2.000       1.500      SLICE_X84Y129       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/reset_sync1_tx/C
Low Pulse Width   Fast    FDPE/C                  n/a            0.500         2.000       1.500      SLICE_X84Y129       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/reset_sync1_tx/C
Low Pulse Width   Slow    FDPE/C                  n/a            0.500         2.000       1.500      SLICE_X84Y129       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/reset_sync2_tx/C
Low Pulse Width   Fast    FDPE/C                  n/a            0.500         2.000       1.500      SLICE_X84Y129       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/reset_sync2_tx/C
Low Pulse Width   Slow    FDCE/C                  n/a            0.500         2.000       1.500      SLICE_X83Y130       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/txpmaresetdone_i_reg/C
Low Pulse Width   Fast    FDCE/C                  n/a            0.500         2.000       1.500      SLICE_X83Y130       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/txpmaresetdone_i_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.000       1.500      SLICE_X82Y130       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.000       1.500      SLICE_X82Y130       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y1     gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y1     gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDPE/C                  n/a            0.500         2.000       1.500      SLICE_X84Y129       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/reset_sync1_tx/C
High Pulse Width  Fast    FDPE/C                  n/a            0.500         2.000       1.500      SLICE_X84Y129       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/reset_sync1_tx/C
High Pulse Width  Slow    FDPE/C                  n/a            0.500         2.000       1.500      SLICE_X84Y129       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/reset_sync2_tx/C
High Pulse Width  Fast    FDPE/C                  n/a            0.500         2.000       1.500      SLICE_X84Y129       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/reset_sync2_tx/C
High Pulse Width  Slow    FDCE/C                  n/a            0.500         2.000       1.500      SLICE_X83Y130       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/txpmaresetdone_i_reg/C
High Pulse Width  Fast    FDCE/C                  n/a            0.500         2.000       1.500      SLICE_X83Y130       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/txpmaresetdone_i_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.000       1.500      SLICE_X82Y130       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.000       1.500      SLICE_X82Y130       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y1  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y1  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.000       96.000     MMCME2_ADV_X0Y1  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y1  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.940ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 1.343ns (26.075%)  route 3.808ns (73.925%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 13.347 - 8.000 ) 
    Source Clock Delay      (SCD):    5.687ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.343     5.687    u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X56Y129        FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y129        FDRE (Prop_fdre_C_Q)         0.433     6.120 f  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/Q
                         net (fo=32, routed)          1.049     7.169    u0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[7]
    SLICE_X57Y118        LUT6 (Prop_lut6_I2_O)        0.105     7.274 f  u0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.524     7.799    u0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X56Y117        LUT4 (Prop_lut4_I0_O)        0.126     7.925 f  u0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           0.720     8.645    u0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X69Y116        LUT6 (Prop_lut6_I0_O)        0.283     8.928 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_5/O
                         net (fo=3, routed)           0.321     9.249    u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_5_n_0
    SLICE_X69Y116        LUT3 (Prop_lut3_I2_O)        0.108     9.357 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[0]_i_3/O
                         net (fo=3, routed)           0.586     9.944    u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[0]_i_3_n_0
    SLICE_X69Y118        LUT2 (Prop_lut2_I0_O)        0.288    10.232 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=4, routed)           0.606    10.838    u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X68Y118        FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     9.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302    10.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    12.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.245    13.347    u0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X68Y118        FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]/C
                         clock pessimism              0.309    13.655    
                         clock uncertainty           -0.061    13.594    
    SLICE_X68Y118        FDRE (Setup_fdre_C_R)       -0.514    13.080    u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]
  -------------------------------------------------------------------
                         required time                         13.080    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 1.343ns (26.075%)  route 3.808ns (73.925%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 13.347 - 8.000 ) 
    Source Clock Delay      (SCD):    5.687ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.343     5.687    u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X56Y129        FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y129        FDRE (Prop_fdre_C_Q)         0.433     6.120 f  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/Q
                         net (fo=32, routed)          1.049     7.169    u0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[7]
    SLICE_X57Y118        LUT6 (Prop_lut6_I2_O)        0.105     7.274 f  u0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.524     7.799    u0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X56Y117        LUT4 (Prop_lut4_I0_O)        0.126     7.925 f  u0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           0.720     8.645    u0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X69Y116        LUT6 (Prop_lut6_I0_O)        0.283     8.928 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_5/O
                         net (fo=3, routed)           0.321     9.249    u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_5_n_0
    SLICE_X69Y116        LUT3 (Prop_lut3_I2_O)        0.108     9.357 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[0]_i_3/O
                         net (fo=3, routed)           0.586     9.944    u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[0]_i_3_n_0
    SLICE_X69Y118        LUT2 (Prop_lut2_I0_O)        0.288    10.232 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=4, routed)           0.606    10.838    u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X68Y118        FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     9.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302    10.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    12.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.245    13.347    u0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X68Y118        FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/C
                         clock pessimism              0.309    13.655    
                         clock uncertainty           -0.061    13.594    
    SLICE_X68Y118        FDRE (Setup_fdre_C_R)       -0.514    13.080    u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]
  -------------------------------------------------------------------
                         required time                         13.080    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 1.343ns (26.075%)  route 3.808ns (73.925%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 13.347 - 8.000 ) 
    Source Clock Delay      (SCD):    5.687ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.343     5.687    u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X56Y129        FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y129        FDRE (Prop_fdre_C_Q)         0.433     6.120 f  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/Q
                         net (fo=32, routed)          1.049     7.169    u0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[7]
    SLICE_X57Y118        LUT6 (Prop_lut6_I2_O)        0.105     7.274 f  u0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.524     7.799    u0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X56Y117        LUT4 (Prop_lut4_I0_O)        0.126     7.925 f  u0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           0.720     8.645    u0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X69Y116        LUT6 (Prop_lut6_I0_O)        0.283     8.928 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_5/O
                         net (fo=3, routed)           0.321     9.249    u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_5_n_0
    SLICE_X69Y116        LUT3 (Prop_lut3_I2_O)        0.108     9.357 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[0]_i_3/O
                         net (fo=3, routed)           0.586     9.944    u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[0]_i_3_n_0
    SLICE_X69Y118        LUT2 (Prop_lut2_I0_O)        0.288    10.232 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=4, routed)           0.606    10.838    u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X68Y118        FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     9.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302    10.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    12.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.245    13.347    u0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X68Y118        FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]/C
                         clock pessimism              0.309    13.655    
                         clock uncertainty           -0.061    13.594    
    SLICE_X68Y118        FDRE (Setup_fdre_C_R)       -0.514    13.080    u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]
  -------------------------------------------------------------------
                         required time                         13.080    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 1.343ns (26.075%)  route 3.808ns (73.925%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 13.347 - 8.000 ) 
    Source Clock Delay      (SCD):    5.687ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.343     5.687    u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X56Y129        FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y129        FDRE (Prop_fdre_C_Q)         0.433     6.120 f  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/Q
                         net (fo=32, routed)          1.049     7.169    u0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[7]
    SLICE_X57Y118        LUT6 (Prop_lut6_I2_O)        0.105     7.274 f  u0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.524     7.799    u0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X56Y117        LUT4 (Prop_lut4_I0_O)        0.126     7.925 f  u0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           0.720     8.645    u0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X69Y116        LUT6 (Prop_lut6_I0_O)        0.283     8.928 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_5/O
                         net (fo=3, routed)           0.321     9.249    u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_5_n_0
    SLICE_X69Y116        LUT3 (Prop_lut3_I2_O)        0.108     9.357 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[0]_i_3/O
                         net (fo=3, routed)           0.586     9.944    u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[0]_i_3_n_0
    SLICE_X69Y118        LUT2 (Prop_lut2_I0_O)        0.288    10.232 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=4, routed)           0.606    10.838    u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X68Y118        FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     9.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302    10.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    12.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.245    13.347    u0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X68Y118        FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/C
                         clock pessimism              0.309    13.655    
                         clock uncertainty           -0.061    13.594    
    SLICE_X68Y118        FDRE (Setup_fdre_C_R)       -0.514    13.080    u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]
  -------------------------------------------------------------------
                         required time                         13.080    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 packet_rec_m0/last_sequence_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 2.820ns (54.476%)  route 2.357ns (45.524%))
  Logic Levels:           11  (CARRY4=9 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 13.346 - 8.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.436     5.780    packet_rec_m0/GT3_RXUSRCLK2_OUT
    SLICE_X78Y139        FDRE                                         r  packet_rec_m0/last_sequence_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y139        FDRE (Prop_fdre_C_Q)         0.433     6.213 r  packet_rec_m0/last_sequence_number_reg[1]/Q
                         net (fo=1, routed)           0.467     6.680    packet_rec_m0/last_sequence_number[1]
    SLICE_X78Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     7.229 r  packet_rec_m0/error_packet_cnt1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.229    packet_rec_m0/error_packet_cnt1_carry_i_7_n_0
    SLICE_X78Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.329 r  packet_rec_m0/error_packet_cnt1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.329    packet_rec_m0/error_packet_cnt1_carry_i_6_n_0
    SLICE_X78Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.429 r  packet_rec_m0/error_packet_cnt1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.429    packet_rec_m0/error_packet_cnt1_carry_i_5_n_0
    SLICE_X78Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.529 r  packet_rec_m0/error_packet_cnt1_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.529    packet_rec_m0/error_packet_cnt1_carry__0_i_7_n_0
    SLICE_X78Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.629 r  packet_rec_m0/error_packet_cnt1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.629    packet_rec_m0/error_packet_cnt1_carry__0_i_6_n_0
    SLICE_X78Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.729 r  packet_rec_m0/error_packet_cnt1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.729    packet_rec_m0/error_packet_cnt1_carry__0_i_5_n_0
    SLICE_X78Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.829 r  packet_rec_m0/error_packet_cnt1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.829    packet_rec_m0/error_packet_cnt1_carry__1_i_5_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.086 r  packet_rec_m0/error_packet_cnt1_carry__1_i_4/O[1]
                         net (fo=1, routed)           0.442     8.528    packet_rec_m0/error_packet_cnt2[29]
    SLICE_X79Y143        LUT6 (Prop_lut6_I2_O)        0.245     8.773 r  packet_rec_m0/error_packet_cnt1_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.773    packet_rec_m0/error_packet_cnt1_carry__1_i_2_n_0
    SLICE_X79Y143        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     9.248 r  packet_rec_m0/error_packet_cnt1_carry__1/CO[2]
                         net (fo=1, routed)           0.381     9.629    packet_rec_m0/error_packet_cnt1
    SLICE_X74Y143        LUT5 (Prop_lut5_I4_O)        0.261     9.890 r  packet_rec_m0/error_packet_cnt[0]_i_1/O
                         net (fo=32, routed)          1.067    10.957    packet_rec_m0/error_packet_cnt
    SLICE_X71Y130        FDRE                                         r  packet_rec_m0/error_packet_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     9.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302    10.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    12.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.244    13.346    packet_rec_m0/GT3_RXUSRCLK2_OUT
    SLICE_X71Y130        FDRE                                         r  packet_rec_m0/error_packet_cnt_reg[0]/C
                         clock pessimism              0.309    13.654    
                         clock uncertainty           -0.061    13.593    
    SLICE_X71Y130        FDRE (Setup_fdre_C_CE)      -0.168    13.425    packet_rec_m0/error_packet_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.425    
                         arrival time                         -10.957    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 packet_rec_m0/last_sequence_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 2.820ns (54.476%)  route 2.357ns (45.524%))
  Logic Levels:           11  (CARRY4=9 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 13.346 - 8.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.436     5.780    packet_rec_m0/GT3_RXUSRCLK2_OUT
    SLICE_X78Y139        FDRE                                         r  packet_rec_m0/last_sequence_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y139        FDRE (Prop_fdre_C_Q)         0.433     6.213 r  packet_rec_m0/last_sequence_number_reg[1]/Q
                         net (fo=1, routed)           0.467     6.680    packet_rec_m0/last_sequence_number[1]
    SLICE_X78Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     7.229 r  packet_rec_m0/error_packet_cnt1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.229    packet_rec_m0/error_packet_cnt1_carry_i_7_n_0
    SLICE_X78Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.329 r  packet_rec_m0/error_packet_cnt1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.329    packet_rec_m0/error_packet_cnt1_carry_i_6_n_0
    SLICE_X78Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.429 r  packet_rec_m0/error_packet_cnt1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.429    packet_rec_m0/error_packet_cnt1_carry_i_5_n_0
    SLICE_X78Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.529 r  packet_rec_m0/error_packet_cnt1_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.529    packet_rec_m0/error_packet_cnt1_carry__0_i_7_n_0
    SLICE_X78Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.629 r  packet_rec_m0/error_packet_cnt1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.629    packet_rec_m0/error_packet_cnt1_carry__0_i_6_n_0
    SLICE_X78Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.729 r  packet_rec_m0/error_packet_cnt1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.729    packet_rec_m0/error_packet_cnt1_carry__0_i_5_n_0
    SLICE_X78Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.829 r  packet_rec_m0/error_packet_cnt1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.829    packet_rec_m0/error_packet_cnt1_carry__1_i_5_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.086 r  packet_rec_m0/error_packet_cnt1_carry__1_i_4/O[1]
                         net (fo=1, routed)           0.442     8.528    packet_rec_m0/error_packet_cnt2[29]
    SLICE_X79Y143        LUT6 (Prop_lut6_I2_O)        0.245     8.773 r  packet_rec_m0/error_packet_cnt1_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.773    packet_rec_m0/error_packet_cnt1_carry__1_i_2_n_0
    SLICE_X79Y143        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     9.248 r  packet_rec_m0/error_packet_cnt1_carry__1/CO[2]
                         net (fo=1, routed)           0.381     9.629    packet_rec_m0/error_packet_cnt1
    SLICE_X74Y143        LUT5 (Prop_lut5_I4_O)        0.261     9.890 r  packet_rec_m0/error_packet_cnt[0]_i_1/O
                         net (fo=32, routed)          1.067    10.957    packet_rec_m0/error_packet_cnt
    SLICE_X71Y130        FDRE                                         r  packet_rec_m0/error_packet_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     9.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302    10.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    12.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.244    13.346    packet_rec_m0/GT3_RXUSRCLK2_OUT
    SLICE_X71Y130        FDRE                                         r  packet_rec_m0/error_packet_cnt_reg[1]/C
                         clock pessimism              0.309    13.654    
                         clock uncertainty           -0.061    13.593    
    SLICE_X71Y130        FDRE (Setup_fdre_C_CE)      -0.168    13.425    packet_rec_m0/error_packet_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.425    
                         arrival time                         -10.957    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 packet_rec_m0/last_sequence_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 2.820ns (54.476%)  route 2.357ns (45.524%))
  Logic Levels:           11  (CARRY4=9 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 13.346 - 8.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.436     5.780    packet_rec_m0/GT3_RXUSRCLK2_OUT
    SLICE_X78Y139        FDRE                                         r  packet_rec_m0/last_sequence_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y139        FDRE (Prop_fdre_C_Q)         0.433     6.213 r  packet_rec_m0/last_sequence_number_reg[1]/Q
                         net (fo=1, routed)           0.467     6.680    packet_rec_m0/last_sequence_number[1]
    SLICE_X78Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     7.229 r  packet_rec_m0/error_packet_cnt1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.229    packet_rec_m0/error_packet_cnt1_carry_i_7_n_0
    SLICE_X78Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.329 r  packet_rec_m0/error_packet_cnt1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.329    packet_rec_m0/error_packet_cnt1_carry_i_6_n_0
    SLICE_X78Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.429 r  packet_rec_m0/error_packet_cnt1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.429    packet_rec_m0/error_packet_cnt1_carry_i_5_n_0
    SLICE_X78Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.529 r  packet_rec_m0/error_packet_cnt1_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.529    packet_rec_m0/error_packet_cnt1_carry__0_i_7_n_0
    SLICE_X78Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.629 r  packet_rec_m0/error_packet_cnt1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.629    packet_rec_m0/error_packet_cnt1_carry__0_i_6_n_0
    SLICE_X78Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.729 r  packet_rec_m0/error_packet_cnt1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.729    packet_rec_m0/error_packet_cnt1_carry__0_i_5_n_0
    SLICE_X78Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.829 r  packet_rec_m0/error_packet_cnt1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.829    packet_rec_m0/error_packet_cnt1_carry__1_i_5_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.086 r  packet_rec_m0/error_packet_cnt1_carry__1_i_4/O[1]
                         net (fo=1, routed)           0.442     8.528    packet_rec_m0/error_packet_cnt2[29]
    SLICE_X79Y143        LUT6 (Prop_lut6_I2_O)        0.245     8.773 r  packet_rec_m0/error_packet_cnt1_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.773    packet_rec_m0/error_packet_cnt1_carry__1_i_2_n_0
    SLICE_X79Y143        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     9.248 r  packet_rec_m0/error_packet_cnt1_carry__1/CO[2]
                         net (fo=1, routed)           0.381     9.629    packet_rec_m0/error_packet_cnt1
    SLICE_X74Y143        LUT5 (Prop_lut5_I4_O)        0.261     9.890 r  packet_rec_m0/error_packet_cnt[0]_i_1/O
                         net (fo=32, routed)          1.067    10.957    packet_rec_m0/error_packet_cnt
    SLICE_X71Y130        FDRE                                         r  packet_rec_m0/error_packet_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     9.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302    10.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    12.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.244    13.346    packet_rec_m0/GT3_RXUSRCLK2_OUT
    SLICE_X71Y130        FDRE                                         r  packet_rec_m0/error_packet_cnt_reg[2]/C
                         clock pessimism              0.309    13.654    
                         clock uncertainty           -0.061    13.593    
    SLICE_X71Y130        FDRE (Setup_fdre_C_CE)      -0.168    13.425    packet_rec_m0/error_packet_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.425    
                         arrival time                         -10.957    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 packet_rec_m0/last_sequence_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 2.820ns (54.476%)  route 2.357ns (45.524%))
  Logic Levels:           11  (CARRY4=9 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 13.346 - 8.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.436     5.780    packet_rec_m0/GT3_RXUSRCLK2_OUT
    SLICE_X78Y139        FDRE                                         r  packet_rec_m0/last_sequence_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y139        FDRE (Prop_fdre_C_Q)         0.433     6.213 r  packet_rec_m0/last_sequence_number_reg[1]/Q
                         net (fo=1, routed)           0.467     6.680    packet_rec_m0/last_sequence_number[1]
    SLICE_X78Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     7.229 r  packet_rec_m0/error_packet_cnt1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.229    packet_rec_m0/error_packet_cnt1_carry_i_7_n_0
    SLICE_X78Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.329 r  packet_rec_m0/error_packet_cnt1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.329    packet_rec_m0/error_packet_cnt1_carry_i_6_n_0
    SLICE_X78Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.429 r  packet_rec_m0/error_packet_cnt1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.429    packet_rec_m0/error_packet_cnt1_carry_i_5_n_0
    SLICE_X78Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.529 r  packet_rec_m0/error_packet_cnt1_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.529    packet_rec_m0/error_packet_cnt1_carry__0_i_7_n_0
    SLICE_X78Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.629 r  packet_rec_m0/error_packet_cnt1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.629    packet_rec_m0/error_packet_cnt1_carry__0_i_6_n_0
    SLICE_X78Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.729 r  packet_rec_m0/error_packet_cnt1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.729    packet_rec_m0/error_packet_cnt1_carry__0_i_5_n_0
    SLICE_X78Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.829 r  packet_rec_m0/error_packet_cnt1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.829    packet_rec_m0/error_packet_cnt1_carry__1_i_5_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.086 r  packet_rec_m0/error_packet_cnt1_carry__1_i_4/O[1]
                         net (fo=1, routed)           0.442     8.528    packet_rec_m0/error_packet_cnt2[29]
    SLICE_X79Y143        LUT6 (Prop_lut6_I2_O)        0.245     8.773 r  packet_rec_m0/error_packet_cnt1_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.773    packet_rec_m0/error_packet_cnt1_carry__1_i_2_n_0
    SLICE_X79Y143        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     9.248 r  packet_rec_m0/error_packet_cnt1_carry__1/CO[2]
                         net (fo=1, routed)           0.381     9.629    packet_rec_m0/error_packet_cnt1
    SLICE_X74Y143        LUT5 (Prop_lut5_I4_O)        0.261     9.890 r  packet_rec_m0/error_packet_cnt[0]_i_1/O
                         net (fo=32, routed)          1.067    10.957    packet_rec_m0/error_packet_cnt
    SLICE_X71Y130        FDRE                                         r  packet_rec_m0/error_packet_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     9.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302    10.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    12.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.244    13.346    packet_rec_m0/GT3_RXUSRCLK2_OUT
    SLICE_X71Y130        FDRE                                         r  packet_rec_m0/error_packet_cnt_reg[3]/C
                         clock pessimism              0.309    13.654    
                         clock uncertainty           -0.061    13.593    
    SLICE_X71Y130        FDRE (Setup_fdre_C_CE)      -0.168    13.425    packet_rec_m0/error_packet_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.425    
                         arrival time                         -10.957    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.577ns  (required time - arrival time)
  Source:                 packet_rec_m0/last_sequence_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 2.820ns (55.635%)  route 2.249ns (44.365%))
  Logic Levels:           11  (CARRY4=9 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 13.347 - 8.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.436     5.780    packet_rec_m0/GT3_RXUSRCLK2_OUT
    SLICE_X78Y139        FDRE                                         r  packet_rec_m0/last_sequence_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y139        FDRE (Prop_fdre_C_Q)         0.433     6.213 r  packet_rec_m0/last_sequence_number_reg[1]/Q
                         net (fo=1, routed)           0.467     6.680    packet_rec_m0/last_sequence_number[1]
    SLICE_X78Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     7.229 r  packet_rec_m0/error_packet_cnt1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.229    packet_rec_m0/error_packet_cnt1_carry_i_7_n_0
    SLICE_X78Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.329 r  packet_rec_m0/error_packet_cnt1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.329    packet_rec_m0/error_packet_cnt1_carry_i_6_n_0
    SLICE_X78Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.429 r  packet_rec_m0/error_packet_cnt1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.429    packet_rec_m0/error_packet_cnt1_carry_i_5_n_0
    SLICE_X78Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.529 r  packet_rec_m0/error_packet_cnt1_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.529    packet_rec_m0/error_packet_cnt1_carry__0_i_7_n_0
    SLICE_X78Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.629 r  packet_rec_m0/error_packet_cnt1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.629    packet_rec_m0/error_packet_cnt1_carry__0_i_6_n_0
    SLICE_X78Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.729 r  packet_rec_m0/error_packet_cnt1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.729    packet_rec_m0/error_packet_cnt1_carry__0_i_5_n_0
    SLICE_X78Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.829 r  packet_rec_m0/error_packet_cnt1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.829    packet_rec_m0/error_packet_cnt1_carry__1_i_5_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.086 r  packet_rec_m0/error_packet_cnt1_carry__1_i_4/O[1]
                         net (fo=1, routed)           0.442     8.528    packet_rec_m0/error_packet_cnt2[29]
    SLICE_X79Y143        LUT6 (Prop_lut6_I2_O)        0.245     8.773 r  packet_rec_m0/error_packet_cnt1_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.773    packet_rec_m0/error_packet_cnt1_carry__1_i_2_n_0
    SLICE_X79Y143        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     9.248 r  packet_rec_m0/error_packet_cnt1_carry__1/CO[2]
                         net (fo=1, routed)           0.381     9.629    packet_rec_m0/error_packet_cnt1
    SLICE_X74Y143        LUT5 (Prop_lut5_I4_O)        0.261     9.890 r  packet_rec_m0/error_packet_cnt[0]_i_1/O
                         net (fo=32, routed)          0.959    10.849    packet_rec_m0/error_packet_cnt
    SLICE_X71Y131        FDRE                                         r  packet_rec_m0/error_packet_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     9.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302    10.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    12.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.245    13.347    packet_rec_m0/GT3_RXUSRCLK2_OUT
    SLICE_X71Y131        FDRE                                         r  packet_rec_m0/error_packet_cnt_reg[4]/C
                         clock pessimism              0.309    13.655    
                         clock uncertainty           -0.061    13.594    
    SLICE_X71Y131        FDRE (Setup_fdre_C_CE)      -0.168    13.426    packet_rec_m0/error_packet_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.426    
                         arrival time                         -10.849    
  -------------------------------------------------------------------
                         slack                                  2.577    

Slack (MET) :             2.577ns  (required time - arrival time)
  Source:                 packet_rec_m0/last_sequence_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 2.820ns (55.635%)  route 2.249ns (44.365%))
  Logic Levels:           11  (CARRY4=9 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 13.347 - 8.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.436     5.780    packet_rec_m0/GT3_RXUSRCLK2_OUT
    SLICE_X78Y139        FDRE                                         r  packet_rec_m0/last_sequence_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y139        FDRE (Prop_fdre_C_Q)         0.433     6.213 r  packet_rec_m0/last_sequence_number_reg[1]/Q
                         net (fo=1, routed)           0.467     6.680    packet_rec_m0/last_sequence_number[1]
    SLICE_X78Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     7.229 r  packet_rec_m0/error_packet_cnt1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.229    packet_rec_m0/error_packet_cnt1_carry_i_7_n_0
    SLICE_X78Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.329 r  packet_rec_m0/error_packet_cnt1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.329    packet_rec_m0/error_packet_cnt1_carry_i_6_n_0
    SLICE_X78Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.429 r  packet_rec_m0/error_packet_cnt1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.429    packet_rec_m0/error_packet_cnt1_carry_i_5_n_0
    SLICE_X78Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.529 r  packet_rec_m0/error_packet_cnt1_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.529    packet_rec_m0/error_packet_cnt1_carry__0_i_7_n_0
    SLICE_X78Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.629 r  packet_rec_m0/error_packet_cnt1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.629    packet_rec_m0/error_packet_cnt1_carry__0_i_6_n_0
    SLICE_X78Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.729 r  packet_rec_m0/error_packet_cnt1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.729    packet_rec_m0/error_packet_cnt1_carry__0_i_5_n_0
    SLICE_X78Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.829 r  packet_rec_m0/error_packet_cnt1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.829    packet_rec_m0/error_packet_cnt1_carry__1_i_5_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.086 r  packet_rec_m0/error_packet_cnt1_carry__1_i_4/O[1]
                         net (fo=1, routed)           0.442     8.528    packet_rec_m0/error_packet_cnt2[29]
    SLICE_X79Y143        LUT6 (Prop_lut6_I2_O)        0.245     8.773 r  packet_rec_m0/error_packet_cnt1_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.773    packet_rec_m0/error_packet_cnt1_carry__1_i_2_n_0
    SLICE_X79Y143        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     9.248 r  packet_rec_m0/error_packet_cnt1_carry__1/CO[2]
                         net (fo=1, routed)           0.381     9.629    packet_rec_m0/error_packet_cnt1
    SLICE_X74Y143        LUT5 (Prop_lut5_I4_O)        0.261     9.890 r  packet_rec_m0/error_packet_cnt[0]_i_1/O
                         net (fo=32, routed)          0.959    10.849    packet_rec_m0/error_packet_cnt
    SLICE_X71Y131        FDRE                                         r  packet_rec_m0/error_packet_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     9.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302    10.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    12.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.245    13.347    packet_rec_m0/GT3_RXUSRCLK2_OUT
    SLICE_X71Y131        FDRE                                         r  packet_rec_m0/error_packet_cnt_reg[5]/C
                         clock pessimism              0.309    13.655    
                         clock uncertainty           -0.061    13.594    
    SLICE_X71Y131        FDRE (Setup_fdre_C_CE)      -0.168    13.426    packet_rec_m0/error_packet_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.426    
                         arrival time                         -10.849    
  -------------------------------------------------------------------
                         slack                                  2.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/shifted_data_in_reg[8][114]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.563     2.211    u0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y140        FDRE                                         r  u0/inst/ila_core_inst/shifted_data_in_reg[8][114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y140        FDRE (Prop_fdre_C_Q)         0.164     2.375 r  u0/inst/ila_core_inst/shifted_data_in_reg[8][114]/Q
                         net (fo=1, routed)           0.103     2.478    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y28         RAMB36E1                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.873     2.881    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y28         RAMB36E1                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.615     2.266    
    RAMB36_X1Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     2.421    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/shifted_data_in_reg[8][42]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.551     2.199    u0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y125        FDRE                                         r  u0/inst/ila_core_inst/shifted_data_in_reg[8][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y125        FDRE (Prop_fdre_C_Q)         0.164     2.363 r  u0/inst/ila_core_inst/shifted_data_in_reg[8][42]/Q
                         net (fo=1, routed)           0.103     2.466    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y25         RAMB36E1                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.861     2.869    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.615     2.254    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     2.409    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/shifted_data_in_reg[8][83]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.559     2.207    u0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y133        FDRE                                         r  u0/inst/ila_core_inst/shifted_data_in_reg[8][83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y133        FDRE (Prop_fdre_C_Q)         0.164     2.371 r  u0/inst/ila_core_inst/shifted_data_in_reg[8][83]/Q
                         net (fo=1, routed)           0.103     2.474    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y26         RAMB36E1                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.866     2.874    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y26         RAMB36E1                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.615     2.259    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155     2.414    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.966%)  route 0.166ns (54.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.555     2.203    u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X63Y129        FDRE                                         r  u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y129        FDRE (Prop_fdre_C_Q)         0.141     2.344 r  u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/Q
                         net (fo=15, routed)          0.166     2.509    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y25         RAMB36E1                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.861     2.869    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.615     2.254    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.437    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 packet_rec_m0/error_packet_cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.235%)  route 0.129ns (47.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.561     2.209    packet_rec_m0/GT3_RXUSRCLK2_OUT
    SLICE_X71Y137        FDRE                                         r  packet_rec_m0/error_packet_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y137        FDRE (Prop_fdre_C_Q)         0.141     2.350 r  packet_rec_m0/error_packet_cnt_reg[31]/Q
                         net (fo=3, routed)           0.129     2.479    u0/inst/ila_core_inst/DATA_I[103]
    SLICE_X70Y136        SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.831     2.838    u0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y136        SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK
                         clock pessimism             -0.616     2.223    
    SLICE_X70Y136        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.406    u0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/shifted_data_in_reg[8][104]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.795%)  route 0.135ns (45.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.595     2.243    u0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X80Y137        FDRE                                         r  u0/inst/ila_core_inst/shifted_data_in_reg[8][104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y137        FDRE (Prop_fdre_C_Q)         0.164     2.407 r  u0/inst/ila_core_inst/shifted_data_in_reg[8][104]/Q
                         net (fo=1, routed)           0.135     2.542    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X3Y27         RAMB36E1                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.906     2.914    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y27         RAMB36E1                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.616     2.298    
    RAMB36_X3Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     2.453    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/shifted_data_in_reg[8][112]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.795%)  route 0.135ns (45.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.563     2.211    u0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y140        FDRE                                         r  u0/inst/ila_core_inst/shifted_data_in_reg[8][112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y140        FDRE (Prop_fdre_C_Q)         0.164     2.375 r  u0/inst/ila_core_inst/shifted_data_in_reg[8][112]/Q
                         net (fo=1, routed)           0.135     2.510    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y28         RAMB36E1                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.873     2.881    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y28         RAMB36E1                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.615     2.266    
    RAMB36_X1Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.421    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/shifted_data_in_reg[8][40]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.795%)  route 0.135ns (45.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.551     2.199    u0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y125        FDRE                                         r  u0/inst/ila_core_inst/shifted_data_in_reg[8][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y125        FDRE (Prop_fdre_C_Q)         0.164     2.363 r  u0/inst/ila_core_inst/shifted_data_in_reg[8][40]/Q
                         net (fo=1, routed)           0.135     2.498    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y25         RAMB36E1                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.861     2.869    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.615     2.254    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.409    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 packet_rec_m0/error_packet_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u0/inst/ila_core_inst/shifted_data_in_reg[7][92]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.254%)  route 0.078ns (35.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.560     2.208    packet_rec_m0/GT3_RXUSRCLK2_OUT
    SLICE_X71Y135        FDRE                                         r  packet_rec_m0/error_packet_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y135        FDRE (Prop_fdre_C_Q)         0.141     2.349 r  packet_rec_m0/error_packet_cnt_reg[20]/Q
                         net (fo=3, routed)           0.078     2.427    u0/inst/ila_core_inst/DATA_I[92]
    SLICE_X70Y135        SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][92]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.831     2.838    u0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y135        SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][92]_srl8/CLK
                         clock pessimism             -0.618     2.221    
    SLICE_X70Y135        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.338    u0/inst/ila_core_inst/shifted_data_in_reg[7][92]_srl8
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 packet_rec_m0/error_packet_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u0/inst/ila_core_inst/shifted_data_in_reg[7][76]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.229%)  route 0.079ns (35.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.834ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.557     2.205    packet_rec_m0/GT3_RXUSRCLK2_OUT
    SLICE_X71Y131        FDRE                                         r  packet_rec_m0/error_packet_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y131        FDRE (Prop_fdre_C_Q)         0.141     2.346 r  packet_rec_m0/error_packet_cnt_reg[4]/Q
                         net (fo=3, routed)           0.079     2.424    u0/inst/ila_core_inst/DATA_I[76]
    SLICE_X70Y131        SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][76]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.827     2.834    u0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y131        SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][76]_srl8/CLK
                         clock pessimism             -0.617     2.218    
    SLICE_X70Y131        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.335    u0/inst/ila_core_inst/shifted_data_in_reg[7][76]_srl8
  -------------------------------------------------------------------
                         required time                         -2.335    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            6.060         8.000       1.940      GTPE2_CHANNEL_X0Y4  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.000       1.940      GTPE2_CHANNEL_X0Y4  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            6.060         8.000       1.940      GTPE2_CHANNEL_X0Y5  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt1_gtp_i/gtpe2_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.000       1.940      GTPE2_CHANNEL_X0Y5  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt1_gtp_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            6.060         8.000       1.940      GTPE2_CHANNEL_X0Y6  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/gtpe2_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.000       1.940      GTPE2_CHANNEL_X0Y6  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            6.060         8.000       1.940      GTPE2_CHANNEL_X0Y7  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/gtpe2_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.000       1.940      GTPE2_CHANNEL_X0Y7  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     RAMB18E1/CLKARDCLK       n/a            2.472         8.000       5.528      RAMB18_X2Y44        u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK       n/a            2.472         8.000       5.528      RAMB18_X2Y44        u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1     gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK               n/a            1.130         4.000       2.870      SLICE_X56Y140       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            1.130         4.000       2.870      SLICE_X56Y140       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            1.130         4.000       2.870      SLICE_X56Y140       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            1.130         4.000       2.870      SLICE_X56Y140       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            1.130         4.000       2.870      SLICE_X56Y140       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            1.130         4.000       2.870      SLICE_X56Y140       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            1.130         4.000       2.870      SLICE_X56Y140       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            1.130         4.000       2.870      SLICE_X56Y140       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            1.130         4.000       2.870      SLICE_X56Y140       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            1.130         4.000       2.870      SLICE_X56Y140       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            1.130         4.000       2.870      SLICE_X56Y140       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            1.130         4.000       2.870      SLICE_X56Y140       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            1.130         4.000       2.870      SLICE_X56Y140       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            1.130         4.000       2.870      SLICE_X56Y140       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            1.130         4.000       2.870      SLICE_X56Y140       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            1.130         4.000       2.870      SLICE_X56Y140       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            1.130         4.000       2.870      SLICE_X56Y140       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            1.130         4.000       2.870      SLICE_X56Y140       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            1.130         4.000       2.870      SLICE_X56Y140       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            1.130         4.000       2.870      SLICE_X56Y140       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.970ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout1 rise@4.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.694ns (23.799%)  route 2.222ns (76.201%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 9.496 - 4.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.514     5.858    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X64Y169        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y169        FDRE (Prop_fdre_C_Q)         0.379     6.237 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.669     6.906    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X65Y169        LUT4 (Prop_lut4_I0_O)        0.105     7.011 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_5__0/O
                         net (fo=1, routed)           0.678     7.689    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_5__0_n_0
    SLICE_X65Y166        LUT4 (Prop_lut4_I2_O)        0.105     7.794 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.355     8.149    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X65Y166        LUT2 (Prop_lut2_I0_O)        0.105     8.254 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.520     8.774    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X64Y170        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.000     4.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     5.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302     6.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.395     9.496    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X64Y170        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.336     9.832    
                         clock uncertainty           -0.056     9.776    
    SLICE_X64Y170        FDRE (Setup_fdre_C_CE)      -0.168     9.608    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout1 rise@4.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.694ns (24.019%)  route 2.195ns (75.981%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.500ns = ( 9.500 - 4.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.514     5.858    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X64Y169        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y169        FDRE (Prop_fdre_C_Q)         0.379     6.237 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.669     6.906    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X65Y169        LUT4 (Prop_lut4_I0_O)        0.105     7.011 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_5__0/O
                         net (fo=1, routed)           0.678     7.689    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_5__0_n_0
    SLICE_X65Y166        LUT4 (Prop_lut4_I2_O)        0.105     7.794 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.355     8.149    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X65Y166        LUT2 (Prop_lut2_I0_O)        0.105     8.254 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.493     8.748    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X64Y166        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.000     4.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     5.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302     6.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.399     9.500    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X64Y166        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.336     9.836    
                         clock uncertainty           -0.056     9.780    
    SLICE_X64Y166        FDRE (Setup_fdre_C_CE)      -0.168     9.612    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.612    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout1 rise@4.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.694ns (24.019%)  route 2.195ns (75.981%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.500ns = ( 9.500 - 4.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.514     5.858    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X64Y169        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y169        FDRE (Prop_fdre_C_Q)         0.379     6.237 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.669     6.906    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X65Y169        LUT4 (Prop_lut4_I0_O)        0.105     7.011 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_5__0/O
                         net (fo=1, routed)           0.678     7.689    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_5__0_n_0
    SLICE_X65Y166        LUT4 (Prop_lut4_I2_O)        0.105     7.794 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.355     8.149    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X65Y166        LUT2 (Prop_lut2_I0_O)        0.105     8.254 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.493     8.748    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X64Y166        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.000     4.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     5.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302     6.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.399     9.500    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X64Y166        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.336     9.836    
                         clock uncertainty           -0.056     9.780    
    SLICE_X64Y166        FDRE (Setup_fdre_C_CE)      -0.168     9.612    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.612    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout1 rise@4.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.694ns (24.019%)  route 2.195ns (75.981%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.500ns = ( 9.500 - 4.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.514     5.858    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X64Y169        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y169        FDRE (Prop_fdre_C_Q)         0.379     6.237 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.669     6.906    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X65Y169        LUT4 (Prop_lut4_I0_O)        0.105     7.011 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_5__0/O
                         net (fo=1, routed)           0.678     7.689    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_5__0_n_0
    SLICE_X65Y166        LUT4 (Prop_lut4_I2_O)        0.105     7.794 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.355     8.149    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X65Y166        LUT2 (Prop_lut2_I0_O)        0.105     8.254 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.493     8.748    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X64Y166        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.000     4.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     5.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302     6.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.399     9.500    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X64Y166        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.336     9.836    
                         clock uncertainty           -0.056     9.780    
    SLICE_X64Y166        FDRE (Setup_fdre_C_CE)      -0.168     9.612    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.612    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout1 rise@4.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.694ns (24.019%)  route 2.195ns (75.981%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.500ns = ( 9.500 - 4.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.514     5.858    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X64Y169        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y169        FDRE (Prop_fdre_C_Q)         0.379     6.237 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.669     6.906    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X65Y169        LUT4 (Prop_lut4_I0_O)        0.105     7.011 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_5__0/O
                         net (fo=1, routed)           0.678     7.689    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_5__0_n_0
    SLICE_X65Y166        LUT4 (Prop_lut4_I2_O)        0.105     7.794 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.355     8.149    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X65Y166        LUT2 (Prop_lut2_I0_O)        0.105     8.254 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.493     8.748    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X64Y166        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.000     4.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     5.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302     6.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.399     9.500    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X64Y166        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.336     9.836    
                         clock uncertainty           -0.056     9.780    
    SLICE_X64Y166        FDRE (Setup_fdre_C_CE)      -0.168     9.612    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.612    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout1 rise@4.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.694ns (24.821%)  route 2.102ns (75.179%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.498ns = ( 9.498 - 4.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.514     5.858    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X64Y169        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y169        FDRE (Prop_fdre_C_Q)         0.379     6.237 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.669     6.906    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X65Y169        LUT4 (Prop_lut4_I0_O)        0.105     7.011 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_5__0/O
                         net (fo=1, routed)           0.678     7.689    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_5__0_n_0
    SLICE_X65Y166        LUT4 (Prop_lut4_I2_O)        0.105     7.794 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.355     8.149    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X65Y166        LUT2 (Prop_lut2_I0_O)        0.105     8.254 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.400     8.654    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X64Y168        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.000     4.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     5.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302     6.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.397     9.498    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X64Y168        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.336     9.834    
                         clock uncertainty           -0.056     9.778    
    SLICE_X64Y168        FDRE (Setup_fdre_C_CE)      -0.168     9.610    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                          9.610    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout1 rise@4.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.694ns (24.821%)  route 2.102ns (75.179%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.498ns = ( 9.498 - 4.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.514     5.858    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X64Y169        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y169        FDRE (Prop_fdre_C_Q)         0.379     6.237 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.669     6.906    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X65Y169        LUT4 (Prop_lut4_I0_O)        0.105     7.011 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_5__0/O
                         net (fo=1, routed)           0.678     7.689    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_5__0_n_0
    SLICE_X65Y166        LUT4 (Prop_lut4_I2_O)        0.105     7.794 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.355     8.149    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X65Y166        LUT2 (Prop_lut2_I0_O)        0.105     8.254 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.400     8.654    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X64Y168        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.000     4.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     5.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302     6.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.397     9.498    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X64Y168        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.336     9.834    
                         clock uncertainty           -0.056     9.778    
    SLICE_X64Y168        FDRE (Setup_fdre_C_CE)      -0.168     9.610    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                          9.610    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout1 rise@4.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.694ns (24.821%)  route 2.102ns (75.179%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.498ns = ( 9.498 - 4.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.514     5.858    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X64Y169        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y169        FDRE (Prop_fdre_C_Q)         0.379     6.237 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.669     6.906    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X65Y169        LUT4 (Prop_lut4_I0_O)        0.105     7.011 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_5__0/O
                         net (fo=1, routed)           0.678     7.689    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_5__0_n_0
    SLICE_X65Y166        LUT4 (Prop_lut4_I2_O)        0.105     7.794 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.355     8.149    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X65Y166        LUT2 (Prop_lut2_I0_O)        0.105     8.254 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.400     8.654    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X64Y168        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.000     4.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     5.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302     6.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.397     9.498    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X64Y168        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.336     9.834    
                         clock uncertainty           -0.056     9.778    
    SLICE_X64Y168        FDRE (Setup_fdre_C_CE)      -0.168     9.610    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.610    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout1 rise@4.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.694ns (24.821%)  route 2.102ns (75.179%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.498ns = ( 9.498 - 4.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.514     5.858    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X64Y169        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y169        FDRE (Prop_fdre_C_Q)         0.379     6.237 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.669     6.906    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X65Y169        LUT4 (Prop_lut4_I0_O)        0.105     7.011 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_5__0/O
                         net (fo=1, routed)           0.678     7.689    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_5__0_n_0
    SLICE_X65Y166        LUT4 (Prop_lut4_I2_O)        0.105     7.794 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.355     8.149    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X65Y166        LUT2 (Prop_lut2_I0_O)        0.105     8.254 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.400     8.654    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X64Y168        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.000     4.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     5.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302     6.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.397     9.498    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X64Y168        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.336     9.834    
                         clock uncertainty           -0.056     9.778    
    SLICE_X64Y168        FDRE (Setup_fdre_C_CE)      -0.168     9.610    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.610    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout1 rise@4.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.797ns  (logic 0.694ns (24.810%)  route 2.103ns (75.190%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.497ns = ( 9.497 - 4.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.514     5.858    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X64Y169        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y169        FDRE (Prop_fdre_C_Q)         0.379     6.237 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.669     6.906    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X65Y169        LUT4 (Prop_lut4_I0_O)        0.105     7.011 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_5__0/O
                         net (fo=1, routed)           0.678     7.689    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_5__0_n_0
    SLICE_X65Y166        LUT4 (Prop_lut4_I2_O)        0.105     7.794 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.355     8.149    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X65Y166        LUT2 (Prop_lut2_I0_O)        0.105     8.254 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.401     8.656    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X64Y169        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.000     4.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     5.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302     6.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.396     9.497    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X64Y169        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.361     9.858    
                         clock uncertainty           -0.056     9.802    
    SLICE_X64Y169        FDRE (Setup_fdre_C_CE)      -0.168     9.634    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                          9.634    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                  0.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.882ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.603     2.251    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X83Y147        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.141     2.392 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.447    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X83Y147        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.874     2.882    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X83Y147        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.632     2.251    
    SLICE_X83Y147        FDRE (Hold_fdre_C_D)         0.075     2.326    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.595     2.243    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X83Y131        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y131        FDRE (Prop_fdre_C_Q)         0.141     2.384 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.439    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X83Y131        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.864     2.872    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X83Y131        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.630     2.243    
    SLICE_X83Y131        FDRE (Hold_fdre_C_D)         0.075     2.318    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.921ns
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.640     2.288    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/gt2_rxusrclk_in
    SLICE_X63Y182        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y182        FDRE (Prop_fdre_C_Q)         0.141     2.429 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.484    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X63Y182        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.913     2.921    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/gt2_rxusrclk_in
    SLICE_X63Y182        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.633     2.288    
    SLICE_X63Y182        FDRE (Hold_fdre_C_D)         0.075     2.363    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.918ns
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.637     2.285    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt2_rxusrclk_in
    SLICE_X63Y179        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y179        FDRE (Prop_fdre_C_Q)         0.141     2.426 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.481    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X63Y179        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.910     2.918    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt2_rxusrclk_in
    SLICE_X63Y179        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.633     2.285    
    SLICE_X63Y179        FDRE (Hold_fdre_C_D)         0.075     2.360    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.656     2.304    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_run_phase_alignment_int/gt2_txusrclk_in
    SLICE_X73Y178        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y178        FDRE (Prop_fdre_C_Q)         0.141     2.445 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.500    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X73Y178        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.930     2.938    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_run_phase_alignment_int/gt2_txusrclk_in
    SLICE_X73Y178        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.634     2.304    
    SLICE_X73Y178        FDRE (Hold_fdre_C_D)         0.075     2.379    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.644     2.292    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/gt3_rxusrclk_in
    SLICE_X63Y189        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y189        FDRE (Prop_fdre_C_Q)         0.141     2.433 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.488    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X63Y189        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.919     2.927    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/gt3_rxusrclk_in
    SLICE_X63Y189        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.635     2.292    
    SLICE_X63Y189        FDRE (Hold_fdre_C_D)         0.075     2.367    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.666     2.314    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/gt3_txusrclk_in
    SLICE_X73Y195        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y195        FDRE (Prop_fdre_C_Q)         0.141     2.455 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.510    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X73Y195        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.942     2.950    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/gt3_txusrclk_in
    SLICE_X73Y195        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.636     2.314    
    SLICE_X73Y195        FDRE (Hold_fdre_C_D)         0.075     2.389    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.642     2.290    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/gt1_txusrclk_in
    SLICE_X65Y165        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y165        FDRE (Prop_fdre_C_Q)         0.141     2.431 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.486    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X65Y165        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.916     2.924    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/gt1_txusrclk_in
    SLICE_X65Y165        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.634     2.290    
    SLICE_X65Y165        FDRE (Hold_fdre_C_D)         0.075     2.365    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    2.310ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.662     2.310    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/gt1_txusrclk_in
    SLICE_X73Y165        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y165        FDRE (Prop_fdre_C_Q)         0.141     2.451 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.506    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X73Y165        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.936     2.944    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/gt1_txusrclk_in
    SLICE_X73Y165        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.634     2.310    
    SLICE_X73Y165        FDRE (Hold_fdre_C_D)         0.075     2.385    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.027%)  route 0.120ns (45.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.644     2.292    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/gt3_rxusrclk_in
    SLICE_X63Y189        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y189        FDRE (Prop_fdre_C_Q)         0.141     2.433 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.120     2.553    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/run_phase_alignment_int_s2
    SLICE_X64Y189        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.920     2.928    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X64Y189        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.598     2.330    
    SLICE_X64Y189        FDRE (Hold_fdre_C_D)         0.070     2.400    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK  n/a            3.030         4.000       0.970      GTPE2_CHANNEL_X0Y4  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.000       0.970      GTPE2_CHANNEL_X0Y4  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK  n/a            3.030         4.000       0.970      GTPE2_CHANNEL_X0Y5  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt1_gtp_i/gtpe2_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.000       0.970      GTPE2_CHANNEL_X0Y5  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt1_gtp_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK  n/a            3.030         4.000       0.970      GTPE2_CHANNEL_X0Y6  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/gtpe2_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.000       0.970      GTPE2_CHANNEL_X0Y6  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK  n/a            3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/gtpe2_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/gtpe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.000       2.408      BUFGCTRL_X0Y2       gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y1     gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y1     gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.000       1.500      SLICE_X83Y136       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.000       1.500      SLICE_X83Y136       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.000       1.500      SLICE_X83Y131       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.000       1.500      SLICE_X83Y131       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.000       1.500      SLICE_X83Y136       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.000       1.500      SLICE_X83Y136       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.000       1.500      SLICE_X82Y136       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.000       1.500      SLICE_X82Y136       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.000       1.500      SLICE_X82Y138       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.000       1.500      SLICE_X82Y138       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.000       1.500      SLICE_X83Y136       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.000       1.500      SLICE_X83Y136       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.000       1.500      SLICE_X83Y131       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.000       1.500      SLICE_X83Y131       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.000       1.500      SLICE_X83Y136       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.000       1.500      SLICE_X83Y136       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.000       1.500      SLICE_X82Y136       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.000       1.500      SLICE_X82Y136       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.000       1.500      SLICE_X82Y138       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.000       1.500      SLICE_X82Y138       gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock_m0/inst/clk_in1
  To Clock:  sys_clock_m0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock_m0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clock_m0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  sys_clock_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  sys_clock_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  sys_clock_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  sys_clock_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  sys_clock_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  sys_clock_m0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clock
  To Clock:  clk_out1_sys_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 1.816ns (45.716%)  route 2.156ns (54.284%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 11.336 - 10.000 ) 
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.549     1.549    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.446     1.446    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/sysclk_in
    SLICE_X89Y139        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.379     1.825 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[0]/Q
                         net (fo=34, routed)          1.221     3.046    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg_n_0_[0]
    SLICE_X88Y132        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     3.540 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.540    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[4]_i_2_n_0
    SLICE_X88Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.640 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.640    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[8]_i_2_n_0
    SLICE_X88Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.740 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.740    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[12]_i_2_n_0
    SLICE_X88Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.840 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.840    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[16]_i_2_n_0
    SLICE_X88Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.940 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.940    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[20]_i_2_n_0
    SLICE_X88Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.040 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.040    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[24]_i_2_n_0
    SLICE_X88Y138        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     4.239 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.936     5.175    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/data0[27]
    SLICE_X89Y139        LUT5 (Prop_lut5_I4_O)        0.244     5.419 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter[27]_i_1/O
                         net (fo=1, routed)           0.000     5.419    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter[27]
    SLICE_X89Y139        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.439    11.439    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     8.290 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     9.923    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.336    11.336    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/sysclk_in
    SLICE_X89Y139        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[27]/C
                         clock pessimism              0.110    11.446    
                         clock uncertainty           -0.066    11.380    
    SLICE_X89Y139        FDRE (Setup_fdre_C_D)        0.032    11.412    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         11.412    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  5.993    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/rxpmarst_seq_i/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/gtpe2_i/DRPWE
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.794ns (22.756%)  route 2.695ns (77.244%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 11.669 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.549     1.549    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.562     1.562    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/rxpmarst_seq_i/gt2_drpclk_in
    SLICE_X81Y184        FDCE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/rxpmarst_seq_i/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y184        FDCE (Prop_fdce_C_Q)         0.379     1.941 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/rxpmarst_seq_i/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           1.170     3.112    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/rxpmarst_seq_i/FSM_onehot_state_reg_n_0_[0]
    SLICE_X79Y184        LUT3 (Prop_lut3_I1_O)        0.119     3.231 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/rxpmarst_seq_i/gtpe2_i_i_31__1/O
                         net (fo=16, routed)          0.883     4.114    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/rxpmarst_seq_i/gtpe2_i_i_31__1_n_0
    SLICE_X81Y184        LUT2 (Prop_lut2_I1_O)        0.296     4.410 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/rxpmarst_seq_i/gtpe2_i_i_2__1/O
                         net (fo=1, routed)           0.642     5.051    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/drpwe_i
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                                r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/gtpe2_i/DRPWE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.439    11.439    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     8.290 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     9.923    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.669    11.669    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/gt2_drpclk_in
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                                r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/gtpe2_i/DRPCLK
                         clock pessimism              0.091    11.760    
                         clock uncertainty           -0.066    11.694    
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL (Setup_gtpe2_channel_DRPCLK_DRPWE)
                                                     -0.520    11.174    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         11.174    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 1.916ns (50.086%)  route 1.909ns (49.914%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 11.336 - 10.000 ) 
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.549     1.549    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.446     1.446    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/sysclk_in
    SLICE_X89Y139        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.379     1.825 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[0]/Q
                         net (fo=34, routed)          1.221     3.046    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg_n_0_[0]
    SLICE_X88Y132        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     3.540 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.540    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[4]_i_2_n_0
    SLICE_X88Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.640 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.640    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[8]_i_2_n_0
    SLICE_X88Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.740 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.740    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[12]_i_2_n_0
    SLICE_X88Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.840 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.840    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[16]_i_2_n_0
    SLICE_X88Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.940 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.940    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[20]_i_2_n_0
    SLICE_X88Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.040 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.040    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[24]_i_2_n_0
    SLICE_X88Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.140 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.140    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[28]_i_2_n_0
    SLICE_X88Y139        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     4.339 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[31]_i_5/O[2]
                         net (fo=1, routed)           0.689     5.028    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/data0[31]
    SLICE_X89Y139        LUT5 (Prop_lut5_I4_O)        0.244     5.272 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter[31]_i_1/O
                         net (fo=1, routed)           0.000     5.272    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter[31]
    SLICE_X89Y139        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.439    11.439    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     8.290 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     9.923    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.336    11.336    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/sysclk_in
    SLICE_X89Y139        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[31]/C
                         clock pessimism              0.110    11.446    
                         clock uncertainty           -0.066    11.380    
    SLICE_X89Y139        FDRE (Setup_fdre_C_D)        0.033    11.413    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -5.272    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/rxpmarst_seq_i/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/gtpe2_i/DRPDI[14]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.773ns (21.284%)  route 2.859ns (78.716%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 11.669 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.549     1.549    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.562     1.562    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/rxpmarst_seq_i/gt2_drpclk_in
    SLICE_X81Y184        FDCE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/rxpmarst_seq_i/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y184        FDCE (Prop_fdce_C_Q)         0.379     1.941 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/rxpmarst_seq_i/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           1.170     3.112    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/rxpmarst_seq_i/FSM_onehot_state_reg_n_0_[0]
    SLICE_X79Y184        LUT3 (Prop_lut3_I1_O)        0.119     3.231 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/rxpmarst_seq_i/gtpe2_i_i_31__1/O
                         net (fo=16, routed)          1.124     4.355    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/rxpmarst_seq_i/gtpe2_i_i_31__1_n_0
    SLICE_X80Y187        LUT4 (Prop_lut4_I2_O)        0.275     4.630 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/rxpmarst_seq_i/gtpe2_i_i_4__1/O
                         net (fo=1, routed)           0.564     5.194    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/drpdi_i[14]
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                                r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/gtpe2_i/DRPDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.439    11.439    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     8.290 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     9.923    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.669    11.669    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/gt2_drpclk_in
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                                r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/gtpe2_i/DRPCLK
                         clock pessimism              0.091    11.760    
                         clock uncertainty           -0.066    11.694    
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL (Setup_gtpe2_channel_DRPCLK_DRPDI[14])
                                                     -0.350    11.344    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         11.344    
                         arrival time                          -5.194    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.789ns (48.333%)  route 1.912ns (51.667%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 11.335 - 10.000 ) 
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.549     1.549    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.446     1.446    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/sysclk_in
    SLICE_X89Y139        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.379     1.825 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[0]/Q
                         net (fo=34, routed)          1.221     3.046    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg_n_0_[0]
    SLICE_X88Y132        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     3.540 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.540    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[4]_i_2_n_0
    SLICE_X88Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.640 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.640    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[8]_i_2_n_0
    SLICE_X88Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.740 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.740    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[12]_i_2_n_0
    SLICE_X88Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.840 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.840    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[16]_i_2_n_0
    SLICE_X88Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.940 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.940    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[20]_i_2_n_0
    SLICE_X88Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.040 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.040    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[24]_i_2_n_0
    SLICE_X88Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     4.218 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.692     4.910    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/data0[25]
    SLICE_X89Y138        LUT5 (Prop_lut5_I4_O)        0.238     5.148 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     5.148    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter[25]
    SLICE_X89Y138        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.439    11.439    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     8.290 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     9.923    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.335    11.335    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/sysclk_in
    SLICE_X89Y138        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[25]/C
                         clock pessimism              0.083    11.418    
                         clock uncertainty           -0.066    11.352    
    SLICE_X89Y138        FDRE (Setup_fdre_C_D)        0.030    11.382    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rx_cdrlock_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         11.382    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.694ns (19.922%)  route 2.790ns (80.078%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.404ns = ( 11.404 - 10.000 ) 
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.549     1.549    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.524     1.524    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sysclk_in
    SLICE_X68Y189        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y189        FDRE (Prop_fdre_C_Q)         0.379     1.903 f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=22, routed)          1.102     3.005    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/rx_state[1]
    SLICE_X66Y191        LUT2 (Prop_lut2_I1_O)        0.105     3.110 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/FSM_sequential_rx_state[3]_i_16__2/O
                         net (fo=1, routed)           0.683     3.793    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/FSM_sequential_rx_state[3]_i_16__2_n_0
    SLICE_X66Y191        LUT6 (Prop_lut6_I2_O)        0.105     3.898 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/FSM_sequential_rx_state[3]_i_4__2/O
                         net (fo=1, routed)           0.507     4.405    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[0]_1
    SLICE_X67Y191        LUT6 (Prop_lut6_I1_O)        0.105     4.510 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1__2/O
                         net (fo=4, routed)           0.498     5.008    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_data_valid_n_3
    SLICE_X67Y191        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.439    11.439    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     8.290 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     9.923    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.404    11.404    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sysclk_in
    SLICE_X67Y191        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.074    11.478    
                         clock uncertainty           -0.066    11.412    
    SLICE_X67Y191        FDRE (Setup_fdre_C_CE)      -0.168    11.244    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.244    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.694ns (19.994%)  route 2.777ns (80.006%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.549     1.549    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.557     1.557    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sysclk_in
    SLICE_X77Y180        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_fdre_C_Q)         0.379     1.936 f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=26, routed)          1.449     3.385    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/reset_time_out__0
    SLICE_X75Y181        LUT2 (Prop_lut2_I0_O)        0.105     3.490 f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/FSM_sequential_tx_state[3]_i_10__1/O
                         net (fo=1, routed)           0.660     4.150    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/FSM_sequential_tx_state[3]_i_10__1_n_0
    SLICE_X74Y180        LUT6 (Prop_lut6_I1_O)        0.105     4.255 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/FSM_sequential_tx_state[3]_i_4__1/O
                         net (fo=1, routed)           0.371     4.626    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_pll0lock/FSM_sequential_tx_state_reg[0]_0
    SLICE_X74Y180        LUT6 (Prop_lut6_I1_O)        0.105     4.731 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_pll0lock/FSM_sequential_tx_state[3]_i_1__1/O
                         net (fo=4, routed)           0.297     5.028    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_pll0lock_n_0
    SLICE_X74Y180        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.439    11.439    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     8.290 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     9.923    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.441    11.441    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sysclk_in
    SLICE_X74Y180        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.091    11.532    
                         clock uncertainty           -0.066    11.466    
    SLICE_X74Y180        FDRE (Setup_fdre_C_CE)      -0.136    11.330    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.330    
                         arrival time                          -5.028    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.694ns (19.994%)  route 2.777ns (80.006%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.549     1.549    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.557     1.557    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sysclk_in
    SLICE_X77Y180        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_fdre_C_Q)         0.379     1.936 f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=26, routed)          1.449     3.385    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/reset_time_out__0
    SLICE_X75Y181        LUT2 (Prop_lut2_I0_O)        0.105     3.490 f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/FSM_sequential_tx_state[3]_i_10__1/O
                         net (fo=1, routed)           0.660     4.150    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/FSM_sequential_tx_state[3]_i_10__1_n_0
    SLICE_X74Y180        LUT6 (Prop_lut6_I1_O)        0.105     4.255 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/FSM_sequential_tx_state[3]_i_4__1/O
                         net (fo=1, routed)           0.371     4.626    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_pll0lock/FSM_sequential_tx_state_reg[0]_0
    SLICE_X74Y180        LUT6 (Prop_lut6_I1_O)        0.105     4.731 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_pll0lock/FSM_sequential_tx_state[3]_i_1__1/O
                         net (fo=4, routed)           0.297     5.028    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_pll0lock_n_0
    SLICE_X74Y180        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.439    11.439    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     8.290 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     9.923    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.441    11.441    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sysclk_in
    SLICE_X74Y180        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.091    11.532    
                         clock uncertainty           -0.066    11.466    
    SLICE_X74Y180        FDRE (Setup_fdre_C_CE)      -0.136    11.330    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.330    
                         arrival time                          -5.028    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.694ns (19.994%)  route 2.777ns (80.006%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.549     1.549    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.557     1.557    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sysclk_in
    SLICE_X77Y180        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_fdre_C_Q)         0.379     1.936 f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=26, routed)          1.449     3.385    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/reset_time_out__0
    SLICE_X75Y181        LUT2 (Prop_lut2_I0_O)        0.105     3.490 f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/FSM_sequential_tx_state[3]_i_10__1/O
                         net (fo=1, routed)           0.660     4.150    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/FSM_sequential_tx_state[3]_i_10__1_n_0
    SLICE_X74Y180        LUT6 (Prop_lut6_I1_O)        0.105     4.255 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/FSM_sequential_tx_state[3]_i_4__1/O
                         net (fo=1, routed)           0.371     4.626    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_pll0lock/FSM_sequential_tx_state_reg[0]_0
    SLICE_X74Y180        LUT6 (Prop_lut6_I1_O)        0.105     4.731 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_pll0lock/FSM_sequential_tx_state[3]_i_1__1/O
                         net (fo=4, routed)           0.297     5.028    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_pll0lock_n_0
    SLICE_X74Y180        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.439    11.439    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     8.290 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     9.923    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.441    11.441    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sysclk_in
    SLICE_X74Y180        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                         clock pessimism              0.091    11.532    
                         clock uncertainty           -0.066    11.466    
    SLICE_X74Y180        FDRE (Setup_fdre_C_CE)      -0.136    11.330    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/FSM_sequential_tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.330    
                         arrival time                          -5.028    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.303ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rx_cdrlock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rx_cdrlock_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 2.026ns (54.216%)  route 1.711ns (45.784%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.549     1.549    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.566     1.566    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/sysclk_in
    SLICE_X76Y189        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rx_cdrlock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y189        FDRE (Prop_fdre_C_Q)         0.433     1.999 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rx_cdrlock_counter_reg[0]/Q
                         net (fo=34, routed)          0.929     2.928    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rx_cdrlock_counter_reg_n_0_[0]
    SLICE_X75Y183        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.408 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rx_cdrlock_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.408    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rx_cdrlock_counter_reg[4]_i_2_n_0
    SLICE_X75Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.506 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rx_cdrlock_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.506    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rx_cdrlock_counter_reg[8]_i_2_n_0
    SLICE_X75Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.604 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rx_cdrlock_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.604    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rx_cdrlock_counter_reg[12]_i_2_n_0
    SLICE_X75Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.702 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rx_cdrlock_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.702    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rx_cdrlock_counter_reg[16]_i_2_n_0
    SLICE_X75Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.800 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rx_cdrlock_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.800    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rx_cdrlock_counter_reg[20]_i_2_n_0
    SLICE_X75Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.898 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rx_cdrlock_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.898    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rx_cdrlock_counter_reg[24]_i_2_n_0
    SLICE_X75Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.996 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rx_cdrlock_counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.996    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rx_cdrlock_counter_reg[28]_i_2_n_0
    SLICE_X75Y190        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.261 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rx_cdrlock_counter_reg[31]_i_5/O[1]
                         net (fo=1, routed)           0.782     5.043    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rx_cdrlock_counter_reg[31]_i_5_n_6
    SLICE_X76Y189        LUT5 (Prop_lut5_I4_O)        0.260     5.303 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rx_cdrlock_counter[30]_i_1/O
                         net (fo=1, routed)           0.000     5.303    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rx_cdrlock_counter[30]
    SLICE_X76Y189        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rx_cdrlock_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.439    11.439    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     8.290 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     9.923    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.448    11.448    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/sysclk_in
    SLICE_X76Y189        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rx_cdrlock_counter_reg[30]/C
                         clock pessimism              0.118    11.566    
                         clock uncertainty           -0.066    11.500    
    SLICE_X76Y189        FDRE (Setup_fdre_C_D)        0.106    11.606    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rx_cdrlock_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                          -5.303    
  -------------------------------------------------------------------
                         slack                                  6.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt1_gtp_i/rxpmarst_seq_i/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt1_gtp_i/rxpmarst_seq_i/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.070%)  route 0.065ns (25.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.622     0.622    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.663     0.663    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt1_gtp_i/rxpmarst_seq_i/gt1_drpclk_in
    SLICE_X79Y164        FDCE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt1_gtp_i/rxpmarst_seq_i/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y164        FDCE (Prop_fdce_C_Q)         0.141     0.804 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt1_gtp_i/rxpmarst_seq_i/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.065     0.869    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt1_gtp_i/rxpmarst_seq_i/FSM_onehot_state_reg_n_0_[0]
    SLICE_X78Y164        LUT3 (Prop_lut3_I2_O)        0.045     0.914 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt1_gtp_i/rxpmarst_seq_i/FSM_onehot_state[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.914    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt1_gtp_i/rxpmarst_seq_i/FSM_onehot_state[1]_i_1__2_n_0
    SLICE_X78Y164        FDCE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt1_gtp_i/rxpmarst_seq_i/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.896     0.896    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.938     0.938    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt1_gtp_i/rxpmarst_seq_i/gt1_drpclk_in
    SLICE_X78Y164        FDCE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt1_gtp_i/rxpmarst_seq_i/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.262     0.676    
    SLICE_X78Y164        FDCE (Hold_fdce_C_D)         0.121     0.797    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt1_gtp_i/rxpmarst_seq_i/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.622     0.622    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.593     0.593    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X81Y133        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y133        FDRE (Prop_fdre_C_Q)         0.141     0.734 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     0.789    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X81Y133        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.896     0.896    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.862     0.862    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X81Y133        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.270     0.593    
    SLICE_X81Y133        FDRE (Hold_fdre_C_D)         0.075     0.668    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.622     0.622    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.657     0.657    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X81Y171        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y171        FDRE (Prop_fdre_C_Q)         0.141     0.798 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     0.853    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync1
    SLICE_X81Y171        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.896     0.896    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.931     0.931    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X81Y171        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.274     0.657    
    SLICE_X81Y171        FDRE (Hold_fdre_C_D)         0.075     0.732    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.655ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.622     0.622    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.655     0.655    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X81Y173        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y173        FDRE (Prop_fdre_C_Q)         0.141     0.796 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     0.851    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync1
    SLICE_X81Y173        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.896     0.896    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.928     0.928    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X81Y173        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2/C
                         clock pessimism             -0.273     0.655    
    SLICE_X81Y173        FDRE (Hold_fdre_C_D)         0.075     0.730    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.622     0.622    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.654     0.654    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X77Y174        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y174        FDRE (Prop_fdre_C_Q)         0.141     0.795 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     0.850    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X77Y174        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.896     0.896    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.926     0.926    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X77Y174        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.272     0.654    
    SLICE_X77Y174        FDRE (Hold_fdre_C_D)         0.075     0.729    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync2_txpmaresetdone/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync2_txpmaresetdone/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.622     0.622    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.642     0.642    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync2_txpmaresetdone/sysclk_in
    SLICE_X67Y184        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync2_txpmaresetdone/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y184        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync2_txpmaresetdone/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     0.838    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync2_txpmaresetdone/data_sync1
    SLICE_X67Y184        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync2_txpmaresetdone/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.896     0.896    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.916     0.916    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync2_txpmaresetdone/sysclk_in
    SLICE_X67Y184        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync2_txpmaresetdone/data_sync_reg2/C
                         clock pessimism             -0.274     0.642    
    SLICE_X67Y184        FDRE (Hold_fdre_C_D)         0.075     0.717    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync2_txpmaresetdone/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.622     0.622    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.637     0.637    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X71Y179        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y179        FDRE (Prop_fdre_C_Q)         0.141     0.778 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     0.833    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_RXRESETDONE/data_sync1
    SLICE_X71Y179        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.896     0.896    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.911     0.911    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X71Y179        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.274     0.637    
    SLICE_X71Y179        FDRE (Hold_fdre_C_D)         0.075     0.712    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_pll0lock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_pll0lock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.622     0.622    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.658     0.658    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_pll0lock/sysclk_in
    SLICE_X77Y179        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_pll0lock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y179        FDRE (Prop_fdre_C_Q)         0.141     0.799 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_pll0lock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     0.854    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_pll0lock/data_sync1
    SLICE_X77Y179        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_pll0lock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.896     0.896    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.931     0.931    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_pll0lock/sysclk_in
    SLICE_X77Y179        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_pll0lock/data_sync_reg2/C
                         clock pessimism             -0.273     0.658    
    SLICE_X77Y179        FDRE (Hold_fdre_C_D)         0.075     0.733    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_pll0lock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_pll0lock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_pll0lock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.622     0.622    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.645     0.645    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_pll0lock/sysclk_in
    SLICE_X71Y191        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_pll0lock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y191        FDRE (Prop_fdre_C_Q)         0.141     0.786 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_pll0lock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     0.841    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_pll0lock/data_sync1
    SLICE_X71Y191        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_pll0lock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.896     0.896    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.921     0.921    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_pll0lock/sysclk_in
    SLICE_X71Y191        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_pll0lock/data_sync_reg2/C
                         clock pessimism             -0.276     0.645    
    SLICE_X71Y191        FDRE (Hold_fdre_C_D)         0.075     0.720    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_pll0lock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.622     0.622    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.645     0.645    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X67Y190        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y190        FDRE (Prop_fdre_C_Q)         0.141     0.786 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     0.841    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X67Y190        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.896     0.896    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.921     0.921    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X67Y190        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.276     0.645    
    SLICE_X67Y190        FDRE (Hold_fdre_C_D)         0.075     0.720    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y4  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y5  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt1_gtp_i/gtpe2_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y6  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/gtpe2_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y7  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/gtpe2_i/DRPCLK
Min Period        n/a     BUFG/I                       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1       sys_clock_m0/inst/clkout1_buf/I
Min Period        n/a     GTPE2_COMMON/PLL0LOCKDETCLK  n/a            1.538         10.000      8.462      GTPE2_COMMON_X0Y1   gtp_exdes_m0/gtp_support_i/common0_i/gtpe2_common_i/PLL0LOCKDETCLK
Min Period        n/a     MMCME2_ADV/CLKOUT0           n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0     sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C                       n/a            1.000         10.000      9.000      SLICE_X70Y175       gtp_exdes_m0/gtp_support_i/common_reset_i/COMMON_RESET_reg/C
Min Period        n/a     FDRE/C                       n/a            1.000         10.000      9.000      SLICE_X70Y175       gtp_exdes_m0/gtp_support_i/common_reset_i/common_reset_asserted_reg/C
Min Period        n/a     FDRE/C                       n/a            1.000         10.000      9.000      SLICE_X55Y175       gtp_exdes_m0/gtp_support_i/common_reset_i/init_wait_count_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0           n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0     sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X70Y175       gtp_exdes_m0/gtp_support_i/common_reset_i/COMMON_RESET_reg/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X70Y175       gtp_exdes_m0/gtp_support_i/common_reset_i/COMMON_RESET_reg/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X70Y175       gtp_exdes_m0/gtp_support_i/common_reset_i/common_reset_asserted_reg/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X70Y175       gtp_exdes_m0/gtp_support_i/common_reset_i/common_reset_asserted_reg/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X55Y175       gtp_exdes_m0/gtp_support_i/common_reset_i/init_wait_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X55Y175       gtp_exdes_m0/gtp_support_i/common_reset_i/init_wait_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X55Y175       gtp_exdes_m0/gtp_support_i/common_reset_i/init_wait_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X55Y175       gtp_exdes_m0/gtp_support_i/common_reset_i/init_wait_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X55Y175       gtp_exdes_m0/gtp_support_i/common_reset_i/init_wait_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X55Y175       gtp_exdes_m0/gtp_support_i/common_reset_i/init_wait_count_reg[2]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X70Y175       gtp_exdes_m0/gtp_support_i/common_reset_i/COMMON_RESET_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X70Y175       gtp_exdes_m0/gtp_support_i/common_reset_i/COMMON_RESET_reg/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X70Y175       gtp_exdes_m0/gtp_support_i/common_reset_i/common_reset_asserted_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X70Y175       gtp_exdes_m0/gtp_support_i/common_reset_i/common_reset_asserted_reg/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X55Y175       gtp_exdes_m0/gtp_support_i/common_reset_i/init_wait_count_reg[0]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X55Y175       gtp_exdes_m0/gtp_support_i/common_reset_i/init_wait_count_reg[0]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X55Y175       gtp_exdes_m0/gtp_support_i/common_reset_i/init_wait_count_reg[1]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X55Y175       gtp_exdes_m0/gtp_support_i/common_reset_i/init_wait_count_reg[1]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X55Y175       gtp_exdes_m0/gtp_support_i/common_reset_i/init_wait_count_reg[2]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X55Y175       gtp_exdes_m0/gtp_support_i/common_reset_i/init_wait_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clock
  To Clock:  clkfbout_sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clock
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clock_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         5.000       3.408      BUFGCTRL_X0Y5    sys_clock_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  sys_clock_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  sys_clock_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  sys_clock_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  sys_clock_m0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        6.916ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.916ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.009ns  (logic 0.379ns (37.572%)  route 0.630ns (62.428%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y136                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X48Y136        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.630     1.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X47Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X47Y135        FDCE (Setup_fdce_C_D)       -0.075     7.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                  6.916    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.849ns  (logic 0.348ns (40.996%)  route 0.501ns (59.004%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y140                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X59Y140        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.501     0.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X58Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X58Y139        FDCE (Setup_fdce_C_D)       -0.166     7.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -0.849    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             7.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.756ns  (logic 0.348ns (46.012%)  route 0.408ns (53.988%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y140                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X59Y140        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.408     0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X58Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X58Y139        FDCE (Setup_fdce_C_D)       -0.168     7.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                  7.076    

Slack (MET) :             7.089ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.743ns  (logic 0.348ns (46.812%)  route 0.395ns (53.188%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y136                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X47Y136        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.395     0.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X46Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X46Y135        FDCE (Setup_fdce_C_D)       -0.168     7.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -0.743    
  -------------------------------------------------------------------
                         slack                                  7.089    

Slack (MET) :             7.109ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.684ns  (logic 0.348ns (50.901%)  route 0.336ns (49.099%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y136                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X47Y136        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.336     0.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X47Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X47Y135        FDCE (Setup_fdce_C_D)       -0.207     7.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.684    
  -------------------------------------------------------------------
                         slack                                  7.109    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.786ns  (logic 0.379ns (48.236%)  route 0.407ns (51.764%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y140                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X59Y140        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.407     0.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X58Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X58Y141        FDCE (Setup_fdce_C_D)       -0.033     7.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.786    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.726ns  (logic 0.379ns (52.222%)  route 0.347ns (47.778%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y140                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X59Y140        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.347     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X59Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X59Y139        FDCE (Setup_fdce_C_D)       -0.075     7.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                  7.199    

Slack (MET) :             7.204ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.723ns  (logic 0.379ns (52.439%)  route 0.344ns (47.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y136                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X47Y136        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.344     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X47Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X47Y135        FDCE (Setup_fdce_C_D)       -0.073     7.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.723    
  -------------------------------------------------------------------
                         slack                                  7.204    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       31.884ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.884ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.087ns  (logic 0.433ns (39.835%)  route 0.654ns (60.165%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y141                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X58Y141        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.654     1.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X60Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X60Y140        FDCE (Setup_fdce_C_D)       -0.029    32.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                 31.884    

Slack (MET) :             32.011ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.958ns  (logic 0.433ns (45.202%)  route 0.525ns (54.798%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y140                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X58Y140        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.525     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X60Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X60Y140        FDCE (Setup_fdce_C_D)       -0.031    32.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.969    
                         arrival time                          -0.958    
  -------------------------------------------------------------------
                         slack                                 32.011    

Slack (MET) :             32.073ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.894ns  (logic 0.433ns (48.419%)  route 0.461ns (51.581%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y135                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X46Y135        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.461     0.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X46Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y136        FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                 32.073    

Slack (MET) :             32.102ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.742ns  (logic 0.398ns (53.622%)  route 0.344ns (46.378%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y135                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X46Y135        FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.344     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X46Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y136        FDCE (Setup_fdce_C_D)       -0.156    32.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.844    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                 32.102    

Slack (MET) :             32.104ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.684ns  (logic 0.348ns (50.853%)  route 0.336ns (49.147%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.336     0.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X47Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X47Y136        FDCE (Setup_fdce_C_D)       -0.212    32.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.788    
                         arrival time                          -0.684    
  -------------------------------------------------------------------
                         slack                                 32.104    

Slack (MET) :             32.125ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.800ns  (logic 0.433ns (54.108%)  route 0.367ns (45.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y140                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X58Y140        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.367     0.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X59Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X59Y140        FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                 32.125    

Slack (MET) :             32.187ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.780ns  (logic 0.433ns (55.483%)  route 0.347ns (44.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y140                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X58Y140        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.347     0.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X60Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X60Y140        FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 32.187    

Slack (MET) :             32.202ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.767ns  (logic 0.379ns (49.400%)  route 0.388ns (50.600%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.388     0.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X46Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y136        FDCE (Setup_fdce_C_D)       -0.031    32.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.969    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                 32.202    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clock
  To Clock:  clk_out1_sys_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        5.147ns  (logic 0.348ns (6.762%)  route 4.799ns (93.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.549     1.549    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.448     1.448    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X83Y144        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDRE (Prop_fdre_C_Q)         0.348     1.796 f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=206, routed)         4.799     6.595    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/AR[0]
    SLICE_X79Y197        FDCE                                         f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.439    11.439    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     8.290 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     9.923    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.451    11.451    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/gt3_drpclk_in
    SLICE_X79Y197        FDCE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[14]/C
                         clock pessimism              0.007    11.458    
                         clock uncertainty           -0.066    11.392    
    SLICE_X79Y197        FDCE (Recov_fdce_C_CLR)     -0.468    10.924    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         10.924    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                  4.329    

Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        5.147ns  (logic 0.348ns (6.762%)  route 4.799ns (93.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.549     1.549    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.448     1.448    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X83Y144        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDRE (Prop_fdre_C_Q)         0.348     1.796 f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=206, routed)         4.799     6.595    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/AR[0]
    SLICE_X79Y197        FDCE                                         f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.439    11.439    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     8.290 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     9.923    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.451    11.451    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/gt3_drpclk_in
    SLICE_X79Y197        FDCE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[15]/C
                         clock pessimism              0.007    11.458    
                         clock uncertainty           -0.066    11.392    
    SLICE_X79Y197        FDCE (Recov_fdce_C_CLR)     -0.468    10.924    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         10.924    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                  4.329    

Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        5.147ns  (logic 0.348ns (6.762%)  route 4.799ns (93.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.549     1.549    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.448     1.448    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X83Y144        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDRE (Prop_fdre_C_Q)         0.348     1.796 f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=206, routed)         4.799     6.595    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/AR[0]
    SLICE_X79Y197        FDCE                                         f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.439    11.439    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     8.290 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     9.923    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.451    11.451    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/gt3_drpclk_in
    SLICE_X79Y197        FDCE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[6]/C
                         clock pessimism              0.007    11.458    
                         clock uncertainty           -0.066    11.392    
    SLICE_X79Y197        FDCE (Recov_fdce_C_CLR)     -0.468    10.924    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                         10.924    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                  4.329    

Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        5.147ns  (logic 0.348ns (6.762%)  route 4.799ns (93.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.549     1.549    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.448     1.448    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X83Y144        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDRE (Prop_fdre_C_Q)         0.348     1.796 f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=206, routed)         4.799     6.595    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/AR[0]
    SLICE_X79Y197        FDCE                                         f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.439    11.439    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     8.290 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     9.923    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.451    11.451    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/gt3_drpclk_in
    SLICE_X79Y197        FDCE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[7]/C
                         clock pessimism              0.007    11.458    
                         clock uncertainty           -0.066    11.392    
    SLICE_X79Y197        FDCE (Recov_fdce_C_CLR)     -0.468    10.924    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[7]
  -------------------------------------------------------------------
                         required time                         10.924    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                  4.329    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 0.348ns (7.085%)  route 4.564ns (92.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.549     1.549    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.448     1.448    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X83Y144        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDRE (Prop_fdre_C_Q)         0.348     1.796 f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=206, routed)         4.564     6.360    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/AR[0]
    SLICE_X79Y195        FDCE                                         f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.439    11.439    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     8.290 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     9.923    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.451    11.451    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/gt3_drpclk_in
    SLICE_X79Y195        FDCE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[8]/C
                         clock pessimism              0.007    11.458    
                         clock uncertainty           -0.066    11.392    
    SLICE_X79Y195        FDCE (Recov_fdce_C_CLR)     -0.468    10.924    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                         10.924    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 0.348ns (7.085%)  route 4.564ns (92.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.549     1.549    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.448     1.448    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X83Y144        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDRE (Prop_fdre_C_Q)         0.348     1.796 f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=206, routed)         4.564     6.360    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/AR[0]
    SLICE_X79Y195        FDCE                                         f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.439    11.439    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     8.290 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     9.923    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.451    11.451    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/gt3_drpclk_in
    SLICE_X79Y195        FDCE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[9]/C
                         clock pessimism              0.007    11.458    
                         clock uncertainty           -0.066    11.392    
    SLICE_X79Y195        FDCE (Recov_fdce_C_CLR)     -0.468    10.924    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[9]
  -------------------------------------------------------------------
                         required time                         10.924    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 0.348ns (7.114%)  route 4.544ns (92.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.549     1.549    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.448     1.448    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X83Y144        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDRE (Prop_fdre_C_Q)         0.348     1.796 f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=206, routed)         4.544     6.340    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/AR[0]
    SLICE_X81Y197        FDCE                                         f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.439    11.439    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     8.290 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     9.923    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.451    11.451    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/gt3_drpclk_in
    SLICE_X81Y197        FDCE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[12]/C
                         clock pessimism              0.007    11.458    
                         clock uncertainty           -0.066    11.392    
    SLICE_X81Y197        FDCE (Recov_fdce_C_CLR)     -0.468    10.924    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         10.924    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 0.348ns (7.114%)  route 4.544ns (92.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.549     1.549    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.448     1.448    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X83Y144        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDRE (Prop_fdre_C_Q)         0.348     1.796 f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=206, routed)         4.544     6.340    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/AR[0]
    SLICE_X81Y197        FDCE                                         f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.439    11.439    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     8.290 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     9.923    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.451    11.451    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/gt3_drpclk_in
    SLICE_X81Y197        FDCE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[13]/C
                         clock pessimism              0.007    11.458    
                         clock uncertainty           -0.066    11.392    
    SLICE_X81Y197        FDCE (Recov_fdce_C_CLR)     -0.468    10.924    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         10.924    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 0.348ns (7.114%)  route 4.544ns (92.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.549     1.549    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.448     1.448    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X83Y144        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDRE (Prop_fdre_C_Q)         0.348     1.796 f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=206, routed)         4.544     6.340    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/gtrxreset_seq_i/AR[0]
    SLICE_X80Y197        FDCE                                         f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.439    11.439    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     8.290 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     9.923    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.451    11.451    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/gtrxreset_seq_i/gt3_drpclk_in
    SLICE_X80Y197        FDCE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/gtrxreset_seq_i/rd_data_reg[13]/C
                         clock pessimism              0.007    11.458    
                         clock uncertainty           -0.066    11.392    
    SLICE_X80Y197        FDCE (Recov_fdce_C_CLR)     -0.429    10.963    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/gtrxreset_seq_i/rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         10.963    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/gtrxreset_seq_i/rd_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 0.348ns (7.114%)  route 4.544ns (92.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.549     1.549    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.448     1.448    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X83Y144        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDRE (Prop_fdre_C_Q)         0.348     1.796 f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=206, routed)         4.544     6.340    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/gtrxreset_seq_i/AR[0]
    SLICE_X80Y197        FDCE                                         f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/gtrxreset_seq_i/rd_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  BUFG_m0/O
                         net (fo=1, routed)           1.439    11.439    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     8.290 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     9.923    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        1.451    11.451    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/gtrxreset_seq_i/gt3_drpclk_in
    SLICE_X80Y197        FDCE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/gtrxreset_seq_i/rd_data_reg[7]/C
                         clock pessimism              0.007    11.458    
                         clock uncertainty           -0.066    11.392    
    SLICE_X80Y197        FDCE (Recov_fdce_C_CLR)     -0.429    10.963    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/gtrxreset_seq_i/rd_data_reg[7]
  -------------------------------------------------------------------
                         required time                         10.963    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  4.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.128ns (26.099%)  route 0.362ns (73.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.622     0.622    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.602     0.602    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X83Y144        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDRE (Prop_fdre_C_Q)         0.128     0.730 f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=206, routed)         0.362     1.092    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/AR[0]
    SLICE_X81Y153        FDCE                                         f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.896     0.896    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.943     0.943    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/gt0_drpclk_in
    SLICE_X81Y153        FDCE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[2]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X81Y153        FDCE (Remov_fdce_C_CLR)     -0.146     0.792    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.128ns (26.099%)  route 0.362ns (73.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.622     0.622    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.602     0.602    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X83Y144        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDRE (Prop_fdre_C_Q)         0.128     0.730 f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=206, routed)         0.362     1.092    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/AR[0]
    SLICE_X81Y153        FDCE                                         f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.896     0.896    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.943     0.943    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/gt0_drpclk_in
    SLICE_X81Y153        FDCE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[3]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X81Y153        FDCE (Remov_fdce_C_CLR)     -0.146     0.792    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.128ns (26.099%)  route 0.362ns (73.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.622     0.622    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.602     0.602    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X83Y144        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDRE (Prop_fdre_C_Q)         0.128     0.730 f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=206, routed)         0.362     1.092    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/AR[0]
    SLICE_X81Y153        FDCE                                         f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.896     0.896    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.943     0.943    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/gt0_drpclk_in
    SLICE_X81Y153        FDCE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[6]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X81Y153        FDCE (Remov_fdce_C_CLR)     -0.146     0.792    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.128ns (26.099%)  route 0.362ns (73.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.622     0.622    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.602     0.602    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X83Y144        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDRE (Prop_fdre_C_Q)         0.128     0.730 f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=206, routed)         0.362     1.092    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/AR[0]
    SLICE_X81Y153        FDCE                                         f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.896     0.896    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.943     0.943    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/gt0_drpclk_in
    SLICE_X81Y153        FDCE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[7]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X81Y153        FDCE (Remov_fdce_C_CLR)     -0.146     0.792    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.128ns (20.914%)  route 0.484ns (79.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.622     0.622    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.602     0.602    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X83Y144        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDRE (Prop_fdre_C_Q)         0.128     0.730 f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=206, routed)         0.484     1.214    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/AR[0]
    SLICE_X80Y154        FDCE                                         f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.896     0.896    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.943     0.943    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/gt0_drpclk_in
    SLICE_X80Y154        FDCE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[0]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X80Y154        FDCE (Remov_fdce_C_CLR)     -0.121     0.817    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.128ns (20.914%)  route 0.484ns (79.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.622     0.622    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.602     0.602    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X83Y144        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDRE (Prop_fdre_C_Q)         0.128     0.730 f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=206, routed)         0.484     1.214    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/AR[0]
    SLICE_X80Y154        FDCE                                         f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.896     0.896    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.943     0.943    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/gt0_drpclk_in
    SLICE_X80Y154        FDCE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[14]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X80Y154        FDCE (Remov_fdce_C_CLR)     -0.121     0.817    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.128ns (20.914%)  route 0.484ns (79.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.622     0.622    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.602     0.602    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X83Y144        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDRE (Prop_fdre_C_Q)         0.128     0.730 f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=206, routed)         0.484     1.214    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/AR[0]
    SLICE_X80Y154        FDCE                                         f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.896     0.896    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.943     0.943    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/gt0_drpclk_in
    SLICE_X80Y154        FDCE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[15]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X80Y154        FDCE (Remov_fdce_C_CLR)     -0.121     0.817    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.128ns (20.914%)  route 0.484ns (79.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.622     0.622    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.602     0.602    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X83Y144        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDRE (Prop_fdre_C_Q)         0.128     0.730 f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=206, routed)         0.484     1.214    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/AR[0]
    SLICE_X80Y154        FDCE                                         f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.896     0.896    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.943     0.943    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/gt0_drpclk_in
    SLICE_X80Y154        FDCE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[1]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X80Y154        FDCE (Remov_fdce_C_CLR)     -0.121     0.817    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.128ns (20.435%)  route 0.498ns (79.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.622     0.622    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.602     0.602    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X83Y144        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDRE (Prop_fdre_C_Q)         0.128     0.730 f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=206, routed)         0.498     1.228    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtrxreset_seq_i/AR[0]
    SLICE_X80Y156        FDCE                                         f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.896     0.896    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.943     0.943    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X80Y156        FDCE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtrxreset_seq_i/rd_data_reg[0]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X80Y156        FDCE (Remov_fdce_C_CLR)     -0.121     0.817    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtrxreset_seq_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.128ns (20.435%)  route 0.498ns (79.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.622     0.622    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.602     0.602    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X83Y144        FDRE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDRE (Prop_fdre_C_Q)         0.128     0.730 f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=206, routed)         0.498     1.228    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtrxreset_seq_i/AR[0]
    SLICE_X80Y156        FDCE                                         f  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_m0/O
                         net (fo=1, routed)           0.896     0.896    sys_clock_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  sys_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    sys_clock_m0/inst/clk_out1_sys_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_clock_m0/inst/clkout1_buf/O
                         net (fo=1331, routed)        0.943     0.943    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtrxreset_seq_i/gt0_drpclk_in
    SLICE_X80Y156        FDCE                                         r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtrxreset_seq_i/rd_data_reg[1]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X80Y156        FDCE (Remov_fdce_C_CLR)     -0.121     0.817    gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtrxreset_seq_i/rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.411    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.599ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.379ns (12.760%)  route 2.591ns (87.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 13.352 - 8.000 ) 
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.355     5.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y147        FDRE (Prop_fdre_C_Q)         0.379     6.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.591     8.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X64Y144        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     9.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302    10.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    12.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.250    13.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X64Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism              0.309    13.660    
                         clock uncertainty           -0.061    13.599    
    SLICE_X64Y144        FDCE (Recov_fdce_C_CLR)     -0.331    13.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         13.268    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.379ns (12.832%)  route 2.574ns (87.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 13.352 - 8.000 ) 
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.355     5.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y147        FDRE (Prop_fdre_C_Q)         0.379     6.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.574     8.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X64Y142        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     9.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302    10.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    12.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.250    13.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X64Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism              0.309    13.660    
                         clock uncertainty           -0.061    13.599    
    SLICE_X64Y142        FDCE (Recov_fdce_C_CLR)     -0.331    13.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         13.268    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.379ns (12.832%)  route 2.574ns (87.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 13.352 - 8.000 ) 
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.355     5.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y147        FDRE (Prop_fdre_C_Q)         0.379     6.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.574     8.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X64Y142        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     9.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302    10.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    12.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.250    13.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X64Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.309    13.660    
                         clock uncertainty           -0.061    13.599    
    SLICE_X64Y142        FDCE (Recov_fdce_C_CLR)     -0.331    13.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.268    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             4.644ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.379ns (12.956%)  route 2.546ns (87.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 13.352 - 8.000 ) 
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.355     5.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y147        FDRE (Prop_fdre_C_Q)         0.379     6.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.546     8.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X63Y142        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     9.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302    10.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    12.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.250    13.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X63Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism              0.309    13.660    
                         clock uncertainty           -0.061    13.599    
    SLICE_X63Y142        FDCE (Recov_fdce_C_CLR)     -0.331    13.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         13.268    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                  4.644    

Slack (MET) :             4.644ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.379ns (12.956%)  route 2.546ns (87.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 13.352 - 8.000 ) 
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.355     5.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y147        FDRE (Prop_fdre_C_Q)         0.379     6.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.546     8.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X63Y142        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     9.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302    10.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    12.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.250    13.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X63Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism              0.309    13.660    
                         clock uncertainty           -0.061    13.599    
    SLICE_X63Y142        FDCE (Recov_fdce_C_CLR)     -0.331    13.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         13.268    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                  4.644    

Slack (MET) :             4.644ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.379ns (12.956%)  route 2.546ns (87.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 13.352 - 8.000 ) 
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.355     5.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y147        FDRE (Prop_fdre_C_Q)         0.379     6.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.546     8.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X63Y142        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     9.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302    10.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    12.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.250    13.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X63Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism              0.309    13.660    
                         clock uncertainty           -0.061    13.599    
    SLICE_X63Y142        FDCE (Recov_fdce_C_CLR)     -0.331    13.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                         13.268    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                  4.644    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.379ns (13.261%)  route 2.479ns (86.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 13.352 - 8.000 ) 
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.355     5.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y147        FDRE (Prop_fdre_C_Q)         0.379     6.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.479     8.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X65Y143        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     9.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302    10.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    12.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.250    13.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X65Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.309    13.660    
                         clock uncertainty           -0.061    13.599    
    SLICE_X65Y143        FDCE (Recov_fdce_C_CLR)     -0.331    13.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.268    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.717ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.379ns (12.956%)  route 2.546ns (87.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 13.352 - 8.000 ) 
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.355     5.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y147        FDRE (Prop_fdre_C_Q)         0.379     6.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.546     8.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y142        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     9.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302    10.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    12.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.250    13.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism              0.309    13.660    
                         clock uncertainty           -0.061    13.599    
    SLICE_X62Y142        FDCE (Recov_fdce_C_CLR)     -0.258    13.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                         13.341    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                  4.717    

Slack (MET) :             4.746ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.379ns (13.244%)  route 2.483ns (86.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 13.352 - 8.000 ) 
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.355     5.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y147        FDRE (Prop_fdre_C_Q)         0.379     6.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.483     8.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X64Y143        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     9.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302    10.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    12.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.250    13.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X64Y143        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.309    13.660    
                         clock uncertainty           -0.061    13.599    
    SLICE_X64Y143        FDPE (Recov_fdpe_C_PRE)     -0.292    13.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.307    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  4.746    

Slack (MET) :             4.753ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.379ns (13.457%)  route 2.437ns (86.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 13.352 - 8.000 ) 
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.257     1.257    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.338 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.408     2.745    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     4.263    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.355     5.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y147        FDRE (Prop_fdre_C_Q)         0.379     6.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.437     8.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X63Y143        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.199     9.199    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.276 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.302    10.578    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    12.024    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.101 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        1.250    13.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X63Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.309    13.660    
                         clock uncertainty           -0.061    13.599    
    SLICE_X63Y143        FDCE (Recov_fdce_C_CLR)     -0.331    13.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         13.268    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  4.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.791%)  route 0.196ns (58.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.560     2.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X51Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y142        FDRE (Prop_fdre_C_Q)         0.141     2.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.196     2.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X54Y142        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.828     2.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y142        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.365     2.471    
    SLICE_X54Y142        FDPE (Remov_fdpe_C_PRE)     -0.071     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.791%)  route 0.196ns (58.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.560     2.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X51Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y142        FDRE (Prop_fdre_C_Q)         0.141     2.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.196     2.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X54Y142        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.828     2.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y142        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.365     2.471    
    SLICE_X54Y142        FDPE (Remov_fdpe_C_PRE)     -0.071     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.660%)  route 0.125ns (43.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.840ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.562     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y144        FDCE (Prop_fdce_C_Q)         0.164     2.374 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.125     2.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X60Y143        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.832     2.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X60Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.615     2.226    
    SLICE_X60Y143        FDCE (Remov_fdce_C_CLR)     -0.067     2.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.694%)  route 0.127ns (47.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.559     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDPE (Prop_fdpe_C_Q)         0.141     2.348 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.127     2.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X49Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.827     2.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X49Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.615     2.221    
    SLICE_X49Y136        FDCE (Remov_fdce_C_CLR)     -0.092     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.694%)  route 0.127ns (47.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.559     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDPE (Prop_fdpe_C_Q)         0.141     2.348 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.127     2.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X49Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.827     2.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X49Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.615     2.221    
    SLICE_X49Y136        FDCE (Remov_fdce_C_CLR)     -0.092     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.694%)  route 0.127ns (47.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.559     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDPE (Prop_fdpe_C_Q)         0.141     2.348 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.127     2.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X49Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.827     2.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X49Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.615     2.221    
    SLICE_X49Y136        FDCE (Remov_fdce_C_CLR)     -0.092     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.694%)  route 0.127ns (47.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.559     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDPE (Prop_fdpe_C_Q)         0.141     2.348 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.127     2.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X49Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.827     2.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X49Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.615     2.221    
    SLICE_X49Y136        FDCE (Remov_fdce_C_CLR)     -0.092     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.694%)  route 0.127ns (47.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.559     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDPE (Prop_fdpe_C_Q)         0.141     2.348 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.127     2.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X49Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.827     2.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X49Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.615     2.221    
    SLICE_X49Y136        FDCE (Remov_fdce_C_CLR)     -0.092     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.694%)  route 0.127ns (47.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.559     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDPE (Prop_fdpe_C_Q)         0.141     2.348 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.127     2.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X49Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.827     2.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X49Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.615     2.221    
    SLICE_X49Y136        FDCE (Remov_fdce_C_CLR)     -0.092     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.880%)  route 0.196ns (58.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.493     0.493    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.519 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.558     1.077    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.622    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.559     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDPE (Prop_fdpe_C_Q)         0.141     2.348 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.196     2.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X50Y136        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.530     0.530    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.559 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.828     1.386    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.979    gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=2629, routed)        0.826     2.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X50Y136        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.594     2.240    
    SLICE_X50Y136        FDPE (Remov_fdpe_C_PRE)     -0.071     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.375    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.236ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.893ns (26.642%)  route 2.459ns (73.358%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 35.849 - 33.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521     3.202    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y157        FDRE (Prop_fdre_C_Q)         0.379     3.581 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y157        LUT6 (Prop_lut6_I3_O)        0.105     4.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.631     5.009    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y158        LUT4 (Prop_lut4_I3_O)        0.126     5.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.709     5.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y153        LUT1 (Prop_lut1_I0_O)        0.283     6.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.428     6.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X57Y151        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.401    35.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y151        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.307    36.156    
                         clock uncertainty           -0.035    36.121    
    SLICE_X57Y151        FDCE (Recov_fdce_C_CLR)     -0.331    35.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.790    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                 29.236    

Slack (MET) :             29.270ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.893ns (26.914%)  route 2.425ns (73.086%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 35.849 - 33.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521     3.202    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y157        FDRE (Prop_fdre_C_Q)         0.379     3.581 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y157        LUT6 (Prop_lut6_I3_O)        0.105     4.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.631     5.009    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y158        LUT4 (Prop_lut4_I3_O)        0.126     5.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.709     5.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y153        LUT1 (Prop_lut1_I0_O)        0.283     6.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.394     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X57Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.401    35.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.307    36.156    
                         clock uncertainty           -0.035    36.121    
    SLICE_X57Y152        FDCE (Recov_fdce_C_CLR)     -0.331    35.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.790    
                         arrival time                          -6.520    
  -------------------------------------------------------------------
                         slack                                 29.270    

Slack (MET) :             29.309ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.893ns (26.642%)  route 2.459ns (73.358%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 35.849 - 33.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521     3.202    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y157        FDRE (Prop_fdre_C_Q)         0.379     3.581 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y157        LUT6 (Prop_lut6_I3_O)        0.105     4.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.631     5.009    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y158        LUT4 (Prop_lut4_I3_O)        0.126     5.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.709     5.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y153        LUT1 (Prop_lut1_I0_O)        0.283     6.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.428     6.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X56Y151        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.401    35.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y151        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.307    36.156    
                         clock uncertainty           -0.035    36.121    
    SLICE_X56Y151        FDCE (Recov_fdce_C_CLR)     -0.258    35.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.863    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                 29.309    

Slack (MET) :             29.309ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.893ns (26.642%)  route 2.459ns (73.358%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 35.849 - 33.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521     3.202    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y157        FDRE (Prop_fdre_C_Q)         0.379     3.581 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y157        LUT6 (Prop_lut6_I3_O)        0.105     4.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.631     5.009    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y158        LUT4 (Prop_lut4_I3_O)        0.126     5.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.709     5.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y153        LUT1 (Prop_lut1_I0_O)        0.283     6.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.428     6.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X56Y151        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.401    35.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y151        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.307    36.156    
                         clock uncertainty           -0.035    36.121    
    SLICE_X56Y151        FDCE (Recov_fdce_C_CLR)     -0.258    35.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.863    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                 29.309    

Slack (MET) :             29.309ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.893ns (26.642%)  route 2.459ns (73.358%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 35.849 - 33.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521     3.202    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y157        FDRE (Prop_fdre_C_Q)         0.379     3.581 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y157        LUT6 (Prop_lut6_I3_O)        0.105     4.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.631     5.009    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y158        LUT4 (Prop_lut4_I3_O)        0.126     5.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.709     5.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y153        LUT1 (Prop_lut1_I0_O)        0.283     6.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.428     6.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X56Y151        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.401    35.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y151        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.307    36.156    
                         clock uncertainty           -0.035    36.121    
    SLICE_X56Y151        FDCE (Recov_fdce_C_CLR)     -0.258    35.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.863    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                 29.309    

Slack (MET) :             29.309ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.893ns (26.642%)  route 2.459ns (73.358%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 35.849 - 33.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521     3.202    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y157        FDRE (Prop_fdre_C_Q)         0.379     3.581 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y157        LUT6 (Prop_lut6_I3_O)        0.105     4.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.631     5.009    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y158        LUT4 (Prop_lut4_I3_O)        0.126     5.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.709     5.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y153        LUT1 (Prop_lut1_I0_O)        0.283     6.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.428     6.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X56Y151        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.401    35.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y151        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.307    36.156    
                         clock uncertainty           -0.035    36.121    
    SLICE_X56Y151        FDCE (Recov_fdce_C_CLR)     -0.258    35.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.863    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                 29.309    

Slack (MET) :             29.343ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.893ns (26.914%)  route 2.425ns (73.086%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 35.849 - 33.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521     3.202    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y157        FDRE (Prop_fdre_C_Q)         0.379     3.581 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y157        LUT6 (Prop_lut6_I3_O)        0.105     4.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.631     5.009    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y158        LUT4 (Prop_lut4_I3_O)        0.126     5.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.709     5.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y153        LUT1 (Prop_lut1_I0_O)        0.283     6.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.394     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X56Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.401    35.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.307    36.156    
                         clock uncertainty           -0.035    36.121    
    SLICE_X56Y152        FDCE (Recov_fdce_C_CLR)     -0.258    35.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.863    
                         arrival time                          -6.520    
  -------------------------------------------------------------------
                         slack                                 29.343    

Slack (MET) :             29.343ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.893ns (26.914%)  route 2.425ns (73.086%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 35.849 - 33.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521     3.202    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y157        FDRE (Prop_fdre_C_Q)         0.379     3.581 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y157        LUT6 (Prop_lut6_I3_O)        0.105     4.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.631     5.009    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y158        LUT4 (Prop_lut4_I3_O)        0.126     5.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.709     5.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y153        LUT1 (Prop_lut1_I0_O)        0.283     6.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.394     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X56Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.401    35.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.307    36.156    
                         clock uncertainty           -0.035    36.121    
    SLICE_X56Y152        FDCE (Recov_fdce_C_CLR)     -0.258    35.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.863    
                         arrival time                          -6.520    
  -------------------------------------------------------------------
                         slack                                 29.343    

Slack (MET) :             29.343ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.893ns (26.914%)  route 2.425ns (73.086%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 35.849 - 33.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521     3.202    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y157        FDRE (Prop_fdre_C_Q)         0.379     3.581 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y157        LUT6 (Prop_lut6_I3_O)        0.105     4.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.631     5.009    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y158        LUT4 (Prop_lut4_I3_O)        0.126     5.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.709     5.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y153        LUT1 (Prop_lut1_I0_O)        0.283     6.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.394     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X56Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.401    35.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.307    36.156    
                         clock uncertainty           -0.035    36.121    
    SLICE_X56Y152        FDCE (Recov_fdce_C_CLR)     -0.258    35.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.863    
                         arrival time                          -6.520    
  -------------------------------------------------------------------
                         slack                                 29.343    

Slack (MET) :             29.343ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.893ns (26.914%)  route 2.425ns (73.086%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 35.849 - 33.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521     3.202    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y157        FDRE (Prop_fdre_C_Q)         0.379     3.581 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X59Y157        LUT6 (Prop_lut6_I3_O)        0.105     4.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.631     5.009    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y158        LUT4 (Prop_lut4_I3_O)        0.126     5.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.709     5.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y153        LUT1 (Prop_lut1_I0_O)        0.283     6.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.394     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X56Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.401    35.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.307    36.156    
                         clock uncertainty           -0.035    36.121    
    SLICE_X56Y152        FDCE (Recov_fdce_C_CLR)     -0.258    35.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.863    
                         arrival time                          -6.520    
  -------------------------------------------------------------------
                         slack                                 29.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.688%)  route 0.254ns (64.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.141     1.481 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.254     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X51Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism             -0.129     1.599    
    SLICE_X51Y133        FDCE (Remov_fdce_C_CLR)     -0.092     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.688%)  route 0.254ns (64.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.141     1.481 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.254     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X51Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism             -0.129     1.599    
    SLICE_X51Y133        FDCE (Remov_fdce_C_CLR)     -0.092     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.688%)  route 0.254ns (64.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.141     1.481 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.254     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X51Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                         clock pessimism             -0.129     1.599    
    SLICE_X51Y133        FDCE (Remov_fdce_C_CLR)     -0.092     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.688%)  route 0.254ns (64.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.141     1.481 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.254     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X51Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism             -0.129     1.599    
    SLICE_X51Y133        FDCE (Remov_fdce_C_CLR)     -0.092     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.688%)  route 0.254ns (64.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.141     1.481 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.254     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X51Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism             -0.129     1.599    
    SLICE_X51Y133        FDCE (Remov_fdce_C_CLR)     -0.092     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.688%)  route 0.254ns (64.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.141     1.481 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.254     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X51Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism             -0.129     1.599    
    SLICE_X51Y133        FDCE (Remov_fdce_C_CLR)     -0.092     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.688%)  route 0.254ns (64.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.141     1.481 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.254     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X51Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism             -0.129     1.599    
    SLICE_X51Y133        FDCE (Remov_fdce_C_CLR)     -0.092     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.688%)  route 0.254ns (64.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.141     1.481 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.254     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X51Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism             -0.129     1.599    
    SLICE_X51Y133        FDCE (Remov_fdce_C_CLR)     -0.092     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.892%)  route 0.315ns (69.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.141     1.481 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.315     1.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X51Y134        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.129     1.600    
    SLICE_X51Y134        FDCE (Remov_fdce_C_CLR)     -0.092     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.892%)  route 0.315ns (69.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.141     1.481 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.315     1.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X51Y134        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism             -0.129     1.600    
    SLICE_X51Y134        FDCE (Remov_fdce_C_CLR)     -0.092     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.289    





