Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Jan 18 03:54:37 2022
| Host         : YNB running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file tetris_timing_summary_routed.rpt -pb tetris_timing_summary_routed.pb -rpx tetris_timing_summary_routed.rpx -warn_on_violation
| Design       : tetris
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1702)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4076)
5. checking no_input_delay (7)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1702)
---------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: divs/div_reg[12]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: divs/div_reg[1]/Q (HIGH)

 There are 1312 register/latch pins with no clock driven by root clock pin: divs/div_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[19]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[20]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[21]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[22]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[23]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: music_inst/sc/clk_cnt_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4076)
---------------------------------------------------
 There are 4076 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.241        0.000                      0                  800        0.165        0.000                      0                  800        4.500        0.000                       0                   481  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.241        0.000                      0                  800        0.165        0.000                      0                  800        4.500        0.000                       0                   481  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 1.048ns (16.748%)  route 5.210ns (83.252%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.533     5.054    music_inst/cd/clk_IBUF_BUFG
    SLICE_X32Y74         FDRE                                         r  music_inst/cd/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  music_inst/cd/counter_reg[9]/Q
                         net (fo=2, routed)           0.678     6.188    music_inst/cd/counter[9]
    SLICE_X34Y73         LUT4 (Prop_lut4_I2_O)        0.124     6.312 f  music_inst/cd/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.162     6.474    music_inst/cd/counter[0]_i_7__0_n_1
    SLICE_X34Y73         LUT5 (Prop_lut5_I4_O)        0.124     6.598 f  music_inst/cd/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.597     7.195    music_inst/cd/counter[0]_i_5__0_n_1
    SLICE_X33Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.319 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.605     7.924    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X34Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  music_inst/cd/n_0_16519_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.436     9.484    n_0_16519_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.580 r  n_0_16519_BUFG_inst/O
                         net (fo=35, routed)          1.732    11.312    music_inst/cd/n_0_16519_BUFG
    SLICE_X32Y75         FDRE                                         r  music_inst/cd/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.418    14.759    music_inst/cd/clk_IBUF_BUFG
    SLICE_X32Y75         FDRE                                         r  music_inst/cd/counter_reg[13]/C
                         clock pessimism              0.258    15.017    
                         clock uncertainty           -0.035    14.982    
    SLICE_X32Y75         FDRE (Setup_fdre_C_R)       -0.429    14.553    music_inst/cd/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -11.312    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 1.048ns (16.748%)  route 5.210ns (83.252%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.533     5.054    music_inst/cd/clk_IBUF_BUFG
    SLICE_X32Y74         FDRE                                         r  music_inst/cd/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  music_inst/cd/counter_reg[9]/Q
                         net (fo=2, routed)           0.678     6.188    music_inst/cd/counter[9]
    SLICE_X34Y73         LUT4 (Prop_lut4_I2_O)        0.124     6.312 f  music_inst/cd/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.162     6.474    music_inst/cd/counter[0]_i_7__0_n_1
    SLICE_X34Y73         LUT5 (Prop_lut5_I4_O)        0.124     6.598 f  music_inst/cd/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.597     7.195    music_inst/cd/counter[0]_i_5__0_n_1
    SLICE_X33Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.319 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.605     7.924    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X34Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  music_inst/cd/n_0_16519_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.436     9.484    n_0_16519_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.580 r  n_0_16519_BUFG_inst/O
                         net (fo=35, routed)          1.732    11.312    music_inst/cd/n_0_16519_BUFG
    SLICE_X32Y75         FDRE                                         r  music_inst/cd/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.418    14.759    music_inst/cd/clk_IBUF_BUFG
    SLICE_X32Y75         FDRE                                         r  music_inst/cd/counter_reg[14]/C
                         clock pessimism              0.258    15.017    
                         clock uncertainty           -0.035    14.982    
    SLICE_X32Y75         FDRE (Setup_fdre_C_R)       -0.429    14.553    music_inst/cd/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -11.312    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 1.048ns (16.748%)  route 5.210ns (83.252%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.533     5.054    music_inst/cd/clk_IBUF_BUFG
    SLICE_X32Y74         FDRE                                         r  music_inst/cd/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  music_inst/cd/counter_reg[9]/Q
                         net (fo=2, routed)           0.678     6.188    music_inst/cd/counter[9]
    SLICE_X34Y73         LUT4 (Prop_lut4_I2_O)        0.124     6.312 f  music_inst/cd/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.162     6.474    music_inst/cd/counter[0]_i_7__0_n_1
    SLICE_X34Y73         LUT5 (Prop_lut5_I4_O)        0.124     6.598 f  music_inst/cd/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.597     7.195    music_inst/cd/counter[0]_i_5__0_n_1
    SLICE_X33Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.319 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.605     7.924    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X34Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  music_inst/cd/n_0_16519_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.436     9.484    n_0_16519_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.580 r  n_0_16519_BUFG_inst/O
                         net (fo=35, routed)          1.732    11.312    music_inst/cd/n_0_16519_BUFG
    SLICE_X32Y75         FDRE                                         r  music_inst/cd/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.418    14.759    music_inst/cd/clk_IBUF_BUFG
    SLICE_X32Y75         FDRE                                         r  music_inst/cd/counter_reg[15]/C
                         clock pessimism              0.258    15.017    
                         clock uncertainty           -0.035    14.982    
    SLICE_X32Y75         FDRE (Setup_fdre_C_R)       -0.429    14.553    music_inst/cd/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -11.312    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 1.048ns (16.748%)  route 5.210ns (83.252%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.533     5.054    music_inst/cd/clk_IBUF_BUFG
    SLICE_X32Y74         FDRE                                         r  music_inst/cd/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  music_inst/cd/counter_reg[9]/Q
                         net (fo=2, routed)           0.678     6.188    music_inst/cd/counter[9]
    SLICE_X34Y73         LUT4 (Prop_lut4_I2_O)        0.124     6.312 f  music_inst/cd/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.162     6.474    music_inst/cd/counter[0]_i_7__0_n_1
    SLICE_X34Y73         LUT5 (Prop_lut5_I4_O)        0.124     6.598 f  music_inst/cd/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.597     7.195    music_inst/cd/counter[0]_i_5__0_n_1
    SLICE_X33Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.319 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.605     7.924    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X34Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  music_inst/cd/n_0_16519_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.436     9.484    n_0_16519_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.580 r  n_0_16519_BUFG_inst/O
                         net (fo=35, routed)          1.732    11.312    music_inst/cd/n_0_16519_BUFG
    SLICE_X32Y75         FDRE                                         r  music_inst/cd/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.418    14.759    music_inst/cd/clk_IBUF_BUFG
    SLICE_X32Y75         FDRE                                         r  music_inst/cd/counter_reg[16]/C
                         clock pessimism              0.258    15.017    
                         clock uncertainty           -0.035    14.982    
    SLICE_X32Y75         FDRE (Setup_fdre_C_R)       -0.429    14.553    music_inst/cd/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -11.312    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 1.048ns (16.742%)  route 5.212ns (83.258%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.533     5.054    music_inst/cd/clk_IBUF_BUFG
    SLICE_X32Y74         FDRE                                         r  music_inst/cd/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  music_inst/cd/counter_reg[9]/Q
                         net (fo=2, routed)           0.678     6.188    music_inst/cd/counter[9]
    SLICE_X34Y73         LUT4 (Prop_lut4_I2_O)        0.124     6.312 f  music_inst/cd/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.162     6.474    music_inst/cd/counter[0]_i_7__0_n_1
    SLICE_X34Y73         LUT5 (Prop_lut5_I4_O)        0.124     6.598 f  music_inst/cd/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.597     7.195    music_inst/cd/counter[0]_i_5__0_n_1
    SLICE_X33Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.319 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.605     7.924    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X34Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  music_inst/cd/n_0_16519_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.436     9.484    n_0_16519_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.580 r  n_0_16519_BUFG_inst/O
                         net (fo=35, routed)          1.734    11.314    music_inst/cd/n_0_16519_BUFG
    SLICE_X32Y76         FDRE                                         r  music_inst/cd/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.420    14.761    music_inst/cd/clk_IBUF_BUFG
    SLICE_X32Y76         FDRE                                         r  music_inst/cd/counter_reg[17]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X32Y76         FDRE (Setup_fdre_C_R)       -0.429    14.555    music_inst/cd/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                         -11.314    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 1.048ns (16.742%)  route 5.212ns (83.258%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.533     5.054    music_inst/cd/clk_IBUF_BUFG
    SLICE_X32Y74         FDRE                                         r  music_inst/cd/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  music_inst/cd/counter_reg[9]/Q
                         net (fo=2, routed)           0.678     6.188    music_inst/cd/counter[9]
    SLICE_X34Y73         LUT4 (Prop_lut4_I2_O)        0.124     6.312 f  music_inst/cd/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.162     6.474    music_inst/cd/counter[0]_i_7__0_n_1
    SLICE_X34Y73         LUT5 (Prop_lut5_I4_O)        0.124     6.598 f  music_inst/cd/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.597     7.195    music_inst/cd/counter[0]_i_5__0_n_1
    SLICE_X33Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.319 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.605     7.924    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X34Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  music_inst/cd/n_0_16519_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.436     9.484    n_0_16519_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.580 r  n_0_16519_BUFG_inst/O
                         net (fo=35, routed)          1.734    11.314    music_inst/cd/n_0_16519_BUFG
    SLICE_X32Y76         FDRE                                         r  music_inst/cd/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.420    14.761    music_inst/cd/clk_IBUF_BUFG
    SLICE_X32Y76         FDRE                                         r  music_inst/cd/counter_reg[18]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X32Y76         FDRE (Setup_fdre_C_R)       -0.429    14.555    music_inst/cd/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                         -11.314    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 1.048ns (16.742%)  route 5.212ns (83.258%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.533     5.054    music_inst/cd/clk_IBUF_BUFG
    SLICE_X32Y74         FDRE                                         r  music_inst/cd/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  music_inst/cd/counter_reg[9]/Q
                         net (fo=2, routed)           0.678     6.188    music_inst/cd/counter[9]
    SLICE_X34Y73         LUT4 (Prop_lut4_I2_O)        0.124     6.312 f  music_inst/cd/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.162     6.474    music_inst/cd/counter[0]_i_7__0_n_1
    SLICE_X34Y73         LUT5 (Prop_lut5_I4_O)        0.124     6.598 f  music_inst/cd/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.597     7.195    music_inst/cd/counter[0]_i_5__0_n_1
    SLICE_X33Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.319 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.605     7.924    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X34Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  music_inst/cd/n_0_16519_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.436     9.484    n_0_16519_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.580 r  n_0_16519_BUFG_inst/O
                         net (fo=35, routed)          1.734    11.314    music_inst/cd/n_0_16519_BUFG
    SLICE_X32Y76         FDRE                                         r  music_inst/cd/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.420    14.761    music_inst/cd/clk_IBUF_BUFG
    SLICE_X32Y76         FDRE                                         r  music_inst/cd/counter_reg[19]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X32Y76         FDRE (Setup_fdre_C_R)       -0.429    14.555    music_inst/cd/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                         -11.314    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 1.048ns (16.742%)  route 5.212ns (83.258%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.533     5.054    music_inst/cd/clk_IBUF_BUFG
    SLICE_X32Y74         FDRE                                         r  music_inst/cd/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  music_inst/cd/counter_reg[9]/Q
                         net (fo=2, routed)           0.678     6.188    music_inst/cd/counter[9]
    SLICE_X34Y73         LUT4 (Prop_lut4_I2_O)        0.124     6.312 f  music_inst/cd/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.162     6.474    music_inst/cd/counter[0]_i_7__0_n_1
    SLICE_X34Y73         LUT5 (Prop_lut5_I4_O)        0.124     6.598 f  music_inst/cd/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.597     7.195    music_inst/cd/counter[0]_i_5__0_n_1
    SLICE_X33Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.319 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.605     7.924    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X34Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  music_inst/cd/n_0_16519_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.436     9.484    n_0_16519_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.580 r  n_0_16519_BUFG_inst/O
                         net (fo=35, routed)          1.734    11.314    music_inst/cd/n_0_16519_BUFG
    SLICE_X32Y76         FDRE                                         r  music_inst/cd/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.420    14.761    music_inst/cd/clk_IBUF_BUFG
    SLICE_X32Y76         FDRE                                         r  music_inst/cd/counter_reg[20]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X32Y76         FDRE (Setup_fdre_C_R)       -0.429    14.555    music_inst/cd/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                         -11.314    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 1.048ns (16.740%)  route 5.213ns (83.260%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.533     5.054    music_inst/cd/clk_IBUF_BUFG
    SLICE_X32Y74         FDRE                                         r  music_inst/cd/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  music_inst/cd/counter_reg[9]/Q
                         net (fo=2, routed)           0.678     6.188    music_inst/cd/counter[9]
    SLICE_X34Y73         LUT4 (Prop_lut4_I2_O)        0.124     6.312 f  music_inst/cd/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.162     6.474    music_inst/cd/counter[0]_i_7__0_n_1
    SLICE_X34Y73         LUT5 (Prop_lut5_I4_O)        0.124     6.598 f  music_inst/cd/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.597     7.195    music_inst/cd/counter[0]_i_5__0_n_1
    SLICE_X33Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.319 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.605     7.924    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X34Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  music_inst/cd/n_0_16519_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.436     9.484    n_0_16519_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.580 r  n_0_16519_BUFG_inst/O
                         net (fo=35, routed)          1.735    11.315    music_inst/cd/n_0_16519_BUFG
    SLICE_X32Y77         FDRE                                         r  music_inst/cd/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.421    14.762    music_inst/cd/clk_IBUF_BUFG
    SLICE_X32Y77         FDRE                                         r  music_inst/cd/counter_reg[21]/C
                         clock pessimism              0.258    15.020    
                         clock uncertainty           -0.035    14.985    
    SLICE_X32Y77         FDRE (Setup_fdre_C_R)       -0.429    14.556    music_inst/cd/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                         -11.315    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 1.048ns (16.740%)  route 5.213ns (83.260%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.533     5.054    music_inst/cd/clk_IBUF_BUFG
    SLICE_X32Y74         FDRE                                         r  music_inst/cd/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  music_inst/cd/counter_reg[9]/Q
                         net (fo=2, routed)           0.678     6.188    music_inst/cd/counter[9]
    SLICE_X34Y73         LUT4 (Prop_lut4_I2_O)        0.124     6.312 f  music_inst/cd/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.162     6.474    music_inst/cd/counter[0]_i_7__0_n_1
    SLICE_X34Y73         LUT5 (Prop_lut5_I4_O)        0.124     6.598 f  music_inst/cd/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.597     7.195    music_inst/cd/counter[0]_i_5__0_n_1
    SLICE_X33Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.319 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.605     7.924    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X34Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  music_inst/cd/n_0_16519_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.436     9.484    n_0_16519_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.580 r  n_0_16519_BUFG_inst/O
                         net (fo=35, routed)          1.735    11.315    music_inst/cd/n_0_16519_BUFG
    SLICE_X32Y77         FDRE                                         r  music_inst/cd/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.421    14.762    music_inst/cd/clk_IBUF_BUFG
    SLICE_X32Y77         FDRE                                         r  music_inst/cd/counter_reg[22]/C
                         clock pessimism              0.258    15.020    
                         clock uncertainty           -0.035    14.985    
    SLICE_X32Y77         FDRE (Setup_fdre_C_R)       -0.429    14.556    music_inst/cd/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                         -11.315    
  -------------------------------------------------------------------
                         slack                                  3.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.880%)  route 0.084ns (31.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.588     1.471    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y83          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/Q
                         net (fo=5, routed)           0.084     1.696    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[3]
    SLICE_X1Y83          LUT6 (Prop_lut6_I0_O)        0.045     1.741 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_data_s_i_1/O
                         net (fo=1, routed)           0.000     1.741    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_data_s_i_1_n_0
    SLICE_X1Y83          FDPE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.856     1.984    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y83          FDPE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X1Y83          FDPE (Hold_fdpe_C_D)         0.092     1.576    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/valid_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.899%)  route 0.110ns (37.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.585     1.468    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X0Y80          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  keypress_controller_inst/key_de/inst/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.110     1.719    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/Q[0]
    SLICE_X1Y80          LUT6 (Prop_lut6_I1_O)        0.045     1.764 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/valid_i_1/O
                         net (fo=1, routed)           0.000     1.764    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i_n_16
    SLICE_X1Y80          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.853     1.981    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X1Y80          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/valid_reg/C
                         clock pessimism             -0.500     1.481    
    SLICE_X1Y80          FDCE (Hold_fdce_C_D)         0.092     1.573    keypress_controller_inst/key_de/inst/inst/valid_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.086%)  route 0.135ns (48.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.586     1.469    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y81          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[4]/Q
                         net (fo=3, routed)           0.135     1.745    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/p_0_in[3]
    SLICE_X2Y80          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.853     1.981    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y80          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y80          FDCE (Hold_fdce_C_D)         0.063     1.545    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.402%)  route 0.139ns (49.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.586     1.469    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y81          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[6]/Q
                         net (fo=3, routed)           0.139     1.749    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/p_0_in[5]
    SLICE_X2Y81          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.854     1.982    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y81          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X2Y81          FDCE (Hold_fdce_C_D)         0.063     1.545    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/key_down_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_press_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.554     1.437    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X14Y77         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  keypress_controller_inst/key_de/key_down_reg[41]/Q
                         net (fo=3, routed)           0.105     1.707    keypress_controller_inst/key_de/key_down[41]
    SLICE_X15Y77         LUT4 (Prop_lut4_I0_O)        0.045     1.752 r  keypress_controller_inst/key_de/key_press[5]_i_1/O
                         net (fo=1, routed)           0.000     1.752    keypress_controller_inst/key_de_n_3
    SLICE_X15Y77         FDCE                                         r  keypress_controller_inst/key_press_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.820     1.948    keypress_controller_inst/clk_IBUF_BUFG
    SLICE_X15Y77         FDCE                                         r  keypress_controller_inst/key_press_reg[5]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X15Y77         FDCE (Hold_fdce_C_D)         0.091     1.541    keypress_controller_inst/key_press_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/key_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.092%)  route 0.128ns (43.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.585     1.468    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y80          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.164     1.632 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.128     1.761    keypress_controller_inst/key_de/inst/inst/rx_data[0]
    SLICE_X3Y78          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.851     1.979    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X3Y78          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[0]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X3Y78          FDCE (Hold_fdce_C_D)         0.070     1.550    keypress_controller_inst/key_de/inst/inst/key_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/key_reg[8]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_down_reg[111]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.235%)  route 0.107ns (33.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.581     1.464    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  keypress_controller_inst/key_de/key_reg[8]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.164     1.628 f  keypress_controller_inst/key_de/key_reg[8]_rep__1/Q
                         net (fo=64, routed)          0.107     1.735    keypress_controller_inst/key_de/key_reg[8]_rep__1_n_1
    SLICE_X7Y77          LUT4 (Prop_lut4_I3_O)        0.045     1.780 r  keypress_controller_inst/key_de/key_down[111]_i_1/O
                         net (fo=1, routed)           0.000     1.780    keypress_controller_inst/key_de/p_0_in[111]
    SLICE_X7Y77          FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.849     1.976    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X7Y77          FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[111]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X7Y77          FDCE (Hold_fdce_C_D)         0.092     1.569    keypress_controller_inst/key_de/key_down_reg[111]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 music_inst/sc/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/sc/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.584     1.467    music_inst/sc/clk_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  music_inst/sc/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.148     1.615 r  music_inst/sc/clk_cnt_reg[7]/Q
                         net (fo=3, routed)           0.087     1.702    music_inst/sc/sel0[3]
    SLICE_X2Y70          LUT6 (Prop_lut6_I1_O)        0.098     1.800 r  music_inst/sc/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.800    music_inst/sc/clk_cnt_next[8]
    SLICE_X2Y70          FDCE                                         r  music_inst/sc/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.852     1.980    music_inst/sc/clk_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  music_inst/sc/clk_cnt_reg[8]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X2Y70          FDCE (Hold_fdce_C_D)         0.121     1.588    music_inst/sc/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.843%)  route 0.130ns (41.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.588     1.471    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y83          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/Q
                         net (fo=5, routed)           0.130     1.742    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[2]
    SLICE_X1Y83          LUT6 (Prop_lut6_I2_O)        0.045     1.787 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.787    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[0]_i_1_n_0
    SLICE_X1Y83          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.856     1.984    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y83          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X1Y83          FDCE (Hold_fdce_C_D)         0.091     1.575    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.657%)  route 0.131ns (41.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.588     1.471    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y83          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/Q
                         net (fo=5, routed)           0.131     1.743    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[2]
    SLICE_X1Y83          LUT6 (Prop_lut6_I1_O)        0.045     1.788 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.788    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[1]_i_1_n_0
    SLICE_X1Y83          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.856     1.984    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y83          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X1Y83          FDCE (Hold_fdce_C_D)         0.092     1.576    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   divs/div_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   divs/div_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   divs/div_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   divs/div_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   divs/div_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   divs/div_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   divs/div_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   divs/div_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   divs/div_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y86    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y86    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80    keypress_controller_inst/key_de/inst/inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80    keypress_controller_inst/key_de/inst/inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80    keypress_controller_inst/key_de/inst/inst/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y89   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y89   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y88   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y88   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X14Y88   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_inter_reg/C



