Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Feb 17 17:02:00 2017
| Host         : DESKTOP-QUJLBQI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file image_processor_control_sets_placed.rpt
| Design       : image_processor
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              48 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             138 |           37 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                                       Enable Signal                                      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                                                          |                  |                1 |              4 |
|  clk_IBUF_BUFG | y[7]_i_1_n_0                                                                             | clear            |                2 |              8 |
|  clk_IBUF_BUFG | edge_pixels/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] |                  |                5 |             20 |
|  clk_IBUF_BUFG | edge_pixels/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] |                  |                3 |             20 |
|  clk_IBUF_BUFG | data_valid_IBUF                                                                          |                  |                8 |             24 |
|  clk_IBUF_BUFG | data_valid_IBUF                                                                          | clear            |               35 |            130 |
+----------------+------------------------------------------------------------------------------------------+------------------+------------------+----------------+


