--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN<0>      |   10.401(R)|   -3.549(R)|Clock_BUFGP       |   0.000|
BTN<1>      |   10.159(R)|   -4.798(R)|Clock_BUFGP       |   0.000|
BTN<2>      |   10.133(R)|   -2.648(R)|Clock_BUFGP       |   0.000|
BTN<3>      |    9.726(R)|   -2.924(R)|Clock_BUFGP       |   0.000|
SW<0>       |    6.773(R)|   -2.465(R)|Clock_BUFGP       |   0.000|
SW<1>       |    6.208(R)|   -2.061(R)|Clock_BUFGP       |   0.000|
SW<2>       |    6.273(R)|   -2.093(R)|Clock_BUFGP       |   0.000|
SW<3>       |    5.921(R)|   -2.535(R)|Clock_BUFGP       |   0.000|
SW<4>       |    6.257(R)|   -2.952(R)|Clock_BUFGP       |   0.000|
SW<5>       |    6.093(R)|   -2.625(R)|Clock_BUFGP       |   0.000|
SW<6>       |    6.190(R)|   -2.990(R)|Clock_BUFGP       |   0.000|
SW<7>       |    7.904(R)|   -3.195(R)|Clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock Clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
IN1A        |   10.402(R)|Clock_BUFGP       |   0.000|
IN1B        |   10.320(R)|Clock_BUFGP       |   0.000|
IN2A        |   10.462(R)|Clock_BUFGP       |   0.000|
IN2B        |   10.254(R)|Clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |   10.195|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
BTN<0>         |IN1A           |   12.903|
BTN<0>         |IN2A           |   13.001|
BTN<1>         |IN1B           |   11.996|
BTN<1>         |IN2B           |   11.861|
BTN<2>         |IN1A           |   11.738|
BTN<2>         |IN1B           |   11.970|
BTN<2>         |IN2A           |   11.836|
BTN<2>         |IN2B           |   11.835|
BTN<3>         |IN1A           |   12.188|
BTN<3>         |IN1B           |   11.563|
BTN<3>         |IN2A           |   12.286|
BTN<3>         |IN2B           |   11.428|
HS1A           |LD<0>          |    5.884|
HS1b           |LD<2>          |    5.048|
HS2A           |LD<1>          |    5.815|
HS2B           |LD<3>          |    5.434|
I0             |LD<4>          |    6.135|
I1             |LD<5>          |    5.804|
SW<7>          |IN1A           |    9.856|
SW<7>          |IN1B           |    9.741|
SW<7>          |IN2A           |    9.954|
SW<7>          |IN2B           |    9.606|
---------------+---------------+---------+


Analysis completed Sat Mar 07 22:36:33 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



