// Seed: 4089338413
module module_0 (
    output wire id_0,
    output wire id_1,
    input  tri0 id_2,
    input  tri1 id_3,
    output wor  id_4,
    input  wand id_5
);
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input tri1 id_2,
    input wor id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input wor id_7
);
  wire id_9;
  tri1 id_10 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_4,
      id_1,
      id_0,
      id_5
  );
  wire id_11;
  wire id_12, id_13;
  wire id_14;
  wire id_15;
  and primCall (id_0, id_7, id_2, id_9, id_1, id_6, id_10, id_4, id_3);
endmodule
