# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do Main_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/FallingEdge.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:50 on Dec 12,2017
# vcom -reportprogress 300 -93 -work work D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/FallingEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FallingEdge
# -- Compiling architecture behave of FallingEdge
# End time: 17:06:50 on Dec 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:50 on Dec 12,2017
# vcom -reportprogress 300 -93 -work work D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Main
# -- Compiling architecture behave of Main
# End time: 17:06:50 on Dec 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/submain.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:50 on Dec 12,2017
# vcom -reportprogress 300 -93 -work work D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/submain.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SubMain
# -- Compiling architecture behave of SubMain
# End time: 17:06:50 on Dec 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/clockdivider.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:50 on Dec 12,2017
# vcom -reportprogress 300 -93 -work work D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/clockdivider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ClockDivider
# -- Compiling architecture behave of ClockDivider
# End time: 17:06:51 on Dec 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:51 on Dec 12,2017
# vcom -reportprogress 300 -93 -work work D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateMachine
# -- Compiling architecture behave of StateMachine
# End time: 17:06:51 on Dec 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.statemachine
# vsim work.statemachine 
# Start time: 17:07:02 on Dec 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.statemachine(behave)
do D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Do-Files/StateMachine_V2.do
do D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Do-Files/StateMachine_V2.do
# GetModuleFileName: Das angegebene Modul wurde nicht gefunden.
# 
# 
# End time: 18:40:01 on Dec 12,2017, Elapsed time: 1:32:59
# Errors: 0, Warnings: 0
