<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Open FFBoard: ehci_registers_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo_blue_128.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Open FFBoard
   </div>
   <div id="projectbrief">Open source force feedback firmware</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structehci__registers__t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structehci__registers__t-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">ehci_registers_t Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="ehci_8h_source.html">ehci.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a6349f0cd7d6b9131c1e8ec43572197ee"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad41ec9fff2ead75356754ca5a7cb5093"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#ad7194d477e9ac2f7f158efe44e9e82e9">command</a></td></tr>
<tr class="separator:ad41ec9fff2ead75356754ca5a7cb5093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69133e51b58014c0fca46ed3d75b0875"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2164f657afb7e051acf899fe46d5540c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a697d68390eeaf6857fed722f3bb30eb0">run_stop</a>: 1</td></tr>
<tr class="memdesc:a2164f657afb7e051acf899fe46d5540c"><td class="mdescLeft">&#160;</td><td class="mdescRight">1=Run. 0=Stop  <a href="structehci__registers__t_1_1_0d163_1_1_0d171.html#a2164f657afb7e051acf899fe46d5540c">More...</a><br /></td></tr>
<tr class="separator:a2164f657afb7e051acf899fe46d5540c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aa9c64661e736625b97fadb65311fb8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#aa69311155290a418f945018228c3e9cc">reset</a>: 1</td></tr>
<tr class="memdesc:a3aa9c64661e736625b97fadb65311fb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SW write 1 to reset HC, clear by HC when complete.  <a href="structehci__registers__t_1_1_0d163_1_1_0d171.html#a3aa9c64661e736625b97fadb65311fb8">More...</a><br /></td></tr>
<tr class="separator:a3aa9c64661e736625b97fadb65311fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a549cf620d7f8973070cbc0a474e33d5b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#ac81707491215c5fe295694bbb6e208e3">framelist_size</a>: 2</td></tr>
<tr class="memdesc:a549cf620d7f8973070cbc0a474e33d5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame List size 0: 1024, 1: 512, 2: 256.  <a href="structehci__registers__t_1_1_0d163_1_1_0d171.html#a549cf620d7f8973070cbc0a474e33d5b">More...</a><br /></td></tr>
<tr class="separator:a549cf620d7f8973070cbc0a474e33d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a565c6340c77f823e3be062d5f75651ae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a831126014c87c34e69788af5903389a4">periodic_enable</a>: 1</td></tr>
<tr class="memdesc:a565c6340c77f823e3be062d5f75651ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">This bit controls whether the host controller skips processing the Periodic Schedule. Values mean: 0b Do not process the Periodic Schedule 1b Use the PERIODICLISTBASE register to access the Periodic Schedule.  <a href="structehci__registers__t_1_1_0d163_1_1_0d171.html#a565c6340c77f823e3be062d5f75651ae">More...</a><br /></td></tr>
<tr class="separator:a565c6340c77f823e3be062d5f75651ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69fc8774643d221f3c16db2aab8fd601"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a5dad8c1e8422ad11eabc8594bcdf0294">async_enable</a>: 1</td></tr>
<tr class="memdesc:a69fc8774643d221f3c16db2aab8fd601"><td class="mdescLeft">&#160;</td><td class="mdescRight">This bit controls whether the host controller skips processing the Asynchronous Schedule. Values mean: 0b Do not process the Asynchronous Schedule 1b Use the ASYNCLISTADDR register to access the Asynchronous Schedule.  <a href="structehci__registers__t_1_1_0d163_1_1_0d171.html#a69fc8774643d221f3c16db2aab8fd601">More...</a><br /></td></tr>
<tr class="separator:a69fc8774643d221f3c16db2aab8fd601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b6124bf932595878d44fc98f5af710"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#ac272bb68160160ffaf90142f815db795">async_adv_doorbell</a>: 1</td></tr>
<tr class="memdesc:a02b6124bf932595878d44fc98f5af710"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tell HC to interrupt next time it advances async list. Clear by HC.  <a href="structehci__registers__t_1_1_0d163_1_1_0d171.html#a02b6124bf932595878d44fc98f5af710">More...</a><br /></td></tr>
<tr class="separator:a02b6124bf932595878d44fc98f5af710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d9d80d419a8b9bb7a514361f98f322e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#aacddee0291c64d05fc8ca841341536cc">light_reset</a>: 1</td></tr>
<tr class="memdesc:a5d9d80d419a8b9bb7a514361f98f322e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset HC without affecting ports state.  <a href="structehci__registers__t_1_1_0d163_1_1_0d171.html#a5d9d80d419a8b9bb7a514361f98f322e">More...</a><br /></td></tr>
<tr class="separator:a5d9d80d419a8b9bb7a514361f98f322e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a857ecc6e88b19fcf5c6ac432c0a01ca1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#ac7e36b328c42d524d5f496c63709413a">async_park_count</a>: 2</td></tr>
<tr class="memdesc:a857ecc6e88b19fcf5c6ac432c0a01ca1"><td class="mdescLeft">&#160;</td><td class="mdescRight">not used by tinyusb  <a href="structehci__registers__t_1_1_0d163_1_1_0d171.html#a857ecc6e88b19fcf5c6ac432c0a01ca1">More...</a><br /></td></tr>
<tr class="separator:a857ecc6e88b19fcf5c6ac432c0a01ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ccf6a9d6086e3aeadc7365aba18c1ad"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#afc0c13f826ac09013f2af27560a70232">__pad0__</a>: 1</td></tr>
<tr class="separator:a8ccf6a9d6086e3aeadc7365aba18c1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eeef834dab07da4467e8645c14b0ef6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a85620b06990bd40daa03c7165e8bb89b">async_park_enable</a>: 1</td></tr>
<tr class="memdesc:a7eeef834dab07da4467e8645c14b0ef6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable park mode, not used by tinyusb.  <a href="structehci__registers__t_1_1_0d163_1_1_0d171.html#a7eeef834dab07da4467e8645c14b0ef6">More...</a><br /></td></tr>
<tr class="separator:a7eeef834dab07da4467e8645c14b0ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c308214e44a33761ebe4f01a484c414"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a60f88a2b294fd44255edfd2c4848af6f">__pad1__</a>: 3</td></tr>
<tr class="separator:a4c308214e44a33761ebe4f01a484c414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46def43867535e92a29a66055394663d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a32eacdf8fc6fa66c99fcd590ac28fe76">nxp_framelist_size_msb</a>: 1</td></tr>
<tr class="memdesc:a46def43867535e92a29a66055394663d"><td class="mdescLeft">&#160;</td><td class="mdescRight">NXP customized : Bit 2 of the Frame List Size bits <br  />
 011b: 128 elements <br  />
 100b: 64 elements <br  />
 101b: 32 elements <br  />
 110b: 16 elements <br  />
 111b: 8 elements.  <a href="structehci__registers__t_1_1_0d163_1_1_0d171.html#a46def43867535e92a29a66055394663d">More...</a><br /></td></tr>
<tr class="separator:a46def43867535e92a29a66055394663d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d41f39d1f7019ec872c66b6fcfd5be6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a8135b282b78ed5780af1d0b364e80ec1">int_threshold</a>: 8</td></tr>
<tr class="memdesc:a5d41f39d1f7019ec872c66b6fcfd5be6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default 08h. Interrupt rate in unit of micro frame.  <a href="structehci__registers__t_1_1_0d163_1_1_0d171.html#a5d41f39d1f7019ec872c66b6fcfd5be6">More...</a><br /></td></tr>
<tr class="separator:a5d41f39d1f7019ec872c66b6fcfd5be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69133e51b58014c0fca46ed3d75b0875"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#aa29fc494ddc72d65567528c9cb8a7077">command_bm</a></td></tr>
<tr class="separator:a69133e51b58014c0fca46ed3d75b0875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6349f0cd7d6b9131c1e8ec43572197ee"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6349f0cd7d6b9131c1e8ec43572197ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85b3726a7fff0a0551f280587767f6f2"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5d007099ef02a278eb4837c0b91ccdeb"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a0395fc7a84e0b3cfde6cd3cc203a3c9a">status</a></td></tr>
<tr class="separator:a5d007099ef02a278eb4837c0b91ccdeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90b57f5052d7c9f9496153c44b20ee9f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af6a3b18cb12dc43c0773cb3c4afa6ad6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a44d322f0400d267b70608a38419a7feb">usb</a>: 1</td></tr>
<tr class="memdesc:af6a3b18cb12dc43c0773cb3c4afa6ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">qTD with IOC is retired  <a href="structehci__registers__t_1_1_0d165_1_1_0d172.html#af6a3b18cb12dc43c0773cb3c4afa6ad6">More...</a><br /></td></tr>
<tr class="separator:af6a3b18cb12dc43c0773cb3c4afa6ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96d9c6247221b8c2c5a34908dbecdcb6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#ac7929dcd388ea1010dcd37fd765872b8">usb_error</a>: 1</td></tr>
<tr class="memdesc:a96d9c6247221b8c2c5a34908dbecdcb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">qTD retired due to error  <a href="structehci__registers__t_1_1_0d165_1_1_0d172.html#a96d9c6247221b8c2c5a34908dbecdcb6">More...</a><br /></td></tr>
<tr class="separator:a96d9c6247221b8c2c5a34908dbecdcb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3468e7b96477ec30961a14a37b8b9751"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#afbe7bcd85bfad77d50bdbe1c25714e4b">port_change_detect</a>: 1</td></tr>
<tr class="memdesc:a3468e7b96477ec30961a14a37b8b9751"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set when PortOwner or ForcePortResume change from 0 -&gt; 1.  <a href="structehci__registers__t_1_1_0d165_1_1_0d172.html#a3468e7b96477ec30961a14a37b8b9751">More...</a><br /></td></tr>
<tr class="separator:a3468e7b96477ec30961a14a37b8b9751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfc30ea9084e459c8d22f0786d265dc1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#aa74c32e3db4a95ddfe232bd131f37f02">framelist_rollover</a>: 1</td></tr>
<tr class="memdesc:adfc30ea9084e459c8d22f0786d265dc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">R/WC The Host Controller sets this bit to a one when the Frame List Index(see Section 2.3.4) rolls over from its maximum value to zero. The exact value at which the rollover occurs depends on the frame list size. For example, if the frame list size (as programmed in the Frame List Sizefield of the USBCMD register) is 1024, the Frame Index Registerrolls over every time FRINDEX[13] toggles. Similarly, if the size is 512, the Host Controller sets this bit to a one every time FRINDEX[12] toggles.  <a href="structehci__registers__t_1_1_0d165_1_1_0d172.html#adfc30ea9084e459c8d22f0786d265dc1">More...</a><br /></td></tr>
<tr class="separator:adfc30ea9084e459c8d22f0786d265dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0be6c22bd76aece39cb42720001128f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#ade561f6923cd1fb9e4d21a0eb9fb0010">pci_host_system_error</a>: 1</td></tr>
<tr class="memdesc:ae0be6c22bd76aece39cb42720001128f"><td class="mdescLeft">&#160;</td><td class="mdescRight">R/WC (not used by NXP) The Host Controller sets this bit to 1 when a serious error occurs during a host system access involving the Host Controller module. In a PCI system, conditions that set this bit to 1 include PCI Parity error, PCI Master Abort, and PCI Target Abort. When this error occurs, the Host Controller clears the Run/Stop bit in the Command register to prevent further execution of the scheduled TDs.  <a href="structehci__registers__t_1_1_0d165_1_1_0d172.html#ae0be6c22bd76aece39cb42720001128f">More...</a><br /></td></tr>
<tr class="separator:ae0be6c22bd76aece39cb42720001128f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59b40d6113c7a763cec64471fe93c642"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#aafdc15f9d00a039bef2a44c404447175">async_adv</a>: 1</td></tr>
<tr class="memdesc:a59b40d6113c7a763cec64471fe93c642"><td class="mdescLeft">&#160;</td><td class="mdescRight">Async Advance interrupt.  <a href="structehci__registers__t_1_1_0d165_1_1_0d172.html#a59b40d6113c7a763cec64471fe93c642">More...</a><br /></td></tr>
<tr class="separator:a59b40d6113c7a763cec64471fe93c642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fd508fde60027bbdc7bade4a103a581"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#afc0c13f826ac09013f2af27560a70232">__pad0__</a>: 1</td></tr>
<tr class="separator:a1fd508fde60027bbdc7bade4a103a581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a455166ea68e541c0d0956d5628b417bd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#aeb7cc7a5fbd905fd15ce7f3c8a91de88">nxp_int_sof</a>: 1</td></tr>
<tr class="memdesc:a455166ea68e541c0d0956d5628b417bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">NXP customized: this bit will be set every 125us and can be used by host controller driver as a time base.  <a href="structehci__registers__t_1_1_0d165_1_1_0d172.html#a455166ea68e541c0d0956d5628b417bd">More...</a><br /></td></tr>
<tr class="separator:a455166ea68e541c0d0956d5628b417bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b51f522cd34e3c05f5af94e7f96de1c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a60f88a2b294fd44255edfd2c4848af6f">__pad1__</a>: 4</td></tr>
<tr class="separator:a3b51f522cd34e3c05f5af94e7f96de1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a612240e8beb332f0440f32037fec83e3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a9981adb544611207fe43391ce3f667ab">hc_halted</a>: 1</td></tr>
<tr class="memdesc:a612240e8beb332f0440f32037fec83e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Opposite value to run_stop bit.  <a href="structehci__registers__t_1_1_0d165_1_1_0d172.html#a612240e8beb332f0440f32037fec83e3">More...</a><br /></td></tr>
<tr class="separator:a612240e8beb332f0440f32037fec83e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd5f6189c2faed17eb673d7d21fbbf3a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a16fca4c7c75d996513ecc4a1db0f443b">reclamation</a>: 1</td></tr>
<tr class="memdesc:abd5f6189c2faed17eb673d7d21fbbf3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to detect empty async shecudle.  <a href="structehci__registers__t_1_1_0d165_1_1_0d172.html#abd5f6189c2faed17eb673d7d21fbbf3a">More...</a><br /></td></tr>
<tr class="separator:abd5f6189c2faed17eb673d7d21fbbf3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ccffce2bf547d624cc9c19755f82d30"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#aacf23d716eb8914114b5d5f084324361">periodic_status</a>: 1</td></tr>
<tr class="memdesc:a7ccffce2bf547d624cc9c19755f82d30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Periodic schedule status.  <a href="structehci__registers__t_1_1_0d165_1_1_0d172.html#a7ccffce2bf547d624cc9c19755f82d30">More...</a><br /></td></tr>
<tr class="separator:a7ccffce2bf547d624cc9c19755f82d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58a2ed55e8205fbf060a1dae7f808bb4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a414ce9ae42dbb04c15674cf6ff3f303e">async_status</a>: 1</td></tr>
<tr class="memdesc:a58a2ed55e8205fbf060a1dae7f808bb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Async schedule status.  <a href="structehci__registers__t_1_1_0d165_1_1_0d172.html#a58a2ed55e8205fbf060a1dae7f808bb4">More...</a><br /></td></tr>
<tr class="separator:a58a2ed55e8205fbf060a1dae7f808bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00c6340ad18b98ffc7976cc49dda928a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#abe1663f0c724af809ff7542a2227d3e0">__pad2__</a>: 2</td></tr>
<tr class="separator:a00c6340ad18b98ffc7976cc49dda928a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cd3490bb40362cce83a70adb8d584de"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a335b414dcffb495c50ea82a884c5ef46">nxp_int_async</a>: 1</td></tr>
<tr class="memdesc:a4cd3490bb40362cce83a70adb8d584de"><td class="mdescLeft">&#160;</td><td class="mdescRight">NXP customized: This bit is set by the Host Controller when the cause of an interrupt is a completion of a USB transaction where the Transfer Descriptor (TD) has an interrupt on complete (IOC) bit set and the TD was from the asynchronous schedule. This bit is also set by the Host when a short packet is detected and the packet is on the asynchronous schedule.  <a href="structehci__registers__t_1_1_0d165_1_1_0d172.html#a4cd3490bb40362cce83a70adb8d584de">More...</a><br /></td></tr>
<tr class="separator:a4cd3490bb40362cce83a70adb8d584de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a554e981a9e104946d91f4afa5d354f1e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a133a75da3deab180aba3bbeb0265b035">nxp_int_period</a>: 1</td></tr>
<tr class="memdesc:a554e981a9e104946d91f4afa5d354f1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">NXP customized: This bit is set by the Host Controller when the cause of an interrupt is a completion of a USB transaction where the Transfer Descriptor (TD) has an interrupt on complete (IOC) bit set and the TD was from the periodic schedule.  <a href="structehci__registers__t_1_1_0d165_1_1_0d172.html#a554e981a9e104946d91f4afa5d354f1e">More...</a><br /></td></tr>
<tr class="separator:a554e981a9e104946d91f4afa5d354f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab497b537eed1f5196ab6aefb65f6f747"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a35f4a73c5a5217858a9d5fb85d271ce0">__pad3__</a>: 12</td></tr>
<tr class="separator:ab497b537eed1f5196ab6aefb65f6f747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90b57f5052d7c9f9496153c44b20ee9f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#abfc72ae5f6d2936b633049657c348287">status_bm</a></td></tr>
<tr class="separator:a90b57f5052d7c9f9496153c44b20ee9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85b3726a7fff0a0551f280587767f6f2"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a85b3726a7fff0a0551f280587767f6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6898b371134173360cce8642af5375c6"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:abab12299405c05cc9cc9b5c6538ffa0d"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#af3f7962511e55a1f9356708352df025a">inten</a></td></tr>
<tr class="separator:abab12299405c05cc9cc9b5c6538ffa0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af52663635d78c75bb28b1f48768a1ac4"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:acae74b9fccf49f019df5beecec31e2fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a44d322f0400d267b70608a38419a7feb">usb</a>: 1</td></tr>
<tr class="separator:acae74b9fccf49f019df5beecec31e2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d98de6a2c1e5d437a155e6cc5e7a0a3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#ac7929dcd388ea1010dcd37fd765872b8">usb_error</a>: 1</td></tr>
<tr class="separator:a4d98de6a2c1e5d437a155e6cc5e7a0a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8890e20baa6c7d60541c6a66197611c7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#afbe7bcd85bfad77d50bdbe1c25714e4b">port_change_detect</a>: 1</td></tr>
<tr class="separator:a8890e20baa6c7d60541c6a66197611c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a463097c24216bb47128128b98b833786"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#aa74c32e3db4a95ddfe232bd131f37f02">framelist_rollover</a>: 1</td></tr>
<tr class="separator:a463097c24216bb47128128b98b833786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d39e5fa01cd97d95e185162dc6365ae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#ade561f6923cd1fb9e4d21a0eb9fb0010">pci_host_system_error</a>: 1</td></tr>
<tr class="separator:a5d39e5fa01cd97d95e185162dc6365ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a960fada985891ebdd43a63c08b19ff70"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#aafdc15f9d00a039bef2a44c404447175">async_adv</a>: 1</td></tr>
<tr class="separator:a960fada985891ebdd43a63c08b19ff70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9118c6fc162b6d013ddc2d63832faf4c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#afc0c13f826ac09013f2af27560a70232">__pad0__</a>: 1</td></tr>
<tr class="separator:a9118c6fc162b6d013ddc2d63832faf4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad86ca4e51b22e2931f3a3c833d2338f9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#aeb7cc7a5fbd905fd15ce7f3c8a91de88">nxp_int_sof</a>: 1</td></tr>
<tr class="separator:ad86ca4e51b22e2931f3a3c833d2338f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a565259c01680f35b59db335a482b9602"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a60f88a2b294fd44255edfd2c4848af6f">__pad1__</a>: 10</td></tr>
<tr class="separator:a565259c01680f35b59db335a482b9602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdb21076a734470481fa967337c02a6e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a335b414dcffb495c50ea82a884c5ef46">nxp_int_async</a>: 1</td></tr>
<tr class="separator:abdb21076a734470481fa967337c02a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2a5e1f6ea76564d41ec4b85a96bbc74"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a133a75da3deab180aba3bbeb0265b035">nxp_int_period</a>: 1</td></tr>
<tr class="separator:ae2a5e1f6ea76564d41ec4b85a96bbc74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab79371cbf48796423a803d704843154d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#abe1663f0c724af809ff7542a2227d3e0">__pad2__</a>: 12</td></tr>
<tr class="separator:ab79371cbf48796423a803d704843154d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af52663635d78c75bb28b1f48768a1ac4"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a5c0a240e170486a33c773a90b6f6851f">inten_bm</a></td></tr>
<tr class="separator:af52663635d78c75bb28b1f48768a1ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6898b371134173360cce8642af5375c6"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6898b371134173360cce8642af5375c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeef1089f185cd14fb539367908f72b9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structehci__registers__t.html#afeef1089f185cd14fb539367908f72b9">frame_index</a></td></tr>
<tr class="memdesc:afeef1089f185cd14fb539367908f72b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0C Micro frame counter  <a href="structehci__registers__t.html#afeef1089f185cd14fb539367908f72b9">More...</a><br /></td></tr>
<tr class="separator:afeef1089f185cd14fb539367908f72b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dee1032a5d5601e1055efc33b2ffac4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structehci__registers__t.html#a2dee1032a5d5601e1055efc33b2ffac4">ctrl_ds_seg</a></td></tr>
<tr class="memdesc:a2dee1032a5d5601e1055efc33b2ffac4"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x10 Control Data Structure Segment  <a href="structehci__registers__t.html#a2dee1032a5d5601e1055efc33b2ffac4">More...</a><br /></td></tr>
<tr class="separator:a2dee1032a5d5601e1055efc33b2ffac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae37973b781b7b008cc7af4712f327181"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structehci__registers__t.html#ae37973b781b7b008cc7af4712f327181">periodic_list_base</a></td></tr>
<tr class="memdesc:ae37973b781b7b008cc7af4712f327181"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x14 Beginning address of perodic frame list  <a href="structehci__registers__t.html#ae37973b781b7b008cc7af4712f327181">More...</a><br /></td></tr>
<tr class="separator:ae37973b781b7b008cc7af4712f327181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a297ea103f09972262d385a13c12b3b7b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structehci__registers__t.html#a297ea103f09972262d385a13c12b3b7b">async_list_addr</a></td></tr>
<tr class="memdesc:a297ea103f09972262d385a13c12b3b7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x18 Address of next async QHD to be executed  <a href="structehci__registers__t.html#a297ea103f09972262d385a13c12b3b7b">More...</a><br /></td></tr>
<tr class="separator:a297ea103f09972262d385a13c12b3b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d0e94a834f417c5f3c4ffaf8f2afc8e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structehci__registers__t.html#a8d0e94a834f417c5f3c4ffaf8f2afc8e">nxp_tt_control</a></td></tr>
<tr class="memdesc:a8d0e94a834f417c5f3c4ffaf8f2afc8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">nxp embedded transaction translator (reserved by EHCI specs)  <a href="structehci__registers__t.html#a8d0e94a834f417c5f3c4ffaf8f2afc8e">More...</a><br /></td></tr>
<tr class="separator:a8d0e94a834f417c5f3c4ffaf8f2afc8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76ce33ef1ed4159040c946939700348b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structehci__registers__t.html#a76ce33ef1ed4159040c946939700348b">reserved</a> [8]</td></tr>
<tr class="separator:a76ce33ef1ed4159040c946939700348b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13b04f3e43628d90c83e4bc703c3d5f3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structehci__registers__t.html#a13b04f3e43628d90c83e4bc703c3d5f3">config_flag</a></td></tr>
<tr class="memdesc:a13b04f3e43628d90c83e4bc703c3d5f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x40 not used by NXP  <a href="structehci__registers__t.html#a13b04f3e43628d90c83e4bc703c3d5f3">More...</a><br /></td></tr>
<tr class="separator:a13b04f3e43628d90c83e4bc703c3d5f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88d981023f3cb5267bcc9093f7aa3437"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab170d36bfd9a95a6a340814ee661aef3"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#adb7cac7ca7fb6ac4875cb76d9eaa32b9">portsc</a></td></tr>
<tr class="memdesc:ab170d36bfd9a95a6a340814ee661aef3"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x44 port status and control  <a href="unionehci__registers__t_1_1_0d169.html#ab170d36bfd9a95a6a340814ee661aef3">More...</a><br /></td></tr>
<tr class="separator:ab170d36bfd9a95a6a340814ee661aef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae17cd433aba48c029193b8b7f513b0e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a281d82d854ed24aba94456f97516cdf4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#abffefd9e6b6539445dacb0c5d240cf66">current_connect_status</a>: 1</td></tr>
<tr class="memdesc:a281d82d854ed24aba94456f97516cdf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">00: 0: No device, 1: Device is present on port  <a href="structehci__registers__t_1_1_0d169_1_1_0d174.html#a281d82d854ed24aba94456f97516cdf4">More...</a><br /></td></tr>
<tr class="separator:a281d82d854ed24aba94456f97516cdf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26c1485aa640780114da4c2cd24464da"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a2e1c1b3b5ddb7d78bbb40f4f969e8e41">connect_status_change</a>: 1</td></tr>
<tr class="memdesc:a26c1485aa640780114da4c2cd24464da"><td class="mdescLeft">&#160;</td><td class="mdescRight">01: [R/WC] Change in Current Connect Status  <a href="structehci__registers__t_1_1_0d169_1_1_0d174.html#a26c1485aa640780114da4c2cd24464da">More...</a><br /></td></tr>
<tr class="separator:a26c1485aa640780114da4c2cd24464da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ea768d2dde253593e7d6669832d7a4e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a58db14f04b373bccaa12a9c5215539b6">port_enabled</a>: 1</td></tr>
<tr class="memdesc:a0ea768d2dde253593e7d6669832d7a4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">02: Ports can only be enabled by HC as a part of the reset and enable. SW can write 0 to disable  <a href="structehci__registers__t_1_1_0d169_1_1_0d174.html#a0ea768d2dde253593e7d6669832d7a4e">More...</a><br /></td></tr>
<tr class="separator:a0ea768d2dde253593e7d6669832d7a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a763e7163b6aaed8bf30e292b3d9cf32b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a7b52c4fb76469b09d89bed709e896a03">port_enable_change</a>: 1</td></tr>
<tr class="memdesc:a763e7163b6aaed8bf30e292b3d9cf32b"><td class="mdescLeft">&#160;</td><td class="mdescRight">03: [R/WC] Port Enabled has changed  <a href="structehci__registers__t_1_1_0d169_1_1_0d174.html#a763e7163b6aaed8bf30e292b3d9cf32b">More...</a><br /></td></tr>
<tr class="separator:a763e7163b6aaed8bf30e292b3d9cf32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4ecc3c152f8c6a9766af3381d621bbd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a882cf3fb41dee8fcee3b4acdde7720e1">over_current_active</a>: 1</td></tr>
<tr class="memdesc:af4ecc3c152f8c6a9766af3381d621bbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">04: Port has an over-current condition  <a href="structehci__registers__t_1_1_0d169_1_1_0d174.html#af4ecc3c152f8c6a9766af3381d621bbd">More...</a><br /></td></tr>
<tr class="separator:af4ecc3c152f8c6a9766af3381d621bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa689f6b21b51cd4807950d31749e1e7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a79a4ac941318765690d7d0010c763b0d">over_current_change</a>: 1</td></tr>
<tr class="memdesc:aaa689f6b21b51cd4807950d31749e1e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">05: [R/WC] Change to Over-current Active  <a href="structehci__registers__t_1_1_0d169_1_1_0d174.html#aaa689f6b21b51cd4807950d31749e1e7">More...</a><br /></td></tr>
<tr class="separator:aaa689f6b21b51cd4807950d31749e1e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e53c3610f294f8e33fa4d10dfafe4b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a7704aecdf9e596e962b3b97ca1958eb6">force_port_resume</a>: 1</td></tr>
<tr class="memdesc:a3e53c3610f294f8e33fa4d10dfafe4b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">06: Resume detected/driven on port. This functionality defined for manipulating this bit depends on the value of the Suspend bit.  <a href="structehci__registers__t_1_1_0d169_1_1_0d174.html#a3e53c3610f294f8e33fa4d10dfafe4b8">More...</a><br /></td></tr>
<tr class="separator:a3e53c3610f294f8e33fa4d10dfafe4b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a320a7cf43a4209f55085c878419bc2b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a69c6b66dd00748e542843b2892dd11eb">suspend</a>: 1</td></tr>
<tr class="memdesc:a320a7cf43a4209f55085c878419bc2b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">07: Port in suspend state  <a href="structehci__registers__t_1_1_0d169_1_1_0d174.html#a320a7cf43a4209f55085c878419bc2b7">More...</a><br /></td></tr>
<tr class="separator:a320a7cf43a4209f55085c878419bc2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0162bc407ddf9d29f55fe6404dad6296"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a31f3a7a30448cd4bae59917f1f53e41a">port_reset</a>: 1</td></tr>
<tr class="memdesc:a0162bc407ddf9d29f55fe6404dad6296"><td class="mdescLeft">&#160;</td><td class="mdescRight">08: 1=Port is in Reset. 0=Port is not in Reset  <a href="structehci__registers__t_1_1_0d169_1_1_0d174.html#a0162bc407ddf9d29f55fe6404dad6296">More...</a><br /></td></tr>
<tr class="separator:a0162bc407ddf9d29f55fe6404dad6296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d18c806d329250681f9bfb48df9997c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#ad5152aef94107977a93ee468ab7a3d9c">nxp_highspeed_status</a>: 1</td></tr>
<tr class="memdesc:a1d18c806d329250681f9bfb48df9997c"><td class="mdescLeft">&#160;</td><td class="mdescRight">09: NXP customized: 0=connected to the port is not in High-speed mode, 1=connected to the port is in High-speed mode  <a href="structehci__registers__t_1_1_0d169_1_1_0d174.html#a1d18c806d329250681f9bfb48df9997c">More...</a><br /></td></tr>
<tr class="separator:a1d18c806d329250681f9bfb48df9997c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae69b2dece1e0b1080ee0d5c2437adfbf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a93e730ae30c9477630c3615058283dcd">line_status</a>: 2</td></tr>
<tr class="memdesc:ae69b2dece1e0b1080ee0d5c2437adfbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">10-11: D+/D- state: 00: SE0, 10: J-state, 01: K-state  <a href="structehci__registers__t_1_1_0d169_1_1_0d174.html#ae69b2dece1e0b1080ee0d5c2437adfbf">More...</a><br /></td></tr>
<tr class="separator:ae69b2dece1e0b1080ee0d5c2437adfbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30df749705d6e1662d3d66b6a6d6f5f9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a27978dd7a6034e622055b7932883ce0d">port_power</a>: 1</td></tr>
<tr class="memdesc:a30df749705d6e1662d3d66b6a6d6f5f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">12: 0= power off, 1= power on  <a href="structehci__registers__t_1_1_0d169_1_1_0d174.html#a30df749705d6e1662d3d66b6a6d6f5f9">More...</a><br /></td></tr>
<tr class="separator:a30df749705d6e1662d3d66b6a6d6f5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab34367aa0528bcc9f71171a7745a261d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a19071b377c1da3ed9772dfd627a2a8eb">port_owner</a>: 1</td></tr>
<tr class="memdesc:ab34367aa0528bcc9f71171a7745a261d"><td class="mdescLeft">&#160;</td><td class="mdescRight">13: not used by NXP  <a href="structehci__registers__t_1_1_0d169_1_1_0d174.html#ab34367aa0528bcc9f71171a7745a261d">More...</a><br /></td></tr>
<tr class="separator:ab34367aa0528bcc9f71171a7745a261d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebd8a654b15be5a89e32d4bb195b0f26"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a1a8425a8d0fb78a4d98a8e2efc8b49f1">port_indicator_control</a>: 2</td></tr>
<tr class="memdesc:aebd8a654b15be5a89e32d4bb195b0f26"><td class="mdescLeft">&#160;</td><td class="mdescRight">14-15: 00b: off, 01b: Amber, 10b: green, 11b: undefined  <a href="structehci__registers__t_1_1_0d169_1_1_0d174.html#aebd8a654b15be5a89e32d4bb195b0f26">More...</a><br /></td></tr>
<tr class="separator:aebd8a654b15be5a89e32d4bb195b0f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a388d74a8c151ae1a6040a3e57f536d5a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a7116bb109538635b6d3ef3d909dd1a27">port_test_control</a>: 4</td></tr>
<tr class="memdesc:a388d74a8c151ae1a6040a3e57f536d5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-19: Port test mode, not used by tinyusb  <a href="structehci__registers__t_1_1_0d169_1_1_0d174.html#a388d74a8c151ae1a6040a3e57f536d5a">More...</a><br /></td></tr>
<tr class="separator:a388d74a8c151ae1a6040a3e57f536d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf86cb45b842dae280f0c53e3e008d25"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#aa787dea729c5322636ae02efb81be522">wake_on_connect_enable</a>: 1</td></tr>
<tr class="memdesc:aaf86cb45b842dae280f0c53e3e008d25"><td class="mdescLeft">&#160;</td><td class="mdescRight">20: Enables device connects as wake-up events  <a href="structehci__registers__t_1_1_0d169_1_1_0d174.html#aaf86cb45b842dae280f0c53e3e008d25">More...</a><br /></td></tr>
<tr class="separator:aaf86cb45b842dae280f0c53e3e008d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa574459373bbd9965438ff66af26ad55"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a3df9403a420b5bf10aa3105d27108a05">wake_on_disconnect_enable</a>: 1</td></tr>
<tr class="memdesc:aa574459373bbd9965438ff66af26ad55"><td class="mdescLeft">&#160;</td><td class="mdescRight">21: Enables device disconnects as wake-up events  <a href="structehci__registers__t_1_1_0d169_1_1_0d174.html#aa574459373bbd9965438ff66af26ad55">More...</a><br /></td></tr>
<tr class="separator:aa574459373bbd9965438ff66af26ad55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96d4210c1435a85a013e58f0e77c26d6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#ad829d38b0174465abd642c244eefca5a">wake_on_over_current_enable</a>: 1</td></tr>
<tr class="memdesc:a96d4210c1435a85a013e58f0e77c26d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">22: Enables over-current conditions as wake-up events  <a href="structehci__registers__t_1_1_0d169_1_1_0d174.html#a96d4210c1435a85a013e58f0e77c26d6">More...</a><br /></td></tr>
<tr class="separator:a96d4210c1435a85a013e58f0e77c26d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a988c26687a06b45c46af436aee7f3c8c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a1d51ce7a4a58d2d0bbc0a75a32bde419">nxp_phy_clock_disable</a>: 1</td></tr>
<tr class="memdesc:a988c26687a06b45c46af436aee7f3c8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">23: NXP customized: the PHY can be put into Low Power Suspend â€“ Clock Disable when the downstream device has been put into suspend mode or when no downstream device is connected. Low power suspend is completely under the control of software. 0: enable PHY clock, 1: disable PHY clock  <a href="structehci__registers__t_1_1_0d169_1_1_0d174.html#a988c26687a06b45c46af436aee7f3c8c">More...</a><br /></td></tr>
<tr class="separator:a988c26687a06b45c46af436aee7f3c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a588bb1fefccfc5e09d2e2c02385fe18d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#af77781e2faa1847ed81af7fa1bf7a2bd">nxp_port_force_fullspeed</a>: 1</td></tr>
<tr class="memdesc:a588bb1fefccfc5e09d2e2c02385fe18d"><td class="mdescLeft">&#160;</td><td class="mdescRight">24: NXP customized: Writing this bit to a 1 will force the port to only connect at Full Speed. It disables the chirp sequence that allowsthe port to identify itself as High Speed. This is useful for testing FS configurations with a HS host, hub or device.  <a href="structehci__registers__t_1_1_0d169_1_1_0d174.html#a588bb1fefccfc5e09d2e2c02385fe18d">More...</a><br /></td></tr>
<tr class="separator:a588bb1fefccfc5e09d2e2c02385fe18d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addcccde362d7effce3c9c9f3402ae12c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#ac82f54e09a9f1be9963c03f9bf46a1db">TU_RESERVED</a>: 1</td></tr>
<tr class="memdesc:addcccde362d7effce3c9c9f3402ae12c"><td class="mdescLeft">&#160;</td><td class="mdescRight">25  <a href="structehci__registers__t_1_1_0d169_1_1_0d174.html#addcccde362d7effce3c9c9f3402ae12c">More...</a><br /></td></tr>
<tr class="separator:addcccde362d7effce3c9c9f3402ae12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5a1b26344227de44db98777516bc2ee"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a3beb327d268412901fa904cf4b1d751c">nxp_port_speed</a>: 2</td></tr>
<tr class="memdesc:ae5a1b26344227de44db98777516bc2ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">26-27: NXP customized: This register field indicates the speed atwhich the port is operating. For HS mode operation in the host controllerand HS/FS operation in the device controller the port routing steers data to the Protocol engine. For FS and LS mode operation in the host controller, the port routing steers data to the Protocol Engine w/ Embedded Transaction Translator. 0x0: Fullspeed, 0x1: Lowspeed, 0x2: Highspeed  <a href="structehci__registers__t_1_1_0d169_1_1_0d174.html#ae5a1b26344227de44db98777516bc2ee">More...</a><br /></td></tr>
<tr class="separator:ae5a1b26344227de44db98777516bc2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae17cd433aba48c029193b8b7f513b0e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="structehci__registers__t.html#a33218bdf71afdc37d24414c09035f35a">portsc_bm</a></td></tr>
<tr class="separator:aae17cd433aba48c029193b8b7f513b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88d981023f3cb5267bcc9093f7aa3437"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a88d981023f3cb5267bcc9093f7aa3437"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00318">318</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a6349f0cd7d6b9131c1e8ec43572197ee" name="a6349f0cd7d6b9131c1e8ec43572197ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6349f0cd7d6b9131c1e8ec43572197ee">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  ehci_registers_t::@164</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85b3726a7fff0a0551f280587767f6f2" name="a85b3726a7fff0a0551f280587767f6f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85b3726a7fff0a0551f280587767f6f2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  ehci_registers_t::@166</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6898b371134173360cce8642af5375c6" name="a6898b371134173360cce8642af5375c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6898b371134173360cce8642af5375c6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  ehci_registers_t::@168</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88d981023f3cb5267bcc9093f7aa3437" name="a88d981023f3cb5267bcc9093f7aa3437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88d981023f3cb5267bcc9093f7aa3437">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  ehci_registers_t::@170</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc0c13f826ac09013f2af27560a70232" name="afc0c13f826ac09013f2af27560a70232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc0c13f826ac09013f2af27560a70232">&#9670;&nbsp;</a></span>__pad0__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::__pad0__</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00332">332</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a60f88a2b294fd44255edfd2c4848af6f" name="a60f88a2b294fd44255edfd2c4848af6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60f88a2b294fd44255edfd2c4848af6f">&#9670;&nbsp;</a></span>__pad1__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::__pad1__</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00334">334</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="abe1663f0c724af809ff7542a2227d3e0" name="abe1663f0c724af809ff7542a2227d3e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe1663f0c724af809ff7542a2227d3e0">&#9670;&nbsp;</a></span>__pad2__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::__pad2__</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00357">357</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a35f4a73c5a5217858a9d5fb85d271ce0" name="a35f4a73c5a5217858a9d5fb85d271ce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35f4a73c5a5217858a9d5fb85d271ce0">&#9670;&nbsp;</a></span>__pad3__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::__pad3__</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00360">360</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="aafdc15f9d00a039bef2a44c404447175" name="aafdc15f9d00a039bef2a44c404447175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafdc15f9d00a039bef2a44c404447175">&#9670;&nbsp;</a></span>async_adv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::async_adv</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Async Advance interrupt. </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00349">349</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="ac272bb68160160ffaf90142f815db795" name="ac272bb68160160ffaf90142f815db795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac272bb68160160ffaf90142f815db795">&#9670;&nbsp;</a></span>async_adv_doorbell</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::async_adv_doorbell</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tell HC to interrupt next time it advances async list. Clear by HC. </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00329">329</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a5dad8c1e8422ad11eabc8594bcdf0294" name="a5dad8c1e8422ad11eabc8594bcdf0294"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dad8c1e8422ad11eabc8594bcdf0294">&#9670;&nbsp;</a></span>async_enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::async_enable</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This bit controls whether the host controller skips processing the Asynchronous Schedule. Values mean: 0b Do not process the Asynchronous Schedule 1b Use the ASYNCLISTADDR register to access the Asynchronous Schedule. </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00328">328</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a297ea103f09972262d385a13c12b3b7b" name="a297ea103f09972262d385a13c12b3b7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a297ea103f09972262d385a13c12b3b7b">&#9670;&nbsp;</a></span>async_list_addr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::async_list_addr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x18 Address of next async QHD to be executed </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00386">386</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="ac7e36b328c42d524d5f496c63709413a" name="ac7e36b328c42d524d5f496c63709413a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7e36b328c42d524d5f496c63709413a">&#9670;&nbsp;</a></span>async_park_count</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::async_park_count</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>not used by tinyusb </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00331">331</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a85620b06990bd40daa03c7165e8bb89b" name="a85620b06990bd40daa03c7165e8bb89b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85620b06990bd40daa03c7165e8bb89b">&#9670;&nbsp;</a></span>async_park_enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::async_park_enable</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable park mode, not used by tinyusb. </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00333">333</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a414ce9ae42dbb04c15674cf6ff3f303e" name="a414ce9ae42dbb04c15674cf6ff3f303e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a414ce9ae42dbb04c15674cf6ff3f303e">&#9670;&nbsp;</a></span>async_status</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::async_status</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Async schedule status. </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00356">356</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="ad7194d477e9ac2f7f158efe44e9e82e9" name="ad7194d477e9ac2f7f158efe44e9e82e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7194d477e9ac2f7f158efe44e9e82e9">&#9670;&nbsp;</a></span>command</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::command</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00321">321</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="aa29fc494ddc72d65567528c9cb8a7077" name="aa29fc494ddc72d65567528c9cb8a7077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa29fc494ddc72d65567528c9cb8a7077">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ehci_registers_t::command_bm</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13b04f3e43628d90c83e4bc703c3d5f3" name="a13b04f3e43628d90c83e4bc703c3d5f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13b04f3e43628d90c83e4bc703c3d5f3">&#9670;&nbsp;</a></span>config_flag</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::config_flag</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x40 not used by NXP </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00389">389</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a2e1c1b3b5ddb7d78bbb40f4f969e8e41" name="a2e1c1b3b5ddb7d78bbb40f4f969e8e41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e1c1b3b5ddb7d78bbb40f4f969e8e41">&#9670;&nbsp;</a></span>connect_status_change</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::connect_status_change</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>01: [R/WC] Change in Current Connect Status </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00396">396</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a2dee1032a5d5601e1055efc33b2ffac4" name="a2dee1032a5d5601e1055efc33b2ffac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dee1032a5d5601e1055efc33b2ffac4">&#9670;&nbsp;</a></span>ctrl_ds_seg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::ctrl_ds_seg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x10 Control Data Structure Segment </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00384">384</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="abffefd9e6b6539445dacb0c5d240cf66" name="abffefd9e6b6539445dacb0c5d240cf66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abffefd9e6b6539445dacb0c5d240cf66">&#9670;&nbsp;</a></span>current_connect_status</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::current_connect_status</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>00: 0: No device, 1: Device is present on port </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00395">395</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a7704aecdf9e596e962b3b97ca1958eb6" name="a7704aecdf9e596e962b3b97ca1958eb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7704aecdf9e596e962b3b97ca1958eb6">&#9670;&nbsp;</a></span>force_port_resume</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::force_port_resume</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>06: Resume detected/driven on port. This functionality defined for manipulating this bit depends on the value of the Suspend bit. </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00401">401</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="afeef1089f185cd14fb539367908f72b9" name="afeef1089f185cd14fb539367908f72b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeef1089f185cd14fb539367908f72b9">&#9670;&nbsp;</a></span>frame_index</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::frame_index</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0C Micro frame counter </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00383">383</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="aa74c32e3db4a95ddfe232bd131f37f02" name="aa74c32e3db4a95ddfe232bd131f37f02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa74c32e3db4a95ddfe232bd131f37f02">&#9670;&nbsp;</a></span>framelist_rollover</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::framelist_rollover</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>R/WC The Host Controller sets this bit to a one when the Frame List Index(see Section 2.3.4) rolls over from its maximum value to zero. The exact value at which the rollover occurs depends on the frame list size. For example, if the frame list size (as programmed in the Frame List Sizefield of the USBCMD register) is 1024, the Frame Index Registerrolls over every time FRINDEX[13] toggles. Similarly, if the size is 512, the Host Controller sets this bit to a one every time FRINDEX[12] toggles. </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00347">347</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="ac81707491215c5fe295694bbb6e208e3" name="ac81707491215c5fe295694bbb6e208e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac81707491215c5fe295694bbb6e208e3">&#9670;&nbsp;</a></span>framelist_size</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::framelist_size</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame List size 0: 1024, 1: 512, 2: 256. </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00326">326</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a9981adb544611207fe43391ce3f667ab" name="a9981adb544611207fe43391ce3f667ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9981adb544611207fe43391ce3f667ab">&#9670;&nbsp;</a></span>hc_halted</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::hc_halted</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Opposite value to run_stop bit. </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00353">353</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a8135b282b78ed5780af1d0b364e80ec1" name="a8135b282b78ed5780af1d0b364e80ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8135b282b78ed5780af1d0b364e80ec1">&#9670;&nbsp;</a></span>int_threshold</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::int_threshold</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default 08h. Interrupt rate in unit of micro frame. </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00336">336</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="af3f7962511e55a1f9356708352df025a" name="af3f7962511e55a1f9356708352df025a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3f7962511e55a1f9356708352df025a">&#9670;&nbsp;</a></span>inten</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::inten</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00365">365</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a5c0a240e170486a33c773a90b6f6851f" name="a5c0a240e170486a33c773a90b6f6851f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c0a240e170486a33c773a90b6f6851f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ehci_registers_t::inten_bm</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacddee0291c64d05fc8ca841341536cc" name="aacddee0291c64d05fc8ca841341536cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacddee0291c64d05fc8ca841341536cc">&#9670;&nbsp;</a></span>light_reset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::light_reset</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset HC without affecting ports state. </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00330">330</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a93e730ae30c9477630c3615058283dcd" name="a93e730ae30c9477630c3615058283dcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93e730ae30c9477630c3615058283dcd">&#9670;&nbsp;</a></span>line_status</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::line_status</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>10-11: D+/D- state: 00: SE0, 10: J-state, 01: K-state </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00405">405</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a32eacdf8fc6fa66c99fcd590ac28fe76" name="a32eacdf8fc6fa66c99fcd590ac28fe76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32eacdf8fc6fa66c99fcd590ac28fe76">&#9670;&nbsp;</a></span>nxp_framelist_size_msb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::nxp_framelist_size_msb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NXP customized : Bit 2 of the Frame List Size bits <br  />
 011b: 128 elements <br  />
 100b: 64 elements <br  />
 101b: 32 elements <br  />
 110b: 16 elements <br  />
 111b: 8 elements. </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00335">335</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="ad5152aef94107977a93ee468ab7a3d9c" name="ad5152aef94107977a93ee468ab7a3d9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5152aef94107977a93ee468ab7a3d9c">&#9670;&nbsp;</a></span>nxp_highspeed_status</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::nxp_highspeed_status</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>09: NXP customized: 0=connected to the port is not in High-speed mode, 1=connected to the port is in High-speed mode </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00404">404</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a335b414dcffb495c50ea82a884c5ef46" name="a335b414dcffb495c50ea82a884c5ef46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a335b414dcffb495c50ea82a884c5ef46">&#9670;&nbsp;</a></span>nxp_int_async</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::nxp_int_async</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NXP customized: This bit is set by the Host Controller when the cause of an interrupt is a completion of a USB transaction where the Transfer Descriptor (TD) has an interrupt on complete (IOC) bit set and the TD was from the asynchronous schedule. This bit is also set by the Host when a short packet is detected and the packet is on the asynchronous schedule. </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00358">358</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a133a75da3deab180aba3bbeb0265b035" name="a133a75da3deab180aba3bbeb0265b035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a133a75da3deab180aba3bbeb0265b035">&#9670;&nbsp;</a></span>nxp_int_period</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::nxp_int_period</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NXP customized: This bit is set by the Host Controller when the cause of an interrupt is a completion of a USB transaction where the Transfer Descriptor (TD) has an interrupt on complete (IOC) bit set and the TD was from the periodic schedule. </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00359">359</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="aeb7cc7a5fbd905fd15ce7f3c8a91de88" name="aeb7cc7a5fbd905fd15ce7f3c8a91de88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb7cc7a5fbd905fd15ce7f3c8a91de88">&#9670;&nbsp;</a></span>nxp_int_sof</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::nxp_int_sof</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NXP customized: this bit will be set every 125us and can be used by host controller driver as a time base. </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00351">351</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a1d51ce7a4a58d2d0bbc0a75a32bde419" name="a1d51ce7a4a58d2d0bbc0a75a32bde419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d51ce7a4a58d2d0bbc0a75a32bde419">&#9670;&nbsp;</a></span>nxp_phy_clock_disable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::nxp_phy_clock_disable</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>23: NXP customized: the PHY can be put into Low Power Suspend â€“ Clock Disable when the downstream device has been put into suspend mode or when no downstream device is connected. Low power suspend is completely under the control of software. 0: enable PHY clock, 1: disable PHY clock </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00413">413</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="af77781e2faa1847ed81af7fa1bf7a2bd" name="af77781e2faa1847ed81af7fa1bf7a2bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af77781e2faa1847ed81af7fa1bf7a2bd">&#9670;&nbsp;</a></span>nxp_port_force_fullspeed</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::nxp_port_force_fullspeed</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>24: NXP customized: Writing this bit to a 1 will force the port to only connect at Full Speed. It disables the chirp sequence that allowsthe port to identify itself as High Speed. This is useful for testing FS configurations with a HS host, hub or device. </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00414">414</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a3beb327d268412901fa904cf4b1d751c" name="a3beb327d268412901fa904cf4b1d751c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3beb327d268412901fa904cf4b1d751c">&#9670;&nbsp;</a></span>nxp_port_speed</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::nxp_port_speed</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>26-27: NXP customized: This register field indicates the speed atwhich the port is operating. For HS mode operation in the host controllerand HS/FS operation in the device controller the port routing steers data to the Protocol engine. For FS and LS mode operation in the host controller, the port routing steers data to the Protocol Engine w/ Embedded Transaction Translator. 0x0: Fullspeed, 0x1: Lowspeed, 0x2: Highspeed </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00416">416</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a8d0e94a834f417c5f3c4ffaf8f2afc8e" name="a8d0e94a834f417c5f3c4ffaf8f2afc8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d0e94a834f417c5f3c4ffaf8f2afc8e">&#9670;&nbsp;</a></span>nxp_tt_control</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::nxp_tt_control</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>nxp embedded transaction translator (reserved by EHCI specs) </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00387">387</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a882cf3fb41dee8fcee3b4acdde7720e1" name="a882cf3fb41dee8fcee3b4acdde7720e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a882cf3fb41dee8fcee3b4acdde7720e1">&#9670;&nbsp;</a></span>over_current_active</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::over_current_active</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>04: Port has an over-current condition </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00399">399</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a79a4ac941318765690d7d0010c763b0d" name="a79a4ac941318765690d7d0010c763b0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79a4ac941318765690d7d0010c763b0d">&#9670;&nbsp;</a></span>over_current_change</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::over_current_change</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>05: [R/WC] Change to Over-current Active </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00400">400</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="ade561f6923cd1fb9e4d21a0eb9fb0010" name="ade561f6923cd1fb9e4d21a0eb9fb0010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade561f6923cd1fb9e4d21a0eb9fb0010">&#9670;&nbsp;</a></span>pci_host_system_error</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::pci_host_system_error</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>R/WC (not used by NXP) The Host Controller sets this bit to 1 when a serious error occurs during a host system access involving the Host Controller module. In a PCI system, conditions that set this bit to 1 include PCI Parity error, PCI Master Abort, and PCI Target Abort. When this error occurs, the Host Controller clears the Run/Stop bit in the Command register to prevent further execution of the scheduled TDs. </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00348">348</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a831126014c87c34e69788af5903389a4" name="a831126014c87c34e69788af5903389a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a831126014c87c34e69788af5903389a4">&#9670;&nbsp;</a></span>periodic_enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::periodic_enable</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This bit controls whether the host controller skips processing the Periodic Schedule. Values mean: 0b Do not process the Periodic Schedule 1b Use the PERIODICLISTBASE register to access the Periodic Schedule. </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00327">327</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="ae37973b781b7b008cc7af4712f327181" name="ae37973b781b7b008cc7af4712f327181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae37973b781b7b008cc7af4712f327181">&#9670;&nbsp;</a></span>periodic_list_base</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::periodic_list_base</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x14 Beginning address of perodic frame list </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00385">385</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="aacf23d716eb8914114b5d5f084324361" name="aacf23d716eb8914114b5d5f084324361"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacf23d716eb8914114b5d5f084324361">&#9670;&nbsp;</a></span>periodic_status</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::periodic_status</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Periodic schedule status. </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00355">355</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="afbe7bcd85bfad77d50bdbe1c25714e4b" name="afbe7bcd85bfad77d50bdbe1c25714e4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbe7bcd85bfad77d50bdbe1c25714e4b">&#9670;&nbsp;</a></span>port_change_detect</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::port_change_detect</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set when PortOwner or ForcePortResume change from 0 -&gt; 1. </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00346">346</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a7b52c4fb76469b09d89bed709e896a03" name="a7b52c4fb76469b09d89bed709e896a03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b52c4fb76469b09d89bed709e896a03">&#9670;&nbsp;</a></span>port_enable_change</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::port_enable_change</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>03: [R/WC] Port Enabled has changed </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00398">398</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a58db14f04b373bccaa12a9c5215539b6" name="a58db14f04b373bccaa12a9c5215539b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58db14f04b373bccaa12a9c5215539b6">&#9670;&nbsp;</a></span>port_enabled</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::port_enabled</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>02: Ports can only be enabled by HC as a part of the reset and enable. SW can write 0 to disable </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00397">397</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a1a8425a8d0fb78a4d98a8e2efc8b49f1" name="a1a8425a8d0fb78a4d98a8e2efc8b49f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a8425a8d0fb78a4d98a8e2efc8b49f1">&#9670;&nbsp;</a></span>port_indicator_control</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::port_indicator_control</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>14-15: 00b: off, 01b: Amber, 10b: green, 11b: undefined </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00408">408</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a19071b377c1da3ed9772dfd627a2a8eb" name="a19071b377c1da3ed9772dfd627a2a8eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19071b377c1da3ed9772dfd627a2a8eb">&#9670;&nbsp;</a></span>port_owner</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::port_owner</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>13: not used by NXP </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00407">407</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a27978dd7a6034e622055b7932883ce0d" name="a27978dd7a6034e622055b7932883ce0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27978dd7a6034e622055b7932883ce0d">&#9670;&nbsp;</a></span>port_power</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::port_power</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>12: 0= power off, 1= power on </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00406">406</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a31f3a7a30448cd4bae59917f1f53e41a" name="a31f3a7a30448cd4bae59917f1f53e41a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31f3a7a30448cd4bae59917f1f53e41a">&#9670;&nbsp;</a></span>port_reset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::port_reset</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>08: 1=Port is in Reset. 0=Port is not in Reset </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00403">403</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a7116bb109538635b6d3ef3d909dd1a27" name="a7116bb109538635b6d3ef3d909dd1a27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7116bb109538635b6d3ef3d909dd1a27">&#9670;&nbsp;</a></span>port_test_control</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::port_test_control</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16-19: Port test mode, not used by tinyusb </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00409">409</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="adb7cac7ca7fb6ac4875cb76d9eaa32b9" name="adb7cac7ca7fb6ac4875cb76d9eaa32b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb7cac7ca7fb6ac4875cb76d9eaa32b9">&#9670;&nbsp;</a></span>portsc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::portsc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x44 port status and control </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00393">393</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a33218bdf71afdc37d24414c09035f35a" name="a33218bdf71afdc37d24414c09035f35a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33218bdf71afdc37d24414c09035f35a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct  { ... }  ehci_registers_t::portsc_bm</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16fca4c7c75d996513ecc4a1db0f443b" name="a16fca4c7c75d996513ecc4a1db0f443b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16fca4c7c75d996513ecc4a1db0f443b">&#9670;&nbsp;</a></span>reclamation</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::reclamation</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to detect empty async shecudle. </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00354">354</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a76ce33ef1ed4159040c946939700348b" name="a76ce33ef1ed4159040c946939700348b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76ce33ef1ed4159040c946939700348b">&#9670;&nbsp;</a></span>reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::reserved[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00388">388</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="aa69311155290a418f945018228c3e9cc" name="aa69311155290a418f945018228c3e9cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa69311155290a418f945018228c3e9cc">&#9670;&nbsp;</a></span>reset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::reset</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SW write 1 to reset HC, clear by HC when complete. </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00325">325</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a697d68390eeaf6857fed722f3bb30eb0" name="a697d68390eeaf6857fed722f3bb30eb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a697d68390eeaf6857fed722f3bb30eb0">&#9670;&nbsp;</a></span>run_stop</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::run_stop</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1=Run. 0=Stop </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00324">324</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a0395fc7a84e0b3cfde6cd3cc203a3c9a" name="a0395fc7a84e0b3cfde6cd3cc203a3c9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0395fc7a84e0b3cfde6cd3cc203a3c9a">&#9670;&nbsp;</a></span>status</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::status</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00341">341</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="abfc72ae5f6d2936b633049657c348287" name="abfc72ae5f6d2936b633049657c348287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfc72ae5f6d2936b633049657c348287">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ehci_registers_t::status_bm</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69c6b66dd00748e542843b2892dd11eb" name="a69c6b66dd00748e542843b2892dd11eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69c6b66dd00748e542843b2892dd11eb">&#9670;&nbsp;</a></span>suspend</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::suspend</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>07: Port in suspend state </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00402">402</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="ac82f54e09a9f1be9963c03f9bf46a1db" name="ac82f54e09a9f1be9963c03f9bf46a1db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac82f54e09a9f1be9963c03f9bf46a1db">&#9670;&nbsp;</a></span>TU_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::TU_RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>25 </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00415">415</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a44d322f0400d267b70608a38419a7feb" name="a44d322f0400d267b70608a38419a7feb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44d322f0400d267b70608a38419a7feb">&#9670;&nbsp;</a></span>usb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::usb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>qTD with IOC is retired </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00344">344</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="ac7929dcd388ea1010dcd37fd765872b8" name="ac7929dcd388ea1010dcd37fd765872b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7929dcd388ea1010dcd37fd765872b8">&#9670;&nbsp;</a></span>usb_error</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::usb_error</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>qTD retired due to error </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00345">345</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="aa787dea729c5322636ae02efb81be522" name="aa787dea729c5322636ae02efb81be522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa787dea729c5322636ae02efb81be522">&#9670;&nbsp;</a></span>wake_on_connect_enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::wake_on_connect_enable</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>20: Enables device connects as wake-up events </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00410">410</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="a3df9403a420b5bf10aa3105d27108a05" name="a3df9403a420b5bf10aa3105d27108a05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3df9403a420b5bf10aa3105d27108a05">&#9670;&nbsp;</a></span>wake_on_disconnect_enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::wake_on_disconnect_enable</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>21: Enables device disconnects as wake-up events </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00411">411</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<a id="ad829d38b0174465abd642c244eefca5a" name="ad829d38b0174465abd642c244eefca5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad829d38b0174465abd642c244eefca5a">&#9670;&nbsp;</a></span>wake_on_over_current_enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ehci_registers_t::wake_on_over_current_enable</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>22: Enables over-current conditions as wake-up events </p>

<p class="definition">Definition at line <a class="el" href="ehci_8h_source.html#l00412">412</a> of file <a class="el" href="ehci_8h_source.html">ehci.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="ehci_8h_source.html">ehci.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structehci__registers__t.html">ehci_registers_t</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
