{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684891279919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684891279926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 22:21:19 2023 " "Processing started: Tue May 23 22:21:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684891279926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891279926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Elevador_BetaV4 -c Elevador_BetaV4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Elevador_BetaV4 -c Elevador_BetaV4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891279926 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684891280476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684891280476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/elevador_movimentov2/elevador_movimentov2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/elevador_movimentov2/elevador_movimentov2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Elevador_MovimentoV2 " "Found entity 1: Elevador_MovimentoV2" {  } { { "../../Elevador_MovimentoV2/Elevador_MovimentoV2.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Elevador_MovimentoV2/Elevador_MovimentoV2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684891290704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891290704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/sensor_movimentacao/mov_elevador.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/sensor_movimentacao/mov_elevador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mov_Elevador " "Found entity 1: Mov_Elevador" {  } { { "../../Sensor_Movimentacao/Mov_Elevador.v" "" { Text "C:/Quartus (Project Test V2)/Sensor_Movimentacao/Mov_Elevador.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684891290709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891290709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/valor_serial_paralelo/valor_serial_paralelo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/valor_serial_paralelo/valor_serial_paralelo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Valor_Serial_Paralelo " "Found entity 1: Valor_Serial_Paralelo" {  } { { "../../Valor_Serial_Paralelo/Valor_Serial_Paralelo.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Valor_Serial_Paralelo/Valor_Serial_Paralelo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684891290713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891290713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/sensor_movimentacaov2/sensor_movimentov2.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/sensor_movimentacaov2/sensor_movimentov2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sensor_MovimentoV2 " "Found entity 1: Sensor_MovimentoV2" {  } { { "../../Sensor_MovimentacaoV2/Sensor_MovimentoV2.v" "" { Text "C:/Quartus (Project Test V2)/Sensor_MovimentacaoV2/Sensor_MovimentoV2.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684891290717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891290717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/preferencia_elevador/preferencia_elevador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/preferencia_elevador/preferencia_elevador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Preferencia_Elevador " "Found entity 1: Preferencia_Elevador" {  } { { "../../Preferencia_Elevador/Preferencia_Elevador.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Preferencia_Elevador/Preferencia_Elevador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684891290721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891290721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/multiplexador_elevador/multiplexador_elevador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/multiplexador_elevador/multiplexador_elevador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador_Elevador " "Found entity 1: Multiplexador_Elevador" {  } { { "../../Multiplexador_Elevador/Multiplexador_Elevador.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Multiplexador_Elevador/Multiplexador_Elevador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684891290724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891290724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/mod_pu/mod_pu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/mod_pu/mod_pu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mod_PU " "Found entity 1: mod_PU" {  } { { "../../mod_PU/mod_PU.bdf" "" { Schematic "C:/Quartus (Project Test V2)/mod_PU/mod_PU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684891290728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891290728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/entrada_pulsounico/entrada_pulsounico.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/entrada_pulsounico/entrada_pulsounico.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Entrada_PulsoUnico " "Found entity 1: Entrada_PulsoUnico" {  } { { "../../Entrada_PulsoUnico/Entrada_PulsoUnico.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Entrada_PulsoUnico/Entrada_PulsoUnico.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684891290731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891290731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/elevador_movimento/elevador_movimento.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/elevador_movimento/elevador_movimento.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Elevador_Movimento " "Found entity 1: Elevador_Movimento" {  } { { "../../Elevador_Movimento/Elevador_Movimento.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Elevador_Movimento/Elevador_Movimento.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684891290735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891290735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/divfreq50m_v2/divfreq50m_v2/div_50mhz_to_1hz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/divfreq50m_v2/divfreq50m_v2/div_50mhz_to_1hz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_50MHz_to_1Hz " "Found entity 1: DIV_50MHz_to_1Hz" {  } { { "../../DivFreq50M_v2/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" "" { Schematic "C:/Quartus (Project Test V2)/DivFreq50M_v2/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684891290738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891290738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/controlador_prioridade/controlador_prioridade.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/controlador_prioridade/controlador_prioridade.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Controlador_Prioridade " "Found entity 1: Controlador_Prioridade" {  } { { "../../Controlador_Prioridade/Controlador_Prioridade.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Controlador_Prioridade/Controlador_Prioridade.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684891290742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891290742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/circuito combinacional (elevador)/circuito_combinacional_5_3bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/circuito combinacional (elevador)/circuito_combinacional_5_3bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Circuito_Combinacional_5_3bit " "Found entity 1: Circuito_Combinacional_5_3bit" {  } { { "../../Circuito Combinacional (Elevador)/Circuito_Combinacional_5_3bit.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Circuito Combinacional (Elevador)/Circuito_Combinacional_5_3bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684891290746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891290746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/andares_elevador_s2/andares_elevador_s2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/andares_elevador_s2/andares_elevador_s2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Andares_Elevador_S2 " "Found entity 1: Andares_Elevador_S2" {  } { { "../../Andares_Elevador_S2/Andares_Elevador_S2.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Andares_Elevador_S2/Andares_Elevador_S2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684891290749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891290749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/andares_elevador_s1/andares_elevador_s1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/andares_elevador_s1/andares_elevador_s1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Andares_Elevador_S1 " "Found entity 1: Andares_Elevador_S1" {  } { { "../../Andares_Elevador_S1/Andares_Elevador_S1.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Andares_Elevador_S1/Andares_Elevador_S1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684891290753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891290753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/andares_elevador_s0/andares_elevador_s0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/andares_elevador_s0/andares_elevador_s0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Andares_Elevador_S0 " "Found entity 1: Andares_Elevador_S0" {  } { { "../../Andares_Elevador_S0/Andares_Elevador_S0.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Andares_Elevador_S0/Andares_Elevador_S0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684891290757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891290757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevador_betav4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file elevador_betav4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Elevador_BetaV4 " "Found entity 1: Elevador_BetaV4" {  } { { "Elevador_BetaV4.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/Elevador_BetaV4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684891290760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891290760 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Elevador_BetaV4 " "Elaborating entity \"Elevador_BetaV4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684891290919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7485 7485:inst2 " "Elaborating entity \"7485\" for hierarchy \"7485:inst2\"" {  } { { "Elevador_BetaV4.bdf" "inst2" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/Elevador_BetaV4.bdf" { { 312 2216 2336 520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891290962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7485:inst2 " "Elaborated megafunction instantiation \"7485:inst2\"" {  } { { "Elevador_BetaV4.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/Elevador_BetaV4.bdf" { { 312 2216 2336 520 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891290963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f7485 7485:inst2\|f7485:sub " "Elaborating entity \"f7485\" for hierarchy \"7485:inst2\|f7485:sub\"" {  } { { "7485.tdf" "sub" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891290991 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "7485:inst2\|f7485:sub 7485:inst2 " "Elaborated megafunction instantiation \"7485:inst2\|f7485:sub\", which is child of megafunction instantiation \"7485:inst2\"" {  } { { "7485.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } } { "Elevador_BetaV4.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/Elevador_BetaV4.bdf" { { 312 2216 2336 520 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891290994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Elevador_MovimentoV2 Elevador_MovimentoV2:inst " "Elaborating entity \"Elevador_MovimentoV2\" for hierarchy \"Elevador_MovimentoV2:inst\"" {  } { { "Elevador_BetaV4.bdf" "inst" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/Elevador_BetaV4.bdf" { { 552 1512 1648 680 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891290996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sensor_MovimentoV2 Elevador_MovimentoV2:inst\|Sensor_MovimentoV2:inst1 " "Elaborating entity \"Sensor_MovimentoV2\" for hierarchy \"Elevador_MovimentoV2:inst\|Sensor_MovimentoV2:inst1\"" {  } { { "../../Elevador_MovimentoV2/Elevador_MovimentoV2.bdf" "inst1" { Schematic "C:/Quartus (Project Test V2)/Elevador_MovimentoV2/Elevador_MovimentoV2.bdf" { { 112 328 472 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891290999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_50MHz_to_1Hz DIV_50MHz_to_1Hz:inst5 " "Elaborating entity \"DIV_50MHz_to_1Hz\" for hierarchy \"DIV_50MHz_to_1Hz:inst5\"" {  } { { "Elevador_BetaV4.bdf" "inst5" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/Elevador_BetaV4.bdf" { { 664 440 616 760 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE DIV_50MHz_to_1Hz:inst5\|LPM_COMPARE:inst3 " "Elaborating entity \"LPM_COMPARE\" for hierarchy \"DIV_50MHz_to_1Hz:inst5\|LPM_COMPARE:inst3\"" {  } { { "../../DivFreq50M_v2/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" "inst3" { Schematic "C:/Quartus (Project Test V2)/DivFreq50M_v2/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" { { 464 528 656 592 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DIV_50MHz_to_1Hz:inst5\|LPM_COMPARE:inst3 " "Elaborated megafunction instantiation \"DIV_50MHz_to_1Hz:inst5\|LPM_COMPARE:inst3\"" {  } { { "../../DivFreq50M_v2/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" "" { Schematic "C:/Quartus (Project Test V2)/DivFreq50M_v2/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" { { 464 528 656 592 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DIV_50MHz_to_1Hz:inst5\|LPM_COMPARE:inst3 " "Instantiated megafunction \"DIV_50MHz_to_1Hz:inst5\|LPM_COMPARE:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684891291045 ""}  } { { "../../DivFreq50M_v2/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" "" { Schematic "C:/Quartus (Project Test V2)/DivFreq50M_v2/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" { { 464 528 656 592 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684891291045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_std.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_std.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_std " "Found entity 1: cmpr_std" {  } { { "db/cmpr_std.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/db/cmpr_std.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684891291097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891291097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_std DIV_50MHz_to_1Hz:inst5\|LPM_COMPARE:inst3\|cmpr_std:auto_generated " "Elaborating entity \"cmpr_std\" for hierarchy \"DIV_50MHz_to_1Hz:inst5\|LPM_COMPARE:inst3\|cmpr_std:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER DIV_50MHz_to_1Hz:inst5\|LPM_COUNTER:inst " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"DIV_50MHz_to_1Hz:inst5\|LPM_COUNTER:inst\"" {  } { { "../../DivFreq50M_v2/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" "inst" { Schematic "C:/Quartus (Project Test V2)/DivFreq50M_v2/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" { { 224 312 448 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DIV_50MHz_to_1Hz:inst5\|LPM_COUNTER:inst " "Elaborated megafunction instantiation \"DIV_50MHz_to_1Hz:inst5\|LPM_COUNTER:inst\"" {  } { { "../../DivFreq50M_v2/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" "" { Schematic "C:/Quartus (Project Test V2)/DivFreq50M_v2/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" { { 224 312 448 424 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DIV_50MHz_to_1Hz:inst5\|LPM_COUNTER:inst " "Instantiated megafunction \"DIV_50MHz_to_1Hz:inst5\|LPM_COUNTER:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684891291162 ""}  } { { "../../DivFreq50M_v2/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" "" { Schematic "C:/Quartus (Project Test V2)/DivFreq50M_v2/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" { { 224 312 448 424 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684891291162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ig.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ig " "Found entity 1: cntr_2ig" {  } { { "db/cntr_2ig.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/db/cntr_2ig.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684891291217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891291217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ig DIV_50MHz_to_1Hz:inst5\|LPM_COUNTER:inst\|cntr_2ig:auto_generated " "Elaborating entity \"cntr_2ig\" for hierarchy \"DIV_50MHz_to_1Hz:inst5\|LPM_COUNTER:inst\|cntr_2ig:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT DIV_50MHz_to_1Hz:inst5\|LPM_CONSTANT:inst4 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"DIV_50MHz_to_1Hz:inst5\|LPM_CONSTANT:inst4\"" {  } { { "../../DivFreq50M_v2/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" "inst4" { Schematic "C:/Quartus (Project Test V2)/DivFreq50M_v2/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" { { 528 392 504 576 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DIV_50MHz_to_1Hz:inst5\|LPM_CONSTANT:inst4 " "Elaborated megafunction instantiation \"DIV_50MHz_to_1Hz:inst5\|LPM_CONSTANT:inst4\"" {  } { { "../../DivFreq50M_v2/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" "" { Schematic "C:/Quartus (Project Test V2)/DivFreq50M_v2/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" { { 528 392 504 576 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DIV_50MHz_to_1Hz:inst5\|LPM_CONSTANT:inst4 " "Instantiated megafunction \"DIV_50MHz_to_1Hz:inst5\|LPM_CONSTANT:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 25000000 " "Parameter \"LPM_CVALUE\" = \"25000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684891291256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684891291256 ""}  } { { "../../DivFreq50M_v2/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" "" { Schematic "C:/Quartus (Project Test V2)/DivFreq50M_v2/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" { { 528 392 504 576 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684891291256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FIFO LPM_FIFO:inst8 " "Elaborating entity \"LPM_FIFO\" for hierarchy \"LPM_FIFO:inst8\"" {  } { { "Elevador_BetaV4.bdf" "inst8" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/Elevador_BetaV4.bdf" { { 360 1336 1480 488 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FIFO:inst8 " "Elaborated megafunction instantiation \"LPM_FIFO:inst8\"" {  } { { "Elevador_BetaV4.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/Elevador_BetaV4.bdf" { { 360 1336 1480 488 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FIFO:inst8 " "Instantiated megafunction \"LPM_FIFO:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ALLOW_RWCYCLE_WHEN_FULL OFF " "Parameter \"ALLOW_RWCYCLE_WHEN_FULL\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684891291286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 16 " "Parameter \"LPM_NUMWORDS\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684891291286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHOWAHEAD OFF " "Parameter \"LPM_SHOWAHEAD\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684891291286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684891291286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHU 4 " "Parameter \"LPM_WIDTHU\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684891291286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OVERFLOW_CHECKING ON " "Parameter \"OVERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684891291286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "UNDERFLOW_CHECKING ON " "Parameter \"UNDERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684891291286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684891291286 ""}  } { { "Elevador_BetaV4.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/Elevador_BetaV4.bdf" { { 360 1336 1480 488 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684891291286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo LPM_FIFO:inst8\|scfifo:myFIFO " "Elaborating entity \"scfifo\" for hierarchy \"LPM_FIFO:inst8\|scfifo:myFIFO\"" {  } { { "lpm_fifo.tdf" "myFIFO" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291492 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_FIFO:inst8\|scfifo:myFIFO LPM_FIFO:inst8 " "Elaborated megafunction instantiation \"LPM_FIFO:inst8\|scfifo:myFIFO\", which is child of megafunction instantiation \"LPM_FIFO:inst8\"" {  } { { "lpm_fifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo.tdf" 53 2 0 } } { "Elevador_BetaV4.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/Elevador_BetaV4.bdf" { { 360 1336 1480 488 "inst8" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ji01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ji01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ji01 " "Found entity 1: scfifo_ji01" {  } { { "db/scfifo_ji01.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/db/scfifo_ji01.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684891291548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891291548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ji01 LPM_FIFO:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated " "Elaborating entity \"scfifo_ji01\" for hierarchy \"LPM_FIFO:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_get.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_get.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_get " "Found entity 1: a_dpfifo_get" {  } { { "db/a_dpfifo_get.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/db/a_dpfifo_get.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684891291573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891291573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_get LPM_FIFO:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\|a_dpfifo_get:dpfifo " "Elaborating entity \"a_dpfifo_get\" for hierarchy \"LPM_FIFO:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\|a_dpfifo_get:dpfifo\"" {  } { { "db/scfifo_ji01.tdf" "dpfifo" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/db/scfifo_ji01.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66f " "Found entity 1: a_fefifo_66f" {  } { { "db/a_fefifo_66f.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/db/a_fefifo_66f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684891291598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891291598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66f LPM_FIFO:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\|a_dpfifo_get:dpfifo\|a_fefifo_66f:fifo_state " "Elaborating entity \"a_fefifo_66f\" for hierarchy \"LPM_FIFO:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\|a_dpfifo_get:dpfifo\|a_fefifo_66f:fifo_state\"" {  } { { "db/a_dpfifo_get.tdf" "fifo_state" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/db/a_dpfifo_get.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bo7 " "Found entity 1: cntr_bo7" {  } { { "db/cntr_bo7.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/db/cntr_bo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684891291675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891291675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bo7 LPM_FIFO:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\|a_dpfifo_get:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw " "Elaborating entity \"cntr_bo7\" for hierarchy \"LPM_FIFO:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\|a_dpfifo_get:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw\"" {  } { { "db/a_fefifo_66f.tdf" "count_usedw" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/db/a_fefifo_66f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ugm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ugm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ugm1 " "Found entity 1: altsyncram_ugm1" {  } { { "db/altsyncram_ugm1.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/db/altsyncram_ugm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684891291753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891291753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ugm1 LPM_FIFO:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\|a_dpfifo_get:dpfifo\|altsyncram_ugm1:FIFOram " "Elaborating entity \"altsyncram_ugm1\" for hierarchy \"LPM_FIFO:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\|a_dpfifo_get:dpfifo\|altsyncram_ugm1:FIFOram\"" {  } { { "db/a_dpfifo_get.tdf" "FIFOram" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/db/a_dpfifo_get.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684891291808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891291808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb LPM_FIFO:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\|a_dpfifo_get:dpfifo\|cntr_vnb:rd_ptr_count " "Elaborating entity \"cntr_vnb\" for hierarchy \"LPM_FIFO:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\|a_dpfifo_get:dpfifo\|cntr_vnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_get.tdf" "rd_ptr_count" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/db/a_dpfifo_get.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlador_Prioridade Controlador_Prioridade:inst6 " "Elaborating entity \"Controlador_Prioridade\" for hierarchy \"Controlador_Prioridade:inst6\"" {  } { { "Elevador_BetaV4.bdf" "inst6" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/Elevador_BetaV4.bdf" { { 368 928 1080 592 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Valor_Serial_Paralelo Controlador_Prioridade:inst6\|Valor_Serial_Paralelo:inst " "Elaborating entity \"Valor_Serial_Paralelo\" for hierarchy \"Controlador_Prioridade:inst6\|Valor_Serial_Paralelo:inst\"" {  } { { "../../Controlador_Prioridade/Controlador_Prioridade.bdf" "inst" { Schematic "C:/Quartus (Project Test V2)/Controlador_Prioridade/Controlador_Prioridade.bdf" { { 584 1128 1264 680 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador_Elevador Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6 " "Elaborating entity \"Multiplexador_Elevador\" for hierarchy \"Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\"" {  } { { "../../Controlador_Prioridade/Controlador_Prioridade.bdf" "inst6" { Schematic "C:/Quartus (Project Test V2)/Controlador_Prioridade/Controlador_Prioridade.bdf" { { 584 856 1032 744 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst " "Elaborating entity \"BUSMUX\" for hierarchy \"Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst\"" {  } { { "../../Multiplexador_Elevador/Multiplexador_Elevador.bdf" "inst" { Schematic "C:/Quartus (Project Test V2)/Multiplexador_Elevador/Multiplexador_Elevador.bdf" { { 280 768 880 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst " "Elaborated megafunction instantiation \"Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst\"" {  } { { "../../Multiplexador_Elevador/Multiplexador_Elevador.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Multiplexador_Elevador/Multiplexador_Elevador.bdf" { { 280 768 880 368 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst " "Instantiated megafunction \"Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684891291866 ""}  } { { "../../Multiplexador_Elevador/Multiplexador_Elevador.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Multiplexador_Elevador/Multiplexador_Elevador.bdf" { { 280 768 880 368 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684891291866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291910 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst\|lpm_mux:\$00000 Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst " "Elaborated megafunction instantiation \"Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst\|lpm_mux:\$00000\", which is child of megafunction instantiation \"Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "../../Multiplexador_Elevador/Multiplexador_Elevador.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Multiplexador_Elevador/Multiplexador_Elevador.bdf" { { 280 768 880 368 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9rc " "Found entity 1: mux_9rc" {  } { { "db/mux_9rc.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/db/mux_9rc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684891291966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891291966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9rc Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst\|lpm_mux:\$00000\|mux_9rc:auto_generated " "Elaborating entity \"mux_9rc\" for hierarchy \"Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst\|lpm_mux:\$00000\|mux_9rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Preferencia_Elevador Controlador_Prioridade:inst6\|Preferencia_Elevador:inst13 " "Elaborating entity \"Preferencia_Elevador\" for hierarchy \"Controlador_Prioridade:inst6\|Preferencia_Elevador:inst13\"" {  } { { "../../Controlador_Prioridade/Controlador_Prioridade.bdf" "inst13" { Schematic "C:/Quartus (Project Test V2)/Controlador_Prioridade/Controlador_Prioridade.bdf" { { 720 552 648 816 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Circuito_Combinacional_5_3bit Controlador_Prioridade:inst6\|Circuito_Combinacional_5_3bit:inst4 " "Elaborating entity \"Circuito_Combinacional_5_3bit\" for hierarchy \"Controlador_Prioridade:inst6\|Circuito_Combinacional_5_3bit:inst4\"" {  } { { "../../Controlador_Prioridade/Controlador_Prioridade.bdf" "inst4" { Schematic "C:/Quartus (Project Test V2)/Controlador_Prioridade/Controlador_Prioridade.bdf" { { 632 312 432 760 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Andares_Elevador_S2 Controlador_Prioridade:inst6\|Circuito_Combinacional_5_3bit:inst4\|Andares_Elevador_S2:inst5 " "Elaborating entity \"Andares_Elevador_S2\" for hierarchy \"Controlador_Prioridade:inst6\|Circuito_Combinacional_5_3bit:inst4\|Andares_Elevador_S2:inst5\"" {  } { { "../../Circuito Combinacional (Elevador)/Circuito_Combinacional_5_3bit.bdf" "inst5" { Schematic "C:/Quartus (Project Test V2)/Circuito Combinacional (Elevador)/Circuito_Combinacional_5_3bit.bdf" { { 360 352 448 488 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291986 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst4 " "Primitive \"NOT\" of instance \"inst4\" not used" {  } { { "../../Andares_Elevador_S2/Andares_Elevador_S2.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Andares_Elevador_S2/Andares_Elevador_S2.bdf" { { 440 368 400 488 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684891291987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Andares_Elevador_S0 Controlador_Prioridade:inst6\|Circuito_Combinacional_5_3bit:inst4\|Andares_Elevador_S0:inst " "Elaborating entity \"Andares_Elevador_S0\" for hierarchy \"Controlador_Prioridade:inst6\|Circuito_Combinacional_5_3bit:inst4\|Andares_Elevador_S0:inst\"" {  } { { "../../Circuito Combinacional (Elevador)/Circuito_Combinacional_5_3bit.bdf" "inst" { Schematic "C:/Quartus (Project Test V2)/Circuito Combinacional (Elevador)/Circuito_Combinacional_5_3bit.bdf" { { 72 352 448 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Andares_Elevador_S1 Controlador_Prioridade:inst6\|Circuito_Combinacional_5_3bit:inst4\|Andares_Elevador_S1:inst4 " "Elaborating entity \"Andares_Elevador_S1\" for hierarchy \"Controlador_Prioridade:inst6\|Circuito_Combinacional_5_3bit:inst4\|Andares_Elevador_S1:inst4\"" {  } { { "../../Circuito Combinacional (Elevador)/Circuito_Combinacional_5_3bit.bdf" "inst4" { Schematic "C:/Quartus (Project Test V2)/Circuito Combinacional (Elevador)/Circuito_Combinacional_5_3bit.bdf" { { 216 352 448 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891291993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrada_PulsoUnico Entrada_PulsoUnico:inst1 " "Elaborating entity \"Entrada_PulsoUnico\" for hierarchy \"Entrada_PulsoUnico:inst1\"" {  } { { "Elevador_BetaV4.bdf" "inst1" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/Elevador_BetaV4.bdf" { { 368 656 784 592 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891292004 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK mod_PU inst9 " "Port \"CLK\" of type mod_PU and instance \"inst9\" is missing source signal" {  } { { "../../Entrada_PulsoUnico/Entrada_PulsoUnico.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Entrada_PulsoUnico/Entrada_PulsoUnico.bdf" { { 512 400 496 608 "inst9" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1684891292005 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK mod_PU inst7 " "Port \"CLK\" of type mod_PU and instance \"inst7\" is missing source signal" {  } { { "../../Entrada_PulsoUnico/Entrada_PulsoUnico.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Entrada_PulsoUnico/Entrada_PulsoUnico.bdf" { { 704 400 496 800 "inst7" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1684891292005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_PU Entrada_PulsoUnico:inst1\|mod_PU:inst " "Elaborating entity \"mod_PU\" for hierarchy \"Entrada_PulsoUnico:inst1\|mod_PU:inst\"" {  } { { "../../Entrada_PulsoUnico/Entrada_PulsoUnico.bdf" "inst" { Schematic "C:/Quartus (Project Test V2)/Entrada_PulsoUnico/Entrada_PulsoUnico.bdf" { { 24 400 496 120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891292007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst14 " "Elaborating entity \"7447\" for hierarchy \"7447:inst14\"" {  } { { "Elevador_BetaV4.bdf" "inst14" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/Elevador_BetaV4.bdf" { { 784 2320 2440 944 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891292047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst14 " "Elaborated megafunction instantiation \"7447:inst14\"" {  } { { "Elevador_BetaV4.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/Elevador_BetaV4.bdf" { { 784 2320 2440 944 "inst14" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891292047 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CASCADE" "1 " "Ignored 1 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Design Software" 0 -1 1684891292246 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1684891292246 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684891292651 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684891292961 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684891293122 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684891293122 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BE\[2\] " "No output dependent on input pin \"BE\[2\]\"" {  } { { "Elevador_BetaV4.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/Elevador_BetaV4.bdf" { { 536 328 496 552 "BE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684891293197 "|Elevador_BetaV4|BE[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BE\[0\] " "No output dependent on input pin \"BE\[0\]\"" {  } { { "Elevador_BetaV4.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/Elevador_BetaV4.bdf" { { 536 328 496 552 "BE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684891293197 "|Elevador_BetaV4|BE[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1684891293197 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684891293197 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684891293197 ""} { "Info" "ICUT_CUT_TM_LCELLS" "108 " "Implemented 108 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684891293197 ""} { "Info" "ICUT_CUT_TM_RAMS" "3 " "Implemented 3 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1684891293197 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684891293197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684891293231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 22:21:33 2023 " "Processing ended: Tue May 23 22:21:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684891293231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684891293231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684891293231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684891293231 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1684891294505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684891294512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 22:21:34 2023 " "Processing started: Tue May 23 22:21:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684891294512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1684891294512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Elevador_BetaV4 -c Elevador_BetaV4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Elevador_BetaV4 -c Elevador_BetaV4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1684891294512 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1684891294668 ""}
{ "Info" "0" "" "Project  = Elevador_BetaV4" {  } {  } 0 0 "Project  = Elevador_BetaV4" 0 0 "Fitter" 0 0 1684891294669 ""}
{ "Info" "0" "" "Revision = Elevador_BetaV4" {  } {  } 0 0 "Revision = Elevador_BetaV4" 0 0 "Fitter" 0 0 1684891294669 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1684891294759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1684891294759 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Elevador_BetaV4 EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design Elevador_BetaV4" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1684891294869 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1684891294908 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1684891294908 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1684891295010 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1684891295017 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684891295292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684891295292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684891295292 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1684891295292 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684891295294 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684891295294 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684891295294 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684891295294 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684891295294 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1684891295294 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1684891295296 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1684891295298 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 24 " "No exact pin location assignment(s) for 24 pins of 24 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1684891295491 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Elevador_BetaV4.sdc " "Synopsys Design Constraints File file not found: 'Elevador_BetaV4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1684891295646 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1684891295646 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1684891295649 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1684891295649 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1684891295649 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684891295670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[24\] " "Destination node DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[24\]" {  } { { "db/cntr_2ig.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/db/cntr_2ig.tdf" 157 17 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684891295670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[23\] " "Destination node DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[23\]" {  } { { "db/cntr_2ig.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/db/cntr_2ig.tdf" 157 17 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684891295670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[22\] " "Destination node DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[22\]" {  } { { "db/cntr_2ig.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/db/cntr_2ig.tdf" 157 17 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684891295670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[21\] " "Destination node DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[21\]" {  } { { "db/cntr_2ig.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/db/cntr_2ig.tdf" 157 17 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684891295670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[20\] " "Destination node DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[20\]" {  } { { "db/cntr_2ig.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/db/cntr_2ig.tdf" 157 17 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684891295670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[19\] " "Destination node DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[19\]" {  } { { "db/cntr_2ig.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/db/cntr_2ig.tdf" 157 17 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684891295670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[18\] " "Destination node DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[18\]" {  } { { "db/cntr_2ig.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/db/cntr_2ig.tdf" 157 17 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684891295670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[17\] " "Destination node DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[17\]" {  } { { "db/cntr_2ig.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/db/cntr_2ig.tdf" 157 17 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684891295670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[16\] " "Destination node DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[16\]" {  } { { "db/cntr_2ig.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/db/cntr_2ig.tdf" 157 17 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684891295670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[15\] " "Destination node DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[15\]" {  } { { "db/cntr_2ig.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/db/cntr_2ig.tdf" 157 17 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684891295670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1684891295670 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1684891295670 ""}  } { { "Elevador_BetaV4.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/Elevador_BetaV4.bdf" { { 688 256 424 704 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684891295670 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DIV_50MHz_to_1Hz:inst5\|inst9  " "Automatically promoted node DIV_50MHz_to_1Hz:inst5\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684891295671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIV_50MHz_to_1Hz:inst5\|inst9~0 " "Destination node DIV_50MHz_to_1Hz:inst5\|inst9~0" {  } { { "../../DivFreq50M_v2/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" "" { Schematic "C:/Quartus (Project Test V2)/DivFreq50M_v2/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" { { 248 832 896 328 "inst9" "" } } } } { "temporary_test_loc" "" { Generic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684891295671 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1684891295671 ""}  } { { "../../DivFreq50M_v2/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" "" { Schematic "C:/Quartus (Project Test V2)/DivFreq50M_v2/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" { { 248 832 896 328 "inst9" "" } } } } { "temporary_test_loc" "" { Generic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684891295671 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1684891295906 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1684891295906 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1684891295906 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684891295907 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684891295907 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1684891295908 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1684891295908 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1684891295908 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1684891295908 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1684891295909 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1684891295909 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "23 unused 2.5V 10 13 0 " "Number of I/O pins in group: 23 (unused VREF, 2.5V VCCIO, 10 input, 13 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1684891295910 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1684891295910 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1684891295910 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684891295910 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684891295910 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684891295910 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684891295910 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684891295910 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684891295910 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684891295910 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684891295910 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1684891295910 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1684891295910 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684891295929 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1684891295949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1684891296411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684891296470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1684891296482 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1684891297459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684891297459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1684891297653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1684891298098 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1684891298098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1684891298658 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1684891298658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684891298660 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1684891298775 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684891298780 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684891298906 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684891298906 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684891299006 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684891299702 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/output_files/Elevador_BetaV4.fit.smsg " "Generated suppressed messages file C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV4/output_files/Elevador_BetaV4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1684891300150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5491 " "Peak virtual memory: 5491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684891300902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 22:21:40 2023 " "Processing ended: Tue May 23 22:21:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684891300902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684891300902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684891300902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1684891300902 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1684891302027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684891302034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 22:21:41 2023 " "Processing started: Tue May 23 22:21:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684891302034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1684891302034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Elevador_BetaV4 -c Elevador_BetaV4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Elevador_BetaV4 -c Elevador_BetaV4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1684891302034 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1684891302340 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1684891302628 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1684891302650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684891302878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 22:21:42 2023 " "Processing ended: Tue May 23 22:21:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684891302878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684891302878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684891302878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1684891302878 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1684891303496 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1684891304129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684891304137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 22:21:43 2023 " "Processing started: Tue May 23 22:21:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684891304137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1684891304137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Elevador_BetaV4 -c Elevador_BetaV4 " "Command: quartus_sta Elevador_BetaV4 -c Elevador_BetaV4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1684891304137 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1684891304292 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1684891304617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1684891304617 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1684891304664 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1684891304664 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Elevador_BetaV4.sdc " "Synopsys Design Constraints File file not found: 'Elevador_BetaV4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1684891304813 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1684891304813 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIV_50MHz_to_1Hz:inst5\|inst9 DIV_50MHz_to_1Hz:inst5\|inst9 " "create_clock -period 1.000 -name DIV_50MHz_to_1Hz:inst5\|inst9 DIV_50MHz_to_1Hz:inst5\|inst9" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684891304814 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[10\] DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[10\] " "create_clock -period 1.000 -name DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[10\] DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684891304814 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684891304814 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684891304814 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1684891304816 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684891304816 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1684891304817 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1684891304824 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1684891304847 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1684891304847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.181 " "Worst-case setup slack is -4.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891304848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891304848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.181             -83.192 DIV_50MHz_to_1Hz:inst5\|inst9  " "   -4.181             -83.192 DIV_50MHz_to_1Hz:inst5\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891304848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.375             -81.745 CLK  " "   -3.375             -81.745 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891304848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[10\]  " "    0.416               0.000 DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891304848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684891304848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.522 " "Worst-case hold slack is -0.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891304852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891304852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.522              -0.522 DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[10\]  " "   -0.522              -0.522 DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891304852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 DIV_50MHz_to_1Hz:inst5\|inst9  " "    0.341               0.000 DIV_50MHz_to_1Hz:inst5\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891304852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547               0.000 CLK  " "    0.547               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891304852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684891304852 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684891304854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684891304857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891304858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891304858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.000 CLK  " "   -3.000             -28.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891304858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -44.696 DIV_50MHz_to_1Hz:inst5\|inst9  " "   -2.174             -44.696 DIV_50MHz_to_1Hz:inst5\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891304858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[10\]  " "   -1.000              -1.000 DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891304858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684891304858 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1684891304979 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1684891304998 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1684891305308 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684891305395 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1684891305433 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1684891305433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.690 " "Worst-case setup slack is -3.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.690             -71.895 DIV_50MHz_to_1Hz:inst5\|inst9  " "   -3.690             -71.895 DIV_50MHz_to_1Hz:inst5\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.914             -70.599 CLK  " "   -2.914             -70.599 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[10\]  " "    0.432               0.000 DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684891305472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.517 " "Worst-case hold slack is -0.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.517              -0.517 DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[10\]  " "   -0.517              -0.517 DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 DIV_50MHz_to_1Hz:inst5\|inst9  " "    0.297               0.000 DIV_50MHz_to_1Hz:inst5\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 CLK  " "    0.492               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684891305477 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684891305481 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684891305484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.000 CLK  " "   -3.000             -28.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -44.696 DIV_50MHz_to_1Hz:inst5\|inst9  " "   -2.174             -44.696 DIV_50MHz_to_1Hz:inst5\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[10\]  " "   -1.000              -1.000 DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684891305487 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1684891305594 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684891305661 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1684891305663 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1684891305663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.701 " "Worst-case setup slack is -1.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.701             -32.388 DIV_50MHz_to_1Hz:inst5\|inst9  " "   -1.701             -32.388 DIV_50MHz_to_1Hz:inst5\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.491             -35.585 CLK  " "   -1.491             -35.585 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[10\]  " "    0.308               0.000 DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684891305668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.150 " "Worst-case hold slack is -0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150              -0.150 DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[10\]  " "   -0.150              -0.150 DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 DIV_50MHz_to_1Hz:inst5\|inst9  " "    0.178               0.000 DIV_50MHz_to_1Hz:inst5\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 CLK  " "    0.279               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684891305673 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684891305678 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684891305682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.548 CLK  " "   -3.000             -28.548 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -40.000 DIV_50MHz_to_1Hz:inst5\|inst9  " "   -1.000             -40.000 DIV_50MHz_to_1Hz:inst5\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[10\]  " "   -1.000              -1.000 DIV_50MHz_to_1Hz:inst5\|lpm_counter:inst\|cntr_2ig:auto_generated\|counter_reg_bit\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684891305686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684891305686 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1684891306218 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1684891306219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684891306276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 22:21:46 2023 " "Processing ended: Tue May 23 22:21:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684891306276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684891306276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684891306276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1684891306276 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Quartus Prime Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1684891306972 ""}
