Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,271
design__instance__area,5098.46
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00010529523569857702
power__switching__total,0.00004874331352766603
power__leakage__total,0.000001532144096927368
power__total,0.00015557068400084972
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25351665928553374
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2533764381135578
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.13136070381036324
timing__setup__ws__corner:nom_fast_1p32V_m40C,10.662922402402788
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.131361
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2560796647215189
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2559545703386813
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6670505447920047
timing__setup__ws__corner:nom_slow_1p08V_125C,9.1685079901088
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.667051
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25448752159245064
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25435554382666575
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3303931666214991
timing__setup__ws__corner:nom_typ_1p20V_25C,10.119972701835499
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.330393
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25351665928553374
clock__skew__worst_setup,0.2533764381135578
timing__hold__ws,0.13136070381036324
timing__setup__ws,9.1685079901088
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.131361
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,271
design__instance__area__stdcell,5098.46
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.176165
design__instance__utilization__stdcell,0.176165
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,17
design__instance__area__class:inverter,94.3488
design__instance__count__class:sequential_cell,26
design__instance__area__class:sequential_cell,1226.53
design__instance__count__class:multi_input_combinational_cell,163
design__instance__area__class:multi_input_combinational_cell,2913.93
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,56
design__instance__area__class:timing_repair_buffer,792.893
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,5493.73
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,35
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,290
route__net__special,2
route__drc_errors__iter:0,64
route__wirelength__iter:0,5842
route__drc_errors__iter:1,9
route__wirelength__iter:1,5800
route__drc_errors__iter:2,15
route__wirelength__iter:2,5779
route__drc_errors__iter:3,0
route__wirelength__iter:3,5792
route__drc_errors,0
route__wirelength,5792
route__vias,1417
route__vias__singlecut,1417
route__vias__multicut,0
design__disconnected_pin__count,3
design__critical_disconnected_pin__count,0
route__wirelength__max,197.82
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,30
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,30
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,30
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,30
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000945423
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000100672
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000154319
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000100672
design_powergrid__voltage__worst,0.0000100672
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000100672
design_powergrid__drop__worst__net:VPWR,0.00000945423
design_powergrid__voltage__worst__net:VGND,0.0000100672
design_powergrid__drop__worst__net:VGND,0.0000100672
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000181000000000000003456111265232042484285557293333113193511962890625
ir__drop__worst,0.000009449999999999999307671860737656288620200939476490020751953125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
