{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version " "Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 04 09:47:57 2008 " "Info: Processing started: Wed Jun 04 09:47:57 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HMB_MAX -c HMB_MAX " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HMB_MAX -c HMB_MAX" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD_DATA_DECODE.v(307) " "Warning (10268): Verilog HDL information at LCD_DATA_DECODE.v(307): Always Construct contains both blocking and non-blocking assignments" {  } { { "LCD_DATA_DECODE.v" "" { Text "D:/code/HMB V1.1/MAX code/org/LCD_DATA_DECODE.v" 307 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_DATA_DECODE.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file LCD_DATA_DECODE.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_DATA_DECODE " "Info: Found entity 1: LCD_DATA_DECODE" {  } { { "LCD_DATA_DECODE.v" "" { Text "D:/code/HMB V1.1/MAX code/org/LCD_DATA_DECODE.v" 144 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "ack_interval Terasic_I2CBir_bus.v(148) " "Warning (10236): Verilog HDL Implicit Net warning at Terasic_I2CBir_bus.v(148): created implicit net for \"ack_interval\"" {  } { { "Terasic_I2CBir_bus.v" "" { Text "D:/code/HMB V1.1/MAX code/org/Terasic_I2CBir_bus.v" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Terasic_I2CBir_bus.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Terasic_I2CBir_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Terasic_I2CBir_bus " "Info: Found entity 1: Terasic_I2CBir_bus" {  } { { "Terasic_I2CBir_bus.v" "" { Text "D:/code/HMB V1.1/MAX code/org/Terasic_I2CBir_bus.v" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA_DATA_DECODE.v(235) " "Warning (10268): Verilog HDL information at VGA_DATA_DECODE.v(235): Always Construct contains both blocking and non-blocking assignments" {  } { { "VGA_DATA_DECODE.v" "" { Text "D:/code/HMB V1.1/MAX code/org/VGA_DATA_DECODE.v" 235 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_DATA_DECODE.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file VGA_DATA_DECODE.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_DATA_DECODE " "Info: Found entity 1: VGA_DATA_DECODE" {  } { { "VGA_DATA_DECODE.v" "" { Text "D:/code/HMB V1.1/MAX code/org/VGA_DATA_DECODE.v" 72 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LCD_poweron_seq LCD_poweron_seq.v(8) " "Warning (10238): Verilog Module Declaration warning at LCD_poweron_seq.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LCD_poweron_seq\"" {  } { { "LCD_poweron_seq.v" "" { Text "D:/code/HMB V1.1/MAX code/org/LCD_poweron_seq.v" 8 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_poweron_seq.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file LCD_poweron_seq.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_poweron_seq " "Info: Found entity 1: LCD_poweron_seq" {  } { { "LCD_poweron_seq.v" "" { Text "D:/code/HMB V1.1/MAX code/org/LCD_poweron_seq.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OSC100 LCD_poweron_seq.v(54) " "Error (10161): Verilog HDL error at LCD_poweron_seq.v(54): object \"OSC100\" is not declared" {  } { { "LCD_poweron_seq.v" "" { Text "D:/code/HMB V1.1/MAX code/org/LCD_poweron_seq.v" 54 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code/HMB V1.1/MAX code/org/HMB_MAX.map.smsg " "Info: Generated suppressed messages file D:/code/HMB V1.1/MAX code/org/HMB_MAX.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "146 " "Info: Allocated 146 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 04 09:47:58 2008 " "Error: Processing ended: Wed Jun 04 09:47:58 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 1  1  " "Error: Quartus II Full Compilation was unsuccessful. 1 error, 1 warning" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
