Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Feb 22 13:25:41 2024
| Host         : viv-vit2022-2 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu4ev-sfvc784-1-e
| Speed File   : -1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 6793 |     0 |          0 |     87840 |  7.73 |
|   LUT as Logic             | 6413 |     0 |          0 |     87840 |  7.30 |
|   LUT as Memory            |  380 |     0 |          0 |     57600 |  0.66 |
|     LUT as Distributed RAM |   44 |     0 |            |           |       |
|     LUT as Shift Register  |  336 |     0 |            |           |       |
| CLB Registers              | 9614 |     0 |          0 |    175680 |  5.47 |
|   Register as Flip Flop    | 9614 |     0 |          0 |    175680 |  5.47 |
|   Register as Latch        |    0 |     0 |          0 |    175680 |  0.00 |
| CARRY8                     |  150 |     0 |          0 |     14640 |  1.02 |
| F7 Muxes                   |  148 |     0 |          0 |     58560 |  0.25 |
| F8 Muxes                   |    0 |     0 |          0 |     29280 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 69    |          Yes |           - |        Reset |
| 401   |          Yes |         Set |            - |
| 9111  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        | 1594 |     0 |          0 |     14640 | 10.89 |
|   CLBL                                     |  670 |     0 |            |           |       |
|   CLBM                                     |  924 |     0 |            |           |       |
| LUT as Logic                               | 6413 |     0 |          0 |     87840 |  7.30 |
|   using O5 output only                     |  185 |       |            |           |       |
|   using O6 output only                     | 4602 |       |            |           |       |
|   using O5 and O6                          | 1626 |       |            |           |       |
| LUT as Memory                              |  380 |     0 |          0 |     57600 |  0.66 |
|   LUT as Distributed RAM                   |   44 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    4 |       |            |           |       |
|     using O5 and O6                        |   40 |       |            |           |       |
|   LUT as Shift Register                    |  336 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |  259 |       |            |           |       |
|     using O5 and O6                        |   77 |       |            |           |       |
| CLB Registers                              | 9614 |     0 |          0 |    175680 |  5.47 |
|   Register driven from within the CLB      | 4666 |       |            |           |       |
|   Register driven from outside the CLB     | 4948 |       |            |           |       |
|     LUT in front of the register is unused | 3700 |       |            |           |       |
|     LUT in front of the register is used   | 1248 |       |            |           |       |
| Unique Control Sets                        |  406 |       |          0 |     29280 |  1.39 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   12 |     0 |          0 |       128 |  9.38 |
|   RAMB36/FIFO*    |    6 |     0 |          0 |       128 |  4.69 |
|     FIFO36E2 only |    3 |       |            |           |       |
|     RAMB36E2 only |    3 |       |            |           |       |
|   RAMB18          |   12 |     0 |          0 |       256 |  4.69 |
|     RAMB18E2 only |   12 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        48 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   13 |     0 |          0 |       728 |  1.79 |
|   DSP48E2 only |   13 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   19 |    19 |          0 |       252 |  7.54 |
| HPIOB_M          |    9 |     9 |          0 |        72 | 12.50 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    9 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |   10 |    10 |          0 |        72 | 13.89 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |   10 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |   16 |    16 |          0 |      1248 |  1.28 |
|   OSERDES        |   16 |    16 |            |           |       |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |          0 |       352 |  0.85 |
|   BUFGCE             |    1 |     0 |          0 |       112 |  0.89 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFG_PS            |    2 |     0 |          0 |        96 |  2.08 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+-----------+------+---------------------+
|  Ref Name | Used | Functional Category |
+-----------+------+---------------------+
| FDRE      | 9111 |            Register |
| LUT6      | 2384 |                 CLB |
| LUT3      | 1834 |                 CLB |
| LUT5      | 1290 |                 CLB |
| LUT4      | 1227 |                 CLB |
| LUT2      | 1116 |                 CLB |
| FDSE      |  401 |            Register |
| SRL16E    |  298 |                 CLB |
| LUT1      |  188 |                 CLB |
| CARRY8    |  150 |                 CLB |
| MUXF7     |  148 |                 CLB |
| SRLC32E   |  115 |                 CLB |
| RAMD32    |   74 |                 CLB |
| FDCE      |   69 |            Register |
| FDPE      |   33 |            Register |
| OBUF      |   19 |                 I/O |
| OSERDESE3 |   16 |                 I/O |
| DSP48E2   |   13 |          Arithmetic |
| RAMB18E2  |   12 |            BLOCKRAM |
| RAMS32    |   10 |                 CLB |
| RAMB36E2  |    3 |            BLOCKRAM |
| FIFO36E2  |    3 |            BLOCKRAM |
| BUFG_PS   |    2 |               Clock |
| PS8       |    1 |            Advanced |
| BUFGCE    |    1 |               Clock |
+-----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------------+------+
|                 Ref Name                 | Used |
+------------------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0             |    1 |
| design_1_xbar_0                          |    1 |
| design_1_video_io_to_hdmi_0_0            |    1 |
| design_1_v_tpg_0_0                       |    1 |
| design_1_v_tc_0_0                        |    1 |
| design_1_v_axi4s_vid_out_0_0             |    1 |
| design_1_rst_processing_system7_0_100M_0 |    1 |
| design_1_proc_sys_reset_0_0              |    1 |
| design_1_axis_fb_conv_0_0                |    1 |
| design_1_axi_vdma_0_0                    |    1 |
| design_1_auto_us_0                       |    1 |
| design_1_auto_pc_0                       |    1 |
| design_1_auto_ds_0                       |    1 |
| design_1_auto_cc_0                       |    1 |
+------------------------------------------+------+


