// Generated by CIRCT unknown git version
module mask_gen(	// file.cleaned.mlir:2:3
  input  [5:0]  in,	// file.cleaned.mlir:2:26
  output [63:0] out	// file.cleaned.mlir:2:40
);

  wire [63:0][63:0] _GEN =
    {{{64{&in}}},
     {64'h7FFFFFFFFFFFFFFF},
     {64'h3FFFFFFFFFFFFFFF},
     {64'h1FFFFFFFFFFFFFFF},
     {64'hFFFFFFFFFFFFFFF},
     {64'h7FFFFFFFFFFFFFF},
     {64'h3FFFFFFFFFFFFFF},
     {64'h1FFFFFFFFFFFFFF},
     {64'hFFFFFFFFFFFFFF},
     {64'h7FFFFFFFFFFFFF},
     {64'h3FFFFFFFFFFFFF},
     {64'h1FFFFFFFFFFFFF},
     {64'hFFFFFFFFFFFFF},
     {64'h7FFFFFFFFFFFF},
     {64'h3FFFFFFFFFFFF},
     {64'h1FFFFFFFFFFFF},
     {64'hFFFFFFFFFFFF},
     {64'h7FFFFFFFFFFF},
     {64'h3FFFFFFFFFFF},
     {64'h1FFFFFFFFFFF},
     {64'hFFFFFFFFFFF},
     {64'h7FFFFFFFFFF},
     {64'h3FFFFFFFFFF},
     {64'h1FFFFFFFFFF},
     {64'hFFFFFFFFFF},
     {64'h7FFFFFFFFF},
     {64'h3FFFFFFFFF},
     {64'h1FFFFFFFFF},
     {64'hFFFFFFFFF},
     {64'h7FFFFFFFF},
     {64'h3FFFFFFFF},
     {64'h1FFFFFFFF},
     {64'hFFFFFFFF},
     {64'h7FFFFFFF},
     {64'h3FFFFFFF},
     {64'h1FFFFFFF},
     {64'hFFFFFFF},
     {64'h7FFFFFF},
     {64'h3FFFFFF},
     {64'h1FFFFFF},
     {64'hFFFFFF},
     {64'h7FFFFF},
     {64'h3FFFFF},
     {64'h1FFFFF},
     {64'hFFFFF},
     {64'h7FFFF},
     {64'h3FFFF},
     {64'h1FFFF},
     {64'hFFFF},
     {64'h7FFF},
     {64'h3FFF},
     {64'h1FFF},
     {64'hFFF},
     {64'h7FF},
     {64'h3FF},
     {64'h1FF},
     {64'hFF},
     {64'h7F},
     {64'h3F},
     {64'h1F},
     {64'hF},
     {64'h7},
     {64'h3},
     {64'h1}};	// file.cleaned.mlir:4:33, :5:33, :6:33, :7:33, :8:32, :9:32, :10:32, :11:31, :12:31, :13:31, :14:30, :15:30, :16:30, :17:30, :18:29, :19:29, :20:29, :21:28, :22:28, :23:28, :24:27, :25:27, :26:27, :27:27, :28:26, :29:26, :30:26, :31:25, :32:25, :33:25, :34:24, :35:24, :36:24, :37:24, :38:23, :39:23, :40:23, :41:22, :42:22, :43:22, :44:21, :45:21, :46:21, :47:21, :48:20, :49:20, :50:20, :51:19, :52:19, :53:19, :54:18, :55:18, :56:18, :57:18, :58:17, :59:17, :60:17, :61:16, :62:16, :63:16, :64:15, :65:15, :66:15, :67:10, :68:10, :69:10
  assign out = _GEN[in];	// file.cleaned.mlir:69:10, :70:10, :71:5
endmodule

