<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab_06.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab_06.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab_06.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab_06.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab_06.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab_06.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab_06.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab_06.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab_06.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab_06.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab_06.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lab_06.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lab_06.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lab_06.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab_06.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lab_06.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab_06.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab_06.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lab_06.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lab_06.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lab_06.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab_06.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lab_06.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab_06.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab_06_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab_06_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab_06_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab_06_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab_06_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lab_06_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab_06_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab_06_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lab_06_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lab_06_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab_06_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab_06_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lab_06_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab_06_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab_06_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="lab_06_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lab_06_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab_06_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1604825576" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1604825576">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604826879" xil_pn:in_ck="2599836170427472232" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1604826879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bin2bcd.v"/>
      <outfile xil_pn:name="fnd_array.v"/>
      <outfile xil_pn:name="fnd_decoder.v"/>
      <outfile xil_pn:name="lab_06.v"/>
      <outfile xil_pn:name="lab_06_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1604825576" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2276832091750231168" xil_pn:start_ts="1604825576">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604825576" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-218888838732895176" xil_pn:start_ts="1604825576">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604825576" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2492043243775575777" xil_pn:start_ts="1604825576">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604826879" xil_pn:in_ck="2599836170427472232" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1604826879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bin2bcd.v"/>
      <outfile xil_pn:name="fnd_array.v"/>
      <outfile xil_pn:name="fnd_decoder.v"/>
      <outfile xil_pn:name="lab_06.v"/>
      <outfile xil_pn:name="lab_06_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1604989139" xil_pn:in_ck="2599836170427472232" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7143491174647490372" xil_pn:start_ts="1604989134">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab_06_tb_beh.prj"/>
      <outfile xil_pn:name="lab_06_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1604989139" xil_pn:in_ck="6755083921899331096" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1671553977429775809" xil_pn:start_ts="1604989139">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab_06_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1604824902" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1604824902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604824902" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8787327888639330307" xil_pn:start_ts="1604824902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604824902" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2492043243775575777" xil_pn:start_ts="1604824902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604824902" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1604824902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604824902" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="9126437894012482379" xil_pn:start_ts="1604824902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604824902" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057739476154" xil_pn:start_ts="1604824902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604824902" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5660562486807585065" xil_pn:start_ts="1604824902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604984505" xil_pn:in_ck="7975478399275273275" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="450048988917585695" xil_pn:start_ts="1604984492">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab_06.lso"/>
      <outfile xil_pn:name="lab_06.ngc"/>
      <outfile xil_pn:name="lab_06.ngr"/>
      <outfile xil_pn:name="lab_06.prj"/>
      <outfile xil_pn:name="lab_06.stx"/>
      <outfile xil_pn:name="lab_06.syr"/>
      <outfile xil_pn:name="lab_06.xst"/>
      <outfile xil_pn:name="lab_06_tb_beh.prj"/>
      <outfile xil_pn:name="lab_06_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1604827329" xil_pn:in_ck="5153163192571584" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5069202361718953334" xil_pn:start_ts="1604827329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604986245" xil_pn:in_ck="-5702881434904448838" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2949266733126759427" xil_pn:start_ts="1604986238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab_06.bld"/>
      <outfile xil_pn:name="lab_06.ngd"/>
      <outfile xil_pn:name="lab_06_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1604986249" xil_pn:in_ck="-5701349855919184389" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6068476255904139836" xil_pn:start_ts="1604986245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab_06.pcf"/>
      <outfile xil_pn:name="lab_06_map.map"/>
      <outfile xil_pn:name="lab_06_map.mrp"/>
      <outfile xil_pn:name="lab_06_map.ncd"/>
      <outfile xil_pn:name="lab_06_map.ngm"/>
      <outfile xil_pn:name="lab_06_map.xrpt"/>
      <outfile xil_pn:name="lab_06_summary.xml"/>
      <outfile xil_pn:name="lab_06_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1604986260" xil_pn:in_ck="-4755214404973497132" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3333849164707216606" xil_pn:start_ts="1604986249">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lab_06.ncd"/>
      <outfile xil_pn:name="lab_06.pad"/>
      <outfile xil_pn:name="lab_06.par"/>
      <outfile xil_pn:name="lab_06.ptwx"/>
      <outfile xil_pn:name="lab_06.unroutes"/>
      <outfile xil_pn:name="lab_06.xpi"/>
      <outfile xil_pn:name="lab_06_pad.csv"/>
      <outfile xil_pn:name="lab_06_pad.txt"/>
      <outfile xil_pn:name="lab_06_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1604986270" xil_pn:in_ck="5153163192563959" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1604986262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab_06.bgn"/>
      <outfile xil_pn:name="lab_06.bit"/>
      <outfile xil_pn:name="lab_06.drc"/>
      <outfile xil_pn:name="lab_06.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1604986260" xil_pn:in_ck="-5903518281974091657" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1604986257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lab_06.twr"/>
      <outfile xil_pn:name="lab_06.twx"/>
    </transform>
  </transforms>

</generated_project>
