
ariadne_atmega328_w5200.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000020  00800100  00007af8  00000b8c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000af8  00007000  00007000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000f  00800120  00800120  00000bac  2**0
                  ALLOC
  3 .stab         000008c4  00000000  00000000  00000bac  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000198  00000000  00000000  00001470  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  00001608  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000014e2  00000000  00000000  000017a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000097b  00000000  00000000  00002c8a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000ce7  00000000  00000000  00003605  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003bc  00000000  00000000  000042ec  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000054a  00000000  00000000  000046a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000141f  00000000  00000000  00004bf2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000088  00000000  00000000  00006011  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00007000 <__vectors>:
    7000:	50 c0       	rjmp	.+160    	; 0x70a2 <__ctors_end>
    7002:	00 00       	nop
    7004:	c5 c0       	rjmp	.+394    	; 0x7190 <__bad_interrupt>
    7006:	00 00       	nop
    7008:	c3 c0       	rjmp	.+390    	; 0x7190 <__bad_interrupt>
    700a:	00 00       	nop
    700c:	c1 c0       	rjmp	.+386    	; 0x7190 <__bad_interrupt>
    700e:	00 00       	nop
    7010:	bf c0       	rjmp	.+382    	; 0x7190 <__bad_interrupt>
    7012:	00 00       	nop
    7014:	bd c0       	rjmp	.+378    	; 0x7190 <__bad_interrupt>
    7016:	00 00       	nop
    7018:	bb c0       	rjmp	.+374    	; 0x7190 <__bad_interrupt>
    701a:	00 00       	nop
    701c:	b9 c0       	rjmp	.+370    	; 0x7190 <__bad_interrupt>
    701e:	00 00       	nop
    7020:	b7 c0       	rjmp	.+366    	; 0x7190 <__bad_interrupt>
    7022:	00 00       	nop
    7024:	b5 c0       	rjmp	.+362    	; 0x7190 <__bad_interrupt>
    7026:	00 00       	nop
    7028:	b3 c0       	rjmp	.+358    	; 0x7190 <__bad_interrupt>
    702a:	00 00       	nop
    702c:	b1 c0       	rjmp	.+354    	; 0x7190 <__bad_interrupt>
    702e:	00 00       	nop
    7030:	af c0       	rjmp	.+350    	; 0x7190 <__bad_interrupt>
    7032:	00 00       	nop
    7034:	ad c0       	rjmp	.+346    	; 0x7190 <__bad_interrupt>
    7036:	00 00       	nop
    7038:	ab c0       	rjmp	.+342    	; 0x7190 <__bad_interrupt>
    703a:	00 00       	nop
    703c:	a9 c0       	rjmp	.+338    	; 0x7190 <__bad_interrupt>
    703e:	00 00       	nop
    7040:	a7 c0       	rjmp	.+334    	; 0x7190 <__bad_interrupt>
    7042:	00 00       	nop
    7044:	a5 c0       	rjmp	.+330    	; 0x7190 <__bad_interrupt>
    7046:	00 00       	nop
    7048:	a3 c0       	rjmp	.+326    	; 0x7190 <__bad_interrupt>
    704a:	00 00       	nop
    704c:	a1 c0       	rjmp	.+322    	; 0x7190 <__bad_interrupt>
    704e:	00 00       	nop
    7050:	9f c0       	rjmp	.+318    	; 0x7190 <__bad_interrupt>
    7052:	00 00       	nop
    7054:	9d c0       	rjmp	.+314    	; 0x7190 <__bad_interrupt>
    7056:	00 00       	nop
    7058:	9b c0       	rjmp	.+310    	; 0x7190 <__bad_interrupt>
    705a:	00 00       	nop
    705c:	99 c0       	rjmp	.+306    	; 0x7190 <__bad_interrupt>
    705e:	00 00       	nop
    7060:	97 c0       	rjmp	.+302    	; 0x7190 <__bad_interrupt>
    7062:	00 00       	nop
    7064:	95 c0       	rjmp	.+298    	; 0x7190 <__bad_interrupt>
	...

00007068 <tftp_invalid_image_packet>:
    7068:	13 00 05 00 00 49 6e 76 61 6c 69 64 20 69 6d 61     .....Invalid ima
    7078:	67 65 20 66 69 6c 65 00                             ge file.

00007080 <tftp_unknown_error_packet>:
    7080:	08 00 05 00 00 45 72 72 6f 72 00                    .....Error.

0000708b <tftp_full_error_packet>:
    708b:	09 00 05 00 03 46 75 6c 6c 00                       .....Full.

00007095 <tftp_opcode_error_packet>:
    7095:	0a 00 05 00 00 4f 70 63 6f 64 65 3f 00              .....Opcode?.

000070a2 <__ctors_end>:
    70a2:	11 24       	eor	r1, r1
    70a4:	1f be       	out	0x3f, r1	; 63
    70a6:	cf ef       	ldi	r28, 0xFF	; 255
    70a8:	d8 e0       	ldi	r29, 0x08	; 8
    70aa:	de bf       	out	0x3e, r29	; 62
    70ac:	cd bf       	out	0x3d, r28	; 61

000070ae <__do_copy_data>:
    70ae:	11 e0       	ldi	r17, 0x01	; 1
    70b0:	a0 e0       	ldi	r26, 0x00	; 0
    70b2:	b1 e0       	ldi	r27, 0x01	; 1
    70b4:	e8 ef       	ldi	r30, 0xF8	; 248
    70b6:	fa e7       	ldi	r31, 0x7A	; 122
    70b8:	02 c0       	rjmp	.+4      	; 0x70be <__do_copy_data+0x10>
    70ba:	05 90       	lpm	r0, Z+
    70bc:	0d 92       	st	X+, r0
    70be:	a0 32       	cpi	r26, 0x20	; 32
    70c0:	b1 07       	cpc	r27, r17
    70c2:	d9 f7       	brne	.-10     	; 0x70ba <__do_copy_data+0xc>

000070c4 <__do_clear_bss>:
    70c4:	11 e0       	ldi	r17, 0x01	; 1
    70c6:	a0 e2       	ldi	r26, 0x20	; 32
    70c8:	b1 e0       	ldi	r27, 0x01	; 1
    70ca:	01 c0       	rjmp	.+2      	; 0x70ce <.do_clear_bss_start>

000070cc <.do_clear_bss_loop>:
    70cc:	1d 92       	st	X+, r1

000070ce <.do_clear_bss_start>:
    70ce:	af 32       	cpi	r26, 0x2F	; 47
    70d0:	b1 07       	cpc	r27, r17
    70d2:	e1 f7       	brne	.-8      	; 0x70cc <.do_clear_bss_loop>
    70d4:	01 d0       	rcall	.+2      	; 0x70d8 <main>
    70d6:	0e c5       	rjmp	.+2588   	; 0x7af4 <_exit>

000070d8 <main>:

int main(void)
{
	/* Disable the watchdog timer to prevent
	 * eternal reset loop of doom and despair */
	MCUSR = 0;
    70d8:	14 be       	out	0x34, r1	; 52
	wdt_disable();
    70da:	88 e1       	ldi	r24, 0x18	; 24
    70dc:	0f b6       	in	r0, 0x3f	; 63
    70de:	f8 94       	cli
    70e0:	80 93 60 00 	sts	0x0060, r24
    70e4:	10 92 60 00 	sts	0x0060, r1
    70e8:	0f be       	out	0x3f, r0	; 63
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    70ea:	8f ef       	ldi	r24, 0xFF	; 255
    70ec:	93 ec       	ldi	r25, 0xC3	; 195
    70ee:	a9 e0       	ldi	r26, 0x09	; 9
    70f0:	81 50       	subi	r24, 0x01	; 1
    70f2:	90 40       	sbci	r25, 0x00	; 0
    70f4:	a0 40       	sbci	r26, 0x00	; 0
    70f6:	e1 f7       	brne	.-8      	; 0x70f0 <main+0x18>
    70f8:	00 c0       	rjmp	.+0      	; 0x70fa <main+0x22>
    70fa:	00 00       	nop
	/* This code makes the following assumptions:
	 * No interrupts will execute
	 * SP points to RAMEND
	 * r1 contains zero */
	//cli();
	asm volatile("clr __zero_reg__");
    70fc:	11 24       	eor	r1, r1
	// 0x02 -> ClkIO/8 -> 500ns period, 32ms max
	// 0X03 -> ClkIO/64 -> 4us period, 256ms max
	// 0x04 -> ClkIO/256 -> 16us period, 1024ms max
	// 0x05 -> ClkIO/1024 -> 64us period, 4096ms max
	// Set up Timer 1 as timekeeper for LED flashing
	TCCR1B = _BV(CS12) | _BV(CS10); // Same thing as TCCR1B = 0x05;
    70fe:	85 e0       	ldi	r24, 0x05	; 5
    7100:	80 93 81 00 	sts	0x0081, r24

	/* Write version information in the EEPROM */
	if(eeprom_read_byte(EEPROM_MAJVER) != ARIADNE_MAJVER)
    7104:	80 e0       	ldi	r24, 0x00	; 0
    7106:	90 e0       	ldi	r25, 0x00	; 0
    7108:	df d4       	rcall	.+2494   	; 0x7ac8 <__eerd_byte_m328p>
    710a:	88 23       	and	r24, r24
    710c:	21 f0       	breq	.+8      	; 0x7116 <main+0x3e>
    710e:	80 e0       	ldi	r24, 0x00	; 0
		eeprom_write_byte(EEPROM_MAJVER, ARIADNE_MAJVER);
    7110:	90 e0       	ldi	r25, 0x00	; 0
    7112:	60 e0       	ldi	r22, 0x00	; 0
    7114:	e1 d4       	rcall	.+2498   	; 0x7ad8 <__eewr_byte_m328p>
    7116:	81 e0       	ldi	r24, 0x01	; 1
    7118:	90 e0       	ldi	r25, 0x00	; 0
	if(eeprom_read_byte(EEPROM_MINVER) != ARIADNE_MINVER)
    711a:	d6 d4       	rcall	.+2476   	; 0x7ac8 <__eerd_byte_m328p>
    711c:	84 30       	cpi	r24, 0x04	; 4
    711e:	21 f0       	breq	.+8      	; 0x7128 <main+0x50>
    7120:	81 e0       	ldi	r24, 0x01	; 1
    7122:	90 e0       	ldi	r25, 0x00	; 0
    7124:	64 e0       	ldi	r22, 0x04	; 4
		eeprom_write_byte(EEPROM_MINVER, ARIADNE_MINVER);
    7126:	d8 d4       	rcall	.+2480   	; 0x7ad8 <__eewr_byte_m328p>
    7128:	5e d3       	rcall	.+1724   	; 0x77e6 <serialInit>
    712a:	9d d0       	rcall	.+314    	; 0x7266 <spiInit>
    712c:	a5 d0       	rcall	.+330    	; 0x7278 <netInit>
    712e:	60 d2       	rcall	.+1216   	; 0x75f0 <tftpInit>

	/* Initialize UART communication */
	serialInit();
    7130:	10 92 2d 01 	sts	0x012D, r1
		buttonInit();
	)

	/* Initalize SPI communication */
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_SPI);)
	spiInit();
    7134:	10 92 2e 01 	sts	0x012E, r1
	/* Initialize networking */
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_NET);)
	netInit();
    7138:	13 e0       	ldi	r17, 0x03	; 3
    713a:	c0 e0       	ldi	r28, 0x00	; 0

	/* Initialize the UDP socket for tftp */
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_TFTP);)
	tftpInit();
    713c:	d0 e0       	ldi	r29, 0x00	; 0
    713e:	80 91 2d 01 	lds	r24, 0x012D
#if defined(ANNOUNCE)
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_ANN);)
	announceInit();
#endif

	serialFlashing = FALSE;
    7142:	88 23       	and	r24, r24
	tftpFlashing = FALSE;
    7144:	19 f4       	brne	.+6      	; 0x714c <main+0x74>
    7146:	77 d2       	rcall	.+1262   	; 0x7636 <tftpPoll>
			if(eeprom_read_byte(EEPROM_IMG_STAT) == EEPROM_IMG_OK_VALUE) break;

			//TODO: determine the conditions for reseting server OR reseting socket
			if(tftpFlashing == TRUE) {
				// Delete first page of flash memory
				boot_page_erase(0);
    7148:	88 23       	and	r24, r24
    714a:	e9 f0       	breq	.+58     	; 0x7186 <main+0xae>
    714c:	80 91 2e 01 	lds	r24, 0x012E
	serialFlashing = FALSE;
	tftpFlashing = FALSE;

	for(;;) {
		// If there is no serial flashing under way, poll tftp
		if(!serialFlashing)
    7150:	88 23       	and	r24, r24
    7152:	19 f4       	brne	.+6      	; 0x715a <main+0x82>
    7154:	6e d3       	rcall	.+1756   	; 0x7832 <serialPoll>
			// If tftp recieved a FINAL_ACK, break
			if(tftpPoll() == 0)
    7156:	88 23       	and	r24, r24
    7158:	b1 f0       	breq	.+44     	; 0x7186 <main+0xae>
    715a:	a1 d3       	rcall	.+1858   	; 0x789e <timedOut>
    715c:	88 23       	and	r24, r24
				break;

		// If there is no tftp flashing, poll serial
		if(!tftpFlashing)
    715e:	89 f0       	breq	.+34     	; 0x7182 <main+0xaa>
    7160:	82 e0       	ldi	r24, 0x02	; 2
    7162:	90 e0       	ldi	r25, 0x00	; 0
    7164:	b1 d4       	rcall	.+2402   	; 0x7ac8 <__eerd_byte_m328p>
			// If flashing is done exit
			if(serialPoll() == 0)
    7166:	8e 3e       	cpi	r24, 0xEE	; 238
    7168:	71 f0       	breq	.+28     	; 0x7186 <main+0xae>
    716a:	80 91 2e 01 	lds	r24, 0x012E
		/* As explained above this goes out */
#if defined(ANNOUNCE)
		announcePoll();
#endif

		if(timedOut()) {
    716e:	81 30       	cpi	r24, 0x01	; 1
    7170:	41 f4       	brne	.+16     	; 0x7182 <main+0xaa>
    7172:	fe 01       	movw	r30, r28
    7174:	10 93 57 00 	sts	0x0057, r17
			if(eeprom_read_byte(EEPROM_IMG_STAT) == EEPROM_IMG_OK_VALUE) break;
    7178:	e8 95       	spm
    717a:	3a d2       	rcall	.+1140   	; 0x75f0 <tftpInit>
    717c:	87 d3       	rcall	.+1806   	; 0x788c <resetTick>
    717e:	10 92 2e 01 	sts	0x012E, r1

			//TODO: determine the conditions for reseting server OR reseting socket
			if(tftpFlashing == TRUE) {
    7182:	62 d3       	rcall	.+1732   	; 0x7848 <updateLed>
    7184:	dc cf       	rjmp	.-72     	; 0x713e <main+0x66>
    7186:	ee 27       	eor	r30, r30
    7188:	ff 27       	eor	r31, r31
				// Delete first page of flash memory
				boot_page_erase(0);
    718a:	09 94       	ijmp
    718c:	80 e0       	ldi	r24, 0x00	; 0
    718e:	90 e0       	ldi	r25, 0x00	; 0

00007190 <__bad_interrupt>:
    7190:	37 cf       	rjmp	.-402    	; 0x7000 <__vectors>

00007192 <spiWriteReg>:
		tracenum(address);
		tracePGM(mDebugSpi_COMMA);
		tracenum(value);
	)

	SPCR = _BV(SPE) | _BV(MSTR); // Set SPI as master
    7192:	20 e5       	ldi	r18, 0x50	; 80
    7194:	2c bd       	out	0x2c, r18	; 44
	SS_LOW();
    7196:	2a 98       	cbi	0x05, 2	; 5

#if (W5200 > 0)

	SPDR = address >> 8;
    7198:	29 2f       	mov	r18, r25
    719a:	33 27       	eor	r19, r19
    719c:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
    719e:	0d b4       	in	r0, 0x2d	; 45
    71a0:	07 fe       	sbrs	r0, 7
    71a2:	fd cf       	rjmp	.-6      	; 0x719e <spiWriteReg+0xc>

	SPDR = address & 0xff;
    71a4:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & _BV(SPIF)));
    71a6:	0d b4       	in	r0, 0x2d	; 45
    71a8:	07 fe       	sbrs	r0, 7
    71aa:	fd cf       	rjmp	.-6      	; 0x71a6 <spiWriteReg+0x14>

	SPDR = 0x80;
    71ac:	80 e8       	ldi	r24, 0x80	; 128
    71ae:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & _BV(SPIF)));
    71b0:	0d b4       	in	r0, 0x2d	; 45
    71b2:	07 fe       	sbrs	r0, 7
    71b4:	fd cf       	rjmp	.-6      	; 0x71b0 <spiWriteReg+0x1e>

	SPDR = 0x01;
    71b6:	81 e0       	ldi	r24, 0x01	; 1
    71b8:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & _BV(SPIF)));
    71ba:	0d b4       	in	r0, 0x2d	; 45
    71bc:	07 fe       	sbrs	r0, 7
    71be:	fd cf       	rjmp	.-6      	; 0x71ba <spiWriteReg+0x28>
	SPDR = address & 0xff;
	while(!(SPSR & _BV(SPIF)));

#endif

	SPDR = value;
    71c0:	4e bd       	out	0x2e, r20	; 46
	while(!(SPSR & _BV(SPIF)));
    71c2:	0d b4       	in	r0, 0x2d	; 45
    71c4:	07 fe       	sbrs	r0, 7
    71c6:	fd cf       	rjmp	.-6      	; 0x71c2 <spiWriteReg+0x30>

	SS_HIGH();
    71c8:	2a 9a       	sbi	0x05, 2	; 5
	cb = 0; //prevents compiler whining about unused cb variable
	SPCR = cb; // Turn off SPI	
    71ca:	1c bc       	out	0x2c, r1	; 44

}
    71cc:	08 95       	ret

000071ce <spiWriteWord>:

void spiWriteWord(uint16_t address, uint8_t cb, uint16_t value)
{
    71ce:	ef 92       	push	r14
    71d0:	ff 92       	push	r15
    71d2:	1f 93       	push	r17
    71d4:	cf 93       	push	r28
    71d6:	df 93       	push	r29
    71d8:	ec 01       	movw	r28, r24
    71da:	16 2f       	mov	r17, r22
    71dc:	7a 01       	movw	r14, r20
	// Write uint16_t to Ethernet controller
	spiWriteReg(address++, cb, value >> 8);
    71de:	45 2f       	mov	r20, r21
    71e0:	55 27       	eor	r21, r21
    71e2:	d7 df       	rcall	.-82     	; 0x7192 <spiWriteReg>
    71e4:	ce 01       	movw	r24, r28
	spiWriteReg(address, cb, value & 0xff);
    71e6:	01 96       	adiw	r24, 0x01	; 1
    71e8:	61 2f       	mov	r22, r17
    71ea:	4e 2d       	mov	r20, r14
    71ec:	d2 df       	rcall	.-92     	; 0x7192 <spiWriteReg>
    71ee:	df 91       	pop	r29
    71f0:	cf 91       	pop	r28
}
    71f2:	1f 91       	pop	r17
    71f4:	ff 90       	pop	r15
    71f6:	ef 90       	pop	r14
    71f8:	08 95       	ret

000071fa <spiReadReg>:
    71fa:	20 e5       	ldi	r18, 0x50	; 80
    71fc:	2c bd       	out	0x2c, r18	; 44
	)
	#endif

	uint8_t returnValue;

	SPCR = _BV(SPE) | _BV(MSTR);
    71fe:	2a 98       	cbi	0x05, 2	; 5
    7200:	29 2f       	mov	r18, r25
	SS_LOW();
    7202:	33 27       	eor	r19, r19

#if (W5200 > 0)

	SPDR = address >> 8;
    7204:	2e bd       	out	0x2e, r18	; 46
    7206:	0d b4       	in	r0, 0x2d	; 45
    7208:	07 fe       	sbrs	r0, 7
	while(!(SPSR & _BV(SPIF)));
    720a:	fd cf       	rjmp	.-6      	; 0x7206 <spiReadReg+0xc>
    720c:	8e bd       	out	0x2e, r24	; 46
    720e:	0d b4       	in	r0, 0x2d	; 45

	SPDR = address & 0xff;
    7210:	07 fe       	sbrs	r0, 7
	while(!(SPSR & _BV(SPIF)));
    7212:	fd cf       	rjmp	.-6      	; 0x720e <spiReadReg+0x14>
    7214:	1e bc       	out	0x2e, r1	; 46
    7216:	0d b4       	in	r0, 0x2d	; 45

	SPDR = 0x00;
    7218:	07 fe       	sbrs	r0, 7
	while(!(SPSR & _BV(SPIF)));
    721a:	fd cf       	rjmp	.-6      	; 0x7216 <spiReadReg+0x1c>
    721c:	81 e0       	ldi	r24, 0x01	; 1
    721e:	8e bd       	out	0x2e, r24	; 46

	SPDR = 0x01;
    7220:	0d b4       	in	r0, 0x2d	; 45
    7222:	07 fe       	sbrs	r0, 7
	while(!(SPSR & _BV(SPIF)));
    7224:	fd cf       	rjmp	.-6      	; 0x7220 <spiReadReg+0x26>
    7226:	1e bc       	out	0x2e, r1	; 46
    7228:	0d b4       	in	r0, 0x2d	; 45
	SPDR = address & 0xff;
	while(!(SPSR & _BV(SPIF)));

#endif

	SPDR = 0;
    722a:	07 fe       	sbrs	r0, 7
	while(!(SPSR & _BV(SPIF)));
    722c:	fd cf       	rjmp	.-6      	; 0x7228 <spiReadReg+0x2e>
    722e:	2a 9a       	sbi	0x05, 2	; 5
    7230:	8e b5       	in	r24, 0x2e	; 46

	SS_HIGH();
    7232:	1c bc       	out	0x2c, r1	; 44
	returnValue = SPDR;
    7234:	08 95       	ret

00007236 <spiReadWord>:

	cb = 0; //prevents compiler whining about unused cb variable
	SPCR = cb; // Turn off SPI
    7236:	0f 93       	push	r16

	return(returnValue);
}
    7238:	1f 93       	push	r17

uint16_t spiReadWord(uint16_t address, uint8_t cb)
{
    723a:	cf 93       	push	r28
    723c:	df 93       	push	r29
    723e:	ec 01       	movw	r28, r24
    7240:	16 2f       	mov	r17, r22
    7242:	db df       	rcall	.-74     	; 0x71fa <spiReadReg>
    7244:	08 2f       	mov	r16, r24
	// Read uint16_t from Ethernet controller
	return((spiReadReg(address, cb) << 8) | spiReadReg(address + 1, cb));
    7246:	ce 01       	movw	r24, r28
    7248:	01 96       	adiw	r24, 0x01	; 1
    724a:	61 2f       	mov	r22, r17
    724c:	d6 df       	rcall	.-84     	; 0x71fa <spiReadReg>
    724e:	20 2f       	mov	r18, r16
    7250:	30 e0       	ldi	r19, 0x00	; 0
    7252:	32 2f       	mov	r19, r18
    7254:	22 27       	eor	r18, r18
    7256:	90 e0       	ldi	r25, 0x00	; 0
    7258:	82 2b       	or	r24, r18
    725a:	93 2b       	or	r25, r19
    725c:	df 91       	pop	r29
    725e:	cf 91       	pop	r28
}
    7260:	1f 91       	pop	r17
    7262:	0f 91       	pop	r16
    7264:	08 95       	ret

00007266 <spiInit>:
    7266:	8c e3       	ldi	r24, 0x3C	; 60
    7268:	85 b9       	out	0x05, r24	; 5
    726a:	8c e2       	ldi	r24, 0x2C	; 44
    726c:	84 b9       	out	0x04, r24	; 4
	 * At this stage all pins are set to HIGH. This in fact DISABLES SPI for both Ethernet and SD.
	 * SS pin for ethernet is pulled low just in time for reading or writing data inside those
	 * functions. */

	/** Set SPI pins high */
	SPI_PORT = _BV(SCK) | _BV(MISO) | _BV(MOSI) | _BV(SS);
    726e:	5c 9a       	sbi	0x0b, 4	; 11
    7270:	54 9a       	sbi	0x0a, 4	; 10
	/** Set SPI pins as output */
	SPI_DDR = _BV(SCK) | _BV(MOSI) | _BV(SS);
    7272:	81 e0       	ldi	r24, 0x01	; 1
    7274:	8d bd       	out	0x2d, r24	; 45
	ETH_DDR |= _BV(ETH_SS);
	#endif

	/** Disable SD card */
	/** Set SD SS pin high */
	SD_PORT |= _BV(SD_SS);
    7276:	08 95       	ret

00007278 <netInit>:
	0             // Reserved in w5200
};


void netInit(void)
{
    7278:	0f 93       	push	r16
    727a:	1f 93       	push	r17
    727c:	cf 93       	push	r28
    727e:	df 93       	push	r29
	uint8_t i;

	/* Pull in altered network settings, if available,
	 * from AVR EEPROM (if signature bytes are set) */
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
    7280:	83 e0       	ldi	r24, 0x03	; 3
    7282:	90 e0       	ldi	r25, 0x00	; 0
    7284:	21 d4       	rcall	.+2114   	; 0x7ac8 <__eerd_byte_m328p>
    7286:	85 35       	cpi	r24, 0x55	; 85
    7288:	91 f4       	brne	.+36     	; 0x72ae <netInit+0x36>
    728a:	84 e0       	ldi	r24, 0x04	; 4
		&& (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {
    728c:	90 e0       	ldi	r25, 0x00	; 0
    728e:	1c d4       	rcall	.+2104   	; 0x7ac8 <__eerd_byte_m328p>
    7290:	8a 3a       	cpi	r24, 0xAA	; 170
    7292:	69 f4       	brne	.+26     	; 0x72ae <netInit+0x36>
    7294:	01 e0       	ldi	r16, 0x01	; 1
    7296:	11 e0       	ldi	r17, 0x01	; 1
    7298:	c5 e0       	ldi	r28, 0x05	; 5
    729a:	d0 e0       	ldi	r29, 0x00	; 0
    729c:	ce 01       	movw	r24, r28
    729e:	14 d4       	rcall	.+2088   	; 0x7ac8 <__eerd_byte_m328p>

		for(i = 0; i < EEPROM_SETTINGS_SIZE; i++)
			registerBuffer[i + 1] = eeprom_read_byte(EEPROM_DATA + i);
    72a0:	f8 01       	movw	r30, r16
    72a2:	81 93       	st	Z+, r24
    72a4:	8f 01       	movw	r16, r30
    72a6:	21 96       	adiw	r28, 0x01	; 1
    72a8:	c7 31       	cpi	r28, 0x17	; 23
    72aa:	d1 05       	cpc	r29, r1
    72ac:	b9 f7       	brne	.-18     	; 0x729c <netInit+0x24>
	/* Pull in altered network settings, if available,
	 * from AVR EEPROM (if signature bytes are set) */
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
		&& (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {

		for(i = 0; i < EEPROM_SETTINGS_SIZE; i++)
    72ae:	00 e0       	ldi	r16, 0x00	; 0
    72b0:	11 e0       	ldi	r17, 0x01	; 1
    72b2:	c0 e0       	ldi	r28, 0x00	; 0
    72b4:	d0 e0       	ldi	r29, 0x00	; 0
    72b6:	f8 01       	movw	r30, r16
	uint8_t i;

	/* Pull in altered network settings, if available,
	 * from AVR EEPROM (if signature bytes are set) */
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
		&& (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {
    72b8:	41 91       	ld	r20, Z+
    72ba:	8f 01       	movw	r16, r30
		}
	)

	/** Configure Wiznet chip. Network settings */
	for(i = 0; i < REGISTER_BLOCK_SIZE-2; i++)
		spiWriteReg(i, 0, registerBuffer[i]);
    72bc:	ce 01       	movw	r24, r28
    72be:	60 e0       	ldi	r22, 0x00	; 0
    72c0:	68 df       	rcall	.-304    	; 0x7192 <spiWriteReg>
    72c2:	21 96       	adiw	r28, 0x01	; 1
    72c4:	ca 31       	cpi	r28, 0x1A	; 26
    72c6:	d1 05       	cpc	r29, r1
    72c8:	b1 f7       	brne	.-20     	; 0x72b6 <netInit+0x3e>
    72ca:	cf e1       	ldi	r28, 0x1F	; 31
			if(i != 14) putch(0x2E);
		}
	)

	/** Configure Wiznet chip. Network settings */
	for(i = 0; i < REGISTER_BLOCK_SIZE-2; i++)
    72cc:	d0 e4       	ldi	r29, 0x40	; 64
    72ce:	ce 01       	movw	r24, r28
    72d0:	60 e0       	ldi	r22, 0x00	; 0
    72d2:	42 e0       	ldi	r20, 0x02	; 2
    72d4:	5e df       	rcall	.-324    	; 0x7192 <spiWriteReg>
		spiWriteReg(i, 0, registerBuffer[i]);

        for (i=0; i<8; i++) {
        	spiWriteReg((0x4000 + i * 0x100 + 0x001F), 0, 0x02);
    72d6:	ce 01       	movw	r24, r28
    72d8:	01 97       	sbiw	r24, 0x01	; 1
    72da:	60 e0       	ldi	r22, 0x00	; 0
    72dc:	42 e0       	ldi	r20, 0x02	; 2
    72de:	59 df       	rcall	.-334    	; 0x7192 <spiWriteReg>
                spiWriteReg((0x4000 + i * 0x100 + 0x001E), 0, 0x02);
    72e0:	c0 50       	subi	r28, 0x00	; 0
    72e2:	df 4f       	sbci	r29, 0xFF	; 255
    72e4:	f8 e4       	ldi	r31, 0x48	; 72
    72e6:	cf 31       	cpi	r28, 0x1F	; 31
    72e8:	df 07       	cpc	r29, r31
    72ea:	89 f7       	brne	.-30     	; 0x72ce <netInit+0x56>
    72ec:	df 91       	pop	r29
    72ee:	cf 91       	pop	r28

	/** Configure Wiznet chip. Network settings */
	for(i = 0; i < REGISTER_BLOCK_SIZE-2; i++)
		spiWriteReg(i, 0, registerBuffer[i]);

        for (i=0; i<8; i++) {
    72f0:	1f 91       	pop	r17
    72f2:	0f 91       	pop	r16
    72f4:	08 95       	ret

000072f6 <sockInit>:

uint16_t lastPacket = 0, highPacket = 0;


static void sockInit(uint16_t port)
{
    72f6:	cf 93       	push	r28
    72f8:	df 93       	push	r29
    72fa:	ec 01       	movw	r28, r24
	DBG_TFTP(
		tracePGMlnTftp(mDebugTftp_SOCK);
		tracenum(port);
	)

	spiWriteReg(REG_S3_CR, S3_W_CB, CR_CLOSE);
    72fc:	81 e0       	ldi	r24, 0x01	; 1
    72fe:	93 e4       	ldi	r25, 0x43	; 67
    7300:	6c e6       	ldi	r22, 0x6C	; 108
    7302:	40 e1       	ldi	r20, 0x10	; 16
    7304:	46 df       	rcall	.-372    	; 0x7192 <spiWriteReg>
    7306:	81 e0       	ldi	r24, 0x01	; 1
    while(spiReadReg(REG_S3_CR, S3_R_CB)) {
    7308:	93 e4       	ldi	r25, 0x43	; 67
    730a:	68 e6       	ldi	r22, 0x68	; 104
    730c:	76 df       	rcall	.-276    	; 0x71fa <spiReadReg>
    730e:	88 23       	and	r24, r24
    7310:	d1 f7       	brne	.-12     	; 0x7306 <sockInit+0x10>
    7312:	82 e0       	ldi	r24, 0x02	; 2
    7314:	93 e4       	ldi	r25, 0x43	; 67
		//wait for command to complete	
	}  
        
	do {
        // Write interrupt
		spiWriteReg(REG_S3_IR, S3_W_CB, 0xFF);
    7316:	6c e6       	ldi	r22, 0x6C	; 108
    7318:	4f ef       	ldi	r20, 0xFF	; 255
    731a:	3b df       	rcall	.-394    	; 0x7192 <spiWriteReg>
    731c:	80 e0       	ldi	r24, 0x00	; 0
    731e:	93 e4       	ldi	r25, 0x43	; 67
    7320:	6c e6       	ldi	r22, 0x6C	; 108
		// Write mode
		spiWriteReg(REG_S3_MR, S3_W_CB, MR_UDP);
    7322:	42 e0       	ldi	r20, 0x02	; 2
    7324:	36 df       	rcall	.-404    	; 0x7192 <spiWriteReg>
    7326:	84 e0       	ldi	r24, 0x04	; 4
    7328:	93 e4       	ldi	r25, 0x43	; 67
    732a:	6c e6       	ldi	r22, 0x6C	; 108
    732c:	ae 01       	movw	r20, r28
		// Write TFTP Port
		spiWriteWord(REG_S3_PORT0, S3_W_CB, port);
    732e:	4f df       	rcall	.-354    	; 0x71ce <spiWriteWord>
    7330:	81 e0       	ldi	r24, 0x01	; 1
    7332:	93 e4       	ldi	r25, 0x43	; 67
    7334:	6c e6       	ldi	r22, 0x6C	; 108
    7336:	41 e0       	ldi	r20, 0x01	; 1
    7338:	2c df       	rcall	.-424    	; 0x7192 <spiWriteReg>
		// Open Socket
		spiWriteReg(REG_S3_CR, S3_W_CB, CR_OPEN);
    733a:	81 e0       	ldi	r24, 0x01	; 1
    733c:	93 e4       	ldi	r25, 0x43	; 67
    733e:	68 e6       	ldi	r22, 0x68	; 104
    7340:	5c df       	rcall	.-328    	; 0x71fa <spiReadReg>
    7342:	88 23       	and	r24, r24
    7344:	d1 f7       	brne	.-12     	; 0x733a <sockInit+0x44>
		while(spiReadReg(REG_S3_CR, S3_R_CB)) {
    7346:	83 e0       	ldi	r24, 0x03	; 3
    7348:	93 e4       	ldi	r25, 0x43	; 67
    734a:	68 e6       	ldi	r22, 0x68	; 104
    734c:	56 df       	rcall	.-340    	; 0x71fa <spiReadReg>
    734e:	82 32       	cpi	r24, 0x22	; 34
    7350:	29 f0       	breq	.+10     	; 0x735c <sockInit+0x66>
    7352:	81 e0       	ldi	r24, 0x01	; 1
			//wait for command to complete	
 		} 
		// Read Status
		if(spiReadReg(REG_S3_SR, S3_R_CB) != SOCK_UDP)
    7354:	93 e4       	ldi	r25, 0x43	; 67
    7356:	6c e6       	ldi	r22, 0x6C	; 108
    7358:	40 e1       	ldi	r20, 0x10	; 16
    735a:	1b df       	rcall	.-458    	; 0x7192 <spiWriteReg>
    735c:	83 e0       	ldi	r24, 0x03	; 3
    735e:	93 e4       	ldi	r25, 0x43	; 67
    7360:	68 e6       	ldi	r22, 0x68	; 104
			// Close Socket if it wasn't initialized correctly
			spiWriteReg(REG_S3_CR, S3_W_CB, CR_CLOSE);
    7362:	4b df       	rcall	.-362    	; 0x71fa <spiReadReg>
    7364:	82 32       	cpi	r24, 0x22	; 34
    7366:	a9 f6       	brne	.-86     	; 0x7312 <sockInit+0x1c>
    7368:	df 91       	pop	r29
    736a:	cf 91       	pop	r28
    736c:	08 95       	ret

0000736e <processPacket>:

		// If socket correctly opened continue
	} while(spiReadReg(REG_S3_SR, S3_R_CB) != SOCK_UDP);
    736e:	bf 92       	push	r11
    7370:	cf 92       	push	r12
    7372:	df 92       	push	r13
    7374:	ef 92       	push	r14
    7376:	ff 92       	push	r15
    7378:	0f 93       	push	r16
    737a:	1f 93       	push	r17
}
    737c:	cf 93       	push	r28
    737e:	df 93       	push	r29
    7380:	cd b7       	in	r28, 0x3d	; 61
#if (DEBUG_TFTP > 0)
static uint8_t processPacket(uint16_t packetSize)
#else
static uint8_t processPacket(void)
#endif
{
    7382:	de b7       	in	r29, 0x3e	; 62
    7384:	cc 50       	subi	r28, 0x0C	; 12
    7386:	d2 40       	sbci	r29, 0x02	; 2
    7388:	de bf       	out	0x3e, r29	; 62
    738a:	cd bf       	out	0x3d, r28	; 61
    738c:	88 e2       	ldi	r24, 0x28	; 40
    738e:	93 e4       	ldi	r25, 0x43	; 67
    7390:	68 e6       	ldi	r22, 0x68	; 104
    7392:	51 df       	rcall	.-350    	; 0x7236 <spiReadWord>
    7394:	ac 01       	movw	r20, r24
    7396:	00 97       	sbiw	r24, 0x00	; 0
    7398:	11 f4       	brne	.+4      	; 0x739e <processPacket+0x30>
    739a:	40 e0       	ldi	r20, 0x00	; 0
    739c:	58 ed       	ldi	r21, 0xD8	; 216
    739e:	ad e0       	ldi	r26, 0x0D	; 13

		DBG_BTN(button();)
	)

	// Read data from chip to buffer
	readPointer = spiReadWord(REG_S3_RX_RD0, S3_R_CB);
    73a0:	ca 2e       	mov	r12, r26
    73a2:	a2 e0       	ldi	r26, 0x02	; 2
    73a4:	da 2e       	mov	r13, r26
    73a6:	cc 0e       	add	r12, r28
    73a8:	dd 1e       	adc	r13, r29
    73aa:	7e 01       	movw	r14, r28

	//W5500 auto increments the readpointer by memory mapping a 16bit addr

#else

	if(readPointer == 0) readPointer += S3_RX_START;
    73ac:	08 94       	sec
    73ae:	e1 1c       	adc	r14, r1
    73b0:	f1 1c       	adc	r15, r1
    73b2:	10 c0       	rjmp	.+32     	; 0x73d4 <processPacket+0x66>


#if (DEBUG_TFTP > 0)
static uint8_t processPacket(uint16_t packetSize)
#else
static uint8_t processPacket(void)
    73b4:	8a 01       	movw	r16, r20
    73b6:	0f 5f       	subi	r16, 0xFF	; 255
    73b8:	1f 4f       	sbci	r17, 0xFF	; 255
    73ba:	ca 01       	movw	r24, r20
    73bc:	60 e0       	ldi	r22, 0x00	; 0
    73be:	1d df       	rcall	.-454    	; 0x71fa <spiReadReg>
    73c0:	f7 01       	movw	r30, r14
    73c2:	81 93       	st	Z+, r24
    73c4:	7f 01       	movw	r14, r30
    73c6:	f0 ee       	ldi	r31, 0xE0	; 224
    73c8:	00 30       	cpi	r16, 0x00	; 0

		//W5500 auto increments the readpointer by memory mapping a 16bit addr
		//Use uint16_t overflow from 0xFFFF to 0x10000 to follow W5500 internal pointer
#else

		*bufPtr++ = spiReadReg(readPointer++, 0);
    73ca:	1f 07       	cpc	r17, r31
    73cc:	11 f4       	brne	.+4      	; 0x73d2 <processPacket+0x64>
    73ce:	00 e0       	ldi	r16, 0x00	; 0
    73d0:	18 ed       	ldi	r17, 0xD8	; 216
    73d2:	a8 01       	movw	r20, r16
    73d4:	ec 14       	cp	r14, r12
    73d6:	fd 04       	cpc	r15, r13
    73d8:	69 f7       	brne	.-38     	; 0x73b4 <processPacket+0x46>
    73da:	88 e2       	ldi	r24, 0x28	; 40
    73dc:	93 e4       	ldi	r25, 0x43	; 67

		if(readPointer == S3_RX_END) readPointer = S3_RX_START;
    73de:	6c e6       	ldi	r22, 0x6C	; 108
    73e0:	f6 de       	rcall	.-532    	; 0x71ce <spiWriteWord>
    73e2:	81 e0       	ldi	r24, 0x01	; 1
    73e4:	93 e4       	ldi	r25, 0x43	; 67
    73e6:	6c e6       	ldi	r22, 0x6C	; 108
    73e8:	40 e4       	ldi	r20, 0x40	; 64


#if (DEBUG_TFTP > 0)
static uint8_t processPacket(uint16_t packetSize)
#else
static uint8_t processPacket(void)
    73ea:	d3 de       	rcall	.-602    	; 0x7192 <spiWriteReg>

	if(readPointer == 0) readPointer += S3_RX_START;

#endif

	for(count = TFTP_PACKET_MAX_SIZE; count--;) {
    73ec:	81 e0       	ldi	r24, 0x01	; 1
    73ee:	93 e4       	ldi	r25, 0x43	; 67
    73f0:	68 e6       	ldi	r22, 0x68	; 104

#endif

	}

	spiWriteWord(REG_S3_RX_RD0, S3_W_CB, readPointer);     // Write back new pointer
    73f2:	03 df       	rcall	.-506    	; 0x71fa <spiReadReg>
    73f4:	88 23       	and	r24, r24
    73f6:	d1 f7       	brne	.-12     	; 0x73ec <processPacket+0x7e>
    73f8:	8e 01       	movw	r16, r28
    73fa:	0f 5f       	subi	r16, 0xFF	; 255
	spiWriteReg(REG_S3_CR, S3_W_CB, CR_RECV);
    73fc:	1f 4f       	sbci	r17, 0xFF	; 255
    73fe:	fc e0       	ldi	r31, 0x0C	; 12
    7400:	ef 2e       	mov	r14, r31
    7402:	f3 e4       	ldi	r31, 0x43	; 67
    7404:	ff 2e       	mov	r15, r31
    7406:	f8 01       	movw	r30, r16

	while(spiReadReg(REG_S3_CR, S3_R_CB));
    7408:	41 91       	ld	r20, Z+
    740a:	8f 01       	movw	r16, r30
    740c:	c7 01       	movw	r24, r14
    740e:	6c e6       	ldi	r22, 0x6C	; 108
    7410:	c0 de       	rcall	.-640    	; 0x7192 <spiWriteReg>
    7412:	08 94       	sec
    7414:	e1 1c       	adc	r14, r1
    7416:	f1 1c       	adc	r15, r1
    7418:	f2 e1       	ldi	r31, 0x12	; 18
    741a:	ef 16       	cp	r14, r31
    741c:	f3 e4       	ldi	r31, 0x43	; 67
    741e:	ff 06       	cpc	r15, r31
    7420:	91 f7       	brne	.-28     	; 0x7406 <processPacket+0x98>
    7422:	ef 80       	ldd	r14, Y+7	; 0x07
	)

	// Set up return IP address and port
	uint8_t i;

	for(i = 0; i < 6; i++) spiWriteReg(REG_S3_DIPR0 + i, S3_W_CB, buffer[i]);
    7424:	ff 24       	eor	r15, r15
    7426:	fe 2c       	mov	r15, r14
    7428:	ee 24       	eor	r14, r14
    742a:	88 85       	ldd	r24, Y+8	; 0x08
    742c:	e8 0e       	add	r14, r24
    742e:	f1 1c       	adc	r15, r1
    7430:	89 85       	ldd	r24, Y+9	; 0x09
    7432:	90 e0       	ldi	r25, 0x00	; 0
    7434:	98 2f       	mov	r25, r24
    7436:	88 27       	eor	r24, r24
    7438:	2a 85       	ldd	r18, Y+10	; 0x0a
    743a:	82 0f       	add	r24, r18
    743c:	91 1d       	adc	r25, r1
    743e:	0b 85       	ldd	r16, Y+11	; 0x0b
    7440:	10 e0       	ldi	r17, 0x00	; 0

	DBG_TFTP(tracePGMlnTftp(mDebugTftp_RADDR);)

	// Parse packet
	uint16_t tftpDataLen = (buffer[6] << 8) + buffer[7];
    7442:	10 2f       	mov	r17, r16
    7444:	00 27       	eor	r16, r16
    7446:	2c 85       	ldd	r18, Y+12	; 0x0c
    7448:	02 0f       	add	r16, r18
    744a:	11 1d       	adc	r17, r1
    744c:	83 30       	cpi	r24, 0x03	; 3
    744e:	91 05       	cpc	r25, r1
	uint16_t tftpOpcode  = (buffer[8] << 8) + buffer[9];
    7450:	89 f4       	brne	.+34     	; 0x7474 <processPacket+0x106>
    7452:	09 33       	cpi	r16, 0x39	; 57
    7454:	11 05       	cpc	r17, r1
    7456:	60 f4       	brcc	.+24     	; 0x7470 <processPacket+0x102>
    7458:	20 91 20 01 	lds	r18, 0x0120
    745c:	30 91 21 01 	lds	r19, 0x0121
	uint16_t tftpBlock   = (buffer[10] << 8) + buffer[11];
    7460:	02 17       	cp	r16, r18
    7462:	13 07       	cpc	r17, r19
    7464:	28 f0       	brcs	.+10     	; 0x7470 <processPacket+0x102>
    7466:	2f 5f       	subi	r18, 0xFF	; 255
    7468:	3f 4f       	sbci	r19, 0xFF	; 255
    746a:	20 17       	cp	r18, r16
		tracenum(tftpOpcode);
		tracePGM(mDebugTftp_DLEN);
		tracenum(tftpDataLen - (TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE));
	)

	if((tftpOpcode == TFTP_OPCODE_DATA)
    746c:	31 07       	cpc	r19, r17
    746e:	10 f4       	brcc	.+4      	; 0x7474 <processPacket+0x106>
    7470:	80 e0       	ldi	r24, 0x00	; 0
		&& ((tftpBlock > MAX_ADDR / 0x200) || (tftpBlock < highPacket) || (tftpBlock > highPacket + 1)))
    7472:	90 e0       	ldi	r25, 0x00	; 0
    7474:	25 e0       	ldi	r18, 0x05	; 5
    7476:	e2 16       	cp	r14, r18
    7478:	22 e0       	ldi	r18, 0x02	; 2
    747a:	f2 06       	cpc	r15, r18
    747c:	08 f0       	brcs	.+2      	; 0x7480 <processPacket+0x112>
    747e:	9d c0       	rjmp	.+314    	; 0x75ba <processPacket+0x24c>
    7480:	83 30       	cpi	r24, 0x03	; 3
    7482:	91 05       	cpc	r25, r1
    7484:	29 f1       	breq	.+74     	; 0x74d0 <processPacket+0x162>
    7486:	84 30       	cpi	r24, 0x04	; 4
    7488:	91 05       	cpc	r25, r1
    748a:	48 f4       	brcc	.+18     	; 0x749e <processPacket+0x130>
    748c:	81 30       	cpi	r24, 0x01	; 1
    748e:	91 05       	cpc	r25, r1
		tftpOpcode = TFTP_OPCODE_UKN;
    7490:	09 f4       	brne	.+2      	; 0x7494 <processPacket+0x126>
    7492:	9a c0       	rjmp	.+308    	; 0x75c8 <processPacket+0x25a>

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
    7494:	82 30       	cpi	r24, 0x02	; 2
    7496:	91 05       	cpc	r25, r1
    7498:	09 f0       	breq	.+2      	; 0x749c <processPacket+0x12e>
    749a:	8f c0       	rjmp	.+286    	; 0x75ba <processPacket+0x24c>
    749c:	05 c0       	rjmp	.+10     	; 0x74a8 <processPacket+0x13a>
    749e:	86 30       	cpi	r24, 0x06	; 6

	uint8_t returnCode = ERROR_UNKNOWN;
	uint16_t packetLength;


	switch(tftpOpcode) {
    74a0:	91 05       	cpc	r25, r1
    74a2:	08 f0       	brcs	.+2      	; 0x74a6 <processPacket+0x138>
    74a4:	8a c0       	rjmp	.+276    	; 0x75ba <processPacket+0x24c>
    74a6:	90 c0       	rjmp	.+288    	; 0x75c8 <processPacket+0x25a>
    74a8:	f1 d1       	rcall	.+994    	; 0x788c <resetTick>
    74aa:	82 e0       	ldi	r24, 0x02	; 2
    74ac:	90 e0       	ldi	r25, 0x00	; 0
    74ae:	6f ef       	ldi	r22, 0xFF	; 255
    74b0:	13 d3       	rcall	.+1574   	; 0x7ad8 <__eewr_byte_m328p>
    74b2:	80 91 2b 01 	lds	r24, 0x012B
    74b6:	90 91 2c 01 	lds	r25, 0x012C
    74ba:	1d df       	rcall	.-454    	; 0x72f6 <sockInit>
    74bc:	10 92 21 01 	sts	0x0121, r1
    74c0:	10 92 20 01 	sts	0x0120, r1
    74c4:	10 92 23 01 	sts	0x0123, r1
			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPRRQ);)
			break;

		case TFTP_OPCODE_WRQ: // Write request
			// Valid WRQ -> reset timer
			resetTick();
    74c8:	10 92 22 01 	sts	0x0122, r1

			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPWRQ);)

			// Flagging image as invalid since the flashing process has started
			eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_BAD_VALUE);
    74cc:	02 e0       	ldi	r16, 0x02	; 2
    74ce:	81 c0       	rjmp	.+258    	; 0x75d2 <processPacket+0x264>
    74d0:	dd d1       	rcall	.+954    	; 0x788c <resetTick>
    74d2:	4c ef       	ldi	r20, 0xFC	; 252
    74d4:	c4 2e       	mov	r12, r20

#if defined(RANDOM_TFTP_DATA_PORT)
			sockInit((buffer[4] << 8) | ~buffer[5]); // Generate a 'random' TID (RFC1350)
#else
			sockInit(tftpTransferPort);
    74d6:	4f ef       	ldi	r20, 0xFF	; 255
    74d8:	d4 2e       	mov	r13, r20
    74da:	ce 0c       	add	r12, r14
    74dc:	df 1c       	adc	r13, r15
    74de:	10 93 23 01 	sts	0x0123, r17
#else
				tracenum(tftpTransferPort);
#endif
			)

			lastPacket = highPacket = 0;
    74e2:	00 93 22 01 	sts	0x0122, r16
    74e6:	78 01       	movw	r14, r16
    74e8:	08 94       	sec
    74ea:	e1 08       	sbc	r14, r1
    74ec:	f1 08       	sbc	r15, r1
    74ee:	fe 2c       	mov	r15, r14
    74f0:	ee 24       	eor	r14, r14
			returnCode = ACK; // Send back acknowledge for packet 0
    74f2:	ff 0c       	add	r15, r15
			break;
    74f4:	c7 01       	movw	r24, r14

		case TFTP_OPCODE_DATA:
			// Valid Data Packet -> reset timer
			resetTick();
    74f6:	8c 0d       	add	r24, r12
    74f8:	9d 1d       	adc	r25, r13

			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPDATA);)

			packetLength = tftpDataLen - (TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE);
    74fa:	e0 e7       	ldi	r30, 0x70	; 112
    74fc:	81 30       	cpi	r24, 0x01	; 1
    74fe:	9e 07       	cpc	r25, r30
    7500:	08 f0       	brcs	.+2      	; 0x7504 <processPacket+0x196>
    7502:	64 c0       	rjmp	.+200    	; 0x75cc <processPacket+0x25e>
    7504:	f0 e0       	ldi	r31, 0x00	; 0
			lastPacket = tftpBlock;
    7506:	cf 16       	cp	r12, r31
    7508:	f2 e0       	ldi	r31, 0x02	; 2
    750a:	df 06       	cpc	r13, r31
    750c:	10 f4       	brcc	.+4      	; 0x7512 <processPacket+0x1a4>
#if defined(RAMPZ)
			writeAddr = (((address_t)((tftpBlock - 1)/0x80) << 16) | ((address_t)((tftpBlock - 1)%0x80) << 9));
#else
			writeAddr = (address_t)((address_t)(tftpBlock - 1) << 9); // Flash write address for this block
    750e:	04 e0       	ldi	r16, 0x04	; 4
    7510:	05 c0       	rjmp	.+10     	; 0x751c <processPacket+0x1ae>
    7512:	02 e0       	ldi	r16, 0x02	; 2
    7514:	03 c0       	rjmp	.+6      	; 0x751c <processPacket+0x1ae>
    7516:	08 94       	sec
    7518:	c1 1c       	adc	r12, r1
    751a:	d1 1c       	adc	r13, r1
#endif

			if((writeAddr + packetLength) > MAX_ADDR) {
    751c:	c6 01       	movw	r24, r12
    751e:	8f 77       	andi	r24, 0x7F	; 127
    7520:	90 70       	andi	r25, 0x00	; 0
    7522:	00 97       	sbiw	r24, 0x00	; 0
    7524:	c1 f7       	brne	.-16     	; 0x7516 <processPacket+0x1a8>
    7526:	e1 14       	cp	r14, r1
    7528:	f1 04       	cpc	r15, r1
    752a:	31 f4       	brne	.+12     	; 0x7538 <processPacket+0x1ca>
				uint8_t* pageBase = buffer + (UDP_HEADER_SIZE + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE); // Start of block data
				uint16_t offset = 0; // Block offset


				// Set the return code before packetLength gets rounded up
				if(packetLength < TFTP_DATA_SIZE) returnCode = FINAL_ACK;
    752c:	ce 01       	movw	r24, r28
    752e:	0d 96       	adiw	r24, 0x0d	; 13
    7530:	48 d1       	rcall	.+656    	; 0x77c2 <validImage>
    7532:	88 23       	and	r24, r24
    7534:	09 f4       	brne	.+2      	; 0x7538 <processPacket+0x1ca>
    7536:	4c c0       	rjmp	.+152    	; 0x75d0 <processPacket+0x262>
    7538:	de 01       	movw	r26, r28
				else returnCode = ACK;
    753a:	1e 96       	adiw	r26, 0x0e	; 14
    753c:	40 e0       	ldi	r20, 0x00	; 0

				// Round up packet length to a full flash sector size
				while(packetLength % SPM_PAGESIZE) packetLength++;
    753e:	50 e0       	ldi	r21, 0x00	; 0
    7540:	61 e0       	ldi	r22, 0x01	; 1
    7542:	73 e0       	ldi	r23, 0x03	; 3
    7544:	15 e0       	ldi	r17, 0x05	; 5
    7546:	31 e1       	ldi	r19, 0x11	; 17
    7548:	b3 2e       	mov	r11, r19
    754a:	2d c0       	rjmp	.+90     	; 0x75a6 <processPacket+0x238>
    754c:	8c 91       	ld	r24, X
				DBG_TFTP(
					tracePGMlnTftp(mDebugTftp_PLEN);
					tracenum(packetLength);
				)

				if(writeAddr == 0) {
    754e:	90 e0       	ldi	r25, 0x00	; 0
    7550:	38 2f       	mov	r19, r24
    7552:	22 27       	eor	r18, r18
					// First sector - validate
					if(!validImage(pageBase)) {
    7554:	fd 01       	movw	r30, r26
    7556:	31 97       	sbiw	r30, 0x01	; 1
    7558:	80 81       	ld	r24, Z
    755a:	90 e0       	ldi	r25, 0x00	; 0
    755c:	28 2b       	or	r18, r24
    755e:	39 2b       	or	r19, r25
    7560:	f7 01       	movw	r30, r14
    7562:	09 01       	movw	r0, r18
    7564:	60 93 57 00 	sts	0x0057, r22
					}
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
    7568:	e8 95       	spm
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
					boot_page_fill(writeAddr + offset, writeValue);
    756a:	11 24       	eor	r1, r1
					)

					offset += 2;

					if(offset % SPM_PAGESIZE == 0) {
						boot_page_erase(writeAddr + offset - SPM_PAGESIZE);
    756c:	4e 5f       	subi	r20, 0xFE	; 254
						boot_spm_busy_wait();
						boot_page_write(writeAddr + offset - SPM_PAGESIZE);
    756e:	5f 4f       	sbci	r21, 0xFF	; 255
						boot_spm_busy_wait();
#if defined(RWWSRE)
						// Reenable read access to flash
						boot_rww_enable();
    7570:	ca 01       	movw	r24, r20
    7572:	8f 77       	andi	r24, 0x7F	; 127
					}
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
    7574:	90 70       	andi	r25, 0x00	; 0
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
    7576:	00 97       	sbiw	r24, 0x00	; 0
    7578:	89 f4       	brne	.+34     	; 0x759c <processPacket+0x22e>
    757a:	ee 57       	subi	r30, 0x7E	; 126
    757c:	f0 40       	sbci	r31, 0x00	; 0


#if (DEBUG_TFTP > 0)
static uint8_t processPacket(uint16_t packetSize)
#else
static uint8_t processPacket(void)
    757e:	70 93 57 00 	sts	0x0057, r23
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
    7582:	e8 95       	spm
    7584:	07 b6       	in	r0, 0x37	; 55
    7586:	00 fc       	sbrc	r0, 0
    7588:	fd cf       	rjmp	.-6      	; 0x7584 <processPacket+0x216>
					boot_page_fill(writeAddr + offset, writeValue);
    758a:	10 93 57 00 	sts	0x0057, r17
    758e:	e8 95       	spm
    7590:	07 b6       	in	r0, 0x37	; 55
    7592:	00 fc       	sbrc	r0, 0
    7594:	fd cf       	rjmp	.-6      	; 0x7590 <processPacket+0x222>
							tracePGM(mDebugTftp_OFFSET);
							tracenum(writeAddr + offset);
						}
					)

					offset += 2;
    7596:	b0 92 57 00 	sts	0x0057, r11

					if(offset % SPM_PAGESIZE == 0) {
    759a:	e8 95       	spm
    759c:	12 96       	adiw	r26, 0x02	; 2
    759e:	82 e0       	ldi	r24, 0x02	; 2
    75a0:	90 e0       	ldi	r25, 0x00	; 0
    75a2:	e8 0e       	add	r14, r24
						boot_page_erase(writeAddr + offset - SPM_PAGESIZE);
    75a4:	f9 1e       	adc	r15, r25
    75a6:	4c 15       	cp	r20, r12
    75a8:	5d 05       	cpc	r21, r13
    75aa:	80 f2       	brcs	.-96     	; 0x754c <processPacket+0x1de>
    75ac:	04 30       	cpi	r16, 0x04	; 4
						boot_spm_busy_wait();
    75ae:	89 f4       	brne	.+34     	; 0x75d2 <processPacket+0x264>
    75b0:	82 e0       	ldi	r24, 0x02	; 2
    75b2:	90 e0       	ldi	r25, 0x00	; 0
						boot_page_write(writeAddr + offset - SPM_PAGESIZE);
    75b4:	6e ee       	ldi	r22, 0xEE	; 238
    75b6:	90 d2       	rcall	.+1312   	; 0x7ad8 <__eewr_byte_m328p>
    75b8:	0c c0       	rjmp	.+24     	; 0x75d2 <processPacket+0x264>
						boot_spm_busy_wait();
    75ba:	80 91 2b 01 	lds	r24, 0x012B
    75be:	90 91 2c 01 	lds	r25, 0x012C
#if defined(RWWSRE)
						// Reenable read access to flash
						boot_rww_enable();
    75c2:	99 de       	rcall	.-718    	; 0x72f6 <sockInit>
    75c4:	01 e0       	ldi	r16, 0x01	; 1
    75c6:	05 c0       	rjmp	.+10     	; 0x75d2 <processPacket+0x264>
    75c8:	00 e0       	ldi	r16, 0x00	; 0
    75ca:	03 c0       	rjmp	.+6      	; 0x75d2 <processPacket+0x264>
    75cc:	03 e0       	ldi	r16, 0x03	; 3
    75ce:	01 c0       	rjmp	.+2      	; 0x75d2 <processPacket+0x264>
					}
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
    75d0:	05 e0       	ldi	r16, 0x05	; 5
    75d2:	80 2f       	mov	r24, r16
    75d4:	c4 5f       	subi	r28, 0xF4	; 244
						boot_rww_enable();
#endif
					}
				}

				if(returnCode == FINAL_ACK) {
    75d6:	dd 4f       	sbci	r29, 0xFD	; 253
    75d8:	de bf       	out	0x3e, r29	; 62
					// Hand over to application

					DBG_TFTP(tracePGMlnTftp(mDebugTftp_DONE);)

					// Flag the image as valid since we received the last packet
					eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_OK_VALUE);
    75da:	cd bf       	out	0x3d, r28	; 61
    75dc:	df 91       	pop	r29
    75de:	cf 91       	pop	r28
    75e0:	1f 91       	pop	r17
    75e2:	0f 91       	pop	r16
    75e4:	ff 90       	pop	r15
			)

#if defined(RANDOM_TFTP_DATA_PORT)
			sockInit((buffer[4] << 8) | ~buffer[5]); // Generate a 'random' TID (RFC1350)
#else
			sockInit(tftpTransferPort);
    75e6:	ef 90       	pop	r14
    75e8:	df 90       	pop	r13
    75ea:	cf 90       	pop	r12
    75ec:	bf 90       	pop	r11
    75ee:	08 95       	ret

000075f0 <tftpInit>:
    75f0:	cf 93       	push	r28
			 * It can be done by reinitializig the tftpd or
			 * by resetting the device. I should find out which is best...
			 * Right now it is being done by resetting the timer if we have a
			 * data packet. */
			// Invalid - return error
			returnCode = ERROR_INVALID;
    75f2:	85 e4       	ldi	r24, 0x45	; 69
			break;
    75f4:	90 e0       	ldi	r25, 0x00	; 0
		tftpOpcode = TFTP_OPCODE_UKN;

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
		tftpOpcode = TFTP_OPCODE_UKN;

	uint8_t returnCode = ERROR_UNKNOWN;
    75f6:	7f de       	rcall	.-770    	; 0x72f6 <sockInit>
    75f8:	87 e1       	ldi	r24, 0x17	; 23
				// Flash is full - abort with an error before a bootloader overwrite occurs
				// Application is now corrupt, so do not hand over.

				DBG_TFTP(tracePGMlnTftp(mDebugTftp_FULL);)

				returnCode = ERROR_FULL;
    75fa:	90 e0       	ldi	r25, 0x00	; 0
    75fc:	65 d2       	rcall	.+1226   	; 0x7ac8 <__eerd_byte_m328p>

#if defined(__AVR_ATmega328__) || defined(__AVR_ATmega328P__)
						/* FIXME: Validity checks. Small programms (under 512 bytes?) don't
						 * have the the JMP sections and that is why app.bin was failing.
						 * When flashing big binaries is fixed, uncomment the break below.*/
						returnCode = INVALID_IMAGE;
    75fe:	8b 3b       	cpi	r24, 0xBB	; 187
			break;

	}

	return(returnCode);
}
    7600:	91 f4       	brne	.+36     	; 0x7626 <tftpInit+0x36>
    7602:	89 e1       	ldi	r24, 0x19	; 25
    7604:	90 e0       	ldi	r25, 0x00	; 0
    7606:	60 d2       	rcall	.+1216   	; 0x7ac8 <__eerd_byte_m328p>
    7608:	c8 2f       	mov	r28, r24
    760a:	88 e1       	ldi	r24, 0x18	; 24
    760c:	90 e0       	ldi	r25, 0x00	; 0
    760e:	5c d2       	rcall	.+1208   	; 0x7ac8 <__eerd_byte_m328p>
    7610:	2c 2f       	mov	r18, r28
    7612:	30 e0       	ldi	r19, 0x00	; 0
    7614:	32 2f       	mov	r19, r18
    7616:	22 27       	eor	r18, r18
    7618:	28 0f       	add	r18, r24
    761a:	31 1d       	adc	r19, r1
    761c:	30 93 2c 01 	sts	0x012C, r19
 * Initializes the network controller
 */
void tftpInit(void)
{
	// Open socket
	sockInit(TFTP_PORT);
    7620:	20 93 2b 01 	sts	0x012B, r18
    7624:	06 c0       	rjmp	.+12     	; 0x7632 <tftpInit+0x42>
    7626:	89 e7       	ldi	r24, 0x79	; 121

#if defined(RANDOM_TFTP_DATA_PORT)
#else
	if(eeprom_read_byte(EEPROM_SIG_3) == EEPROM_SIG_3_VALUE)
    7628:	97 eb       	ldi	r25, 0xB7	; 183
    762a:	90 93 2c 01 	sts	0x012C, r25
    762e:	80 93 2b 01 	sts	0x012B, r24
    7632:	cf 91       	pop	r28
		tftpTransferPort = ((eeprom_read_byte(EEPROM_PORT + 1) << 8) + eeprom_read_byte(EEPROM_PORT));
    7634:	08 95       	ret

00007636 <tftpPoll>:
    7636:	af 92       	push	r10
    7638:	bf 92       	push	r11
    763a:	cf 92       	push	r12
    763c:	df 92       	push	r13
    763e:	ff 92       	push	r15
    7640:	0f 93       	push	r16
    7642:	1f 93       	push	r17
    7644:	cf 93       	push	r28
    7646:	df 93       	push	r29
    7648:	cd b7       	in	r28, 0x3d	; 61
    764a:	de b7       	in	r29, 0x3e	; 62
    764c:	c5 56       	subi	r28, 0x65	; 101
    764e:	d0 40       	sbci	r29, 0x00	; 0
    7650:	de bf       	out	0x3e, r29	; 62
    7652:	cd bf       	out	0x3d, r28	; 61
    7654:	86 e2       	ldi	r24, 0x26	; 38
    7656:	93 e4       	ldi	r25, 0x43	; 67
    7658:	68 e6       	ldi	r22, 0x68	; 104
    765a:	ed dd       	rcall	.-1062   	; 0x7236 <spiReadWord>
	else
		tftpTransferPort = TFTP_DATA_PORT;
    765c:	00 97       	sbiw	r24, 0x00	; 0
    765e:	09 f4       	brne	.+2      	; 0x7662 <tftpPoll+0x2c>
    7660:	a1 c0       	rjmp	.+322    	; 0x77a4 <tftpPoll+0x16e>
    7662:	81 e0       	ldi	r24, 0x01	; 1
    7664:	80 93 2e 01 	sts	0x012E, r24
#else
		tracePGMlnTftp(mDebugTftp_PORT);
		tracenum(tftpTransferPort);
#endif
	)
}
    7668:	0e c0       	rjmp	.+28     	; 0x7686 <tftpPoll+0x50>
    766a:	82 e0       	ldi	r24, 0x02	; 2

/**
 * Looks for a connection
 */
uint8_t tftpPoll(void)
{
    766c:	93 e4       	ldi	r25, 0x43	; 67
    766e:	6c e6       	ldi	r22, 0x6C	; 108
    7670:	44 e0       	ldi	r20, 0x04	; 4
    7672:	8f dd       	rcall	.-1250   	; 0x7192 <spiWriteReg>
    7674:	8f ef       	ldi	r24, 0xFF	; 255
    7676:	97 e8       	ldi	r25, 0x87	; 135
    7678:	a3 e1       	ldi	r26, 0x13	; 19
    767a:	81 50       	subi	r24, 0x01	; 1
    767c:	90 40       	sbci	r25, 0x00	; 0
    767e:	a0 40       	sbci	r26, 0x00	; 0
    7680:	e1 f7       	brne	.-8      	; 0x767a <tftpPoll+0x44>
    7682:	00 c0       	rjmp	.+0      	; 0x7684 <tftpPoll+0x4e>
    7684:	00 00       	nop
    7686:	82 e0       	ldi	r24, 0x02	; 2
    7688:	93 e4       	ldi	r25, 0x43	; 67
	uint8_t response = ACK;
	// Get the size of the recieved data
	uint16_t packetSize = spiReadWord(REG_S3_RX_RSR0, S3_R_CB);
    768a:	68 e6       	ldi	r22, 0x68	; 104
    768c:	b6 dd       	rcall	.-1172   	; 0x71fa <spiReadReg>
    768e:	82 fd       	sbrc	r24, 2
    7690:	ec cf       	rjmp	.-40     	; 0x766a <tftpPoll+0x34>
    7692:	6d de       	rcall	.-806    	; 0x736e <processPacket>
// 			_delay_ms(400);
// 			packetSize = spiReadWord(REG_S3_RX_RSR0);
// 		}
// 	} while (packetSize != incSize);

	if(packetSize) {
    7694:	f8 2e       	mov	r15, r24
    7696:	84 e2       	ldi	r24, 0x24	; 36
    7698:	93 e4       	ldi	r25, 0x43	; 67
		tftpFlashing = TRUE;
    769a:	60 e0       	ldi	r22, 0x00	; 0
    769c:	cc dd       	rcall	.-1128   	; 0x7236 <spiReadWord>
    769e:	c1 2c       	mov	r12, r1

		while((spiReadReg(REG_S3_IR, S3_R_CB) & IR_RECV)) {
    76a0:	08 e9       	ldi	r16, 0x98	; 152
			spiWriteReg(REG_S3_IR, S3_W_CB, IR_RECV);
    76a2:	d0 2e       	mov	r13, r16
    76a4:	c8 0e       	add	r12, r24
    76a6:	d9 1e       	adc	r13, r25
    76a8:	92 e0       	ldi	r25, 0x02	; 2
    76aa:	f9 16       	cp	r15, r25
    76ac:	59 f1       	breq	.+86     	; 0x7704 <tftpPoll+0xce>
    76ae:	9f 15       	cp	r25, r15
    76b0:	20 f0       	brcs	.+8      	; 0x76ba <tftpPoll+0x84>
    76b2:	a1 e0       	ldi	r26, 0x01	; 1
    76b4:	fa 16       	cp	r15, r26
    76b6:	39 f4       	brne	.+14     	; 0x76c6 <tftpPoll+0x90>
    76b8:	13 c0       	rjmp	.+38     	; 0x76e0 <tftpPoll+0xaa>
    76ba:	b3 e0       	ldi	r27, 0x03	; 3
    76bc:	fb 16       	cp	r15, r27
    76be:	c9 f0       	breq	.+50     	; 0x76f2 <tftpPoll+0xbc>
// 	} while (packetSize != incSize);

	if(packetSize) {
		tftpFlashing = TRUE;

		while((spiReadReg(REG_S3_IR, S3_R_CB) & IR_RECV)) {
    76c0:	e4 e0       	ldi	r30, 0x04	; 4
    76c2:	fe 16       	cp	r15, r30
    76c4:	71 f1       	breq	.+92     	; 0x7722 <tftpPoll+0xec>
    76c6:	ce 01       	movw	r24, r28
    76c8:	01 96       	adiw	r24, 0x01	; 1
    76ca:	60 e8       	ldi	r22, 0x80	; 128
    76cc:	70 e7       	ldi	r23, 0x70	; 112
		// Process Packet and get TFTP response code
#if (DEBUG_TFTP > 0)
		packetSize = spiReadWord(REG_S3_RX_RSR0, S3_R_CB);
		response = processPacket(packetSize);
#else
		response = processPacket();
    76ce:	4a e0       	ldi	r20, 0x0A	; 10
    76d0:	50 e0       	ldi	r21, 0x00	; 0
    76d2:	f1 d1       	rcall	.+994    	; 0x7ab6 <memcpy_P>
	uint16_t writePointer;
	
#if (W5500 > 0)
	writePointer = spiReadWord(REG_S3_TX_WR0, S3_R_CB);
#else
	writePointer = spiReadWord(REG_S3_TX_WR0, 0) + S3_TX_START;
    76d4:	2a e0       	ldi	r18, 0x0A	; 10
    76d6:	5e 01       	movw	r10, r28
    76d8:	08 94       	sec
    76da:	a1 1c       	adc	r10, r1
    76dc:	b1 1c       	adc	r11, r1
    76de:	2c c0       	rjmp	.+88     	; 0x7738 <tftpPoll+0x102>
    76e0:	ce 01       	movw	r24, r28
    76e2:	01 96       	adiw	r24, 0x01	; 1
    76e4:	65 e9       	ldi	r22, 0x95	; 149
    76e6:	70 e7       	ldi	r23, 0x70	; 112
#endif

	switch(response) {
    76e8:	4c e0       	ldi	r20, 0x0C	; 12
    76ea:	50 e0       	ldi	r21, 0x00	; 0
    76ec:	e4 d1       	rcall	.+968    	; 0x7ab6 <memcpy_P>
    76ee:	2c e0       	ldi	r18, 0x0C	; 12
    76f0:	f2 cf       	rjmp	.-28     	; 0x76d6 <tftpPoll+0xa0>
    76f2:	ce 01       	movw	r24, r28
    76f4:	01 96       	adiw	r24, 0x01	; 1
    76f6:	6b e8       	ldi	r22, 0x8B	; 139
    76f8:	70 e7       	ldi	r23, 0x70	; 112
    76fa:	49 e0       	ldi	r20, 0x09	; 9
    76fc:	50 e0       	ldi	r21, 0x00	; 0
    76fe:	db d1       	rcall	.+950    	; 0x7ab6 <memcpy_P>
    7700:	29 e0       	ldi	r18, 0x09	; 9
    7702:	e9 cf       	rjmp	.-46     	; 0x76d6 <tftpPoll+0xa0>
    7704:	80 91 22 01 	lds	r24, 0x0122
			// Send unknown error packet
			packetLength = TFTP_UNKNOWN_ERROR_LEN;
#if (FLASHEND > 0x10000)
			memcpy_PF(txBuffer, PROGMEM_OFFSET + (uint32_t)(uint16_t)tftp_unknown_error_packet, packetLength);
#else
			memcpy_P(txBuffer, tftp_unknown_error_packet, packetLength);
    7708:	90 91 23 01 	lds	r25, 0x0123
    770c:	20 91 20 01 	lds	r18, 0x0120
    7710:	30 91 21 01 	lds	r19, 0x0121
    7714:	28 17       	cp	r18, r24
	switch(response) {
		default:

		case ERROR_UNKNOWN:
			// Send unknown error packet
			packetLength = TFTP_UNKNOWN_ERROR_LEN;
    7716:	39 07       	cpc	r19, r25
			DBG_TFTP(
				if(response == FINAL_ACK)
					tracePGMlnTftp(mDebugTftp_SFACK);
			)

			packetLength = 4;
    7718:	20 f4       	brcc	.+8      	; 0x7722 <tftpPoll+0xec>
    771a:	90 93 21 01 	sts	0x0121, r25
    771e:	80 93 20 01 	sts	0x0120, r24
			// Send invalid opcode packet
			packetLength = TFTP_OPCODE_ERROR_LEN;
#if (FLASHEND > 0x10000)
			memcpy_PF(txBuffer, PROGMEM_OFFSET + (uint32_t)(uint16_t)tftp_opcode_error_packet, packetLength);
#else
			memcpy_P(txBuffer, tftp_opcode_error_packet, packetLength);
    7722:	19 82       	std	Y+1, r1	; 0x01
    7724:	84 e0       	ldi	r24, 0x04	; 4
    7726:	8a 83       	std	Y+2, r24	; 0x02
    7728:	80 91 22 01 	lds	r24, 0x0122
    772c:	90 91 23 01 	lds	r25, 0x0123
    7730:	9b 83       	std	Y+3, r25	; 0x03
#endif
			break;

		case ERROR_INVALID:
			// Send invalid opcode packet
			packetLength = TFTP_OPCODE_ERROR_LEN;
    7732:	8c 83       	std	Y+4, r24	; 0x04
    7734:	24 e0       	ldi	r18, 0x04	; 4
			// Send unknown error packet
			packetLength = TFTP_FULL_ERROR_LEN;
#if (FLASHEND > 0x10000)
			memcpy_PF(txBuffer, PROGMEM_OFFSET + (uint32_t)(uint16_t)tftp_full_error_packet, packetLength);
#else
			memcpy_P(txBuffer, tftp_full_error_packet, packetLength);
    7736:	cf cf       	rjmp	.-98     	; 0x76d6 <tftpPoll+0xa0>
    7738:	86 01       	movw	r16, r12
    773a:	0f 5f       	subi	r16, 0xFF	; 255
    773c:	1f 4f       	sbci	r17, 0xFF	; 255
    773e:	d5 01       	movw	r26, r10
    7740:	4d 91       	ld	r20, X+
    7742:	5d 01       	movw	r10, r26
    7744:	c6 01       	movw	r24, r12
#endif
			break;

		case ERROR_FULL:
			// Send unknown error packet
			packetLength = TFTP_FULL_ERROR_LEN;
    7746:	64 e7       	ldi	r22, 0x74	; 116
    7748:	a6 96       	adiw	r28, 0x26	; 38
			memcpy_P(txBuffer, tftp_full_error_packet, packetLength);
#endif
			break;

		case ACK:
			if(lastPacket > highPacket) highPacket = lastPacket;
    774a:	2f af       	sts	0x7f, r18
    774c:	a6 97       	sbiw	r28, 0x26	; 38
    774e:	21 dd       	rcall	.-1470   	; 0x7192 <spiWriteReg>
    7750:	a6 96       	adiw	r28, 0x26	; 38
    7752:	2f ad       	sts	0x6f, r18
    7754:	a6 97       	sbiw	r28, 0x26	; 38
    7756:	b0 ea       	ldi	r27, 0xA0	; 160
    7758:	00 30       	cpi	r16, 0x00	; 0
    775a:	1b 07       	cpc	r17, r27
    775c:	11 f0       	breq	.+4      	; 0x7762 <tftpPoll+0x12c>
    775e:	68 01       	movw	r12, r16
    7760:	03 c0       	rjmp	.+6      	; 0x7768 <tftpPoll+0x132>
    7762:	c1 2c       	mov	r12, r1
    7764:	18 e9       	ldi	r17, 0x98	; 152
    7766:	d1 2e       	mov	r13, r17
				if(response == FINAL_ACK)
					tracePGMlnTftp(mDebugTftp_SFACK);
			)

			packetLength = 4;
			*txPtr++ = TFTP_OPCODE_ACK >> 8;
    7768:	21 50       	subi	r18, 0x01	; 1
			*txPtr++ = TFTP_OPCODE_ACK & 0xff;
    776a:	31 f7       	brne	.-52     	; 0x7738 <tftpPoll+0x102>
    776c:	a6 01       	movw	r20, r12
			// lastPacket is block code
			*txPtr++ = lastPacket >> 8;
    776e:	40 50       	subi	r20, 0x00	; 0
    7770:	58 49       	sbci	r21, 0x98	; 152
    7772:	84 e2       	ldi	r24, 0x24	; 36
    7774:	93 e4       	ldi	r25, 0x43	; 67
    7776:	6c e6       	ldi	r22, 0x6C	; 108
			*txPtr = lastPacket & 0xff;
    7778:	2a dd       	rcall	.-1452   	; 0x71ce <spiWriteWord>
			DBG_TFTP(
				if(response == FINAL_ACK)
					tracePGMlnTftp(mDebugTftp_SFACK);
			)

			packetLength = 4;
    777a:	81 e0       	ldi	r24, 0x01	; 1
    777c:	93 e4       	ldi	r25, 0x43	; 67
	}

	txPtr = txBuffer;

	while(packetLength--) {
		spiWriteReg(writePointer++, S3_TXBUF_CB, *txPtr++);
    777e:	6c e6       	ldi	r22, 0x6C	; 108
    7780:	40 e2       	ldi	r20, 0x20	; 32
    7782:	07 dd       	rcall	.-1522   	; 0x7192 <spiWriteReg>
    7784:	81 e0       	ldi	r24, 0x01	; 1
    7786:	93 e4       	ldi	r25, 0x43	; 67
    7788:	68 e6       	ldi	r22, 0x68	; 104
    778a:	37 dd       	rcall	.-1426   	; 0x71fa <spiReadReg>
    778c:	88 23       	and	r24, r24
    778e:	d1 f7       	brne	.-12     	; 0x7784 <tftpPoll+0x14e>
    7790:	e4 e0       	ldi	r30, 0x04	; 4
    7792:	fe 16       	cp	r15, r30
    7794:	39 f4       	brne	.+14     	; 0x77a4 <tftpPoll+0x16e>
    7796:	81 e0       	ldi	r24, 0x01	; 1
		//Use uint16_t overflow from 0xFFFF to 0x10000 to follow W5500 internal pointer
	}

	spiWriteWord(REG_S3_TX_WR0, S3_W_CB, writePointer);
#else
		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
    7798:	93 e4       	ldi	r25, 0x43	; 67
    779a:	6c e6       	ldi	r22, 0x6C	; 108
    779c:	40 e1       	ldi	r20, 0x10	; 16
    779e:	f9 dc       	rcall	.-1550   	; 0x7192 <spiWriteReg>
    77a0:	80 e0       	ldi	r24, 0x00	; 0
    77a2:	01 c0       	rjmp	.+2      	; 0x77a6 <tftpPoll+0x170>
    77a4:	81 e0       	ldi	r24, 0x01	; 1
    77a6:	cb 59       	subi	r28, 0x9B	; 155
    77a8:	df 4f       	sbci	r29, 0xFF	; 255
    77aa:	de bf       	out	0x3e, r29	; 62
    77ac:	cd bf       	out	0x3d, r28	; 61
    77ae:	df 91       	pop	r29
    77b0:	cf 91       	pop	r28
			break;
	}

	txPtr = txBuffer;

	while(packetLength--) {
    77b2:	1f 91       	pop	r17
	spiWriteWord(REG_S3_TX_WR0, S3_W_CB, writePointer);
#else
		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
	}

	spiWriteWord(REG_S3_TX_WR0, S3_W_CB, writePointer - S3_TX_START);
    77b4:	0f 91       	pop	r16
    77b6:	ff 90       	pop	r15
    77b8:	df 90       	pop	r13
    77ba:	cf 90       	pop	r12
    77bc:	bf 90       	pop	r11
    77be:	af 90       	pop	r10
    77c0:	08 95       	ret

000077c2 <validImage>:
#include "serial.h"
#include "debug.h"
#include "debug_vald.h"

uint8_t validImage(uint8_t* base)
{
    77c2:	fc 01       	movw	r30, r24
	/* Check that a jump table is present in the first flash sector */
	uint8_t i;
	for(i = 0; i < 0x34; i += 4) {
    77c4:	80 e0       	ldi	r24, 0x00	; 0

		// For each vector, check it is of the form:
		// 0x0C 0x94 0xWX 0xYZ  ; JMP 0xWXYZ
		if(base[i] != 0x0c) {
    77c6:	90 81       	ld	r25, Z
    77c8:	9c 30       	cpi	r25, 0x0C	; 12
    77ca:	49 f4       	brne	.+18     	; 0x77de <validImage+0x1c>
				tracePGM(mDebugVald_0x0C);
			)
			return(0);
		}
		
		if(base[i + 1] != 0x94) {
    77cc:	91 81       	ldd	r25, Z+1	; 0x01
    77ce:	94 39       	cpi	r25, 0x94	; 148
    77d0:	41 f4       	brne	.+16     	; 0x77e2 <validImage+0x20>

uint8_t validImage(uint8_t* base)
{
	/* Check that a jump table is present in the first flash sector */
	uint8_t i;
	for(i = 0; i < 0x34; i += 4) {
    77d2:	8c 5f       	subi	r24, 0xFC	; 252
    77d4:	34 96       	adiw	r30, 0x04	; 4
    77d6:	84 33       	cpi	r24, 0x34	; 52
    77d8:	b1 f7       	brne	.-20     	; 0x77c6 <validImage+0x4>
		}
	}

	DBG_VALD(tracePGMlnVald(mDebugVald_VALID);)

	return(1);
    77da:	81 e0       	ldi	r24, 0x01	; 1
    77dc:	08 95       	ret
				tracenum(i);
				tracePGM(mDebugVald_WITH);
				tracenum(base[i]);
				tracePGM(mDebugVald_0x0C);
			)
			return(0);
    77de:	80 e0       	ldi	r24, 0x00	; 0
    77e0:	08 95       	ret
				tracenum(i + 1);
				tracePGM(mDebugVald_WITH);
				tracenum(base[i + 1]);
				tracePGM(mDebugVald_0x94);
			)
			return(0);
    77e2:	80 e0       	ldi	r24, 0x00	; 0
	}

	DBG_VALD(tracePGMlnVald(mDebugVald_VALID);)

	return(1);
}
    77e4:	08 95       	ret

000077e6 <serialInit>:


void serialInit(void)
{
	// Double speed mode USART0
	UART_STATUS_REG		= _BV(UART_DOUBLE_SPEED);
    77e6:	82 e0       	ldi	r24, 0x02	; 2
    77e8:	80 93 c0 00 	sts	0x00C0, r24
	// Enable receiver and transiter on USART0
	UART_CONTROL_REG	= _BV(UART_ENABLE_RECEIVER) | _BV(UART_ENABLE_TRANSMITTER);
    77ec:	88 e1       	ldi	r24, 0x18	; 24
    77ee:	80 93 c1 00 	sts	0x00C1, r24
	// Set 8bit character length on USART0
	UART_MODE_REG		= _BV(UART_CHAR_SIZE_LOW) | _BV(UART_CHAR_SIZE_MID);
    77f2:	86 e0       	ldi	r24, 0x06	; 6
    77f4:	80 93 c2 00 	sts	0x00C2, r24
	// Set USART0 baud rate
	UART_BAUD_RATE_LOW	= (uint8_t)((F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1);
    77f8:	80 e1       	ldi	r24, 0x10	; 16
    77fa:	80 93 c4 00 	sts	0x00C4, r24

#if (DEBUG > 0)
	DDRD = 0x92;
#endif

}
    77fe:	08 95       	ret

00007800 <putch>:


void putch(uint8_t c)
{
	while(!(UART_STATUS_REG & _BV(UART_DATA_REG_EMPTY)));
    7800:	90 91 c0 00 	lds	r25, 0x00C0
    7804:	95 ff       	sbrs	r25, 5
    7806:	fc cf       	rjmp	.-8      	; 0x7800 <putch>
	UART_DATA_REG = c;
    7808:	80 93 c6 00 	sts	0x00C6, r24
}
    780c:	08 95       	ret

0000780e <puthex>:


void puthex(uint8_t c)
{
	c &= 0xf;
    780e:	8f 70       	andi	r24, 0x0F	; 15
	if(c > 9) c += 7;
    7810:	8a 30       	cpi	r24, 0x0A	; 10
    7812:	08 f0       	brcs	.+2      	; 0x7816 <puthex+0x8>
    7814:	89 5f       	subi	r24, 0xF9	; 249
	//while(!(UART_STATUS_REG & _BV(UART_DATA_REG_EMPTY)));
	//UART_DATA_REG = c + '0';
	putch(c + '0');
    7816:	80 5d       	subi	r24, 0xD0	; 208
    7818:	f3 cf       	rjmp	.-26     	; 0x7800 <putch>

0000781a <getch>:
    781a:	80 91 c0 00 	lds	r24, 0x00C0

uint8_t getch(void)
{
	//uint8_t ch;

	while(!(UART_STATUS_REG & _BV(UART_RECEIVE_COMPLETE)));
    781e:	87 ff       	sbrs	r24, 7
    7820:	fc cf       	rjmp	.-8      	; 0x781a <getch>
    7822:	80 91 c0 00 	lds	r24, 0x00C0
	if(!(UART_STATUS_REG & _BV(UART_FRAME_ERROR))) {
    7826:	84 fd       	sbrc	r24, 4
    7828:	01 c0       	rjmp	.+2      	; 0x782c <getch+0x12>
    782a:	a8 95       	wdr
    782c:	80 91 c6 00 	lds	r24, 0x00C6
	}

	//ch = UART_DATA_REG;
	//return ch;

	return(UART_DATA_REG);
    7830:	08 95       	ret

00007832 <serialPoll>:
    7832:	80 91 c0 00 	lds	r24, 0x00C0
}


uint8_t serialPoll(void)
{
	if(UART_STATUS_REG & _BV(UART_RECEIVE_COMPLETE)) {
    7836:	87 ff       	sbrs	r24, 7
    7838:	05 c0       	rjmp	.+10     	; 0x7844 <serialPoll+0x12>
    783a:	28 d0       	rcall	.+80     	; 0x788c <resetTick>
    783c:	81 e0       	ldi	r24, 0x01	; 1
		resetTick();
    783e:	80 93 2d 01 	sts	0x012D, r24
		serialFlashing = TRUE;
    7842:	55 c0       	rjmp	.+170    	; 0x78ee <processOptiboot>
    7844:	81 e0       	ldi	r24, 0x01	; 1
    7846:	08 95       	ret

00007848 <updateLed>:
static uint16_t tick = 0;


void updateLed(void)
{
	uint16_t next_timer_1 = TCNT1;
    7848:	80 91 84 00 	lds	r24, 0x0084
    784c:	90 91 85 00 	lds	r25, 0x0085

	if(next_timer_1 & 0x400) LED_PORT ^= _BV(LED); // Led pin high
    7850:	92 ff       	sbrs	r25, 2
    7852:	05 c0       	rjmp	.+10     	; 0x785e <updateLed+0x16>
    7854:	25 b1       	in	r18, 0x05	; 5
    7856:	30 e2       	ldi	r19, 0x20	; 32
    7858:	23 27       	eor	r18, r19
    785a:	25 b9       	out	0x05, r18	; 5
    785c:	01 c0       	rjmp	.+2      	; 0x7860 <updateLed+0x18>
	else LED_PORT &= ~_BV(LED); // Led pin low
    785e:	2d 98       	cbi	0x05, 5	; 5

	if(next_timer_1 < last_timer_1) {
    7860:	20 91 24 01 	lds	r18, 0x0124
    7864:	30 91 25 01 	lds	r19, 0x0125
    7868:	82 17       	cp	r24, r18
    786a:	93 07       	cpc	r25, r19
    786c:	50 f4       	brcc	.+20     	; 0x7882 <updateLed+0x3a>
		tick++;
    786e:	20 91 26 01 	lds	r18, 0x0126
    7872:	30 91 27 01 	lds	r19, 0x0127
    7876:	2f 5f       	subi	r18, 0xFF	; 255
    7878:	3f 4f       	sbci	r19, 0xFF	; 255
    787a:	30 93 27 01 	sts	0x0127, r19
    787e:	20 93 26 01 	sts	0x0126, r18
		    tracePGMlnUtil(mDebugUtil_LAST);
		    tracenum(last_timer_1);
		)
	}

	last_timer_1 = next_timer_1;
    7882:	90 93 25 01 	sts	0x0125, r25
    7886:	80 93 24 01 	sts	0x0124, r24
}
    788a:	08 95       	ret

0000788c <resetTick>:

void resetTick(void)
{
	TCNT1 = 0;
    788c:	10 92 85 00 	sts	0x0085, r1
    7890:	10 92 84 00 	sts	0x0084, r1
	tick = 0;
    7894:	10 92 27 01 	sts	0x0127, r1
    7898:	10 92 26 01 	sts	0x0126, r1
}
    789c:	08 95       	ret

0000789e <timedOut>:
{
	// Never timeout if there is no code in Flash
#if (FLASHEND > 0x10000)
	if(pgm_read_word_far(0x0000) == 0xFFFF) return(0);
#else
	if(pgm_read_word_near(0x0000) == 0xFFFF) return(0);
    789e:	e0 e0       	ldi	r30, 0x00	; 0
    78a0:	f0 e0       	ldi	r31, 0x00	; 0
    78a2:	85 91       	lpm	r24, Z+
    78a4:	94 91       	lpm	r25, Z
    78a6:	2f ef       	ldi	r18, 0xFF	; 255
    78a8:	8f 3f       	cpi	r24, 0xFF	; 255
    78aa:	92 07       	cpc	r25, r18
    78ac:	51 f0       	breq	.+20     	; 0x78c2 <timedOut+0x24>
    78ae:	81 e0       	ldi	r24, 0x01	; 1
    78b0:	20 91 26 01 	lds	r18, 0x0126
    78b4:	30 91 27 01 	lds	r19, 0x0127
    78b8:	25 30       	cpi	r18, 0x05	; 5
    78ba:	31 05       	cpc	r19, r1
    78bc:	18 f4       	brcc	.+6      	; 0x78c4 <timedOut+0x26>
    78be:	80 e0       	ldi	r24, 0x00	; 0
    78c0:	08 95       	ret
    78c2:	80 e0       	ldi	r24, 0x00	; 0
#endif

	if(tick > TIMEOUT) return(1);
	else return(0);
}
    78c4:	08 95       	ret

000078c6 <verifySpace>:
static uint16_t address = 0;
static uint8_t  length;

static void verifySpace(void)
{
	if(getch() != CRC_EOP) {
    78c6:	a9 df       	rcall	.-174    	; 0x781a <getch>
    78c8:	80 32       	cpi	r24, 0x20	; 32
    78ca:	39 f0       	breq	.+14     	; 0x78da <verifySpace+0x14>
    78cc:	88 e1       	ldi	r24, 0x18	; 24
		WDTCSR = _BV(WDCE) | _BV(WDE);
    78ce:	80 93 60 00 	sts	0x0060, r24
    78d2:	88 e0       	ldi	r24, 0x08	; 8
		WDTCSR = WATCHDOG_16MS;	// shorten WD timeout
    78d4:	80 93 60 00 	sts	0x0060, r24
    78d8:	ff cf       	rjmp	.-2      	; 0x78d8 <verifySpace+0x12>
    78da:	84 e1       	ldi	r24, 0x14	; 20
		while(1)				// and busy-loop so that WD causes
			;					// a reset and app start.
	}
	putch(STK_INSYNC);
    78dc:	91 cf       	rjmp	.-222    	; 0x7800 <putch>

000078de <getNch>:
    78de:	cf 93       	push	r28
    78e0:	c8 2f       	mov	r28, r24
}
    78e2:	9b df       	rcall	.-202    	; 0x781a <getch>


static void getNch(uint8_t count)
{
    78e4:	c1 50       	subi	r28, 0x01	; 1
    78e6:	e9 f7       	brne	.-6      	; 0x78e2 <getNch+0x4>
	do getch();
    78e8:	ee df       	rcall	.-36     	; 0x78c6 <verifySpace>
    78ea:	cf 91       	pop	r28
	while(--count);
    78ec:	08 95       	ret

000078ee <processOptiboot>:
    78ee:	0f 93       	push	r16
	verifySpace();
    78f0:	1f 93       	push	r17
    78f2:	cf 93       	push	r28
}
    78f4:	df 93       	push	r29
    78f6:	cd b7       	in	r28, 0x3d	; 61


uint8_t processOptiboot(void)
{
    78f8:	de b7       	in	r29, 0x3e	; 62
    78fa:	c1 50       	subi	r28, 0x01	; 1
    78fc:	d1 40       	sbci	r29, 0x01	; 1
    78fe:	de bf       	out	0x3e, r29	; 62
    7900:	cd bf       	out	0x3d, r28	; 61
    7902:	8b df       	rcall	.-234    	; 0x781a <getch>
    7904:	81 34       	cpi	r24, 0x41	; 65
    7906:	a9 f4       	brne	.+42     	; 0x7932 <processOptiboot+0x44>
    7908:	88 df       	rcall	.-240    	; 0x781a <getch>
    790a:	cf 5f       	subi	r28, 0xFF	; 255
	uint8_t ch;

	ch = getch();
    790c:	de 4f       	sbci	r29, 0xFE	; 254
    790e:	88 83       	st	Y, r24

	if(ch == STK_GET_PARAMETER) {
    7910:	c1 50       	subi	r28, 0x01	; 1
    7912:	d1 40       	sbci	r29, 0x01	; 1
		unsigned char which = getch();
    7914:	d8 df       	rcall	.-80     	; 0x78c6 <verifySpace>
    7916:	cf 5f       	subi	r28, 0xFF	; 255
		verifySpace();
    7918:	de 4f       	sbci	r29, 0xFE	; 254
    791a:	88 81       	ld	r24, Y
    791c:	c1 50       	subi	r28, 0x01	; 1
    791e:	d1 40       	sbci	r29, 0x01	; 1
    7920:	82 38       	cpi	r24, 0x82	; 130
    7922:	11 f4       	brne	.+4      	; 0x7928 <processOptiboot+0x3a>
    7924:	84 e0       	ldi	r24, 0x04	; 4
		if(which == 0x82) {
    7926:	03 c0       	rjmp	.+6      	; 0x792e <processOptiboot+0x40>
    7928:	81 38       	cpi	r24, 0x81	; 129
    792a:	11 f1       	breq	.+68     	; 0x7970 <processOptiboot+0x82>
    792c:	83 e0       	ldi	r24, 0x03	; 3
    792e:	68 df       	rcall	.-304    	; 0x7800 <putch>
    7930:	b6 c0       	rjmp	.+364    	; 0x7a9e <processOptiboot+0x1b0>
    7932:	82 34       	cpi	r24, 0x42	; 66
			/*
			 * Send tftpboot version as "minor SW version"
			 */
			putch(ARIADNE_MINVER);
    7934:	11 f4       	brne	.+4      	; 0x793a <processOptiboot+0x4c>
    7936:	84 e1       	ldi	r24, 0x14	; 20
		} else if(which == 0x81) {
    7938:	03 c0       	rjmp	.+6      	; 0x7940 <processOptiboot+0x52>
    793a:	85 34       	cpi	r24, 0x45	; 69
		} else {
			/*
			 * GET PARAMETER returns a generic 0x03 reply for
			 * other parameters - enough to keep Avrdude happy
			 */
			putch(0x03);
    793c:	19 f4       	brne	.+6      	; 0x7944 <processOptiboot+0x56>
    793e:	84 e0       	ldi	r24, 0x04	; 4
    7940:	ce df       	rcall	.-100    	; 0x78de <getNch>
    7942:	ad c0       	rjmp	.+346    	; 0x7a9e <processOptiboot+0x1b0>
		}
	} else if(ch == STK_SET_DEVICE) {
    7944:	85 35       	cpi	r24, 0x55	; 85
    7946:	81 f4       	brne	.+32     	; 0x7968 <processOptiboot+0x7a>
		// SET DEVICE is ignored
		getNch(20);
    7948:	68 df       	rcall	.-304    	; 0x781a <getch>
    794a:	08 2f       	mov	r16, r24
	} else if(ch == STK_SET_DEVICE_EXT) {
    794c:	10 e0       	ldi	r17, 0x00	; 0
    794e:	65 df       	rcall	.-310    	; 0x781a <getch>
		// SET DEVICE EXT is ignored
		getNch(4);
    7950:	90 e0       	ldi	r25, 0x00	; 0
    7952:	98 2f       	mov	r25, r24
    7954:	88 27       	eor	r24, r24
    7956:	80 2b       	or	r24, r16
	} else if(ch == STK_LOAD_ADDRESS) {
    7958:	91 2b       	or	r25, r17
    795a:	88 0f       	add	r24, r24
		// LOAD ADDRESS
		uint16_t newAddress;
		newAddress = getch();
    795c:	99 1f       	adc	r25, r25
    795e:	90 93 29 01 	sts	0x0129, r25
    7962:	80 93 28 01 	sts	0x0128, r24
		newAddress = (newAddress & 0xff) | (getch() << 8);
    7966:	9a c0       	rjmp	.+308    	; 0x7a9c <processOptiboot+0x1ae>
    7968:	86 35       	cpi	r24, 0x56	; 86
    796a:	21 f4       	brne	.+8      	; 0x7974 <processOptiboot+0x86>
    796c:	84 e0       	ldi	r24, 0x04	; 4
    796e:	b7 df       	rcall	.-146    	; 0x78de <getNch>
    7970:	80 e0       	ldi	r24, 0x00	; 0
#ifdef RAMPZ
		// Transfer top bit to RAMPZ
		RAMPZ = (newAddress & 0x8000) ? 1 : 0;
#endif

		newAddress += newAddress; // Convert from word address to byte address
    7972:	dd cf       	rjmp	.-70     	; 0x792e <processOptiboot+0x40>
    7974:	84 36       	cpi	r24, 0x64	; 100
		address = newAddress;
    7976:	09 f0       	breq	.+2      	; 0x797a <processOptiboot+0x8c>
    7978:	61 c0       	rjmp	.+194    	; 0x7a3c <processOptiboot+0x14e>
    797a:	4f df       	rcall	.-354    	; 0x781a <getch>
    797c:	4e df       	rcall	.-356    	; 0x781a <getch>
    797e:	80 93 2a 01 	sts	0x012A, r24
		verifySpace();
	} else if(ch == STK_UNIVERSAL) {
    7982:	4b df       	rcall	.-362    	; 0x781a <getch>
		// UNIVERSAL command is ignored
		getNch(4);
    7984:	e0 91 28 01 	lds	r30, 0x0128
    7988:	f0 91 29 01 	lds	r31, 0x0129
		putch(0x00);
    798c:	80 e7       	ldi	r24, 0x70	; 112
	}
	/* Write memory, length is big endian and is in bytes */
	else if(ch == STK_PROG_PAGE) {
    798e:	e0 30       	cpi	r30, 0x00	; 0
    7990:	f8 07       	cpc	r31, r24
    7992:	20 f4       	brcc	.+8      	; 0x799c <processOptiboot+0xae>
		// PROGRAM PAGE - we support flash programming only, not EEPROM
		uint8_t  buff[256];
		uint8_t* bufPtr;
		uint16_t addrPtr;

		getch();			/* getlen() */
    7994:	83 e0       	ldi	r24, 0x03	; 3
    7996:	80 93 57 00 	sts	0x0057, r24
		length = getch();
    799a:	e8 95       	spm
    799c:	8e 01       	movw	r16, r28
    799e:	0f 5f       	subi	r16, 0xFF	; 255
		getch();
    79a0:	1f 4f       	sbci	r17, 0xFF	; 255
    79a2:	3b df       	rcall	.-394    	; 0x781a <getch>

		// If we are in RWW section, immediately start page erase
		if(address < NRWWSTART) boot_page_erase((uint16_t)(void*)address);
    79a4:	f8 01       	movw	r30, r16
    79a6:	81 93       	st	Z+, r24
    79a8:	8f 01       	movw	r16, r30
    79aa:	80 91 2a 01 	lds	r24, 0x012A
    79ae:	81 50       	subi	r24, 0x01	; 1
    79b0:	80 93 2a 01 	sts	0x012A, r24
    79b4:	88 23       	and	r24, r24
    79b6:	a9 f7       	brne	.-22     	; 0x79a2 <processOptiboot+0xb4>
    79b8:	e0 91 28 01 	lds	r30, 0x0128
    79bc:	f0 91 29 01 	lds	r31, 0x0129
    79c0:	80 e7       	ldi	r24, 0x70	; 112

		// While that is going on, read in page contents
		bufPtr = buff;
		do* bufPtr++ = getch();
    79c2:	e0 30       	cpi	r30, 0x00	; 0
    79c4:	f8 07       	cpc	r31, r24
    79c6:	20 f0       	brcs	.+8      	; 0x79d0 <processOptiboot+0xe2>
    79c8:	83 e0       	ldi	r24, 0x03	; 3
    79ca:	80 93 57 00 	sts	0x0057, r24
		while(--length);
    79ce:	e8 95       	spm
    79d0:	7a df       	rcall	.-268    	; 0x78c6 <verifySpace>
    79d2:	07 b6       	in	r0, 0x37	; 55
    79d4:	00 fc       	sbrc	r0, 0
    79d6:	fd cf       	rjmp	.-6      	; 0x79d2 <processOptiboot+0xe4>
    79d8:	60 91 28 01 	lds	r22, 0x0128

		// If we are in NRWW section, page erase has to be delayed until now.
		// Todo: Take RAMPZ into account
		if(address >= NRWWSTART) boot_page_erase((uint16_t)(void*)address);
    79dc:	70 91 29 01 	lds	r23, 0x0129
    79e0:	09 81       	ldd	r16, Y+1	; 0x01
    79e2:	fb 01       	movw	r30, r22
    79e4:	40 e4       	ldi	r20, 0x40	; 64
    79e6:	51 e0       	ldi	r21, 0x01	; 1
    79e8:	9e 01       	movw	r18, r28
    79ea:	2f 5f       	subi	r18, 0xFF	; 255
    79ec:	3f 4f       	sbci	r19, 0xFF	; 255
    79ee:	26 1b       	sub	r18, r22
    79f0:	37 0b       	sbc	r19, r23

		// Read command terminator, start reply
		verifySpace();
    79f2:	10 e0       	ldi	r17, 0x00	; 0
    79f4:	d9 01       	movw	r26, r18

		// If only a partial page is to be programmed, the erase might not be complete.
		// So check that here
		boot_spm_busy_wait();
    79f6:	ae 0f       	add	r26, r30
    79f8:	bf 1f       	adc	r27, r31
    79fa:	11 96       	adiw	r26, 0x01	; 1

		// Copy buffer into programming buffer
		bufPtr = buff;
		addrPtr = (uint16_t)(void*)address;
    79fc:	8c 91       	ld	r24, X
    79fe:	11 97       	sbiw	r26, 0x01	; 1
    7a00:	90 e0       	ldi	r25, 0x00	; 0
    7a02:	98 2f       	mov	r25, r24
		// If only a partial page is to be programmed, the erase might not be complete.
		// So check that here
		boot_spm_busy_wait();

		// Copy buffer into programming buffer
		bufPtr = buff;
    7a04:	88 27       	eor	r24, r24
    7a06:	80 2b       	or	r24, r16
		addrPtr = (uint16_t)(void*)address;
		ch = SPM_PAGESIZE / 2;
    7a08:	91 2b       	or	r25, r17
		do {
			uint16_t a;
			a = *bufPtr++;
			a |= (*bufPtr++) << 8;
			boot_page_fill((uint16_t)(void*)addrPtr, a);
    7a0a:	0c 01       	movw	r0, r24
	while(--count);
	verifySpace();
}


uint8_t processOptiboot(void)
    7a0c:	50 93 57 00 	sts	0x0057, r21
    7a10:	e8 95       	spm
    7a12:	11 24       	eor	r1, r1
    7a14:	41 50       	subi	r20, 0x01	; 1
		bufPtr = buff;
		addrPtr = (uint16_t)(void*)address;
		ch = SPM_PAGESIZE / 2;
		do {
			uint16_t a;
			a = *bufPtr++;
    7a16:	29 f0       	breq	.+10     	; 0x7a22 <processOptiboot+0x134>
	while(--count);
	verifySpace();
}


uint8_t processOptiboot(void)
    7a18:	12 96       	adiw	r26, 0x02	; 2
    7a1a:	0c 91       	ld	r16, X
    7a1c:	12 97       	sbiw	r26, 0x02	; 2
		addrPtr = (uint16_t)(void*)address;
		ch = SPM_PAGESIZE / 2;
		do {
			uint16_t a;
			a = *bufPtr++;
			a |= (*bufPtr++) << 8;
    7a1e:	32 96       	adiw	r30, 0x02	; 2
    7a20:	e8 cf       	rjmp	.-48     	; 0x79f2 <processOptiboot+0x104>
    7a22:	85 e0       	ldi	r24, 0x05	; 5
    7a24:	fb 01       	movw	r30, r22
    7a26:	80 93 57 00 	sts	0x0057, r24
    7a2a:	e8 95       	spm
    7a2c:	07 b6       	in	r0, 0x37	; 55
			boot_page_fill((uint16_t)(void*)addrPtr, a);
    7a2e:	00 fc       	sbrc	r0, 0
    7a30:	fd cf       	rjmp	.-6      	; 0x7a2c <processOptiboot+0x13e>
    7a32:	81 e1       	ldi	r24, 0x11	; 17
    7a34:	80 93 57 00 	sts	0x0057, r24
			addrPtr += 2;
		} while(--ch);
    7a38:	e8 95       	spm
    7a3a:	31 c0       	rjmp	.+98     	; 0x7a9e <processOptiboot+0x1b0>
		addrPtr = (uint16_t)(void*)address;
		ch = SPM_PAGESIZE / 2;
		do {
			uint16_t a;
			a = *bufPtr++;
			a |= (*bufPtr++) << 8;
    7a3c:	84 37       	cpi	r24, 0x74	; 116
    7a3e:	d1 f4       	brne	.+52     	; 0x7a74 <processOptiboot+0x186>
    7a40:	ec de       	rcall	.-552    	; 0x781a <getch>
    7a42:	eb de       	rcall	.-554    	; 0x781a <getch>
    7a44:	80 93 2a 01 	sts	0x012A, r24
			boot_page_fill((uint16_t)(void*)addrPtr, a);
			addrPtr += 2;
		} while(--ch);

		// Write from programming buffer
		boot_page_write((uint16_t)(void*)address);
    7a48:	e8 de       	rcall	.-560    	; 0x781a <getch>
    7a4a:	3d df       	rcall	.-390    	; 0x78c6 <verifySpace>
    7a4c:	e0 91 28 01 	lds	r30, 0x0128
		boot_spm_busy_wait();
    7a50:	f0 91 29 01 	lds	r31, 0x0129
    7a54:	cf 01       	movw	r24, r30

#if defined(RWWSRE)
		// Reenable read access to flash
		boot_rww_enable();
    7a56:	01 96       	adiw	r24, 0x01	; 1
    7a58:	90 93 29 01 	sts	0x0129, r25
    7a5c:	80 93 28 01 	sts	0x0128, r24
#endif
	}
	/* Read memory block mode, length is big endian.  */
	else if(ch == STK_READ_PAGE) {
    7a60:	84 91       	lpm	r24, Z
    7a62:	ce de       	rcall	.-612    	; 0x7800 <putch>
		// READ PAGE - we only read flash
		getch();			/* getlen() */
    7a64:	80 91 2a 01 	lds	r24, 0x012A
		length = getch();
    7a68:	81 50       	subi	r24, 0x01	; 1
    7a6a:	80 93 2a 01 	sts	0x012A, r24
    7a6e:	88 23       	and	r24, r24
		getch();
    7a70:	69 f7       	brne	.-38     	; 0x7a4c <processOptiboot+0x15e>
    7a72:	15 c0       	rjmp	.+42     	; 0x7a9e <processOptiboot+0x1b0>

		verifySpace();
    7a74:	85 37       	cpi	r24, 0x75	; 117
    7a76:	39 f4       	brne	.+14     	; 0x7a86 <processOptiboot+0x198>
			__asm__("elpm %0,Z\n":"=r"(result):"z"(address));
			putch(result);
			address++;
		} while(--length);
#else
		do putch(pgm_read_byte_near(address++));
    7a78:	26 df       	rcall	.-436    	; 0x78c6 <verifySpace>
    7a7a:	8e e1       	ldi	r24, 0x1E	; 30
    7a7c:	c1 de       	rcall	.-638    	; 0x7800 <putch>
    7a7e:	85 e9       	ldi	r24, 0x95	; 149
    7a80:	bf de       	rcall	.-642    	; 0x7800 <putch>
    7a82:	8f e0       	ldi	r24, 0x0F	; 15
    7a84:	54 cf       	rjmp	.-344    	; 0x792e <processOptiboot+0x40>
    7a86:	81 35       	cpi	r24, 0x51	; 81
    7a88:	49 f4       	brne	.+18     	; 0x7a9c <processOptiboot+0x1ae>
    7a8a:	1d df       	rcall	.-454    	; 0x78c6 <verifySpace>
    7a8c:	82 e0       	ldi	r24, 0x02	; 2
    7a8e:	90 e0       	ldi	r25, 0x00	; 0
    7a90:	6e ee       	ldi	r22, 0xEE	; 238
		while(--length);
    7a92:	22 d0       	rcall	.+68     	; 0x7ad8 <__eewr_byte_m328p>
    7a94:	80 e1       	ldi	r24, 0x10	; 16
    7a96:	b4 de       	rcall	.-664    	; 0x7800 <putch>
    7a98:	80 e0       	ldi	r24, 0x00	; 0
    7a9a:	04 c0       	rjmp	.+8      	; 0x7aa4 <processOptiboot+0x1b6>
    7a9c:	14 df       	rcall	.-472    	; 0x78c6 <verifySpace>
    7a9e:	80 e1       	ldi	r24, 0x10	; 16
    7aa0:	af de       	rcall	.-674    	; 0x7800 <putch>
#endif
	}
	/* Get device signature bytes  */
	else if(ch == STK_READ_SIGN) {
    7aa2:	81 e0       	ldi	r24, 0x01	; 1
    7aa4:	cf 5f       	subi	r28, 0xFF	; 255
		// READ SIGN - return what Avrdude wants to hear
		verifySpace();
    7aa6:	de 4f       	sbci	r29, 0xFE	; 254
    7aa8:	de bf       	out	0x3e, r29	; 62
		putch(SIGNATURE_0);
    7aaa:	cd bf       	out	0x3d, r28	; 61
    7aac:	df 91       	pop	r29
    7aae:	cf 91       	pop	r28
		putch(SIGNATURE_1);
    7ab0:	1f 91       	pop	r17
    7ab2:	0f 91       	pop	r16
    7ab4:	08 95       	ret

00007ab6 <memcpy_P>:
		putch(SIGNATURE_2);
    7ab6:	fb 01       	movw	r30, r22
    7ab8:	dc 01       	movw	r26, r24
	} else if(ch == STK_LEAVE_PROGMODE) {
    7aba:	02 c0       	rjmp	.+4      	; 0x7ac0 <memcpy_P+0xa>
    7abc:	05 90       	lpm	r0, Z+
		// Adaboot no-wait mod
		//watchdogConfig(WATCHDOG_16MS);
		verifySpace();
    7abe:	0d 92       	st	X+, r0
    7ac0:	41 50       	subi	r20, 0x01	; 1
		eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_OK_VALUE);
    7ac2:	50 40       	sbci	r21, 0x00	; 0
    7ac4:	d8 f7       	brcc	.-10     	; 0x7abc <memcpy_P+0x6>
    7ac6:	08 95       	ret

00007ac8 <__eerd_byte_m328p>:
    7ac8:	f9 99       	sbic	0x1f, 1	; 31
    7aca:	fe cf       	rjmp	.-4      	; 0x7ac8 <__eerd_byte_m328p>
		putch(STK_OK);
    7acc:	92 bd       	out	0x22, r25	; 34
    7ace:	81 bd       	out	0x21, r24	; 33
    7ad0:	f8 9a       	sbi	0x1f, 0	; 31
		return(0);
    7ad2:	99 27       	eor	r25, r25
    7ad4:	80 b5       	in	r24, 0x20	; 32
	} else {
		// This covers the response to commands like STK_ENTER_PROGMODE
		verifySpace();
    7ad6:	08 95       	ret

00007ad8 <__eewr_byte_m328p>:
    7ad8:	26 2f       	mov	r18, r22

00007ada <__eewr_r18_m328p>:
	}
	putch(STK_OK);
    7ada:	f9 99       	sbic	0x1f, 1	; 31
    7adc:	fe cf       	rjmp	.-4      	; 0x7ada <__eewr_r18_m328p>
    7ade:	1f ba       	out	0x1f, r1	; 31
	return(1);
    7ae0:	92 bd       	out	0x22, r25	; 34
}
    7ae2:	81 bd       	out	0x21, r24	; 33
    7ae4:	20 bd       	out	0x20, r18	; 32
    7ae6:	0f b6       	in	r0, 0x3f	; 63
    7ae8:	f8 94       	cli
    7aea:	fa 9a       	sbi	0x1f, 2	; 31
    7aec:	f9 9a       	sbi	0x1f, 1	; 31
    7aee:	0f be       	out	0x3f, r0	; 63
    7af0:	01 96       	adiw	r24, 0x01	; 1
    7af2:	08 95       	ret

00007af4 <_exit>:
    7af4:	f8 94       	cli

00007af6 <__stop_program>:
    7af6:	ff cf       	rjmp	.-2      	; 0x7af6 <__stop_program>
