{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618347854280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618347854280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 14 00:04:14 2021 " "Processing started: Wed Apr 14 00:04:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618347854280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618347854280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kd_tree -c kd_tree " "Command: quartus_map --read_settings_files=on --write_settings_files=off kd_tree -c kd_tree" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618347854281 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618347854597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618347854597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kd_tree.v 1 1 " "Found 1 design units, including 1 entities, in source file kd_tree.v" { { "Info" "ISGN_ENTITY_NAME" "1 kd_tree " "Found entity 1: kd_tree" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618347860407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618347860407 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "node.v(189) " "Verilog HDL information at node.v(189): always construct contains both blocking and non-blocking assignments" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 189 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1618347860409 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "node.v(207) " "Verilog HDL information at node.v(207): always construct contains both blocking and non-blocking assignments" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 207 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1618347860409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "node.v 1 1 " "Found 1 design units, including 1 entities, in source file node.v" { { "Info" "ISGN_ENTITY_NAME" "1 node " "Found entity 1: node" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618347860409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618347860409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_pe.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_pe.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_PE " "Found entity 1: cluster_PE" {  } { { "cluster_PE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_PE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618347860410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618347860410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manhattan.v 1 1 " "Found 1 design units, including 1 entities, in source file manhattan.v" { { "Info" "ISGN_ENTITY_NAME" "1 manhattan " "Found entity 1: manhattan" {  } { { "manhattan.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/manhattan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618347860412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618347860412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_ce.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_ce.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_CE " "Found entity 1: cluster_CE" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618347860413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618347860413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_ce_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_ce_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_ce_tb " "Found entity 1: cluster_ce_tb" {  } { { "cluster_ce_tb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_ce_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618347860414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618347860414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_pe_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_pe_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_pe_tb " "Found entity 1: cluster_pe_tb" {  } { { "cluster_pe_tb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_pe_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618347860415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618347860415 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "distance_calc node.v(57) " "Verilog HDL Implicit Net warning at node.v(57): created implicit net for \"distance_calc\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_dne node.v(130) " "Verilog HDL Implicit Net warning at node.v(130): created implicit net for \"left_dne\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_dne node.v(131) " "Verilog HDL Implicit Net warning at node.v(131): created implicit net for \"right_dne\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "both_dne node.v(132) " "Verilog HDL Implicit Net warning at node.v(132): created implicit net for \"both_dne\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_en node.v(133) " "Verilog HDL Implicit Net warning at node.v(133): created implicit net for \"left_en\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_en node.v(134) " "Verilog HDL Implicit Net warning at node.v(134): created implicit net for \"right_en\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ce_en node.v(135) " "Verilog HDL Implicit Net warning at node.v(135): created implicit net for \"ce_en\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pe_en node.v(136) " "Verilog HDL Implicit Net warning at node.v(136): created implicit net for \"pe_en\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sort_stable node.v(175) " "Verilog HDL Implicit Net warning at node.v(175): created implicit net for \"sort_stable\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 175 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_switch node.v(176) " "Verilog HDL Implicit Net warning at node.v(176): created implicit net for \"left_switch\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "self_switch node.v(177) " "Verilog HDL Implicit Net warning at node.v(177): created implicit net for \"self_switch\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 177 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_switch node.v(178) " "Verilog HDL Implicit Net warning at node.v(178): created implicit net for \"right_switch\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "distance_calc cluster_PE.v(35) " "Verilog HDL Implicit Net warning at cluster_PE.v(35): created implicit net for \"distance_calc\"" {  } { { "cluster_PE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_PE.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A cluster_CE.v(23) " "Verilog HDL Implicit Net warning at cluster_CE.v(23): created implicit net for \"A\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B cluster_CE.v(24) " "Verilog HDL Implicit Net warning at cluster_CE.v(24): created implicit net for \"B\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C cluster_CE.v(25) " "Verilog HDL Implicit Net warning at cluster_CE.v(25): created implicit net for \"C\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "point cluster_CE.v(36) " "Verilog HDL Implicit Net warning at cluster_CE.v(36): created implicit net for \"point\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "old_center cluster_CE.v(36) " "Verilog HDL Implicit Net warning at cluster_CE.v(36): created implicit net for \"old_center\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dst_done cluster_CE.v(36) " "Verilog HDL Implicit Net warning at cluster_CE.v(36): created implicit net for \"dst_done\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "parent_switch cluster_ce_tb.v(19) " "Verilog HDL Implicit Net warning at cluster_ce_tb.v(19): created implicit net for \"parent_switch\"" {  } { { "cluster_ce_tb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_ce_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860416 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "kd_tree " "Elaborating entity \"kd_tree\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618347860440 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading image.\\n kd_tree.v(203) " "Verilog HDL Display System Task info at kd_tree.v(203): Loading image.\\n" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 203 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618347860443 "|kd_tree"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "116 0 19 kd_tree.v(204) " "Verilog HDL warning at kd_tree.v(204): number of words (116) in memory file does not match the number of elements in the address range \[0:19\]" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 204 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1618347860443 "|kd_tree"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 kd_tree.v(217) " "Verilog HDL assignment warning at kd_tree.v(217): truncated value with size 32 to match size of target (27)" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860443 "|kd_tree"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 kd_tree.v(246) " "Verilog HDL assignment warning at kd_tree.v(246): truncated value with size 32 to match size of target (27)" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860443 "|kd_tree"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 kd_tree.v(269) " "Verilog HDL assignment warning at kd_tree.v(269): truncated value with size 32 to match size of target (4)" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860443 "|kd_tree"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "kd_tree.v(273) " "Verilog HDL warning at kd_tree.v(273): ignoring unsupported system task" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 273 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1618347860443 "|kd_tree"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_im.data_a 0 kd_tree.v(68) " "Net \"in_im.data_a\" at kd_tree.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1618347860443 "|kd_tree"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_im.waddr_a 0 kd_tree.v(68) " "Net \"in_im.waddr_a\" at kd_tree.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1618347860443 "|kd_tree"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_im.we_a 0 kd_tree.v(68) " "Net \"in_im.we_a\" at kd_tree.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1618347860443 "|kd_tree"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:root " "Elaborating entity \"node\" for hierarchy \"node:root\"" {  } { { "kd_tree.v" "root" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860444 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(57) " "Verilog HDL or VHDL warning at node.v(57): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860448 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(136) " "Verilog HDL or VHDL warning at node.v(136): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860448 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(45) " "Verilog HDL or VHDL warning at node.v(45): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860448 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(46) " "Verilog HDL or VHDL warning at node.v(46): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860448 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(47) " "Verilog HDL or VHDL warning at node.v(47): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860448 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(48) " "Verilog HDL or VHDL warning at node.v(48): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860448 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accX node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"accX\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860448 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accY node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"accY\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860448 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accZ node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"accZ\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860448 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter node.v(54) " "Verilog HDL or VHDL warning at node.v(54): object \"counter\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860448 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(55) " "Verilog HDL or VHDL warning at node.v(55): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860448 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(55) " "Verilog HDL or VHDL warning at node.v(55): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860448 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(223) " "Verilog HDL assignment warning at node.v(223): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860448 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(246) " "Verilog HDL assignment warning at node.v(246): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860448 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(247) " "Verilog HDL assignment warning at node.v(247): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860448 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(294) " "Verilog HDL assignment warning at node.v(294): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860448 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860448 "|kd_tree|node:root"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(379) " "Verilog HDL Case Statement information at node.v(379): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 379 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1618347860448 "|kd_tree|node:root"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:root\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:root\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860449 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(27) " "Verilog HDL assignment warning at cluster_CE.v(27): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860450 "|kd_tree|node:root|cluster_CE:c_ce"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "go_left cluster_CE.v(14) " "Output port \"go_left\" at cluster_CE.v(14) has no driver" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618347860450 "|kd_tree|node:root|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manhattan node:root\|cluster_CE:c_ce\|manhattan:m " "Elaborating entity \"manhattan\" for hierarchy \"node:root\|cluster_CE:c_ce\|manhattan:m\"" {  } { { "cluster_CE.v" "m" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:left " "Elaborating entity \"node\" for hierarchy \"node:left\"" {  } { { "kd_tree.v" "left" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860452 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(57) " "Verilog HDL or VHDL warning at node.v(57): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860456 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(136) " "Verilog HDL or VHDL warning at node.v(136): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860456 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(45) " "Verilog HDL or VHDL warning at node.v(45): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860456 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(46) " "Verilog HDL or VHDL warning at node.v(46): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860456 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(47) " "Verilog HDL or VHDL warning at node.v(47): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860456 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(48) " "Verilog HDL or VHDL warning at node.v(48): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860456 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accX node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"accX\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860456 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accY node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"accY\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860456 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accZ node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"accZ\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860456 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter node.v(54) " "Verilog HDL or VHDL warning at node.v(54): object \"counter\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860456 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(55) " "Verilog HDL or VHDL warning at node.v(55): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860456 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(55) " "Verilog HDL or VHDL warning at node.v(55): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860456 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(223) " "Verilog HDL assignment warning at node.v(223): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860456 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(246) " "Verilog HDL assignment warning at node.v(246): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860456 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(247) " "Verilog HDL assignment warning at node.v(247): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860456 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(294) " "Verilog HDL assignment warning at node.v(294): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860456 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860456 "|kd_tree|node:left"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(379) " "Verilog HDL Case Statement information at node.v(379): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 379 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1618347860456 "|kd_tree|node:left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:left\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:left\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860456 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(27) " "Verilog HDL assignment warning at cluster_CE.v(27): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860458 "|kd_tree|node:left|cluster_CE:c_ce"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "go_left cluster_CE.v(14) " "Output port \"go_left\" at cluster_CE.v(14) has no driver" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618347860458 "|kd_tree|node:left|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:right " "Elaborating entity \"node\" for hierarchy \"node:right\"" {  } { { "kd_tree.v" "right" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860458 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(57) " "Verilog HDL or VHDL warning at node.v(57): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860463 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(136) " "Verilog HDL or VHDL warning at node.v(136): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860463 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(45) " "Verilog HDL or VHDL warning at node.v(45): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860463 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(46) " "Verilog HDL or VHDL warning at node.v(46): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860463 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(47) " "Verilog HDL or VHDL warning at node.v(47): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860463 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(48) " "Verilog HDL or VHDL warning at node.v(48): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860463 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accX node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"accX\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860463 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accY node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"accY\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860463 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accZ node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"accZ\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860463 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter node.v(54) " "Verilog HDL or VHDL warning at node.v(54): object \"counter\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860463 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(55) " "Verilog HDL or VHDL warning at node.v(55): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860463 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(55) " "Verilog HDL or VHDL warning at node.v(55): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860463 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(223) " "Verilog HDL assignment warning at node.v(223): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860463 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(246) " "Verilog HDL assignment warning at node.v(246): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860463 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(247) " "Verilog HDL assignment warning at node.v(247): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860463 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(294) " "Verilog HDL assignment warning at node.v(294): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860463 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860463 "|kd_tree|node:right"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(379) " "Verilog HDL Case Statement information at node.v(379): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 379 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1618347860463 "|kd_tree|node:right"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:right\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:right\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(27) " "Verilog HDL assignment warning at cluster_CE.v(27): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860465 "|kd_tree|node:right|cluster_CE:c_ce"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "go_left cluster_CE.v(14) " "Output port \"go_left\" at cluster_CE.v(14) has no driver" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618347860465 "|kd_tree|node:right|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n1 " "Elaborating entity \"node\" for hierarchy \"node:n1\"" {  } { { "kd_tree.v" "n1" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860465 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(57) " "Verilog HDL or VHDL warning at node.v(57): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860470 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(136) " "Verilog HDL or VHDL warning at node.v(136): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860470 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(45) " "Verilog HDL or VHDL warning at node.v(45): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860470 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(46) " "Verilog HDL or VHDL warning at node.v(46): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860470 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(47) " "Verilog HDL or VHDL warning at node.v(47): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860470 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(48) " "Verilog HDL or VHDL warning at node.v(48): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860470 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accX node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"accX\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860470 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accY node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"accY\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860470 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accZ node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"accZ\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860470 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter node.v(54) " "Verilog HDL or VHDL warning at node.v(54): object \"counter\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860470 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(55) " "Verilog HDL or VHDL warning at node.v(55): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860470 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(55) " "Verilog HDL or VHDL warning at node.v(55): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860470 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(223) " "Verilog HDL assignment warning at node.v(223): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860470 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(246) " "Verilog HDL assignment warning at node.v(246): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860470 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(247) " "Verilog HDL assignment warning at node.v(247): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860470 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(294) " "Verilog HDL assignment warning at node.v(294): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860470 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860470 "|kd_tree|node:n1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(379) " "Verilog HDL Case Statement information at node.v(379): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 379 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1618347860470 "|kd_tree|node:n1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n1\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n1\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860471 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(27) " "Verilog HDL assignment warning at cluster_CE.v(27): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860472 "|kd_tree|node:n1|cluster_CE:c_ce"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "go_left cluster_CE.v(14) " "Output port \"go_left\" at cluster_CE.v(14) has no driver" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618347860472 "|kd_tree|node:n1|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n2 " "Elaborating entity \"node\" for hierarchy \"node:n2\"" {  } { { "kd_tree.v" "n2" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860472 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(57) " "Verilog HDL or VHDL warning at node.v(57): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860477 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(136) " "Verilog HDL or VHDL warning at node.v(136): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860477 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(45) " "Verilog HDL or VHDL warning at node.v(45): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860477 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(46) " "Verilog HDL or VHDL warning at node.v(46): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860477 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(47) " "Verilog HDL or VHDL warning at node.v(47): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860477 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(48) " "Verilog HDL or VHDL warning at node.v(48): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860477 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accX node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"accX\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860477 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accY node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"accY\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860477 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accZ node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"accZ\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860477 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter node.v(54) " "Verilog HDL or VHDL warning at node.v(54): object \"counter\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860477 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(55) " "Verilog HDL or VHDL warning at node.v(55): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860477 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(55) " "Verilog HDL or VHDL warning at node.v(55): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860477 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(223) " "Verilog HDL assignment warning at node.v(223): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860477 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(246) " "Verilog HDL assignment warning at node.v(246): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860477 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(247) " "Verilog HDL assignment warning at node.v(247): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860477 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(294) " "Verilog HDL assignment warning at node.v(294): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860477 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860477 "|kd_tree|node:n2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(379) " "Verilog HDL Case Statement information at node.v(379): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 379 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1618347860477 "|kd_tree|node:n2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n2\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n2\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860477 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(27) " "Verilog HDL assignment warning at cluster_CE.v(27): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860479 "|kd_tree|node:n2|cluster_CE:c_ce"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "go_left cluster_CE.v(14) " "Output port \"go_left\" at cluster_CE.v(14) has no driver" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618347860479 "|kd_tree|node:n2|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n3 " "Elaborating entity \"node\" for hierarchy \"node:n3\"" {  } { { "kd_tree.v" "n3" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860479 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(57) " "Verilog HDL or VHDL warning at node.v(57): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860484 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(136) " "Verilog HDL or VHDL warning at node.v(136): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860484 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(45) " "Verilog HDL or VHDL warning at node.v(45): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860484 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(46) " "Verilog HDL or VHDL warning at node.v(46): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860484 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(47) " "Verilog HDL or VHDL warning at node.v(47): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860484 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(48) " "Verilog HDL or VHDL warning at node.v(48): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860484 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accX node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"accX\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860484 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accY node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"accY\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860484 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accZ node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"accZ\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860484 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter node.v(54) " "Verilog HDL or VHDL warning at node.v(54): object \"counter\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860484 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(55) " "Verilog HDL or VHDL warning at node.v(55): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860484 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(55) " "Verilog HDL or VHDL warning at node.v(55): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860484 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(223) " "Verilog HDL assignment warning at node.v(223): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860484 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(246) " "Verilog HDL assignment warning at node.v(246): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860484 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(247) " "Verilog HDL assignment warning at node.v(247): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860484 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(294) " "Verilog HDL assignment warning at node.v(294): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860484 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860484 "|kd_tree|node:n3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(379) " "Verilog HDL Case Statement information at node.v(379): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 379 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1618347860484 "|kd_tree|node:n3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n3\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n3\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860484 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(27) " "Verilog HDL assignment warning at cluster_CE.v(27): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860486 "|kd_tree|node:n3|cluster_CE:c_ce"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "go_left cluster_CE.v(14) " "Output port \"go_left\" at cluster_CE.v(14) has no driver" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618347860486 "|kd_tree|node:n3|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n4 " "Elaborating entity \"node\" for hierarchy \"node:n4\"" {  } { { "kd_tree.v" "n4" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860486 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(57) " "Verilog HDL or VHDL warning at node.v(57): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860490 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(136) " "Verilog HDL or VHDL warning at node.v(136): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860491 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(45) " "Verilog HDL or VHDL warning at node.v(45): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860491 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(46) " "Verilog HDL or VHDL warning at node.v(46): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860491 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(47) " "Verilog HDL or VHDL warning at node.v(47): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860491 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(48) " "Verilog HDL or VHDL warning at node.v(48): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860491 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accX node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"accX\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860491 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accY node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"accY\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860491 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accZ node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"accZ\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860491 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter node.v(54) " "Verilog HDL or VHDL warning at node.v(54): object \"counter\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860491 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(55) " "Verilog HDL or VHDL warning at node.v(55): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860491 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(55) " "Verilog HDL or VHDL warning at node.v(55): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618347860491 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(223) " "Verilog HDL assignment warning at node.v(223): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860491 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(246) " "Verilog HDL assignment warning at node.v(246): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860491 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(247) " "Verilog HDL assignment warning at node.v(247): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860491 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(294) " "Verilog HDL assignment warning at node.v(294): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860491 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860491 "|kd_tree|node:n4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(379) " "Verilog HDL Case Statement information at node.v(379): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 379 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1618347860491 "|kd_tree|node:n4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n4\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n4\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618347860491 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(27) " "Verilog HDL assignment warning at cluster_CE.v(27): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618347860492 "|kd_tree|node:n4|cluster_CE:c_ce"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "go_left cluster_CE.v(14) " "Output port \"go_left\" at cluster_CE.v(14) has no driver" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618347860492 "|kd_tree|node:n4|cluster_CE:c_ce"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "kd_tree.v" "clk" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1618347860665 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1618347860665 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1618347861993 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1618347861996 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/output_files/kd_tree.map.smsg " "Generated suppressed messages file C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/output_files/kd_tree.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618347862023 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  165 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 165 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618347862094 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 14 00:04:22 2021 " "Processing ended: Wed Apr 14 00:04:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618347862094 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618347862094 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618347862094 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618347862094 ""}
