Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun  5 15:21:07 2022
| Host         : Chiro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_connect_wrapper_timing_summary_routed.rpt -pb design_connect_wrapper_timing_summary_routed.pb -rpx design_connect_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_connect_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/receiver/cnt_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/receiver/cnt_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/receiver/cnt_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/receiver/cnt_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/receiver/cnt_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/receiver/cnt_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/receiver/cnt_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/update_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/receiver/started_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/sender/cnt_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/sender/cnt_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/sender/cnt_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/sender/cnt_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/sender/cnt_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/sender/cnt_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/sender/cnt_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.180      -46.699                     43                  946        0.148        0.000                      0                  946        3.667        0.000                       0                   323  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
clk_50M                                  {0.000 10.000}       20.000          50.000          
  clk_out1_design_connect_clk_wiz_0_0_1  {0.000 4.167}        8.333           120.000         
  clkfbout_design_connect_clk_wiz_0_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                                                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_design_connect_clk_wiz_0_0_1       -2.180      -46.699                     43                  946        0.148        0.000                      0                  946        3.667        0.000                       0                   319  
  clkfbout_design_connect_clk_wiz_0_0_1                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_connect_clk_wiz_0_0_1
  To Clock:  clk_out1_design_connect_clk_wiz_0_0_1

Setup :           43  Failing Endpoints,  Worst Slack       -2.180ns,  Total Violation      -46.699ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.180ns  (required time - arrival time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.418ns  (logic 5.004ns (48.034%)  route 5.414ns (51.966%))
  Logic Levels:           22  (CARRY4=12 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.041ns = ( 7.293 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         1.520    -0.562    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X103Y13        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y13        FDRE (Prop_fdre_C_Q)         0.348    -0.214 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/Q
                         net (fo=5, routed)           0.346     0.132    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg_n_0_[1]
    SLICE_X102Y14        LUT2 (Prop_lut2_I0_O)        0.242     0.374 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_17/O
                         net (fo=1, routed)           0.000     0.374    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_17_n_0
    SLICE_X102Y14        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.818 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.818    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_11_n_0
    SLICE_X102Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.918 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.918    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_20_n_0
    SLICE_X102Y16        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.117 f  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_25/O[2]
                         net (fo=7, routed)           0.941     2.057    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_refData_T_1[10]
    SLICE_X99Y15         LUT6 (Prop_lut6_I1_O)        0.244     2.301 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_28/O
                         net (fo=5, routed)           0.471     2.772    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_28_n_0
    SLICE_X100Y15        LUT5 (Prop_lut5_I1_O)        0.105     2.877 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_24/O
                         net (fo=1, routed)           0.324     3.201    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_24_n_0
    SLICE_X100Y14        LUT6 (Prop_lut6_I2_O)        0.105     3.306 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_19/O
                         net (fo=4, routed)           0.375     3.681    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_19_n_0
    SLICE_X100Y15        LUT6 (Prop_lut6_I4_O)        0.105     3.786 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_23/O
                         net (fo=1, routed)           0.463     4.249    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_23_n_0
    SLICE_X99Y14         LUT6 (Prop_lut6_I0_O)        0.105     4.354 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_15/O
                         net (fo=2, routed)           0.243     4.597    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_15_n_0
    SLICE_X99Y12         LUT6 (Prop_lut6_I4_O)        0.105     4.702 f  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_9/O
                         net (fo=19, routed)          0.669     5.371    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_9_n_0
    SLICE_X101Y15        LUT6 (Prop_lut6_I4_O)        0.105     5.476 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.476    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_i_8_n_0
    SLICE_X101Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.916 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.916    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_n_0
    SLICE_X101Y16        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.181 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__1/O[1]
                         net (fo=2, routed)           0.534     6.715    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__1_n_6
    SLICE_X97Y17         LUT3 (Prop_lut3_I1_O)        0.250     6.965 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_1/O
                         net (fo=2, routed)           0.548     7.513    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_1_n_0
    SLICE_X101Y18        LUT4 (Prop_lut4_I0_O)        0.105     7.618 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.618    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_5_n_0
    SLICE_X101Y18        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.950 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.950    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_n_0
    SLICE_X101Y19        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.215 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__1/O[1]
                         net (fo=2, routed)           0.501     8.715    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/_GEN_26[12]
    SLICE_X99Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.581     9.296 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.296    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2_n_0
    SLICE_X99Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.394 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.394    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3_n_0
    SLICE_X99Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.492 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.492    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.590 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.590    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__5_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.855 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__6/O[1]
                         net (fo=1, routed)           0.000     9.855    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[31]_0[1]
    SLICE_X99Y23         FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         1.352     7.293    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X99Y23         FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[29]/C
                         clock pessimism              0.406     7.699    
                         clock uncertainty           -0.083     7.616    
    SLICE_X99Y23         FDRE (Setup_fdre_C_D)        0.059     7.675    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[29]
  -------------------------------------------------------------------
                         required time                          7.675    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                 -2.180    

Slack (VIOLATED) :        -2.175ns  (required time - arrival time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.413ns  (logic 4.999ns (48.009%)  route 5.414ns (51.991%))
  Logic Levels:           22  (CARRY4=12 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.041ns = ( 7.293 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         1.520    -0.562    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X103Y13        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y13        FDRE (Prop_fdre_C_Q)         0.348    -0.214 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/Q
                         net (fo=5, routed)           0.346     0.132    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg_n_0_[1]
    SLICE_X102Y14        LUT2 (Prop_lut2_I0_O)        0.242     0.374 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_17/O
                         net (fo=1, routed)           0.000     0.374    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_17_n_0
    SLICE_X102Y14        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.818 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.818    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_11_n_0
    SLICE_X102Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.918 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.918    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_20_n_0
    SLICE_X102Y16        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.117 f  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_25/O[2]
                         net (fo=7, routed)           0.941     2.057    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_refData_T_1[10]
    SLICE_X99Y15         LUT6 (Prop_lut6_I1_O)        0.244     2.301 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_28/O
                         net (fo=5, routed)           0.471     2.772    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_28_n_0
    SLICE_X100Y15        LUT5 (Prop_lut5_I1_O)        0.105     2.877 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_24/O
                         net (fo=1, routed)           0.324     3.201    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_24_n_0
    SLICE_X100Y14        LUT6 (Prop_lut6_I2_O)        0.105     3.306 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_19/O
                         net (fo=4, routed)           0.375     3.681    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_19_n_0
    SLICE_X100Y15        LUT6 (Prop_lut6_I4_O)        0.105     3.786 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_23/O
                         net (fo=1, routed)           0.463     4.249    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_23_n_0
    SLICE_X99Y14         LUT6 (Prop_lut6_I0_O)        0.105     4.354 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_15/O
                         net (fo=2, routed)           0.243     4.597    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_15_n_0
    SLICE_X99Y12         LUT6 (Prop_lut6_I4_O)        0.105     4.702 f  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_9/O
                         net (fo=19, routed)          0.669     5.371    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_9_n_0
    SLICE_X101Y15        LUT6 (Prop_lut6_I4_O)        0.105     5.476 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.476    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_i_8_n_0
    SLICE_X101Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.916 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.916    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_n_0
    SLICE_X101Y16        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.181 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__1/O[1]
                         net (fo=2, routed)           0.534     6.715    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__1_n_6
    SLICE_X97Y17         LUT3 (Prop_lut3_I1_O)        0.250     6.965 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_1/O
                         net (fo=2, routed)           0.548     7.513    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_1_n_0
    SLICE_X101Y18        LUT4 (Prop_lut4_I0_O)        0.105     7.618 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.618    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_5_n_0
    SLICE_X101Y18        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.950 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.950    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_n_0
    SLICE_X101Y19        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.215 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__1/O[1]
                         net (fo=2, routed)           0.501     8.715    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/_GEN_26[12]
    SLICE_X99Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.581     9.296 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.296    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2_n_0
    SLICE_X99Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.394 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.394    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3_n_0
    SLICE_X99Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.492 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.492    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.590 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.590    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__5_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.850 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__6/O[3]
                         net (fo=1, routed)           0.000     9.850    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[31]_0[3]
    SLICE_X99Y23         FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         1.352     7.293    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X99Y23         FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[31]/C
                         clock pessimism              0.406     7.699    
                         clock uncertainty           -0.083     7.616    
    SLICE_X99Y23         FDRE (Setup_fdre_C_D)        0.059     7.675    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[31]
  -------------------------------------------------------------------
                         required time                          7.675    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                 -2.175    

Slack (VIOLATED) :        -2.115ns  (required time - arrival time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.353ns  (logic 4.939ns (47.708%)  route 5.414ns (52.292%))
  Logic Levels:           22  (CARRY4=12 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.041ns = ( 7.293 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         1.520    -0.562    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X103Y13        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y13        FDRE (Prop_fdre_C_Q)         0.348    -0.214 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/Q
                         net (fo=5, routed)           0.346     0.132    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg_n_0_[1]
    SLICE_X102Y14        LUT2 (Prop_lut2_I0_O)        0.242     0.374 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_17/O
                         net (fo=1, routed)           0.000     0.374    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_17_n_0
    SLICE_X102Y14        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.818 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.818    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_11_n_0
    SLICE_X102Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.918 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.918    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_20_n_0
    SLICE_X102Y16        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.117 f  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_25/O[2]
                         net (fo=7, routed)           0.941     2.057    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_refData_T_1[10]
    SLICE_X99Y15         LUT6 (Prop_lut6_I1_O)        0.244     2.301 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_28/O
                         net (fo=5, routed)           0.471     2.772    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_28_n_0
    SLICE_X100Y15        LUT5 (Prop_lut5_I1_O)        0.105     2.877 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_24/O
                         net (fo=1, routed)           0.324     3.201    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_24_n_0
    SLICE_X100Y14        LUT6 (Prop_lut6_I2_O)        0.105     3.306 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_19/O
                         net (fo=4, routed)           0.375     3.681    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_19_n_0
    SLICE_X100Y15        LUT6 (Prop_lut6_I4_O)        0.105     3.786 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_23/O
                         net (fo=1, routed)           0.463     4.249    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_23_n_0
    SLICE_X99Y14         LUT6 (Prop_lut6_I0_O)        0.105     4.354 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_15/O
                         net (fo=2, routed)           0.243     4.597    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_15_n_0
    SLICE_X99Y12         LUT6 (Prop_lut6_I4_O)        0.105     4.702 f  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_9/O
                         net (fo=19, routed)          0.669     5.371    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_9_n_0
    SLICE_X101Y15        LUT6 (Prop_lut6_I4_O)        0.105     5.476 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.476    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_i_8_n_0
    SLICE_X101Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.916 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.916    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_n_0
    SLICE_X101Y16        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.181 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__1/O[1]
                         net (fo=2, routed)           0.534     6.715    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__1_n_6
    SLICE_X97Y17         LUT3 (Prop_lut3_I1_O)        0.250     6.965 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_1/O
                         net (fo=2, routed)           0.548     7.513    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_1_n_0
    SLICE_X101Y18        LUT4 (Prop_lut4_I0_O)        0.105     7.618 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.618    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_5_n_0
    SLICE_X101Y18        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.950 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.950    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_n_0
    SLICE_X101Y19        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.215 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__1/O[1]
                         net (fo=2, routed)           0.501     8.715    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/_GEN_26[12]
    SLICE_X99Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.581     9.296 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.296    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2_n_0
    SLICE_X99Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.394 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.394    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3_n_0
    SLICE_X99Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.492 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.492    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.590 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.590    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__5_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.790 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__6/O[2]
                         net (fo=1, routed)           0.000     9.790    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[31]_0[2]
    SLICE_X99Y23         FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         1.352     7.293    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X99Y23         FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[30]/C
                         clock pessimism              0.406     7.699    
                         clock uncertainty           -0.083     7.616    
    SLICE_X99Y23         FDRE (Setup_fdre_C_D)        0.059     7.675    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[30]
  -------------------------------------------------------------------
                         required time                          7.675    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                 -2.115    

Slack (VIOLATED) :        -2.096ns  (required time - arrival time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.334ns  (logic 4.920ns (47.611%)  route 5.414ns (52.389%))
  Logic Levels:           22  (CARRY4=12 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.041ns = ( 7.293 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         1.520    -0.562    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X103Y13        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y13        FDRE (Prop_fdre_C_Q)         0.348    -0.214 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/Q
                         net (fo=5, routed)           0.346     0.132    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg_n_0_[1]
    SLICE_X102Y14        LUT2 (Prop_lut2_I0_O)        0.242     0.374 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_17/O
                         net (fo=1, routed)           0.000     0.374    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_17_n_0
    SLICE_X102Y14        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.818 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.818    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_11_n_0
    SLICE_X102Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.918 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.918    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_20_n_0
    SLICE_X102Y16        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.117 f  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_25/O[2]
                         net (fo=7, routed)           0.941     2.057    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_refData_T_1[10]
    SLICE_X99Y15         LUT6 (Prop_lut6_I1_O)        0.244     2.301 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_28/O
                         net (fo=5, routed)           0.471     2.772    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_28_n_0
    SLICE_X100Y15        LUT5 (Prop_lut5_I1_O)        0.105     2.877 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_24/O
                         net (fo=1, routed)           0.324     3.201    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_24_n_0
    SLICE_X100Y14        LUT6 (Prop_lut6_I2_O)        0.105     3.306 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_19/O
                         net (fo=4, routed)           0.375     3.681    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_19_n_0
    SLICE_X100Y15        LUT6 (Prop_lut6_I4_O)        0.105     3.786 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_23/O
                         net (fo=1, routed)           0.463     4.249    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_23_n_0
    SLICE_X99Y14         LUT6 (Prop_lut6_I0_O)        0.105     4.354 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_15/O
                         net (fo=2, routed)           0.243     4.597    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_15_n_0
    SLICE_X99Y12         LUT6 (Prop_lut6_I4_O)        0.105     4.702 f  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_9/O
                         net (fo=19, routed)          0.669     5.371    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_9_n_0
    SLICE_X101Y15        LUT6 (Prop_lut6_I4_O)        0.105     5.476 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.476    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_i_8_n_0
    SLICE_X101Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.916 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.916    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_n_0
    SLICE_X101Y16        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.181 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__1/O[1]
                         net (fo=2, routed)           0.534     6.715    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__1_n_6
    SLICE_X97Y17         LUT3 (Prop_lut3_I1_O)        0.250     6.965 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_1/O
                         net (fo=2, routed)           0.548     7.513    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_1_n_0
    SLICE_X101Y18        LUT4 (Prop_lut4_I0_O)        0.105     7.618 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.618    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_5_n_0
    SLICE_X101Y18        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.950 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.950    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_n_0
    SLICE_X101Y19        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.215 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__1/O[1]
                         net (fo=2, routed)           0.501     8.715    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/_GEN_26[12]
    SLICE_X99Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.581     9.296 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.296    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2_n_0
    SLICE_X99Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.394 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.394    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3_n_0
    SLICE_X99Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.492 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.492    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.590 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.590    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__5_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.771 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__6/O[0]
                         net (fo=1, routed)           0.000     9.771    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[31]_0[0]
    SLICE_X99Y23         FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         1.352     7.293    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X99Y23         FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[28]/C
                         clock pessimism              0.406     7.699    
                         clock uncertainty           -0.083     7.616    
    SLICE_X99Y23         FDRE (Setup_fdre_C_D)        0.059     7.675    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[28]
  -------------------------------------------------------------------
                         required time                          7.675    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                 -2.096    

Slack (VIOLATED) :        -2.080ns  (required time - arrival time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.320ns  (logic 4.906ns (47.540%)  route 5.414ns (52.460%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 7.295 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         1.520    -0.562    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X103Y13        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y13        FDRE (Prop_fdre_C_Q)         0.348    -0.214 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/Q
                         net (fo=5, routed)           0.346     0.132    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg_n_0_[1]
    SLICE_X102Y14        LUT2 (Prop_lut2_I0_O)        0.242     0.374 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_17/O
                         net (fo=1, routed)           0.000     0.374    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_17_n_0
    SLICE_X102Y14        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.818 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.818    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_11_n_0
    SLICE_X102Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.918 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.918    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_20_n_0
    SLICE_X102Y16        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.117 f  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_25/O[2]
                         net (fo=7, routed)           0.941     2.057    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_refData_T_1[10]
    SLICE_X99Y15         LUT6 (Prop_lut6_I1_O)        0.244     2.301 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_28/O
                         net (fo=5, routed)           0.471     2.772    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_28_n_0
    SLICE_X100Y15        LUT5 (Prop_lut5_I1_O)        0.105     2.877 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_24/O
                         net (fo=1, routed)           0.324     3.201    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_24_n_0
    SLICE_X100Y14        LUT6 (Prop_lut6_I2_O)        0.105     3.306 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_19/O
                         net (fo=4, routed)           0.375     3.681    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_19_n_0
    SLICE_X100Y15        LUT6 (Prop_lut6_I4_O)        0.105     3.786 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_23/O
                         net (fo=1, routed)           0.463     4.249    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_23_n_0
    SLICE_X99Y14         LUT6 (Prop_lut6_I0_O)        0.105     4.354 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_15/O
                         net (fo=2, routed)           0.243     4.597    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_15_n_0
    SLICE_X99Y12         LUT6 (Prop_lut6_I4_O)        0.105     4.702 f  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_9/O
                         net (fo=19, routed)          0.669     5.371    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_9_n_0
    SLICE_X101Y15        LUT6 (Prop_lut6_I4_O)        0.105     5.476 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.476    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_i_8_n_0
    SLICE_X101Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.916 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.916    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_n_0
    SLICE_X101Y16        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.181 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__1/O[1]
                         net (fo=2, routed)           0.534     6.715    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__1_n_6
    SLICE_X97Y17         LUT3 (Prop_lut3_I1_O)        0.250     6.965 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_1/O
                         net (fo=2, routed)           0.548     7.513    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_1_n_0
    SLICE_X101Y18        LUT4 (Prop_lut4_I0_O)        0.105     7.618 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.618    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_5_n_0
    SLICE_X101Y18        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.950 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.950    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_n_0
    SLICE_X101Y19        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.215 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__1/O[1]
                         net (fo=2, routed)           0.501     8.715    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/_GEN_26[12]
    SLICE_X99Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.581     9.296 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.296    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2_n_0
    SLICE_X99Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.394 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.394    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3_n_0
    SLICE_X99Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.492 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.492    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.757 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__5/O[1]
                         net (fo=1, routed)           0.000     9.757    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[27]_1[1]
    SLICE_X99Y22         FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         1.354     7.295    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X99Y22         FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[25]/C
                         clock pessimism              0.406     7.701    
                         clock uncertainty           -0.083     7.618    
    SLICE_X99Y22         FDRE (Setup_fdre_C_D)        0.059     7.677    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[25]
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                 -2.080    

Slack (VIOLATED) :        -2.075ns  (required time - arrival time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.315ns  (logic 4.901ns (47.515%)  route 5.414ns (52.485%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 7.295 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         1.520    -0.562    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X103Y13        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y13        FDRE (Prop_fdre_C_Q)         0.348    -0.214 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/Q
                         net (fo=5, routed)           0.346     0.132    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg_n_0_[1]
    SLICE_X102Y14        LUT2 (Prop_lut2_I0_O)        0.242     0.374 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_17/O
                         net (fo=1, routed)           0.000     0.374    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_17_n_0
    SLICE_X102Y14        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.818 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.818    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_11_n_0
    SLICE_X102Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.918 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.918    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_20_n_0
    SLICE_X102Y16        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.117 f  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_25/O[2]
                         net (fo=7, routed)           0.941     2.057    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_refData_T_1[10]
    SLICE_X99Y15         LUT6 (Prop_lut6_I1_O)        0.244     2.301 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_28/O
                         net (fo=5, routed)           0.471     2.772    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_28_n_0
    SLICE_X100Y15        LUT5 (Prop_lut5_I1_O)        0.105     2.877 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_24/O
                         net (fo=1, routed)           0.324     3.201    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_24_n_0
    SLICE_X100Y14        LUT6 (Prop_lut6_I2_O)        0.105     3.306 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_19/O
                         net (fo=4, routed)           0.375     3.681    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_19_n_0
    SLICE_X100Y15        LUT6 (Prop_lut6_I4_O)        0.105     3.786 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_23/O
                         net (fo=1, routed)           0.463     4.249    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_23_n_0
    SLICE_X99Y14         LUT6 (Prop_lut6_I0_O)        0.105     4.354 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_15/O
                         net (fo=2, routed)           0.243     4.597    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_15_n_0
    SLICE_X99Y12         LUT6 (Prop_lut6_I4_O)        0.105     4.702 f  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_9/O
                         net (fo=19, routed)          0.669     5.371    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_9_n_0
    SLICE_X101Y15        LUT6 (Prop_lut6_I4_O)        0.105     5.476 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.476    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_i_8_n_0
    SLICE_X101Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.916 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.916    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_n_0
    SLICE_X101Y16        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.181 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__1/O[1]
                         net (fo=2, routed)           0.534     6.715    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__1_n_6
    SLICE_X97Y17         LUT3 (Prop_lut3_I1_O)        0.250     6.965 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_1/O
                         net (fo=2, routed)           0.548     7.513    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_1_n_0
    SLICE_X101Y18        LUT4 (Prop_lut4_I0_O)        0.105     7.618 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.618    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_5_n_0
    SLICE_X101Y18        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.950 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.950    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_n_0
    SLICE_X101Y19        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.215 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__1/O[1]
                         net (fo=2, routed)           0.501     8.715    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/_GEN_26[12]
    SLICE_X99Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.581     9.296 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.296    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2_n_0
    SLICE_X99Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.394 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.394    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3_n_0
    SLICE_X99Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.492 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.492    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.752 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__5/O[3]
                         net (fo=1, routed)           0.000     9.752    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[27]_1[3]
    SLICE_X99Y22         FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         1.354     7.295    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X99Y22         FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[27]/C
                         clock pessimism              0.406     7.701    
                         clock uncertainty           -0.083     7.618    
    SLICE_X99Y22         FDRE (Setup_fdre_C_D)        0.059     7.677    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[27]
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                 -2.075    

Slack (VIOLATED) :        -2.015ns  (required time - arrival time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.255ns  (logic 4.841ns (47.208%)  route 5.414ns (52.792%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 7.295 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         1.520    -0.562    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X103Y13        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y13        FDRE (Prop_fdre_C_Q)         0.348    -0.214 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/Q
                         net (fo=5, routed)           0.346     0.132    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg_n_0_[1]
    SLICE_X102Y14        LUT2 (Prop_lut2_I0_O)        0.242     0.374 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_17/O
                         net (fo=1, routed)           0.000     0.374    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_17_n_0
    SLICE_X102Y14        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.818 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.818    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_11_n_0
    SLICE_X102Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.918 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.918    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_20_n_0
    SLICE_X102Y16        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.117 f  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_25/O[2]
                         net (fo=7, routed)           0.941     2.057    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_refData_T_1[10]
    SLICE_X99Y15         LUT6 (Prop_lut6_I1_O)        0.244     2.301 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_28/O
                         net (fo=5, routed)           0.471     2.772    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_28_n_0
    SLICE_X100Y15        LUT5 (Prop_lut5_I1_O)        0.105     2.877 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_24/O
                         net (fo=1, routed)           0.324     3.201    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_24_n_0
    SLICE_X100Y14        LUT6 (Prop_lut6_I2_O)        0.105     3.306 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_19/O
                         net (fo=4, routed)           0.375     3.681    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_19_n_0
    SLICE_X100Y15        LUT6 (Prop_lut6_I4_O)        0.105     3.786 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_23/O
                         net (fo=1, routed)           0.463     4.249    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_23_n_0
    SLICE_X99Y14         LUT6 (Prop_lut6_I0_O)        0.105     4.354 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_15/O
                         net (fo=2, routed)           0.243     4.597    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_15_n_0
    SLICE_X99Y12         LUT6 (Prop_lut6_I4_O)        0.105     4.702 f  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_9/O
                         net (fo=19, routed)          0.669     5.371    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_9_n_0
    SLICE_X101Y15        LUT6 (Prop_lut6_I4_O)        0.105     5.476 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.476    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_i_8_n_0
    SLICE_X101Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.916 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.916    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_n_0
    SLICE_X101Y16        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.181 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__1/O[1]
                         net (fo=2, routed)           0.534     6.715    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__1_n_6
    SLICE_X97Y17         LUT3 (Prop_lut3_I1_O)        0.250     6.965 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_1/O
                         net (fo=2, routed)           0.548     7.513    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_1_n_0
    SLICE_X101Y18        LUT4 (Prop_lut4_I0_O)        0.105     7.618 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.618    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_5_n_0
    SLICE_X101Y18        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.950 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.950    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_n_0
    SLICE_X101Y19        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.215 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__1/O[1]
                         net (fo=2, routed)           0.501     8.715    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/_GEN_26[12]
    SLICE_X99Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.581     9.296 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.296    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2_n_0
    SLICE_X99Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.394 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.394    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3_n_0
    SLICE_X99Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.492 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.492    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.692 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__5/O[2]
                         net (fo=1, routed)           0.000     9.692    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[27]_1[2]
    SLICE_X99Y22         FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         1.354     7.295    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X99Y22         FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[26]/C
                         clock pessimism              0.406     7.701    
                         clock uncertainty           -0.083     7.618    
    SLICE_X99Y22         FDRE (Setup_fdre_C_D)        0.059     7.677    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[26]
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                 -2.015    

Slack (VIOLATED) :        -1.996ns  (required time - arrival time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.236ns  (logic 4.822ns (47.110%)  route 5.414ns (52.890%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 7.295 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         1.520    -0.562    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X103Y13        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y13        FDRE (Prop_fdre_C_Q)         0.348    -0.214 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/Q
                         net (fo=5, routed)           0.346     0.132    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg_n_0_[1]
    SLICE_X102Y14        LUT2 (Prop_lut2_I0_O)        0.242     0.374 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_17/O
                         net (fo=1, routed)           0.000     0.374    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_17_n_0
    SLICE_X102Y14        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.818 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.818    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_11_n_0
    SLICE_X102Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.918 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.918    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_20_n_0
    SLICE_X102Y16        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.117 f  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_25/O[2]
                         net (fo=7, routed)           0.941     2.057    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_refData_T_1[10]
    SLICE_X99Y15         LUT6 (Prop_lut6_I1_O)        0.244     2.301 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_28/O
                         net (fo=5, routed)           0.471     2.772    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_28_n_0
    SLICE_X100Y15        LUT5 (Prop_lut5_I1_O)        0.105     2.877 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_24/O
                         net (fo=1, routed)           0.324     3.201    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_24_n_0
    SLICE_X100Y14        LUT6 (Prop_lut6_I2_O)        0.105     3.306 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_19/O
                         net (fo=4, routed)           0.375     3.681    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_19_n_0
    SLICE_X100Y15        LUT6 (Prop_lut6_I4_O)        0.105     3.786 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_23/O
                         net (fo=1, routed)           0.463     4.249    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_23_n_0
    SLICE_X99Y14         LUT6 (Prop_lut6_I0_O)        0.105     4.354 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_15/O
                         net (fo=2, routed)           0.243     4.597    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_15_n_0
    SLICE_X99Y12         LUT6 (Prop_lut6_I4_O)        0.105     4.702 f  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_9/O
                         net (fo=19, routed)          0.669     5.371    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_9_n_0
    SLICE_X101Y15        LUT6 (Prop_lut6_I4_O)        0.105     5.476 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.476    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_i_8_n_0
    SLICE_X101Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.916 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.916    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_n_0
    SLICE_X101Y16        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.181 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__1/O[1]
                         net (fo=2, routed)           0.534     6.715    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__1_n_6
    SLICE_X97Y17         LUT3 (Prop_lut3_I1_O)        0.250     6.965 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_1/O
                         net (fo=2, routed)           0.548     7.513    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_1_n_0
    SLICE_X101Y18        LUT4 (Prop_lut4_I0_O)        0.105     7.618 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.618    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_5_n_0
    SLICE_X101Y18        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.950 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.950    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_n_0
    SLICE_X101Y19        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.215 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__1/O[1]
                         net (fo=2, routed)           0.501     8.715    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/_GEN_26[12]
    SLICE_X99Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.581     9.296 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.296    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2_n_0
    SLICE_X99Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.394 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.394    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3_n_0
    SLICE_X99Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.492 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.492    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.673 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__5/O[0]
                         net (fo=1, routed)           0.000     9.673    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[27]_1[0]
    SLICE_X99Y22         FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         1.354     7.295    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X99Y22         FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[24]/C
                         clock pessimism              0.406     7.701    
                         clock uncertainty           -0.083     7.618    
    SLICE_X99Y22         FDRE (Setup_fdre_C_D)        0.059     7.677    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[24]
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                 -1.996    

Slack (VIOLATED) :        -1.982ns  (required time - arrival time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.222ns  (logic 4.808ns (47.037%)  route 5.414ns (52.963%))
  Logic Levels:           20  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 7.295 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         1.520    -0.562    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X103Y13        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y13        FDRE (Prop_fdre_C_Q)         0.348    -0.214 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/Q
                         net (fo=5, routed)           0.346     0.132    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg_n_0_[1]
    SLICE_X102Y14        LUT2 (Prop_lut2_I0_O)        0.242     0.374 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_17/O
                         net (fo=1, routed)           0.000     0.374    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_17_n_0
    SLICE_X102Y14        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.818 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.818    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_11_n_0
    SLICE_X102Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.918 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.918    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_20_n_0
    SLICE_X102Y16        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.117 f  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_25/O[2]
                         net (fo=7, routed)           0.941     2.057    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_refData_T_1[10]
    SLICE_X99Y15         LUT6 (Prop_lut6_I1_O)        0.244     2.301 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_28/O
                         net (fo=5, routed)           0.471     2.772    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_28_n_0
    SLICE_X100Y15        LUT5 (Prop_lut5_I1_O)        0.105     2.877 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_24/O
                         net (fo=1, routed)           0.324     3.201    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_24_n_0
    SLICE_X100Y14        LUT6 (Prop_lut6_I2_O)        0.105     3.306 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_19/O
                         net (fo=4, routed)           0.375     3.681    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_19_n_0
    SLICE_X100Y15        LUT6 (Prop_lut6_I4_O)        0.105     3.786 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_23/O
                         net (fo=1, routed)           0.463     4.249    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_23_n_0
    SLICE_X99Y14         LUT6 (Prop_lut6_I0_O)        0.105     4.354 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_15/O
                         net (fo=2, routed)           0.243     4.597    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_15_n_0
    SLICE_X99Y12         LUT6 (Prop_lut6_I4_O)        0.105     4.702 f  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_9/O
                         net (fo=19, routed)          0.669     5.371    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_9_n_0
    SLICE_X101Y15        LUT6 (Prop_lut6_I4_O)        0.105     5.476 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.476    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_i_8_n_0
    SLICE_X101Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.916 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.916    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_n_0
    SLICE_X101Y16        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.181 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__1/O[1]
                         net (fo=2, routed)           0.534     6.715    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__1_n_6
    SLICE_X97Y17         LUT3 (Prop_lut3_I1_O)        0.250     6.965 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_1/O
                         net (fo=2, routed)           0.548     7.513    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_1_n_0
    SLICE_X101Y18        LUT4 (Prop_lut4_I0_O)        0.105     7.618 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.618    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_5_n_0
    SLICE_X101Y18        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.950 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.950    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_n_0
    SLICE_X101Y19        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.215 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__1/O[1]
                         net (fo=2, routed)           0.501     8.715    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/_GEN_26[12]
    SLICE_X99Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.581     9.296 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.296    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2_n_0
    SLICE_X99Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.394 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.394    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3_n_0
    SLICE_X99Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.659 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4/O[1]
                         net (fo=1, routed)           0.000     9.659    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[23]_1[1]
    SLICE_X99Y21         FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         1.354     7.295    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X99Y21         FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[21]/C
                         clock pessimism              0.406     7.701    
                         clock uncertainty           -0.083     7.618    
    SLICE_X99Y21         FDRE (Setup_fdre_C_D)        0.059     7.677    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[21]
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                 -1.982    

Slack (VIOLATED) :        -1.977ns  (required time - arrival time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.217ns  (logic 4.803ns (47.012%)  route 5.414ns (52.989%))
  Logic Levels:           20  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 7.295 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         1.520    -0.562    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X103Y13        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y13        FDRE (Prop_fdre_C_Q)         0.348    -0.214 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[1]/Q
                         net (fo=5, routed)           0.346     0.132    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg_n_0_[1]
    SLICE_X102Y14        LUT2 (Prop_lut2_I0_O)        0.242     0.374 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_17/O
                         net (fo=1, routed)           0.000     0.374    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_17_n_0
    SLICE_X102Y14        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.818 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.818    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_11_n_0
    SLICE_X102Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.918 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.918    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_20_n_0
    SLICE_X102Y16        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.117 f  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_25/O[2]
                         net (fo=7, routed)           0.941     2.057    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_refData_T_1[10]
    SLICE_X99Y15         LUT6 (Prop_lut6_I1_O)        0.244     2.301 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_28/O
                         net (fo=5, routed)           0.471     2.772    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_28_n_0
    SLICE_X100Y15        LUT5 (Prop_lut5_I1_O)        0.105     2.877 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_24/O
                         net (fo=1, routed)           0.324     3.201    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_24_n_0
    SLICE_X100Y14        LUT6 (Prop_lut6_I2_O)        0.105     3.306 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_19/O
                         net (fo=4, routed)           0.375     3.681    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_19_n_0
    SLICE_X100Y15        LUT6 (Prop_lut6_I4_O)        0.105     3.786 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_23/O
                         net (fo=1, routed)           0.463     4.249    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_23_n_0
    SLICE_X99Y14         LUT6 (Prop_lut6_I0_O)        0.105     4.354 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_15/O
                         net (fo=2, routed)           0.243     4.597    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_15_n_0
    SLICE_X99Y12         LUT6 (Prop_lut6_I4_O)        0.105     4.702 f  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_9/O
                         net (fo=19, routed)          0.669     5.371    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry_i_9_n_0
    SLICE_X101Y15        LUT6 (Prop_lut6_I4_O)        0.105     5.476 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.476    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_i_8_n_0
    SLICE_X101Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.916 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.916    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__0_n_0
    SLICE_X101Y16        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.181 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__1/O[1]
                         net (fo=2, routed)           0.534     6.715    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul_carry__1_n_6
    SLICE_X97Y17         LUT3 (Prop_lut3_I1_O)        0.250     6.965 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_1/O
                         net (fo=2, routed)           0.548     7.513    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_1_n_0
    SLICE_X101Y18        LUT4 (Prop_lut4_I0_O)        0.105     7.618 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.618    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_i_5_n_0
    SLICE_X101Y18        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.950 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.950    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__0_n_0
    SLICE_X101Y19        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.215 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/mul__82_carry__1/O[1]
                         net (fo=2, routed)           0.501     8.715    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/_GEN_26[12]
    SLICE_X99Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.581     9.296 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.296    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2_n_0
    SLICE_X99Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.394 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.394    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3_n_0
    SLICE_X99Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.654 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4/O[3]
                         net (fo=1, routed)           0.000     9.654    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[23]_1[3]
    SLICE_X99Y21         FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         1.354     7.295    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X99Y21         FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[23]/C
                         clock pessimism              0.406     7.701    
                         clock uncertainty           -0.083     7.618    
    SLICE_X99Y21         FDRE (Setup_fdre_C_D)        0.059     7.677    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[23]
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                 -1.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/sender/jump_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/sender/jump_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.871%)  route 0.096ns (34.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         0.639    -0.569    design_connect_i/ConnectWrapper_0/inst/Connect/sender/clock
    SLICE_X109Y11        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/jump_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y11        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/jump_reg[3]/Q
                         net (fo=7, routed)           0.096    -0.331    design_connect_i/ConnectWrapper_0/inst/Connect/sender/jump_reg__0[3]
    SLICE_X108Y11        LUT6 (Prop_lut6_I2_O)        0.045    -0.286 r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/jump[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.286    design_connect_i/ConnectWrapper_0/inst/Connect/sender/_jump_T_1[7]
    SLICE_X108Y11        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/jump_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         0.910    -0.805    design_connect_i/ConnectWrapper_0/inst/Connect/sender/clock
    SLICE_X108Y11        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/jump_reg[7]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X108Y11        FDRE (Hold_fdre_C_D)         0.121    -0.435    design_connect_i/ConnectWrapper_0/inst/Connect/sender/jump_reg[7]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/sender/jump_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/sender/jump_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.015%)  route 0.109ns (36.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         0.639    -0.569    design_connect_i/ConnectWrapper_0/inst/Connect/sender/clock
    SLICE_X109Y11        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/jump_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y11        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/jump_reg[5]/Q
                         net (fo=4, routed)           0.109    -0.318    design_connect_i/ConnectWrapper_0/inst/Connect/sender/jump_reg__0[5]
    SLICE_X108Y11        LUT5 (Prop_lut5_I4_O)        0.045    -0.273 r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/jump[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    design_connect_i/ConnectWrapper_0/inst/Connect/sender/_jump_T_1[6]
    SLICE_X108Y11        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/jump_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         0.910    -0.805    design_connect_i/ConnectWrapper_0/inst/Connect/sender/clock
    SLICE_X108Y11        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/jump_reg[6]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X108Y11        FDRE (Hold_fdre_C_D)         0.121    -0.435    design_connect_i/ConnectWrapper_0/inst/Connect/sender/jump_reg[6]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/sender/slowerClockReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/sender/slowerReset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.159%)  route 0.057ns (18.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         0.638    -0.570    design_connect_i/ConnectWrapper_0/inst/Connect/sender/clock
    SLICE_X112Y15        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/slowerClockReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y15        FDRE (Prop_fdre_C_Q)         0.148    -0.422 f  design_connect_i/ConnectWrapper_0/inst/Connect/sender/slowerClockReg_reg/Q
                         net (fo=1, routed)           0.057    -0.364    design_connect_i/ConnectWrapper_0/inst/Connect/sender/slowerClockReg
    SLICE_X112Y15        LUT5 (Prop_lut5_I2_O)        0.098    -0.266 r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/slowerReset_i_1/O
                         net (fo=1, routed)           0.000    -0.266    design_connect_i/ConnectWrapper_0/inst/Connect/sender/slowerReset_i_1_n_0
    SLICE_X112Y15        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/slowerReset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         0.907    -0.808    design_connect_i/ConnectWrapper_0/inst/Connect/sender/clock
    SLICE_X112Y15        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/slowerReset_reg/C
                         clock pessimism              0.239    -0.570    
    SLICE_X112Y15        FDRE (Hold_fdre_C_D)         0.120    -0.450    design_connect_i/ConnectWrapper_0/inst/Connect/sender/slowerReset_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.716%)  route 0.071ns (22.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         0.605    -0.603    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/clock
    SLICE_X102Y29        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y29        FDRE (Prop_fdre_C_Q)         0.148    -0.455 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/cnt_reg[0]/Q
                         net (fo=9, routed)           0.071    -0.384    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/cnt_reg_n_0_[0]
    SLICE_X102Y29        LUT6 (Prop_lut6_I4_O)        0.098    -0.286 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.286    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/cnt[4]
    SLICE_X102Y29        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         0.873    -0.842    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/clock
    SLICE_X102Y29        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/cnt_reg[4]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X102Y29        FDRE (Hold_fdre_C_D)         0.120    -0.483    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (54.865%)  route 0.155ns (45.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         0.637    -0.571    design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/clock
    SLICE_X109Y15        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y15        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt_reg[4]/Q
                         net (fo=9, routed)           0.155    -0.274    design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt_reg_n_0_[4]
    SLICE_X108Y15        LUT5 (Prop_lut5_I2_O)        0.048    -0.226 r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.226    design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt[7]
    SLICE_X108Y15        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         0.906    -0.809    design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/clock
    SLICE_X108Y15        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt_reg[7]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X108Y15        FDRE (Hold_fdre_C_D)         0.131    -0.427    design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/sender/exitCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/sender/exitCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.190ns (59.596%)  route 0.129ns (40.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         0.641    -0.567    design_connect_i/ConnectWrapper_0/inst/Connect/sender/clock
    SLICE_X110Y8         FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/exitCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y8         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/exitCnt_reg[2]/Q
                         net (fo=8, routed)           0.129    -0.297    design_connect_i/ConnectWrapper_0/inst/Connect/sender/exitCnt[2]
    SLICE_X111Y8         LUT4 (Prop_lut4_I3_O)        0.049    -0.248 r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/exitCnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.248    design_connect_i/ConnectWrapper_0/inst/Connect/sender/exitCnt_0[3]
    SLICE_X111Y8         FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/exitCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         0.912    -0.803    design_connect_i/ConnectWrapper_0/inst/Connect/sender/clock
    SLICE_X111Y8         FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/exitCnt_reg[3]/C
                         clock pessimism              0.250    -0.554    
    SLICE_X111Y8         FDRE (Hold_fdre_C_D)         0.104    -0.450    design_connect_i/ConnectWrapper_0/inst/Connect/sender/exitCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/calibrateResult_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/calibrateResult_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.246ns (75.288%)  route 0.081ns (24.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         0.611    -0.597    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/clock
    SLICE_X98Y12         FDSE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/calibrateResult_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y12         FDSE (Prop_fdse_C_Q)         0.148    -0.449 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/calibrateResult_reg[3]/Q
                         net (fo=5, routed)           0.081    -0.368    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/calibrateResult_reg_n_0_[3]
    SLICE_X98Y12         LUT6 (Prop_lut6_I1_O)        0.098    -0.270 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/calibrateResult[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/calibrateResult[1]_i_1_n_0
    SLICE_X98Y12         FDSE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/calibrateResult_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         0.879    -0.836    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/clock
    SLICE_X98Y12         FDSE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/calibrateResult_reg[1]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X98Y12         FDSE (Hold_fdse_C_D)         0.121    -0.476    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/calibrateResult_reg[1]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.468%)  route 0.155ns (45.532%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         0.637    -0.571    design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/clock
    SLICE_X109Y15        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y15        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt_reg[4]/Q
                         net (fo=9, routed)           0.155    -0.274    design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt_reg_n_0_[4]
    SLICE_X108Y15        LUT4 (Prop_lut4_I2_O)        0.045    -0.229 r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.229    design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt[6]
    SLICE_X108Y15        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         0.906    -0.809    design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/clock
    SLICE_X108Y15        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt_reg[6]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X108Y15        FDRE (Hold_fdre_C_D)         0.121    -0.437    design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/sender/exitCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/sender/exitCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.604%)  route 0.126ns (40.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         0.641    -0.567    design_connect_i/ConnectWrapper_0/inst/Connect/sender/clock
    SLICE_X111Y8         FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/exitCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/exitCnt_reg[0]/Q
                         net (fo=9, routed)           0.126    -0.300    design_connect_i/ConnectWrapper_0/inst/Connect/sender/exitCnt[0]
    SLICE_X110Y8         LUT3 (Prop_lut3_I2_O)        0.045    -0.255 r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/exitCnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.255    design_connect_i/ConnectWrapper_0/inst/Connect/sender/exitCnt_0[2]
    SLICE_X110Y8         FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/exitCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         0.912    -0.803    design_connect_i/ConnectWrapper_0/inst/Connect/sender/clock
    SLICE_X110Y8         FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/exitCnt_reg[2]/C
                         clock pessimism              0.250    -0.554    
    SLICE_X110Y8         FDRE (Hold_fdre_C_D)         0.091    -0.463    design_connect_i/ConnectWrapper_0/inst/Connect/sender/exitCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/calibrateIndex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/calibrateResult_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.351%)  route 0.165ns (46.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         0.610    -0.598    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/clock
    SLICE_X99Y13         FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/calibrateIndex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/calibrateIndex_reg[0]/Q
                         net (fo=43, routed)          0.165    -0.291    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/calibrateIndex[0]
    SLICE_X98Y13         LUT5 (Prop_lut5_I0_O)        0.048    -0.243 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/calibrateResult[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/calibrateResult[0]_i_1_n_0
    SLICE_X98Y13         FDSE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/calibrateResult_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=317, routed)         0.878    -0.837    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/clock
    SLICE_X98Y13         FDSE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/calibrateResult_reg[0]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X98Y13         FDSE (Hold_fdse_C_D)         0.133    -0.452    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/calibrateResult_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_connect_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.109         8.333       5.224      DSP48_X3Y4       design_connect_i/ConnectWrapper_0/inst/Connect/receiver/waveBuffer_1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.109         8.333       5.224      DSP48_X3Y5       design_connect_i/ConnectWrapper_0/inst/Connect/receiver/waveBuffer_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.109         8.333       5.224      DSP48_X4Y5       design_connect_i/ConnectWrapper_0/inst/Connect/receiver/waveBuffer_3_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.109         8.333       5.224      DSP48_X3Y6       design_connect_i/ConnectWrapper_0/inst/Connect/receiver/waveBuffer_4_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.109         8.333       5.224      DSP48_X3Y7       design_connect_i/ConnectWrapper_0/inst/Connect/receiver/waveBuffer_5_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.109         8.333       5.224      DSP48_X4Y4       design_connect_i/ConnectWrapper_0/inst/Connect/receiver/waveBuffer_0_reg/CLK
Min Period        n/a     BUFG/I              n/a            1.592         8.333       6.741      BUFGCTRL_X0Y16   design_connect_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.333       7.084      MMCME2_ADV_X1Y2  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X99Y13     design_connect_i/ConnectWrapper_0/inst/Connect/receiver/calibrateIndex_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X99Y13     design_connect_i/ConnectWrapper_0/inst/Connect/receiver/calibrateIndex_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.333       205.027    MMCME2_ADV_X1Y2  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X111Y8     design_connect_i/ConnectWrapper_0/inst/Connect/sender/exitCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X111Y8     design_connect_i/ConnectWrapper_0/inst/Connect/sender/exitCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X110Y8     design_connect_i/ConnectWrapper_0/inst/Connect/sender/exitCnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X111Y8     design_connect_i/ConnectWrapper_0/inst/Connect/sender/exitCnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X111Y8     design_connect_i/ConnectWrapper_0/inst/Connect/sender/exitCnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X110Y8     design_connect_i/ConnectWrapper_0/inst/Connect/sender/exitCnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X102Y29    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X102Y29    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X110Y18    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X110Y18    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X99Y13     design_connect_i/ConnectWrapper_0/inst/Connect/receiver/calibrateIndex_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X99Y13     design_connect_i/ConnectWrapper_0/inst/Connect/receiver/calibrateIndex_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X99Y13     design_connect_i/ConnectWrapper_0/inst/Connect/receiver/calibrateIndex_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X99Y13     design_connect_i/ConnectWrapper_0/inst/Connect/receiver/calibrateIndex_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X110Y15    design_connect_i/ConnectWrapper_0/inst/Connect/sender/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X110Y15    design_connect_i/ConnectWrapper_0/inst/Connect/sender/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X110Y14    design_connect_i/ConnectWrapper_0/inst/Connect/sender/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X110Y13    design_connect_i/ConnectWrapper_0/inst/Connect/sender/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X110Y14    design_connect_i/ConnectWrapper_0/inst/Connect/sender/cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X110Y14    design_connect_i/ConnectWrapper_0/inst/Connect/sender/cnt_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_connect_clk_wiz_0_0_1
  To Clock:  clkfbout_design_connect_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_connect_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   design_connect_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



