\hypertarget{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{\section{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def Struct Reference}
\label{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}\index{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def}}
}


Timing parameters For F\-S\-M\-C N\-A\-N\-D and P\-C\-C\-A\-R\-D Banks.  




{\ttfamily \#include $<$stm32f10x\-\_\-fsmc.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a31632aeb49269a29a39e3b191590b6dc}{F\-S\-M\-C\-\_\-\-Setup\-Time}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a99a7d54ed2674faa5a4e0f2669812855}{F\-S\-M\-C\-\_\-\-Wait\-Setup\-Time}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_ae2b53c2cfd55ff277f453613dcf7c8b2}{F\-S\-M\-C\-\_\-\-Hold\-Setup\-Time}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a8a2a2a9e71dbf276fddad2bb32c0d256}{F\-S\-M\-C\-\_\-\-Hi\-Z\-Setup\-Time}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Timing parameters For F\-S\-M\-C N\-A\-N\-D and P\-C\-C\-A\-R\-D Banks. 

Definition at line 150 of file stm32f10x\-\_\-fsmc.\-h.



\subsection{Field Documentation}
\hypertarget{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a8a2a2a9e71dbf276fddad2bb32c0d256}{\index{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Hi\-Z\-Setup\-Time@{F\-S\-M\-C\-\_\-\-Hi\-Z\-Setup\-Time}}
\index{F\-S\-M\-C\-\_\-\-Hi\-Z\-Setup\-Time@{F\-S\-M\-C\-\_\-\-Hi\-Z\-Setup\-Time}!FSMC_NAND_PCCARDTimingInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Hi\-Z\-Setup\-Time}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def\-::\-F\-S\-M\-C\-\_\-\-Hi\-Z\-Setup\-Time}}\label{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a8a2a2a9e71dbf276fddad2bb32c0d256}
\begin{DoxyVerb}   Defines the number of HCLK clock cycles during which the
\end{DoxyVerb}
 databus is kept in Hi\-Z after the start of a N\-A\-N\-D-\/\-Flash write access to common/\-Attribute or I/\-O memory space (depending on the memory space timing to be configured). This parameter can be a number between 0x00 and 0x\-F\-F 

Definition at line 171 of file stm32f10x\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_ae2b53c2cfd55ff277f453613dcf7c8b2}{\index{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Hold\-Setup\-Time@{F\-S\-M\-C\-\_\-\-Hold\-Setup\-Time}}
\index{F\-S\-M\-C\-\_\-\-Hold\-Setup\-Time@{F\-S\-M\-C\-\_\-\-Hold\-Setup\-Time}!FSMC_NAND_PCCARDTimingInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Hold\-Setup\-Time}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def\-::\-F\-S\-M\-C\-\_\-\-Hold\-Setup\-Time}}\label{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_ae2b53c2cfd55ff277f453613dcf7c8b2}
\begin{DoxyVerb}  Defines the number of HCLK clock cycles to hold address
\end{DoxyVerb}
 (and data for write access) after the command deassertion for N\-A\-N\-D-\/\-Flash read or write access to common/\-Attribute or I/\-O memory space (depending on the memory space timing to be configured). This parameter can be a number between 0x00 and 0x\-F\-F 

Definition at line 164 of file stm32f10x\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a31632aeb49269a29a39e3b191590b6dc}{\index{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Setup\-Time@{F\-S\-M\-C\-\_\-\-Setup\-Time}}
\index{F\-S\-M\-C\-\_\-\-Setup\-Time@{F\-S\-M\-C\-\_\-\-Setup\-Time}!FSMC_NAND_PCCARDTimingInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Setup\-Time}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def\-::\-F\-S\-M\-C\-\_\-\-Setup\-Time}}\label{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a31632aeb49269a29a39e3b191590b6dc}
\begin{DoxyVerb}      Defines the number of HCLK cycles to setup address before
\end{DoxyVerb}
 the command assertion for N\-A\-N\-D-\/\-Flash read or write access to common/\-Attribute or I/\-O memory space (depending on the memory space timing to be configured). This parameter can be a value between 0 and 0x\-F\-F. 

Definition at line 152 of file stm32f10x\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a99a7d54ed2674faa5a4e0f2669812855}{\index{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Wait\-Setup\-Time@{F\-S\-M\-C\-\_\-\-Wait\-Setup\-Time}}
\index{F\-S\-M\-C\-\_\-\-Wait\-Setup\-Time@{F\-S\-M\-C\-\_\-\-Wait\-Setup\-Time}!FSMC_NAND_PCCARDTimingInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Wait\-Setup\-Time}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def\-::\-F\-S\-M\-C\-\_\-\-Wait\-Setup\-Time}}\label{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a99a7d54ed2674faa5a4e0f2669812855}
\begin{DoxyVerb}  Defines the minimum number of HCLK cycles to assert the
\end{DoxyVerb}
 command for N\-A\-N\-D-\/\-Flash read or write access to common/\-Attribute or I/\-O memory space (depending on the memory space timing to be configured). This parameter can be a number between 0x00 and 0x\-F\-F 

Definition at line 158 of file stm32f10x\-\_\-fsmc.\-h.



The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F10x/\-Libraries/\-S\-T\-M32\-F10x\-\_\-\-Std\-Periph\-\_\-\-Driver/inc/\hyperlink{stm32f10x__fsmc_8h}{stm32f10x\-\_\-fsmc.\-h}\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F4xx/\-Libraries/\-S\-T\-M32\-F4xx\-\_\-\-Std\-Periph\-\_\-\-Driver/inc/\hyperlink{stm32f4xx__fsmc_8h}{stm32f4xx\-\_\-fsmc.\-h}\end{DoxyCompactItemize}
