; PUBLIC DEMO NETLIST
; This file shows the RX testbench topology and parameterization
; used by CONTOUR. It omits proprietary foundry model includes.
; Generate your own schematic design in ADS and extract the netlist.
; THIS FILE IS ONLY AN EXAMPLE

; Top Design: "rf_rx_lib:HB_MN2_a_0618:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="rf_rx_lib:HB_MN2_a_0618:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=2
; Library Name: rf_rx_lib
; Cell Name: MNlo_1_N
; View Name: schematic
define MNlo_1_N ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3aMNlo__1__N_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3aMNlo__1__N_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif
R:R1  vout vb R=20 kOhm Noise=yes 
C:C1  vin vout C=10 nF 
end MNlo_1_N

; Library Name: rf_rx_lib
; Cell Name: MNlo_1_P
; View Name: schematic
define MNlo_1_P ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3aMNlo__1__P_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3aMNlo__1__P_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif
R:R1  vout vb R=20 kOhm Noise=yes 
C:C1  vin vout C=1 nF 
end MNlo_1_P

; Library Name: rf_rx_lib
; Cell Name: case1_MN2_1
; View Name: schematic
define case1_MN2_1 ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase1__MN2__1_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase1__MN2__1_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=948.8906486996079
R:R1  vout vb R=20 kOhm Noise=yes 
C:C1  vin vout C=MN_C pF 
end case1_MN2_1

; Library Name: rf_rx_lib
; Cell Name: case1_MN2_2
; View Name: schematic
define case1_MN2_2 ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase1__MN2__2_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase1__MN2__2_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=965.6354698712519
MN_L=16.187107227517576
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vout vb L=MN_L nH Q=15 F=5 GHz Mode=1 Rdc=0.0 Ohm 
C:C1  vin vout C=MN_C pF 
end case1_MN2_2

; Library Name: rf_rx_lib
; Cell Name: case1_MN2_3
; View Name: schematic
define case1_MN2_3 ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase1__MN2__3_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase1__MN2__3_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=304.6833077964534
MN_L=2.0436750687270386
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vin vout L=MN_L nH Q=15 F=5 GHz Mode=1 Rdc=0.0 Ohm 
C:C1  vin vb C=MN_C pF 
end case1_MN2_3

; Library Name: rf_rx_lib
; Cell Name: case1_MN2_4
; View Name: schematic
define case1_MN2_4 ( vin  vout ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase1__MN2__4_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase1__MN2__4_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=684.2646032095057
C:C1  vin vout C=MN_C pF 
end case1_MN2_4

; Library Name: rf_rx_lib
; Cell Name: case1_MN2_5
; View Name: schematic
define case1_MN2_5 ( vin  vout ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase1__MN2__5_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase1__MN2__5_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_L=8.859034625418065
Q_L_matching=15
freq_L_matching=5.0
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vout vin L=MN_L nH Q=15 F=5 GHz Mode=1 Rdc=0.0 Ohm 
end case1_MN2_5

; Library Name: rf_rx_lib
; Cell Name: case2_MN2_1
; View Name: schematic
define case2_MN2_1 ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase2__MN2__1_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase2__MN2__1_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=808.1395675264605
R:R1  vout vb R=20 kOhm Noise=yes 
C:C1  vin vout C=MN_C pF 
end case2_MN2_1

; Library Name: rf_rx_lib
; Cell Name: case2_MN2_2
; View Name: schematic
define case2_MN2_2 ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase2__MN2__2_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase2__MN2__2_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=633.4404161347725
MN_L=17.442065744735583
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vout vb L=MN_L nH Q=15 F=5 GHz Mode=1 Rdc=0.0 Ohm 
C:C1  vin vout C=MN_C pF 
end case2_MN2_2

; Library Name: rf_rx_lib
; Cell Name: case2_MN2_3
; View Name: schematic
define case2_MN2_3 ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase2__MN2__3_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase2__MN2__3_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=803.6917096914245
MN_L=3.812744171832113
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vin vout L=MN_L nH Q=15 F=5 GHz Mode=1 Rdc=0.0 Ohm 
C:C1  vin vb C=MN_C pF 
end case2_MN2_3

; Library Name: rf_rx_lib
; Cell Name: case2_MN2_4
; View Name: schematic
define case2_MN2_4 ( vin  vout ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase2__MN2__4_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase2__MN2__4_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=892.5697425901287
C:C1  vin vout C=MN_C pF 
end case2_MN2_4

; Library Name: rf_rx_lib
; Cell Name: case2_MN2_5
; View Name: schematic
define case2_MN2_5 ( vin  vout ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase2__MN2__5_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase2__MN2__5_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_L=10.832910614121449
Q_L_matching=15
freq_L_matching=5.0
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vout vin L=MN_L nH Q=15 F=5 GHz Mode=1 Rdc=0.0 Ohm 
end case2_MN2_5

; Library Name: rf_rx_lib
; Cell Name: case3_MN2_1_N
; View Name: schematic
define case3_MN2_1_N ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase3__MN2__1__N_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase3__MN2__1__N_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=1.0
R:R1  vout vb R=20 kOhm Noise=yes 
C:C1  vin vout C=MN_C pF 
end case3_MN2_1_N

; Library Name: rf_rx_lib
; Cell Name: case3_MN2_1_P
; View Name: schematic
define case3_MN2_1_P ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase3__MN2__1__P_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase3__MN2__1__P_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=1.0
R:R1  vout vb R=20 kOhm Noise=yes 
C:C1  vin vout C=MN_C pF 
end case3_MN2_1_P

; Library Name: rf_rx_lib
; Cell Name: case3_MN2_2_N
; View Name: schematic
define case3_MN2_2_N ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase3__MN2__2__N_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase3__MN2__2__N_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=1.0
MN_L=10
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vout vb L=MN_L nH Q=15 F=5 GHz Mode=1 Rdc=0.0 Ohm 
C:C1  vin vout C=MN_C pF 
end case3_MN2_2_N

; Library Name: rf_rx_lib
; Cell Name: case3_MN2_2_P
; View Name: schematic
define case3_MN2_2_P ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase3__MN2__2__P_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase3__MN2__2__P_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=1.0
MN_L=10
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vout vb L=MN_L nH Q=15 F=5 GHz Mode=1 Rdc=0.0 Ohm 
C:C1  vin vout C=MN_C pF 
end case3_MN2_2_P

; Library Name: rf_rx_lib
; Cell Name: case3_MN2_3_N
; View Name: schematic
define case3_MN2_3_N ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase3__MN2__3__N_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase3__MN2__3__N_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=1.0
MN_L=10
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vin vout L=MN_L nH Q=15 F=5 GHz Mode=1 Rdc=0.0 Ohm 
C:C1  vin vb C=MN_C pF 
end case3_MN2_3_N

; Library Name: rf_rx_lib
; Cell Name: case3_MN2_3_P
; View Name: schematic
define case3_MN2_3_P ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase3__MN2__3__P_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase3__MN2__3__P_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=1.0
MN_L=10
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vin vout L=MN_L nH Q=15 F=5 GHz Mode=1 Rdc=0.0 Ohm 
C:C1  vin vb C=MN_C pF 
end case3_MN2_3_P

; Library Name: rf_rx_lib
; Cell Name: case3_MN2_4_N
; View Name: schematic
define case3_MN2_4_N ( vin  vout ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase3__MN2__4__N_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase3__MN2__4__N_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=1.0
C:C1  vin vout C=MN_C pF 
end case3_MN2_4_N

; Library Name: rf_rx_lib
; Cell Name: case3_MN2_4_P
; View Name: schematic
define case3_MN2_4_P ( vin  vout ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase3__MN2__4__P_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase3__MN2__4__P_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=1.0
C:C1  vin vout C=MN_C pF 
end case3_MN2_4_P

; Library Name: rf_rx_lib
; Cell Name: case3_MN2_5_N
; View Name: schematic
define case3_MN2_5_N ( vin  vout ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase3__MN2__5__N_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase3__MN2__5__N_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_L=10
Q_L_matching=15
freq_L_matching=5.0
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vout vin L=MN_L nH Q=15 F=5 GHz Mode=1 Rdc=0.0 Ohm 
end case3_MN2_5_N

; Library Name: rf_rx_lib
; Cell Name: case3_MN2_5_P
; View Name: schematic
define case3_MN2_5_P ( vin  vout ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase3__MN2__5__P_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase3__MN2__5__P_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_L=10
Q_L_matching=15
freq_L_matching=5.0
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vout vin L=MN_L nH Q=15 F=5 GHz Mode=1 Rdc=0.0 Ohm 
end case3_MN2_5_P

#ifndef inc_rf__rx__lib_3aHB__MN2__0618_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3aHB__MN2__0618_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

case1_Vout_lna=file{DAC7, "case1_Vout_fund"}
#uselib "ckt" , "DAC"
DAC:DAC5  File="/home/local/ace/hy7557/rf_rx_0306_wrk/HB_Z3_a_0618.ds" Type="dataset" Block="aele_112.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 
#uselib "ckt" , "DAC"
DAC:DAC4  File="/home/local/ace/hy7557/rf_rx_0306_wrk/HB_Z3_a_0618.ds" Type="dataset" Block="aele_117.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 
aele case2_Vin_fund_mn2_0=mix(HB.case2_vin_mn2_0,{0,1});case2_Vout_fund_mn2_0=case2_Vin_fund_mn2_0;case2_VoutDC_mn2_0=DC.case2_vin_mn2_0;
#uselib "ckt" , "DAC"
DAC:DAC3  File="/home/local/ace/hy7557/rf_rx_0306_wrk/data/HB_Z2_a_0618.ds" Type="dataset" Block="aele_92.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 
#uselib "ckt" , "DAC"
DAC:DAC2  File="/home/local/ace/hy7557/rf_rx_0306_wrk/HB_Z2_a_0618.ds" Type="dataset" Block="aele_91.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 

case1_Zin_add=file{DAC4, "case1_Zin_add"}

case3_mx_dd1=0.0
case3_mx_dd2=1.0
V_Source:SRC217  case2_vin_mn2_2 0 Type="V_1Tone" V[1]=case2_Vout_lna V Freq[1]=RFfreq GHz    Vdc=case2_VoutDC_lna V Vac=case2_Vout_lna V SaveCurrent=1 
V_Source:SRC216  case2_vin_mn2_1 0 Type="V_1Tone" V[1]=case2_Vout_lna V Freq[1]=RFfreq GHz    Vdc=case2_VoutDC_lna V Vac=case2_Vout_lna V SaveCurrent=1 
V_Source:SRC244  case3_vb_mn2_1_p 0 Type="V_DC" Vdc=case3_Vb_mn2_1_p SaveCurrent=1 
Port:Term173  case2_vout_mn2_5 0 Num=51 Z=case2_Zin_add Ohm Noise=yes 
aele case2_Vin_fund_mn2_2=mix(HB.case2_vin_mn2_2,{0,1});case2_Vout_fund_mn2_2=mix(HB.case2_vout_mn2_2,{0,1});case2_VoutDC_mn2_2=DC.case2_vout_mn2_2;
case2_MN2_1:X88  case2_vin_mn2_1 case2_vout_mn2_1 case2_vb_mn2_1 
V_Source:SRC206  case3_LO_Ip_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,0) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC205  case3_vb_mnlo_mx_dd1 0 Type="V_DC" Vdc=case3_Vb_mnlo_mx_dd1 V SaveCurrent=1 
Port:Term163  N__25 0 Num=38 Z=case2_Zout_lna Ohm Noise=yes 
Port:Term165  N__86 0 Num=40 Z=case2_Zout_lna Ohm Noise=yes 

Rs=50.0
RFpower=-50
Port:Term166  N__35 0 Num=41 Z=case2_Zout_lna Ohm Noise=yes 

RFfreq=5
IFfreq=0.05
df=0.01
LOfreq=RFfreq-IFfreq
V_Source:SRC242  case3_LO_Qp_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,90) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
Short:DC_Block199  N__25 case2_vin_mn2_1 Mode=1 
V_Source:SRC218  case2_vin_mn2_3 0 Type="V_1Tone" V[1]=case2_Vout_lna V Freq[1]=RFfreq GHz    Vdc=case2_VoutDC_lna V Vac=case2_Vout_lna V SaveCurrent=1 
DC:DC1 StatusLevel=2 DevOpPtLevel=0 UseFiniteDiff=no PrintOpPoint=no Restart=1 \
OutputPlan="DC1_Output" 

OutputPlan:DC1_Output \
      Type="Output" \
      UseNodeNestLevel=yes \
      NodeNestLevel=2 \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2 \
      SavedEquationName[1]="case1_VoutDC" \
      SavedEquationName[2]="case2_VoutDC" \
      SavedEquationName[3]="case3_VoutnDC" \
      SavedEquationName[4]="case3_VoutpDC" \
      UseDeviceCurrentNestLevel=no \
      DeviceCurrentNestLevel=0 \
      DeviceCurrentDeviceType="All" \
      DeviceCurrentSymSyntax=yes \
      UseCurrentNestLevel=yes \
      CurrentNestLevel=999 \
      UseDeviceVoltageNestLevel=no \
      DeviceVoltageNestLevel=0 \
      DeviceVoltageDeviceType="All"

Port:Term167  N__51 0 Num=45 Z=case2_Zout_lna Ohm Noise=yes 
MNlo_1_N:X110  case3_LO_Qn_mx_dd1 case3_LO_Qn_mxin_dd1 case3_vb_mnlo_mx_dd1 
V_Source:SRC219  case2_vin_mn2_4 0 Type="V_1Tone" V[1]=case2_Vout_lna V Freq[1]=RFfreq GHz    Vdc=case2_VoutDC_lna V Vac=case2_Vout_lna V SaveCurrent=1 
Port:Term172  case2_vout_mn2_4 0 Num=50 Z=case2_Zin_add Ohm Noise=yes 
MNlo_1_P:X101  case2_LO_Qp_mx_dd2 case2_LO_Qp_mxin_dd2 case2_vb_mnlo_mx_dd2 

case3_mn3_1_p=1.0
case3_mn3_1_n=case3_mn3_1_p
case3_mn3_2_p=0.0
case3_mn3_2_n=case3_mn3_2_p
case3_mn3_4_p=0.0
case3_mn3_4_n=case3_mn3_4_p

case2_mx_dd1=0.0
case2_mx_dd2=1.0
MNlo_1_P:X107  case3_LO_Ip_mx_dd1 case3_LO_Ip_mxin_dd1 case3_vb_mnlo_mx_dd1 

case2_Vb_mn3_1_p=1.0
case2_Vb_mn3_1_n=case2_Vb_mn3_1_p
case2_Vb_mn3_2_p=0.8
case2_Vb_mn3_2_n=case2_Vb_mn3_2_p

case1_Vdd_lna_ss1=2.0
case1_Vb_lna_ss1=1.47
case1_Vdd_lna_ss2=2.5
case1_Vb_lna_ss2=1.5
MNlo_1_P:X98  case2_LO_Ip_mx_dd2 case2_LO_Ip_mxin_dd2 case2_vb_mnlo_mx_dd2 
Port:Term171  case2_vout_mn2_3 0 Num=49 Z=case2_Zin_add Ohm Noise=yes 
Port:Term162  N__11 0 Num=37 Z=case2_Zout_lna Ohm Noise=yes 
V_Source:SRC141  case3_vdd_add_dd1 0 Type="V_DC" Vdc=case3_Vdd_add_dd1 V SaveCurrent=1 
V_Source:SRC161  case3_vdd_mx_dd2 0 Type="V_DC" Vdc=case3_Vdd_mx_dd2 V SaveCurrent=1 
Port:Term168  case2_vin_mn2_0 0 Num=46 Z=case2_Zin_add Ohm Noise=yes 

case1_Vb_mn3_1=1.0
case1_Vb_mn3_2=0.8
Port:Term169  case2_vout_mn2_1 0 Num=47 Z=case2_Zin_add Ohm Noise=yes 
V_Source:SRC238  case3_LO_In_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,180) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
case2_MN2_4:X90  case2_vin_mn2_4 case2_vout_mn2_4 
V_Source:SRC152  case3_vb_mn3_1_p 0 Type="V_DC" Vdc=case3_Vb_mn3_1_p V SaveCurrent=1 
V_Source:SRC207  case3_LO_Qp_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,90) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
Port:Term164  N__27 0 Num=39 Z=case2_Zout_lna Ohm Noise=yes 
aele case2_Vin_fund_mn2_3=mix(HB.case2_vin_mn2_3,{0,1});case2_Vout_fund_mn2_3=mix(HB.case2_vout_mn2_3,{0,1});case2_VoutDC_mn2_3=DC.case2_vout_mn2_3;
V_Source:SRC237  case3_LO_Qn_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,270) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
aele case2_Vin_fund_mn2_4=mix(HB.case2_vin_mn2_4,{0,1});case2_Vout_fund_mn2_4=mix(HB.case2_vout_mn2_4,{0,1});case2_VoutDC_mn2_4=DC.case2_vout_mn2_4;
V_Source:SRC241  case3_LO_Qn_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,270) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC210  case3_vb_mn2_2_p 0 Type="V_DC" Vdc=case3_Vb_mn2_2_p V SaveCurrent=1 
V_Source:SRC246  case3_vb_mn1_2 0 Type="V_DC" Vdc=case3_Vb_mn1_2 V SaveCurrent=1 
MNlo_1_N:X112  case3_LO_In_mx_dd2 case3_LO_In_mxin_dd2 case3_vb_mnlo_mx_dd2 
V_Source:SRC243  case3_vb_mn1_1 0 Type="V_DC" Vdc=case3_Vb_mn1_1 SaveCurrent=1 
Short:DC_Block192  N__51 case2_vin_mn2_5 Mode=1 
Port:Term170  case2_vout_mn2_2 0 Num=48 Z=case2_Zin_add Ohm Noise=yes 
V_Source:SRC195  case2_vb_mnlo_mx_dd1 0 Type="V_DC" Vdc=case2_Vb_mnlo_mx_dd1 SaveCurrent=1 
MNlo_1_N:X111  case3_LO_Qn_mx_dd2 case3_LO_Qn_mxin_dd2 case3_vb_mnlo_mx_dd2 
V_Source:SRC151  case3_vb_mn3_1_n 0 Type="V_DC" Vdc=case3_Vb_mn3_1_n V SaveCurrent=1 
Short:DC_Block191  N__86 case2_vin_mn2_3 Mode=1 
V_Source:SRC247  case3_vb_mnlo_mx_dd2 0 Type="V_DC" Vdc=case3_Vb_mnlo_mx_dd2 V SaveCurrent=1 
aele case2_Vin_fund_mn2_5=mix(HB.case2_vin_mn2_5,{0,1});case2_Vout_fund_mn2_5=mix(HB.case2_vout_mn2_5,{0,1});case2_VoutDC_mn2_5=DC.case2_vout_mn2_5;
V_Source:SRC208  case3_LO_In_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,180) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC209  case2_vin_mn2_0 0 Type="V_1Tone" V[1]=case2_Vout_lna V Freq[1]=RFfreq GHz    Vdc=case2_VoutDC_lna V Vac=case2_Vout_lna V SaveCurrent=1 
case2_MN2_2:X92  case2_vin_mn2_2 case2_vout_mn2_2 case2_vb_mn2_2 
V_Source:SRC138  case2_vb_add_sd2 0 Type="V_DC" Vdc=case2_Vb_add_sd2 V SaveCurrent=1 
Short:DC_Block195  N__27 case2_vin_mn2_2 Mode=1 
case2_MN2_3:X89  case2_vin_mn2_3 case2_vout_mn2_3 case2_vb_mn2_3 
case2_MN2_5:X91  case2_vin_mn2_5 case2_vout_mn2_5 
Short:DC_Block196  N__11 case2_vin_mn2_0 Mode=1 
V_Source:SRC156  case3_vb_mn3_2_p 0 Type="V_DC" Vdc=case3_Vb_mn3_2_p V SaveCurrent=1 
V_Source:SRC220  case2_vin_mn2_5 0 Type="V_1Tone" V[1]=case2_Vout_lna V Freq[1]=RFfreq GHz    Vdc=case2_VoutDC_lna V Vac=case2_Vout_lna V SaveCurrent=1 
Short:DC_Block193  N__35 case2_vin_mn2_4 Mode=1 

case2_Zout_lna=file{DAC13, "case2_Zout_lna"}

case2_mn3_1_p=1.0
case2_mn3_1_n=case2_mn3_1_p
case2_mn3_2_p=0.0
case2_mn3_2_n=case2_mn3_2_p
case2_mn3_4_p=0.0
case2_mn3_4_n=case2_mn3_4_p

case3_Vdd_mx_dd2=2.5
case3_Vb_mx_dd2=0.5
V_Source:SRC239  case3_vdd_lna_sd1 0 Type="V_DC" Vdc=case3_Vdd_lna_sd1 SaveCurrent=1 
V_Source:SRC154  case3_vb_mn3_2_n 0 Type="V_DC" Vdc=case3_Vb_mn3_2_n V SaveCurrent=1 
V_Source:SRC245  case3_vb_mn2_1_n 0 Type="V_DC" Vdc=case3_Vb_mn2_1_n V SaveCurrent=1 
aele case2_Vin_fund_mn2_1=mix(HB.case2_vin_mn2_1,{0,1});case2_Vout_fund_mn2_1=mix(HB.case2_vout_mn2_1,{0,1});case2_VoutDC_mn2_1=DC.case2_vout_mn2_1;
V_Source:SRC170  case1_vb_mn1_1 0 Type="V_DC" Vdc=case1_Vb_mn1_1 V SaveCurrent=1 
V_Source:SRC240  case3_LO_Ip_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,0) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC182  case2_LO_Ip_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,0) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
aele case3_Voutp_fund=case3_mn2_0_p*case3_Voutp_fund_mn2_0+case3_mn2_1_p*case3_Voutp_fund_mn2_1+case3_mn2_2_p*case3_Voutp_fund_mn2_2+case3_mn2_3_p*case3_Voutp_fund_mn2_3+case3_mn2_4_p*case3_Voutp_fund_mn2_4+case3_mn2_5_p*case3_Voutp_fund_mn2_5;case3_Voutn_fund=case3_mn2_0_n*case3_Voutn_fund_mn2_0+case3_mn2_1_n*case3_Voutn_fund_mn2_1+case3_mn2_2_n*case3_Voutn_fund_mn2_2+case3_mn2_3_n*case3_Voutn_fund_mn2_3+case3_mn2_4_n*case3_Voutn_fund_mn2_4+case3_mn2_5_n*case3_Voutn_fund_mn2_5;case3_VoutpDC=case3_mn2_0_p*case3_VoutpDC_mn2_0+case3_mn2_1_p*case3_VoutpDC_mn2_1+case3_mn2_2_p*case3_VoutpDC_mn2_2+case3_mn2_3_p*case3_VoutpDC_mn2_3+case3_mn2_4_p*case3_VoutpDC_mn2_4+case3_mn2_5_p*case3_VoutpDC_mn2_5;case3_VoutnDC=case3_mn2_0_n*case3_VoutnDC_mn2_0+case3_mn2_1_n*case3_VoutnDC_mn2_1+case3_mn2_2_n*case3_VoutnDC_mn2_2+case3_mn2_3_n*case3_VoutnDC_mn2_3+case3_mn2_4_n*case3_VoutnDC_mn2_4+case3_mn2_5_n*case3_VoutnDC_mn2_5;
V_Source:SRC204  case3_vb1_lna_sd1 0 Type="V_DC" Vdc=case3_Vb1_lna_sd1 V SaveCurrent=1 
V_Source:SRC162  case3_vb_mx_dd2 0 Type="V_DC" Vdc=case3_Vb_mx_dd2 V SaveCurrent=1 
V_Source:SRC163  case1_vb_mnlo_mx_sd1 0 Type="V_DC" Vdc=case1_Vb_mnlo_mx_sd1 V SaveCurrent=1 
aele case2_Vout_fund=case2_mn2_0*case2_Vout_fund_mn2_0+case2_mn2_1*case2_Vout_fund_mn2_1+case2_mn2_2*case2_Vout_fund_mn2_2+case2_mn2_3*case2_Vout_fund_mn2_3+case2_mn2_4*case2_Vout_fund_mn2_4+case2_mn2_5*case2_Vout_fund_mn2_5;case2_VoutDC=case2_mn2_0*case2_VoutDC_mn2_0+case2_mn2_1*case2_VoutDC_mn2_1+case2_mn2_2*case2_VoutDC_mn2_2+case2_mn2_3*case2_VoutDC_mn2_3+case2_mn2_4*case2_VoutDC_mn2_4+case2_mn2_5*case2_VoutDC_mn2_5;

case3_Vb_mnlo_mx_dd1=0.0
case3_Vb_mnlo_mx_dd2=1.4

case1_Vb_mn2_1=0.5
case1_Vb_mn2_2=0.8
case1_Vb_mn2_3=0.5

case2_Vb_mn1_1=0.5
case2_Vb_mn1_2=0.5
case2_Vb_mn1_3=0.5
V_Source:SRC201  case3_vb_mn1_3 0 Type="V_DC" Vdc=case3_Vb_mn1_3 V SaveCurrent=1 
HB:HB2 MaxOrder=5 Freq[1]=LOfreq GHz Freq[2]=RFfreq GHz Order[1]=11 Order[2]=3 StatusLevel=2 FundOversample=1 \
Restart=no OutputBudgetIV=no \
HBSS_WSP=0 SweepVar="RFfreq" SweepPlan="HB2_stim" OutputPlan="HB2_Output" UseKrylov=0 SamanskiiConstant=2 \


SweepPlan: HB2_stim Start=0.5 Stop=6.5 Step=0.1

OutputPlan:HB2_Output \
      Type="Output" \
      UseNodeNestLevel=yes \
      NodeNestLevel=2 \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2 \
      SavedEquationName[1]="case1_VoutDC" \
      SavedEquationName[2]="case1_Vout_fund" \
      SavedEquationName[3]="case2_VoutDC" \
      SavedEquationName[4]="case2_Vout_fund" \
      SavedEquationName[5]="case3_VoutnDC" \
      SavedEquationName[6]="case3_Voutn_fund" \
      SavedEquationName[7]="case3_VoutpDC" \
      SavedEquationName[8]="case3_Voutp_fund" \
      UseDeviceCurrentNestLevel=no \
      DeviceCurrentNestLevel=0 \
      DeviceCurrentDeviceType="All" \
      DeviceCurrentSymSyntax=yes \
      UseCurrentNestLevel=yes \
      CurrentNestLevel=999 \
      UseDeviceVoltageNestLevel=no \
      DeviceVoltageNestLevel=0 \
      DeviceVoltageDeviceType="All"

Tran:HB2_tran HB_Sol=1 SteadyState=1 StatusLevel=3 \
Freq[1]=LOfreq GHz Order[1]=11 

Component:tahb_HB2 Module="ATAHB" Type="ModelExtractor" \ 
 Tran_Analysis="HB2_tran" HB_Analysis="HB2" 

aele case1_Vout_fund=case1_mn2_0*case1_Vout_fund_mn2_0+case1_mn2_1*case1_Vout_fund_mn2_1+case1_mn2_2*case1_Vout_fund_mn2_2+case1_mn2_3*case1_Vout_fund_mn2_3+case1_mn2_4*case1_Vout_fund_mn2_4+case1_mn2_5*case1_Vout_fund_mn2_5;case1_VoutDC=case1_mn2_0*case1_VoutDC_mn2_0+case1_mn2_1*case1_VoutDC_mn2_1+case1_mn2_2*case1_VoutDC_mn2_2+case1_mn2_3*case1_VoutDC_mn2_3+case1_mn2_4*case1_VoutDC_mn2_4+case1_mn2_5*case1_VoutDC_mn2_5;

case1_mn2_0=1.0
case1_mn2_1=0.0
case1_mn2_2=0.0
case1_mn2_3=0.0
case1_mn2_4=0.0
case1_mn2_5=0.0
V_Source:SRC236  case3_vb_mn2_3_n 0 Type="V_DC" Vdc=case3_Vb_mn2_3_n V SaveCurrent=1 
V_Source:SRC234  case3_vb_mn2_3_p 0 Type="V_DC" Vdc=case3_Vb_mn2_3_p V SaveCurrent=1 
V_Source:SRC192  case2_LO_In_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,180) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC188  case2_LO_Qp_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,90) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 

case1_add_ss0=1.0

case3_mn1_0=1.0
case3_mn1_1=0.0
case3_mn1_2=0.0
case3_mn1_3=0.0
case3_mn1_4=0.0
case3_mn1_5=0.0

case3_Vb_mn2_1_p=0.5
case3_Vb_mn2_1_n=case3_Vb_mn2_1_p
case3_Vb_mn2_2_p=0.8
case3_Vb_mn2_2_n=case3_Vb_mn2_2_p
case3_Vb_mn2_3_p=0.5
case3_Vb_mn2_3_n=case3_Vb_mn2_3_p

case1_mn1_0=1.0
case1_mn1_1=0.0
case1_mn1_2=0.0
case1_mn1_3=0.0
case1_mn1_4=0.0
case1_mn1_5=0.0

case2_add_sd1=1.0
case2_add_sd2=0.0
V_Source:SRC171  case1_vb_lna_ss1 0 Type="V_DC" Vdc=case1_Vb_lna_ss1 V SaveCurrent=1 
V_Source:SRC157  case1_vdd_mx_sd1 0 Type="V_DC" Vdc=case1_Vdd_mx_sd1 V SaveCurrent=1 

case3_Vb_mn3_1_p=1.05
case3_Vb_mn3_1_n=case3_Vb_mn3_1_p
case3_Vb_mn3_2_p=0.8
case3_Vb_mn3_2_n=case3_Vb_mn3_2_p

case2_Vdd_mx_dd2=2.5
case2_Vb_mx_dd2=0.5

case1_Vb_mn1_1=0.5
case1_Vb_mn1_2=0.5
case1_Vb_mn1_3=0.5
V_Source:SRC142  case1_vb_mn3_1 0 Type="V_DC" Vdc=case1_Vb_mn3_1 V SaveCurrent=1 
V_Source:SRC144  case1_vb_mn3_2 0 Type="V_DC" Vdc=case1_Vb_mn3_2 V SaveCurrent=1 
MNlo_1_N:X95  case1_LO_In_mx_sd1 case1_LO_In_mxin_sd1 case1_vb_mnlo_mx_sd1 
MNlo_1_N:X96  case1_LO_Qn_mx_sd1 case1_LO_Qn_mxin_sd1 case1_vb_mnlo_mx_sd1 
V_Source:SRC184  case2_vdd_lna_ss2 0 Type="V_DC" Vdc=case2_Vdd_lna_ss2 V SaveCurrent=1 

case3_add_dd0=1.0
case3_add_dd1=0.0

case3_Vdd_add_dd1=2.0
V_Source:SRC167  case1_gnd 0 Type="V_DC" Vdc=0.0 V SaveCurrent=1 
V_Source:SRC177  case1_vb_lna_ss2 0 Type="V_DC" Vdc=case1_Vb_lna_ss2 V SaveCurrent=1 

case1_Zout_lna=file{DAC1, "case1_Zout_lna"}
#uselib "ckt" , "DAC"
DAC:DAC1  File="/home/local/ace/hy7557/rf_rx_0306_wrk/HB_Z2_a_0618.ds" Type="dataset" Block="aele_98.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 
#uselib "ckt" , "DAC"
DAC:DAC15  File="/home/local/ace/hy7557/rf_rx_0306_wrk/HB_LNA_a_0618.ds" Type="dataset" Block="aele_29.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 
V_Source:SRC175  case1_LO_Qn_mx_sd1 0 Type="V_1Tone" V[1]=polar(1.2,270) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 

case3_Vb_mn1_1=0.5
case3_Vb_mn1_2=0.5
case3_Vb_mn1_3=0.5
#uselib "ckt" , "DAC"
DAC:DAC16  File="/home/local/ace/hy7557/rf_rx_0306_wrk/DC_VDC1_a_0618.ds" Type="dataset" Block="aele_38.DC1" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="freq" iVal1=freq 
V_Source:SRC146  case2_vb_mn3_1_p 0 Type="V_DC" Vdc=case2_Vb_mn3_1_p SaveCurrent=1 
V_Source:SRC148  case2_vb_mn3_2_n 0 Type="V_DC" Vdc=case2_Vb_mn3_2_n V SaveCurrent=1 

case1_mn3_0=1.0
case1_mn3_1=0.0
case1_mn3_2=0.0
case1_mn3_4=0.0

case3_Zoutp_lna=file{DAC2, "case3_Zoutp_lna"}
case3_Zoutn_lna=file{DAC3, "case3_Zoutn_lna"}

case3_lna_sd1=1.0
V_Source:SRC197  case2_vb1_add_sd1 0 Type="V_DC" Vdc=case2_Vb1_add_sd1 V SaveCurrent=1 
V_Source:SRC139  case2_vdd_add_sd2 0 Type="V_DC" Vdc=case2_Vdd_add_sd2 V SaveCurrent=1 

case2_Vb_mnlo_mx_dd1=0.0
case2_Vb_mnlo_mx_dd2=0.5

case1_mx_sd1=1.0
MNlo_1_P:X108  case3_LO_Ip_mx_dd2 case3_LO_Ip_mxin_dd2 case3_vb_mnlo_mx_dd2 
V_Source:SRC169  case1_vdd_lna_ss2 0 Type="V_DC" Vdc=case1_Vdd_lna_ss2 V SaveCurrent=1 
V_Source:SRC158  case1_vb_mx_sd1 0 Type="V_DC" Vdc=case1_Vb_mx_sd1 V SaveCurrent=1 

case2_Vdd_add_sd1=2.5
case2_Vb1_add_sd1=1.5
case2_Vb2_add_sd1=1.8
case2_Vb3_add_sd1=1.9
case2_Vdd_add_sd2=2.5
case2_Vb_add_sd2=1.5
V_Source:SRC140  case2_vb3_add_sd1 0 Type="V_DC" Vdc=case2_Vb3_add_sd1 V SaveCurrent=1 
V_Source:SRC173  case1_LO_Qp_mx_sd1 0 Type="V_1Tone" V[1]=polar(1.2,90) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
MNlo_1_N:X104  case2_LO_Qn_mx_dd1 case2_LO_Qn_mxin_dd1 case2_vb_mnlo_mx_dd1 
V_Source:SRC185  case2_vb_mn1_3 0 Type="V_DC" Vdc=case2_Vb_mn1_3 V SaveCurrent=1 
V_Source:SRC168  case1_vb_mn1_2 0 Type="V_DC" Vdc=case1_Vb_mn1_2 V SaveCurrent=1 
MNlo_1_N:X103  case2_LO_In_mx_dd1 case2_LO_In_mxin_dd1 case2_vb_mnlo_mx_dd1 
V_Source:SRC143  case1_vdd_lna_ss1 0 Type="V_DC" Vdc=case1_Vdd_lna_ss1 V SaveCurrent=1 
MNlo_1_P:X106  case3_LO_Qp_mx_dd2 case3_LO_Qp_mxin_dd2 case3_vb_mnlo_mx_dd2 
MNlo_1_P:X105  case3_LO_Qp_mx_dd1 case3_LO_Qp_mxin_dd1 case3_vb_mnlo_mx_dd1 
#uselib "ckt" , "DAC"
DAC:DAC14  File="/home/local/ace/hy7557/rf_rx_0306_wrk/HB_Z3_a_0618.ds" Type="dataset" Block="aele_115.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 
#uselib "ckt" , "DAC"
DAC:DAC13  File="/home/local/ace/hy7557/rf_rx_0306_wrk/HB_Z2_a_0618.ds" Type="dataset" Block="aele_95.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 
V_Source:SRC180  case2_vb_mnlo_mx_dd2 0 Type="V_DC" Vdc=case2_Vb_mnlo_mx_dd2 V SaveCurrent=1 

case2_VoutDC_lna=file{DAC16, "case2_VoutDC_lna"}
MNlo_1_N:X102  case2_LO_Qn_mx_dd2 case2_LO_Qn_mxin_dd2 case2_vb_mnlo_mx_dd2 
V_Source:SRC203  case3_vb2_lna_sd1 0 Type="V_DC" Vdc=case3_Vb2_lna_sd1 V SaveCurrent=1 
V_Source:SRC172  case1_LO_In_mx_sd1 0 Type="V_1Tone" V[1]=polar(1.2,180) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC150  case2_vb_mn3_2_p 0 Type="V_DC" Vdc=case2_Vb_mn3_2_p V SaveCurrent=1 
V_Source:SRC107  case2_gnd 0 Type="V_DC" Vdc=0.0 V SaveCurrent=1 
V_Source:SRC198  case2_vb_mn2_3 0 Type="V_DC" Vdc=case2_Vb_mn2_3 V SaveCurrent=1 
V_Source:SRC199  case2_vb2_add_sd1 0 Type="V_DC" Vdc=case2_Vb2_add_sd1 V SaveCurrent=1 
V_Source:SRC186  case2_vb_mn1_2 0 Type="V_DC" Vdc=case2_Vb_mn1_2 V SaveCurrent=1 
MNlo_1_N:X97  case2_LO_In_mx_dd2 case2_LO_In_mxin_dd2 case2_vb_mnlo_mx_dd2 
V_Source:SRC159  case2_vb_mx_dd2 0 Type="V_DC" Vdc=case2_Vb_mx_dd2 V SaveCurrent=1 
V_Source:SRC181  case2_vb_lna_ss1 0 Type="V_DC" Vdc=case2_Vb_lna_ss1 V SaveCurrent=1 
V_Source:SRC174  case1_LO_Ip_mx_sd1 0 Type="V_1Tone" V[1]=polar(1.2,0) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 

case2_mn1_0=1.0
case2_mn1_1=0.0
case2_mn1_2=0.0
case2_mn1_3=0.0
case2_mn1_4=0.0
case2_mn1_5=0.0
V_Source:SRC160  case2_vdd_mx_dd2 0 Type="V_DC" Vdc=case2_Vdd_mx_dd2 SaveCurrent=1 
V_Source:SRC179  case2_vb_mn1_1 0 Type="V_DC" Vdc=case2_Vb_mn1_1 V SaveCurrent=1 
V_Source:SRC178  case2_vb_mn2_2 0 Type="V_DC" Vdc=case2_Vb_mn2_2 V SaveCurrent=1 
MNlo_1_P:X100  case2_LO_Qp_mx_dd1 case2_LO_Qp_mxin_dd1 case2_vb_mnlo_mx_dd1 

case1_Vdd_mx_sd1=2.5
case1_Vb_mx_sd1=1.6

case1=0
case2=0
case3=1.0
MNlo_1_P:X94  case1_LO_Ip_mx_sd1 case1_LO_Ip_mxin_sd1 case1_vb_mnlo_mx_sd1 
V_Source:SRC233  case2_vdd_add_sd1 0 Type="V_DC" Vdc=case2_Vdd_add_sd1 SaveCurrent=1 

case3_mn2_0_p=1.0
case3_mn2_0_n=case3_mn2_0_p
case3_mn2_1_p=0.0
case3_mn2_1_n=case3_mn2_1_p
case3_mn2_2_p=0.0
case3_mn2_2_n=case3_mn2_2_p
case3_mn2_3_p=0.0
case3_mn2_3_n=case3_mn2_3_p
case3_mn2_4_p=0.0
case3_mn2_4_n=case3_mn2_4_p
case3_mn2_5_p=0.0
case3_mn2_5_n=case3_mn2_5_p
V_Source:SRC165  case1_vb_mn2_3 0 Type="V_DC" Vdc=case1_Vb_mn2_3 V SaveCurrent=1 

case3_Zinp_add=file{DAC5, "case3_Zinp_add"}
case3_Zinn_add=file{DAC6, "case3_Zinn_add"}

case2_Zin_add=file{DAC14, "case2_Zin_add"}
V_Source:SRC196  case2_vb_mn2_1 0 Type="V_DC" Vdc=case2_Vb_mn2_1 SaveCurrent=1 
V_Source:SRC189  case2_LO_Qn_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,270) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 

case3_Vdd_lna_sd1=2.5
case3_Vb1_lna_sd1=1.4
case3_Vb2_lna_sd1=0.6

case2_mn2_0=1.0
case2_mn2_1=0.0
case2_mn2_2=0.0
case2_mn2_3=0.0
case2_mn2_4=0.0
case2_mn2_5=0.0
V_Source:SRC231  case2_LO_Qn_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,270) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC137  case1_vb_mn2_2 0 Type="V_DC" Vdc=case1_Vb_mn2_2 V SaveCurrent=1 
MNlo_1_P:X99  case2_LO_Ip_mx_dd1 case2_LO_Ip_mxin_dd1 case2_vb_mnlo_mx_dd1 
MNlo_1_P:X93  case1_LO_Qp_mx_sd1 case1_LO_Qp_mxin_sd1 case1_vb_mnlo_mx_sd1 
V_Source:SRC190  case2_LO_In_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,180) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 

case1_Vb_mnlo_mx_sd1=2.5

case3_Voutp_lna=file{DAC8, "case3_Voutp_fund"}
case3_Voutn_lna=file{DAC9, "case3_Voutn_fund"}
V_Source:SRC176  case1_vb_mn1_3 0 Type="V_DC" Vdc=case1_Vb_mn1_3 V SaveCurrent=1 
V_Source:SRC183  case2_LO_Qp_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,90) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
MNlo_1_N:X109  case3_LO_In_mx_dd1 case3_LO_In_mxin_dd1 case3_vb_mnlo_mx_dd1 
V_Source:SRC191  case2_LO_Ip_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,0) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC202  case3_gnd 0 Type="V_DC" Vdc=0.0 V SaveCurrent=1 

case3_VoutpDC_lna=file{DAC11, "case3_VoutpDC_lna"}
case3_VoutnDC_lna=file{DAC12, "case3_VoutnDC_lna"}

case2_lna_ss0=0.0
case2_lna_ss1=1.0
case2_lna_ss2=0.0
V_Source:SRC235  case3_vb_mn2_2_n 0 Type="V_DC" Vdc=case3_Vb_mn2_2_n V SaveCurrent=1 

case1_lna_ss0=0.0
case1_lna_ss1=1.0
case1_lna_ss2=0.0
V_Source:SRC164  case1_vb_mn2_1 0 Type="V_DC" Vdc=case1_Vb_mn2_1 V SaveCurrent=1 

case2_Vb_mn2_1=0.5
case2_Vb_mn2_2=0.8
case2_Vb_mn2_3=0.5

case2_Vout_lna=file{DAC15, "case2_Vout_fund"}
V_Source:SRC145  case2_vb_mn3_1_n 0 Type="V_DC" Vdc=case2_Vb_mn3_1_n V SaveCurrent=1 
V_Source:SRC232  case2_vdd_lna_ss1 0 Type="V_DC" Vdc=case2_Vdd_lna_ss1 SaveCurrent=1 
Port:Term127  case1_vin_mn2_0 0 Num=7 Z=case1_Zin_add Ohm Noise=yes 
Port:Term138  N__331 0 Num=13 Z=case3_Zoutp_lna Ohm Noise=yes 
V_Source:SRC193  case3_vinp_mn2_0 0 Type="V_1Tone" V[1]=case3_Voutp_lna V Freq[1]=RFfreq GHz    Vdc=case3_VoutpDC_lna V Vac=case3_Voutp_lna V SaveCurrent=1 
V_Source:SRC212  case1_vin_mn2_2 0 Type="V_1Tone" V[1]=case1_Vout_lna V Freq[1]=RFfreq GHz    Vdc=case1_VoutDC_lna V Vac=case1_Vout_lna V SaveCurrent=1 
V_Source:SRC211  case1_vin_mn2_1 0 Type="V_1Tone" V[1]=case1_Vout_lna V Freq[1]=RFfreq GHz    Vdc=case1_VoutDC_lna V Vac=case1_Vout_lna V SaveCurrent=1 
Short:DC_Block154  N__356 case1_vin_mn2_1 Mode=1 
Short:DC_Block152  N__216 case1_vin_mn2_0 Mode=1 
Port:Term126  N__216 0 Num=1 Z=case1_Zout_lna Ohm Noise=yes 
Port:Term131  N__91 0 Num=5 Z=case1_Zout_lna Ohm Noise=yes 
Port:Term129  N__365 0 Num=3 Z=case1_Zout_lna Ohm Noise=yes 
Short:DC_Block158  N__364 case1_vin_mn2_5 Mode=1 
Port:Term132  N__364 0 Num=6 Z=case1_Zout_lna Ohm Noise=yes 
case3_MN2_3_N:X83  case3_vinn_mn2_3 case3_voutn_mn2_3 case3_vb_mn2_3_n 
Port:Term146  N__291 0 Num=18 Z=case3_Zoutp_lna Ohm Noise=yes 
Port:Term141  case3_vinn_mn2_0 0 Num=31 Z=case3_Zinn_add Ohm Noise=yes 
aele case1_Vin_fund_mn2_0=mix(HB.case1_vin_mn2_0,{0,1});case1_Vout_fund_mn2_0=case1_Vin_fund_mn2_0;case1_VoutDC_mn2_0=DC.case1_vin_mn2_0;
V_Source:SRC215  case1_vin_mn2_5 0 Type="V_1Tone" V[1]=case1_Vout_lna V Freq[1]=RFfreq GHz    Vdc=case1_VoutDC_lna V Vac=case1_Vout_lna V SaveCurrent=1 
Port:Term128  N__356 0 Num=2 Z=case1_Zout_lna Ohm Noise=yes 
V_Source:SRC214  case1_vin_mn2_4 0 Type="V_1Tone" V[1]=case1_Vout_lna V Freq[1]=RFfreq GHz    Vdc=case1_VoutDC_lna V Vac=case1_Vout_lna V SaveCurrent=1 
V_Source:SRC187  case1_vin_mn2_0 0 Type="V_1Tone" V[1]=case1_Vout_lna V Freq[1]=RFfreq GHz    Vdc=case1_VoutDC_lna V Vac=case1_Vout_lna V SaveCurrent=1 
Short:DC_Block155  N__365 case1_vin_mn2_2 Mode=1 
Short:DC_Block169  N__161 case3_vinp_mn2_2 Mode=1 
Port:Term139  case3_vinp_mn2_0 0 Num=19 Z=case3_Zinp_add Ohm Noise=yes 
V_Source:SRC213  case1_vin_mn2_3 0 Type="V_1Tone" V[1]=case1_Vout_lna V Freq[1]=RFfreq GHz    Vdc=case1_VoutDC_lna V Vac=case1_Vout_lna V SaveCurrent=1 
Short:DC_Block168  N__154 case3_vinp_mn2_1 Mode=1 
V_Source:SRC194  case3_vinn_mn2_0 0 Type="V_1Tone" V[1]=case3_Voutn_lna V Freq[1]=RFfreq GHz    Vdc=case3_VoutnDC_lna V Vac=case3_Voutn_lna V SaveCurrent=1 
Port:Term150  case3_voutp_mn2_4 0 Num=23 Z=case3_Zinp_add Ohm Noise=yes 
Short:DC_Block179  N__299 case3_vinn_mn2_2 Mode=1 
Port:Term140  N__148 0 Num=25 Z=case3_Zoutn_lna Ohm Noise=yes 
Port:Term145  N__330 0 Num=17 Z=case3_Zoutp_lna Ohm Noise=yes 
V_Source:SRC229  case3_vinn_mn2_4 0 Type="V_1Tone" V[1]=case3_Voutn_lna V Freq[1]=RFfreq GHz    Vdc=case3_VoutnDC_lna V Vac=case3_Voutn_lna V SaveCurrent=1 
V_Source:SRC230  case3_vinn_mn2_5 0 Type="V_1Tone" V[1]=case3_Voutn_lna V Freq[1]=RFfreq GHz    Vdc=case3_VoutnDC_lna V Vac=case3_Voutn_lna V SaveCurrent=1 
Short:DC_Block166  N__148 case3_vinn_mn2_0 Mode=1 
V_Source:SRC224  case3_vinp_mn2_4 0 Type="V_1Tone" V[1]=case3_Voutp_lna V Freq[1]=RFfreq GHz    Vdc=case3_VoutpDC_lna V Vac=case3_Voutp_lna V SaveCurrent=1 
V_Source:SRC223  case3_vinp_mn2_3 0 Type="V_1Tone" V[1]=case3_Voutp_lna V Freq[1]=RFfreq GHz    Vdc=case3_VoutpDC_lna V Vac=case3_Voutp_lna V SaveCurrent=1 
Port:Term149  case3_voutp_mn2_3 0 Num=22 Z=case3_Zinp_add Ohm Noise=yes 
Short:DC_Block172  N__291 case3_vinp_mn2_5 Mode=1 
Short:DC_Block178  N__188 case3_vinn_mn2_1 Mode=1 
V_Source:SRC221  case3_vinp_mn2_1 0 Type="V_1Tone" V[1]=case3_Voutp_lna V Freq[1]=RFfreq GHz    Vdc=case3_VoutpDC_lna V Vac=case3_Voutp_lna V SaveCurrent=1 
case1_MN2_1:X73  case1_vin_mn2_1 case1_vout_mn2_1 case1_vb_mn2_1 
case3_MN2_1_N:X79  case3_vinn_mn2_1 case3_voutn_mn2_1 case3_vb_mn2_1_n 
case1_MN2_5:X77  case1_vin_mn2_5 case1_vout_mn2_5 
case3_MN2_1_P:X78  case3_vinp_mn2_1 case3_voutp_mn2_1 case3_vb_mn2_1_p 
case1_MN2_4:X76  case1_vin_mn2_4 case1_vout_mn2_4 
case3_MN2_2_N:X81  case3_vinn_mn2_2 case3_voutn_mn2_2 case3_vb_mn2_2_n 
case1_MN2_3:X75  case1_vin_mn2_3 case1_vout_mn2_3 case1_vb_mn2_3 
case3_MN2_5_P:X86  case3_vinp_mn2_5 case3_voutp_mn2_5 
case1_MN2_2:X74  case1_vin_mn2_2 case1_vout_mn2_2 case1_vb_mn2_2 
Short:DC_Block170  N__292 case3_vinp_mn2_3 Mode=1 
Port:Term144  N__292 0 Num=16 Z=case3_Zoutp_lna Ohm Noise=yes 
Short:DC_Block156  N__359 case1_vin_mn2_3 Mode=1 
Short:DC_Block164  N__331 case3_vinp_mn2_0 Mode=1 
Short:DC_Block171  N__330 case3_vinp_mn2_4 Mode=1 
Port:Term143  N__161 0 Num=15 Z=case3_Zoutp_lna Ohm Noise=yes 
Port:Term147  case3_voutp_mn2_1 0 Num=20 Z=case3_Zinp_add Ohm Noise=yes 
V_Source:SRC225  case3_vinp_mn2_5 0 Type="V_1Tone" V[1]=case3_Voutp_lna V Freq[1]=RFfreq GHz    Vdc=case3_VoutpDC_lna V Vac=case3_Voutp_lna V SaveCurrent=1 
Port:Term148  case3_voutp_mn2_2 0 Num=21 Z=case3_Zinp_add Ohm Noise=yes 
V_Source:SRC222  case3_vinp_mn2_2 0 Type="V_1Tone" V[1]=case3_Voutp_lna V Freq[1]=RFfreq GHz    Vdc=case3_VoutpDC_lna V Vac=case3_Voutp_lna V SaveCurrent=1 
Port:Term130  N__359 0 Num=4 Z=case1_Zout_lna Ohm Noise=yes 
Short:DC_Block157  N__91 case1_vin_mn2_4 Mode=1 
Port:Term142  N__154 0 Num=14 Z=case3_Zoutp_lna Ohm Noise=yes 
case3_MN2_2_P:X80  case3_vinp_mn2_2 case3_voutp_mn2_2 case3_vb_mn2_2_p 
case3_MN2_4_N:X85  case3_vinn_mn2_4 case3_voutn_mn2_4 
case3_MN2_4_P:X84  case3_vinp_mn2_4 case3_voutp_mn2_4 
case3_MN2_5_N:X87  case3_vinn_mn2_5 case3_voutn_mn2_5 
case3_MN2_3_P:X82  case3_vinp_mn2_3 case3_voutp_mn2_3 case3_vb_mn2_3_p 
Port:Term151  case3_voutp_mn2_5 0 Num=24 Z=case3_Zinp_add Ohm Noise=yes 
Port:Term153  N__299 0 Num=27 Z=case3_Zoutn_lna Ohm Noise=yes 
Port:Term152  N__188 0 Num=26 Z=case3_Zoutn_lna Ohm Noise=yes 

case2_Vdd_lna_ss1=2.0
case2_Vb_lna_ss1=1.47
case2_Vdd_lna_ss2=2.5
case2_Vb_lna_ss2=1.5
V_Source:SRC200  case2_vb_lna_ss2 0 Type="V_DC" Vdc=case2_Vb_lna_ss2 V SaveCurrent=1 
#uselib "ckt" , "DAC"
DAC:DAC6  File="/home/local/ace/hy7557/rf_rx_0306_wrk/HB_Z3_a_0618.ds" Type="dataset" Block="aele_113.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 

case1_VoutDC_lna=file{DAC10, "case1_VoutDC_lna"}
Port:Term133  case1_vout_mn2_1 0 Num=8 Z=case1_Zin_add Ohm Noise=yes 
Port:Term134  case1_vout_mn2_2 0 Num=9 Z=case1_Zin_add Ohm Noise=yes 
Port:Term135  case1_vout_mn2_3 0 Num=10 Z=case1_Zin_add Ohm Noise=yes 
Port:Term136  case1_vout_mn2_4 0 Num=11 Z=case1_Zin_add Ohm Noise=yes 
Port:Term137  case1_vout_mn2_5 0 Num=12 Z=case1_Zin_add Ohm Noise=yes 
Short:DC_Block180  N__226 case3_vinn_mn2_3 Mode=1 
V_Source:SRC228  case3_vinn_mn2_3 0 Type="V_1Tone" V[1]=case3_Voutn_lna V Freq[1]=RFfreq GHz    Vdc=case3_VoutnDC_lna V Vac=case3_Voutn_lna V SaveCurrent=1 
Port:Term154  N__226 0 Num=28 Z=case3_Zoutn_lna Ohm Noise=yes 
Short:DC_Block181  N__224 case3_vinn_mn2_4 Mode=1 
V_Source:SRC227  case3_vinn_mn2_2 0 Type="V_1Tone" V[1]=case3_Voutn_lna V Freq[1]=RFfreq GHz    Vdc=case3_VoutnDC_lna V Vac=case3_Voutn_lna V SaveCurrent=1 
Port:Term155  N__224 0 Num=29 Z=case3_Zoutn_lna Ohm Noise=yes 
Short:DC_Block182  N__334 case3_vinn_mn2_5 Mode=1 
V_Source:SRC226  case3_vinn_mn2_1 0 Type="V_1Tone" V[1]=case3_Voutn_lna V Freq[1]=RFfreq GHz    Vdc=case3_VoutnDC_lna V Vac=case3_Voutn_lna V SaveCurrent=1 
Port:Term156  N__334 0 Num=30 Z=case3_Zoutn_lna Ohm Noise=yes 
Port:Term157  case3_voutn_mn2_1 0 Num=32 Z=case3_Zinn_add Ohm Noise=yes 
Port:Term158  case3_voutn_mn2_2 0 Num=33 Z=case3_Zinn_add Ohm Noise=yes 
Port:Term159  case3_voutn_mn2_3 0 Num=34 Z=case3_Zinn_add Ohm Noise=yes 
Port:Term160  case3_voutn_mn2_4 0 Num=35 Z=case3_Zinn_add Ohm Noise=yes 
Port:Term161  case3_voutn_mn2_5 0 Num=36 Z=case3_Zinn_add Ohm Noise=yes 
aele case1_Vin_fund_mn2_1=mix(HB.case1_vin_mn2_1,{0,1});case1_Vout_fund_mn2_1=mix(HB.case1_vout_mn2_1,{0,1});case1_VoutDC_mn2_1=DC.case1_vout_mn2_1;
aele case1_Vin_fund_mn2_2=mix(HB.case1_vin_mn2_2,{0,1});case1_Vout_fund_mn2_2=mix(HB.case1_vout_mn2_2,{0,1});case1_VoutDC_mn2_2=DC.case1_vout_mn2_2;
aele case1_Vin_fund_mn2_3=mix(HB.case1_vin_mn2_3,{0,1});case1_Vout_fund_mn2_3=mix(HB.case1_vout_mn2_3,{0,1});case1_VoutDC_mn2_3=DC.case1_vout_mn2_3;
aele case1_Vin_fund_mn2_4=mix(HB.case1_vin_mn2_4,{0,1});case1_Vout_fund_mn2_4=mix(HB.case1_vout_mn2_4,{0,1});case1_VoutDC_mn2_4=DC.case1_vout_mn2_4;
aele case1_Vin_fund_mn2_5=mix(HB.case1_vin_mn2_5,{0,1});case1_Vout_fund_mn2_5=mix(HB.case1_vout_mn2_5,{0,1});case1_VoutDC_mn2_5=DC.case1_vout_mn2_5;
aele case3_Vinp_fund_mn2_0=mix(HB.case3_vinp_mn2_0,{0,1});case3_Vinn_fund_mn2_0=mix(HB.case3_vinn_mn2_0,{0,1});case3_Voutp_fund_mn2_0=case3_Vinp_fund_mn2_0;case3_Voutn_fund_mn2_0=case3_Vinn_fund_mn2_0;case3_VoutpDC_mn2_0=DC.case3_vinp_mn2_0;case3_VoutnDC_mn2_0=DC.case3_vinn_mn2_0;
aele case3_Vinp_fund_mn2_1=mix(HB.case3_vinp_mn2_1,{0,1});case3_Vinn_fund_mn2_1=mix(HB.case3_vinn_mn2_1,{0,1});case3_Voutp_fund_mn2_1=mix(HB.case3_voutp_mn2_1,{0,1});case3_Voutn_fund_mn2_1=mix(HB.case3_voutn_mn2_1,{0,1});case3_VoutpDC_mn2_1=DC.case3_voutp_mn2_1;case3_VoutnDC_mn2_1=DC.case3_voutn_mn2_1;
aele case3_Vinp_fund_mn2_2=mix(HB.case3_vinp_mn2_2,{0,1});case3_Vinn_fund_mn2_2=mix(HB.case3_vinn_mn2_2,{0,1});case3_Voutp_fund_mn2_2=mix(HB.case3_voutp_mn2_2,{0,1});case3_Voutn_fund_mn2_2=mix(HB.case3_voutn_mn2_2,{0,1});case3_VoutpDC_mn2_2=DC.case3_voutp_mn2_2;case3_VoutnDC_mn2_2=DC.case3_voutn_mn2_2;
aele case3_Vinp_fund_mn2_3=mix(HB.case3_vinp_mn2_3,{0,1});case3_Vinn_fund_mn2_3=mix(HB.case3_vinn_mn2_3,{0,1});case3_Voutp_fund_mn2_3=mix(HB.case3_voutp_mn2_3,{0,1});case3_Voutn_fund_mn2_3=mix(HB.case3_voutn_mn2_3,{0,1});case3_VoutpDC_mn2_3=DC.case3_voutp_mn2_3;case3_VoutnDC_mn2_3=DC.case3_voutn_mn2_3;
aele case3_Vinp_fund_mn2_4=mix(HB.case3_vinp_mn2_4,{0,1});case3_Vinn_fund_mn2_4=mix(HB.case3_vinn_mn2_4,{0,1});case3_Voutp_fund_mn2_4=mix(HB.case3_voutp_mn2_4,{0,1});case3_Voutn_fund_mn2_4=mix(HB.case3_voutn_mn2_4,{0,1});case3_VoutpDC_mn2_4=DC.case3_voutp_mn2_4;case3_VoutnDC_mn2_4=DC.case3_voutn_mn2_4;
aele case3_Vinp_fund_mn2_5=mix(HB.case3_vinp_mn2_5,{0,1});case3_Vinn_fund_mn2_5=mix(HB.case3_vinn_mn2_5,{0,1});case3_Voutp_fund_mn2_5=mix(HB.case3_voutp_mn2_5,{0,1});case3_Voutn_fund_mn2_5=mix(HB.case3_voutn_mn2_5,{0,1});case3_VoutpDC_mn2_5=DC.case3_voutp_mn2_5;case3_VoutnDC_mn2_5=DC.case3_voutn_mn2_5;
#uselib "ckt" , "DAC"
DAC:DAC7  File="/home/local/ace/hy7557/rf_rx_0306_wrk/HB_LNA_a_0618.ds" Type="dataset" Block="aele_30.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 
#uselib "ckt" , "DAC"
DAC:DAC8  File="/home/local/ace/hy7557/rf_rx_0306_wrk/HB_LNA_a_0618.ds" Type="dataset" Block="aele_27.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 
#uselib "ckt" , "DAC"
DAC:DAC9  File="/home/local/ace/hy7557/rf_rx_0306_wrk/HB_LNA_a_0618.ds" Type="dataset" Block="aele_28.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 
#uselib "ckt" , "DAC"
DAC:DAC10  File="/home/local/ace/hy7557/rf_rx_0306_wrk/DC_VDC1_a_0618.ds" Type="dataset" Block="aele_40.DC1" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="freq" iVal1=freq 
#uselib "ckt" , "DAC"
DAC:DAC11  File="/home/local/ace/hy7557/rf_rx_0306_wrk/DC_VDC1_a_0618.ds" Type="dataset" Block="aele_34.DC1" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="freq" iVal1=freq 
#uselib "ckt" , "DAC"
DAC:DAC12  File="/home/local/ace/hy7557/rf_rx_0306_wrk/DC_VDC1_a_0618.ds" Type="dataset" Block="aele_36.DC1" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="freq" iVal1=freq 
