--Library
library ieee;
use ieee.std_logic_1164.all;

--Entity
entity OR4bit is
	port (
		A,B,C,D: in std_logic_vector(3 downto 0);
		Q3,Q2,Q1,Q0 : out std_logic;
end OR4bit;

--Architecture
architecture solve of OR4bit is
begin
		Q3<=A(3)+B(3)+C(3)+D(3);
		Q2<=A(2)+B(2)+C(2)+D(2);
		Q1<=A(1)+B(1)+C(1)+D(1);
		Q0<=A(0)+B(0)+C(0)+D(0);
end solve;