# FIR-Stereo-FPGA
A 129-tap FIR filter for 16-bit stereo PCM audio DSP implemented on an FPGA with fixed-point representation.
