Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Feb  2 13:12:01 2021
| Host         : noodle-box running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file us_arm_control_wrapper_timing_summary_routed.rpt -pb us_arm_control_wrapper_timing_summary_routed.pb -rpx us_arm_control_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : us_arm_control_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.700        0.000                      0                  215        0.249        0.000                      0                  215        4.500        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.700        0.000                      0                  215        0.249        0.000                      0                  215        4.500        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 us_sensor_i/counter_cm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/output_distance_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 4.552ns (51.717%)  route 4.250ns (48.283%))
  Logic Levels:           20  (CARRY4=14 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.633     5.154    us_sensor_i/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  us_sensor_i/counter_cm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  us_sensor_i/counter_cm_reg[2]/Q
                         net (fo=2, routed)           0.462     6.072    us_sensor_i/counter_cm_reg[2]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.729 r  us_sensor_i/counter_cm_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.729    us_sensor_i/counter_cm_reg[0]_i_14_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.846 r  us_sensor_i/counter_cm_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.846    us_sensor_i/counter_cm_reg[0]_i_8_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.963 r  us_sensor_i/counter_cm_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.963    us_sensor_i/counter_cm_reg[0]_i_7_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  us_sensor_i/output_distance_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.080    us_sensor_i/output_distance_reg[3]_i_7_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  us_sensor_i/output_distance_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.197    us_sensor_i/output_distance_reg[3]_i_6_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.512 r  us_sensor_i/output_distance_reg[3]_i_10/O[3]
                         net (fo=1, routed)           0.712     8.224    us_sensor_i/output_distance_reg[3]_i_10_n_4
    SLICE_X0Y18          LUT4 (Prop_lut4_I0_O)        0.307     8.531 r  us_sensor_i/counter_cm[0]_i_13/O
                         net (fo=2, routed)           0.296     8.827    us_sensor_i/counter_cm[0]_i_13_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     8.951 r  us_sensor_i/output_distance[3]_i_3/O
                         net (fo=3, routed)           0.677     9.628    us_sensor_i/output_distance[3]_i_3_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.124     9.752 r  us_sensor_i/output_distance[3]_i_2/O
                         net (fo=1, routed)           0.000     9.752    us_sensor_i/output_distance[3]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.284 r  us_sensor_i/output_distance_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.284    us_sensor_i/output_distance_reg[3]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.398 r  us_sensor_i/output_distance_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    us_sensor_i/output_distance_reg[7]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.512 r  us_sensor_i/output_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.512    us_sensor_i/output_distance_reg[10]_i_2_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.626 r  us_sensor_i/output_distance_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.626    us_sensor_i/output_distance_reg[10]_i_13_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.740 r  us_sensor_i/output_distance_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.740    us_sensor_i/output_distance_reg[10]_i_11_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.854 r  us_sensor_i/output_distance_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    10.863    us_sensor_i/output_distance_reg[10]_i_12_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.977 r  us_sensor_i/output_distance_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.977    us_sensor_i/output_distance_reg[10]_i_10_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.311 r  us_sensor_i/output_distance_reg[10]_i_14/O[1]
                         net (fo=1, routed)           0.726    12.037    us_sensor_i/distance_cm[29]
    SLICE_X1Y23          LUT6 (Prop_lut6_I4_O)        0.303    12.340 r  us_sensor_i/output_distance[10]_i_6/O
                         net (fo=1, routed)           0.401    12.742    us_sensor_i/output_distance[10]_i_6_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.124    12.866 r  us_sensor_i/output_distance[10]_i_3/O
                         net (fo=1, routed)           0.264    13.130    us_sensor_i/output_distance[10]_i_3_n_0
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.124    13.254 r  us_sensor_i/output_distance[10]_i_1/O
                         net (fo=11, routed)          0.702    13.956    us_sensor_i/output_distance[10]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  us_sensor_i/output_distance_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.505    14.846    us_sensor_i/clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  us_sensor_i/output_distance_reg[5]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.429    14.656    us_sensor_i/output_distance_reg[5]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                         -13.956    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 us_sensor_i/counter_cm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/output_distance_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.612ns  (logic 4.552ns (52.854%)  route 4.060ns (47.146%))
  Logic Levels:           20  (CARRY4=14 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.633     5.154    us_sensor_i/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  us_sensor_i/counter_cm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  us_sensor_i/counter_cm_reg[2]/Q
                         net (fo=2, routed)           0.462     6.072    us_sensor_i/counter_cm_reg[2]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.729 r  us_sensor_i/counter_cm_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.729    us_sensor_i/counter_cm_reg[0]_i_14_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.846 r  us_sensor_i/counter_cm_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.846    us_sensor_i/counter_cm_reg[0]_i_8_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.963 r  us_sensor_i/counter_cm_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.963    us_sensor_i/counter_cm_reg[0]_i_7_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  us_sensor_i/output_distance_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.080    us_sensor_i/output_distance_reg[3]_i_7_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  us_sensor_i/output_distance_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.197    us_sensor_i/output_distance_reg[3]_i_6_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.512 r  us_sensor_i/output_distance_reg[3]_i_10/O[3]
                         net (fo=1, routed)           0.712     8.224    us_sensor_i/output_distance_reg[3]_i_10_n_4
    SLICE_X0Y18          LUT4 (Prop_lut4_I0_O)        0.307     8.531 r  us_sensor_i/counter_cm[0]_i_13/O
                         net (fo=2, routed)           0.296     8.827    us_sensor_i/counter_cm[0]_i_13_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     8.951 r  us_sensor_i/output_distance[3]_i_3/O
                         net (fo=3, routed)           0.677     9.628    us_sensor_i/output_distance[3]_i_3_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.124     9.752 r  us_sensor_i/output_distance[3]_i_2/O
                         net (fo=1, routed)           0.000     9.752    us_sensor_i/output_distance[3]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.284 r  us_sensor_i/output_distance_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.284    us_sensor_i/output_distance_reg[3]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.398 r  us_sensor_i/output_distance_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    us_sensor_i/output_distance_reg[7]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.512 r  us_sensor_i/output_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.512    us_sensor_i/output_distance_reg[10]_i_2_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.626 r  us_sensor_i/output_distance_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.626    us_sensor_i/output_distance_reg[10]_i_13_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.740 r  us_sensor_i/output_distance_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.740    us_sensor_i/output_distance_reg[10]_i_11_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.854 r  us_sensor_i/output_distance_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    10.863    us_sensor_i/output_distance_reg[10]_i_12_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.977 r  us_sensor_i/output_distance_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.977    us_sensor_i/output_distance_reg[10]_i_10_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.311 r  us_sensor_i/output_distance_reg[10]_i_14/O[1]
                         net (fo=1, routed)           0.726    12.037    us_sensor_i/distance_cm[29]
    SLICE_X1Y23          LUT6 (Prop_lut6_I4_O)        0.303    12.340 r  us_sensor_i/output_distance[10]_i_6/O
                         net (fo=1, routed)           0.401    12.742    us_sensor_i/output_distance[10]_i_6_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.124    12.866 r  us_sensor_i/output_distance[10]_i_3/O
                         net (fo=1, routed)           0.264    13.130    us_sensor_i/output_distance[10]_i_3_n_0
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.124    13.254 r  us_sensor_i/output_distance[10]_i_1/O
                         net (fo=11, routed)          0.513    13.767    us_sensor_i/output_distance[10]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  us_sensor_i/output_distance_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.504    14.845    us_sensor_i/clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  us_sensor_i/output_distance_reg[0]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y23          FDRE (Setup_fdre_C_R)       -0.429    14.655    us_sensor_i/output_distance_reg[0]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -13.767    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 us_sensor_i/counter_cm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/output_distance_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.612ns  (logic 4.552ns (52.854%)  route 4.060ns (47.146%))
  Logic Levels:           20  (CARRY4=14 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.633     5.154    us_sensor_i/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  us_sensor_i/counter_cm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  us_sensor_i/counter_cm_reg[2]/Q
                         net (fo=2, routed)           0.462     6.072    us_sensor_i/counter_cm_reg[2]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.729 r  us_sensor_i/counter_cm_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.729    us_sensor_i/counter_cm_reg[0]_i_14_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.846 r  us_sensor_i/counter_cm_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.846    us_sensor_i/counter_cm_reg[0]_i_8_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.963 r  us_sensor_i/counter_cm_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.963    us_sensor_i/counter_cm_reg[0]_i_7_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  us_sensor_i/output_distance_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.080    us_sensor_i/output_distance_reg[3]_i_7_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  us_sensor_i/output_distance_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.197    us_sensor_i/output_distance_reg[3]_i_6_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.512 r  us_sensor_i/output_distance_reg[3]_i_10/O[3]
                         net (fo=1, routed)           0.712     8.224    us_sensor_i/output_distance_reg[3]_i_10_n_4
    SLICE_X0Y18          LUT4 (Prop_lut4_I0_O)        0.307     8.531 r  us_sensor_i/counter_cm[0]_i_13/O
                         net (fo=2, routed)           0.296     8.827    us_sensor_i/counter_cm[0]_i_13_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     8.951 r  us_sensor_i/output_distance[3]_i_3/O
                         net (fo=3, routed)           0.677     9.628    us_sensor_i/output_distance[3]_i_3_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.124     9.752 r  us_sensor_i/output_distance[3]_i_2/O
                         net (fo=1, routed)           0.000     9.752    us_sensor_i/output_distance[3]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.284 r  us_sensor_i/output_distance_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.284    us_sensor_i/output_distance_reg[3]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.398 r  us_sensor_i/output_distance_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    us_sensor_i/output_distance_reg[7]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.512 r  us_sensor_i/output_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.512    us_sensor_i/output_distance_reg[10]_i_2_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.626 r  us_sensor_i/output_distance_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.626    us_sensor_i/output_distance_reg[10]_i_13_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.740 r  us_sensor_i/output_distance_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.740    us_sensor_i/output_distance_reg[10]_i_11_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.854 r  us_sensor_i/output_distance_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    10.863    us_sensor_i/output_distance_reg[10]_i_12_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.977 r  us_sensor_i/output_distance_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.977    us_sensor_i/output_distance_reg[10]_i_10_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.311 r  us_sensor_i/output_distance_reg[10]_i_14/O[1]
                         net (fo=1, routed)           0.726    12.037    us_sensor_i/distance_cm[29]
    SLICE_X1Y23          LUT6 (Prop_lut6_I4_O)        0.303    12.340 r  us_sensor_i/output_distance[10]_i_6/O
                         net (fo=1, routed)           0.401    12.742    us_sensor_i/output_distance[10]_i_6_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.124    12.866 r  us_sensor_i/output_distance[10]_i_3/O
                         net (fo=1, routed)           0.264    13.130    us_sensor_i/output_distance[10]_i_3_n_0
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.124    13.254 r  us_sensor_i/output_distance[10]_i_1/O
                         net (fo=11, routed)          0.513    13.767    us_sensor_i/output_distance[10]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  us_sensor_i/output_distance_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.504    14.845    us_sensor_i/clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  us_sensor_i/output_distance_reg[1]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y23          FDRE (Setup_fdre_C_R)       -0.429    14.655    us_sensor_i/output_distance_reg[1]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -13.767    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 us_sensor_i/counter_cm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/output_distance_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.612ns  (logic 4.552ns (52.854%)  route 4.060ns (47.146%))
  Logic Levels:           20  (CARRY4=14 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.633     5.154    us_sensor_i/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  us_sensor_i/counter_cm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  us_sensor_i/counter_cm_reg[2]/Q
                         net (fo=2, routed)           0.462     6.072    us_sensor_i/counter_cm_reg[2]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.729 r  us_sensor_i/counter_cm_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.729    us_sensor_i/counter_cm_reg[0]_i_14_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.846 r  us_sensor_i/counter_cm_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.846    us_sensor_i/counter_cm_reg[0]_i_8_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.963 r  us_sensor_i/counter_cm_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.963    us_sensor_i/counter_cm_reg[0]_i_7_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  us_sensor_i/output_distance_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.080    us_sensor_i/output_distance_reg[3]_i_7_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  us_sensor_i/output_distance_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.197    us_sensor_i/output_distance_reg[3]_i_6_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.512 r  us_sensor_i/output_distance_reg[3]_i_10/O[3]
                         net (fo=1, routed)           0.712     8.224    us_sensor_i/output_distance_reg[3]_i_10_n_4
    SLICE_X0Y18          LUT4 (Prop_lut4_I0_O)        0.307     8.531 r  us_sensor_i/counter_cm[0]_i_13/O
                         net (fo=2, routed)           0.296     8.827    us_sensor_i/counter_cm[0]_i_13_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     8.951 r  us_sensor_i/output_distance[3]_i_3/O
                         net (fo=3, routed)           0.677     9.628    us_sensor_i/output_distance[3]_i_3_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.124     9.752 r  us_sensor_i/output_distance[3]_i_2/O
                         net (fo=1, routed)           0.000     9.752    us_sensor_i/output_distance[3]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.284 r  us_sensor_i/output_distance_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.284    us_sensor_i/output_distance_reg[3]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.398 r  us_sensor_i/output_distance_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    us_sensor_i/output_distance_reg[7]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.512 r  us_sensor_i/output_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.512    us_sensor_i/output_distance_reg[10]_i_2_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.626 r  us_sensor_i/output_distance_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.626    us_sensor_i/output_distance_reg[10]_i_13_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.740 r  us_sensor_i/output_distance_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.740    us_sensor_i/output_distance_reg[10]_i_11_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.854 r  us_sensor_i/output_distance_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    10.863    us_sensor_i/output_distance_reg[10]_i_12_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.977 r  us_sensor_i/output_distance_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.977    us_sensor_i/output_distance_reg[10]_i_10_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.311 r  us_sensor_i/output_distance_reg[10]_i_14/O[1]
                         net (fo=1, routed)           0.726    12.037    us_sensor_i/distance_cm[29]
    SLICE_X1Y23          LUT6 (Prop_lut6_I4_O)        0.303    12.340 r  us_sensor_i/output_distance[10]_i_6/O
                         net (fo=1, routed)           0.401    12.742    us_sensor_i/output_distance[10]_i_6_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.124    12.866 r  us_sensor_i/output_distance[10]_i_3/O
                         net (fo=1, routed)           0.264    13.130    us_sensor_i/output_distance[10]_i_3_n_0
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.124    13.254 r  us_sensor_i/output_distance[10]_i_1/O
                         net (fo=11, routed)          0.513    13.767    us_sensor_i/output_distance[10]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  us_sensor_i/output_distance_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.504    14.845    us_sensor_i/clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  us_sensor_i/output_distance_reg[2]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y23          FDRE (Setup_fdre_C_R)       -0.429    14.655    us_sensor_i/output_distance_reg[2]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -13.767    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 us_sensor_i/counter_cm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/output_distance_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.612ns  (logic 4.552ns (52.854%)  route 4.060ns (47.146%))
  Logic Levels:           20  (CARRY4=14 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.633     5.154    us_sensor_i/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  us_sensor_i/counter_cm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  us_sensor_i/counter_cm_reg[2]/Q
                         net (fo=2, routed)           0.462     6.072    us_sensor_i/counter_cm_reg[2]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.729 r  us_sensor_i/counter_cm_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.729    us_sensor_i/counter_cm_reg[0]_i_14_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.846 r  us_sensor_i/counter_cm_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.846    us_sensor_i/counter_cm_reg[0]_i_8_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.963 r  us_sensor_i/counter_cm_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.963    us_sensor_i/counter_cm_reg[0]_i_7_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  us_sensor_i/output_distance_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.080    us_sensor_i/output_distance_reg[3]_i_7_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  us_sensor_i/output_distance_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.197    us_sensor_i/output_distance_reg[3]_i_6_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.512 r  us_sensor_i/output_distance_reg[3]_i_10/O[3]
                         net (fo=1, routed)           0.712     8.224    us_sensor_i/output_distance_reg[3]_i_10_n_4
    SLICE_X0Y18          LUT4 (Prop_lut4_I0_O)        0.307     8.531 r  us_sensor_i/counter_cm[0]_i_13/O
                         net (fo=2, routed)           0.296     8.827    us_sensor_i/counter_cm[0]_i_13_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     8.951 r  us_sensor_i/output_distance[3]_i_3/O
                         net (fo=3, routed)           0.677     9.628    us_sensor_i/output_distance[3]_i_3_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.124     9.752 r  us_sensor_i/output_distance[3]_i_2/O
                         net (fo=1, routed)           0.000     9.752    us_sensor_i/output_distance[3]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.284 r  us_sensor_i/output_distance_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.284    us_sensor_i/output_distance_reg[3]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.398 r  us_sensor_i/output_distance_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    us_sensor_i/output_distance_reg[7]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.512 r  us_sensor_i/output_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.512    us_sensor_i/output_distance_reg[10]_i_2_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.626 r  us_sensor_i/output_distance_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.626    us_sensor_i/output_distance_reg[10]_i_13_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.740 r  us_sensor_i/output_distance_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.740    us_sensor_i/output_distance_reg[10]_i_11_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.854 r  us_sensor_i/output_distance_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    10.863    us_sensor_i/output_distance_reg[10]_i_12_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.977 r  us_sensor_i/output_distance_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.977    us_sensor_i/output_distance_reg[10]_i_10_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.311 r  us_sensor_i/output_distance_reg[10]_i_14/O[1]
                         net (fo=1, routed)           0.726    12.037    us_sensor_i/distance_cm[29]
    SLICE_X1Y23          LUT6 (Prop_lut6_I4_O)        0.303    12.340 r  us_sensor_i/output_distance[10]_i_6/O
                         net (fo=1, routed)           0.401    12.742    us_sensor_i/output_distance[10]_i_6_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.124    12.866 r  us_sensor_i/output_distance[10]_i_3/O
                         net (fo=1, routed)           0.264    13.130    us_sensor_i/output_distance[10]_i_3_n_0
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.124    13.254 r  us_sensor_i/output_distance[10]_i_1/O
                         net (fo=11, routed)          0.513    13.767    us_sensor_i/output_distance[10]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  us_sensor_i/output_distance_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.504    14.845    us_sensor_i/clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  us_sensor_i/output_distance_reg[3]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y23          FDRE (Setup_fdre_C_R)       -0.429    14.655    us_sensor_i/output_distance_reg[3]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -13.767    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 us_sensor_i/counter_cm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/output_distance_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.467ns  (logic 4.552ns (53.759%)  route 3.915ns (46.241%))
  Logic Levels:           20  (CARRY4=14 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.633     5.154    us_sensor_i/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  us_sensor_i/counter_cm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  us_sensor_i/counter_cm_reg[2]/Q
                         net (fo=2, routed)           0.462     6.072    us_sensor_i/counter_cm_reg[2]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.729 r  us_sensor_i/counter_cm_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.729    us_sensor_i/counter_cm_reg[0]_i_14_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.846 r  us_sensor_i/counter_cm_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.846    us_sensor_i/counter_cm_reg[0]_i_8_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.963 r  us_sensor_i/counter_cm_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.963    us_sensor_i/counter_cm_reg[0]_i_7_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  us_sensor_i/output_distance_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.080    us_sensor_i/output_distance_reg[3]_i_7_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  us_sensor_i/output_distance_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.197    us_sensor_i/output_distance_reg[3]_i_6_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.512 r  us_sensor_i/output_distance_reg[3]_i_10/O[3]
                         net (fo=1, routed)           0.712     8.224    us_sensor_i/output_distance_reg[3]_i_10_n_4
    SLICE_X0Y18          LUT4 (Prop_lut4_I0_O)        0.307     8.531 r  us_sensor_i/counter_cm[0]_i_13/O
                         net (fo=2, routed)           0.296     8.827    us_sensor_i/counter_cm[0]_i_13_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     8.951 r  us_sensor_i/output_distance[3]_i_3/O
                         net (fo=3, routed)           0.677     9.628    us_sensor_i/output_distance[3]_i_3_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.124     9.752 r  us_sensor_i/output_distance[3]_i_2/O
                         net (fo=1, routed)           0.000     9.752    us_sensor_i/output_distance[3]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.284 r  us_sensor_i/output_distance_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.284    us_sensor_i/output_distance_reg[3]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.398 r  us_sensor_i/output_distance_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    us_sensor_i/output_distance_reg[7]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.512 r  us_sensor_i/output_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.512    us_sensor_i/output_distance_reg[10]_i_2_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.626 r  us_sensor_i/output_distance_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.626    us_sensor_i/output_distance_reg[10]_i_13_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.740 r  us_sensor_i/output_distance_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.740    us_sensor_i/output_distance_reg[10]_i_11_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.854 r  us_sensor_i/output_distance_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    10.863    us_sensor_i/output_distance_reg[10]_i_12_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.977 r  us_sensor_i/output_distance_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.977    us_sensor_i/output_distance_reg[10]_i_10_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.311 r  us_sensor_i/output_distance_reg[10]_i_14/O[1]
                         net (fo=1, routed)           0.726    12.037    us_sensor_i/distance_cm[29]
    SLICE_X1Y23          LUT6 (Prop_lut6_I4_O)        0.303    12.340 r  us_sensor_i/output_distance[10]_i_6/O
                         net (fo=1, routed)           0.401    12.742    us_sensor_i/output_distance[10]_i_6_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.124    12.866 r  us_sensor_i/output_distance[10]_i_3/O
                         net (fo=1, routed)           0.264    13.130    us_sensor_i/output_distance[10]_i_3_n_0
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.124    13.254 r  us_sensor_i/output_distance[10]_i_1/O
                         net (fo=11, routed)          0.368    13.622    us_sensor_i/output_distance[10]_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  us_sensor_i/output_distance_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.505    14.846    us_sensor_i/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  us_sensor_i/output_distance_reg[4]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y22          FDRE (Setup_fdre_C_R)       -0.524    14.561    us_sensor_i/output_distance_reg[4]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                         -13.622    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 us_sensor_i/counter_cm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/output_distance_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.467ns  (logic 4.552ns (53.759%)  route 3.915ns (46.241%))
  Logic Levels:           20  (CARRY4=14 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.633     5.154    us_sensor_i/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  us_sensor_i/counter_cm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  us_sensor_i/counter_cm_reg[2]/Q
                         net (fo=2, routed)           0.462     6.072    us_sensor_i/counter_cm_reg[2]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.729 r  us_sensor_i/counter_cm_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.729    us_sensor_i/counter_cm_reg[0]_i_14_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.846 r  us_sensor_i/counter_cm_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.846    us_sensor_i/counter_cm_reg[0]_i_8_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.963 r  us_sensor_i/counter_cm_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.963    us_sensor_i/counter_cm_reg[0]_i_7_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  us_sensor_i/output_distance_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.080    us_sensor_i/output_distance_reg[3]_i_7_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  us_sensor_i/output_distance_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.197    us_sensor_i/output_distance_reg[3]_i_6_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.512 r  us_sensor_i/output_distance_reg[3]_i_10/O[3]
                         net (fo=1, routed)           0.712     8.224    us_sensor_i/output_distance_reg[3]_i_10_n_4
    SLICE_X0Y18          LUT4 (Prop_lut4_I0_O)        0.307     8.531 r  us_sensor_i/counter_cm[0]_i_13/O
                         net (fo=2, routed)           0.296     8.827    us_sensor_i/counter_cm[0]_i_13_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     8.951 r  us_sensor_i/output_distance[3]_i_3/O
                         net (fo=3, routed)           0.677     9.628    us_sensor_i/output_distance[3]_i_3_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.124     9.752 r  us_sensor_i/output_distance[3]_i_2/O
                         net (fo=1, routed)           0.000     9.752    us_sensor_i/output_distance[3]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.284 r  us_sensor_i/output_distance_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.284    us_sensor_i/output_distance_reg[3]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.398 r  us_sensor_i/output_distance_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    us_sensor_i/output_distance_reg[7]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.512 r  us_sensor_i/output_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.512    us_sensor_i/output_distance_reg[10]_i_2_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.626 r  us_sensor_i/output_distance_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.626    us_sensor_i/output_distance_reg[10]_i_13_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.740 r  us_sensor_i/output_distance_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.740    us_sensor_i/output_distance_reg[10]_i_11_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.854 r  us_sensor_i/output_distance_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    10.863    us_sensor_i/output_distance_reg[10]_i_12_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.977 r  us_sensor_i/output_distance_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.977    us_sensor_i/output_distance_reg[10]_i_10_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.311 r  us_sensor_i/output_distance_reg[10]_i_14/O[1]
                         net (fo=1, routed)           0.726    12.037    us_sensor_i/distance_cm[29]
    SLICE_X1Y23          LUT6 (Prop_lut6_I4_O)        0.303    12.340 r  us_sensor_i/output_distance[10]_i_6/O
                         net (fo=1, routed)           0.401    12.742    us_sensor_i/output_distance[10]_i_6_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.124    12.866 r  us_sensor_i/output_distance[10]_i_3/O
                         net (fo=1, routed)           0.264    13.130    us_sensor_i/output_distance[10]_i_3_n_0
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.124    13.254 r  us_sensor_i/output_distance[10]_i_1/O
                         net (fo=11, routed)          0.368    13.622    us_sensor_i/output_distance[10]_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  us_sensor_i/output_distance_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.505    14.846    us_sensor_i/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  us_sensor_i/output_distance_reg[6]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y22          FDRE (Setup_fdre_C_R)       -0.524    14.561    us_sensor_i/output_distance_reg[6]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                         -13.622    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 us_sensor_i/counter_cm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/output_distance_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.467ns  (logic 4.552ns (53.759%)  route 3.915ns (46.241%))
  Logic Levels:           20  (CARRY4=14 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.633     5.154    us_sensor_i/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  us_sensor_i/counter_cm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  us_sensor_i/counter_cm_reg[2]/Q
                         net (fo=2, routed)           0.462     6.072    us_sensor_i/counter_cm_reg[2]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.729 r  us_sensor_i/counter_cm_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.729    us_sensor_i/counter_cm_reg[0]_i_14_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.846 r  us_sensor_i/counter_cm_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.846    us_sensor_i/counter_cm_reg[0]_i_8_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.963 r  us_sensor_i/counter_cm_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.963    us_sensor_i/counter_cm_reg[0]_i_7_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  us_sensor_i/output_distance_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.080    us_sensor_i/output_distance_reg[3]_i_7_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  us_sensor_i/output_distance_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.197    us_sensor_i/output_distance_reg[3]_i_6_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.512 r  us_sensor_i/output_distance_reg[3]_i_10/O[3]
                         net (fo=1, routed)           0.712     8.224    us_sensor_i/output_distance_reg[3]_i_10_n_4
    SLICE_X0Y18          LUT4 (Prop_lut4_I0_O)        0.307     8.531 r  us_sensor_i/counter_cm[0]_i_13/O
                         net (fo=2, routed)           0.296     8.827    us_sensor_i/counter_cm[0]_i_13_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     8.951 r  us_sensor_i/output_distance[3]_i_3/O
                         net (fo=3, routed)           0.677     9.628    us_sensor_i/output_distance[3]_i_3_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.124     9.752 r  us_sensor_i/output_distance[3]_i_2/O
                         net (fo=1, routed)           0.000     9.752    us_sensor_i/output_distance[3]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.284 r  us_sensor_i/output_distance_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.284    us_sensor_i/output_distance_reg[3]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.398 r  us_sensor_i/output_distance_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    us_sensor_i/output_distance_reg[7]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.512 r  us_sensor_i/output_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.512    us_sensor_i/output_distance_reg[10]_i_2_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.626 r  us_sensor_i/output_distance_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.626    us_sensor_i/output_distance_reg[10]_i_13_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.740 r  us_sensor_i/output_distance_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.740    us_sensor_i/output_distance_reg[10]_i_11_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.854 r  us_sensor_i/output_distance_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    10.863    us_sensor_i/output_distance_reg[10]_i_12_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.977 r  us_sensor_i/output_distance_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.977    us_sensor_i/output_distance_reg[10]_i_10_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.311 r  us_sensor_i/output_distance_reg[10]_i_14/O[1]
                         net (fo=1, routed)           0.726    12.037    us_sensor_i/distance_cm[29]
    SLICE_X1Y23          LUT6 (Prop_lut6_I4_O)        0.303    12.340 r  us_sensor_i/output_distance[10]_i_6/O
                         net (fo=1, routed)           0.401    12.742    us_sensor_i/output_distance[10]_i_6_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.124    12.866 r  us_sensor_i/output_distance[10]_i_3/O
                         net (fo=1, routed)           0.264    13.130    us_sensor_i/output_distance[10]_i_3_n_0
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.124    13.254 r  us_sensor_i/output_distance[10]_i_1/O
                         net (fo=11, routed)          0.368    13.622    us_sensor_i/output_distance[10]_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  us_sensor_i/output_distance_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.505    14.846    us_sensor_i/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  us_sensor_i/output_distance_reg[7]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y22          FDRE (Setup_fdre_C_R)       -0.524    14.561    us_sensor_i/output_distance_reg[7]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                         -13.622    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 us_sensor_i/counter_cm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/output_distance_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.490ns  (logic 4.552ns (53.618%)  route 3.938ns (46.382%))
  Logic Levels:           20  (CARRY4=14 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.633     5.154    us_sensor_i/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  us_sensor_i/counter_cm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  us_sensor_i/counter_cm_reg[2]/Q
                         net (fo=2, routed)           0.462     6.072    us_sensor_i/counter_cm_reg[2]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.729 r  us_sensor_i/counter_cm_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.729    us_sensor_i/counter_cm_reg[0]_i_14_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.846 r  us_sensor_i/counter_cm_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.846    us_sensor_i/counter_cm_reg[0]_i_8_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.963 r  us_sensor_i/counter_cm_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.963    us_sensor_i/counter_cm_reg[0]_i_7_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  us_sensor_i/output_distance_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.080    us_sensor_i/output_distance_reg[3]_i_7_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  us_sensor_i/output_distance_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.197    us_sensor_i/output_distance_reg[3]_i_6_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.512 r  us_sensor_i/output_distance_reg[3]_i_10/O[3]
                         net (fo=1, routed)           0.712     8.224    us_sensor_i/output_distance_reg[3]_i_10_n_4
    SLICE_X0Y18          LUT4 (Prop_lut4_I0_O)        0.307     8.531 r  us_sensor_i/counter_cm[0]_i_13/O
                         net (fo=2, routed)           0.296     8.827    us_sensor_i/counter_cm[0]_i_13_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     8.951 r  us_sensor_i/output_distance[3]_i_3/O
                         net (fo=3, routed)           0.677     9.628    us_sensor_i/output_distance[3]_i_3_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.124     9.752 r  us_sensor_i/output_distance[3]_i_2/O
                         net (fo=1, routed)           0.000     9.752    us_sensor_i/output_distance[3]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.284 r  us_sensor_i/output_distance_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.284    us_sensor_i/output_distance_reg[3]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.398 r  us_sensor_i/output_distance_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    us_sensor_i/output_distance_reg[7]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.512 r  us_sensor_i/output_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.512    us_sensor_i/output_distance_reg[10]_i_2_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.626 r  us_sensor_i/output_distance_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.626    us_sensor_i/output_distance_reg[10]_i_13_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.740 r  us_sensor_i/output_distance_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.740    us_sensor_i/output_distance_reg[10]_i_11_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.854 r  us_sensor_i/output_distance_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    10.863    us_sensor_i/output_distance_reg[10]_i_12_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.977 r  us_sensor_i/output_distance_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.977    us_sensor_i/output_distance_reg[10]_i_10_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.311 r  us_sensor_i/output_distance_reg[10]_i_14/O[1]
                         net (fo=1, routed)           0.726    12.037    us_sensor_i/distance_cm[29]
    SLICE_X1Y23          LUT6 (Prop_lut6_I4_O)        0.303    12.340 r  us_sensor_i/output_distance[10]_i_6/O
                         net (fo=1, routed)           0.401    12.742    us_sensor_i/output_distance[10]_i_6_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.124    12.866 r  us_sensor_i/output_distance[10]_i_3/O
                         net (fo=1, routed)           0.264    13.130    us_sensor_i/output_distance[10]_i_3_n_0
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.124    13.254 r  us_sensor_i/output_distance[10]_i_1/O
                         net (fo=11, routed)          0.390    13.644    us_sensor_i/output_distance[10]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  us_sensor_i/output_distance_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.507    14.848    us_sensor_i/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  us_sensor_i/output_distance_reg[10]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDRE (Setup_fdre_C_R)       -0.429    14.658    us_sensor_i/output_distance_reg[10]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -13.644    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 us_sensor_i/counter_cm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/output_distance_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.490ns  (logic 4.552ns (53.618%)  route 3.938ns (46.382%))
  Logic Levels:           20  (CARRY4=14 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.633     5.154    us_sensor_i/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  us_sensor_i/counter_cm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  us_sensor_i/counter_cm_reg[2]/Q
                         net (fo=2, routed)           0.462     6.072    us_sensor_i/counter_cm_reg[2]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.729 r  us_sensor_i/counter_cm_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.729    us_sensor_i/counter_cm_reg[0]_i_14_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.846 r  us_sensor_i/counter_cm_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.846    us_sensor_i/counter_cm_reg[0]_i_8_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.963 r  us_sensor_i/counter_cm_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.963    us_sensor_i/counter_cm_reg[0]_i_7_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  us_sensor_i/output_distance_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.080    us_sensor_i/output_distance_reg[3]_i_7_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  us_sensor_i/output_distance_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.197    us_sensor_i/output_distance_reg[3]_i_6_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.512 r  us_sensor_i/output_distance_reg[3]_i_10/O[3]
                         net (fo=1, routed)           0.712     8.224    us_sensor_i/output_distance_reg[3]_i_10_n_4
    SLICE_X0Y18          LUT4 (Prop_lut4_I0_O)        0.307     8.531 r  us_sensor_i/counter_cm[0]_i_13/O
                         net (fo=2, routed)           0.296     8.827    us_sensor_i/counter_cm[0]_i_13_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     8.951 r  us_sensor_i/output_distance[3]_i_3/O
                         net (fo=3, routed)           0.677     9.628    us_sensor_i/output_distance[3]_i_3_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.124     9.752 r  us_sensor_i/output_distance[3]_i_2/O
                         net (fo=1, routed)           0.000     9.752    us_sensor_i/output_distance[3]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.284 r  us_sensor_i/output_distance_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.284    us_sensor_i/output_distance_reg[3]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.398 r  us_sensor_i/output_distance_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    us_sensor_i/output_distance_reg[7]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.512 r  us_sensor_i/output_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.512    us_sensor_i/output_distance_reg[10]_i_2_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.626 r  us_sensor_i/output_distance_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.626    us_sensor_i/output_distance_reg[10]_i_13_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.740 r  us_sensor_i/output_distance_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.740    us_sensor_i/output_distance_reg[10]_i_11_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.854 r  us_sensor_i/output_distance_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    10.863    us_sensor_i/output_distance_reg[10]_i_12_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.977 r  us_sensor_i/output_distance_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.977    us_sensor_i/output_distance_reg[10]_i_10_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.311 r  us_sensor_i/output_distance_reg[10]_i_14/O[1]
                         net (fo=1, routed)           0.726    12.037    us_sensor_i/distance_cm[29]
    SLICE_X1Y23          LUT6 (Prop_lut6_I4_O)        0.303    12.340 r  us_sensor_i/output_distance[10]_i_6/O
                         net (fo=1, routed)           0.401    12.742    us_sensor_i/output_distance[10]_i_6_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.124    12.866 r  us_sensor_i/output_distance[10]_i_3/O
                         net (fo=1, routed)           0.264    13.130    us_sensor_i/output_distance[10]_i_3_n_0
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.124    13.254 r  us_sensor_i/output_distance[10]_i_1/O
                         net (fo=11, routed)          0.390    13.644    us_sensor_i/output_distance[10]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  us_sensor_i/output_distance_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.507    14.848    us_sensor_i/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  us_sensor_i/output_distance_reg[8]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDRE (Setup_fdre_C_R)       -0.429    14.658    us_sensor_i/output_distance_reg[8]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -13.644    
  -------------------------------------------------------------------
                         slack                                  1.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 us_sensor_i/distance_cm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/output_distance_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.252ns (68.985%)  route 0.113ns (31.015%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.468    us_sensor_i/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  us_sensor_i/distance_cm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  us_sensor_i/distance_cm_reg[10]/Q
                         net (fo=2, routed)           0.113     1.722    us_sensor_i/distance_cm_reg[10]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  us_sensor_i/output_distance_reg[10]_i_2/O[2]
                         net (fo=2, routed)           0.000     1.833    us_sensor_i/distance_cm[10]
    SLICE_X0Y21          FDRE                                         r  us_sensor_i/output_distance_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.854     1.981    us_sensor_i/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  us_sensor_i/output_distance_reg[10]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.102     1.584    us_sensor_i/output_distance_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 us_sensor_i/counter_cm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/counter_cm_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.588     1.471    us_sensor_i/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  us_sensor_i/counter_cm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  us_sensor_i/counter_cm_reg[19]/Q
                         net (fo=2, routed)           0.118     1.730    us_sensor_i/counter_cm_reg[19]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  us_sensor_i/counter_cm_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    us_sensor_i/counter_cm_reg[16]_i_1_n_4
    SLICE_X1Y18          FDRE                                         r  us_sensor_i/counter_cm_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.857     1.984    us_sensor_i/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  us_sensor_i/counter_cm_reg[19]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    us_sensor_i/counter_cm_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 us_sensor_i/distance_cm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/distance_cm_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.468    us_sensor_i/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  us_sensor_i/distance_cm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  us_sensor_i/distance_cm_reg[15]/Q
                         net (fo=2, routed)           0.118     1.727    us_sensor_i/distance_cm_reg[15]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  us_sensor_i/distance_cm_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    us_sensor_i/distance_cm_reg[12]_i_1_n_4
    SLICE_X3Y22          FDRE                                         r  us_sensor_i/distance_cm_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     1.980    us_sensor_i/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  us_sensor_i/distance_cm_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.105     1.573    us_sensor_i/distance_cm_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 us_sensor_i/distance_cm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/distance_cm_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.583     1.466    us_sensor_i/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  us_sensor_i/distance_cm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  us_sensor_i/distance_cm_reg[19]/Q
                         net (fo=2, routed)           0.118     1.725    us_sensor_i/distance_cm_reg[19]
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  us_sensor_i/distance_cm_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    us_sensor_i/distance_cm_reg[16]_i_1_n_4
    SLICE_X3Y23          FDRE                                         r  us_sensor_i/distance_cm_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.851     1.978    us_sensor_i/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  us_sensor_i/distance_cm_reg[19]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    us_sensor_i/distance_cm_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 us_sensor_i/distance_cm_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/distance_cm_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.582     1.465    us_sensor_i/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  us_sensor_i/distance_cm_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  us_sensor_i/distance_cm_reg[23]/Q
                         net (fo=2, routed)           0.118     1.724    us_sensor_i/distance_cm_reg[23]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  us_sensor_i/distance_cm_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    us_sensor_i/distance_cm_reg[20]_i_1_n_4
    SLICE_X3Y24          FDRE                                         r  us_sensor_i/distance_cm_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.850     1.977    us_sensor_i/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  us_sensor_i/distance_cm_reg[23]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.105     1.570    us_sensor_i/distance_cm_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 us_sensor_i/distance_cm_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/distance_cm_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.583     1.466    us_sensor_i/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  us_sensor_i/distance_cm_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  us_sensor_i/distance_cm_reg[31]/Q
                         net (fo=2, routed)           0.118     1.725    us_sensor_i/distance_cm_reg[31]
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  us_sensor_i/distance_cm_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    us_sensor_i/distance_cm_reg[28]_i_1_n_4
    SLICE_X3Y26          FDRE                                         r  us_sensor_i/distance_cm_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.851     1.978    us_sensor_i/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  us_sensor_i/distance_cm_reg[31]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.105     1.571    us_sensor_i/distance_cm_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 us_sensor_i/distance_cm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/distance_cm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.587     1.470    us_sensor_i/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  us_sensor_i/distance_cm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  us_sensor_i/distance_cm_reg[3]/Q
                         net (fo=2, routed)           0.118     1.729    us_sensor_i/distance_cm_reg[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  us_sensor_i/distance_cm_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    us_sensor_i/distance_cm_reg[0]_i_1_n_4
    SLICE_X3Y19          FDRE                                         r  us_sensor_i/distance_cm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.856     1.983    us_sensor_i/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  us_sensor_i/distance_cm_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    us_sensor_i/distance_cm_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 us_sensor_i/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.587     1.470    us_sensor_i/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  us_sensor_i/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  us_sensor_i/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.730    us_sensor_i/counter_reg[3]
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  us_sensor_i/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.838    us_sensor_i/counter_reg[0]_i_2_n_4
    SLICE_X5Y17          FDRE                                         r  us_sensor_i/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.856     1.983    us_sensor_i/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  us_sensor_i/counter_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X5Y17          FDRE (Hold_fdre_C_D)         0.105     1.575    us_sensor_i/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 us_sensor_i/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.583     1.466    us_sensor_i/clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  us_sensor_i/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  us_sensor_i/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.726    us_sensor_i/counter_reg[19]
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  us_sensor_i/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    us_sensor_i/counter_reg[16]_i_1_n_4
    SLICE_X5Y21          FDRE                                         r  us_sensor_i/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.852     1.979    us_sensor_i/clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  us_sensor_i/counter_reg[19]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.105     1.571    us_sensor_i/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 us_sensor_i/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.583     1.466    us_sensor_i/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  us_sensor_i/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  us_sensor_i/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.726    us_sensor_i/counter_reg[23]
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  us_sensor_i/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    us_sensor_i/counter_reg[20]_i_1_n_4
    SLICE_X5Y22          FDRE                                         r  us_sensor_i/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.851     1.978    us_sensor_i/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  us_sensor_i/counter_reg[23]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.105     1.571    us_sensor_i/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    us_sensor_i/counter_cm_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    us_sensor_i/counter_cm_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    us_sensor_i/counter_cm_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    us_sensor_i/counter_cm_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    us_sensor_i/counter_cm_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    us_sensor_i/counter_cm_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    us_sensor_i/counter_cm_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    us_sensor_i/counter_cm_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    us_sensor_i/counter_cm_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    us_sensor_i/counter_cm_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    us_sensor_i/counter_cm_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    us_sensor_i/counter_cm_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    us_sensor_i/counter_cm_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    us_sensor_i/counter_cm_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    us_sensor_i/counter_cm_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    us_sensor_i/counter_cm_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    us_sensor_i/counter_cm_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    us_sensor_i/counter_cm_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    us_sensor_i/counter_cm_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    us_sensor_i/counter_cm_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    us_sensor_i/counter_cm_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    us_sensor_i/counter_cm_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    us_sensor_i/counter_cm_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    us_sensor_i/counter_cm_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    us_sensor_i/counter_cm_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    us_sensor_i/counter_cm_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    us_sensor_i/counter_cm_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    us_sensor_i/counter_cm_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    us_sensor_i/counter_cm_reg[5]/C



