#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun May 28 00:22:41 2023
# Process ID: 12528
# Current directory: F:/ice2603lab/bigwork2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4904 F:\ice2603lab\bigwork2\bigwork1.xpr
# Log file: F:/ice2603lab/bigwork2/vivado.log
# Journal file: F:/ice2603lab/bigwork2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/ice2603lab/bigwork2/bigwork1.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'F:/lab4/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
generate_target Simulation [get_files F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/ip/lpm_ram_dq_dram/lpm_ram_dq_dram.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lpm_ram_dq_dram'...
export_ip_user_files -of_objects [get_files F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/ip/lpm_ram_dq_dram/lpm_ram_dq_dram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/ip/lpm_ram_dq_dram/lpm_ram_dq_dram.xci] -directory F:/ice2603lab/bigwork2/bigwork1.ip_user_files/sim_scripts -ip_user_files_dir F:/ice2603lab/bigwork2/bigwork1.ip_user_files -ipstatic_source_dir F:/ice2603lab/bigwork2/bigwork1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/ice2603lab/bigwork2/bigwork1.cache/compile_simlib/modelsim} {questa=F:/ice2603lab/bigwork2/bigwork1.cache/compile_simlib/questa} {riviera=F:/ice2603lab/bigwork2/bigwork1.cache/compile_simlib/riviera} {activehdl=F:/ice2603lab/bigwork2/bigwork1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/ip/lpm_rom_irom/lpm_rom_irom.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lpm_rom_irom'...
export_ip_user_files -of_objects [get_files F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/ip/lpm_rom_irom/lpm_rom_irom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/ip/lpm_rom_irom/lpm_rom_irom.xci] -directory F:/ice2603lab/bigwork2/bigwork1.ip_user_files/sim_scripts -ip_user_files_dir F:/ice2603lab/bigwork2/bigwork1.ip_user_files -ipstatic_source_dir F:/ice2603lab/bigwork2/bigwork1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/ice2603lab/bigwork2/bigwork1.cache/compile_simlib/modelsim} {questa=F:/ice2603lab/bigwork2/bigwork1.cache/compile_simlib/questa} {riviera=F:/ice2603lab/bigwork2/bigwork1.cache/compile_simlib/riviera} {activehdl=F:/ice2603lab/bigwork2/bigwork1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ice2603lab/bigwork2/bigwork1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/ice2603lab/bigwork2/bigwork1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_sc_computer_iotest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/ice2603lab/bigwork2/bigwork1.sim/sim_1/behav/xsim/lpm_ram_dq_dram.mif'
INFO: [SIM-utils-43] Exported 'F:/ice2603lab/bigwork2/bigwork1.sim/sim_1/behav/xsim/sc_datamem.coe'
INFO: [SIM-utils-43] Exported 'F:/ice2603lab/bigwork2/bigwork1.sim/sim_1/behav/xsim/lpm_rom_irom.mif'
INFO: [SIM-utils-43] Exported 'F:/ice2603lab/bigwork2/bigwork1.sim/sim_1/behav/xsim/lpm_rom_irom_io.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ice2603lab/bigwork2/bigwork1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_sc_computer_iotest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ice2603lab/bigwork2/bigwork1.gen/sources_1/ip/lpm_ram_dq_dram/sim/lpm_ram_dq_dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lpm_ram_dq_dram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ice2603lab/bigwork2/bigwork1.gen/sources_1/ip/lpm_rom_irom/sim/lpm_rom_irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lpm_rom_irom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/imports/imports/Grade_Second_Second-term/lab1/lab1/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/imports/Grade_Second_Second-term/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/imports/src/clock_and_mem_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_and_mem_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/new/dec2dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec2dec
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/imports/Grade_Second_Second-term/lab2/lab2/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/imports/src/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/imports/new/immext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immext
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/imports/src/in_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_port
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/imports/src/io_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_input
INFO: [VRFC 10-311] analyzing module io_input_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/imports/src/io_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_output
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/imports/Grade_Second_Second-term/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/imports/Grade_Second_Second-term/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/imports/src/out_port_hex2dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_port_hex2dec
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/imports/Grade_Second_Second-term/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/imports/src/sc_computer_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_main
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/imports/src/sc_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/imports/src/sc_cpu_iotest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cpu_iotest
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/imports/imports/new/sc_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/imports/src/sc_datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/imports/src/sc_instmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_instmem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/imports/src/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/new/sys_clock_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ice2603lab/bigwork2/bigwork1.srcs/sim_1/imports/sim/TB_sc_computer_iotest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_sc_computer_iotest
INFO: [VRFC 10-2458] undeclared symbol sys_rst_n, assumed default net type wire [F:/ice2603lab/bigwork2/bigwork1.srcs/sim_1/imports/sim/TB_sc_computer_iotest.v:31]
INFO: [VRFC 10-2458] undeclared symbol sys_clk_in, assumed default net type wire [F:/ice2603lab/bigwork2/bigwork1.srcs/sim_1/imports/sim/TB_sc_computer_iotest.v:32]
INFO: [VRFC 10-2458] undeclared symbol sw_pin, assumed default net type wire [F:/ice2603lab/bigwork2/bigwork1.srcs/sim_1/imports/sim/TB_sc_computer_iotest.v:33]
INFO: [VRFC 10-2458] undeclared symbol dip_pin, assumed default net type wire [F:/ice2603lab/bigwork2/bigwork1.srcs/sim_1/imports/sim/TB_sc_computer_iotest.v:34]
WARNING: [VRFC 10-2938] 'sys_clk_in' is already implicitly declared on line 32 [F:/ice2603lab/bigwork2/bigwork1.srcs/sim_1/imports/sim/TB_sc_computer_iotest.v:42]
WARNING: [VRFC 10-2938] 'sys_rst_n' is already implicitly declared on line 31 [F:/ice2603lab/bigwork2/bigwork1.srcs/sim_1/imports/sim/TB_sc_computer_iotest.v:44]
WARNING: [VRFC 10-2938] 'sw_pin' is already implicitly declared on line 33 [F:/ice2603lab/bigwork2/bigwork1.srcs/sim_1/imports/sim/TB_sc_computer_iotest.v:45]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ice2603lab/bigwork2/bigwork1.sim/sim_1/behav/xsim'
"xelab -wto acd02ef2290b4a61a3ca5c58cd27ac01 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto acd02ef2290b4a61a3ca5c58cd27ac01 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_and_mem_clock
Compiling module xil_defaultlib.in_port
Compiling module xil_defaultlib.sys_clk_counter
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.immext
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sc_cu
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.sc_cpu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.lpm_rom_irom
Compiling module xil_defaultlib.sc_instmem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.lpm_ram_dq_dram
Compiling module xil_defaultlib.io_output
Compiling module xil_defaultlib.io_input_mux
Compiling module xil_defaultlib.io_input
Compiling module xil_defaultlib.sc_datamem
Compiling module xil_defaultlib.sc_computer_main
Compiling module xil_defaultlib.dec2dec
Compiling module xil_defaultlib.out_port_hex2dec
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.sc_cpu_iotest
Compiling module xil_defaultlib.TB_sc_computer_iotest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_sc_computer_iotest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1142.781 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ice2603lab/bigwork2/bigwork1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_sc_computer_iotest_behav -key {Behavioral:sim_1:Functional:TB_sc_computer_iotest} -tclbatch {TB_sc_computer_iotest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB_sc_computer_iotest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.computer_main.datamem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 7225 ns : File "F:/ice2603lab/bigwork2/bigwork1.srcs/sim_1/imports/sim/TB_sc_computer_iotest.v" Line 70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_sc_computer_iotest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1170.598 ; gain = 27.816
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.computer_main.datamem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 7225 ns : File "F:/ice2603lab/bigwork2/bigwork1.srcs/sim_1/imports/sim/TB_sc_computer_iotest.v" Line 70
run 3000 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/ice2603lab/bigwork2/bigwork1.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun May 28 01:28:32 2023] Launched synth_1...
Run output will be captured here: F:/ice2603lab/bigwork2/bigwork1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "F:/ice2603lab/bigwork2/bigwork1.sim/sim_1/behav/xsim/simulate.log"
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/ice2603lab/bigwork2/bigwork1.runs/synth_1

exit
INFO: [Common 17-206] Exiting Vivado at Sun May 28 01:28:49 2023...
