

================================================================
== Vivado HLS Report for 'crypto_sign_ed25519_21'
================================================================
* Date:           Sat Jun  3 22:30:23 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ed25519_ref
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.21|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  125|  125|  125|  125|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   60|   60|         2|          -|          -|    30|    no    |
        |- Loop 2  |   60|   60|         2|          -|          -|    30|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     361|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     133|    -|
|Register         |        -|      -|      75|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      75|     494|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |i_29_fu_135_p2               |     +    |      0|  0|  15|           5|           2|
    |i_30_fu_226_p2               |     +    |      0|  0|  15|           5|           2|
    |x_2_fu_110_p2                |     +    |      0|  0|  39|          32|           2|
    |x_4_fu_167_p2                |     +    |      0|  0|  39|          32|           9|
    |x_7_fu_147_p2                |     +    |      0|  0|  39|          32|           2|
    |tmp_752_fu_201_p2            |     -    |      0|  0|  39|          32|          32|
    |tmp_754_fu_245_p2            |     -    |      0|  0|  39|          32|          32|
    |tmp_756_fu_232_p2            |     -    |      0|  0|  39|          32|          32|
    |m_1_1_fu_187_p2              |    and   |      0|  0|   2|           1|           1|
    |m_1_fu_161_p2                |    and   |      0|  0|   2|           1|           1|
    |tmp_753_fu_215_p2            |   icmp   |      0|  0|   2|           5|           1|
    |tmp_fu_124_p2                |   icmp   |      0|  0|   2|           5|           1|
    |tmp_884_cast_cast_fu_193_p3  |  select  |      0|  0|   7|           1|           7|
    |tmp_886_cast_cast_fu_207_p3  |  select  |      0|  0|   8|           1|           8|
    |tmp_890_cast_cast_fu_238_p3  |  select  |      0|  0|   8|           1|           8|
    |x_5_fu_181_p2                |    xor   |      0|  0|   2|           1|           2|
    |x_6_fu_141_p2                |    xor   |      0|  0|  32|          32|           8|
    |x_fu_104_p2                  |    xor   |      0|  0|  32|          32|           7|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 361|         282|         157|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  44|          9|    1|          9|
    |i_1_reg_93    |   9|          2|    5|         10|
    |i_reg_72      |   9|          2|    5|         10|
    |m1_reg_83     |   9|          2|    1|          2|
    |r_v_address0  |  41|          8|    5|         40|
    |r_v_d0        |  21|          4|   32|        128|
    +--------------+----+-----------+-----+-----------+
    |Total         | 133|         27|   49|        199|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   8|   0|    8|          0|
    |i_1_reg_93                 |   5|   0|    5|          0|
    |i_29_reg_275               |   5|   0|    5|          0|
    |i_30_reg_308               |   5|   0|    5|          0|
    |i_reg_72                   |   5|   0|    5|          0|
    |m1_reg_83                  |   1|   0|    1|          0|
    |m_1_1_reg_290              |   1|   0|    1|          0|
    |r_v_addr_10_reg_303        |   5|   0|    5|          0|
    |r_v_load_reg_257           |  32|   0|   32|          0|
    |tmp_886_cast_cast_reg_295  |   8|   0|   32|         24|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  75|   0|   99|         24|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------+-----+-----+------------+-------------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | crypto_sign_ed25519_.21 | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | crypto_sign_ed25519_.21 | return value |
|ap_start      |  in |    1| ap_ctrl_hs | crypto_sign_ed25519_.21 | return value |
|ap_done       | out |    1| ap_ctrl_hs | crypto_sign_ed25519_.21 | return value |
|ap_idle       | out |    1| ap_ctrl_hs | crypto_sign_ed25519_.21 | return value |
|ap_ready      | out |    1| ap_ctrl_hs | crypto_sign_ed25519_.21 | return value |
|r_v_address0  | out |    5|  ap_memory |           r_v           |     array    |
|r_v_ce0       | out |    1|  ap_memory |           r_v           |     array    |
|r_v_we0       | out |    1|  ap_memory |           r_v           |     array    |
|r_v_d0        | out |   32|  ap_memory |           r_v           |     array    |
|r_v_q0        |  in |   32|  ap_memory |           r_v           |     array    |
+--------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp)
	5  / (tmp)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	7  / (!tmp_753)
	8  / (tmp_753)
7 --> 
	6  / true
8 --> 
* FSM state operations: 

 <State 1>: 1.24ns
ST_1: r_v_addr (2)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:77
:0  %r_v_addr = getelementptr [32 x i32]* %r_v, i64 0, i64 31

ST_1: r_v_load (3)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:77
:1  %r_v_load = load i32* %r_v_addr, align 4


 <State 2>: 3.24ns
ST_2: r_v_load (3)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:77
:1  %r_v_load = load i32* %r_v_addr, align 4

ST_2: x (4)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:8->ed25519_ref/src/fe25519.c:77 (grouped into LUT with out node x_2)
:2  %x = xor i32 %r_v_load, 127

ST_2: x_2 (5)  [1/1] 1.34ns  loc: ed25519_ref/src/fe25519.c:9->ed25519_ref/src/fe25519.c:77 (out node of the LUT)
:3  %x_2 = add i32 %x, -1

ST_2: tmp_763 (6)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:10->ed25519_ref/src/fe25519.c:77
:4  %tmp_763 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_2, i32 31)

ST_2: StgValue_15 (7)  [1/1] 0.66ns  loc: ed25519_ref/src/fe25519.c:78
:5  br label %1


 <State 3>: 1.24ns
ST_3: i (9)  [1/1] 0.00ns
:0  %i = phi i5 [ -2, %0 ], [ %i_29, %2 ]

ST_3: m1 (10)  [1/1] 0.00ns
:1  %m1 = phi i1 [ %tmp_763, %0 ], [ %m_1, %2 ]

ST_3: tmp (11)  [1/1] 0.39ns  loc: ed25519_ref/src/fe25519.c:78
:2  %tmp = icmp eq i5 %i, 0

ST_3: empty (12)  [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

ST_3: StgValue_20 (13)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:78
:4  br i1 %tmp, label %3, label %2

ST_3: tmp_s (15)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:79
:0  %tmp_s = zext i5 %i to i64

ST_3: r_v_addr_8 (16)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:79
:1  %r_v_addr_8 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_s

ST_3: r_v_load_11 (17)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:79
:2  %r_v_load_11 = load i32* %r_v_addr_8, align 4

ST_3: i_29 (22)  [1/1] 1.12ns  loc: ed25519_ref/src/fe25519.c:78
:7  %i_29 = add i5 %i, -1

ST_3: r_v_addr_9 (25)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:80
:0  %r_v_addr_9 = getelementptr [32 x i32]* %r_v, i64 0, i64 0

ST_3: x_3 (26)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:80
:1  %x_3 = load i32* %r_v_addr_9, align 4


 <State 4>: 2.63ns
ST_4: r_v_load_11 (17)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:79
:2  %r_v_load_11 = load i32* %r_v_addr_8, align 4

ST_4: x_6 (18)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:8->ed25519_ref/src/fe25519.c:79 (grouped into LUT with out node x_7)
:3  %x_6 = xor i32 %r_v_load_11, 255

ST_4: x_7 (19)  [1/1] 1.34ns  loc: ed25519_ref/src/fe25519.c:9->ed25519_ref/src/fe25519.c:79 (out node of the LUT)
:4  %x_7 = add i32 %x_6, -1

ST_4: tmp_765 (20)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:10->ed25519_ref/src/fe25519.c:79
:5  %tmp_765 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_7, i32 31)

ST_4: m_1 (21)  [1/1] 0.05ns  loc: ed25519_ref/src/fe25519.c:79
:6  %m_1 = and i1 %tmp_765, %m1

ST_4: StgValue_32 (23)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:78
:8  br label %1


 <State 5>: 5.21ns
ST_5: x_3 (26)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:80
:1  %x_3 = load i32* %r_v_addr_9, align 4

ST_5: x_4 (27)  [1/1] 1.34ns  loc: ed25519_ref/src/fe25519.c:17->ed25519_ref/src/fe25519.c:80
:2  %x_4 = add i32 %x_3, -237

ST_5: tmp_764 (28)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:18->ed25519_ref/src/fe25519.c:80 (grouped into LUT with out node m_1_1)
:3  %tmp_764 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_4, i32 31)

ST_5: x_5 (29)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:19->ed25519_ref/src/fe25519.c:80 (grouped into LUT with out node m_1_1)
:4  %x_5 = xor i1 %tmp_764, true

ST_5: m_1_1 (30)  [1/1] 0.05ns  loc: ed25519_ref/src/fe25519.c:80 (out node of the LUT)
:5  %m_1_1 = and i1 %m1, %x_5

ST_5: tmp_884_cast_cast (31)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:84 (grouped into LUT with out node tmp_752)
:6  %tmp_884_cast_cast = select i1 %m_1_1, i32 127, i32 0

ST_5: tmp_752 (32)  [1/1] 1.34ns  loc: ed25519_ref/src/fe25519.c:84 (out node of the LUT)
:7  %tmp_752 = sub i32 %r_v_load, %tmp_884_cast_cast

ST_5: StgValue_40 (33)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:84
:8  store i32 %tmp_752, i32* %r_v_addr, align 4

ST_5: tmp_886_cast_cast (34)  [1/1] 0.08ns  loc: ed25519_ref/src/fe25519.c:86
:9  %tmp_886_cast_cast = select i1 %m_1_1, i32 255, i32 0

ST_5: StgValue_42 (35)  [1/1] 0.66ns  loc: ed25519_ref/src/fe25519.c:85
:10  br label %4


 <State 6>: 1.24ns
ST_6: i_1 (37)  [1/1] 0.00ns
:0  %i_1 = phi i5 [ -2, %3 ], [ %i_30, %5 ]

ST_6: tmp_753 (38)  [1/1] 0.39ns  loc: ed25519_ref/src/fe25519.c:85
:1  %tmp_753 = icmp eq i5 %i_1, 0

ST_6: empty_49 (39)  [1/1] 0.00ns
:2  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

ST_6: StgValue_46 (40)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:85
:3  br i1 %tmp_753, label %6, label %5

ST_6: tmp_755 (42)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:86
:0  %tmp_755 = zext i5 %i_1 to i64

ST_6: r_v_addr_10 (43)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:86
:1  %r_v_addr_10 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_755

ST_6: r_v_load_7 (44)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:86
:2  %r_v_load_7 = load i32* %r_v_addr_10, align 4

ST_6: i_30 (47)  [1/1] 1.12ns  loc: ed25519_ref/src/fe25519.c:85
:5  %i_30 = add i5 %i_1, -1

ST_6: r_v_load_8 (51)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:87
:1  %r_v_load_8 = load i32* %r_v_addr_9, align 4


 <State 7>: 3.82ns
ST_7: r_v_load_7 (44)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:86
:2  %r_v_load_7 = load i32* %r_v_addr_10, align 4

ST_7: tmp_756 (45)  [1/1] 1.34ns  loc: ed25519_ref/src/fe25519.c:86
:3  %tmp_756 = sub i32 %r_v_load_7, %tmp_886_cast_cast

ST_7: StgValue_54 (46)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:86
:4  store i32 %tmp_756, i32* %r_v_addr_10, align 4

ST_7: StgValue_55 (48)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:85
:6  br label %4


 <State 8>: 3.82ns
ST_8: tmp_890_cast_cast (50)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:87 (grouped into LUT with out node tmp_754)
:0  %tmp_890_cast_cast = select i1 %m_1_1, i32 237, i32 0

ST_8: r_v_load_8 (51)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:87
:1  %r_v_load_8 = load i32* %r_v_addr_9, align 4

ST_8: tmp_754 (52)  [1/1] 1.34ns  loc: ed25519_ref/src/fe25519.c:87 (out node of the LUT)
:2  %tmp_754 = sub i32 %r_v_load_8, %tmp_890_cast_cast

ST_8: StgValue_59 (53)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:87
:3  store i32 %tmp_754, i32* %r_v_addr_9, align 4

ST_8: StgValue_60 (54)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:88
:4  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_v]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r_v_addr          (getelementptr    ) [ 001111000]
r_v_load          (load             ) [ 000111000]
x                 (xor              ) [ 000000000]
x_2               (add              ) [ 000000000]
tmp_763           (bitselect        ) [ 001110000]
StgValue_15       (br               ) [ 001110000]
i                 (phi              ) [ 000100000]
m1                (phi              ) [ 000111000]
tmp               (icmp             ) [ 000110000]
empty             (speclooptripcount) [ 000000000]
StgValue_20       (br               ) [ 000000000]
tmp_s             (zext             ) [ 000000000]
r_v_addr_8        (getelementptr    ) [ 000010000]
i_29              (add              ) [ 001110000]
r_v_addr_9        (getelementptr    ) [ 000001111]
r_v_load_11       (load             ) [ 000000000]
x_6               (xor              ) [ 000000000]
x_7               (add              ) [ 000000000]
tmp_765           (bitselect        ) [ 000000000]
m_1               (and              ) [ 001110000]
StgValue_32       (br               ) [ 001110000]
x_3               (load             ) [ 000000000]
x_4               (add              ) [ 000000000]
tmp_764           (bitselect        ) [ 000000000]
x_5               (xor              ) [ 000000000]
m_1_1             (and              ) [ 000000111]
tmp_884_cast_cast (select           ) [ 000000000]
tmp_752           (sub              ) [ 000000000]
StgValue_40       (store            ) [ 000000000]
tmp_886_cast_cast (select           ) [ 000000110]
StgValue_42       (br               ) [ 000001110]
i_1               (phi              ) [ 000000100]
tmp_753           (icmp             ) [ 000000110]
empty_49          (speclooptripcount) [ 000000000]
StgValue_46       (br               ) [ 000000000]
tmp_755           (zext             ) [ 000000000]
r_v_addr_10       (getelementptr    ) [ 000000010]
i_30              (add              ) [ 000001110]
r_v_load_7        (load             ) [ 000000000]
tmp_756           (sub              ) [ 000000000]
StgValue_54       (store            ) [ 000000000]
StgValue_55       (br               ) [ 000001110]
tmp_890_cast_cast (select           ) [ 000000000]
r_v_load_8        (load             ) [ 000000000]
tmp_754           (sub              ) [ 000000000]
StgValue_59       (store            ) [ 000000000]
StgValue_60       (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_v">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_v"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="r_v_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="6" slack="0"/>
<pin id="38" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_access_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="5" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="r_v_load/1 r_v_load_11/3 x_3/3 StgValue_40/5 r_v_load_7/6 r_v_load_8/6 StgValue_54/7 StgValue_59/8 "/>
</bind>
</comp>

<comp id="47" class="1004" name="r_v_addr_8_gep_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="32" slack="0"/>
<pin id="49" dir="0" index="1" bw="1" slack="0"/>
<pin id="50" dir="0" index="2" bw="5" slack="0"/>
<pin id="51" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr_8/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="r_v_addr_9_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="1" slack="0"/>
<pin id="59" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr_9/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="r_v_addr_10_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="5" slack="0"/>
<pin id="68" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr_10/6 "/>
</bind>
</comp>

<comp id="72" class="1005" name="i_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="5" slack="1"/>
<pin id="74" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_phi_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="2" slack="1"/>
<pin id="78" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="5" slack="0"/>
<pin id="80" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="83" class="1005" name="m1_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="m1 (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="m1_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="1" slack="1"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m1/3 "/>
</bind>
</comp>

<comp id="93" class="1005" name="i_1_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="1"/>
<pin id="95" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_1_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="2" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="5" slack="0"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/6 "/>
</bind>
</comp>

<comp id="104" class="1004" name="x_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="x_2_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_763_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="6" slack="0"/>
<pin id="120" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_763/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="0"/>
<pin id="126" dir="0" index="1" bw="5" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_s_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_29_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_29/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="x_6_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x_6/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="x_7_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_7/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_765_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="6" slack="0"/>
<pin id="157" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_765/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="m_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="1"/>
<pin id="164" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="m_1/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="x_4_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="9" slack="0"/>
<pin id="170" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_764_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="6" slack="0"/>
<pin id="177" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_764/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="x_5_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x_5/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="m_1_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="m_1_1/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_884_cast_cast_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="32" slack="0"/>
<pin id="197" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_884_cast_cast/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_752_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="2"/>
<pin id="203" dir="0" index="1" bw="8" slack="0"/>
<pin id="204" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_752/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_886_cast_cast_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="32" slack="0"/>
<pin id="211" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_886_cast_cast/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_753_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="0"/>
<pin id="217" dir="0" index="1" bw="5" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_753/6 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_755_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_755/6 "/>
</bind>
</comp>

<comp id="226" class="1004" name="i_30_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_30/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_756_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="9" slack="2"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_756/7 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_890_cast_cast_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="2"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="32" slack="0"/>
<pin id="242" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_890_cast_cast/8 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_754_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="9" slack="0"/>
<pin id="248" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_754/8 "/>
</bind>
</comp>

<comp id="252" class="1005" name="r_v_addr_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="1"/>
<pin id="254" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_v_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="r_v_load_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="2"/>
<pin id="259" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="r_v_load "/>
</bind>
</comp>

<comp id="262" class="1005" name="tmp_763_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_763 "/>
</bind>
</comp>

<comp id="270" class="1005" name="r_v_addr_8_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="1"/>
<pin id="272" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_v_addr_8 "/>
</bind>
</comp>

<comp id="275" class="1005" name="i_29_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_29 "/>
</bind>
</comp>

<comp id="280" class="1005" name="r_v_addr_9_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="1"/>
<pin id="282" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_v_addr_9 "/>
</bind>
</comp>

<comp id="285" class="1005" name="m_1_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="290" class="1005" name="m_1_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="2"/>
<pin id="292" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="m_1_1 "/>
</bind>
</comp>

<comp id="295" class="1005" name="tmp_886_cast_cast_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="2"/>
<pin id="297" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_886_cast_cast "/>
</bind>
</comp>

<comp id="303" class="1005" name="r_v_addr_10_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="1"/>
<pin id="305" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_v_addr_10 "/>
</bind>
</comp>

<comp id="308" class="1005" name="i_30_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="0"/>
<pin id="310" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_30 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="46"><net_src comp="34" pin="3"/><net_sink comp="42" pin=0"/></net>

<net id="52"><net_src comp="0" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="54"><net_src comp="47" pin="3"/><net_sink comp="42" pin=0"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="55" pin=2"/></net>

<net id="63"><net_src comp="55" pin="3"/><net_sink comp="42" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="64" pin="3"/><net_sink comp="42" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="72" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="92"><net_src comp="86" pin="4"/><net_sink comp="83" pin=0"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="42" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="104" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="110" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="76" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="76" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="139"><net_src comp="76" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="42" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="141" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="147" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="83" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="42" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="167" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="83" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="181" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="30" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="205"><net_src comp="193" pin="3"/><net_sink comp="201" pin=1"/></net>

<net id="206"><net_src comp="201" pin="2"/><net_sink comp="42" pin=1"/></net>

<net id="212"><net_src comp="187" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="219"><net_src comp="97" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="97" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="230"><net_src comp="97" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="42" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="232" pin="2"/><net_sink comp="42" pin=1"/></net>

<net id="243"><net_src comp="32" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="30" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="249"><net_src comp="42" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="238" pin="3"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="245" pin="2"/><net_sink comp="42" pin=1"/></net>

<net id="255"><net_src comp="34" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="42" pin=0"/></net>

<net id="260"><net_src comp="42" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="265"><net_src comp="116" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="273"><net_src comp="47" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="42" pin=0"/></net>

<net id="278"><net_src comp="135" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="283"><net_src comp="55" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="42" pin=0"/></net>

<net id="288"><net_src comp="161" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="293"><net_src comp="187" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="298"><net_src comp="207" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="306"><net_src comp="64" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="42" pin=0"/></net>

<net id="311"><net_src comp="226" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="97" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_v | {5 7 8 }
 - Input state : 
	Port: crypto_sign_ed25519_.21 : r_v | {1 2 3 4 5 6 7 8 }
  - Chain level:
	State 1
		r_v_load : 1
	State 2
		x : 1
		x_2 : 1
		tmp_763 : 2
	State 3
		tmp : 1
		StgValue_20 : 2
		tmp_s : 1
		r_v_addr_8 : 2
		r_v_load_11 : 3
		i_29 : 1
		x_3 : 1
	State 4
		x_6 : 1
		x_7 : 1
		tmp_765 : 2
		m_1 : 3
	State 5
		x_4 : 1
		tmp_764 : 2
		x_5 : 3
		m_1_1 : 3
		tmp_884_cast_cast : 3
		tmp_752 : 4
		StgValue_40 : 5
		tmp_886_cast_cast : 3
	State 6
		tmp_753 : 1
		StgValue_46 : 2
		tmp_755 : 1
		r_v_addr_10 : 2
		r_v_load_7 : 3
		i_30 : 1
	State 7
		tmp_756 : 1
		StgValue_54 : 2
	State 8
		tmp_754 : 1
		StgValue_59 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |        x_2_fu_110        |    0    |    39   |
|          |        i_29_fu_135       |    0    |    15   |
|    add   |        x_7_fu_147        |    0    |    39   |
|          |        x_4_fu_167        |    0    |    39   |
|          |        i_30_fu_226       |    0    |    15   |
|----------|--------------------------|---------|---------|
|          |      tmp_752_fu_201      |    0    |    39   |
|    sub   |      tmp_756_fu_232      |    0    |    39   |
|          |      tmp_754_fu_245      |    0    |    39   |
|----------|--------------------------|---------|---------|
|          | tmp_884_cast_cast_fu_193 |    0    |    32   |
|  select  | tmp_886_cast_cast_fu_207 |    0    |    32   |
|          | tmp_890_cast_cast_fu_238 |    0    |    32   |
|----------|--------------------------|---------|---------|
|          |         x_fu_104         |    0    |    32   |
|    xor   |        x_6_fu_141        |    0    |    32   |
|          |        x_5_fu_181        |    0    |    2    |
|----------|--------------------------|---------|---------|
|   icmp   |        tmp_fu_124        |    0    |    2    |
|          |      tmp_753_fu_215      |    0    |    2    |
|----------|--------------------------|---------|---------|
|    and   |        m_1_fu_161        |    0    |    2    |
|          |       m_1_1_fu_187       |    0    |    2    |
|----------|--------------------------|---------|---------|
|          |      tmp_763_fu_116      |    0    |    0    |
| bitselect|      tmp_765_fu_153      |    0    |    0    |
|          |      tmp_764_fu_173      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |       tmp_s_fu_130       |    0    |    0    |
|          |      tmp_755_fu_221      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   434   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        i_1_reg_93       |    5   |
|       i_29_reg_275      |    5   |
|       i_30_reg_308      |    5   |
|         i_reg_72        |    5   |
|        m1_reg_83        |    1   |
|      m_1_1_reg_290      |    1   |
|       m_1_reg_285       |    1   |
|   r_v_addr_10_reg_303   |    5   |
|    r_v_addr_8_reg_270   |    5   |
|    r_v_addr_9_reg_280   |    5   |
|     r_v_addr_reg_252    |    5   |
|     r_v_load_reg_257    |   32   |
|     tmp_763_reg_262     |    1   |
|tmp_886_cast_cast_reg_295|   32   |
+-------------------------+--------+
|          Total          |   108  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_42 |  p0  |   8  |   5  |   40   ||    41   |
| grp_access_fu_42 |  p1  |   3  |  32  |   96   ||    15   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   136  || 1.48395 ||    56   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   434  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   56   |
|  Register |    -   |   108  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   108  |   490  |
+-----------+--------+--------+--------+
