<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: Introduction</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
  /* @license-end */
</script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="AM64x MCU+ SDK"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">10.00.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
          <div class="left">
            <form id="FSearchBox" action="search.html" method="get">
              <img id="MSearchSelect" src="search/mag.svg" alt=""/>
              <input type="text" id="MSearchField" name="query" value="Search" size="20" accesskey="S" 
                     onfocus="searchBox.OnSearchFieldFocus(true)" 
                     onblur="searchBox.OnSearchFieldFocus(false)"/>
            </form>
          </div><div class="right"></div>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('COMPONENT_PRU_GUIDE_INTRO.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="PageDoc"><div class="header">
  <div class="headertitle">
<div class="title">Introduction </div>  </div>
</div><!--header-->
<div class="contents">
<div class="toc"><h3>Table of Contents</h3>
<ul><li class="level1"><a href="#autotoc_md2165">PRU_ICSSG Subsystem</a></li>
<li class="level1"><a href="#autotoc_md2166">PRU Core</a></li>
<li class="level1"><a href="#autotoc_md2167">PRU Instruction Set</a></li>
<li class="level1"><a href="#autotoc_md2168">PRU Register Addressing</a></li>
<li class="level1"><a href="#autotoc_md2169">PRU Broadside Accelerators</a></li>
<li class="level1"><a href="#autotoc_md2170">PRU I/O Control Modes</a></li>
<li class="level1"><a href="#autotoc_md2171">Real-Time Task Manager</a></li>
</ul>
</div>
<div class="textblock"><p><a class="anchor" id="md_components_pru_io_pru_guide_intro"></a></p>
<h1><a class="anchor" id="autotoc_md2165"></a>
PRU_ICSSG Subsystem</h1>
<p>The Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem (PRU_ICSSG) consists of:</p><ul>
<li>Two 32-bit load/store RISC CPU cores — Programmable Real-Time Units (PRU0 and PRU1)</li>
<li>Two auxiliary 32-bit load/store RISC CPU cores — Auxiliary Programmable Real-Time Units (RTU_PRU0 and RTU_PRU1)</li>
<li>Two 32-bit load/store RISC CPU cores — Transmit Programmable Real-Time Units (TX_PRU0 and TX_PRU1)</li>
<li>Data RAMs per PRU core</li>
<li>Instruction RAMs per PRU, per RTU_PRU and per TX_PRU cores</li>
<li>Shared RAM</li>
<li>Peripheral modules: UART0, ECAP0, PWM, MDIO, IEP0 and IEP1</li>
<li>Interrupt controller (INTC) per ICSS subsystem and Task Manager per core</li>
</ul>
<p>The programmable nature of the PRU cores, along with their access to pins, events and all device resources, provides flexibility in implementing fast real-time responses, specialized data handling operations, custom peripheral interfaces, and in offloading tasks from the other processor cores of the device. The PRU cores are programmed with a small, deterministic instruction set. Each PRU can operate independently or in coordination with each other and can also work in coordination with the device-level host CPU. This interaction between processors is determined by the nature of the firmware loaded into the PRU’s instruction memory.</p>
<p> <style>div.image img[src="ICSSG_block_diagram.png"]{width:85%}</style> </p><div class="image">
<img src="ICSSG_block_diagram.png" alt=""/>
<div class="caption">
PRU-ICSSG Sub-System Block Diagram</div></div>
<p>Refer to latest AM64x TRM (Technical Reference Manual) for complete details. (Can be found here: <a href="https://www.ti.com/product/AM6442">https://www.ti.com/product/AM6442</a>)</p>
<h1><a class="anchor" id="autotoc_md2166"></a>
PRU Core</h1>
<p>PRU core is optimized for low latency and jitter. It contains:</p>
<ul>
<li>Non pipelined CPU which is 100% deterministic – no jitter in real-time execution</li>
<li>Broadside interface with 1024 bit wide data bus supports lowest latency transfers</li>
<li>Register mapped IOs and bit-wise addressing provide max interface flexibility</li>
<li>Programmed in assembly or C language (or mixed C and inline assembly) with full support in CCS for source level debugging</li>
</ul>
<p> <style>div.image img[src="PRU_core.png"]{width:50%}</style> </p><div class="image">
<img src="PRU_core.png" alt=""/>
</div>
<h1><a class="anchor" id="autotoc_md2167"></a>
PRU Instruction Set</h1>
<ul>
<li><span style="color:green">Arithmetic Operations (green)</span></li>
<li><span style="color:blue">Logic Operations (blue)</span></li>
<li><span style="color:black">IO Operations (black)</span></li>
<li><span style="color:red">Program Flow Control (red)</span></li>
</ul>
<table class="doxtable">
<tr>
<td><span style="color:green">ADD</span> </td><td><span style="color:green">ADC</span> </td><td><span style="color:green">SUB</span> </td><td><span style="color:green">SUC</span> </td><td><span style="color:green">RSB</span> </td><td><span style="color:green">RSC</span> </td></tr>
<tr>
<td><span style="color:blue">LSL</span> </td><td><span style="color:blue">LSR</span> </td><td><span style="color:blue">AND</span> </td><td><span style="color:blue">OR</span> </td><td><span style="color:blue">XOR</span> </td><td><span style="color:blue">NOT</span> </td><td><span style="color:blue">MIN</span> </td><td><span style="color:blue">MAX</span> </td><td><span style="color:blue">CLR</span> </td><td><span style="color:blue">SET</span> </td><td><span style="color:blue">LMBD</span> </td></tr>
<tr>
<td><span style="color:black">MOV</span> </td><td><span style="color:black">LDI</span> </td><td><span style="color:black">LDI32</span> </td><td><span style="color:black">LBBO</span> </td><td><span style="color:black">SBBO</span> </td><td><span style="color:black">LBCO</span> </td><td><span style="color:black">SBCO</span> </td><td><span style="color:black">MVIB</span> </td><td><span style="color:black">MVIW</span> </td><td><span style="color:black">MVID</span> </td><td><span style="color:black">ZERO</span> </td><td><span style="color:black">XIN</span> </td><td><span style="color:black">XOUT</span> </td><td><span style="color:black">TSEN</span> </td></tr>
<tr>
<td><span style="color:red">JAL</span> </td><td><span style="color:red">JMP</span> </td><td><span style="color:red">QBGT</span> </td><td><span style="color:red">QBGE</span> </td><td><span style="color:red">QBLT</span> </td><td><span style="color:red">QBLE</span> </td><td><span style="color:red">QBEQ</span> </td><td><span style="color:red">QBNE</span> </td><td><span style="color:red">QBA</span> </td><td><span style="color:red">QBBS</span> </td><td><span style="color:red">QBBC</span> </td><td><span style="color:red">WBS</span> </td><td><span style="color:red">WBC</span> </td><td><span style="color:red">HALT</span> </td><td><span style="color:red">SLP</span> </td></tr>
</table>
<p>Refer for usage details: <a href="https://www.ti.com/lit/ug/spruij2/spruij2.pdf">PRU Assembly Instruction User Guide</a></p>
<ul>
<li>TSEN Instruction is used to enable task manager functionality. Usage:</li>
</ul>
<div class="fragment"><div class="line">TSEN    1  ; Enable Task Manager</div>
<div class="line">TSEN    0  ; Disable Task Manager</div>
</div><!-- fragment --><h1><a class="anchor" id="autotoc_md2168"></a>
PRU Register Addressing</h1>
<p>Possible Addressability in Instructions: Bit, Byte (8-bit), Half-word (16-bit), Word (32-bit), Pointer</p>
<p> <style>div.image img[src="Pru_register_addressing.png"]{width:55%}</style> </p><div class="image">
<img src="Pru_register_addressing.png" alt=""/>
</div>
<p>Sample assembly code instructions: </p><div class="fragment"><div class="line">ldi     r0.b0, 0x18         ; Load Immediate  - loads 0x18 value into r0.b0</div>
<div class="line">ldi     r0.b2, 0x24         ; Load Immediate  - loads 0x24 value into r0.b2</div>
<div class="line">mov     r0.w1, r1.w0        ; Copy Value      - copies r1.w0 into r0.w1</div>
<div class="line">set     r1.b1, r1.b0, 5     ; Set Bit         - copies value of r1.b0 into r1.b1 after setting it&#39;s 5th bit (0 indexing)</div>
<div class="line">lbbo    &amp;r3, r1, r2.w0, b0  ; Load Byte Burst - Copy &quot;r0.b0&quot; bytes into r3 from the memory address r1+r2.w0</div>
</div><!-- fragment --><h1><a class="anchor" id="autotoc_md2169"></a>
PRU Broadside Accelerators</h1>
<p>PRU_ICSSG supports a broadside interface, which uses the XFR (XIN, XOUT, or XCHG) instruction to transfer the contents of PRUn, RTU_PRUn or TX_PRUn (where n = 0 or 1) registers to or from accelerators. This interface enables up to 30 registers (R0-R29, or 120 bytes) to be transferred in a single instruction.  <style>div.image img[src="Pru_broadside.png"]{width:90%}</style> </p><div class="image">
<img src="Pru_broadside.png" alt=""/>
</div>
<h1><a class="anchor" id="autotoc_md2170"></a>
PRU I/O Control Modes</h1>
<p>Each slice is directly connected to 20 GPIO pins which can be controlled by the PRUs using <b>R30</b> register and pin values can be read using <b>R31</b> register. By default <b>PRU0</b> and <b>PRU1</b> cores are able to control the respective GPIO pins (after they have been correctly pinmuxed). Overall:</p><ul>
<li>PRU has full input and output control on all interfaces</li>
<li>RTU_PRU and TX_PRU see R31 input and can process receive in parallel (If PRU_ICSSG slice is in GPIO mode, then RTU_PRU and TX_PRU both get the same r31_status (R31 register value) as PRU, but, only PRU core has control over pins, RTU_PRU/TX_PRU only have observation or input. RTU_PRU and TX_PRU has no support for GPO)</li>
<li>PRU/RTU_PRU supports load sharing option for sigma-delta and encoder interface (Load sharing across 3 PRU cores per slice of ICSSG which enables RTU (SD0-SD2), PRU (SD3-SD5), TX_PRU (SD6-SD8) control 3 channels each).</li>
</ul>
<p> <style>div.image img[src="Pru_gpio.png"]{width:30%}</style> </p><div class="image">
<img src="Pru_gpio.png" alt=""/>
<div class="caption">
GPIO Connection</div></div>
<table class="doxtable">
<tr>
<th>Direct Output </th><td>20 GPOs R30[19-0] </td></tr>
<tr>
<th>Direct Input </th><td>20 GPIs R31[19-0] </td></tr>
<tr>
<th>16 bit parallel capture </th><td>16 GPIs R31[15-0], CLK R31[16] </td></tr>
<tr>
<th>Serial shift out mode </th><td>DATAOUT GPO0, CLKOUT GPO1, two 16 bit shadow register, core_clock based </td></tr>
<tr>
<th>Serial shift in mode </th><td>DATAIN GPO0, 28 bit shift register, CNT_16 flag, core_clock with two fractional divider 1, 1.5, 2 … </td></tr>
<tr>
<th>9 x Sigma Delta </th><td>sinc1/2/3 accumulators, OSR4..256, fast detect </td></tr>
<tr>
<th>3 x Peripheral Interface </th><td>encoder (RS-485) interface </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md2171"></a>
Real-Time Task Manager</h1>
<p>The PRU_ICSSG system integrates 6 Task Managers used for efficient switching between tasks. There is one dedicated task manager for each PRU, RTU and TX_PRU core (PRU0/ PRU1, RTU_PRU0/ RTU_PRU1 and TX_PRU0/ TX_PRU1 cores), which are described in the subsequent sections. Each task manager works independently from the others.</p>
<ul>
<li>Allows change of Program Counter in 2 cycles</li>
<li>Flexible context save/restore using SPAD register banks</li>
<li>2 levels of pre-emption, 5 sub-tasks per level</li>
<li>151 triggers from internal and external events<ul>
<li>Ethernet receive/transmit/link states</li>
<li>IEP timer capture/compare/SYNC_OUT</li>
<li>INTC HOST_OUT[7:0], HOST_TASKMGR[7:0]</li>
<li>SPINLOCK_FEED_REQ[63:0]</li>
<li>PRU_INTR_IN[2:0]</li>
<li>xfr2vbus DMA data ready</li>
</ul>
</li>
</ul>
<p> <style>div.image img[src="Pru_task_manager.png"]{width:30%}</style> </p><div class="image">
<img src="Pru_task_manager.png" alt=""/>
<div class="caption">
Task Manager Block Diagram</div></div>
 </div></div><!-- contents -->
</div><!-- PageDoc -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
