

================================================================
== Vitis HLS Report for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11'
================================================================
* Date:           Mon May 12 21:42:52 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        sparse_matrix_multiply_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.407 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.170 us|  0.170 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_101_11  |       32|       32|         3|          2|          1|    16|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_6_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %i_6"   --->   Operation 7 'read' 'i_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc152"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j_3 = load i7 %j"   --->   Operation 11 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_3, i32 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101]   --->   Operation 13 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %tmp, void %for.inc152.split, void %for.inc155.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101]   --->   Operation 15 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %j_3, i32 2, i32 5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 16 'partselect' 'lshr_ln3' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_19_cast = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %i_6_read, i32 2, i32 5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 17 'partselect' 'tmp_19_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i2.i4, i4 %tmp_19_cast, i2 0, i4 %lshr_ln3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 18 'bitconcatenate' 'tmp_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i10 %tmp_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 19 'zext' 'zext_ln103_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%accum_V_addr = getelementptr i16 %accum_V, i64 0, i64 %zext_ln103_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 20 'getelementptr' 'accum_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%accum_V_1_addr = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln103_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 21 'getelementptr' 'accum_V_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%accum_V_2_addr = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln103_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 22 'getelementptr' 'accum_V_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%accum_V_3_addr = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln103_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 23 'getelementptr' 'accum_V_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.17ns)   --->   "%accum_V_load = load i10 %accum_V_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 24 'load' 'accum_V_load' <Predicate = (!tmp)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 25 [2/2] (1.17ns)   --->   "%accum_V_1_load = load i10 %accum_V_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 25 'load' 'accum_V_1_load' <Predicate = (!tmp)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 26 [2/2] (1.17ns)   --->   "%accum_V_2_load = load i10 %accum_V_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 26 'load' 'accum_V_2_load' <Predicate = (!tmp)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 27 [2/2] (1.17ns)   --->   "%accum_V_3_load = load i10 %accum_V_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 27 'load' 'accum_V_3_load' <Predicate = (!tmp)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 28 [1/1] (0.70ns)   --->   "%add_ln101 = add i7 %j_3, i7 4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101]   --->   Operation 28 'add' 'add_ln101' <Predicate = (!tmp)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln101 = store i7 %add_ln101, i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101]   --->   Operation 29 'store' 'store_ln101' <Predicate = (!tmp)> <Delay = 0.38>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = trunc i7 %j_3"   --->   Operation 30 'trunc' 'empty' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_17_cast = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %i_6_read, i32 1, i32 5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 31 'partselect' 'tmp_17_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %tmp_17_cast, i7 %j_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 32 'bitconcatenate' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i12 %tmp_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 33 'zext' 'zext_ln103' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i16 %C, i64 0, i64 %zext_ln103" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 34 'getelementptr' 'C_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (1.17ns)   --->   "%accum_V_load = load i10 %accum_V_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 35 'load' 'accum_V_load' <Predicate = (!tmp)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 36 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_load, i12 %C_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 36 'store' 'store_ln103' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln101 = or i6 %empty, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101]   --->   Operation 37 'or' 'or_ln101' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %i_6_read, i6 %or_ln101" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 38 'bitconcatenate' 'tmp_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln103_2 = zext i12 %tmp_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 39 'zext' 'zext_ln103_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr i16 %C, i64 0, i64 %zext_ln103_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 40 'getelementptr' 'C_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (1.17ns)   --->   "%accum_V_1_load = load i10 %accum_V_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 41 'load' 'accum_V_1_load' <Predicate = (!tmp)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 42 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_1_load, i12 %C_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 42 'store' 'store_ln103' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 43 [1/2] (1.17ns)   --->   "%accum_V_2_load = load i10 %accum_V_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 43 'load' 'accum_V_2_load' <Predicate = (!tmp)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 44 [1/2] (1.17ns)   --->   "%accum_V_3_load = load i10 %accum_V_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 44 'load' 'accum_V_3_load' <Predicate = (!tmp)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101]   --->   Operation 45 'specloopname' 'specloopname_ln101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln101_1 = or i6 %empty, i6 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101]   --->   Operation 46 'or' 'or_ln101_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %i_6_read, i6 %or_ln101_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 47 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln103_3 = zext i12 %tmp_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 48 'zext' 'zext_ln103_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%C_addr_2 = getelementptr i16 %C, i64 0, i64 %zext_ln103_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 49 'getelementptr' 'C_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_2_load, i12 %C_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 50 'store' 'store_ln103' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln101_2 = or i6 %empty, i6 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101]   --->   Operation 51 'or' 'or_ln101_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %i_6_read, i6 %or_ln101_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 52 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln103_4 = zext i12 %tmp_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 53 'zext' 'zext_ln103_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%C_addr_3 = getelementptr i16 %C, i64 0, i64 %zext_ln103_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 54 'getelementptr' 'C_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_3_load, i12 %C_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 55 'store' 'store_ln103' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln101 = br void %for.inc152" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101]   --->   Operation 56 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ accum_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ accum_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ accum_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ accum_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0100]
i_6_read              (read             ) [ 0111]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
j_3                   (load             ) [ 0010]
specpipeline_ln0      (specpipeline     ) [ 0000]
tmp                   (bitselect        ) [ 0110]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
br_ln101              (br               ) [ 0000]
lshr_ln3              (partselect       ) [ 0000]
tmp_19_cast           (partselect       ) [ 0000]
tmp_16                (bitconcatenate   ) [ 0000]
zext_ln103_1          (zext             ) [ 0000]
accum_V_addr          (getelementptr    ) [ 0010]
accum_V_1_addr        (getelementptr    ) [ 0010]
accum_V_2_addr        (getelementptr    ) [ 0010]
accum_V_3_addr        (getelementptr    ) [ 0010]
add_ln101             (add              ) [ 0000]
store_ln101           (store            ) [ 0000]
empty                 (trunc            ) [ 0101]
tmp_17_cast           (partselect       ) [ 0000]
tmp_s                 (bitconcatenate   ) [ 0000]
zext_ln103            (zext             ) [ 0000]
C_addr                (getelementptr    ) [ 0000]
accum_V_load          (load             ) [ 0000]
store_ln103           (store            ) [ 0000]
or_ln101              (or               ) [ 0000]
tmp_17                (bitconcatenate   ) [ 0000]
zext_ln103_2          (zext             ) [ 0000]
C_addr_1              (getelementptr    ) [ 0000]
accum_V_1_load        (load             ) [ 0000]
store_ln103           (store            ) [ 0000]
accum_V_2_load        (load             ) [ 0101]
accum_V_3_load        (load             ) [ 0101]
specloopname_ln101    (specloopname     ) [ 0000]
or_ln101_1            (or               ) [ 0000]
tmp_18                (bitconcatenate   ) [ 0000]
zext_ln103_3          (zext             ) [ 0000]
C_addr_2              (getelementptr    ) [ 0000]
store_ln103           (store            ) [ 0000]
or_ln101_2            (or               ) [ 0000]
tmp_19                (bitconcatenate   ) [ 0000]
zext_ln103_4          (zext             ) [ 0000]
C_addr_3              (getelementptr    ) [ 0000]
store_ln103           (store            ) [ 0000]
br_ln101              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_6">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_6"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="accum_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="accum_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="accum_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="accum_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="j_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_6_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="0" index="1" bw="6" slack="0"/>
<pin id="79" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_6_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="accum_V_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="10" slack="0"/>
<pin id="86" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="accum_V_1_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="16" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="10" slack="0"/>
<pin id="93" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_1_addr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="accum_V_2_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="10" slack="0"/>
<pin id="100" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_2_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="accum_V_3_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="10" slack="0"/>
<pin id="107" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_3_addr/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_V_load/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_V_1_load/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_V_2_load/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_V_3_load/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="C_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="12" slack="0"/>
<pin id="138" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="12" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="0"/>
<pin id="144" dir="0" index="2" bw="0" slack="0"/>
<pin id="146" dir="0" index="4" bw="12" slack="0"/>
<pin id="147" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="148" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="149" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/2 store_ln103/2 store_ln103/3 store_ln103/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="C_addr_1_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="12" slack="0"/>
<pin id="156" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_1/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="C_addr_2_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="12" slack="0"/>
<pin id="165" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_2/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="C_addr_3_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="12" slack="0"/>
<pin id="173" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_3/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln0_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="7" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="j_3_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="7" slack="0"/>
<pin id="188" dir="0" index="2" bw="4" slack="0"/>
<pin id="189" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="lshr_ln3_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="0" index="1" bw="7" slack="0"/>
<pin id="196" dir="0" index="2" bw="3" slack="0"/>
<pin id="197" dir="0" index="3" bw="4" slack="0"/>
<pin id="198" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_19_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="6" slack="0"/>
<pin id="206" dir="0" index="2" bw="3" slack="0"/>
<pin id="207" dir="0" index="3" bw="4" slack="0"/>
<pin id="208" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19_cast/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_16_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="0" index="3" bw="4" slack="0"/>
<pin id="218" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln103_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_1/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln101_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="0" index="1" bw="4" slack="0"/>
<pin id="234" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln101_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="7" slack="0"/>
<pin id="239" dir="0" index="1" bw="7" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="empty_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="1"/>
<pin id="244" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_17_cast_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="0" index="1" bw="6" slack="1"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="0" index="3" bw="4" slack="0"/>
<pin id="250" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17_cast/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_s_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="12" slack="0"/>
<pin id="256" dir="0" index="1" bw="5" slack="0"/>
<pin id="257" dir="0" index="2" bw="7" slack="1"/>
<pin id="258" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln103_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="12" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="or_ln101_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln101/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_17_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="12" slack="0"/>
<pin id="274" dir="0" index="1" bw="6" slack="1"/>
<pin id="275" dir="0" index="2" bw="6" slack="0"/>
<pin id="276" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln103_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="12" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_2/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="or_ln101_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="1"/>
<pin id="286" dir="0" index="1" bw="3" slack="0"/>
<pin id="287" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln101_1/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_18_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="0"/>
<pin id="291" dir="0" index="1" bw="6" slack="2"/>
<pin id="292" dir="0" index="2" bw="6" slack="0"/>
<pin id="293" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln103_3_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_3/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="or_ln101_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="1"/>
<pin id="303" dir="0" index="1" bw="3" slack="0"/>
<pin id="304" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln101_2/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_19_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="12" slack="0"/>
<pin id="308" dir="0" index="1" bw="6" slack="2"/>
<pin id="309" dir="0" index="2" bw="6" slack="0"/>
<pin id="310" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln103_4_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="12" slack="0"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_4/3 "/>
</bind>
</comp>

<comp id="318" class="1005" name="j_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="325" class="1005" name="i_6_read_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="1"/>
<pin id="327" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_6_read "/>
</bind>
</comp>

<comp id="333" class="1005" name="j_3_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="7" slack="1"/>
<pin id="335" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="339" class="1005" name="tmp_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="343" class="1005" name="accum_V_addr_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="1"/>
<pin id="345" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="accum_V_addr "/>
</bind>
</comp>

<comp id="348" class="1005" name="accum_V_1_addr_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="1"/>
<pin id="350" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="accum_V_1_addr "/>
</bind>
</comp>

<comp id="353" class="1005" name="accum_V_2_addr_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="1"/>
<pin id="355" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="accum_V_2_addr "/>
</bind>
</comp>

<comp id="358" class="1005" name="accum_V_3_addr_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="1"/>
<pin id="360" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="accum_V_3_addr "/>
</bind>
</comp>

<comp id="363" class="1005" name="empty_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="6" slack="1"/>
<pin id="365" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="369" class="1005" name="accum_V_2_load_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="1"/>
<pin id="371" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="accum_V_2_load "/>
</bind>
</comp>

<comp id="374" class="1005" name="accum_V_3_load_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="1"/>
<pin id="376" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="accum_V_3_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="52" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="52" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="52" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="52" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="82" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="89" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="96" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="103" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="52" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="150"><net_src comp="110" pin="3"/><net_sink comp="141" pin=4"/></net>

<net id="151"><net_src comp="134" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="52" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="116" pin="3"/><net_sink comp="141" pin=1"/></net>

<net id="160"><net_src comp="152" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="166"><net_src comp="2" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="52" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="161" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="52" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="182" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="182" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="76" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="42" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="219"><net_src comp="48" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="203" pin="4"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="50" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="193" pin="4"/><net_sink comp="213" pin=3"/></net>

<net id="226"><net_src comp="213" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="229"><net_src comp="223" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="230"><net_src comp="223" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="235"><net_src comp="182" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="54" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="251"><net_src comp="56" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="12" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="253"><net_src comp="44" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="259"><net_src comp="58" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="245" pin="4"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="254" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="270"><net_src comp="242" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="60" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="62" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="266" pin="2"/><net_sink comp="272" pin=2"/></net>

<net id="282"><net_src comp="272" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="288"><net_src comp="68" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="62" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="284" pin="2"/><net_sink comp="289" pin=2"/></net>

<net id="299"><net_src comp="289" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="305"><net_src comp="70" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="62" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="301" pin="2"/><net_sink comp="306" pin=2"/></net>

<net id="316"><net_src comp="306" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="321"><net_src comp="72" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="328"><net_src comp="76" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="332"><net_src comp="325" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="336"><net_src comp="182" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="342"><net_src comp="185" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="82" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="351"><net_src comp="89" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="356"><net_src comp="96" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="361"><net_src comp="103" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="366"><net_src comp="242" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="372"><net_src comp="122" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="141" pin=4"/></net>

<net id="377"><net_src comp="128" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="141" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {2 3 }
 - Input state : 
	Port: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 : i_6 | {1 }
	Port: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 : accum_V | {1 2 }
	Port: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 : accum_V_1 | {1 2 }
	Port: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 : accum_V_2 | {1 2 }
	Port: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 : accum_V_3 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_3 : 1
		tmp : 2
		br_ln101 : 3
		lshr_ln3 : 2
		tmp_16 : 3
		zext_ln103_1 : 4
		accum_V_addr : 5
		accum_V_1_addr : 5
		accum_V_2_addr : 5
		accum_V_3_addr : 5
		accum_V_load : 6
		accum_V_1_load : 6
		accum_V_2_load : 6
		accum_V_3_load : 6
		add_ln101 : 2
		store_ln101 : 3
	State 2
		tmp_s : 1
		zext_ln103 : 2
		C_addr : 3
		store_ln103 : 4
		or_ln101 : 1
		tmp_17 : 1
		zext_ln103_2 : 2
		C_addr_1 : 3
		store_ln103 : 4
	State 3
		zext_ln103_3 : 1
		C_addr_2 : 2
		store_ln103 : 3
		zext_ln103_4 : 1
		C_addr_3 : 2
		store_ln103 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |   add_ln101_fu_231  |    0    |    14   |
|----------|---------------------|---------|---------|
|   read   | i_6_read_read_fu_76 |    0    |    0    |
|----------|---------------------|---------|---------|
| bitselect|      tmp_fu_185     |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   lshr_ln3_fu_193   |    0    |    0    |
|partselect|  tmp_19_cast_fu_203 |    0    |    0    |
|          |  tmp_17_cast_fu_245 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    tmp_16_fu_213    |    0    |    0    |
|          |     tmp_s_fu_254    |    0    |    0    |
|bitconcatenate|    tmp_17_fu_272    |    0    |    0    |
|          |    tmp_18_fu_289    |    0    |    0    |
|          |    tmp_19_fu_306    |    0    |    0    |
|----------|---------------------|---------|---------|
|          | zext_ln103_1_fu_223 |    0    |    0    |
|          |  zext_ln103_fu_261  |    0    |    0    |
|   zext   | zext_ln103_2_fu_279 |    0    |    0    |
|          | zext_ln103_3_fu_296 |    0    |    0    |
|          | zext_ln103_4_fu_313 |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |     empty_fu_242    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   or_ln101_fu_266   |    0    |    0    |
|    or    |  or_ln101_1_fu_284  |    0    |    0    |
|          |  or_ln101_2_fu_301  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    14   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|accum_V_1_addr_reg_348|   10   |
|accum_V_2_addr_reg_353|   10   |
|accum_V_2_load_reg_369|   16   |
|accum_V_3_addr_reg_358|   10   |
|accum_V_3_load_reg_374|   16   |
| accum_V_addr_reg_343 |   10   |
|     empty_reg_363    |    6   |
|   i_6_read_reg_325   |    6   |
|      j_3_reg_333     |    7   |
|       j_reg_318      |    7   |
|      tmp_reg_339     |    1   |
+----------------------+--------+
|         Total        |   99   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_110 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_116 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_122 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_128 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_141 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_141 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_141 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_141 |  p4  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   160  ||  3.096  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   14   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   72   |
|  Register |    -   |   99   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   99   |   86   |
+-----------+--------+--------+--------+
