#include <forge6502/cpu6502.hpp>

namespace forge6502
{

const CPU6502::Instruction& CPU6502::GetInstructionConfig(std::uint8_t opcode)
{
    static constexpr auto LookupTable = []() consteval {
        std::array<Instruction, 256> table{};

        table.fill({
            .name = "???",
            .operate = &CPU6502::XXX,
            .addressMode = &CPU6502::IMP,
            .cycles = 2
        });

        table[0x06] = {
            .name = "ASL",
            .operate = &CPU6502::ASL,
            .addressMode = &CPU6502::ZP0,
            .cycles = 5
        };

        table[0x09] = {
            .name = "ORA",
            .operate = &CPU6502::ORA,
            .addressMode = &CPU6502::IMM,
            .cycles = 2
        };

        table[0x0A] = {
            .name = "ASL",
            .operate = &CPU6502::ASL,
            .addressMode = &CPU6502::IMP,
            .cycles = 2
        };

        table[0x0E] = {
            .name = "ASL",
            .operate = &CPU6502::ASL,
            .addressMode = &CPU6502::ABS,
            .cycles = 6
        };

        table[0x1E] = {
            .name = "ASL",
            .operate = &CPU6502::ASL,
            .addressMode = &CPU6502::ABX,
            .cycles = 7
        };

        table[0x16] = {
            .name = "ASL",
            .operate = &CPU6502::ASL,
            .addressMode = &CPU6502::ZPX,
            .cycles = 6
        };

        table[0x18] = {
            .name = "CLC",
            .operate = &CPU6502::CLC,
            .addressMode = &CPU6502::IMP,
            .cycles = 2
        };

        table[0x24] = {
            .name = "BIT",
            .operate = &CPU6502::BIT,
            .addressMode = &CPU6502::ZP0,
            .cycles = 3
        };

        table[0x29] = {
            .name = "AND",
            .operate = &CPU6502::AND,
            .addressMode = &CPU6502::IMM,
            .cycles = 2
        };

        table[0x38] = {
            .name = "SEC",
            .operate = &CPU6502::SEC,
            .addressMode = &CPU6502::IMP,
            .cycles = 2
        };

        table[0x49] = {
            .name = "EOR",
            .operate = &CPU6502::EOR,
            .addressMode = &CPU6502::IMM,
            .cycles = 2
        };

        table[0x58] = {
            .name = "CLI",
            .operate = &CPU6502::CLI,
            .addressMode = &CPU6502::IMP,
            .cycles = 2
        };

        table[0x69] = {
            .name = "ADC",
            .operate = &CPU6502::ADC,
            .addressMode = &CPU6502::IMM,
            .cycles = 2
        };

        table[0x65] = {"ADC", &CPU6502::ADC, &CPU6502::ZP0, 3};
        table[0x75] = {"ADC", &CPU6502::ADC, &CPU6502::ZPX, 4};
        table[0x6D] = {"ADC", &CPU6502::ADC, &CPU6502::ABS, 4};
        table[0x7D] = {"ADC", &CPU6502::ADC, &CPU6502::ABX, 4};
        table[0x79] = {"ADC", &CPU6502::ADC, &CPU6502::ABY, 4};
        table[0x61] = {"ADC", &CPU6502::ADC, &CPU6502::IZX, 6};
        table[0x71] = {"ADC", &CPU6502::ADC, &CPU6502::IZY, 5};

        table[0x78] = {
            .name = "SEI",
            .operate = &CPU6502::SEI,
            .addressMode = &CPU6502::IMP,
            .cycles = 2
        };

        table[0x98] = {
            .name = "TYA",
            .operate = &CPU6502::TYA,
            .addressMode = &CPU6502::IMP,
            .cycles = 2
        };

        table[0x9A] = {
            .name = "TXS",
            .operate = &CPU6502::TXS,
            .addressMode = &CPU6502::IMP,
            .cycles = 2
        };

        table[0xD8] = {
            .name = "CLD",
            .operate = &CPU6502::CLD,
            .addressMode = &CPU6502::IMP,
            .cycles = 2
        };

        table[0xF8] = {
            .name = "SED",
            .operate = &CPU6502::SED,
            .addressMode = &CPU6502::IMP,
            .cycles = 2
        };

        table[0xB8] = {
            .name = "CLV",
            .operate = &CPU6502::CLV,
            .addressMode = &CPU6502::IMP,
            .cycles = 2
        };

        table[0xBA] = {
            .name = "TSX",
            .operate = &CPU6502::TSX,
            .addressMode = &CPU6502::IMP,
            .cycles = 2
        };
        table[0x85] = {
            .name = "STA",
            .operate = &CPU6502::STA,
            .addressMode = &CPU6502::ZP0,
            .cycles = 3
        };

        table[0x86] = {
             .name = "STX",
             .operate = &CPU6502::STX,
             .addressMode = &CPU6502::ZP0,
             .cycles = 3
        };

        table[0x84] = {
            .name = "STY",
            .operate = &CPU6502::STY,
            .addressMode = &CPU6502::ZP0,
            .cycles = 3
        };
        table[0x8D] = {
            .name = "STA",
            .operate = &CPU6502::STA,
            .addressMode = &CPU6502::ABS,
            .cycles = 4
        };

        table[0x8E] = {
            .name = "STX",
            .operate = &CPU6502::STX,
            .addressMode = &CPU6502::ABS,
            .cycles = 4
        };

        table[0x8C] = {
            .name = "STY",
            .operate = &CPU6502::STY,
            .addressMode = &CPU6502::ABS,
            .cycles = 4
        };

        table[0x8A] = {
            .name = "TXA",
            .operate = &CPU6502::TXA,
            .addressMode = &CPU6502::IMP,
            .cycles = 2
        };

        table[0x94] = {
            .name = "STY",
            .operate = &CPU6502::STY,
            .addressMode = &CPU6502::ZPX,
            .cycles = 4
        };

        table[0x95] = {
            .name = "STA",
            .operate = &CPU6502::STA,
            .addressMode = &CPU6502::ZPX,
            .cycles = 4
        };

        table[0x96] = {
            .name = "STX",
            .operate = &CPU6502::STX,
            .addressMode = &CPU6502::ZPY,
            .cycles = 4
        };

        table[0x81] = {"STA", &CPU6502::STA, &CPU6502::IZX, 6};
        table[0x91] = {"STA", &CPU6502::STA, &CPU6502::IZY, 6};
        table[0x99] = {"STA", &CPU6502::STA, &CPU6502::ABY, 5};
        table[0x9D] = {"STA", &CPU6502::STA, &CPU6502::ABX, 5};

        table[0xA0] = {
            .name = "LDY",
            .operate = &CPU6502::LDY,
            .addressMode = &CPU6502::IMM,
            .cycles = 2
        };

        table[0xA2] = {
            .name = "LDX",
            .operate = &CPU6502::LDX,
            .addressMode = &CPU6502::IMM,
            .cycles = 2
        };

        table[0xA5] = {
            .name = "LDA",
            .operate = &CPU6502::LDA,
            .addressMode = &CPU6502::ZP0,
            .cycles = 3
        };

        table[0xA6] = {
            .name = "LDX",
            .operate = &CPU6502::LDX,
            .addressMode = &CPU6502::ZP0,
            .cycles = 3
        };

        table[0xA4] = {
            .name = "LDY",
            .operate = &CPU6502::LDY,
            .addressMode = &CPU6502::ZP0,
            .cycles = 3
        };

        table[0xA8] = {
            .name = "TAY",
            .operate = &CPU6502::TAY,
            .addressMode = &CPU6502::IMP,
            .cycles = 2
        };

        table[0xA9] = {
            .name = "LDA",
            .operate = &CPU6502::LDA,
            .addressMode = &CPU6502::IMM,
            .cycles = 2
        };

        table[0xA1] = {"LDA", &CPU6502::LDA, &CPU6502::IZX, 6};
        table[0xB1] = {"LDA", &CPU6502::LDA, &CPU6502::IZY, 5};
        table[0xB5] = {"LDA", &CPU6502::LDA, &CPU6502::ZPX, 4};
        table[0xAD] = {"LDA", &CPU6502::LDA, &CPU6502::ABS, 4};
        table[0xBD] = {"LDA", &CPU6502::LDA, &CPU6502::ABX, 4};
        table[0xB9] = {"LDA", &CPU6502::LDA, &CPU6502::ABY, 4};

        table[0xB6] = {"LDX", &CPU6502::LDX, &CPU6502::ZPY, 4};
        table[0xAE] = {"LDX", &CPU6502::LDX, &CPU6502::ABS, 4};
        table[0xBE] = {"LDX", &CPU6502::LDX, &CPU6502::ABY, 4};

        table[0xB4] = {"LDY", &CPU6502::LDY, &CPU6502::ZPX, 4};
        table[0xAC] = {"LDY", &CPU6502::LDY, &CPU6502::ABS, 4};
        table[0xBC] = {"LDY", &CPU6502::LDY, &CPU6502::ABX, 4};

        table[0xAA] = {
            .name = "TAX",
            .operate = &CPU6502::TAX,
            .addressMode = &CPU6502::IMP,
            .cycles = 2
        };
        table[0x4C] = {
            .name = "JMP",
            .operate = &CPU6502::JMP,
            .addressMode = &CPU6502::ABS,
            .cycles = 3
        };
        table[0x6C] = {"JMP", &CPU6502::JMP, &CPU6502::IND, 5};

        table[0x10] = {"BPL", &CPU6502::BPL, &CPU6502::REL, 2};
        table[0x30] = {"BMI", &CPU6502::BMI, &CPU6502::REL, 2};
        table[0x50] = {"BVC", &CPU6502::BVC, &CPU6502::REL, 2};
        table[0x70] = {"BVS", &CPU6502::BVS, &CPU6502::REL, 2};
        table[0x90] = {"BCC", &CPU6502::BCC, &CPU6502::REL, 2};
        table[0xB0] = {"BCS", &CPU6502::BCS, &CPU6502::REL, 2};
        table[0xD0] = {"BNE", &CPU6502::BNE, &CPU6502::REL, 2};
        table[0xF0] = {"BEQ", &CPU6502::BEQ, &CPU6502::REL, 2};
        table[0xE8] = {
            .name = "INX",
            .operate = &CPU6502::INX,
            .addressMode = &CPU6502::IMP,
            .cycles = 2
        };

        table[0xC0] = {
            .name = "CPY",
            .operate = &CPU6502::CPY,
            .addressMode = &CPU6502::IMM,
            .cycles = 2
        };

        table[0xC8] = {
            .name = "INY",
            .operate = &CPU6502::INY,
            .addressMode = &CPU6502::IMP,
            .cycles = 2
        };

        table[0xC9] = {
             .name = "CMP",
             .operate = &CPU6502::CMP,
             .addressMode = &CPU6502::IMM,
             .cycles = 2
        };

        table[0xCA] = {
            .name = "DEX",
            .operate = &CPU6502::DEX,
            .addressMode = &CPU6502::IMP,
            .cycles = 2
        };

        table[0x88] = {
            .name = "DEY",
            .operate = &CPU6502::DEY,
            .addressMode = &CPU6502::IMP,
            .cycles = 2
        };

        table[0xE0] = {
            .name = "CPX",
            .operate = &CPU6502::CPX,
            .addressMode = &CPU6502::IMM,
            .cycles = 2
        };

        table[0xE9] = {
            .name = "SBC",
            .operate = &CPU6502::SBC,
            .addressMode = &CPU6502::IMM,
            .cycles = 2
        };
        table[0xE5] = {"SBC", &CPU6502::SBC, &CPU6502::ZP0, 3};
        table[0xF5] = {"SBC", &CPU6502::SBC, &CPU6502::ZPX, 4};
        table[0xED] = {"SBC", &CPU6502::SBC, &CPU6502::ABS, 4};
        table[0xFD] = {"SBC", &CPU6502::SBC, &CPU6502::ABX, 4};
        table[0xF9] = {"SBC", &CPU6502::SBC, &CPU6502::ABY, 4};
        table[0xE1] = {"SBC", &CPU6502::SBC, &CPU6502::IZX, 6};
        table[0xF1] = {"SBC", &CPU6502::SBC, &CPU6502::IZY, 5};

        table[0x00] = {"BRK", &CPU6502::BRK, &CPU6502::IMP, 7};
        table[0x40] = {"RTI", &CPU6502::RTI, &CPU6502::IMP, 6};

        table[0x08] = {"PHP", &CPU6502::PHP, &CPU6502::IMP, 3};
        table[0x28] = {"PLP", &CPU6502::PLP, &CPU6502::IMP, 4};
        table[0x48] = {"PHA", &CPU6502::PHA, &CPU6502::IMP, 3};
        table[0x68] = {"PLA", &CPU6502::PLA, &CPU6502::IMP, 4};
        table[0x20] = {"JSR", &CPU6502::JSR, &CPU6502::ABS, 6};
        table[0x60] = {"RTS", &CPU6502::RTS, &CPU6502::IMP, 6};

        table[0x26] = {"ROL", &CPU6502::ROL, &CPU6502::ZP0, 5};
        table[0x36] = {"ROL", &CPU6502::ROL, &CPU6502::ZPX, 6};
        table[0x2E] = {"ROL", &CPU6502::ROL, &CPU6502::ABS, 6};
        table[0x3E] = {"ROL", &CPU6502::ROL, &CPU6502::ABX, 7};
        table[0x2A] = {"ROL", &CPU6502::ROL, &CPU6502::IMP, 2};

        table[0x46] = {"LSR", &CPU6502::LSR, &CPU6502::ZP0, 5};
        table[0x56] = {"LSR", &CPU6502::LSR, &CPU6502::ZPX, 6};
        table[0x4E] = {"LSR", &CPU6502::LSR, &CPU6502::ABS, 6};
        table[0x5E] = {"LSR", &CPU6502::LSR, &CPU6502::ABX, 7};
        table[0x4A] = {"LSR", &CPU6502::LSR, &CPU6502::IMP, 2};

        table[0x66] = {"ROR", &CPU6502::ROR, &CPU6502::ZP0, 5};
        table[0x76] = {"ROR", &CPU6502::ROR, &CPU6502::ZPX, 6};
        table[0x6E] = {"ROR", &CPU6502::ROR, &CPU6502::ABS, 6};
        table[0x7E] = {"ROR", &CPU6502::ROR, &CPU6502::ABX, 7};
        table[0x6A] = {"ROR", &CPU6502::ROR, &CPU6502::IMP, 2};

        table[0xE6] = {"INC", &CPU6502::INC, &CPU6502::ZP0, 5};
        table[0xF6] = {"INC", &CPU6502::INC, &CPU6502::ZPX, 6};
        table[0xEE] = {"INC", &CPU6502::INC, &CPU6502::ABS, 6};
        table[0xFE] = {"INC", &CPU6502::INC, &CPU6502::ABX, 7};

        table[0xC6] = {"DEC", &CPU6502::DEC, &CPU6502::ZP0, 5};
        table[0xD6] = {"DEC", &CPU6502::DEC, &CPU6502::ZPX, 6};
        table[0xCE] = {"DEC", &CPU6502::DEC, &CPU6502::ABS, 6};
        table[0xDE] = {"DEC", &CPU6502::DEC, &CPU6502::ABX, 7};

        table[0x05] = {"ORA", &CPU6502::ORA, &CPU6502::ZP0, 3};
        table[0x15] = {"ORA", &CPU6502::ORA, &CPU6502::ZPX, 4};
        table[0x0D] = {"ORA", &CPU6502::ORA, &CPU6502::ABS, 4};
        table[0x1D] = {"ORA", &CPU6502::ORA, &CPU6502::ABX, 4};
        table[0x19] = {"ORA", &CPU6502::ORA, &CPU6502::ABY, 4};
        table[0x01] = {"ORA", &CPU6502::ORA, &CPU6502::IZX, 6};
        table[0x11] = {"ORA", &CPU6502::ORA, &CPU6502::IZY, 5};
        table[0x25] = {"AND", &CPU6502::AND, &CPU6502::ZP0, 3};
        table[0x35] = {"AND", &CPU6502::AND, &CPU6502::ZPX, 4};
        table[0x2D] = {"AND", &CPU6502::AND, &CPU6502::ABS, 4};
        table[0x3D] = {"AND", &CPU6502::AND, &CPU6502::ABX, 4};
        table[0x39] = {"AND", &CPU6502::AND, &CPU6502::ABY, 4};
        table[0x21] = {"AND", &CPU6502::AND, &CPU6502::IZX, 6};
        table[0x31] = {"AND", &CPU6502::AND, &CPU6502::IZY, 5};
        table[0x45] = {"EOR", &CPU6502::EOR, &CPU6502::ZP0, 3};
        table[0x55] = {"EOR", &CPU6502::EOR, &CPU6502::ZPX, 4};
        table[0x4D] = {"EOR", &CPU6502::EOR, &CPU6502::ABS, 4};
        table[0x5D] = {"EOR", &CPU6502::EOR, &CPU6502::ABX, 4};
        table[0x59] = {"EOR", &CPU6502::EOR, &CPU6502::ABY, 4};
        table[0x41] = {"EOR", &CPU6502::EOR, &CPU6502::IZX, 6};
        table[0x51] = {"EOR", &CPU6502::EOR, &CPU6502::IZY, 5};
        table[0x2C] = {"BIT", &CPU6502::BIT, &CPU6502::ABS, 4};

        table[0xC5] = {"CMP", &CPU6502::CMP, &CPU6502::ZP0, 3};
        table[0xD5] = {"CMP", &CPU6502::CMP, &CPU6502::ZPX, 4};
        table[0xCD] = {"CMP", &CPU6502::CMP, &CPU6502::ABS, 4};
        table[0xDD] = {"CMP", &CPU6502::CMP, &CPU6502::ABX, 4};
        table[0xD9] = {"CMP", &CPU6502::CMP, &CPU6502::ABY, 4};
        table[0xC1] = {"CMP", &CPU6502::CMP, &CPU6502::IZX, 6};
        table[0xD1] = {"CMP", &CPU6502::CMP, &CPU6502::IZY, 5};
        table[0xE4] = {"CPX", &CPU6502::CPX, &CPU6502::ZP0, 3};
        table[0xEC] = {"CPX", &CPU6502::CPX, &CPU6502::ABS, 4};
        table[0xC4] = {"CPY", &CPU6502::CPY, &CPU6502::ZP0, 3};
        table[0xCC] = {"CPY", &CPU6502::CPY, &CPU6502::ABS, 4};
        table[0xEA] = {"NOP", &CPU6502::NOP, &CPU6502::IMP, 2};

        // These no-op encodings are used by the nestest diagnostic program.
        // They consume their operands and timing but have no observable effect.
        for (const std::uint8_t opcode : {0x1A, 0x3A, 0x5A, 0x7A, 0xDA, 0xFA})
        {
            table[opcode] = {"NOP", &CPU6502::NOP, &CPU6502::IMP, 2};
        }
        for (const std::uint8_t opcode : {0x80, 0x82, 0x89, 0xC2, 0xE2})
        {
            table[opcode] = {"NOP", &CPU6502::NOP, &CPU6502::IMM, 2};
        }
        for (const std::uint8_t opcode : {0x04, 0x44, 0x64})
        {
            table[opcode] = {"NOP", &CPU6502::NOP, &CPU6502::ZP0, 3};
        }
        for (const std::uint8_t opcode : {0x14, 0x34, 0x54, 0x74, 0xD4, 0xF4})
        {
            table[opcode] = {"NOP", &CPU6502::NOP, &CPU6502::ZPX, 4};
        }
        table[0x0C] = {"NOP", &CPU6502::NOP, &CPU6502::ABS, 4};
        for (const std::uint8_t opcode : {0x1C, 0x3C, 0x5C, 0x7C, 0xDC, 0xFC})
        {
            table[opcode] = {"NOP", &CPU6502::NOP, &CPU6502::ABX, 4};
        }

        table[0xA3] = {"LAX", &CPU6502::LAX, &CPU6502::IZX, 6};
        table[0xA7] = {"LAX", &CPU6502::LAX, &CPU6502::ZP0, 3};
        table[0xAF] = {"LAX", &CPU6502::LAX, &CPU6502::ABS, 4};
        table[0xB3] = {"LAX", &CPU6502::LAX, &CPU6502::IZY, 5};
        table[0xB7] = {"LAX", &CPU6502::LAX, &CPU6502::ZPY, 4};
        table[0xBF] = {"LAX", &CPU6502::LAX, &CPU6502::ABY, 4};

        table[0x83] = {"SAX", &CPU6502::SAX, &CPU6502::IZX, 6};
        table[0x87] = {"SAX", &CPU6502::SAX, &CPU6502::ZP0, 3};
        table[0x8F] = {"SAX", &CPU6502::SAX, &CPU6502::ABS, 4};
        table[0x97] = {"SAX", &CPU6502::SAX, &CPU6502::ZPY, 4};

        const auto addReadModifyWrite = [&table](
            const char* name,
            const std::array<std::uint8_t, 7>& opcodes,
            std::uint8_t (CPU6502::*operation)())
        {
            table[opcodes[0]] = {name, operation, &CPU6502::IZX, 8};
            table[opcodes[1]] = {name, operation, &CPU6502::ZP0, 5};
            table[opcodes[2]] = {name, operation, &CPU6502::ABS, 6};
            table[opcodes[3]] = {name, operation, &CPU6502::IZY, 8};
            table[opcodes[4]] = {name, operation, &CPU6502::ZPX, 6};
            table[opcodes[5]] = {name, operation, &CPU6502::ABY, 7};
            table[opcodes[6]] = {name, operation, &CPU6502::ABX, 7};
        };
        addReadModifyWrite("SLO", {0x03, 0x07, 0x0F, 0x13, 0x17, 0x1B, 0x1F}, &CPU6502::SLO);
        addReadModifyWrite("RLA", {0x23, 0x27, 0x2F, 0x33, 0x37, 0x3B, 0x3F}, &CPU6502::RLA);
        addReadModifyWrite("SRE", {0x43, 0x47, 0x4F, 0x53, 0x57, 0x5B, 0x5F}, &CPU6502::SRE);
        addReadModifyWrite("RRA", {0x63, 0x67, 0x6F, 0x73, 0x77, 0x7B, 0x7F}, &CPU6502::RRA);
        addReadModifyWrite("DCP", {0xC3, 0xC7, 0xCF, 0xD3, 0xD7, 0xDB, 0xDF}, &CPU6502::DCP);
        addReadModifyWrite("ISC", {0xE3, 0xE7, 0xEF, 0xF3, 0xF7, 0xFB, 0xFF}, &CPU6502::ISB);

        table[0x0B] = {"ANC", &CPU6502::ANC, &CPU6502::IMM, 2};
        table[0x2B] = {"ANC", &CPU6502::ANC, &CPU6502::IMM, 2};
        table[0x4B] = {"ALR", &CPU6502::ALR, &CPU6502::IMM, 2};
        table[0x6B] = {"ARR", &CPU6502::ARR, &CPU6502::IMM, 2};
        table[0x8B] = {"XAA", &CPU6502::XAA, &CPU6502::IMM, 2};
        table[0xAB] = {"LAX", &CPU6502::LAX, &CPU6502::IMM, 2};
        table[0xBB] = {"LAS", &CPU6502::LAS, &CPU6502::ABY, 4};
        table[0xCB] = {"AXS", &CPU6502::AXS, &CPU6502::IMM, 2};

        table[0x93] = {"AHX", &CPU6502::AHX, &CPU6502::IZY, 6};
        table[0x9B] = {"TAS", &CPU6502::TAS, &CPU6502::ABY, 5};
        table[0x9C] = {"SHY", &CPU6502::SHY, &CPU6502::ABX, 5};
        table[0x9E] = {"SHX", &CPU6502::SHX, &CPU6502::ABY, 5};
        table[0x9F] = {"AHX", &CPU6502::AHX, &CPU6502::ABY, 5};

        for (const std::uint8_t opcode :
             {0x02, 0x12, 0x22, 0x32, 0x42, 0x52,
              0x62, 0x72, 0x92, 0xB2, 0xD2, 0xF2})
        {
            table[opcode] = {"KIL", &CPU6502::KIL, &CPU6502::IMP, 2};
        }
        table[0xEB] = {"SBC", &CPU6502::SBC, &CPU6502::IMM, 2};
        return table;
    }();

    return LookupTable[opcode];
}
CPU6502::CPU6502()
    : CPU6502(Configuration{})
{
}

CPU6502::CPU6502(Configuration configuration)
    : m_decimalModeEnabled(configuration.decimalModeEnabled)
{
}

void CPU6502::ConnectBus(CpuBus* bus)
{
    m_bus = bus;
}

bool CPU6502::IsDecimalModeEnabled() const
{
    return m_decimalModeEnabled;
}

bool CPU6502::GetFlag(Flags flag) const
{
    return (m_status & static_cast<std::uint8_t>(flag)) != 0;
}

void CPU6502::SetFlag(Flags flag, bool value)
{
    if (value)
    {
        m_status |= static_cast<std::uint8_t>(flag);
    }
    else
    {
        m_status &= ~static_cast<std::uint8_t>(flag);
    }
}

void CPU6502::Reset()
{
    // Reset is a seven-cycle sequence drained by subsequent Clock()
    // calls: two dummy fetches at the current PC, the three suppressed
    // pushes as reads with SP decrementing, then the FFFC/FFFD vector
    // fetch. Hardware reset does not clear A, X, Y, or SP: its three
    // suppressed stack accesses decrement the existing SP, and it merely
    // forces I while preserving the other status bits. No sequencer state
    // of a previously executing instruction may survive, and a latched or
    // sampled interrupt must not survive a reset.
    m_executionKind = ExecutionKind::Legacy;
    m_currentInstruction = nullptr;
    m_stepCycle = 0;
    m_operandReady = false;
    m_branchTaken = false;
    m_jammed = false;
    m_pendingInterrupt = PendingInterrupt::None;
    m_recognizedInterrupt = PendingInterrupt::None;
    m_specialSequence = SpecialSequence::Reset;
    m_cycles = 7;
}

void CPU6502::Clock()
{
    // Keeping a cycle snapshot makes RDY orthogonal to the instruction
    // sequencer. A stretched read is still visible to the bus, but none of
    // the CPU's microstate advances. Write cycles always complete.
    const CPU6502 beforeCycle = *this;
    m_cyclePerformedWrite = false;

    if (m_jammed)
    {
        // KIL stops the instruction sequencer with the PC pointing at the
        // byte after the opcode. The NMOS core remains there until reset;
        // IRQ and NMI cannot restart it.
        Read(m_pc);
        return;
    }

    // The interrupt lines are polled at phi2 of an instruction's
    // penultimate cycle. Sampling as the final cycle begins sees every
    // line update latched through the penultimate console cycle, matching
    // that hardware poll; a line rising later defers entry past one more
    // instruction. The I flag masks IRQ at the poll itself, so a line
    // latched while I was clear (for example during an earlier entry
    // sequence, before I is set) cannot re-trigger inside the handler.
    if (m_cycles == 1 && m_specialSequence == SpecialSequence::None)
    {
        m_recognizedInterrupt = m_pendingInterrupt;
        if (m_recognizedInterrupt == PendingInterrupt::Irq &&
            GetFlag(Flags::I))
        {
            m_recognizedInterrupt = PendingInterrupt::None;
        }
    }

    if (m_specialSequence != SpecialSequence::None)
    {
        StepSpecialSequence();
    }
    else if (m_cycles == 0)
    {
        if (m_recognizedInterrupt != PendingInterrupt::None)
        {
            BeginInterruptEntry();
        }
        else
        {
            BeginInstruction();
        }
    }
    else
    {
        StepInstruction();
    }

    --m_cycles;

    if (!m_readyLine && !m_cyclePerformedWrite)
    {
        *this = beforeCycle;
    }
}

void CPU6502::ReadyLine(bool ready)
{
    m_readyLine = ready;
}

bool CPU6502::IsReady() const
{
    return m_readyLine;
}

bool CPU6502::IsInstructionBoundary() const
{
    return m_cycles == 0;
}

CPU6502::CpuState CPU6502::Snapshot() const
{
    return CpuState{
        .accumulator = m_a,
        .x = m_x,
        .y = m_y,
        .stackPointer = m_sp,
        .programCounter = m_pc,
        .status = m_status,
        .opcode = m_opcode,
        .cyclesRemaining = m_cycles,
        .jammed = m_jammed,
        .ready = m_readyLine,
    };
}

CPU6502::ExecutionKind CPU6502::ClassifyExecution(
    const Instruction& instruction) const
{
    const auto operate = instruction.operate;

    if (operate == &CPU6502::KIL)
    {
        return ExecutionKind::Jam;
    }

    const bool branchOperate =
        operate == &CPU6502::BPL || operate == &CPU6502::BMI ||
        operate == &CPU6502::BVC || operate == &CPU6502::BVS ||
        operate == &CPU6502::BCC || operate == &CPU6502::BCS ||
        operate == &CPU6502::BNE || operate == &CPU6502::BEQ;
    if (branchOperate)
    {
        return ExecutionKind::Branch;
    }

    if (operate == &CPU6502::PHA || operate == &CPU6502::PHP)
    {
        return ExecutionKind::Push;
    }
    if (operate == &CPU6502::PLA || operate == &CPU6502::PLP)
    {
        return ExecutionKind::Pull;
    }
    if (operate == &CPU6502::JSR)
    {
        return ExecutionKind::Jsr;
    }
    if (operate == &CPU6502::RTS)
    {
        return ExecutionKind::Rts;
    }
    if (operate == &CPU6502::RTI)
    {
        return ExecutionKind::Rti;
    }
    if (operate == &CPU6502::BRK)
    {
        return ExecutionKind::Brk;
    }

    if (operate == &CPU6502::JMP)
    {
        return instruction.addressMode == &CPU6502::IND
                   ? ExecutionKind::JumpIndirect
                   : ExecutionKind::JumpAbsolute;
    }

    if (operate == &CPU6502::STA || operate == &CPU6502::STX ||
        operate == &CPU6502::STY || operate == &CPU6502::SAX ||
        operate == &CPU6502::AHX || operate == &CPU6502::TAS ||
        operate == &CPU6502::SHY || operate == &CPU6502::SHX)
    {
        return ExecutionKind::Write;
    }

    if (instruction.addressMode != &CPU6502::IMP &&
        (operate == &CPU6502::ASL || operate == &CPU6502::LSR ||
         operate == &CPU6502::ROL || operate == &CPU6502::ROR ||
         operate == &CPU6502::INC || operate == &CPU6502::DEC ||
         operate == &CPU6502::SLO || operate == &CPU6502::RLA ||
         operate == &CPU6502::SRE || operate == &CPU6502::RRA ||
         operate == &CPU6502::DCP || operate == &CPU6502::ISB))
    {
        return ExecutionKind::ReadModifyWrite;
    }

    if (instruction.addressMode == &CPU6502::IMP)
    {
        return ExecutionKind::Implied;
    }

    return ExecutionKind::Read;
}

void CPU6502::BeginInstruction()
{
    Fetch();

    m_currentInstruction = &GetInstructionConfig(m_opcode);
    const auto& instruction = *m_currentInstruction;

    m_executionKind = ClassifyExecution(instruction);
    m_addressModeKind = ClassifyAddressMode(instruction);
    m_cycles = instruction.cycles;
    m_stepCycle = 1;
    m_operandReady = false;

    if (m_executionKind == ExecutionKind::Implied)
    {
        // The implied mode used to publish the accumulator through
        // m_fetched inside its address-mode function.
        m_fetched = m_a;
    }
    else if (m_executionKind == ExecutionKind::Legacy)
    {
        const std::uint8_t additionalAddressCycles =
            (this->*instruction.addressMode)();
        const std::uint8_t additionalOperationCycles =
            (this->*instruction.operate)();

        m_cycles += additionalAddressCycles & additionalOperationCycles;
    }
}

void CPU6502::RunOperate(const Instruction& instruction)
{
    (this->*instruction.operate)();
}

void CPU6502::StepInstruction()
{
    if (m_currentInstruction == nullptr)
    {
        // Interrupt-entry and reset burn cycles perform no instruction
        // sequencer step.
        return;
    }

    const auto& instruction = *m_currentInstruction;
    const int cycle = m_stepCycle + 1;
    m_stepCycle = cycle;

    switch (m_executionKind)
    {
    case ExecutionKind::Legacy:
        break;

    case ExecutionKind::Implied:
        // The extra cycle reads the next opcode address without
        // consuming it.
        Read(m_pc);
        RunOperate(instruction);
        break;

    case ExecutionKind::Read:
    case ExecutionKind::Write:
    case ExecutionKind::ReadModifyWrite:
        StepMemoryInstruction(instruction, cycle);
        break;

    case ExecutionKind::Push:
        // PHA/PHP read the next opcode address without consuming it, then
        // write the stack on the final cycle.
        if (cycle == 2)
        {
            Read(m_pc);
        }
        else
        {
            RunOperate(instruction);
        }
        break;

    case ExecutionKind::Pull:
        // PLA/PLP dummy-read the next opcode address and the stack
        // location below the pulled byte before the pop cycle.
        if (cycle == 2)
        {
            Read(m_pc);
        }
        else if (cycle == 3)
        {
            Read(static_cast<std::uint16_t>(0x0100 + m_sp));
        }
        else
        {
            RunOperate(instruction);
        }
        break;

    case ExecutionKind::Jsr:
        // The target's high byte is fetched only after both return-address
        // bytes have been pushed.
        if (cycle == 2)
        {
            m_addrAbs = Read(m_pc++);
        }
        else if (cycle == 3)
        {
            Read(static_cast<std::uint16_t>(0x0100 + m_sp));
        }
        else if (cycle == 4)
        {
            Push((m_pc >> 8) & 0x00FF);
        }
        else if (cycle == 5)
        {
            Push(m_pc & 0x00FF);
        }
        else
        {
            m_pc = static_cast<std::uint16_t>(
                (Read(m_pc) << 8) | (m_addrAbs & 0x00FF));
        }
        break;

    case ExecutionKind::Rts:
        if (cycle == 2)
        {
            Read(m_pc);
        }
        else if (cycle == 3)
        {
            Read(static_cast<std::uint16_t>(0x0100 + m_sp));
        }
        else if (cycle == 4)
        {
            m_addrAbs = Pop();
        }
        else if (cycle == 5)
        {
            m_pc = static_cast<std::uint16_t>((Pop() << 8) | m_addrAbs);
        }
        else
        {
            // Internal cycle: the pulled address is incremented past the
            // subroutine's high-byte slot without a bus access.
            ++m_pc;
        }
        break;

    case ExecutionKind::Rti:
        if (cycle == 2)
        {
            Read(m_pc);
        }
        else if (cycle == 3)
        {
            Read(static_cast<std::uint16_t>(0x0100 + m_sp));
        }
        else if (cycle == 4)
        {
            m_status = Pop();
            SetFlag(Flags::B, false);
            SetFlag(Flags::U, true);
        }
        else if (cycle == 5)
        {
            m_addrAbs = Pop();
        }
        else
        {
            m_pc = static_cast<std::uint16_t>((Pop() << 8) | m_addrAbs);
        }
        break;

    case ExecutionKind::Brk:
        // BRK consumes the padding byte, pushes the return address and
        // status with B set, then loads the IRQ vector.
        if (cycle == 2)
        {
            Read(m_pc++);
        }
        else if (cycle == 3)
        {
            Push((m_pc >> 8) & 0x00FF);
        }
        else if (cycle == 4)
        {
            Push(m_pc & 0x00FF);
        }
        else if (cycle == 5)
        {
            Push(m_status | static_cast<std::uint8_t>(Flags::B) |
                 static_cast<std::uint8_t>(Flags::U));
            SetFlag(Flags::B, false);
            SetFlag(Flags::U, true);
            SetFlag(Flags::I, true);
        }
        else if (cycle == 6)
        {
            // An NMI latched while BRK is in progress takes over BRK's
            // vector fetch. The BRK stack frame has already been written,
            // including B=1, so RTI returns through the BRK padding byte.
            // This is the NMOS/2A03 "NMI interrupts BRK" edge case covered
            // by blargg cpu_interrupts_v2.
            m_interruptVector = m_pendingInterrupt == PendingInterrupt::Nmi
                ? 0xFFFA
                : 0xFFFE;
            if (m_interruptVector == 0xFFFA)
            {
                m_pendingInterrupt = PendingInterrupt::None;
                m_recognizedInterrupt = PendingInterrupt::None;
            }
            m_addrAbs = Read(m_interruptVector);
        }
        else
        {
            m_pc = static_cast<std::uint16_t>(
                (Read(static_cast<std::uint16_t>(m_interruptVector + 1)) << 8) |
                m_addrAbs);
        }
        break;

    case ExecutionKind::Branch:
        // The condition settles on the operand cycle: a taken branch adds
        // its dummy-fetch cycle now, plus one internal cycle when the
        // target leaves the operand's page.
        if (cycle == 2)
        {
            m_addrRel = Read(m_pc++);
            if (m_addrRel & 0x0080)
            {
                m_addrRel |= 0xFF00;
            }
            m_branchTaken = false;
            RunOperate(instruction);
            if (m_branchTaken)
            {
                ++m_cycles;
                const std::uint16_t targetAddress =
                    static_cast<std::uint16_t>(m_pc + m_addrRel);
                if ((targetAddress & 0xFF00) != (m_pc & 0xFF00))
                {
                    ++m_cycles;
                }
            }
        }
        else if (cycle == 3)
        {
            // Dummy fetch of the next opcode address; the byte is
            // discarded and PC still points there while the offset lands.
            Read(m_pc);
            m_pc = static_cast<std::uint16_t>(m_pc + m_addrRel);
        }
        // The page-cross fix-up cycle is internal: no bus transaction.
        break;

    case ExecutionKind::Jam:
        // KIL has the normal second-cycle dummy read, then leaves the
        // sequencer permanently stopped until Reset().
        if (cycle == 2)
        {
            Read(m_pc);
            RunOperate(instruction);
        }
        break;

    case ExecutionKind::JumpAbsolute:
        if (cycle == 2)
        {
            m_addrAbs = Read(m_pc++);
        }
        else if (cycle == 3)
        {
            m_addrAbs = static_cast<std::uint16_t>(
                Read(m_pc++) << 8 | (m_addrAbs & 0x00FF));
            RunOperate(instruction);
        }
        break;

    case ExecutionKind::JumpIndirect:
        if (cycle == 2)
        {
            m_addrBase = Read(m_pc++);
        }
        else if (cycle == 3)
        {
            m_addrBase = static_cast<std::uint16_t>(
                Read(m_pc++) << 8 | m_addrBase);
        }
        else if (cycle == 4)
        {
            m_addrAbs = Read(m_addrBase);
        }
        else if (cycle == 5)
        {
            const std::uint16_t hiAddress =
                (m_addrBase & 0x00FF) == 0x00FF ? m_addrBase & 0xFF00
                                                : m_addrBase + 1;
            m_addrAbs = static_cast<std::uint16_t>(
                Read(hiAddress) << 8 | m_addrAbs);
            RunOperate(instruction);
        }
        break;
    }
}

// Performs the data-phase transactions once addressing has settled.
// dataCycle is the instruction-relative cycle of the first data access at
// the effective address.
void CPU6502::StepDataPhase(const Instruction& instruction, int cycle, int dataCycle)
{
    if (m_executionKind == ExecutionKind::Read)
    {
        if (cycle == dataCycle)
        {
            m_fetched = Read(m_addrAbs);
            m_operandReady = true;
            RunOperate(instruction);
        }
        return;
    }

    if (m_executionKind == ExecutionKind::Write)
    {
        if (cycle == dataCycle)
        {
            RunOperate(instruction);
        }
        return;
    }

    // Read-modify-write instructions read the operand, write the
    // unmodified value back, then compute and write the new value.
    if (cycle == dataCycle)
    {
        m_fetched = Read(m_addrAbs);
        m_operandReady = true;
    }
    else if (cycle == dataCycle + 1)
    {
        Write(m_addrAbs, m_fetched);
    }
    else if (cycle == dataCycle + 2)
    {
        RunOperate(instruction);
    }
}

CPU6502::AddressModeKind CPU6502::ClassifyAddressMode(
    const Instruction& instruction)
{
    const auto mode = instruction.addressMode;
    if (mode == &CPU6502::IMM) return AddressModeKind::IMM;
    if (mode == &CPU6502::ZP0) return AddressModeKind::ZP0;
    if (mode == &CPU6502::ZPX) return AddressModeKind::ZPX;
    if (mode == &CPU6502::ZPY) return AddressModeKind::ZPY;
    if (mode == &CPU6502::ABS) return AddressModeKind::ABS;
    if (mode == &CPU6502::ABX) return AddressModeKind::ABX;
    if (mode == &CPU6502::ABY) return AddressModeKind::ABY;
    if (mode == &CPU6502::IZX) return AddressModeKind::IZX;
    return AddressModeKind::IZY;
}

void CPU6502::StepMemoryInstruction(const Instruction& instruction, int cycle)
{
    switch (m_addressModeKind)
    {
    case AddressModeKind::IMM:
        if (cycle == 2)
        {
            m_fetched = Read(m_pc++);
            m_operandReady = true;
            RunOperate(instruction);
        }
        break;

    case AddressModeKind::ZP0:
        if (cycle == 2)
        {
            m_addrAbs = Read(m_pc++);
            return;
        }
        StepDataPhase(instruction, cycle, 3);
        break;

    case AddressModeKind::ZPX:
    case AddressModeKind::ZPY:
    {
        const std::uint8_t index =
            m_addressModeKind == AddressModeKind::ZPX ? m_x : m_y;
        if (cycle == 2)
        {
            m_addrAbs = Read(m_pc++);
        }
        else if (cycle == 3)
        {
            // Dummy read at the unindexed base before the index is added.
            Read(m_addrAbs);
            m_addrAbs = static_cast<std::uint16_t>((m_addrAbs + index) & 0x00FF);
        }
        else
        {
            StepDataPhase(instruction, cycle, 4);
        }
        break;
    }

    case AddressModeKind::ABS:
        if (cycle == 2)
        {
            m_addrAbs = Read(m_pc++);
        }
        else if (cycle == 3)
        {
            m_addrAbs = static_cast<std::uint16_t>(
                Read(m_pc++) << 8 | m_addrAbs);
        }
        else
        {
            StepDataPhase(instruction, cycle, 4);
        }
        break;

    case AddressModeKind::ABX:
    case AddressModeKind::ABY:
    {
        const std::uint8_t index =
            m_addressModeKind == AddressModeKind::ABX ? m_x : m_y;
        if (cycle == 2)
        {
            m_addrAbs = Read(m_pc++);
        }
        else if (cycle == 3)
        {
            m_addrBase = static_cast<std::uint16_t>(Read(m_pc++) << 8 | m_addrAbs);
            m_addrAbs = static_cast<std::uint16_t>(m_addrBase + index);
        }
        else if (cycle == 4)
        {
            // Every indexed access reads the address with an unfixed high
            // byte; when the index carries into the high byte that read
            // goes to the wrong page. Reads treat the access as data when
            // no page was crossed and refetch from the fixed address
            // otherwise; stores and read-modify-write instructions always
            // discard it and use their own final data cycles.
            const std::uint16_t unfixed = static_cast<std::uint16_t>(
                (m_addrBase & 0xFF00) | (m_addrAbs & 0x00FF));
            const bool crossed =
                (m_addrAbs & 0xFF00) != (m_addrBase & 0xFF00);
            if (m_executionKind == ExecutionKind::Read)
            {
                m_fetched = Read(unfixed);
                m_operandReady = true;
                if (crossed)
                {
                    ++m_cycles;
                    return;
                }
                RunOperate(instruction);
            }
            else
            {
                Read(unfixed);
            }
        }
        else
        {
            StepDataPhase(instruction, cycle, 5);
        }
        break;
    }

    case AddressModeKind::IZX:
        if (cycle == 2)
        {
            m_addrBase = Read(m_pc++);
        }
        else if (cycle == 3)
        {
            Read(m_addrBase & 0x00FF);
            m_addrBase = static_cast<std::uint16_t>(
                (m_addrBase + m_x) & 0x00FF);
        }
        else if (cycle == 4)
        {
            m_addrAbs = Read(m_addrBase);
        }
        else if (cycle == 5)
        {
            m_addrAbs = static_cast<std::uint16_t>(
                Read(static_cast<std::uint16_t>((m_addrBase + 1) & 0x00FF)) << 8 |
                m_addrAbs);
        }
        else
        {
            StepDataPhase(instruction, cycle, 6);
        }
        break;

    case AddressModeKind::IZY:
        if (cycle == 2)
        {
            m_addrBase = Read(m_pc++);
        }
        else if (cycle == 3)
        {
            m_addrAbs = Read(m_addrBase & 0x00FF);
        }
        else if (cycle == 4)
        {
            m_addrAbs = static_cast<std::uint16_t>(
                Read(static_cast<std::uint16_t>(m_addrBase + 1) & 0x00FF) << 8 |
                m_addrAbs);
            m_addrBase = m_addrAbs;
            m_addrAbs = static_cast<std::uint16_t>(m_addrBase + m_y);
        }
        else if (cycle == 5)
        {
            // Same unfixed-address rule as the absolute indexed modes; a
            // read consumes it as data only without a page cross.
            const std::uint16_t unfixed = static_cast<std::uint16_t>(
                (m_addrBase & 0xFF00) | (m_addrAbs & 0x00FF));
            const bool crossed =
                (m_addrAbs & 0xFF00) != (m_addrBase & 0xFF00);
            if (m_executionKind == ExecutionKind::Read)
            {
                m_fetched = Read(unfixed);
                m_operandReady = true;
                if (crossed)
                {
                    ++m_cycles;
                    return;
                }
                RunOperate(instruction);
            }
            else
            {
                Read(unfixed);
            }
        }
        else
        {
            StepDataPhase(instruction, cycle, 6);
        }
        break;
    }
}

void CPU6502::IRQ(bool line)
{
    if (!line)
    {
        if (m_pendingInterrupt == PendingInterrupt::Irq)
        {
            m_pendingInterrupt = PendingInterrupt::None;
        }
        return;
    }

    if (GetFlag(Flags::I) || m_pendingInterrupt == PendingInterrupt::Nmi)
    {
        return;
    }

    m_pendingInterrupt = PendingInterrupt::Irq;
}

void CPU6502::NMI()
{
    m_pendingInterrupt = PendingInterrupt::Nmi;
}

void CPU6502::NmiLine(bool asserted)
{
    if (asserted && !m_nmiLinePrevious)
    {
        m_pendingInterrupt = PendingInterrupt::Nmi;
    }
    m_nmiLinePrevious = asserted;
}

std::uint8_t CPU6502::Accumulator() const
{
    return m_a;
}

std::uint8_t CPU6502::Read(std::uint16_t address)
{
    return m_bus->CpuRead(address);
}

void CPU6502::Write(std::uint16_t address, std::uint8_t data)
{
    m_cyclePerformedWrite = true;
    m_bus->CpuWrite(address, data);
}

void CPU6502::Push(std::uint8_t data)
{
    Write(0x0100 + m_sp, data);
    --m_sp;
}

std::uint8_t CPU6502::Pop()
{
    ++m_sp;
    return Read(0x0100 + m_sp);
}

std::uint16_t CPU6502::ProgramCounter() const
{
    return m_pc;
}

void CPU6502::SetProgramCounter(std::uint16_t value)
{
    m_pc = value;
}

std::uint8_t CPU6502::StackPointer() const
{
    return m_sp;
}

std::uint8_t CPU6502::Status() const
{
    return m_status;
}

std::uint8_t CPU6502::Fetch()
{
   m_opcode = Read(m_pc);
   ++m_pc;
   return m_opcode;
}

std::uint8_t CPU6502::Opcode() const
{
    return m_opcode;
}

const char* CPU6502::CurrentInstruction() const
{
    return GetInstructionConfig(m_opcode).name;
}

std::uint8_t CPU6502::ABX()
{
    std::uint16_t lo = Read(m_pc);
    ++m_pc;

    std::uint16_t hi = Read(m_pc);
    ++m_pc;

    m_addrAbs = (hi << 8) | lo;

    std::uint16_t oldPage = m_addrAbs & 0xFF00;

    m_addrAbs += m_x;

    return ((m_addrAbs & 0xFF00) != oldPage);
}

std::uint8_t CPU6502::ABY()
{
    std::uint16_t lo = Read(m_pc);
    ++m_pc;

    std::uint16_t hi = Read(m_pc);
    ++m_pc;

    m_addrAbs = (hi << 8) | lo;

    std::uint16_t oldPage = m_addrAbs & 0xFF00;

    m_addrAbs += m_y;

    return ((m_addrAbs & 0xFF00) != oldPage);
}

std::uint8_t CPU6502::ASL()
{
    FetchData();

    std::uint16_t temp =
        static_cast<std::uint16_t>(m_fetched) << 1;

    SetFlag(Flags::C, (temp & 0xFF00) != 0);

    temp &= 0x00FF;

    SetFlag(Flags::Z, temp == 0x00);
    SetFlag(Flags::N, (temp & 0x80) != 0);

    if (GetInstructionConfig(m_opcode).addressMode == &CPU6502::IMP)
    {
        m_a = static_cast<std::uint8_t>(temp);
    }
    else
    {
        Write(m_addrAbs, static_cast<std::uint8_t>(temp));
    }

    return 0;
}

std::uint8_t CPU6502::LSR()
{
    FetchData();

    SetFlag(Flags::C, (m_fetched & 0x01) != 0);
    const std::uint8_t result = m_fetched >> 1;
    UpdateZN(result);

    if (GetInstructionConfig(m_opcode).addressMode == &CPU6502::IMP)
    {
        m_a = result;
    }
    else
    {
        Write(m_addrAbs, result);
    }

    return 0;
}

std::uint8_t CPU6502::ROL()
{
    FetchData();

    const std::uint16_t result =
        (static_cast<std::uint16_t>(m_fetched) << 1) |
        (GetFlag(Flags::C) ? 1 : 0);
    SetFlag(Flags::C, (result & 0xFF00) != 0);

    const std::uint8_t value = result & 0x00FF;
    UpdateZN(value);

    if (GetInstructionConfig(m_opcode).addressMode == &CPU6502::IMP)
    {
        m_a = value;
    }
    else
    {
        Write(m_addrAbs, value);
    }

    return 0;
}

std::uint8_t CPU6502::ROR()
{
    FetchData();

    const std::uint8_t value =
        (m_fetched >> 1) | (GetFlag(Flags::C) ? 0x80 : 0x00);
    SetFlag(Flags::C, (m_fetched & 0x01) != 0);
    UpdateZN(value);

    if (GetInstructionConfig(m_opcode).addressMode == &CPU6502::IMP)
    {
        m_a = value;
    }
    else
    {
        Write(m_addrAbs, value);
    }

    return 0;
}

std::uint8_t CPU6502::INC()
{
    FetchData();
    ++m_fetched;
    Write(m_addrAbs, m_fetched);
    UpdateZN(m_fetched);
    return 0;
}

std::uint8_t CPU6502::DEC()
{
    FetchData();
    --m_fetched;
    Write(m_addrAbs, m_fetched);
    UpdateZN(m_fetched);
    return 0;
}

std::uint8_t CPU6502::ADC()
{
    FetchData();

    const std::uint8_t accumulator = m_a;
    const std::uint8_t carryIn = GetFlag(Flags::C) ? 1 : 0;
    std::uint16_t temp =
        static_cast<std::uint16_t>(accumulator)
        + static_cast<std::uint16_t>(m_fetched)
        + carryIn;

    if (m_decimalModeEnabled && GetFlag(Flags::D))
    {
        const std::uint8_t binaryResult = static_cast<std::uint8_t>(temp);
        std::uint8_t lowNibble =
            (accumulator & 0x0F) + (m_fetched & 0x0F) + carryIn;

        bool decimalCarry = lowNibble > 9;
        if (decimalCarry)
        {
            lowNibble = (lowNibble - 10) & 0x0F;
        }

        std::uint8_t highNibble =
            (accumulator >> 4) + (m_fetched >> 4) + decimalCarry;
        const bool negative = (highNibble & 0x08) != 0;

        decimalCarry = highNibble > 9;
        if (decimalCarry)
        {
            highNibble = (highNibble - 10) & 0x0F;
        }

        m_a = (highNibble << 4) | lowNibble;
        SetFlag(Flags::N, negative);
        SetFlag(
            Flags::V,
            ((accumulator >= 0x80) ^ negative) &&
            ((m_fetched >= 0x80) ^ negative)
        );
        SetFlag(Flags::Z, binaryResult == 0);
        SetFlag(Flags::C, decimalCarry);
        return 1;
    }

    SetFlag(Flags::C, temp > 0xFF);

    SetFlag(
        Flags::V,
        (~(m_a ^ m_fetched) & (m_a ^ temp) & 0x80)
    );

    m_a = temp & 0xFF;

    SetFlag(Flags::Z, m_a == 0x00);
    SetFlag(Flags::N, m_a & 0x80);

    return 1;
}

std::uint8_t CPU6502::SBC()
{
    FetchData();

    const std::uint8_t accumulator = m_a;
    const std::uint8_t carryIn = GetFlag(Flags::C) ? 1 : 0;
    std::uint16_t value =
        static_cast<std::uint16_t>(m_fetched) ^ 0x00FF;

    std::uint16_t temp =
        static_cast<std::uint16_t>(accumulator)
        + value
        + carryIn;

    if (m_decimalModeEnabled && GetFlag(Flags::D))
    {
        const std::uint8_t binaryResult = static_cast<std::uint8_t>(temp);
        const bool negative = (binaryResult & 0x80) != 0;
        const std::uint8_t borrow = carryIn == 0 ? 1 : 0;
        std::uint8_t lowNibble =
            (accumulator & 0x0F) - (m_fetched & 0x0F) - borrow;

        bool decimalBorrow = lowNibble >= 0x80;
        if (decimalBorrow)
        {
            lowNibble = (lowNibble + 10) & 0x0F;
        }

        std::uint8_t highNibble =
            (accumulator >> 4) - (m_fetched >> 4) - decimalBorrow;
        decimalBorrow = highNibble >= 0x80;
        if (decimalBorrow)
        {
            highNibble = (highNibble + 10) & 0x0F;
        }

        m_a = (highNibble << 4) | lowNibble;
        SetFlag(Flags::N, negative);
        SetFlag(
            Flags::V,
            ((accumulator >= 0x80) ^ negative) &&
            ((m_fetched < 0x80) ^ negative)
        );
        SetFlag(Flags::Z, binaryResult == 0);
        SetFlag(Flags::C, !decimalBorrow);
        return 1;
    }

    SetFlag(Flags::C, temp & 0xFF00);

    SetFlag(
        Flags::V,
        ((temp ^ m_a) & (temp ^ value) & 0x0080)
    );

    m_a = temp & 0x00FF;

    SetFlag(Flags::Z, m_a == 0x00);
    SetFlag(Flags::N, m_a & 0x80);

    return 1;
}

std::uint8_t CPU6502::LAX()
{
    FetchData();
    m_a = m_fetched;
    m_x = m_fetched;
    UpdateZN(m_a);
    return 1;
}

std::uint8_t CPU6502::SAX()
{
    Write(m_addrAbs, m_a & m_x);
    return 0;
}

std::uint8_t CPU6502::SLO()
{
    FetchData();
    const std::uint16_t shifted = static_cast<std::uint16_t>(m_fetched) << 1;
    SetFlag(Flags::C, (shifted & 0xFF00) != 0);
    const std::uint8_t value = shifted & 0x00FF;
    Write(m_addrAbs, value);
    m_a |= value;
    UpdateZN(m_a);
    return 0;
}

std::uint8_t CPU6502::RLA()
{
    FetchData();
    const std::uint16_t rotated =
        (static_cast<std::uint16_t>(m_fetched) << 1) |
        (GetFlag(Flags::C) ? 1 : 0);
    SetFlag(Flags::C, (rotated & 0xFF00) != 0);
    const std::uint8_t value = rotated & 0x00FF;
    Write(m_addrAbs, value);
    m_a &= value;
    UpdateZN(m_a);
    return 0;
}

std::uint8_t CPU6502::SRE()
{
    FetchData();
    SetFlag(Flags::C, (m_fetched & 0x01) != 0);
    const std::uint8_t value = m_fetched >> 1;
    Write(m_addrAbs, value);
    m_a ^= value;
    UpdateZN(m_a);
    return 0;
}

std::uint8_t CPU6502::RRA()
{
    FetchData();
    const std::uint8_t value =
        (m_fetched >> 1) | (GetFlag(Flags::C) ? 0x80 : 0x00);
    SetFlag(Flags::C, (m_fetched & 0x01) != 0);
    Write(m_addrAbs, value);
    // The ADC stage consumes the rotated memory value, not the raw one.
    m_fetched = value;
    ADC();
    return 0;
}

std::uint8_t CPU6502::DCP()
{
    FetchData();
    const std::uint8_t value = m_fetched - 1;
    Write(m_addrAbs, value);
    const std::uint16_t result = static_cast<std::uint16_t>(m_a) - value;
    SetFlag(Flags::C, m_a >= value);
    UpdateZN(static_cast<std::uint8_t>(result));
    return 0;
}

std::uint8_t CPU6502::ISB()
{
    FetchData();
    const std::uint8_t value = m_fetched + 1;
    Write(m_addrAbs, value);
    // The SBC stage consumes the incremented memory value.
    m_fetched = value;
    SBC();
    return 0;
}

std::uint8_t CPU6502::ANC()
{
    FetchData();
    m_a &= m_fetched;
    UpdateZN(m_a);
    SetFlag(Flags::C, (m_a & 0x80) != 0);
    return 0;
}

std::uint8_t CPU6502::ALR()
{
    FetchData();
    m_a &= m_fetched;
    SetFlag(Flags::C, (m_a & 0x01) != 0);
    m_a >>= 1;
    UpdateZN(m_a);
    return 0;
}

std::uint8_t CPU6502::ARR()
{
    FetchData();
    const std::uint8_t value = m_a & m_fetched;
    m_a = static_cast<std::uint8_t>(
        (value >> 1) | (GetFlag(Flags::C) ? 0x80 : 0x00));
    UpdateZN(m_a);
    SetFlag(Flags::C, (m_a & 0x40) != 0);
    SetFlag(Flags::V, ((m_a >> 6) ^ (m_a >> 5)) & 0x01);
    return 0;
}

std::uint8_t CPU6502::AXS()
{
    FetchData();
    const std::uint8_t value = m_a & m_x;
    SetFlag(Flags::C, value >= m_fetched);
    m_x = static_cast<std::uint8_t>(value - m_fetched);
    UpdateZN(m_x);
    return 0;
}

std::uint8_t CPU6502::XAA()
{
    FetchData();
    // XAA is sensitive to internal bus charge on real NMOS chips. The
    // 2A03-compatible model used by Mesen is (A | $EE) & X & immediate;
    // making it deterministic preserves the behavior expected by NES
    // software while keeping the standalone core reproducible.
    m_a = static_cast<std::uint8_t>((m_a | 0xEE) & m_x & m_fetched);
    UpdateZN(m_a);
    return 0;
}

std::uint8_t CPU6502::LAS()
{
    FetchData();
    m_a = static_cast<std::uint8_t>(m_fetched & m_sp);
    m_x = m_a;
    m_sp = m_a;
    UpdateZN(m_a);
    return 0;
}

void CPU6502::StoreHighIndexed(std::uint8_t value)
{
    const bool pageCrossed =
        (m_addrAbs & 0xFF00) != (m_addrBase & 0xFF00);
    std::uint8_t addressHigh = static_cast<std::uint8_t>(m_addrAbs >> 8);
    if (pageCrossed)
    {
        // The write's high address byte is gated by the value on a page
        // cross, a characteristic NMOS bus effect of these opcodes.
        addressHigh &= value;
    }

    const std::uint8_t stored = static_cast<std::uint8_t>(
        value & (static_cast<std::uint8_t>(m_addrBase >> 8) + 1));
    const std::uint16_t address = static_cast<std::uint16_t>(
        (static_cast<std::uint16_t>(addressHigh) << 8) |
        (m_addrAbs & 0x00FF));
    Write(address, stored);
}

std::uint8_t CPU6502::AHX()
{
    StoreHighIndexed(static_cast<std::uint8_t>(m_a & m_x));
    return 0;
}

std::uint8_t CPU6502::TAS()
{
    m_sp = m_a & m_x;
    StoreHighIndexed(m_sp);
    return 0;
}

std::uint8_t CPU6502::SHY()
{
    StoreHighIndexed(m_y);
    return 0;
}

std::uint8_t CPU6502::SHX()
{
    StoreHighIndexed(m_x);
    return 0;
}

std::uint8_t CPU6502::KIL()
{
    m_jammed = true;
    return 0;
}

std::uint8_t CPU6502::IMP()
{
    m_fetched = m_a;
    return 0;
}

std::uint8_t CPU6502::IMM()
{
    m_addrAbs = m_pc++;
    return 0;
}

std::uint8_t CPU6502::XXX()
{
    return 0;
}

std::uint8_t CPU6502::NOP()
{
    return GetInstructionConfig(m_opcode).addressMode == &CPU6502::ABX;
}

std::uint8_t CPU6502::SEI()
{
    SetFlag(Flags::I, true);
    return 0;
}

std::uint8_t CPU6502::CLC()
{
    SetFlag(Flags::C, false);
    return 0;
}

std::uint8_t CPU6502::SEC()
{
    SetFlag(Flags::C, true);
    return 0;
}

std::uint8_t CPU6502::CLI()
{
    SetFlag(Flags::I, false);
    return 0;
}

std::uint8_t CPU6502::CLD()
{
    SetFlag(Flags::D, false);
    return 0;
}

std::uint8_t CPU6502::SED()
{
    SetFlag(Flags::D, true);
    return 0;
}

std::uint8_t CPU6502::CLV()
{
    SetFlag(Flags::V, false);
    return 0;
}

std::uint8_t CPU6502::LDA()
{
    FetchData();

    m_a = m_fetched;

    UpdateZN(m_a);
    return 1;
}

void CPU6502::UpdateZN(std::uint8_t value)
{
    SetFlag(Flags::Z, value == 0x00);
    SetFlag(Flags::N, value & 0x80);
}

std::uint8_t CPU6502::CMP()
{
    FetchData();

    std::uint16_t temp =
        static_cast<std::uint16_t>(m_a)
        - static_cast<std::uint16_t>(m_fetched);

    SetFlag(Flags::C, m_a >= m_fetched);
    SetFlag(Flags::Z, (temp & 0x00FF) == 0x00);
    SetFlag(Flags::N, temp & 0x80);

    return 1;
}

std::uint8_t CPU6502::CPX()
{
    FetchData();

    std::uint16_t temp =
        static_cast<std::uint16_t>(m_x)
        - static_cast<std::uint16_t>(m_fetched);

    SetFlag(Flags::C, m_x >= m_fetched);
    SetFlag(Flags::Z, (temp & 0x00FF) == 0x00);
    SetFlag(Flags::N, temp & 0x80);

    return 1;
}

std::uint8_t CPU6502::CPY()
{
    FetchData();

    std::uint16_t temp =
        static_cast<std::uint16_t>(m_y)
        - static_cast<std::uint16_t>(m_fetched);

    SetFlag(Flags::C, m_y >= m_fetched);
    SetFlag(Flags::Z, (temp & 0x00FF) == 0x00);
    SetFlag(Flags::N, temp & 0x80);

    return 1;
}

std::uint8_t CPU6502::AND()
{
    FetchData();

    m_a &= m_fetched;

    SetFlag(Flags::Z, m_a == 0x00);
    SetFlag(Flags::N, m_a & 0x80);

    return 1;
}

std::uint8_t CPU6502::ORA()
{
    FetchData();

    m_a |= m_fetched;

    SetFlag(Flags::Z, m_a == 0x00);
    SetFlag(Flags::N, m_a & 0x80);

    return 1;
}

std::uint8_t CPU6502::EOR()
{
    FetchData();

    m_a ^= m_fetched;

    SetFlag(Flags::Z, m_a == 0x00);
    SetFlag(Flags::N, m_a & 0x80);

    return 1;
}

std::uint8_t CPU6502::BIT()
{
    FetchData();

    SetFlag(Flags::Z, (m_a & m_fetched) == 0x00);
    SetFlag(Flags::V, m_fetched & 0x40);
    SetFlag(Flags::N, m_fetched & 0x80);

    return 1;
}

std::uint8_t CPU6502::TAX()
{
    m_x = m_a;

    SetFlag(Flags::Z, m_x == 0x00);
    SetFlag(Flags::N, m_x & 0x80);

    return 0;
}

std::uint8_t CPU6502::TAY()
{
    m_y = m_a;

    SetFlag(Flags::Z, m_y == 0x00);
    SetFlag(Flags::N, m_y & 0x80);

    return 0;
}

std::uint8_t CPU6502::TXA()
{
    m_a = m_x;

    SetFlag(Flags::Z, m_a == 0x00);
    SetFlag(Flags::N, m_a & 0x80);

    return 0;
}

std::uint8_t CPU6502::TYA()
{
    m_a = m_y;

    SetFlag(Flags::Z, m_a == 0x00);
    SetFlag(Flags::N, m_a & 0x80);

    return 0;
}

std::uint8_t CPU6502::TSX()
{
    m_x = m_sp;

    SetFlag(Flags::Z, m_x == 0x00);
    SetFlag(Flags::N, m_x & 0x80);

    return 0;
}

std::uint8_t CPU6502::TXS()
{
    m_sp = m_x;
    return 0;
}

std::uint8_t CPU6502::PHA()
{
    Push(m_a);
    return 0;
}

std::uint8_t CPU6502::PHP()
{
    Push(m_status | static_cast<std::uint8_t>(Flags::B) |
         static_cast<std::uint8_t>(Flags::U));
    return 0;
}

std::uint8_t CPU6502::PLA()
{
    m_a = Pop();
    UpdateZN(m_a);
    return 0;
}

std::uint8_t CPU6502::PLP()
{
    m_status = Pop();
    SetFlag(Flags::B, false);
    SetFlag(Flags::U, true);
    return 0;
}

std::uint8_t CPU6502::LDX()
{
    FetchData();

    m_x = m_fetched;

    UpdateZN(m_x);
    return 1;
}

std::uint8_t CPU6502::LDY()
{
    FetchData();

    m_y = m_fetched;

    UpdateZN(m_y);
    return 1;
}

std::uint8_t CPU6502::STA()
{
    Write(m_addrAbs, m_a);
    return 0;
}

std::uint8_t CPU6502::STX()
{
    Write(m_addrAbs, m_x);
    return 0;
}

std::uint8_t CPU6502::STY()
{
    Write(m_addrAbs, m_y);
    return 0;
}

std::uint8_t CPU6502::ZPX()
{
    // Читаем адрес из следующего байта
    m_addrAbs = Read(m_pc);
    ++m_pc;

    // Добавляем X и оставляем только младший байт
    m_addrAbs = (m_addrAbs + m_x) & 0x00FF;

    return 0;
}

std::uint8_t CPU6502::ZPY()
{
    // Читаем адрес из следующего байта
    m_addrAbs = Read(m_pc);
    ++m_pc;

    // Добавляем Y и оставляем только младший байт
    m_addrAbs = (m_addrAbs + m_y) & 0x00FF;

    return 0;
}

std::uint8_t CPU6502::REL()
{
    m_addrRel = Read(m_pc);
    ++m_pc;

    if (m_addrRel & 0x0080)
    {
        m_addrRel |= 0xFF00;
    }

    return 0;
}

std::uint8_t CPU6502::IND()
{
    const std::uint16_t pointerLo = Read(m_pc);
    ++m_pc;
    const std::uint16_t pointerHi = Read(m_pc);
    ++m_pc;

    const std::uint16_t pointer = (pointerHi << 8) | pointerLo;
    const std::uint16_t lo = Read(pointer);

    const std::uint16_t hiAddress =
        pointerLo == 0x00FF ? pointer & 0xFF00 : pointer + 1;

    const std::uint16_t hi = Read(hiAddress);
    m_addrAbs = (hi << 8) | lo;

    return 0;
}

std::uint8_t CPU6502::IZX()
{
    const std::uint16_t pointer = Read(m_pc);
    ++m_pc;

    const std::uint16_t lo = Read((pointer + m_x) & 0x00FF);
    const std::uint16_t hi = Read((pointer + m_x + 1) & 0x00FF);
    m_addrAbs = (hi << 8) | lo;

    return 0;
}

std::uint8_t CPU6502::IZY()
{
    const std::uint16_t pointer = Read(m_pc);
    ++m_pc;

    const std::uint16_t lo = Read(pointer & 0x00FF);
    const std::uint16_t hi = Read((pointer + 1) & 0x00FF);
    const std::uint16_t baseAddress = (hi << 8) | lo;

    m_addrAbs = baseAddress + m_y;

    return (m_addrAbs & 0xFF00) != (baseAddress & 0xFF00);
}

std::uint8_t CPU6502::INX()
{
    ++m_x;

    UpdateZN(m_x);
    return 0;
}

std::uint8_t CPU6502::INY()
{
    ++m_y;

    UpdateZN(m_y);
    return 0;
}

std::uint8_t CPU6502::DEX()
{
    --m_x;

    SetFlag(Flags::Z, m_x == 0x00);
    SetFlag(Flags::N, m_x & 0x80);

    return 0;
}

std::uint8_t CPU6502::DEY()
{
    --m_y;

    SetFlag(Flags::Z, m_y == 0x00);
    SetFlag(Flags::N, m_y & 0x80);

    return 0;
}

std::uint8_t CPU6502::ABS()
{
    // Читаем младший байт адреса
    const std::uint16_t lo = Read(m_pc);
    ++m_pc;

    // Читаем старший байт адреса
    const std::uint16_t hi = Read(m_pc);
    ++m_pc;

    // Собираем 16-битный адрес
    m_addrAbs = (hi << 8) | lo;

    return 0;
}

std::uint8_t CPU6502::ZP0()
{
    m_addrAbs = Read(m_pc);
    m_pc++;

    m_addrAbs &= 0x00FF;

    return 0;
}

std::uint8_t CPU6502::JMP()
{
    m_pc = m_addrAbs;
    return 0;
}

std::uint8_t CPU6502::JSR()
{
    const std::uint16_t returnAddress = m_pc - 1;
    Push((returnAddress >> 8) & 0x00FF);
    Push(returnAddress & 0x00FF);
    m_pc = m_addrAbs;
    return 0;
}

std::uint8_t CPU6502::RTS()
{
    const std::uint16_t lo = Pop();
    const std::uint16_t hi = Pop();
    m_pc = (hi << 8) | lo;
    ++m_pc;
    return 0;
}

std::uint8_t CPU6502::BRK()
{
    // BRK executes per cycle; see ExecutionKind::Brk. This operate body
    // is never invoked by the sequencer.
    return 0;
}

std::uint8_t CPU6502::RTI()
{
    m_status = Pop();
    SetFlag(Flags::B, false);
    SetFlag(Flags::U, true);

    const std::uint16_t lo = Pop();
    const std::uint16_t hi = Pop();
    m_pc = (hi << 8) | lo;
    return 0;
}

// The sequenced branch (ExecutionKind::Branch) evaluates its condition on
// the operand cycle and records the decision here; the sequencer owns the
// taken branch's extra cycles, dummy fetch and PC update.
void CPU6502::BranchIf(bool condition)
{
    m_branchTaken = condition;
}

// Consumes the interrupt sampled at the penultimate-cycle poll and begins
// the seven-cycle hardware entry. The first entry cycle shares this
// Clock() call.
void CPU6502::BeginInterruptEntry()
{
    m_interruptVector = m_recognizedInterrupt == PendingInterrupt::Nmi
                            ? 0xFFFA
                            : 0xFFFE;
    m_pendingInterrupt = PendingInterrupt::None;
    m_recognizedInterrupt = PendingInterrupt::None;

    m_specialSequence = SpecialSequence::InterruptEntry;
    m_currentInstruction = nullptr;
    m_stepCycle = 0;
    m_cycles = 7;

    StepSpecialSequence();
}

// Performs one cycle of the seven-cycle interrupt-entry or reset
// sequence: two dummy fetches at the interrupted PC, three stack bytes,
// then the vector fetch. Interrupt entry pushes PCH, PCL and P (B clear,
// U set) and sets I; reset suppresses every write, performing reads at
// the would-be push addresses while only SP keeps decrementing.
void CPU6502::StepSpecialSequence()
{
    const int cycle = m_stepCycle + 1;
    m_stepCycle = cycle;

    if (m_specialSequence == SpecialSequence::InterruptEntry)
    {
        switch (cycle)
        {
        case 1:
        case 2:
            // Dummy fetches of the interrupted flow's next opcode and
            // operand; both are discarded and PC does not advance.
            Read(m_pc);
            break;
        case 3:
            Push(static_cast<std::uint8_t>((m_pc >> 8) & 0x00FF));
            break;
        case 4:
            Push(static_cast<std::uint8_t>(m_pc & 0x00FF));
            break;
        case 5:
            Push(static_cast<std::uint8_t>(
                (m_status & ~static_cast<std::uint8_t>(Flags::B)) |
                static_cast<std::uint8_t>(Flags::U)));
            SetFlag(Flags::B, false);
            SetFlag(Flags::U, true);
            SetFlag(Flags::I, true);
            break;
        case 6:
            m_addrAbs = Read(m_interruptVector);
            break;
        default:
            m_pc = static_cast<std::uint16_t>(
                (Read(static_cast<std::uint16_t>(m_interruptVector + 1))
                 << 8) |
                m_addrAbs);
            m_specialSequence = SpecialSequence::None;
            m_stepCycle = 0;
            break;
        }
        return;
    }

    // Reset sequence.
    switch (cycle)
    {
    case 1:
    case 2:
        Read(m_pc);
        break;
    case 3:
    case 4:
    case 5:
        Read(static_cast<std::uint16_t>(0x0100 + m_sp));
        --m_sp;
        if (cycle == 5)
        {
            SetFlag(Flags::B, false);
            SetFlag(Flags::U, true);
            SetFlag(Flags::I, true);
        }
        break;
    case 6:
        m_addrAbs = Read(0xFFFC);
        break;
    default:
        m_pc = static_cast<std::uint16_t>((Read(0xFFFD) << 8) | m_addrAbs);
        m_specialSequence = SpecialSequence::None;
        m_stepCycle = 0;
        break;
    }
}

std::uint8_t CPU6502::BCC()
{
    BranchIf(!GetFlag(Flags::C));
    return 0;
}

std::uint8_t CPU6502::BCS()
{
    BranchIf(GetFlag(Flags::C));
    return 0;
}

std::uint8_t CPU6502::BEQ()
{
    BranchIf(GetFlag(Flags::Z));
    return 0;
}

std::uint8_t CPU6502::BMI()
{
    BranchIf(GetFlag(Flags::N));
    return 0;
}

std::uint8_t CPU6502::BNE()
{
    BranchIf(!GetFlag(Flags::Z));
    return 0;
}

std::uint8_t CPU6502::BPL()
{
    BranchIf(!GetFlag(Flags::N));
    return 0;
}

std::uint8_t CPU6502::BVC()
{
    BranchIf(!GetFlag(Flags::V));
    return 0;
}

std::uint8_t CPU6502::BVS()
{
    BranchIf(GetFlag(Flags::V));
    return 0;
}

std::uint8_t CPU6502::Cycles() const
{
    return m_cycles;
}

CPU6502::OpcodeInfo CPU6502::DescribeOpcode(std::uint8_t opcode)
{
    const Instruction& instruction = GetInstructionConfig(opcode);
    const auto addressMode = instruction.addressMode;
    if (addressMode == &CPU6502::IMM)
    {
        return {instruction.name, AddressMode::Immediate, 2};
    }
    if (addressMode == &CPU6502::ZP0)
    {
        return {instruction.name, AddressMode::ZeroPage, 2};
    }
    if (addressMode == &CPU6502::ZPX)
    {
        return {instruction.name, AddressMode::ZeroPageX, 2};
    }
    if (addressMode == &CPU6502::ZPY)
    {
        return {instruction.name, AddressMode::ZeroPageY, 2};
    }
    if (addressMode == &CPU6502::REL)
    {
        return {instruction.name, AddressMode::Relative, 2};
    }
    if (addressMode == &CPU6502::ABS)
    {
        return {instruction.name, AddressMode::Absolute, 3};
    }
    if (addressMode == &CPU6502::ABX)
    {
        return {instruction.name, AddressMode::AbsoluteX, 3};
    }
    if (addressMode == &CPU6502::ABY)
    {
        return {instruction.name, AddressMode::AbsoluteY, 3};
    }
    if (addressMode == &CPU6502::IND)
    {
        return {instruction.name, AddressMode::Indirect, 3};
    }
    if (addressMode == &CPU6502::IZX)
    {
        return {instruction.name, AddressMode::IndexedIndirect, 2};
    }
    if (addressMode == &CPU6502::IZY)
    {
        return {instruction.name, AddressMode::IndirectIndexed, 2};
    }
    return {instruction.name, AddressMode::Implied, 1};
}

std::uint8_t CPU6502::FetchData()
{
    // Sequenced instructions deliver their operand through the addressing
    // step that performs the data read; only legacy execution still reads
    // the bus here.
    if (!m_operandReady &&
        GetInstructionConfig(m_opcode).addressMode != &CPU6502::IMP)
    {
        m_fetched = Read(m_addrAbs);
    }

    return m_fetched;
}

std::uint8_t CPU6502::X() const
{
    return m_x;
}

std::uint8_t CPU6502::Y() const
{
    return m_y;
}

bool CPU6502::IsJammed() const
{
    return m_jammed;
}
} // namespace forge6502
