Release 12.3 - xst M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "osif_0_wrapper_xst.prj"
Verilog Include Directory          : {"/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/" "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc6vlx240tff1156-1
Output File Name                   : "../implementation/osif_0_wrapper.ngc"

---- Source Options
Top Module Name                    : osif_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/osif_0_wrapper}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plb_address_decoder>.
Parsing architecture <IMP> of entity <plb_address_decoder>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plb_slave_attachment>.
Parsing architecture <implementation> of entity <plb_slave_attachment>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plbv46_slave_single>.
Parsing architecture <implementation> of entity <plbv46_slave_single>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plb_mstr_addr_gen.vhd" into library plbv46_master_burst_v1_01_a
Parsing entity <plb_mstr_addr_gen>.
Parsing architecture <implementation> of entity <plb_mstr_addr_gen>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_calc_burst.vhd" into library plbv46_master_burst_v1_01_a
Parsing entity <rd_wr_calc_burst>.
Parsing architecture <implementation> of entity <rd_wr_calc_burst>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd" into library plbv46_master_burst_v1_01_a
Parsing entity <rd_wr_controller>.
Parsing architecture <implementation> of entity <rd_wr_controller>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_rd_backend_no_fifo.vhd" into library plbv46_master_burst_v1_01_a
Parsing entity <llink_rd_backend_no_fifo>.
Parsing architecture <implementation> of entity <llink_rd_backend_no_fifo>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd" into library plbv46_master_burst_v1_01_a
Parsing entity <llink_wr_backend_no_fifo>.
Parsing architecture <implementation> of entity <llink_wr_backend_no_fifo>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/data_width_adapter.vhd" into library plbv46_master_burst_v1_01_a
Parsing entity <data_width_adapter>.
Parsing architecture <implementation> of entity <data_width_adapter>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/data_mirror_128.vhd" into library plbv46_master_burst_v1_01_a
Parsing entity <data_mirror_128>.
Parsing architecture <implementation> of entity <data_mirror_128>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/cc_brst_exp_adptr.vhd" into library plbv46_master_burst_v1_01_a
Parsing entity <cc_brst_exp_adptr>.
Parsing architecture <implementation> of entity <cc_brst_exp_adptr>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" into library plbv46_master_burst_v1_01_a
Parsing entity <plbv46_master_burst>.
Parsing architecture <implementation> of entity <plbv46_master_burst>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/reconos_v2_01_a/hdl/vhdl/reconos_pkg.vhd" into library reconos_v2_01_a
Parsing package <reconos_pkg>.
Parsing package body <reconos_pkg>.
WARNING:HDLCompiler:797 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/reconos_v2_01_a/hdl/vhdl/reconos_pkg.vhd" Line 630: Subprogram <reconos_reset> does not conform with its declaration.
reconos_reset is declared here
WARNING:HDLCompiler:797 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/reconos_v2_01_a/hdl/vhdl/reconos_pkg.vhd" Line 646: Subprogram <reconos_begin> does not conform with its declaration.
reconos_begin is declared here
WARNING:HDLCompiler:797 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/reconos_v2_01_a/hdl/vhdl/reconos_pkg.vhd" Line 696: Subprogram <reconos_sem_post> does not conform with its declaration.
reconos_sem_post is declared here
WARNING:HDLCompiler:797 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/reconos_v2_01_a/hdl/vhdl/reconos_pkg.vhd" Line 720: Subprogram <reconos_sem_wait> does not conform with its declaration.
reconos_sem_wait is declared here
WARNING:HDLCompiler:797 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/reconos_v2_01_a/hdl/vhdl/reconos_pkg.vhd" Line 743: Subprogram <reconos_thread_delay> does not conform with its declaration.
reconos_thread_delay is declared here
Parsing VHDL file "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/reconos_v2_01_a/hdl/vhdl/reconos_pkg.vhd" into library reconos_v2_01_a
Parsing package <reconos_pkg>.
Parsing package body <reconos_pkg>.
WARNING:HDLCompiler:797 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/reconos_v2_01_a/hdl/vhdl/reconos_pkg.vhd" Line 630: Subprogram <reconos_reset> does not conform with its declaration.
reconos_reset is declared here
WARNING:HDLCompiler:797 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/reconos_v2_01_a/hdl/vhdl/reconos_pkg.vhd" Line 646: Subprogram <reconos_begin> does not conform with its declaration.
reconos_begin is declared here
WARNING:HDLCompiler:797 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/reconos_v2_01_a/hdl/vhdl/reconos_pkg.vhd" Line 696: Subprogram <reconos_sem_post> does not conform with its declaration.
reconos_sem_post is declared here
WARNING:HDLCompiler:797 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/reconos_v2_01_a/hdl/vhdl/reconos_pkg.vhd" Line 720: Subprogram <reconos_sem_wait> does not conform with its declaration.
reconos_sem_wait is declared here
WARNING:HDLCompiler:797 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/reconos_v2_01_a/hdl/vhdl/reconos_pkg.vhd" Line 743: Subprogram <reconos_thread_delay> does not conform with its declaration.
reconos_thread_delay is declared here
Parsing VHDL file "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/osif_core_v2_01_a/hdl/vhdl/dcr_slave_regs.vhd" into library osif_core_v2_01_a
Parsing entity <dcr_slave_regs>.
Parsing architecture <behavioral> of entity <dcr_slave_regs>.
Parsing VHDL file "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/osif_core_v2_01_a/hdl/vhdl/command_decoder.vhd" into library osif_core_v2_01_a
Parsing entity <command_decoder>.
Parsing architecture <behavioral> of entity <command_decoder>.
Parsing VHDL file "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/osif_core_v2_01_a/hdl/vhdl/osif_core.vhd" into library osif_core_v2_01_a
Parsing entity <osif_core>.
Parsing architecture <IMP> of entity <osif_core>.
Parsing VHDL file "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/xps_osif_v2_01_a/hdl/vhdl/fifo_mgr.vhd" into library xps_osif_v2_01_a
Parsing entity <fifo_mgr>.
Parsing architecture <behavioral> of entity <fifo_mgr>.
Parsing VHDL file "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/xps_osif_v2_01_a/hdl/vhdl/mem_plb46.vhd" into library xps_osif_v2_01_a
Parsing entity <mem_plb46>.
Parsing architecture <arch> of entity <mem_plb46>.
Parsing VHDL file "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/xps_osif_v2_01_a/hdl/vhdl/xps_osif.vhd" into library xps_osif_v2_01_a
Parsing entity <xps_osif>.
Parsing architecture <IMP> of entity <xps_osif>.
Parsing VHDL file "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/synthesis/../hdl/osif_0_wrapper.vhd" into library work
Parsing entity <osif_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <osif_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <osif_0_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <xps_osif> (architecture <IMP>) with generics from library <xps_osif_v2_01_a>.

Elaborating entity <mem_plb46> (architecture <arch>) with generics from library <xps_osif_v2_01_a>.
INFO:HDLCompiler:679 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/xps_osif_v2_01_a/hdl/vhdl/mem_plb46.vhd" Line 378. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/xps_osif_v2_01_a/hdl/vhdl/mem_plb46.vhd" Line 277: Assignment to mst_cmd_sm_set_error ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/xps_osif_v2_01_a/hdl/vhdl/mem_plb46.vhd" Line 439. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/xps_osif_v2_01_a/hdl/vhdl/mem_plb46.vhd" Line 581. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/xps_osif_v2_01_a/hdl/vhdl/mem_plb46.vhd" Line 658: rolled_mst_ip2bus_be should be on the sensitivity list of the process

Elaborating entity <plbv46_master_burst> (architecture <implementation>) with generics from library <plbv46_master_burst_v1_01_a>.

Elaborating entity <cc_brst_exp_adptr> (architecture <implementation>) with generics from library <plbv46_master_burst_v1_01_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/cc_brst_exp_adptr.vhd" Line 1654: Assignment to sig_cc_xfer_cmplt ignored, since the identifier is never used

Elaborating entity <data_width_adapter> (architecture <implementation>) with generics from library <plbv46_master_burst_v1_01_a>.

Elaborating entity <data_mirror_128> (architecture <implementation>) with generics from library <plbv46_master_burst_v1_01_a>.

Elaborating entity <rd_wr_controller> (architecture <implementation>) with generics from library <plbv46_master_burst_v1_01_a>.
INFO:HDLCompiler:679 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd" Line 1462. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd" Line 1490: Assignment to sm_rd_get_new_cmd ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd" Line 1735. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd" Line 1763: Assignment to sm_wr_get_new_cmd ignored, since the identifier is never used

Elaborating entity <rd_wr_calc_burst> (architecture <implementation>) with generics from library <plbv46_master_burst_v1_01_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_calc_burst.vhd" Line 492: Assignment to sig_ip2bus_wr_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_calc_burst.vhd" Line 641: Assignment to sig_cmd_is_valid_s0 ignored, since the identifier is never used

Elaborating entity <plb_mstr_addr_gen> (architecture <implementation>) with generics from library <plbv46_master_burst_v1_01_a>.
INFO:HDLCompiler:679 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_calc_burst.vhd" Line 1119. Case statement is complete. others clause is never selected

Elaborating entity <llink_rd_backend_no_fifo> (architecture <implementation>) with generics from library <plbv46_master_burst_v1_01_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_rd_backend_no_fifo.vhd" Line 385: Assignment to sig_sg2ll_sof ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_rd_backend_no_fifo.vhd" Line 387: Assignment to sig_eof_has_been_written ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_rd_backend_no_fifo.vhd" Line 701. Case statement is complete. others clause is never selected

Elaborating entity <llink_wr_backend_no_fifo> (architecture <implementation>) with generics from library <plbv46_master_burst_v1_01_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd" Line 339: Assignment to sig_mstwr_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd" Line 340: Assignment to sig_mstwr_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd" Line 343: Assignment to sig_mstwr_rem ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd" Line 422: Assignment to sig_sop_rcvd_pulse ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd" Line 424: Assignment to payload_start ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd" Line 426: Assignment to payload_end ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd" Line 716. Case statement is complete. others clause is never selected

Elaborating entity <osif_core> (architecture <IMP>) with generics from library <osif_core_v2_01_a>.

Elaborating entity <dcr_slave_regs> (architecture <behavioral>) with generics from library <osif_core_v2_01_a>.
WARNING:HDLCompiler:92 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/osif_core_v2_01_a/hdl/vhdl/dcr_slave_regs.vhd" Line 347: slv_osif2bus_flags should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/osif_core_v2_01_a/hdl/vhdl/dcr_slave_regs.vhd" Line 350: slv_osif2bus_signature should be on the sensitivity list of the process

Elaborating entity <command_decoder> (architecture <behavioral>) with generics from library <osif_core_v2_01_a>.
WARNING:HDLCompiler:92 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/osif_core_v2_01_a/hdl/vhdl/command_decoder.vhd" Line 207: fifo_local should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/osif_core_v2_01_a/hdl/vhdl/command_decoder.vhd" Line 209: failure should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/osif_core_v2_01_a/hdl/vhdl/command_decoder.vhd" Line 231: fifo_local should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/osif_core_v2_01_a/hdl/vhdl/command_decoder.vhd" Line 233: failure should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/osif_core_v2_01_a/hdl/vhdl/command_decoder.vhd" Line 254: fifo_local should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/osif_core_v2_01_a/hdl/vhdl/command_decoder.vhd" Line 256: failure should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/osif_core_v2_01_a/hdl/vhdl/command_decoder.vhd" Line 302: fifo_local should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/osif_core_v2_01_a/hdl/vhdl/command_decoder.vhd" Line 304: failure should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/osif_core_v2_01_a/hdl/vhdl/command_decoder.vhd" Line 325: i_resume should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/osif_core_v2_01_a/hdl/vhdl/command_decoder.vhd" Line 326: i_resume_state_enc should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/osif_core_v2_01_a/hdl/vhdl/osif_core.vhd" Line 388: Assignment to task2os_error ignored, since the identifier is never used

Elaborating entity <fifo_mgr> (architecture <behavioral>) with generics from library <xps_osif_v2_01_a>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <osif_0_wrapper>.
    Related source file is "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/osif_0_wrapper.vhd".
    Summary:
	no macro.
Unit <osif_0_wrapper> synthesized.

Synthesizing Unit <xps_osif>.
    Related source file is "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/xps_osif_v2_01_a/hdl/vhdl/xps_osif.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_BURST_AWIDTH = 14
        C_FIFO_DWIDTH = 32
        C_DCR_BASEADDR = "0000000000"
        C_DCR_HIGHADDR = "0000000011"
        C_DCR_AWIDTH = 10
        C_DCR_DWIDTH = 32
        C_DCR_ILA = 0
        C_FAMILY = "virtex6"
        C_MPLB_AWIDTH = 32
        C_MPLB_DWIDTH = 64
        C_MPLB_NATIVE_DWIDTH = 64
        C_MPLB_P2P = 0
        C_MPLB_SMALLEST_SLAVE = 32
        C_MPLB_CLK_PERIOD_PS = 10000
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	inferred   2 Multiplexer(s).
Unit <xps_osif> synthesized.

Synthesizing Unit <mem_plb46>.
    Related source file is "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/xps_osif_v2_01_a/hdl/vhdl/mem_plb46.vhd".
        C_AWIDTH = 32
        C_DWIDTH = 32
        C_PLB_AWIDTH = 32
        C_PLB_DWIDTH = 64
        C_BURST_AWIDTH = 14
WARNING:Xst:647 - Input <i_localAddr<0:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_burstLen<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_rem<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstError> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstLastAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRdAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstWrAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRetry> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstTimeOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Mst_Error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Mst_Cmd_Timeout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_sof_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_src_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <mst_cntl_rd_req>.
    Found 1-bit register for signal <mst_cntl_wr_req>.
    Found 1-bit register for signal <mst_cntl_burst>.
    Found 1-bit register for signal <xfer_cross_wrd_bndry>.
    Found 1-bit register for signal <mst_go>.
    Found 32-bit register for signal <mst_ip2bus_addr>.
    Found 32-bit register for signal <single_reg.assembled_data>.
    Found 8-bit register for signal <mst_ip2bus_be>.
    Found 64-bit register for signal <prefetch_data>.
    Found 32-bit register for signal <bram_offset>.
    Found 12-bit register for signal <mst_xfer_length>.
    Found 1-bit register for signal <save_first>.
    Found 1-bit register for signal <prefetch_first>.
    Found 2-bit register for signal <mst_cmd_sm_state>.
    Found 1-bit register for signal <mst_cmd_sm_clr_go>.
    Found 1-bit register for signal <mst_cmd_sm_rd_req>.
    Found 1-bit register for signal <mst_cmd_sm_wr_req>.
    Found 32-bit register for signal <mst_cmd_sm_ip2bus_addr>.
    Found 8-bit register for signal <mst_cmd_sm_ip2bus_be>.
    Found 1-bit register for signal <mst_cmd_sm_xfer_type>.
    Found 12-bit register for signal <mst_cmd_sm_xfer_length>.
    Found 1-bit register for signal <mst_cmd_sm_set_done>.
    Found 1-bit register for signal <mst_cmd_sm_busy>.
    Found 1-bit register for signal <mst_cmd_sm_start_rd_llink>.
    Found 1-bit register for signal <mst_cmd_sm_start_wr_llink>.
    Found 1-bit register for signal <mst_llrd_sm_state>.
    Found 1-bit register for signal <mst_llrd_sm_dst_rdy>.
    Found 3-bit register for signal <mst_llwr_sm_state>.
    Found 1-bit register for signal <mst_llwr_sm_src_rdy>.
    Found 1-bit register for signal <mst_llwr_sm_sof>.
    Found 1-bit register for signal <mst_llwr_sm_eof>.
    Found 32-bit register for signal <mst_llwr_byte_cnt>.
    Found 1-bit register for signal <mst_fifo_valid_read_xfer_d1>.
    Found finite state machine <FSM_0> for signal <mst_cmd_sm_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | Bus2IP_Reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | cmd_idle                                       |
    | Power Up State     | cmd_idle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <mst_llwr_sm_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 18                                             |
    | Inputs             | 6                                              |
    | Outputs            | 6                                              |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | Bus2IP_Reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | llwr_idle                                      |
    | Power Up State     | llwr_idle                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <GND_12_o_GND_12_o_sub_6_OUT> created at line 250.
    Found 33-bit subtractor for signal <n0285> created at line 546.
    Found 5-bit subtractor for signal <n0330> created at line 250.
    Found 32-bit adder for signal <i_targetAddr[0]_GND_12_o_add_3_OUT> created at line 249.
    Found 32-bit adder for signal <n0220> created at line 598.
    Found 32-bit adder for signal <bram_offset[31]_GND_12_o_add_86_OUT> created at line 640.
    Found 32-bit subtractor for signal <GND_12_o_GND_12_o_sub_5_OUT<31:0>> created at line 249.
    Found 8-bit shifter logical right for signal <PWR_12_o_be_offset[2]_shift_right_1_OUT> created at line 241
    Found 8-bit shifter logical left for signal <n0332> created at line 250
    Found 64-bit shifter rotate right for signal <i_singleData[0]_be_offset[2]_rotate_right_92_OUT> created at line 647
    Found 64-bit shifter rotate left for signal <n0246> created at line 651
    Found 8-bit shifter rotate left for signal <n0247> created at line 652
    Found 8-bit shifter logical right for signal <n0331> created at line 250
    Found 3-bit comparator lessequal for signal <PWR_12_o_be_offset[2]_LessThan_3_o> created at line 242
    Found 32-bit comparator greater for signal <n0147> created at line 546
    WARNING:Xst:2404 -  FFs/Latches <mst_cmd_sm_reset<0:0>> (without init value) have a constant value of 0 in block <mem_plb46>.
    WARNING:Xst:2404 -  FFs/Latches <mst_cmd_sm_bus_lock<0:0>> (without init value) have a constant value of 0 in block <mem_plb46>.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 285 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  74 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
	inferred   2 Finite State Machine(s).
Unit <mem_plb46> synthesized.

Synthesizing Unit <plbv46_master_burst>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd".
        C_MPLB_AWIDTH = 32
        C_MPLB_DWIDTH = 64
        C_MPLB_NATIVE_DWIDTH = 64
        C_MPLB_SMALLEST_SLAVE = 32
        C_INHIBIT_CC_BLE_INCLUSION = 0
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <PLB_MRdWdAddr<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 964: Output port <LL2PLB_FIFO_Wr_Vacancy> of the instance <I_RD_LLINK> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 964: Output port <Bus2IP_MstRd_eop_n> of the instance <I_RD_LLINK> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 964: Output port <Bus2IP_MstRd_sop_n> of the instance <I_RD_LLINK> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Output port <LL2PLB_WRFIFO_Occupancy> of the instance <I_WR_LLINK> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Output port <LL2PLB_FIFO_Almost_Empty> of the instance <I_WR_LLINK> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Output port <LL2PLB_FIFO_Empty> of the instance <I_WR_LLINK> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Output port <LL2PLB_SOF_Rcvd> of the instance <I_WR_LLINK> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Output port <LL2PLB_EOF_Rcvd> of the instance <I_WR_LLINK> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Output port <LL2PLB_SOP_Rcvd> of the instance <I_WR_LLINK> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Output port <LL2PLB_EOP_Rcvd> of the instance <I_WR_LLINK> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Output port <LL2PLB_MSWS> of the instance <I_WR_LLINK> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Output port <LL2PLB_MEWS> of the instance <I_WR_LLINK> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <plbv46_master_burst> synthesized.

Synthesizing Unit <cc_brst_exp_adptr>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/cc_brst_exp_adptr.vhd".
        C_NATIVE_DWIDTH = 64
        C_AWIDTH = 32
        C_SUPPORT_BURSTS = 1
        C_STEER_ADDR_WIDTH = 4
WARNING:Xst:647 - Input <Mst_Type_in<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_wr_error_reg>.
    Found 8-bit register for signal <rd_data_reg<0>>.
    Found 8-bit register for signal <rd_data_reg<1>>.
    Found 8-bit register for signal <rd_data_reg<2>>.
    Found 8-bit register for signal <rd_data_reg<3>>.
    Found 8-bit register for signal <rd_data_reg<4>>.
    Found 8-bit register for signal <rd_data_reg<5>>.
    Found 8-bit register for signal <rd_data_reg<6>>.
    Found 8-bit register for signal <rd_data_reg<7>>.
    Found 1-bit register for signal <sig_rd_mbusy_reg>.
    Found 1-bit register for signal <sig_m_req_reg>.
    Found 1-bit register for signal <sig_req_is_burst>.
    Found 4-bit register for signal <sig_m_size_reg>.
    Found 1-bit register for signal <sig_rnw_reg>.
    Found 2-bit register for signal <sig_ssize_reg>.
    Found 1-bit register for signal <sig_rdburst_reg>.
    Found 1-bit register for signal <sig_wrburst_reg>.
    Found 1-bit register for signal <sig_rdbterm>.
    Found 1-bit register for signal <sig_addrack_cmplt>.
    Found 1-bit register for signal <sig_ble_rddack_to_mstr>.
    Found 5-bit register for signal <sig_byte_addr_incr_reg>.
    Found 8-bit register for signal <sig_byte_addr_int>.
    Found 1-bit register for signal <sig_cc_rddack_to_mstr>.
    Found 3-bit register for signal <sig_next_addr_ls_reg>.
    Found 1-bit register for signal <sig_need_conv_cycle_reg>.
    Found 1-bit register for signal <sig_parent_addrack_cmplt>.
    Found 1-bit register for signal <sig_first_wrdack_cmplt>.
    Found 32-bit register for signal <sig_address_reg>.
    Found 2-bit register for signal <sig_msize_reg>.
    Found 1-bit register for signal <sig_cc_mbusy_reg>.
    Found 1-bit register for signal <sig_be_reg<0>>.
    Found 1-bit register for signal <sig_be_reg<1>>.
    Found 1-bit register for signal <sig_be_reg<2>>.
    Found 1-bit register for signal <sig_be_reg<3>>.
    Found 1-bit register for signal <sig_be_reg<4>>.
    Found 1-bit register for signal <sig_be_reg<5>>.
    Found 1-bit register for signal <sig_be_reg<6>>.
    Found 1-bit register for signal <sig_be_reg<7>>.
    Found 1-bit register for signal <sig_rd_error_reg>.
    Found 8-bit adder for signal <sig_byte_addr_int[7]_GND_14_o_add_49_OUT> created at line 1270.
    Found 16x5-bit Read Only RAM for signal <sig_byte_addr_incr>
    Found 8x8-bit Read Only RAM for signal <GEN_BE_CLRS_MSTR64.sig_strt_addr_ls_3bit[0]_GND_14_o_wide_mux_93_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred 144 D-type flip-flop(s).
	inferred  52 Multiplexer(s).
Unit <cc_brst_exp_adptr> synthesized.

Synthesizing Unit <data_width_adapter>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/data_width_adapter.vhd".
        C_MPLB_DWIDTH = 64
        C_MIPIF_DWIDTH = 64
    Summary:
	no macro.
Unit <data_width_adapter> synthesized.

Synthesizing Unit <data_mirror_128>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/data_mirror_128.vhd".
        C_MPLB_DWIDTH = 64
        C_MIPIF_DWIDTH = 64
WARNING:Xst:647 - Input <Mstr2Mirror_ABus<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Mstr2Mirror_ABus<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  32 Multiplexer(s).
Unit <data_mirror_128> synthesized.

Synthesizing Unit <rd_wr_controller>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd".
        C_LENGTH_WIDTH = 12
        C_AWIDTH = 32
        C_NATIVE_DWIDTH = 64
        C_LLINK_REM_WIDTH = 8
        C_LLINK_DWIDTH = 64
WARNING:Xst:647 - Input <PLB_MSSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Rem<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd_LL2PLB_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd_LL2PLB_Dest_Dsc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd_LL2PLB_FIFO_Almost_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Src_Dsc_Rcvd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Sof> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Sop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Eop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd" line 1907: Output port <Cmd_Error> of the instance <I_REQ_CALCULATOR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd" line 1907: Output port <Xfer_Almost_Done> of the instance <I_REQ_CALCULATOR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd" line 1907: Output port <Length_is_Zero> of the instance <I_REQ_CALCULATOR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd" line 1907: Output port <Single_In_Prog> of the instance <I_REQ_CALCULATOR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd" line 1907: Output port <Parent_Is_FLBurst> of the instance <I_REQ_CALCULATOR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd" line 1907: Output port <Mst_Burst_Out> of the instance <I_REQ_CALCULATOR> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <sig_rdllink_rem_reg>.
    Found 1-bit register for signal <sig_rdll2plb_done_reg>.
    Found 64-bit register for signal <sig_wrdata_reg>.
    Found 1-bit register for signal <sig_wr_last_dbeat_queued>.
    Found 1-bit register for signal <sig_cmd_rnw_out_reg>.
    Found 8-bit register for signal <sig_cmd_be_out_reg>.
    Found 4-bit register for signal <sig_cmd_size_out_reg>.
    Found 1-bit register for signal <plb_mrderr_reg>.
    Found 1-bit register for signal <plb_mrddack_reg>.
    Found 64-bit register for signal <plb_mrddbus_reg>.
    Found 1-bit register for signal <plb_mwrerr_reg>.
    Found 1-bit register for signal <plb_mwrdack_reg>.
    Found 3-bit register for signal <sm_rdcntl_state>.
    Found 1-bit register for signal <sm_post_rdreq>.
    Found 1-bit register for signal <sm_rdllink_dsc>.
    Found 1-bit register for signal <sm_ip_rd_cmplt>.
    Found 1-bit register for signal <sm_rd_llink_activate>.
    Found 3-bit register for signal <sm_wrcntl_state>.
    Found 1-bit register for signal <sm_post_wrreq>.
    Found 1-bit register for signal <sm_wrllink_dsc>.
    Found 1-bit register for signal <sm_ip_wr_cmplt>.
    Found 1-bit register for signal <sm_wr_llink_activate>.
    Found 1-bit register for signal <sm_plb_ld_wrdata_reg>.
    Found 1-bit register for signal <sig_calc_new_req>.
    Found 1-bit register for signal <sig_new_ip_req>.
    Found 1-bit register for signal <sig_new_ip_req_done>.
    Found 1-bit register for signal <sig_wrll2plb_done_reg>.
    Found finite state machine <FSM_2> for signal <sm_rdcntl_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 24                                             |
    | Inputs             | 9                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | rd_idle                                        |
    | Power Up State     | rd_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <sm_wrcntl_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 25                                             |
    | Inputs             | 10                                             |
    | Outputs            | 3                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | wr_idle                                        |
    | Power Up State     | wr_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    WARNING:Xst:2404 -  FFs/Latches <sm_rd_llink_init<0:0>> (without init value) have a constant value of 0 in block <rd_wr_controller>.
    WARNING:Xst:2404 -  FFs/Latches <sm_wr_llink_init<0:0>> (without init value) have a constant value of 0 in block <rd_wr_controller>.
    Summary:
	inferred 168 D-type flip-flop(s).
	inferred  53 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <rd_wr_controller> synthesized.

Synthesizing Unit <rd_wr_calc_burst>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_calc_burst.vhd".
        C_LENGTH_WIDTH = 12
        C_MAX_FBURST_DBCNT = 16
        C_PLB_AWIDTH = 32
        C_NATIVE_DWIDTH = 64
WARNING:Xst:647 - Input <IP2Mst_Length<9:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Mst_Wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_calc_burst.vhd" line 736: Output port <BE_Out> of the instance <I_ADDR_CNTR> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_wrack_reg>.
    Found 1-bit register for signal <sig_combined_ack_reg>.
    Found 1-bit register for signal <sig_ip2bus_rd_reg>.
    Found 8-bit register for signal <sig_be_reg>.
    Found 1-bit register for signal <parent_xfer_single_reg>.
    Found 1-bit register for signal <parent_xfer_flburst_reg>.
    Found 1-bit register for signal <doing_a_single_reg>.
    Found 1-bit register for signal <doing_a_fl_burst_reg>.
    Found 1-bit register for signal <sig_cmd_has_been_queued>.
    Found 1-bit register for signal <sig_cmd_init>.
    Found 1-bit register for signal <sig_cmd_is_valid>.
    Found 1-bit register for signal <parent_cmd_done>.
    Found 5-bit register for signal <dbeat_count>.
    Found 1-bit register for signal <dbeat_cnt_done_reg>.
    Found 1-bit register for signal <dbeat_cnt_almost_done_reg>.
    Found 12-bit register for signal <parent_dbeats_remaining>.
    Found 1-bit register for signal <sig_rdack_reg>.
    Found 5-bit subtractor for signal <GND_49_o_GND_49_o_sub_17_OUT<4:0>> created at line 796.
    Found 12-bit subtractor for signal <GND_49_o_GND_49_o_sub_24_OUT<11:0>> created at line 909.
    Found 16x4-bit Read Only RAM for signal <sig_flburst_cnt>
    Found 8-bit 3-to-1 multiplexer for signal <cmd_be> created at line 1066.
    Found 12-bit comparator greater for signal <parent_dbeats_remaining_lt_MFBDBs> created at line 446
    Found 5-bit comparator greater for signal <GND_49_o_dbeat_count[4]_LessThan_16_o> created at line 795
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  20 Multiplexer(s).
Unit <rd_wr_calc_burst> synthesized.

Synthesizing Unit <plb_mstr_addr_gen>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plb_mstr_addr_gen.vhd".
        C_AWIDTH = 32
        C_INCR_WIDTH = 12
        C_REM_ADDR_LSB_WIDTH = 3
        C_BUS_DWIDTH = 64
    Found 8-bit register for signal <strt_be_reg>.
    Found 32-bit register for signal <current_address_unsigned>.
    Found 12-bit register for signal <increment_reg_unsigned>.
    Found 4-bit adder for signal <addr_plus_incr_lsb_unsigned> created at line 206.
    Found 32-bit adder for signal <current_address_unsigned[0]_GND_50_o_add_15_OUT> created at line 298.
    Found 32-bit comparator lessequal for signal <n0021> created at line 333
    Found 32-bit comparator greater for signal <addr_plus_incr_lsb_int[31]_GND_50_o_LessThan_23_o> created at line 334
    Found 32-bit comparator lessequal for signal <n0025> created at line 333
    Found 32-bit comparator greater for signal <addr_plus_incr_lsb_int[31]_GND_50_o_LessThan_25_o> created at line 334
    Found 32-bit comparator lessequal for signal <n0029> created at line 333
    Found 32-bit comparator greater for signal <addr_plus_incr_lsb_int[31]_GND_50_o_LessThan_27_o> created at line 334
    Found 32-bit comparator lessequal for signal <n0033> created at line 333
    Found 32-bit comparator greater for signal <addr_plus_incr_lsb_int[31]_GND_50_o_LessThan_29_o> created at line 334
    Found 32-bit comparator lessequal for signal <n0037> created at line 333
    Found 32-bit comparator greater for signal <addr_plus_incr_lsb_int[31]_GND_50_o_LessThan_31_o> created at line 334
    Found 32-bit comparator lessequal for signal <n0041> created at line 333
    Found 32-bit comparator greater for signal <addr_plus_incr_lsb_int[31]_GND_50_o_LessThan_33_o> created at line 334
    Found 32-bit comparator lessequal for signal <n0045> created at line 333
    Found 32-bit comparator greater for signal <addr_plus_incr_lsb_int[31]_GND_50_o_LessThan_35_o> created at line 334
    Found 32-bit comparator lessequal for signal <n0049> created at line 333
    Found 32-bit comparator greater for signal <addr_plus_incr_lsb_int[31]_GND_50_o_LessThan_37_o> created at line 334
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <plb_mstr_addr_gen> synthesized.

Synthesizing Unit <llink_rd_backend_no_fifo>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_rd_backend_no_fifo.vhd".
        C_PLB_DWIDTH = 64
        C_SG_IS_PRESENT = 0
        C_RD_HDR_SIZE_BYTES = 0
        C_RD_FTR_SIZE_BYTES = 0
        C_REM_WIDTH = 8
        C_REM_POLARITY = 0
        C_DISREGARD_VACANCY = true
        C_RDFIFO_VACANCY_WIDTH = 1
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <SG2LL_FIFO_REM<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_Data<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstRd_Vacancy<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_Freeze> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_WEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB2LL_HdrFtr_Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_llsm_force_sof>.
    Found 1-bit register for signal <sig_llsm_force_eof>.
    Found 1-bit register for signal <sig_llsm_force_src_dsc>.
    Found 1-bit register for signal <sig_llsm_2plb_dest_dsc>.
    Found 1-bit register for signal <sig_llsm_done>.
    Found 1-bit register for signal <sig_llsm_rdy>.
    Found 2-bit register for signal <llsm_cntl_state>.
    Found finite state machine <FSM_4> for signal <llsm_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 27                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | sig_plb2ll_init (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | ll_idle                                        |
    | Power Up State     | ll_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <llsm_cntl_state[1]_sig_llsm_force_sof_Mux_13_o> created at line 595.
    Found 1-bit 3-to-1 multiplexer for signal <llsm_cntl_state[1]_sig_mstrd_dst_rdy_Mux_14_o> created at line 595.
    Found 1-bit 4-to-1 multiplexer for signal <llsm_cntl_state[1]_GND_120_o_Mux_16_o> created at line 595.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <llink_rd_backend_no_fifo> synthesized.

Synthesizing Unit <llink_wr_backend_no_fifo>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd".
        C_PLB_DWIDTH = 64
        C_SG_IS_PRESENT = 0
        C_WR_HDR_SIZE_BYTES = 0
        C_WR_FTR_SIZE_BYTES = 0
        C_REM_WIDTH = 8
        C_REM_POLARITY = 0
        C_DISREGARD_OCCUPANCY = true
        C_WRFIFO_OCCUPANCY_WIDTH = 1
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <IP2Bus_MstWr_rem<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstWr_Occupancy<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_Freeze> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB2LL_Clr_Data_Valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_REN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB2LL_Rdy_For_Ftr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB2LL_HdrFtr_Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstWr_sop_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstWr_eop_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_ll2plb_s_h_done>.
    Found 2-bit register for signal <llsm_cntl_state>.
    Found 1-bit register for signal <sig_llsm_dst_dsc>.
    Found 1-bit register for signal <sig_llsm_2plb_src_dsc>.
    Found 1-bit register for signal <sig_llsm_force_dst_rdy>.
    Found 1-bit register for signal <sig_llsm_done>.
    Found 1-bit register for signal <sig_llsm_rdy>.
    Found 1-bit register for signal <sig_ll2plb_s_h_src_dsc>.
    Found finite state machine <FSM_5> for signal <llsm_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 27                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | sig_plb2ll_init (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | ll_idle                                        |
    | Power Up State     | ll_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <llsm_cntl_state[1]_sig_mstwr_dst_rdy_Mux_11_o> created at line 620.
    Found 1-bit 3-to-1 multiplexer for signal <llsm_cntl_state[1]_sig_mstwr_dst_rdy_Mux_12_o> created at line 620.
    Found 1-bit 4-to-1 multiplexer for signal <llsm_cntl_state[1]_sig_mstwr_dst_rdy_Mux_13_o> created at line 620.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <llink_wr_backend_no_fifo> synthesized.

Synthesizing Unit <osif_core>.
    Related source file is "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/osif_core_v2_01_a/hdl/vhdl/osif_core.vhd".
        C_AWIDTH = 32
        C_DWIDTH = 32
        C_PLB_AWIDTH = 32
        C_PLB_DWIDTH = 64
        C_NUM_CE = 2
        C_BURST_AWIDTH = 14
        C_THREAD_RESET_CYCLES = 10
        C_FIFO_DWIDTH = 32
        C_BURSTLEN_WIDTH = 12
        C_DCR_BASEADDR = "0000000000"
        C_DCR_HIGHADDR = "0000000011"
        C_DCR_AWIDTH = 10
        C_DCR_DWIDTH = 32
        C_DCR_ILA = 0
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/osif_core_v2_01_a/hdl/vhdl/osif_core.vhd" line 269: Output port <slv_bus2osif_done> of the instance <dcr_slave_regs_inst> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <thread_init_data>.
    Found 8-bit register for signal <resume_state_enc>.
    Found 2-bit register for signal <resume_step_enc>.
    Found 4-bit register for signal <reset_counter>.
    Found 1-bit register for signal <request_unblocking>.
    Found 1-bit register for signal <request_reset>.
    Found 1-bit register for signal <o_bm_enable>.
    Found 1-bit register for signal <thread_is_resuming>.
    Found 1-bit register for signal <yield_request>.
    Found 1-bit register for signal <request_blocking>.
    Found 32-bit register for signal <fifo_read_handle>.
    Found 32-bit register for signal <fifo_write_handle>.
    Found 4-bit subtractor for signal <GND_205_o_GND_205_o_sub_50_OUT<3:0>> created at line 502.
    Found 4-bit comparator greater for signal <thread_reset_i> created at line 380
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 116 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <osif_core> synthesized.

Synthesizing Unit <dcr_slave_regs>.
    Related source file is "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/osif_core_v2_01_a/hdl/vhdl/dcr_slave_regs.vhd".
        C_DCR_BASEADDR = "0000000000"
        C_DCR_HIGHADDR = "0000000011"
        C_DCR_AWIDTH = 10
        C_DCR_DWIDTH = 32
        C_NUM_REGS = 4
        C_INCLUDE_ILA = 0
WARNING:Xst:647 - Input <i_dcrICON<35:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <osif2bus_reg_dirty>.
    Found 1-bit register for signal <dcrAck>.
    Found 32-bit register for signal <slv_bus2osif_command_reg>.
    Found 32-bit register for signal <slv_bus2osif_data_reg>.
    Found 32-bit register for signal <slv_bus2osif_done_reg>.
    Summary:
	inferred 100 D-type flip-flop(s).
	inferred  24 Multiplexer(s).
Unit <dcr_slave_regs> synthesized.

Synthesizing Unit <command_decoder>.
    Related source file is "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/osif_core_v2_01_a/hdl/vhdl/command_decoder.vhd".
        C_AWIDTH = 32
        C_DWIDTH = 32
        C_PLB_AWIDTH = 32
        C_PLB_DWIDTH = 64
        C_BURST_AWIDTH = 14
        C_FIFO_DWIDTH = 32
        C_BURSTLEN_WIDTH = 12
WARNING:Xst:647 - Input <i_osif_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_bm_read_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_bm_write_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <blocking>.
    Found 1-bit register for signal <o_bm_read_req>.
    Found 1-bit register for signal <o_bm_write_req>.
    Found 1-bit register for signal <o_bm_burst_read_req>.
    Found 1-bit register for signal <o_bm_burst_write_req>.
    Found 1-bit register for signal <o_sw_request>.
    Found 1-bit register for signal <o_fifo_read_remove>.
    Found 1-bit register for signal <o_fifo_write_add>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <request_seen>.
    Found 1-bit register for signal <failure>.
    Found 1-bit register for signal <fifo_local>.
    Found 1-bit register for signal <o_yield>.
    Found 32-bit register for signal <o_bm_target_addr>.
    Found 32-bit register for signal <o_slv_osif2bus_data>.
    Found 32-bit register for signal <o_slv_osif2bus_datax>.
    Found 32-bit register for signal <o_slv_osif2bus_shm>.
    Found 32-bit register for signal <o_bm_my_addr>.
    Found 2-bit register for signal <step>.
    Found 12-bit register for signal <o_bm_burst_length>.
    Found 8-bit register for signal <o_slv_osif2bus_command>.
    Found 32-bit register for signal <o_hwthread_signature>.
    Found 4x3-bit Read Only RAM for signal <_n0542>
    Found 1-bit 4-to-1 multiplexer for signal <step[1]_fifo_local_Mux_110_o> created at line 575.
    Found 2-bit 4-to-1 multiplexer for signal <step[1]_step[1]_wide_mux_112_OUT> created at line 575.
    Found 2-bit 4-to-1 multiplexer for signal <step[1]_step[1]_wide_mux_128_OUT> created at line 624.
    Found 1-bit 4-to-1 multiplexer for signal <step[1]_failure_Mux_129_o> created at line 624.
    Found 1-bit 4-to-1 multiplexer for signal <step[1]_fifo_local_Mux_142_o> created at line 671.
    Found 2-bit 4-to-1 multiplexer for signal <step[1]_step[1]_wide_mux_143_OUT> created at line 671.
    Found 1-bit 4-to-1 multiplexer for signal <step[1]_failure_Mux_175_o> created at line 785.
    Found 2-bit 4-to-1 multiplexer for signal <step[1]_step[1]_wide_mux_176_OUT> created at line 785.
    Found 2-bit 3-to-1 multiplexer for signal <step[1]_step[1]_wide_mux_187_OUT> created at line 835.
    Found 32-bit comparator equal for signal <i_fifo_read_handle[0]_i_osif_data[0]_equal_106_o> created at line 578
    Found 32-bit comparator equal for signal <i_fifo_write_handle[0]_i_osif_data[0]_equal_137_o> created at line 673
    Summary:
	inferred   1 RAM(s).
	inferred 227 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 104 Multiplexer(s).
Unit <command_decoder> synthesized.

Synthesizing Unit <fifo_mgr>.
    Related source file is "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/xps_osif_v2_01_a/hdl/vhdl/fifo_mgr.vhd".
        C_FIFO_DWIDTH = 32
    Found 1-bit register for signal <local_read_remove_d1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fifo_mgr> synthesized.
RTL-Simplification CPUSTAT: 0.64 
RTL-BasicInf CPUSTAT: 0.94 
RTL-BasicOpt CPUSTAT: 0.01 
RTL-Remain-Bus CPUSTAT: 0.02 

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x4-bit single-port Read Only RAM                    : 1
 16x5-bit single-port Read Only RAM                    : 1
 4x3-bit single-port Read Only RAM                     : 1
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 13
 12-bit subtractor                                     : 1
 32-bit adder                                          : 4
 32-bit subtractor                                     : 1
 33-bit subtractor                                     : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 3
 8-bit adder                                           : 1
# Registers                                            : 167
 1-bit register                                        : 113
 12-bit register                                       : 5
 2-bit register                                        : 4
 3-bit register                                        : 2
 32-bit register                                       : 19
 4-bit register                                        : 3
 5-bit register                                        : 2
 64-bit register                                       : 3
 8-bit register                                        : 16
# Comparators                                          : 23
 12-bit comparator greater                             : 1
 3-bit comparator lessequal                            : 1
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 9
 32-bit comparator lessequal                           : 8
 4-bit comparator greater                              : 1
 5-bit comparator greater                              : 1
# Multiplexers                                         : 410
 1-bit 2-to-1 multiplexer                              : 265
 1-bit 3-to-1 multiplexer                              : 4
 1-bit 4-to-1 multiplexer                              : 6
 12-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 15
 2-bit 3-to-1 multiplexer                              : 1
 2-bit 4-to-1 multiplexer                              : 4
 3-bit 2-to-1 multiplexer                              : 11
 32-bit 2-to-1 multiplexer                             : 58
 4-bit 2-to-1 multiplexer                              : 8
 5-bit 2-to-1 multiplexer                              : 3
 51-bit 2-to-1 multiplexer                             : 1
 64-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 26
 8-bit 3-to-1 multiplexer                              : 1
# Logic shifters                                       : 6
 64-bit shifter rotate left                            : 1
 64-bit shifter rotate right                           : 1
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 2
 8-bit shifter rotate left                             : 1
# FSMs                                                 : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <increment_reg_unsigned<0:3>> (without init value) have a constant value of 0 in block <plb_mstr_addr_gen>.

Synthesizing (advanced) Unit <cc_brst_exp_adptr>.
The following registers are absorbed into accumulator <sig_byte_addr_int>: 1 register on signal <sig_byte_addr_int>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_sig_byte_addr_incr> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(PLB_MSSize,sig_m_size_reg<2:3>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sig_byte_addr_incr> |          |
    -----------------------------------------------------------------------
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_GEN_BE_CLRS_MSTR64.sig_strt_addr_ls_3bit[0]_GND_14_o_wide_mux_93_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sig_next_addr_ls_reg> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cc_brst_exp_adptr> synthesized (advanced).

Synthesizing (advanced) Unit <command_decoder>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram__n0542> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <step>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <command_decoder> synthesized (advanced).

Synthesizing (advanced) Unit <plb_mstr_addr_gen>.
The following registers are absorbed into accumulator <current_address_unsigned>: 1 register on signal <current_address_unsigned>.
Unit <plb_mstr_addr_gen> synthesized (advanced).

Synthesizing (advanced) Unit <rd_wr_calc_burst>.
The following registers are absorbed into counter <dbeat_count>: 1 register on signal <dbeat_count>.
The following registers are absorbed into counter <parent_dbeats_remaining>: 1 register on signal <parent_dbeats_remaining>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_sig_flburst_cnt> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <parent_dbeats_remaining<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sig_flburst_cnt> |          |
    -----------------------------------------------------------------------
Unit <rd_wr_calc_burst> synthesized (advanced).
WARNING:Xst:2677 - Node <slv_bus2osif_command_reg_31> of sequential type is unconnected in block <dcr_slave_regs>.
WARNING:Xst:2677 - Node <slv_bus2osif_command_reg_30> of sequential type is unconnected in block <dcr_slave_regs>.
WARNING:Xst:2677 - Node <slv_bus2osif_command_reg_29> of sequential type is unconnected in block <dcr_slave_regs>.
WARNING:Xst:2677 - Node <slv_bus2osif_command_reg_28> of sequential type is unconnected in block <dcr_slave_regs>.
WARNING:Xst:2677 - Node <slv_bus2osif_command_reg_27> of sequential type is unconnected in block <dcr_slave_regs>.
WARNING:Xst:2677 - Node <slv_bus2osif_command_reg_26> of sequential type is unconnected in block <dcr_slave_regs>.
WARNING:Xst:2677 - Node <slv_bus2osif_command_reg_25> of sequential type is unconnected in block <dcr_slave_regs>.
WARNING:Xst:2677 - Node <slv_bus2osif_command_reg_24> of sequential type is unconnected in block <dcr_slave_regs>.
WARNING:Xst:2677 - Node <slv_bus2osif_command_reg_23> of sequential type is unconnected in block <dcr_slave_regs>.
WARNING:Xst:2677 - Node <slv_bus2osif_command_reg_22> of sequential type is unconnected in block <dcr_slave_regs>.
WARNING:Xst:2677 - Node <slv_bus2osif_command_reg_21> of sequential type is unconnected in block <dcr_slave_regs>.
WARNING:Xst:2677 - Node <slv_bus2osif_command_reg_20> of sequential type is unconnected in block <dcr_slave_regs>.
WARNING:Xst:2677 - Node <slv_bus2osif_command_reg_19> of sequential type is unconnected in block <dcr_slave_regs>.
WARNING:Xst:2677 - Node <slv_bus2osif_command_reg_18> of sequential type is unconnected in block <dcr_slave_regs>.
WARNING:Xst:2677 - Node <slv_bus2osif_command_reg_17> of sequential type is unconnected in block <dcr_slave_regs>.
WARNING:Xst:2677 - Node <slv_bus2osif_command_reg_16> of sequential type is unconnected in block <dcr_slave_regs>.
WARNING:Xst:2677 - Node <slv_bus2osif_command_reg_15> of sequential type is unconnected in block <dcr_slave_regs>.
WARNING:Xst:2677 - Node <slv_bus2osif_command_reg_14> of sequential type is unconnected in block <dcr_slave_regs>.
WARNING:Xst:2677 - Node <slv_bus2osif_command_reg_13> of sequential type is unconnected in block <dcr_slave_regs>.
WARNING:Xst:2677 - Node <slv_bus2osif_command_reg_12> of sequential type is unconnected in block <dcr_slave_regs>.
WARNING:Xst:2677 - Node <slv_bus2osif_command_reg_11> of sequential type is unconnected in block <dcr_slave_regs>.
WARNING:Xst:2677 - Node <slv_bus2osif_command_reg_10> of sequential type is unconnected in block <dcr_slave_regs>.
WARNING:Xst:2677 - Node <slv_bus2osif_command_reg_9> of sequential type is unconnected in block <dcr_slave_regs>.
WARNING:Xst:2677 - Node <slv_bus2osif_command_reg_8> of sequential type is unconnected in block <dcr_slave_regs>.
WARNING:Xst:2677 - Node <sig_m_size_reg_0> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_address_reg_31> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_address_reg_30> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_address_reg_29> of sequential type is unconnected in block <cc_brst_exp_adptr>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x4-bit single-port distributed Read Only RAM        : 1
 16x5-bit single-port distributed Read Only RAM        : 1
 4x3-bit single-port distributed Read Only RAM         : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 9
 14-bit adder                                          : 1
 32-bit adder                                          : 2
 32-bit subtractor                                     : 2
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 2
# Counters                                             : 2
 12-bit down counter                                   : 1
 5-bit down counter                                    : 1
# Accumulators                                         : 2
 32-bit up loadable accumulator                        : 1
 8-bit up loadable accumulator                         : 1
# Registers                                            : 1056
 Flip-Flops                                            : 1056
# Comparators                                          : 23
 12-bit comparator greater                             : 1
 3-bit comparator lessequal                            : 1
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 9
 32-bit comparator lessequal                           : 8
 4-bit comparator greater                              : 1
 5-bit comparator greater                              : 1
# Multiplexers                                         : 438
 1-bit 2-to-1 multiplexer                              : 299
 1-bit 3-to-1 multiplexer                              : 4
 1-bit 4-to-1 multiplexer                              : 6
 12-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 14
 2-bit 3-to-1 multiplexer                              : 1
 2-bit 4-to-1 multiplexer                              : 4
 3-bit 2-to-1 multiplexer                              : 11
 32-bit 2-to-1 multiplexer                             : 56
 4-bit 2-to-1 multiplexer                              : 8
 5-bit 2-to-1 multiplexer                              : 2
 51-bit 2-to-1 multiplexer                             : 1
 64-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 25
 8-bit 3-to-1 multiplexer                              : 1
# Logic shifters                                       : 6
 64-bit shifter rotate left                            : 1
 64-bit shifter rotate right                           : 1
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 2
 8-bit shifter rotate left                             : 1
# FSMs                                                 : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <increment_reg_unsigned_3> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <increment_reg_unsigned_2> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <increment_reg_unsigned_1> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mst_xfer_length_11> (without init value) has a constant value of 0 in block <mem_plb46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_xfer_length_10> (without init value) has a constant value of 0 in block <mem_plb46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_xfer_length_9> (without init value) has a constant value of 0 in block <mem_plb46>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <request_blocking> in Unit <osif_core> is equivalent to the following FF/Latch, which will be removed : <request_reset> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/FSM_2> on signal <sm_rdcntl_state[1:3]> with user encoding.
----------------------------------
 State                | Encoding
----------------------------------
 rd_idle              | 000
 rd_cmd_calc          | 001
 rd_wait_addrack      | 010
 rd_dphase            | 011
 rd_chk_done          | 100
 rd_llink_discontinue | 101
 rd_wait_on_tmout_clr | 110
----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/FSM_3> on signal <sm_wrcntl_state[1:3]> with user encoding.
----------------------------------
 State                | Encoding
----------------------------------
 wr_idle              | 000
 wr_cmd_calc          | 001
 wr_wait_addrack      | 010
 wr_dphase            | 011
 wr_chk_done          | 100
 wr_llink_discontinue | 101
 wr_wait_on_tmout_clr | 110
----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <osif_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/FSM_5> on signal <llsm_cntl_state[1:2]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 ll_idle            | 00
 ll_go              | 01
 ll_src_discontinue | 10
 ll_dst_discontinue | 11
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <osif_0/PLBV46_MASTER_BURST_I/I_RD_LLINK/FSM_4> on signal <llsm_cntl_state[1:2]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 ll_idle            | 00
 ll_go              | 01
 ll_src_discontinue | 10
 ll_dst_discontinue | 11
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <osif_0/mem_plb46_i/FSM_0> on signal <mst_cmd_sm_state[1:2]> with sequential encoding.
-------------------------------
 State             | Encoding
-------------------------------
 cmd_idle          | 00
 cmd_run           | 01
 cmd_wait_for_data | 11
 cmd_done          | 10
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <osif_0/mem_plb46_i/FSM_1> on signal <mst_llwr_sm_state[1:3]> with user encoding.
---------------------------------
 State               | Encoding
---------------------------------
 llwr_idle           | 000
 llwr_sngl_init      | 001
 llwr_sngl           | 010
 llwr_brst_init      | 011
 llwr_brst           | 100
 llwr_brst_last_beat | 101
---------------------------------
WARNING:Xst:1293 - FF/Latch <sig_byte_addr_incr_reg_0> has a constant value of 0 in block <cc_brst_exp_adptr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_byte_addr_incr_reg_1> has a constant value of 0 in block <cc_brst_exp_adptr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sig_byte_addr_incr_reg_4> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_byte_addr_int_4> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_byte_addr_int_5> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_byte_addr_int_6> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_byte_addr_int_7> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:1293 - FF/Latch <bram_offset_0> has a constant value of 0 in block <mem_plb46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bram_offset_1> has a constant value of 0 in block <mem_plb46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bram_offset_2> has a constant value of 0 in block <mem_plb46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_11> (without init value) has a constant value of 0 in block <mem_plb46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_10> (without init value) has a constant value of 0 in block <mem_plb46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_9> (without init value) has a constant value of 0 in block <mem_plb46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <bram_offset_14> of sequential type is unconnected in block <mem_plb46>.
WARNING:Xst:2677 - Node <bram_offset_15> of sequential type is unconnected in block <mem_plb46>.
WARNING:Xst:2677 - Node <bram_offset_16> of sequential type is unconnected in block <mem_plb46>.
WARNING:Xst:2677 - Node <bram_offset_17> of sequential type is unconnected in block <mem_plb46>.
WARNING:Xst:2677 - Node <bram_offset_18> of sequential type is unconnected in block <mem_plb46>.
WARNING:Xst:2677 - Node <bram_offset_19> of sequential type is unconnected in block <mem_plb46>.
WARNING:Xst:2677 - Node <bram_offset_20> of sequential type is unconnected in block <mem_plb46>.
WARNING:Xst:2677 - Node <bram_offset_21> of sequential type is unconnected in block <mem_plb46>.
WARNING:Xst:2677 - Node <bram_offset_22> of sequential type is unconnected in block <mem_plb46>.
WARNING:Xst:2677 - Node <bram_offset_23> of sequential type is unconnected in block <mem_plb46>.
WARNING:Xst:2677 - Node <bram_offset_24> of sequential type is unconnected in block <mem_plb46>.
WARNING:Xst:2677 - Node <bram_offset_25> of sequential type is unconnected in block <mem_plb46>.
WARNING:Xst:2677 - Node <bram_offset_26> of sequential type is unconnected in block <mem_plb46>.
WARNING:Xst:2677 - Node <bram_offset_27> of sequential type is unconnected in block <mem_plb46>.
WARNING:Xst:2677 - Node <bram_offset_28> of sequential type is unconnected in block <mem_plb46>.
WARNING:Xst:2677 - Node <bram_offset_29> of sequential type is unconnected in block <mem_plb46>.
WARNING:Xst:2677 - Node <bram_offset_30> of sequential type is unconnected in block <mem_plb46>.
WARNING:Xst:2677 - Node <bram_offset_31> of sequential type is unconnected in block <mem_plb46>.

Optimizing unit <osif_0_wrapper> ...

Optimizing unit <osif_core> ...

Optimizing unit <command_decoder> ...

Optimizing unit <dcr_slave_regs> ...

Optimizing unit <plbv46_master_burst> ...

Optimizing unit <cc_brst_exp_adptr> ...

Optimizing unit <rd_wr_controller> ...

Optimizing unit <rd_wr_calc_burst> ...

Optimizing unit <plb_mstr_addr_gen> ...

Optimizing unit <llink_wr_backend_no_fifo> ...
INFO:Xst:2261 - The FF/Latch <llsm_cntl_state_FSM_FFd1> in Unit <llink_wr_backend_no_fifo> is equivalent to the following FF/Latch, which will be removed : <sig_llsm_force_dst_rdy> 

Optimizing unit <llink_rd_backend_no_fifo> ...
WARNING:Xst:1710 - FF/Latch <sig_llsm_force_sof> (without init value) has a constant value of 0 in block <llink_rd_backend_no_fifo>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <llsm_cntl_state_FSM_FFd1> in Unit <llink_rd_backend_no_fifo> is equivalent to the following FF/Latch, which will be removed : <sig_llsm_force_eof> 

Optimizing unit <mem_plb46> ...
WARNING:Xst:1293 - FF/Latch <mst_llwr_byte_cnt_0> has a constant value of 0 in block <mem_plb46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mst_llwr_byte_cnt_1> has a constant value of 0 in block <mem_plb46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mst_llwr_byte_cnt_2> has a constant value of 0 in block <mem_plb46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <osif_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_msize_reg_0> (without init value) has a constant value of 0 in block <osif_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_size_out_reg_1> (without init value) has a constant value of 0 in block <osif_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <osif_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_m_size_reg_1> (without init value) has a constant value of 0 in block <osif_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <osif_0/USER_LOGIC_I/command_decoder_inst/o_bm_burst_length_0> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/USER_LOGIC_I/command_decoder_inst/o_bm_burst_length_1> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/USER_LOGIC_I/command_decoder_inst/o_bm_burst_length_2> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/USER_LOGIC_I/command_decoder_inst/o_bm_my_addr_0> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/USER_LOGIC_I/command_decoder_inst/o_bm_my_addr_1> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/USER_LOGIC_I/command_decoder_inst/o_bm_my_addr_2> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/USER_LOGIC_I/command_decoder_inst/o_bm_my_addr_3> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/USER_LOGIC_I/command_decoder_inst/o_bm_my_addr_4> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/USER_LOGIC_I/command_decoder_inst/o_bm_my_addr_5> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/USER_LOGIC_I/command_decoder_inst/o_bm_my_addr_6> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/USER_LOGIC_I/command_decoder_inst/o_bm_my_addr_7> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/USER_LOGIC_I/command_decoder_inst/o_bm_my_addr_8> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/USER_LOGIC_I/command_decoder_inst/o_bm_my_addr_9> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/USER_LOGIC_I/command_decoder_inst/o_bm_my_addr_10> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/USER_LOGIC_I/command_decoder_inst/o_bm_my_addr_11> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/USER_LOGIC_I/command_decoder_inst/o_bm_my_addr_12> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/USER_LOGIC_I/command_decoder_inst/o_bm_my_addr_13> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/USER_LOGIC_I/command_decoder_inst/o_bm_my_addr_14> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/USER_LOGIC_I/command_decoder_inst/o_bm_my_addr_15> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/USER_LOGIC_I/command_decoder_inst/o_bm_my_addr_16> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/USER_LOGIC_I/command_decoder_inst/o_bm_my_addr_17> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_byte_addr_int_3> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_byte_addr_incr_reg_3> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_rd_mbusy_reg> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_cc_mbusy_reg> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_0> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_1> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_2> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_3> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_4> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_5> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_6> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_7> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_cnt_almost_done_reg> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_ll2plb_s_h_src_dsc> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_2plb_src_dsc> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_rdy> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/PLBV46_MASTER_BURST_I/I_RD_LLINK/sig_llsm_force_src_dsc> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/PLBV46_MASTER_BURST_I/I_RD_LLINK/sig_llsm_2plb_dest_dsc> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/PLBV46_MASTER_BURST_I/I_RD_LLINK/sig_llsm_rdy> of sequential type is unconnected in block <osif_0_wrapper>.
WARNING:Xst:2677 - Node <osif_0/mem_plb46_i/mst_llwr_sm_sof> of sequential type is unconnected in block <osif_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mwrdack_reg> in Unit <osif_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_wrack_reg> 
INFO:Xst:2261 - The FF/Latch <osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_size_out_reg_0> in Unit <osif_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_size_out_reg_2> <osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_size_out_reg_3> 
INFO:Xst:2261 - The FF/Latch <osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddack_reg> in Unit <osif_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_rdack_reg> 
INFO:Xst:2261 - The FF/Latch <osif_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_m_size_reg_2> in Unit <osif_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <osif_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_m_size_reg_3> 
Found area constraint ratio of 100 (+ 0) on block osif_0_wrapper, actual ratio is 1.
FlipFlop osif_0/USER_LOGIC_I/o_bm_enable has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1037
 Flip-Flops                                            : 1037

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : osif_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1860
#      GND                         : 1
#      INV                         : 30
#      LUT1                        : 16
#      LUT2                        : 225
#      LUT3                        : 265
#      LUT4                        : 116
#      LUT5                        : 208
#      LUT6                        : 671
#      MUXCY                       : 155
#      MUXF7                       : 40
#      VCC                         : 1
#      XORCY                       : 132
# FlipFlops/Latches                : 1037
#      FD                          : 18
#      FDC                         : 21
#      FDCE                        : 370
#      FDE                         : 96
#      FDPE                        : 3
#      FDR                         : 200
#      FDRE                        : 329

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1037  out of  301440     0%  
 Number of Slice LUTs:                 1531  out of  150720     1%  
    Number used as Logic:              1531  out of  150720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1797
   Number with an unused Flip Flop:     760  out of   1797    42%  
   Number with an unused LUT:           266  out of   1797    14%  
   Number of fully used LUT-FF pairs:   771  out of   1797    42%  
   Number of unique control sets:        62

IO Utilization: 
 Number of IOs:                         694
 Number of bonded IOBs:                   0  out of    600     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                          | Load  |
-----------------------------------+------------------------------------------------+-------+
o_fifo_clk                         | NONE(osif_0/fifo_mgr_inst/local_read_remove_d1)| 1     |
task_clk                           | NONE(osif_0/USER_LOGIC_I/resume_step_enc_0)    | 1036  |
-----------------------------------+------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.419ns (Maximum Frequency: 226.296MHz)
   Minimum input arrival time before clock: 3.825ns
   Maximum output required time after clock: 4.432ns
   Maximum combinational path delay: 3.996ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'task_clk'
  Clock period: 4.419ns (frequency: 226.296MHz)
  Total number of paths / destination ports: 64202 / 2212
-------------------------------------------------------------------------
Delay:               4.419ns (Levels of Logic = 6)
  Source:            osif_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_ssize_reg_1 (FF)
  Destination:       osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_count_4 (FF)
  Source Clock:      task_clk rising
  Destination Clock: task_clk rising

  Data Path: osif_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_ssize_reg_1 to osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_count_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.375   0.595  osif_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_ssize_reg_1 (osif_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_ssize_reg_1)
     LUT5:I2->O            8   0.068   0.821  osif_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/Mmux_sig_next_addr_ls_reg[0]_Mst_Addr_in[29]_mux_80_OUT311 (osif_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/N0)
     LUT5:I0->O            1   0.068   0.000  osif_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/Mmux_DO_BE_PARSER.be_bit_detected13_G (N414)
     MUXF7:I1->O           8   0.248   0.463  osif_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/Mmux_DO_BE_PARSER.be_bit_detected13 (osif_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/DO_BE_PARSER.be_bit_detected)
     LUT6:I5->O            7   0.068   0.457  osif_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/Mmux_sig_composite_wrack11 (osif_0/PLBV46_MASTER_BURST_I/sig_native_plb_mwrdack)
     LUT4:I3->O            3   0.068   0.431  osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/_n0252_inv1 (osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/_n0252_inv)
     LUT6:I5->O            5   0.068   0.426  osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/_n0241_inv1 (osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/_n0241_inv)
     FDRE:CE                   0.263          osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_count_0
    ----------------------------------------
    Total                      4.419ns (1.226ns logic, 3.193ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'o_fifo_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.434ns (Levels of Logic = 0)
  Source:            sys_reset (PAD)
  Destination:       osif_0/fifo_mgr_inst/local_read_remove_d1 (FF)
  Destination Clock: o_fifo_clk rising

  Data Path: sys_reset to osif_0/fifo_mgr_inst/local_read_remove_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:CLR                   0.434          osif_0/fifo_mgr_inst/local_read_remove_d1
    ----------------------------------------
    Total                      0.434ns (0.434ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'task_clk'
  Total number of paths / destination ports: 35710 / 1737
-------------------------------------------------------------------------
Offset:              3.825ns (Levels of Logic = 6)
  Source:            PLB_MSSize<1> (PAD)
  Destination:       osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_count_4 (FF)
  Destination Clock: task_clk rising

  Data Path: PLB_MSSize<1> to osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_count_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            8   0.068   0.821  osif_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/Mmux_sig_next_addr_ls_reg[0]_Mst_Addr_in[29]_mux_80_OUT311 (osif_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/N0)
     LUT5:I0->O            1   0.068   0.000  osif_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/Mmux_DO_BE_PARSER.be_bit_detected13_G (N414)
     MUXF7:I1->O           8   0.248   0.463  osif_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/Mmux_DO_BE_PARSER.be_bit_detected13 (osif_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/DO_BE_PARSER.be_bit_detected)
     LUT6:I5->O            7   0.068   0.457  osif_0/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/Mmux_sig_composite_wrack11 (osif_0/PLBV46_MASTER_BURST_I/sig_native_plb_mwrdack)
     LUT4:I3->O            3   0.068   0.431  osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/_n0252_inv1 (osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/_n0252_inv)
     LUT6:I5->O            5   0.068   0.426  osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/_n0241_inv1 (osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/_n0241_inv)
     FDRE:CE                   0.263          osif_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_count_0
    ----------------------------------------
    Total                      3.825ns (1.227ns logic, 2.598ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'task_clk'
  Total number of paths / destination ports: 2502 / 312
-------------------------------------------------------------------------
Offset:              4.432ns (Levels of Logic = 7)
  Source:            osif_0/USER_LOGIC_I/o_bm_enable_1 (FF)
  Destination:       osif_os2task_vec<8> (PAD)
  Source Clock:      task_clk rising

  Data Path: osif_0/USER_LOGIC_I/o_bm_enable_1 to osif_os2task_vec<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.375   0.437  osif_0/USER_LOGIC_I/o_bm_enable_1 (osif_0/USER_LOGIC_I/o_bm_enable_1)
     LUT5:I4->O           15   0.068   0.509  osif_0/USER_LOGIC_I/command_decoder_inst/PWR_42_o_i_osif_command[0]_equal_198_o<0>11 (osif_0/USER_LOGIC_I/command_decoder_inst/N26)
     LUT6:I5->O           13   0.068   0.497  osif_0/USER_LOGIC_I/command_decoder_inst/PWR_42_o_i_osif_command[0]_equal_206_o<0>1 (osif_0/USER_LOGIC_I/command_decoder_inst/PWR_42_o_i_osif_command[0]_equal_206_o)
     LUT6:I5->O            1   0.068   0.000  osif_0/USER_LOGIC_I/command_decoder_inst/_n054911 (osif_0/USER_LOGIC_I/command_decoder_inst/_n05491)
     MUXF7:I1->O          11   0.248   0.647  osif_0/USER_LOGIC_I/command_decoder_inst/_n05491_f7 (osif_0/USER_LOGIC_I/command_decoder_inst/_n05491_f7)
     LUT3:I0->O            1   0.068   0.581  osif_0/USER_LOGIC_I/command_decoder_inst/o_osif_data<24>7_SW0 (N14)
     LUT6:I3->O           15   0.068   0.730  osif_0/USER_LOGIC_I/command_decoder_inst/o_osif_data<24>7 (osif_0/USER_LOGIC_I/command_decoder_inst/N115)
     LUT6:I2->O            0   0.068   0.000  osif_0/USER_LOGIC_I/command_decoder_inst/o_osif_data<31>3 (osif_os2task_vec<8>)
    ----------------------------------------
    Total                      4.432ns (1.031ns logic, 3.401ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'o_fifo_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.375ns (Levels of Logic = 0)
  Source:            osif_0/fifo_mgr_inst/local_read_remove_d1 (FF)
  Destination:       o_fifo_read_en (PAD)
  Source Clock:      o_fifo_clk rising

  Data Path: osif_0/fifo_mgr_inst/local_read_remove_d1 to o_fifo_read_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              0   0.375   0.000  osif_0/fifo_mgr_inst/local_read_remove_d1 (osif_0/fifo_mgr_inst/local_read_remove_d1)
    ----------------------------------------
    Total                      0.375ns (0.375ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4406 / 100
-------------------------------------------------------------------------
Delay:               3.996ns (Levels of Logic = 7)
  Source:            osif_task2os_vec<1> (PAD)
  Destination:       osif_os2task_vec<8> (PAD)

  Data Path: osif_task2os_vec<1> to osif_os2task_vec<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O           15   0.068   0.509  osif_0/USER_LOGIC_I/command_decoder_inst/PWR_42_o_i_osif_command[0]_equal_198_o<0>11 (osif_0/USER_LOGIC_I/command_decoder_inst/N26)
     LUT6:I5->O           13   0.068   0.497  osif_0/USER_LOGIC_I/command_decoder_inst/PWR_42_o_i_osif_command[0]_equal_206_o<0>1 (osif_0/USER_LOGIC_I/command_decoder_inst/PWR_42_o_i_osif_command[0]_equal_206_o)
     LUT6:I5->O            1   0.068   0.000  osif_0/USER_LOGIC_I/command_decoder_inst/_n054911 (osif_0/USER_LOGIC_I/command_decoder_inst/_n05491)
     MUXF7:I1->O          11   0.248   0.647  osif_0/USER_LOGIC_I/command_decoder_inst/_n05491_f7 (osif_0/USER_LOGIC_I/command_decoder_inst/_n05491_f7)
     LUT3:I0->O            1   0.068   0.581  osif_0/USER_LOGIC_I/command_decoder_inst/o_osif_data<24>7_SW0 (N14)
     LUT6:I3->O           15   0.068   0.730  osif_0/USER_LOGIC_I/command_decoder_inst/o_osif_data<24>7 (osif_0/USER_LOGIC_I/command_decoder_inst/N115)
     LUT6:I2->O            0   0.068   0.000  osif_0/USER_LOGIC_I/command_decoder_inst/o_osif_data<31>3 (osif_os2task_vec<8>)
    ----------------------------------------
    Total                      3.996ns (1.032ns logic, 2.964ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock o_fifo_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
task_clk       |    0.785|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock task_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
task_clk       |    4.419|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 25.87 secs
 
--> 


Total memory usage is 397656 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  212 (   0 filtered)
Number of infos    :   32 (   0 filtered)

