% Paper draft for FPGA 2013
\documentclass{acm_proc_article-sp}
\usepackage{graphicx}
\usepackage{multirow}
\usepackage[caption=true,font=footnotesize]{subfig}
\usepackage{dblfloatfix}
\usepackage{algorithmic}
\usepackage{algorithm}
\usepackage{xspace}
\usepackage{url}
%\renewcommand{\topfraction}{0.5}
%\renewcommand{\dbltopfraction}{0.5}

\renewcommand\floatpagefraction{.9}
\renewcommand\topfraction{.9}
\renewcommand\bottomfraction{.9}
\renewcommand\dbltopfraction{.9}
\renewcommand\textfraction{.1}   
\setcounter{totalnumber}{50}
\setcounter{topnumber}{50}
\setcounter{bottomnumber}{50}

\newcommand{\eqnref}[1]{(\ref{#1})}
\newcommand{\figref}[1]{Figure~\ref{#1}}
\newcommand{\algref}[1]{Algorithm~\ref{#1}}
\newcommand{\secref}[1]{Section~\ref{#1}}
\newcommand{\tabref}[1]{Table~\ref{#1}}

\newcommand{\autoesl}{AutoESL\xspace}

\usepackage{etoolbox}
\makeatletter
\patchcmd{\maketitle}{\@copyrightspace}{}{}{}
\makeatother
\graphicspath{{./figures/}}

\begin{document}

\title{Automatic Nested Loop Acceleration On A Highly Predictable Soft Coarse-Grained Reconfigurable Array Overlay}

\numberofauthors{1}
 \author{
% % 1st. author
 \alignauthor
 xxx\\
 \affaddr{The University of Hong Kong}\\
 \email{xxx@hku.hk}
% % 2nd. author
% \alignauthor
% name2\\
%        \affaddr{Electrical and Electronic Engineering}\\
%        \affaddr{The University of Hong Kong}\\
%        \email{email2}
% % 3rd. author
% \alignauthor
% name3\\
%        \affaddr{Electrical and Electronic Engineering}\\
%        \affaddr{The University of Hong Kong}\\
%        \email{email3}
 }

%\author{}
\maketitle

\begin{abstract}
We present an automatic hardware/software co-design framework for accelerating a nested loop on a 
hybrid CPU+FPGA system. It partially unrolls the inner loop, maps the unrolled part to a soft 
coarse-grained reconfigurable array (SCGRA) overlay based FPGA accelerator built on top of the 
off-the-shelf FPGAs and generates corresponding drivers to utilize the FPGA accelerator to complete
the whole loop. It will delicately leverage the communication cost and computation benefits on 
FPGA and the users can acquire an optimal co-design by simply providing the high-level 
user constraints such as energy and hardware resource budgets instead of 
manually improving the hardware and software design repeatedly. In addition, as the SCGRA based FPGA 
accelerator has highly predictable hardware overhead, power consumption and performance, the design 
space exploration (DSE) becomes fast and easy to converge. According to the experiments, it takes 5 
minutes to 30 minutes to complete the DSE for each application of the benchmark.

\end{abstract}
 
% A category with the (minimum) three required fields
%\category{H.4}{Information Systems Applications}{Miscellaneous}
% A category including the fourth, optional field follows...
%\category{D.2.3}{Hardware Engineering}{Metrics}[complexity measures, performance measures]
%\terms{Theory}
%\keywords{High Level Synthesis, Soft Coarse Grain Reconfigurable Array, Design Productivity, High Frequency FPGA Design}

%\input{introduction}
%\input{related}
%\input{methodology}
%\input{scgra}
%\input{results}
%\input{conclusions}

\section{Introduction}

\section{Related Work}

\section{SCGRA Overlay Based FPGA Accelerator Design}

\section{Revenue Aware Design Space Exploration}

\section{Experiments}

  \begin{figure}
    \subfloat[ExeTime-Power Distribution\label{subfig-1}]{%
      \includegraphics[width=0.45\textwidth]{mm-ExeTime-Power}
    }
    \hfill
    \subfloat[ExeTime-Energy Distribution\label{subfig-2}]{%
      \includegraphics[width=0.45\textwidth]{mm-ExeTime-Energy}
    }
    \hfill
    \subfloat[ExeTime-EDP Distribution\label{subfig-3}]{%
      \includegraphics[width=0.45\textwidth]{mm-ExeTime-EDP}
    }
    \caption{Design Space of Matrix Multiplication, Matrix Size is 128x128}
    \label{fig:mm-DSE}
  \end{figure}


  \begin{figure}
    \subfloat[ExeTime-Power Distribution\label{subfig-1}]{%
      \includegraphics[width=0.45\textwidth]{fir-ExeTime-Power}
    }
    \hfill
    \subfloat[ExeTime-Energy Distribution\label{subfig-2}]{%
      \includegraphics[width=0.45\textwidth]{fir-ExeTime-Energy}
    }
    \hfill
    \subfloat[ExeTime-EDP Distribution\label{subfig-3}]{%
      \includegraphics[width=0.45\textwidth]{fir-ExeTime-EDP}
    }
    \caption{Design Space of Fir, Input signal length is 1024 and coeffient length is 64}
    \label{fig:fir-DSE}
  \end{figure}



  \begin{figure}
    \subfloat[ExeTime-Power Distribution\label{subfig-1}]{%
      \includegraphics[width=0.45\textwidth]{kmean-ExeTime-Power}
    }
    \hfill
    \subfloat[ExeTime-Energy Distribution\label{subfig-2}]{%
      \includegraphics[width=0.45\textwidth]{kmean-ExeTime-Energy}
    }
    \hfill
    \subfloat[ExeTime-EDP Distribution\label{subfig-3}]{%
      \includegraphics[width=0.45\textwidth]{kmean-ExeTime-EDP}
    }
    \caption{Design Space of Kmean, Number of Nodes is 1024, Numer of centroids is 4, Node dimension is 2}
    \label{fig:kmean-DSE}
  \end{figure}



  \begin{figure}
    \subfloat[ExeTime-Power Distribution\label{subfig-1}]{%
      \includegraphics[width=0.45\textwidth]{sobel-ExeTime-Power}
    }
    \hfill
    \subfloat[ExeTime-Energy Distribution\label{subfig-2}]{%
      \includegraphics[width=0.45\textwidth]{sobel-ExeTime-Energy}
    }
    \hfill
    \subfloat[ExeTime-EDP Distribution\label{subfig-3}]{%
      \includegraphics[width=0.45\textwidth]{sobel-ExeTime-EDP}
    }
    \caption{Design Space of Sobel Edge Detector, Figure size is 128x8}
    \label{fig:sobel-DSE}
  \end{figure}

\section{Future Work and Limitation}
\section{Conclusion}


\bibliographystyle{plain}
\bibliography{refs}

%\balancecolumns
\end{document}

