# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../EC413/lab5/FS_str.v" \
"../../../../EC413_Lab5.srcs/sim_1/new/FS_str_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
