==39244== Cachegrind, a cache and branch-prediction profiler
==39244== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39244== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39244== Command: ./sift .
==39244== 
--39244-- warning: L3 cache found, using its data for the LL simulation.
--39244-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39244-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39244== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39244== (see section Limitations in user manual)
==39244== NOTE: further instances of this message will not be shown
==39244== 
==39244== I   refs:      3,167,698,646
==39244== I1  misses:        9,487,509
==39244== LLi misses:            2,477
==39244== I1  miss rate:          0.30%
==39244== LLi miss rate:          0.00%
==39244== 
==39244== D   refs:        974,218,286  (676,537,037 rd   + 297,681,249 wr)
==39244== D1  misses:      346,960,787  (245,335,269 rd   + 101,625,518 wr)
==39244== LLd misses:        3,346,831  (  1,585,294 rd   +   1,761,537 wr)
==39244== D1  miss rate:          35.6% (       36.3%     +        34.1%  )
==39244== LLd miss rate:           0.3% (        0.2%     +         0.6%  )
==39244== 
==39244== LL refs:         356,448,296  (254,822,778 rd   + 101,625,518 wr)
==39244== LL misses:         3,349,308  (  1,587,771 rd   +   1,761,537 wr)
==39244== LL miss rate:            0.1% (        0.0%     +         0.6%  )
