--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml sd_card_test.twx sd_card_test.ncd -o sd_card_test.twr
sd_card_test.pcf -ucf sd_card_test.ucf

Design file:              sd_card_test.ncd
Physical constraint file: sd_card_test.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6345 paths analyzed, 1155 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.880ns.
--------------------------------------------------------------------------------

Paths for end point sd_card_top_m0/sd_card_cmd_m0/byte_cnt_15 (SLICE_X19Y21.CE), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_0 (FF)
  Destination:          sd_card_top_m0/sd_card_cmd_m0/byte_cnt_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.814ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.410 - 0.441)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_0 to sd_card_top_m0/sd_card_cmd_m0/byte_cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.CQ      Tcko                  0.525   sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1<0>
                                                       sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_0
    SLICE_X23Y15.B4      net (fanout=2)        1.226   sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1<0>
    SLICE_X23Y15.B       Tilo                  0.259   N28
                                                       sd_card_top_m0/sd_card_cmd_m0/n00258_SW0
    SLICE_X23Y15.A5      net (fanout=2)        0.236   N24
    SLICE_X23Y15.A       Tilo                  0.259   N28
                                                       sd_card_top_m0/sd_card_cmd_m0/n00258
    SLICE_X21Y17.C4      net (fanout=5)        0.764   sd_card_top_m0/sd_card_cmd_m0/n0025
    SLICE_X21Y17.CMUX    Tilo                  0.337   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv1
                                                       sd_card_top_m0/sd_card_cmd_m0/_n0405_inv3
    SLICE_X21Y17.A2      net (fanout=1)        0.746   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv3
    SLICE_X21Y17.A       Tilo                  0.259   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv1
                                                       sd_card_top_m0/sd_card_cmd_m0/_n0405_inv4
    SLICE_X19Y21.CE      net (fanout=5)        0.795   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv
    SLICE_X19Y21.CLK     Tceck                 0.408   sd_card_top_m0/sd_card_cmd_m0/byte_cnt<15>
                                                       sd_card_top_m0/sd_card_cmd_m0/byte_cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      5.814ns (2.047ns logic, 3.767ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sd_card_top_m0/spi_master_m0/MISO_shift_7 (FF)
  Destination:          sd_card_top_m0/sd_card_cmd_m0/byte_cnt_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.555ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.410 - 0.453)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sd_card_top_m0/spi_master_m0/MISO_shift_7 to sd_card_top_m0/sd_card_cmd_m0/byte_cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y15.CMUX    Tshcko                0.518   N28
                                                       sd_card_top_m0/spi_master_m0/MISO_shift_7
    SLICE_X23Y15.D4      net (fanout=5)        0.973   sd_card_top_m0/spi_master_m0/MISO_shift<7>
    SLICE_X23Y15.D       Tilo                  0.259   N28
                                                       sd_card_top_m0/sd_card_cmd_m0/data_recv[7]_PWR_5_o_equal_65_o_SW0
    SLICE_X22Y15.A1      net (fanout=1)        0.771   N28
    SLICE_X22Y15.A       Tilo                  0.254   sd_card_top_m0/sd_card_cmd_m0/send_data<7>
                                                       sd_card_top_m0/sd_card_cmd_m0/data_recv[7]_PWR_5_o_equal_65_o
    SLICE_X21Y17.D5      net (fanout=4)        0.700   sd_card_top_m0/sd_card_cmd_m0/data_recv[7]_PWR_5_o_equal_65_o
    SLICE_X21Y17.D       Tilo                  0.259   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv1
                                                       sd_card_top_m0/sd_card_cmd_m0/_n0405_inv1
    SLICE_X21Y17.A3      net (fanout=1)        0.359   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv1
    SLICE_X21Y17.A       Tilo                  0.259   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv1
                                                       sd_card_top_m0/sd_card_cmd_m0/_n0405_inv4
    SLICE_X19Y21.CE      net (fanout=5)        0.795   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv
    SLICE_X19Y21.CLK     Tceck                 0.408   sd_card_top_m0/sd_card_cmd_m0/byte_cnt<15>
                                                       sd_card_top_m0/sd_card_cmd_m0/byte_cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      5.555ns (1.957ns logic, 3.598ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sd_card_top_m0/spi_master_m0/MISO_shift_4 (FF)
  Destination:          sd_card_top_m0/sd_card_cmd_m0/byte_cnt_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.417ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.410 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sd_card_top_m0/spi_master_m0/MISO_shift_4 to sd_card_top_m0/sd_card_cmd_m0/byte_cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y13.CMUX    Tshcko                0.576   sd_card_top_m0/spi_master_m0/MISO_shift<5>
                                                       sd_card_top_m0/spi_master_m0/MISO_shift_4
    SLICE_X23Y15.B1      net (fanout=4)        0.778   sd_card_top_m0/spi_master_m0/MISO_shift<4>
    SLICE_X23Y15.B       Tilo                  0.259   N28
                                                       sd_card_top_m0/sd_card_cmd_m0/n00258_SW0
    SLICE_X23Y15.A5      net (fanout=2)        0.236   N24
    SLICE_X23Y15.A       Tilo                  0.259   N28
                                                       sd_card_top_m0/sd_card_cmd_m0/n00258
    SLICE_X21Y17.C4      net (fanout=5)        0.764   sd_card_top_m0/sd_card_cmd_m0/n0025
    SLICE_X21Y17.CMUX    Tilo                  0.337   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv1
                                                       sd_card_top_m0/sd_card_cmd_m0/_n0405_inv3
    SLICE_X21Y17.A2      net (fanout=1)        0.746   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv3
    SLICE_X21Y17.A       Tilo                  0.259   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv1
                                                       sd_card_top_m0/sd_card_cmd_m0/_n0405_inv4
    SLICE_X19Y21.CE      net (fanout=5)        0.795   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv
    SLICE_X19Y21.CLK     Tceck                 0.408   sd_card_top_m0/sd_card_cmd_m0/byte_cnt<15>
                                                       sd_card_top_m0/sd_card_cmd_m0/byte_cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      5.417ns (2.098ns logic, 3.319ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point sd_card_top_m0/sd_card_cmd_m0/byte_cnt_14 (SLICE_X19Y21.CE), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_0 (FF)
  Destination:          sd_card_top_m0/sd_card_cmd_m0/byte_cnt_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.796ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.410 - 0.441)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_0 to sd_card_top_m0/sd_card_cmd_m0/byte_cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.CQ      Tcko                  0.525   sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1<0>
                                                       sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_0
    SLICE_X23Y15.B4      net (fanout=2)        1.226   sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1<0>
    SLICE_X23Y15.B       Tilo                  0.259   N28
                                                       sd_card_top_m0/sd_card_cmd_m0/n00258_SW0
    SLICE_X23Y15.A5      net (fanout=2)        0.236   N24
    SLICE_X23Y15.A       Tilo                  0.259   N28
                                                       sd_card_top_m0/sd_card_cmd_m0/n00258
    SLICE_X21Y17.C4      net (fanout=5)        0.764   sd_card_top_m0/sd_card_cmd_m0/n0025
    SLICE_X21Y17.CMUX    Tilo                  0.337   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv1
                                                       sd_card_top_m0/sd_card_cmd_m0/_n0405_inv3
    SLICE_X21Y17.A2      net (fanout=1)        0.746   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv3
    SLICE_X21Y17.A       Tilo                  0.259   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv1
                                                       sd_card_top_m0/sd_card_cmd_m0/_n0405_inv4
    SLICE_X19Y21.CE      net (fanout=5)        0.795   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv
    SLICE_X19Y21.CLK     Tceck                 0.390   sd_card_top_m0/sd_card_cmd_m0/byte_cnt<15>
                                                       sd_card_top_m0/sd_card_cmd_m0/byte_cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      5.796ns (2.029ns logic, 3.767ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sd_card_top_m0/spi_master_m0/MISO_shift_7 (FF)
  Destination:          sd_card_top_m0/sd_card_cmd_m0/byte_cnt_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.537ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.410 - 0.453)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sd_card_top_m0/spi_master_m0/MISO_shift_7 to sd_card_top_m0/sd_card_cmd_m0/byte_cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y15.CMUX    Tshcko                0.518   N28
                                                       sd_card_top_m0/spi_master_m0/MISO_shift_7
    SLICE_X23Y15.D4      net (fanout=5)        0.973   sd_card_top_m0/spi_master_m0/MISO_shift<7>
    SLICE_X23Y15.D       Tilo                  0.259   N28
                                                       sd_card_top_m0/sd_card_cmd_m0/data_recv[7]_PWR_5_o_equal_65_o_SW0
    SLICE_X22Y15.A1      net (fanout=1)        0.771   N28
    SLICE_X22Y15.A       Tilo                  0.254   sd_card_top_m0/sd_card_cmd_m0/send_data<7>
                                                       sd_card_top_m0/sd_card_cmd_m0/data_recv[7]_PWR_5_o_equal_65_o
    SLICE_X21Y17.D5      net (fanout=4)        0.700   sd_card_top_m0/sd_card_cmd_m0/data_recv[7]_PWR_5_o_equal_65_o
    SLICE_X21Y17.D       Tilo                  0.259   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv1
                                                       sd_card_top_m0/sd_card_cmd_m0/_n0405_inv1
    SLICE_X21Y17.A3      net (fanout=1)        0.359   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv1
    SLICE_X21Y17.A       Tilo                  0.259   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv1
                                                       sd_card_top_m0/sd_card_cmd_m0/_n0405_inv4
    SLICE_X19Y21.CE      net (fanout=5)        0.795   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv
    SLICE_X19Y21.CLK     Tceck                 0.390   sd_card_top_m0/sd_card_cmd_m0/byte_cnt<15>
                                                       sd_card_top_m0/sd_card_cmd_m0/byte_cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      5.537ns (1.939ns logic, 3.598ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sd_card_top_m0/spi_master_m0/MISO_shift_4 (FF)
  Destination:          sd_card_top_m0/sd_card_cmd_m0/byte_cnt_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.399ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.410 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sd_card_top_m0/spi_master_m0/MISO_shift_4 to sd_card_top_m0/sd_card_cmd_m0/byte_cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y13.CMUX    Tshcko                0.576   sd_card_top_m0/spi_master_m0/MISO_shift<5>
                                                       sd_card_top_m0/spi_master_m0/MISO_shift_4
    SLICE_X23Y15.B1      net (fanout=4)        0.778   sd_card_top_m0/spi_master_m0/MISO_shift<4>
    SLICE_X23Y15.B       Tilo                  0.259   N28
                                                       sd_card_top_m0/sd_card_cmd_m0/n00258_SW0
    SLICE_X23Y15.A5      net (fanout=2)        0.236   N24
    SLICE_X23Y15.A       Tilo                  0.259   N28
                                                       sd_card_top_m0/sd_card_cmd_m0/n00258
    SLICE_X21Y17.C4      net (fanout=5)        0.764   sd_card_top_m0/sd_card_cmd_m0/n0025
    SLICE_X21Y17.CMUX    Tilo                  0.337   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv1
                                                       sd_card_top_m0/sd_card_cmd_m0/_n0405_inv3
    SLICE_X21Y17.A2      net (fanout=1)        0.746   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv3
    SLICE_X21Y17.A       Tilo                  0.259   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv1
                                                       sd_card_top_m0/sd_card_cmd_m0/_n0405_inv4
    SLICE_X19Y21.CE      net (fanout=5)        0.795   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv
    SLICE_X19Y21.CLK     Tceck                 0.390   sd_card_top_m0/sd_card_cmd_m0/byte_cnt<15>
                                                       sd_card_top_m0/sd_card_cmd_m0/byte_cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      5.399ns (2.080ns logic, 3.319ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point sd_card_top_m0/sd_card_cmd_m0/byte_cnt_11 (SLICE_X19Y20.CE), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_0 (FF)
  Destination:          sd_card_top_m0/sd_card_cmd_m0/byte_cnt_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.785ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.413 - 0.441)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_0 to sd_card_top_m0/sd_card_cmd_m0/byte_cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.CQ      Tcko                  0.525   sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1<0>
                                                       sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_0
    SLICE_X23Y15.B4      net (fanout=2)        1.226   sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1<0>
    SLICE_X23Y15.B       Tilo                  0.259   N28
                                                       sd_card_top_m0/sd_card_cmd_m0/n00258_SW0
    SLICE_X23Y15.A5      net (fanout=2)        0.236   N24
    SLICE_X23Y15.A       Tilo                  0.259   N28
                                                       sd_card_top_m0/sd_card_cmd_m0/n00258
    SLICE_X21Y17.C4      net (fanout=5)        0.764   sd_card_top_m0/sd_card_cmd_m0/n0025
    SLICE_X21Y17.CMUX    Tilo                  0.337   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv1
                                                       sd_card_top_m0/sd_card_cmd_m0/_n0405_inv3
    SLICE_X21Y17.A2      net (fanout=1)        0.746   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv3
    SLICE_X21Y17.A       Tilo                  0.259   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv1
                                                       sd_card_top_m0/sd_card_cmd_m0/_n0405_inv4
    SLICE_X19Y20.CE      net (fanout=5)        0.766   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv
    SLICE_X19Y20.CLK     Tceck                 0.408   sd_card_top_m0/sd_card_cmd_m0/byte_cnt<12>
                                                       sd_card_top_m0/sd_card_cmd_m0/byte_cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      5.785ns (2.047ns logic, 3.738ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sd_card_top_m0/spi_master_m0/MISO_shift_7 (FF)
  Destination:          sd_card_top_m0/sd_card_cmd_m0/byte_cnt_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.526ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.413 - 0.453)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sd_card_top_m0/spi_master_m0/MISO_shift_7 to sd_card_top_m0/sd_card_cmd_m0/byte_cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y15.CMUX    Tshcko                0.518   N28
                                                       sd_card_top_m0/spi_master_m0/MISO_shift_7
    SLICE_X23Y15.D4      net (fanout=5)        0.973   sd_card_top_m0/spi_master_m0/MISO_shift<7>
    SLICE_X23Y15.D       Tilo                  0.259   N28
                                                       sd_card_top_m0/sd_card_cmd_m0/data_recv[7]_PWR_5_o_equal_65_o_SW0
    SLICE_X22Y15.A1      net (fanout=1)        0.771   N28
    SLICE_X22Y15.A       Tilo                  0.254   sd_card_top_m0/sd_card_cmd_m0/send_data<7>
                                                       sd_card_top_m0/sd_card_cmd_m0/data_recv[7]_PWR_5_o_equal_65_o
    SLICE_X21Y17.D5      net (fanout=4)        0.700   sd_card_top_m0/sd_card_cmd_m0/data_recv[7]_PWR_5_o_equal_65_o
    SLICE_X21Y17.D       Tilo                  0.259   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv1
                                                       sd_card_top_m0/sd_card_cmd_m0/_n0405_inv1
    SLICE_X21Y17.A3      net (fanout=1)        0.359   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv1
    SLICE_X21Y17.A       Tilo                  0.259   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv1
                                                       sd_card_top_m0/sd_card_cmd_m0/_n0405_inv4
    SLICE_X19Y20.CE      net (fanout=5)        0.766   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv
    SLICE_X19Y20.CLK     Tceck                 0.408   sd_card_top_m0/sd_card_cmd_m0/byte_cnt<12>
                                                       sd_card_top_m0/sd_card_cmd_m0/byte_cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      5.526ns (1.957ns logic, 3.569ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sd_card_top_m0/spi_master_m0/MISO_shift_4 (FF)
  Destination:          sd_card_top_m0/sd_card_cmd_m0/byte_cnt_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.388ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.413 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sd_card_top_m0/spi_master_m0/MISO_shift_4 to sd_card_top_m0/sd_card_cmd_m0/byte_cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y13.CMUX    Tshcko                0.576   sd_card_top_m0/spi_master_m0/MISO_shift<5>
                                                       sd_card_top_m0/spi_master_m0/MISO_shift_4
    SLICE_X23Y15.B1      net (fanout=4)        0.778   sd_card_top_m0/spi_master_m0/MISO_shift<4>
    SLICE_X23Y15.B       Tilo                  0.259   N28
                                                       sd_card_top_m0/sd_card_cmd_m0/n00258_SW0
    SLICE_X23Y15.A5      net (fanout=2)        0.236   N24
    SLICE_X23Y15.A       Tilo                  0.259   N28
                                                       sd_card_top_m0/sd_card_cmd_m0/n00258
    SLICE_X21Y17.C4      net (fanout=5)        0.764   sd_card_top_m0/sd_card_cmd_m0/n0025
    SLICE_X21Y17.CMUX    Tilo                  0.337   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv1
                                                       sd_card_top_m0/sd_card_cmd_m0/_n0405_inv3
    SLICE_X21Y17.A2      net (fanout=1)        0.746   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv3
    SLICE_X21Y17.A       Tilo                  0.259   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv1
                                                       sd_card_top_m0/sd_card_cmd_m0/_n0405_inv4
    SLICE_X19Y20.CE      net (fanout=5)        0.766   sd_card_top_m0/sd_card_cmd_m0/_n0405_inv
    SLICE_X19Y20.CLK     Tceck                 0.408   sd_card_top_m0/sd_card_cmd_m0/byte_cnt<12>
                                                       sd_card_top_m0/sd_card_cmd_m0/byte_cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      5.388ns (2.098ns logic, 3.290ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ax_debounce_m0/q_reg_8 (SLICE_X8Y10.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ax_debounce_m0/q_reg_8 (FF)
  Destination:          ax_debounce_m0/q_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ax_debounce_m0/q_reg_8 to ax_debounce_m0/q_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y10.AQ       Tcko                  0.200   ax_debounce_m0/q_reg<11>
                                                       ax_debounce_m0/q_reg_8
    SLICE_X8Y10.A6       net (fanout=3)        0.023   ax_debounce_m0/q_reg<8>
    SLICE_X8Y10.CLK      Tah         (-Th)    -0.190   ax_debounce_m0/q_reg<11>
                                                       ax_debounce_m0/q_next<8>1
                                                       ax_debounce_m0/q_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point sd_sec_write (SLICE_X12Y21.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sd_sec_write (FF)
  Destination:          sd_sec_write (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sd_sec_write to sd_sec_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.DQ      Tcko                  0.200   sd_sec_write
                                                       sd_sec_write
    SLICE_X12Y21.D6      net (fanout=4)        0.024   sd_sec_write
    SLICE_X12Y21.CLK     Tah         (-Th)    -0.190   sd_sec_write
                                                       sd_sec_write_rstpot
                                                       sd_sec_write
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point sd_card_top_m0/sd_card_sec_read_write_m0/block_write_req (SLICE_X24Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sd_card_top_m0/sd_card_sec_read_write_m0/block_write_req (FF)
  Destination:          sd_card_top_m0/sd_card_sec_read_write_m0/block_write_req (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sd_card_top_m0/sd_card_sec_read_write_m0/block_write_req to sd_card_top_m0/sd_card_sec_read_write_m0/block_write_req
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y18.AQ      Tcko                  0.200   sd_card_top_m0/sd_card_sec_read_write_m0/block_write_req
                                                       sd_card_top_m0/sd_card_sec_read_write_m0/block_write_req
    SLICE_X24Y18.A6      net (fanout=2)        0.025   sd_card_top_m0/sd_card_sec_read_write_m0/block_write_req
    SLICE_X24Y18.CLK     Tah         (-Th)    -0.190   sd_card_top_m0/sd_card_sec_read_write_m0/block_write_req
                                                       sd_card_top_m0/sd_card_sec_read_write_m0/block_write_req_rstpot
                                                       sd_card_top_m0/sd_card_sec_read_write_m0/block_write_req
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sd_card_top_m0/spi_master_m0/clk_cnt<3>/CLK
  Logical resource: sd_card_top_m0/spi_master_m0/clk_cnt_0/CK
  Location pin: SLICE_X26Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: sd_card_top_m0/spi_master_m0/clk_cnt<3>/SR
  Logical resource: sd_card_top_m0/spi_master_m0/clk_cnt_0/SR
  Location pin: SLICE_X26Y16.SR
  Clock network: rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.880|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6345 paths, 0 nets, and 1491 connections

Design statistics:
   Minimum period:   5.880ns{1}   (Maximum frequency: 170.068MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 20 11:34:28 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



