===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 28.8074 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.7960 ( 11.5%)    4.7960 ( 16.6%)  FIR Parser
   23.9984 ( 57.7%)   14.5074 ( 50.4%)  'firrtl.circuit' Pipeline
    3.0264 (  7.3%)    1.6995 (  5.9%)    'firrtl.module' Pipeline
    2.6761 (  6.4%)    1.5174 (  5.3%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.3503 (  0.8%)    0.1821 (  0.6%)      LowerCHIRRTL
    0.2759 (  0.7%)    0.2759 (  1.0%)    InferWidths
    1.3755 (  3.3%)    1.3755 (  4.8%)    InferResets
    0.0772 (  0.2%)    0.0772 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0858 (  0.2%)    0.0858 (  0.3%)    PrefixModules
    1.6132 (  3.9%)    1.6132 (  5.6%)    LowerFIRRTLTypes
   10.5670 ( 25.4%)    5.8344 ( 20.3%)    'firrtl.module' Pipeline
    3.7645 (  9.0%)    2.0344 (  7.1%)      ExpandWhens
    6.8024 ( 16.4%)    3.8000 ( 13.2%)      Canonicalizer
    0.2848 (  0.7%)    0.2848 (  1.0%)    Inliner
    0.9758 (  2.3%)    0.9758 (  3.4%)    IMConstProp
    0.0401 (  0.1%)    0.0401 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    3.3977 (  8.2%)    1.9570 (  6.8%)    'firrtl.module' Pipeline
    3.3977 (  8.2%)    1.9570 (  6.8%)      Canonicalizer
    0.2481 (  0.6%)    0.2481 (  0.9%)    CreateSiFiveMetadata
    0.1480 (  0.4%)    0.1480 (  0.5%)    EmitOMIR
    0.0377 (  0.1%)    0.0377 (  0.1%)      (A) circt::firrtl::InstanceGraph
    2.0143 (  4.8%)    2.0143 (  7.0%)  LowerFIRRTLToHW
    1.1823 (  2.8%)    1.1823 (  4.1%)  HWMemSimImpl
    6.1558 ( 14.8%)    3.3068 ( 11.5%)  'hw.module' Pipeline
    0.1628 (  0.4%)    0.0866 (  0.3%)    HWCleanup
    1.8824 (  4.5%)    1.0288 (  3.6%)    CSE
    0.0068 (  0.0%)    0.0035 (  0.0%)      (A) DominanceInfo
    2.4720 (  5.9%)    1.2791 (  4.4%)    Canonicalizer
    0.0143 (  0.0%)    0.0073 (  0.0%)    HWLegalizeModules
    1.5603 (  3.8%)    0.8730 (  3.0%)    PrettifyVerilog
    2.9844 (  7.2%)    2.9844 ( 10.4%)  ExportVerilog
    0.0042 (  0.0%)    0.0042 (  0.0%)  Rest
   41.6051 (100.0%)   28.8074 (100.0%)  Total

{
  totalTime: 28.845,
  maxMemory: 912334848
}
