{"vcs1":{"timestamp_begin":1747915004.440007769, "rt":12.20, "ut":11.91, "st":0.64}}
{"vcselab":{"timestamp_begin":1747915016.713261652, "rt":2.66, "ut":0.27, "st":0.11}}
{"link":{"timestamp_begin":1747915019.442021350, "rt":0.43, "ut":0.17, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747915003.826670691}
{"VCS_COMP_START_TIME": 1747915003.826670691}
{"VCS_COMP_END_TIME": 1747915020.017678070}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 614692}}
{"vcselab": {"peak_mem": 183884}}
