digraph depgraph {
n0 [label="358:ISHR"];
n1 [label="352:DMA_LOAD"];
n1 -> n0;
n2 [label="357:ISUB"];
n2 -> n0;
n3 [label="342:ISHL"];
n4 [label="339:DMA_LOAD"];
n4 -> n3;
n5 [label="317:ISHR"];
n6 [label="311:DMA_LOAD"];
n6 -> n5;
n7 [label="316:ISUB"];
n7 -> n5;
n8 [label="369:ISHL"];
n1 -> n8;
n9 [label="360:IOR"];
n3 -> n9;
n10 [label="359:IAND"];
n10 -> n9;
n11 [label="348:ISUB"];
n12 [label="346:ISHL"];
n12 -> n11;
n13 [label="319:IOR"];
n14 [label="301:ISHL"];
n14 -> n13;
n15 [label="318:IAND"];
n15 -> n13;
n16 [label="298:DMA_LOAD"];
n16 -> n14;
n17 [label="320:DMA_STORE"];
n13 -> n17;
n18 [label="361:DMA_STORE"];
n9 -> n18;
n19 [label="307:ISUB"];
n19 -> n15;
n5 -> n15;
n11 -> n10;
n0 -> n10;
n20 [label="305:ISHL"];
n20 -> n19;
n21 [label="370:DMA_STORE"];
n8 -> n21;
n22 [label="287:ISUB"];
n23 [label="273:IFEQ"];
n22 -> n23 [constraint=false,color=blue,label="1"];
n22 -> n22 [constraint=false,color=blue,label="1"];
n22 -> n3 [constraint=false,color=blue,label="1"];
n22 -> n8 [constraint=false,color=blue,label="1"];
n24 [label="375:ISUB"];
n22 -> n24 [constraint=false,color=blue,label="1"];
n25 [label="280:IFLT(sce)"];
n22 -> n25 [constraint=false,color=blue,label="1"];
n22 -> n2 [constraint=false,color=blue,label="1"];
n22 -> n12 [constraint=false,color=blue,label="1"];
n26 [label="325:IADD"];
n26 -> n6 [constraint=false,color=blue,label="1"];
n26 -> n26 [constraint=false,color=blue,label="1"];
n24 -> n20 [constraint=false,color=blue,label="1"];
n24 -> n22 [constraint=false,color=blue,label="1"];
n24 -> n14 [constraint=false,color=blue,label="1"];
n24 -> n7 [constraint=false,color=blue,label="1"];
n24 -> n24 [constraint=false,color=blue,label="1"];
n24 -> n25 [constraint=false,color=blue,label="1"];
}