#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr 28 17:59:09 2019
# Process ID: 7992
# Current directory: E:/archlabs/lab05
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9456 E:\archlabs\lab05\lab05.xpr
# Log file: E:/archlabs/lab05/vivado.log
# Journal file: E:/archlabs/lab05\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/archlabs/lab05/lab05.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:49 . Memory (MB): peak = 705.789 ; gain = 111.102
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 18:38:33 2019...
in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3676] redeclaration of ansi port 'zero' is not allowed [E:/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/ALU_COMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_COMP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [E:/archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/MUX5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readData1' is not allowed [E:/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readData2' is not allowed [E:/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab04/lab04.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readData' is not allowed [E:/archlabs/lab04/lab04.srcs/sources_1/new/memory.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data' is not allowed [E:/archlabs/lab04/lab04.srcs/sources_1/new/signext.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 758b7a00c9da4f1aa875ff50e41cc2a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.MUX5
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_COMP
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Apr 28 18:10:18 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx_Vivado/Vivado/2018.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 83.281 ; gain = 1.086
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 28 18:10:18 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 737.824 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 737.824 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 737.824 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 746.973 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3676] redeclaration of ansi port 'zero' is not allowed [E:/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/ALU_COMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_COMP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [E:/archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/MUX5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readData1' is not allowed [E:/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readData2' is not allowed [E:/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab04/lab04.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readData' is not allowed [E:/archlabs/lab04/lab04.srcs/sources_1/new/memory.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data' is not allowed [E:/archlabs/lab04/lab04.srcs/sources_1/new/signext.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 758b7a00c9da4f1aa875ff50e41cc2a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.MUX5
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_COMP
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 746.973 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 764.938 ; gain = 17.965
add_files -norecurse D:/2019CS145PDF0102/2019系统结构实验/Archlabs/CS145PDF/Data/lab2_IP/display.edif
add_files -norecurse D:/2019CS145PDF0102/2019系统结构实验/Archlabs/CS145PDF/Data/lab2_IP/display.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3676] redeclaration of ansi port 'zero' is not allowed [E:/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/ALU_COMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_COMP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [E:/archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/MUX5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readData1' is not allowed [E:/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readData2' is not allowed [E:/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2019CS145PDF0102/2019系统结构实验/Archlabs/CS145PDF/Data/lab2_IP/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab04/lab04.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readData' is not allowed [E:/archlabs/lab04/lab04.srcs/sources_1/new/memory.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data' is not allowed [E:/archlabs/lab04/lab04.srcs/sources_1/new/signext.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol sum, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:124]
INFO: [VRFC 10-2458] undeclared symbol led_clk, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:127]
INFO: [VRFC 10-2458] undeclared symbol led_en, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:128]
INFO: [VRFC 10-2458] undeclared symbol led_do, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:129]
INFO: [VRFC 10-2458] undeclared symbol seg_clk, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:130]
INFO: [VRFC 10-2458] undeclared symbol seg_en, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:131]
INFO: [VRFC 10-2458] undeclared symbol seg_do, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 758b7a00c9da4f1aa875ff50e41cc2a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'data' [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:124]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'led' [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:126]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.MUX5
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_COMP
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.signext
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 793.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 793.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3676] redeclaration of ansi port 'zero' is not allowed [E:/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/ALU_COMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_COMP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [E:/archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/MUX5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readData1' is not allowed [E:/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readData2' is not allowed [E:/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2019CS145PDF0102/2019系统结构实验/Archlabs/CS145PDF/Data/lab2_IP/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab04/lab04.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readData' is not allowed [E:/archlabs/lab04/lab04.srcs/sources_1/new/memory.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data' is not allowed [E:/archlabs/lab04/lab04.srcs/sources_1/new/signext.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol sum, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:124]
INFO: [VRFC 10-2458] undeclared symbol led_clk, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:127]
INFO: [VRFC 10-2458] undeclared symbol led_en, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:128]
INFO: [VRFC 10-2458] undeclared symbol led_do, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:129]
INFO: [VRFC 10-2458] undeclared symbol seg_clk, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:130]
INFO: [VRFC 10-2458] undeclared symbol seg_en, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:131]
INFO: [VRFC 10-2458] undeclared symbol seg_do, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 758b7a00c9da4f1aa875ff50e41cc2a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'data' [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:124]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'led' [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:126]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.MUX5
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_COMP
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.signext
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 793.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 793.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3676] redeclaration of ansi port 'zero' is not allowed [E:/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/ALU_COMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_COMP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [E:/archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/MUX5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readData1' is not allowed [E:/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readData2' is not allowed [E:/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2019CS145PDF0102/2019系统结构实验/Archlabs/CS145PDF/Data/lab2_IP/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab04/lab04.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readData' is not allowed [E:/archlabs/lab04/lab04.srcs/sources_1/new/memory.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data' is not allowed [E:/archlabs/lab04/lab04.srcs/sources_1/new/signext.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol sum, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:124]
INFO: [VRFC 10-2458] undeclared symbol led_clk, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:127]
INFO: [VRFC 10-2458] undeclared symbol led_en, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:128]
INFO: [VRFC 10-2458] undeclared symbol led_do, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:129]
INFO: [VRFC 10-2458] undeclared symbol seg_clk, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:130]
INFO: [VRFC 10-2458] undeclared symbol seg_en, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:131]
INFO: [VRFC 10-2458] undeclared symbol seg_do, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 758b7a00c9da4f1aa875ff50e41cc2a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'data' [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:124]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'led' [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:126]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.MUX5
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_COMP
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.signext
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 793.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 793.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 758b7a00c9da4f1aa875ff50e41cc2a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'data' [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:124]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'led' [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:126]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 793.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3676] redeclaration of ansi port 'zero' is not allowed [E:/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/ALU_COMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_COMP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [E:/archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/MUX5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readData1' is not allowed [E:/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readData2' is not allowed [E:/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2019CS145PDF0102/2019系统结构实验/Archlabs/CS145PDF/Data/lab2_IP/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab04/lab04.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readData' is not allowed [E:/archlabs/lab04/lab04.srcs/sources_1/new/memory.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data' is not allowed [E:/archlabs/lab04/lab04.srcs/sources_1/new/signext.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol sum, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:124]
INFO: [VRFC 10-2458] undeclared symbol led_clk, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:127]
INFO: [VRFC 10-2458] undeclared symbol led_en, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:128]
INFO: [VRFC 10-2458] undeclared symbol led_do, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:129]
INFO: [VRFC 10-2458] undeclared symbol seg_clk, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:130]
INFO: [VRFC 10-2458] undeclared symbol seg_en, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:131]
INFO: [VRFC 10-2458] undeclared symbol seg_do, assumed default net type wire [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab05/lab05.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 758b7a00c9da4f1aa875ff50e41cc2a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'data' [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:124]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'led' [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:126]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.MUX5
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_COMP
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.signext
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 793.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 793.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 758b7a00c9da4f1aa875ff50e41cc2a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'data' [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:124]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'led' [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:126]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 793.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 758b7a00c9da4f1aa875ff50e41cc2a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'data' [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:124]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'led' [E:/archlabs/lab05/lab05.srcs/sources_1/new/top.v:126]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 793.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 833.066 ; gain = 37.738
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 20:00:57 2019...
