#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Apr 23 16:32:14 2024
# Process ID: 34316
# Current directory: E:/xilinx/final_project/lab6.runs/impl_1
# Command line: vivado.exe -log mb_usb_hdmi_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mb_usb_hdmi_top.tcl -notrace
# Log file: E:/xilinx/final_project/lab6.runs/impl_1/mb_usb_hdmi_top.vdi
# Journal file: E:/xilinx/final_project/lab6.runs/impl_1\vivado.jou
# Running On: yinuo, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16855 MB
#-----------------------------------------------------------
source mb_usb_hdmi_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/ip/frame_buffer_0/frame_buffer_0.dcp' for cell 'FB'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/ip/red_brick_rom/red_brick_rom.dcp' for cell 'BK/RB/red_brick_rom'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/ip/tank3_rom/tank3_rom.dcp' for cell 'TE2/tank2_rom'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_2/mb_block_axi_gpio_3_2.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_1/mb_block_axi_gpio_3_1.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_0/mb_block_axi_gpio_3_0.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.dcp' for cell 'mb_block_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.297 . Memory (MB): peak = 906.781 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 745 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, mb_block_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1529.395 ; gain = 482.785
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_0/mb_block_axi_gpio_3_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_0/mb_block_axi_gpio_3_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_0/mb_block_axi_gpio_3_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_0/mb_block_axi_gpio_3_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_1/mb_block_axi_gpio_3_1_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_1/mb_block_axi_gpio_3_1_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_1/mb_block_axi_gpio_3_1.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_1/mb_block_axi_gpio_3_1.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_2/mb_block_axi_gpio_3_2_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_2/mb_block_axi_gpio_3_2_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_2/mb_block_axi_gpio_3_2.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_2/mb_block_axi_gpio_3_2.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [e:/xilinx/final_project/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [F:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc]
Finished Parsing XDC File [F:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1529.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

37 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 1529.395 ; gain = 1093.953
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.935 . Memory (MB): peak = 1529.395 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14444ae89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.449 . Memory (MB): peak = 1529.395 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter vga/red[3]_i_1 into driver instance vga/FB_i_26, which resulted in an inversion of 51 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2bb7383ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.547 . Memory (MB): peak = 1828.621 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 296 cells and removed 410 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 14 load pin(s).
Phase 2 Constant propagation | Checksum: 1d7707faa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.679 . Memory (MB): peak = 1828.621 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 137 cells and removed 330 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 26bd9ab73

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1828.621 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 586 cells
INFO: [Opt 31-1021] In phase Sweep, 7 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Clk_IBUF_BUFG_inst to drive 154 load(s) on clock net Clk_IBUF_BUFG
INFO: [Opt 31-194] Inserted BUFG mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 2c31e2e59

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1828.621 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2c31e2e59

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1828.621 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e3e1d19b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1828.621 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             296  |             410  |                                              4  |
|  Constant propagation         |             137  |             330  |                                              2  |
|  Sweep                        |               0  |             586  |                                              7  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1828.621 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1fb1bf397

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1828.621 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 57 BRAM(s) out of a total of 68 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 57 newly gated: 0 Total Ports: 136
Ending PowerOpt Patch Enables Task | Checksum: 251e96f9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.240 . Memory (MB): peak = 2004.844 ; gain = 0.000
Ending Power Optimization Task | Checksum: 251e96f9d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2004.844 ; gain = 176.223

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 251e96f9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2004.844 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2004.844 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1abad48eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2004.844 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2004.844 ; gain = 475.449
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2004.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/xilinx/final_project/lab6.runs/impl_1/mb_usb_hdmi_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/xilinx/final_project/lab6.runs/impl_1/mb_usb_hdmi_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2004.844 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15e7cb3c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2004.844 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2004.844 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a1fb9050

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.686 . Memory (MB): peak = 2004.844 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f420674d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2004.844 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f420674d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2004.844 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: f420674d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2004.844 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ff9361f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2004.844 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 10e132849

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 2004.844 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 10e132849

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 2004.844 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 12c93415e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2004.844 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 489 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 2, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 224 nets or LUTs. Breaked 2 LUTs, combined 222 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2004.844 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |            222  |                   224  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |            222  |                   224  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 53bc9d0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2004.844 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 98715190

Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2004.844 ; gain = 0.000
Phase 2 Global Placement | Checksum: 98715190

Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2004.844 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f211a512

Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2004.844 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d430d35a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2004.844 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e8327e3f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2004.844 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fbf5eb0c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2004.844 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 212cfb986

Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2004.844 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: f9d846b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2004.844 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 173c680b7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2004.844 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 163e36be7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2004.844 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 11e9578d0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 2004.844 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 11e9578d0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 2004.844 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19d8b6047

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.771 | TNS=-1676.615 |
Phase 1 Physical Synthesis Initialization | Checksum: 180479888

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.288 . Memory (MB): peak = 2004.844 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 15b26d306

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.335 . Memory (MB): peak = 2004.844 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 19d8b6047

Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 2004.844 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-10.644. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 221c79e06

Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2004.844 ; gain = 0.000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2004.844 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 221c79e06

Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2004.844 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 221c79e06

Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2004.844 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 221c79e06

Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2004.844 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 221c79e06

Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2004.844 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2004.844 ; gain = 0.000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2004.844 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1be00f5d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2004.844 ; gain = 0.000
Ending Placer Task | Checksum: 10b2fedce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 2004.844 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 2004.844 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.756 . Memory (MB): peak = 2004.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/xilinx/final_project/lab6.runs/impl_1/mb_usb_hdmi_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mb_usb_hdmi_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2004.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_placed.rpt -pb mb_usb_hdmi_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_usb_hdmi_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2004.844 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.967 . Memory (MB): peak = 2004.844 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 1.00s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2004.844 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.630 | TNS=-1712.859 |
Phase 1 Physical Synthesis Initialization | Checksum: 198875392

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.738 . Memory (MB): peak = 2004.844 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.630 | TNS=-1712.859 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 198875392

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.790 . Memory (MB): peak = 2004.844 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.630 | TNS=-1712.859 |
INFO: [Physopt 32-702] Processed net TE3/tank3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net counter_reg_n_0_[9]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net counter_reg_n_0_[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.492 | TNS=-1673.678 |
INFO: [Physopt 32-81] Processed net counter_reg_n_0_[9]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net counter_reg_n_0_[9]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.489 | TNS=-1672.892 |
INFO: [Physopt 32-81] Processed net counter_reg_n_0_[9]_repN_1. Replicated 2 times.
INFO: [Physopt 32-735] Processed net counter_reg_n_0_[9]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.465 | TNS=-1669.629 |
INFO: [Physopt 32-702] Processed net counter_reg_n_0_[9]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/TE3/rom_address0__0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/tank3_rom_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/tank3_rom_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK/addra[5].  Re-placed instance TK/tank3_rom_i_5
INFO: [Physopt 32-735] Processed net TK/addra[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.378 | TNS=-1669.017 |
INFO: [Physopt 32-702] Processed net TK/TE3/rom_address0__0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK/addra[6].  Re-placed instance TK/tank3_rom_i_4
INFO: [Physopt 32-735] Processed net TK/addra[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.363 | TNS=-1668.498 |
INFO: [Physopt 32-702] Processed net TK/TE3/rom_address0__0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK/addra[4].  Re-placed instance TK/tank3_rom_i_6
INFO: [Physopt 32-735] Processed net TK/addra[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.360 | TNS=-1667.891 |
INFO: [Physopt 32-702] Processed net TK/TE3/rom_address0__0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK/addra[7].  Re-placed instance TK/tank3_rom_i_3
INFO: [Physopt 32-735] Processed net TK/addra[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.321 | TNS=-1667.530 |
INFO: [Physopt 32-702] Processed net TE2/tank2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/TE2/rom_address0__0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/tank2_rom_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/tank2_rom_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK2/addra[4].  Re-placed instance TK2/tank2_rom_i_6
INFO: [Physopt 32-735] Processed net TK2/addra[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.313 | TNS=-1666.927 |
INFO: [Physopt 32-702] Processed net TK2/TE2/rom_address0__0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK2/addra[5].  Re-placed instance TK2/tank2_rom_i_5
INFO: [Physopt 32-735] Processed net TK2/addra[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.300 | TNS=-1666.573 |
INFO: [Physopt 32-702] Processed net TK/TE3/rom_address0__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK/addra[2].  Re-placed instance TK/tank3_rom_i_8
INFO: [Physopt 32-735] Processed net TK/addra[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.295 | TNS=-1666.069 |
INFO: [Physopt 32-702] Processed net TK2/TE2/rom_address0__0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/tank2_rom_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net TK2/tank2_rom_i_43_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.295 | TNS=-1666.069 |
INFO: [Physopt 32-663] Processed net TK2/addra[8].  Re-placed instance TK2/tank2_rom_i_2
INFO: [Physopt 32-735] Processed net TK2/addra[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.294 | TNS=-1665.579 |
INFO: [Physopt 32-702] Processed net TK2/TE2/rom_address0__0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK2/addra[7].  Re-placed instance TK2/tank2_rom_i_3
INFO: [Physopt 32-735] Processed net TK2/addra[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.213 | TNS=-1665.204 |
INFO: [Physopt 32-702] Processed net TK2/TE2/rom_address0__0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK2/addra[6].  Re-placed instance TK2/tank2_rom_i_4
INFO: [Physopt 32-735] Processed net TK2/addra[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.195 | TNS=-1664.684 |
INFO: [Physopt 32-702] Processed net TK/TE3/rom_address0__0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/tank3_rom_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net TK/tank3_rom_i_43_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.195 | TNS=-1664.684 |
INFO: [Physopt 32-663] Processed net TK/addra[8].  Re-placed instance TK/tank3_rom_i_2
INFO: [Physopt 32-735] Processed net TK/addra[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.143 | TNS=-1664.199 |
INFO: [Physopt 32-702] Processed net TK2/TE2/rom_address0__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK2/addra[2].  Re-placed instance TK2/tank2_rom_i_8
INFO: [Physopt 32-735] Processed net TK2/addra[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.095 | TNS=-1663.841 |
INFO: [Physopt 32-702] Processed net TK/TE3/rom_address0__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK/addra[3].  Re-placed instance TK/tank3_rom_i_7
INFO: [Physopt 32-735] Processed net TK/addra[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.067 | TNS=-1663.461 |
INFO: [Physopt 32-702] Processed net TK2/TE2/rom_address0__0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK2/addra[9].  Re-placed instance TK2/tank2_rom_i_1
INFO: [Physopt 32-735] Processed net TK2/addra[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.065 | TNS=-1663.450 |
INFO: [Physopt 32-702] Processed net TK2/TE2/rom_address0__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK2/addra[3].  Re-placed instance TK2/tank2_rom_i_7
INFO: [Physopt 32-735] Processed net TK2/addra[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.056 | TNS=-1663.087 |
INFO: [Physopt 32-702] Processed net TK2/addra[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/P[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/BallY_reg[7]_2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_14__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TE2/counter_reg[18]_2.  Re-placed instance TE2/rom_address1_i_6__1
INFO: [Physopt 32-735] Processed net TE2/counter_reg[18]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.034 | TNS=-1662.866 |
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_18__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/counter_reg[18]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net TE2/counter_reg[18]_5. Critical path length was reduced through logic transformation on cell TE2/rom_address1_i_7__1_comp.
INFO: [Physopt 32-735] Processed net TE2/counter_reg[18]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.999 | TNS=-1661.541 |
INFO: [Physopt 32-702] Processed net TE2/counter_reg[18]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net TE2/counter_reg[18]_2. Critical path length was reduced through logic transformation on cell TE2/rom_address1_i_6__1_comp.
INFO: [Physopt 32-735] Processed net TE2/counter_reg[18]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.993 | TNS=-1660.473 |
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net TK2/rom_address1_i_7__0_n_0. Critical path length was reduced through logic transformation on cell TK2/rom_address1_i_7__0_comp.
INFO: [Physopt 32-735] Processed net TE2/counter_reg[15]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.973 | TNS=-1660.673 |
INFO: [Physopt 32-702] Processed net TK/TE3/rom_address0__0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/addra[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/P[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/rom_address1_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/rom_address1_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/counter_reg[18]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net TE2/counter_reg[18]_3. Critical path length was reduced through logic transformation on cell TE2/rom_address1_i_5_comp.
INFO: [Physopt 32-735] Processed net TE2/counter_reg[18]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.833 | TNS=-1656.940 |
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_12__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TE2/counter_reg[15].  Re-placed instance TE2/rom_address1_i_4__1
INFO: [Physopt 32-735] Processed net TE2/counter_reg[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.806 | TNS=-1656.670 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net TK2/rom_address1_i_6__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.806 | TNS=-1656.670 |
INFO: [Physopt 32-702] Processed net TE2/counter_reg[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net TE2/counter_reg[15]. Critical path length was reduced through logic transformation on cell TE2/rom_address1_i_4__1_comp.
INFO: [Physopt 32-735] Processed net TE2/rom_address1_i_14__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.805 | TNS=-1655.943 |
INFO: [Physopt 32-702] Processed net TK/rom_address1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net TK/rom_address1_i_7_n_0. Critical path length was reduced through logic transformation on cell TK/rom_address1_i_7_comp.
INFO: [Physopt 32-735] Processed net TE2/counter_reg[15]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.713 | TNS=-1655.873 |
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net TK2/rom_address1_i_6__0_n_0. Critical path length was reduced through logic transformation on cell TK2/rom_address1_i_6__0_comp.
INFO: [Physopt 32-735] Processed net TE2/counter_reg[15]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.684 | TNS=-1656.107 |
INFO: [Physopt 32-710] Processed net TK2/rom_address1_i_6__0_n_0. Critical path length was reduced through logic transformation on cell TK2/rom_address1_i_6__0_comp_1.
INFO: [Physopt 32-735] Processed net TE3/counter_reg[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.679 | TNS=-1656.813 |
INFO: [Physopt 32-134] Processed net TE2/counter_reg[18]_4. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net TE2/counter_reg[18]_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net TE2/counter_reg[18]_4. Critical path length was reduced through logic transformation on cell TE2/rom_address1_i_12__1_comp.
INFO: [Physopt 32-735] Processed net TE2/counter_reg[18]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.679 | TNS=-1595.517 |
INFO: [Physopt 32-702] Processed net rom_address1_i_18_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net rom_address1_i_64_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.673 | TNS=-1595.313 |
INFO: [Physopt 32-702] Processed net rom_address1_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net rom_address1_i_86_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.572 | TNS=-1591.878 |
INFO: [Physopt 32-702] Processed net rom_address1_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_37_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/counter_reg[15]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/counter_reg[13][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/rom_address1_i_16__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/rom_address1_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/DI[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/rom_address1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/tank2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net counter_reg_n_0_[9]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/TE2/rom_address0__0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/tank2_rom_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/addra[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/P[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/BallY_reg[7]_2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_18__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/counter_reg[18]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_18_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_37_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/counter_reg[15]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/rom_address1_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/DI[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.572 | TNS=-1591.878 |
Phase 3 Critical Path Optimization | Checksum: 198875392

Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2004.844 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.572 | TNS=-1591.878 |
INFO: [Physopt 32-702] Processed net TE2/tank2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net counter_reg_n_0_[9]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/TE2/rom_address0__0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/tank2_rom_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/tank2_rom_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/tank2_rom_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/addra[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/P[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/BallY_reg[7]_2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_18__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net TE2/counter_reg[18]_5. Replicated 1 times.
INFO: [Physopt 32-735] Processed net TE2/counter_reg[18]_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.547 | TNS=-1591.553 |
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_12__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net TK2/rom_address1_i_12__0_n_0. Critical path length was reduced through logic transformation on cell TK2/rom_address1_i_12__0_comp.
INFO: [Physopt 32-735] Processed net TE2/counter_reg[15]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.546 | TNS=-1591.590 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net TK2/rom_address1_i_7__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.533 | TNS=-1590.741 |
INFO: [Physopt 32-702] Processed net TE3/tank3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/TE3/rom_address0__0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/tank3_rom_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/tank3_rom_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/tank3_rom_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/addra[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/P[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/rom_address1_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/rom_address1_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net TE2/counter_reg[18]_5. Net driver TE2/rom_address1_i_7__1_comp was replaced.
INFO: [Physopt 32-735] Processed net TE2/counter_reg[18]_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.531 | TNS=-1590.721 |
INFO: [Physopt 32-702] Processed net TK/rom_address1_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net TK/rom_address1_i_12_n_0. Critical path length was reduced through logic transformation on cell TK/rom_address1_i_12_comp.
INFO: [Physopt 32-735] Processed net TE2/counter_reg[15]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.494 | TNS=-1590.398 |
INFO: [Physopt 32-81] Processed net TE2/counter_reg[18]_5. Replicated 2 times.
INFO: [Physopt 32-735] Processed net TE2/counter_reg[18]_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.485 | TNS=-1590.428 |
INFO: [Physopt 32-702] Processed net TE2/counter_reg[18]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_18_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_37_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/counter_reg[13]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/rom_address1_i_16__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/rom_address1_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/DI[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/rom_address1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/tank3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net counter_reg_n_0_[9]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/TE3/rom_address0__0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/tank3_rom_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/addra[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/P[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/rom_address1_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/counter_reg[18]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_18_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_37_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/counter_reg[13]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/rom_address1_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/DI[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.485 | TNS=-1590.428 |
Phase 4 Critical Path Optimization | Checksum: 198875392

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2004.844 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2004.844 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-9.485 | TNS=-1590.428 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.145  |        122.430  |            7  |              0  |                    40  |           0  |           2  |  00:00:10  |
|  Total          |          1.145  |        122.430  |            7  |              0  |                    40  |           0  |           3  |  00:00:10  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2004.844 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 170769e8a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2004.844 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
386 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2004.844 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.684 . Memory (MB): peak = 2004.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/xilinx/final_project/lab6.runs/impl_1/mb_usb_hdmi_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2a027694 ConstDB: 0 ShapeSum: c3c50b0a RouteDB: 0
Post Restoration Checksum: NetGraph: 698b033c NumContArr: b787f2e4 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 12112f620

Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2029.488 ; gain = 24.645

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 12112f620

Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2035.516 ; gain = 30.672

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12112f620

Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2035.516 ; gain = 30.672
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c48118c7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 2059.688 ; gain = 54.844
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.338 | TNS=-1515.405| WHS=-0.922 | THS=-120.544|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.144623 %
  Global Horizontal Routing Utilization  = 0.0576523 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6531
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6466
  Number of Partially Routed Nets     = 65
  Number of Node Overlaps             = 60

Phase 2 Router Initialization | Checksum: 16a19dbb1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 2087.957 ; gain = 83.113

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 16a19dbb1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 2087.957 ; gain = 83.113
Phase 3 Initial Routing | Checksum: 1306e53b4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 2095.355 ; gain = 90.512

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 704
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.655 | TNS=-1524.300| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 228867ed3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 2095.355 ; gain = 90.512

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.999 | TNS=-1625.919| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e204d145

Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 2095.355 ; gain = 90.512
Phase 4 Rip-up And Reroute | Checksum: e204d145

Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 2095.355 ; gain = 90.512

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 10fad349c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 2095.355 ; gain = 90.512
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.562 | TNS=-1516.717| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1b2c28928

Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 2097.051 ; gain = 92.207

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b2c28928

Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 2097.051 ; gain = 92.207
Phase 5 Delay and Skew Optimization | Checksum: 1b2c28928

Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 2097.051 ; gain = 92.207

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 23721d321

Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 2097.051 ; gain = 92.207
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.554 | TNS=-1501.053| WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c9074112

Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 2097.051 ; gain = 92.207
Phase 6 Post Hold Fix | Checksum: 1c9074112

Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 2097.051 ; gain = 92.207

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.14239 %
  Global Horizontal Routing Utilization  = 3.51015 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 56.7568%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 76.5766%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 173a4f619

Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 2097.051 ; gain = 92.207

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 173a4f619

Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 2097.051 ; gain = 92.207

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11bc7b4e6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 2097.051 ; gain = 92.207

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.554 | TNS=-1501.053| WHS=0.025  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 11bc7b4e6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 2097.051 ; gain = 92.207
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 2097.051 ; gain = 92.207

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
404 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 2097.051 ; gain = 92.207
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.875 . Memory (MB): peak = 2108.457 ; gain = 11.406
INFO: [Common 17-1381] The checkpoint 'E:/xilinx/final_project/lab6.runs/impl_1/mb_usb_hdmi_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/xilinx/final_project/lab6.runs/impl_1/mb_usb_hdmi_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
Command: report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/xilinx/final_project/lab6.runs/impl_1/mb_usb_hdmi_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
Command: report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
416 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mb_usb_hdmi_top_route_status.rpt -pb mb_usb_hdmi_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mb_usb_hdmi_top_timing_summary_routed.rpt -pb mb_usb_hdmi_top_timing_summary_routed.pb -rpx mb_usb_hdmi_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mb_usb_hdmi_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mb_usb_hdmi_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mb_usb_hdmi_top_bus_skew_routed.rpt -pb mb_usb_hdmi_top_bus_skew_routed.pb -rpx mb_usb_hdmi_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 16:34:27 2024...
