;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-125
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, @10
	SLT 121, 0
	SLT 12, @10
	CMP 110, 0
	SUB 12, @13
	SUB 12, @10
	SUB @153, 186
	SUB -7, <-20
	SUB #0, 1
	JMZ 210, 30
	SUB @127, 106
	CMP #12, @201
	CMP 400, @-0
	SUB @127, 106
	JMP -7, @-20
	SUB #0, 1
	SLT 0, 90
	SUB 110, 0
	MOV -7, <-20
	DJN -1, @-20
	SLT 12, @10
	CMP #12, @201
	SUB @127, 106
	JMP <127, 106
	SUB @127, 106
	CMP 61, 20
	SUB @127, 106
	MOV -7, <-20
	MOV -7, <-20
	SUB #0, 1
	ADD <0, @2
	ADD <0, @2
	ADD @127, 106
	SUB @153, 186
	CMP 61, 20
	MOV -7, <-20
	ADD #35, @200
	MOV -7, <-20
	SUB @153, 186
	MOV -7, <-20
	DJN -1, @-20
	SPL @300, 90
	SPL 0, <702
	SPL 0, <702
	ADD #35, @200
