strict digraph "" {
	NAND_g_4_	[logic=NAND,
		type=gate];
	_2_	[port=_2_,
		type=wire];
	NAND_g_4_ -> _2_;
	NAND_g_5_	[logic=NAND,
		type=gate];
	_2_ -> NAND_g_5_;
	NAND_g_6_	[logic=NAND,
		type=gate];
	_2_ -> NAND_g_6_;
	N6	[port=N6,
		type=input];
	N6 -> NAND_g_4_;
	N3	[port=N3,
		type=input];
	N3 -> NAND_g_4_;
	NAND_g_8_	[logic=NAND,
		type=gate];
	N3 -> NAND_g_8_;
	_3_	[port=_3_,
		type=wire];
	NAND_g_5_ -> _3_;
	NAND_g_7_	[logic=NAND,
		type=gate];
	_3_ -> NAND_g_7_;
	NAND_g_9_	[logic=NAND,
		type=gate];
	_3_ -> NAND_g_9_;
	N2	[port=N2,
		type=input];
	N2 -> NAND_g_5_;
	_0_	[port=_0_,
		type=wire];
	NAND_g_6_ -> _0_;
	_0_ -> NAND_g_7_;
	N7	[port=N7,
		type=input];
	N7 -> NAND_g_6_;
	N23	[type=output];
	NAND_g_7_ -> N23;
	"module#c17"	[type=module];
	N23 -> "module#c17";
	NAND_g_8_ -> keywire5;
	_1_	[port=_1_,
		type=wire];
	_1_ -> NAND_g_9_;
	N1	[port=N1,
		type=input];
	N1 -> NAND_g_8_;
	NAND_g_9_ -> keywire4;
	N22	[type=output];
	N22 -> "module#c17";
	"module#c17" -> N6;
	"module#c17" -> N3;
	"module#c17" -> N2;
	"module#c17" -> N7;
	"module#c17" -> N1;
	"module#c17" -> "lockingkeyinput[0]";
	"module#c17" -> "lockingkeyinput[1]";
	keywire4 -> keygate_XNOR_0;
	keygate_XNOR_0 -> N22;
	"lockingkeyinput[0]" -> keygate_XNOR_0;
	keywire5 -> keygate_XOR_1;
	keygate_XOR_1 -> _1_;
	"lockingkeyinput[1]" -> keygate_XOR_1;
}
