// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module TilePRCIDomain(
  input         auto_intsink_in_sync_0,
                auto_tile_reset_domain_tile_hartid_in,
                auto_int_in_clock_xing_in_2_sync_0,
                auto_int_in_clock_xing_in_1_sync_0,
                auto_int_in_clock_xing_in_0_sync_0,
                auto_int_in_clock_xing_in_0_sync_1,
                auto_tl_master_clock_xing_out_a_ready,
                auto_tl_master_clock_xing_out_b_valid,
  input  [1:0]  auto_tl_master_clock_xing_out_b_bits_param,
  input  [3:0]  auto_tl_master_clock_xing_out_b_bits_size,
  input  [1:0]  auto_tl_master_clock_xing_out_b_bits_source,
  input  [31:0] auto_tl_master_clock_xing_out_b_bits_address,
  input         auto_tl_master_clock_xing_out_c_ready,
                auto_tl_master_clock_xing_out_d_valid,
  input  [2:0]  auto_tl_master_clock_xing_out_d_bits_opcode,
  input  [1:0]  auto_tl_master_clock_xing_out_d_bits_param,
  input  [3:0]  auto_tl_master_clock_xing_out_d_bits_size,
  input  [1:0]  auto_tl_master_clock_xing_out_d_bits_source,
  input  [2:0]  auto_tl_master_clock_xing_out_d_bits_sink,
  input         auto_tl_master_clock_xing_out_d_bits_denied,
  input  [63:0] auto_tl_master_clock_xing_out_d_bits_data,
  input         auto_tl_master_clock_xing_out_d_bits_corrupt,
                auto_tap_clock_in_clock,
                auto_tap_clock_in_reset,
  output        auto_tile_reset_domain_tile_broadcast_out_insns_0_valid,
  output [39:0] auto_tile_reset_domain_tile_broadcast_out_insns_0_iaddr,
  output [31:0] auto_tile_reset_domain_tile_broadcast_out_insns_0_insn,
  output [2:0]  auto_tile_reset_domain_tile_broadcast_out_insns_0_priv,
  output        auto_tile_reset_domain_tile_broadcast_out_insns_0_exception,
                auto_tile_reset_domain_tile_broadcast_out_insns_0_interrupt,
  output [63:0] auto_tile_reset_domain_tile_broadcast_out_insns_0_cause,
  output [39:0] auto_tile_reset_domain_tile_broadcast_out_insns_0_tval,
  output [63:0] auto_tile_reset_domain_tile_broadcast_out_time,
  output        auto_int_out_clock_xing_out_2_sync_0,
                auto_int_out_clock_xing_out_1_sync_0,
                auto_int_out_clock_xing_out_0_sync_0,
                auto_tl_master_clock_xing_out_a_valid,
  output [2:0]  auto_tl_master_clock_xing_out_a_bits_opcode,
                auto_tl_master_clock_xing_out_a_bits_param,
  output [3:0]  auto_tl_master_clock_xing_out_a_bits_size,
  output [1:0]  auto_tl_master_clock_xing_out_a_bits_source,
  output [31:0] auto_tl_master_clock_xing_out_a_bits_address,
  output [7:0]  auto_tl_master_clock_xing_out_a_bits_mask,
  output [63:0] auto_tl_master_clock_xing_out_a_bits_data,
  output        auto_tl_master_clock_xing_out_a_bits_corrupt,
                auto_tl_master_clock_xing_out_b_ready,
                auto_tl_master_clock_xing_out_c_valid,
  output [2:0]  auto_tl_master_clock_xing_out_c_bits_opcode,
                auto_tl_master_clock_xing_out_c_bits_param,
  output [3:0]  auto_tl_master_clock_xing_out_c_bits_size,
  output [1:0]  auto_tl_master_clock_xing_out_c_bits_source,
  output [31:0] auto_tl_master_clock_xing_out_c_bits_address,
  output [63:0] auto_tl_master_clock_xing_out_c_bits_data,
  output        auto_tl_master_clock_xing_out_c_bits_corrupt,
                auto_tl_master_clock_xing_out_d_ready,
                auto_tl_master_clock_xing_out_e_valid,
  output [2:0]  auto_tl_master_clock_xing_out_e_bits_sink,
  output        clock,
                reset
);

  wire        _intsink_3_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_2_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_1_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_1_auto_out_1;	// @[Crossing.scala:99:29]
  wire        _intsink_auto_out_0;	// @[Crossing.scala:78:29]
  wire        _buffer_auto_in_a_ready;	// @[Buffer.scala:69:28]
  wire        _buffer_auto_in_b_valid;	// @[Buffer.scala:69:28]
  wire [1:0]  _buffer_auto_in_b_bits_param;	// @[Buffer.scala:69:28]
  wire [3:0]  _buffer_auto_in_b_bits_size;	// @[Buffer.scala:69:28]
  wire [1:0]  _buffer_auto_in_b_bits_source;	// @[Buffer.scala:69:28]
  wire [31:0] _buffer_auto_in_b_bits_address;	// @[Buffer.scala:69:28]
  wire        _buffer_auto_in_c_ready;	// @[Buffer.scala:69:28]
  wire        _buffer_auto_in_d_valid;	// @[Buffer.scala:69:28]
  wire [2:0]  _buffer_auto_in_d_bits_opcode;	// @[Buffer.scala:69:28]
  wire [1:0]  _buffer_auto_in_d_bits_param;	// @[Buffer.scala:69:28]
  wire [3:0]  _buffer_auto_in_d_bits_size;	// @[Buffer.scala:69:28]
  wire [1:0]  _buffer_auto_in_d_bits_source;	// @[Buffer.scala:69:28]
  wire [2:0]  _buffer_auto_in_d_bits_sink;	// @[Buffer.scala:69:28]
  wire        _buffer_auto_in_d_bits_denied;	// @[Buffer.scala:69:28]
  wire [63:0] _buffer_auto_in_d_bits_data;	// @[Buffer.scala:69:28]
  wire        _buffer_auto_in_d_bits_corrupt;	// @[Buffer.scala:69:28]
  wire        _buffer_auto_in_e_ready;	// @[Buffer.scala:69:28]
  wire        _tile_reset_domain_tile_auto_buffer_out_a_valid;	// @[HasTiles.scala:251:53]
  wire [2:0]  _tile_reset_domain_tile_auto_buffer_out_a_bits_opcode;	// @[HasTiles.scala:251:53]
  wire [2:0]  _tile_reset_domain_tile_auto_buffer_out_a_bits_param;	// @[HasTiles.scala:251:53]
  wire [3:0]  _tile_reset_domain_tile_auto_buffer_out_a_bits_size;	// @[HasTiles.scala:251:53]
  wire [1:0]  _tile_reset_domain_tile_auto_buffer_out_a_bits_source;	// @[HasTiles.scala:251:53]
  wire [31:0] _tile_reset_domain_tile_auto_buffer_out_a_bits_address;	// @[HasTiles.scala:251:53]
  wire [7:0]  _tile_reset_domain_tile_auto_buffer_out_a_bits_mask;	// @[HasTiles.scala:251:53]
  wire [63:0] _tile_reset_domain_tile_auto_buffer_out_a_bits_data;	// @[HasTiles.scala:251:53]
  wire        _tile_reset_domain_tile_auto_buffer_out_b_ready;	// @[HasTiles.scala:251:53]
  wire        _tile_reset_domain_tile_auto_buffer_out_c_valid;	// @[HasTiles.scala:251:53]
  wire [2:0]  _tile_reset_domain_tile_auto_buffer_out_c_bits_opcode;	// @[HasTiles.scala:251:53]
  wire [2:0]  _tile_reset_domain_tile_auto_buffer_out_c_bits_param;	// @[HasTiles.scala:251:53]
  wire [3:0]  _tile_reset_domain_tile_auto_buffer_out_c_bits_size;	// @[HasTiles.scala:251:53]
  wire [1:0]  _tile_reset_domain_tile_auto_buffer_out_c_bits_source;	// @[HasTiles.scala:251:53]
  wire [31:0] _tile_reset_domain_tile_auto_buffer_out_c_bits_address;	// @[HasTiles.scala:251:53]
  wire [63:0] _tile_reset_domain_tile_auto_buffer_out_c_bits_data;	// @[HasTiles.scala:251:53]
  wire        _tile_reset_domain_tile_auto_buffer_out_d_ready;	// @[HasTiles.scala:251:53]
  wire        _tile_reset_domain_tile_auto_buffer_out_e_valid;	// @[HasTiles.scala:251:53]
  wire [2:0]  _tile_reset_domain_tile_auto_buffer_out_e_bits_sink;	// @[HasTiles.scala:251:53]
  wire        _tile_reset_domain_tile_auto_wfi_out_0;	// @[HasTiles.scala:251:53]
  RocketTile tile_reset_domain_tile (	// @[HasTiles.scala:251:53]
    .clock                                  (auto_tap_clock_in_clock),
    .reset                                  (auto_tap_clock_in_reset),
    .auto_buffer_out_a_ready                (_buffer_auto_in_a_ready),	// @[Buffer.scala:69:28]
    .auto_buffer_out_b_valid                (_buffer_auto_in_b_valid),	// @[Buffer.scala:69:28]
    .auto_buffer_out_b_bits_param           (_buffer_auto_in_b_bits_param),	// @[Buffer.scala:69:28]
    .auto_buffer_out_b_bits_size            (_buffer_auto_in_b_bits_size),	// @[Buffer.scala:69:28]
    .auto_buffer_out_b_bits_source          (_buffer_auto_in_b_bits_source),	// @[Buffer.scala:69:28]
    .auto_buffer_out_b_bits_address         (_buffer_auto_in_b_bits_address),	// @[Buffer.scala:69:28]
    .auto_buffer_out_c_ready                (_buffer_auto_in_c_ready),	// @[Buffer.scala:69:28]
    .auto_buffer_out_d_valid                (_buffer_auto_in_d_valid),	// @[Buffer.scala:69:28]
    .auto_buffer_out_d_bits_opcode          (_buffer_auto_in_d_bits_opcode),	// @[Buffer.scala:69:28]
    .auto_buffer_out_d_bits_param           (_buffer_auto_in_d_bits_param),	// @[Buffer.scala:69:28]
    .auto_buffer_out_d_bits_size            (_buffer_auto_in_d_bits_size),	// @[Buffer.scala:69:28]
    .auto_buffer_out_d_bits_source          (_buffer_auto_in_d_bits_source),	// @[Buffer.scala:69:28]
    .auto_buffer_out_d_bits_sink            (_buffer_auto_in_d_bits_sink),	// @[Buffer.scala:69:28]
    .auto_buffer_out_d_bits_denied          (_buffer_auto_in_d_bits_denied),	// @[Buffer.scala:69:28]
    .auto_buffer_out_d_bits_data            (_buffer_auto_in_d_bits_data),	// @[Buffer.scala:69:28]
    .auto_buffer_out_d_bits_corrupt         (_buffer_auto_in_d_bits_corrupt),	// @[Buffer.scala:69:28]
    .auto_buffer_out_e_ready                (_buffer_auto_in_e_ready),	// @[Buffer.scala:69:28]
    .auto_int_local_in_3_0                  (_intsink_3_auto_out_0),	// @[Crossing.scala:99:29]
    .auto_int_local_in_2_0                  (_intsink_2_auto_out_0),	// @[Crossing.scala:99:29]
    .auto_int_local_in_1_0                  (_intsink_1_auto_out_0),	// @[Crossing.scala:99:29]
    .auto_int_local_in_1_1                  (_intsink_1_auto_out_1),	// @[Crossing.scala:99:29]
    .auto_int_local_in_0_0                  (_intsink_auto_out_0),	// @[Crossing.scala:78:29]
    .auto_hartid_in                         (auto_tile_reset_domain_tile_hartid_in),
    .auto_buffer_out_a_valid                (_tile_reset_domain_tile_auto_buffer_out_a_valid),
    .auto_buffer_out_a_bits_opcode          (_tile_reset_domain_tile_auto_buffer_out_a_bits_opcode),
    .auto_buffer_out_a_bits_param           (_tile_reset_domain_tile_auto_buffer_out_a_bits_param),
    .auto_buffer_out_a_bits_size            (_tile_reset_domain_tile_auto_buffer_out_a_bits_size),
    .auto_buffer_out_a_bits_source          (_tile_reset_domain_tile_auto_buffer_out_a_bits_source),
    .auto_buffer_out_a_bits_address         (_tile_reset_domain_tile_auto_buffer_out_a_bits_address),
    .auto_buffer_out_a_bits_mask            (_tile_reset_domain_tile_auto_buffer_out_a_bits_mask),
    .auto_buffer_out_a_bits_data            (_tile_reset_domain_tile_auto_buffer_out_a_bits_data),
    .auto_buffer_out_b_ready                (_tile_reset_domain_tile_auto_buffer_out_b_ready),
    .auto_buffer_out_c_valid                (_tile_reset_domain_tile_auto_buffer_out_c_valid),
    .auto_buffer_out_c_bits_opcode          (_tile_reset_domain_tile_auto_buffer_out_c_bits_opcode),
    .auto_buffer_out_c_bits_param           (_tile_reset_domain_tile_auto_buffer_out_c_bits_param),
    .auto_buffer_out_c_bits_size            (_tile_reset_domain_tile_auto_buffer_out_c_bits_size),
    .auto_buffer_out_c_bits_source          (_tile_reset_domain_tile_auto_buffer_out_c_bits_source),
    .auto_buffer_out_c_bits_address         (_tile_reset_domain_tile_auto_buffer_out_c_bits_address),
    .auto_buffer_out_c_bits_data            (_tile_reset_domain_tile_auto_buffer_out_c_bits_data),
    .auto_buffer_out_d_ready                (_tile_reset_domain_tile_auto_buffer_out_d_ready),
    .auto_buffer_out_e_valid                (_tile_reset_domain_tile_auto_buffer_out_e_valid),
    .auto_buffer_out_e_bits_sink            (_tile_reset_domain_tile_auto_buffer_out_e_bits_sink),
    .auto_broadcast_out_1_insns_0_valid     (auto_tile_reset_domain_tile_broadcast_out_insns_0_valid),
    .auto_broadcast_out_1_insns_0_iaddr     (auto_tile_reset_domain_tile_broadcast_out_insns_0_iaddr),
    .auto_broadcast_out_1_insns_0_insn      (auto_tile_reset_domain_tile_broadcast_out_insns_0_insn),
    .auto_broadcast_out_1_insns_0_priv      (auto_tile_reset_domain_tile_broadcast_out_insns_0_priv),
    .auto_broadcast_out_1_insns_0_exception (auto_tile_reset_domain_tile_broadcast_out_insns_0_exception),
    .auto_broadcast_out_1_insns_0_interrupt (auto_tile_reset_domain_tile_broadcast_out_insns_0_interrupt),
    .auto_broadcast_out_1_insns_0_cause     (auto_tile_reset_domain_tile_broadcast_out_insns_0_cause),
    .auto_broadcast_out_1_insns_0_tval      (auto_tile_reset_domain_tile_broadcast_out_insns_0_tval),
    .auto_broadcast_out_1_time              (auto_tile_reset_domain_tile_broadcast_out_time),
    .auto_wfi_out_0                         (_tile_reset_domain_tile_auto_wfi_out_0)
  );
  TLBuffer_16 buffer (	// @[Buffer.scala:69:28]
    .clock                   (auto_tap_clock_in_clock),
    .reset                   (auto_tap_clock_in_reset),
    .auto_in_a_valid         (_tile_reset_domain_tile_auto_buffer_out_a_valid),	// @[HasTiles.scala:251:53]
    .auto_in_a_bits_opcode   (_tile_reset_domain_tile_auto_buffer_out_a_bits_opcode),	// @[HasTiles.scala:251:53]
    .auto_in_a_bits_param    (_tile_reset_domain_tile_auto_buffer_out_a_bits_param),	// @[HasTiles.scala:251:53]
    .auto_in_a_bits_size     (_tile_reset_domain_tile_auto_buffer_out_a_bits_size),	// @[HasTiles.scala:251:53]
    .auto_in_a_bits_source   (_tile_reset_domain_tile_auto_buffer_out_a_bits_source),	// @[HasTiles.scala:251:53]
    .auto_in_a_bits_address  (_tile_reset_domain_tile_auto_buffer_out_a_bits_address),	// @[HasTiles.scala:251:53]
    .auto_in_a_bits_mask     (_tile_reset_domain_tile_auto_buffer_out_a_bits_mask),	// @[HasTiles.scala:251:53]
    .auto_in_a_bits_data     (_tile_reset_domain_tile_auto_buffer_out_a_bits_data),	// @[HasTiles.scala:251:53]
    .auto_in_b_ready         (_tile_reset_domain_tile_auto_buffer_out_b_ready),	// @[HasTiles.scala:251:53]
    .auto_in_c_valid         (_tile_reset_domain_tile_auto_buffer_out_c_valid),	// @[HasTiles.scala:251:53]
    .auto_in_c_bits_opcode   (_tile_reset_domain_tile_auto_buffer_out_c_bits_opcode),	// @[HasTiles.scala:251:53]
    .auto_in_c_bits_param    (_tile_reset_domain_tile_auto_buffer_out_c_bits_param),	// @[HasTiles.scala:251:53]
    .auto_in_c_bits_size     (_tile_reset_domain_tile_auto_buffer_out_c_bits_size),	// @[HasTiles.scala:251:53]
    .auto_in_c_bits_source   (_tile_reset_domain_tile_auto_buffer_out_c_bits_source),	// @[HasTiles.scala:251:53]
    .auto_in_c_bits_address  (_tile_reset_domain_tile_auto_buffer_out_c_bits_address),	// @[HasTiles.scala:251:53]
    .auto_in_c_bits_data     (_tile_reset_domain_tile_auto_buffer_out_c_bits_data),	// @[HasTiles.scala:251:53]
    .auto_in_d_ready         (_tile_reset_domain_tile_auto_buffer_out_d_ready),	// @[HasTiles.scala:251:53]
    .auto_in_e_valid         (_tile_reset_domain_tile_auto_buffer_out_e_valid),	// @[HasTiles.scala:251:53]
    .auto_in_e_bits_sink     (_tile_reset_domain_tile_auto_buffer_out_e_bits_sink),	// @[HasTiles.scala:251:53]
    .auto_out_a_ready        (auto_tl_master_clock_xing_out_a_ready),
    .auto_out_b_valid        (auto_tl_master_clock_xing_out_b_valid),
    .auto_out_b_bits_param   (auto_tl_master_clock_xing_out_b_bits_param),
    .auto_out_b_bits_size    (auto_tl_master_clock_xing_out_b_bits_size),
    .auto_out_b_bits_source  (auto_tl_master_clock_xing_out_b_bits_source),
    .auto_out_b_bits_address (auto_tl_master_clock_xing_out_b_bits_address),
    .auto_out_c_ready        (auto_tl_master_clock_xing_out_c_ready),
    .auto_out_d_valid        (auto_tl_master_clock_xing_out_d_valid),
    .auto_out_d_bits_opcode  (auto_tl_master_clock_xing_out_d_bits_opcode),
    .auto_out_d_bits_param   (auto_tl_master_clock_xing_out_d_bits_param),
    .auto_out_d_bits_size    (auto_tl_master_clock_xing_out_d_bits_size),
    .auto_out_d_bits_source  (auto_tl_master_clock_xing_out_d_bits_source),
    .auto_out_d_bits_sink    (auto_tl_master_clock_xing_out_d_bits_sink),
    .auto_out_d_bits_denied  (auto_tl_master_clock_xing_out_d_bits_denied),
    .auto_out_d_bits_data    (auto_tl_master_clock_xing_out_d_bits_data),
    .auto_out_d_bits_corrupt (auto_tl_master_clock_xing_out_d_bits_corrupt),
    .auto_in_a_ready         (_buffer_auto_in_a_ready),
    .auto_in_b_valid         (_buffer_auto_in_b_valid),
    .auto_in_b_bits_param    (_buffer_auto_in_b_bits_param),
    .auto_in_b_bits_size     (_buffer_auto_in_b_bits_size),
    .auto_in_b_bits_source   (_buffer_auto_in_b_bits_source),
    .auto_in_b_bits_address  (_buffer_auto_in_b_bits_address),
    .auto_in_c_ready         (_buffer_auto_in_c_ready),
    .auto_in_d_valid         (_buffer_auto_in_d_valid),
    .auto_in_d_bits_opcode   (_buffer_auto_in_d_bits_opcode),
    .auto_in_d_bits_param    (_buffer_auto_in_d_bits_param),
    .auto_in_d_bits_size     (_buffer_auto_in_d_bits_size),
    .auto_in_d_bits_source   (_buffer_auto_in_d_bits_source),
    .auto_in_d_bits_sink     (_buffer_auto_in_d_bits_sink),
    .auto_in_d_bits_denied   (_buffer_auto_in_d_bits_denied),
    .auto_in_d_bits_data     (_buffer_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt  (_buffer_auto_in_d_bits_corrupt),
    .auto_in_e_ready         (_buffer_auto_in_e_ready),
    .auto_out_a_valid        (auto_tl_master_clock_xing_out_a_valid),
    .auto_out_a_bits_opcode  (auto_tl_master_clock_xing_out_a_bits_opcode),
    .auto_out_a_bits_param   (auto_tl_master_clock_xing_out_a_bits_param),
    .auto_out_a_bits_size    (auto_tl_master_clock_xing_out_a_bits_size),
    .auto_out_a_bits_source  (auto_tl_master_clock_xing_out_a_bits_source),
    .auto_out_a_bits_address (auto_tl_master_clock_xing_out_a_bits_address),
    .auto_out_a_bits_mask    (auto_tl_master_clock_xing_out_a_bits_mask),
    .auto_out_a_bits_data    (auto_tl_master_clock_xing_out_a_bits_data),
    .auto_out_a_bits_corrupt (auto_tl_master_clock_xing_out_a_bits_corrupt),
    .auto_out_b_ready        (auto_tl_master_clock_xing_out_b_ready),
    .auto_out_c_valid        (auto_tl_master_clock_xing_out_c_valid),
    .auto_out_c_bits_opcode  (auto_tl_master_clock_xing_out_c_bits_opcode),
    .auto_out_c_bits_param   (auto_tl_master_clock_xing_out_c_bits_param),
    .auto_out_c_bits_size    (auto_tl_master_clock_xing_out_c_bits_size),
    .auto_out_c_bits_source  (auto_tl_master_clock_xing_out_c_bits_source),
    .auto_out_c_bits_address (auto_tl_master_clock_xing_out_c_bits_address),
    .auto_out_c_bits_data    (auto_tl_master_clock_xing_out_c_bits_data),
    .auto_out_c_bits_corrupt (auto_tl_master_clock_xing_out_c_bits_corrupt),
    .auto_out_d_ready        (auto_tl_master_clock_xing_out_d_ready),
    .auto_out_e_valid        (auto_tl_master_clock_xing_out_e_valid),
    .auto_out_e_bits_sink    (auto_tl_master_clock_xing_out_e_bits_sink)
  );
  IntSyncAsyncCrossingSink_1 intsink (	// @[Crossing.scala:78:29]
    .clock          (auto_tap_clock_in_clock),
    .auto_in_sync_0 (auto_intsink_in_sync_0),
    .auto_out_0     (_intsink_auto_out_0)
  );
  IntSyncSyncCrossingSink intsink_1 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (auto_int_in_clock_xing_in_0_sync_0),
    .auto_in_sync_1 (auto_int_in_clock_xing_in_0_sync_1),
    .auto_out_0     (_intsink_1_auto_out_0),
    .auto_out_1     (_intsink_1_auto_out_1)
  );
  IntSyncSyncCrossingSink_1 intsink_2 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (auto_int_in_clock_xing_in_1_sync_0),
    .auto_out_0     (_intsink_2_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_3 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (auto_int_in_clock_xing_in_2_sync_0),
    .auto_out_0     (_intsink_3_auto_out_0)
  );
  IntSyncCrossingSource_1 intsource_1 (	// @[Crossing.scala:28:31]
    .clock           (auto_tap_clock_in_clock),
    .reset           (auto_tap_clock_in_reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (auto_int_out_clock_xing_out_0_sync_0)
  );
  IntSyncCrossingSource_1 intsource_2 (	// @[Crossing.scala:28:31]
    .clock           (auto_tap_clock_in_clock),
    .reset           (auto_tap_clock_in_reset),
    .auto_in_0       (_tile_reset_domain_tile_auto_wfi_out_0),	// @[HasTiles.scala:251:53]
    .auto_out_sync_0 (auto_int_out_clock_xing_out_1_sync_0)
  );
  IntSyncCrossingSource_1 intsource_3 (	// @[Crossing.scala:28:31]
    .clock           (auto_tap_clock_in_clock),
    .reset           (auto_tap_clock_in_reset),
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (auto_int_out_clock_xing_out_2_sync_0)
  );
  assign clock = auto_tap_clock_in_clock;
  assign reset = auto_tap_clock_in_reset;
endmodule

