---
layout: content
title: Applications/Projects
---
---
<table width="815" height="77" border="0" cellpadding="0" cellspacing="0">
	<tr>
		<td width="565" height="64"><div align="center"><a href="#1G">1G Platform</a>&nbsp;&nbsp; <a href="#10G">10G Platform</a>&nbsp;&nbsp; </div></td>
  </tr>
</table>

<h1 style="display:inline; padding-right:10px;"><a name="10G"></a>10G Platform Project Table</h1><a href="">Top</a>
<br/><br/>
<h2>Reference Projects</h2>
<br/>
<table border="1" align="center">
<thead>
<tr>
<th align="center"> <strong>Project Title</strong> </th>
<th align="center"> <strong>Organization</strong> </th>
<th align="center"> <strong>Documentation</strong> </th>
</tr>
</thead>
<tbody>
<tr>
<td align="center"> Production Test </td>
<td align="center"> Stanford University </td>
<td align="center"> <a href="https://github.com/NetFPGA/NetFPGA-public/wiki/NetFPGA-10G-Production-Test">Wiki</a> </td>
</tr>
<tr>
<td align="center"> RLDRAM Test </td>
<td align="center"> Xilinx </td>
<td align="center"> <a href="https://github.com/NetFPGA/NetFPGA-public/wiki/NetFPGA-10G%20RLDRAM%20Test">Wiki</a> </td>
</tr>
<tr>
<td align="center"> 10G Ethernet Interface Loopback Test </td>
<td align="center"> Stanford University / University of Cambridge </td>
<td align="center"> <a href="https://github.com/NetFPGA/NetFPGA-public/wiki/NetFPGA-10G-10G-Ethernet-Interface-Loopback-Test">Wiki</a> </td>
</tr>
<tr>
<td align="center"> 1G Ethernet Interface Loopback Test </td>
<td align="center"> Stanford University / University of Cambridge </td>
<td align="center"> <a href="https://github.com/NetFPGA/NetFPGA-public/wiki/NetFPGA-10G-1G-Ethernet-Interface-Loopback-Test">Wiki</a> </td>
</tr>
<tr>
<td align="center"> Reference NIC 10G </td>
<td align="center"> Stanford University / University of Cambridge </td>
<td align="center"> <a href="https://github.com/NetFPGA/NetFPGA-public/wiki/NetFPGA-10G-Reference-NIC">Wiki</a> </td>
</tr>
<tr>
<td align="center"> Reference NIC 1G </td>
<td align="center"> Stanford University / University of Cambridge </td>
<td align="center"> <a href="https://github.com/NetFPGA/NetFPGA-public/wiki/NetFPGA-10G-Reference-NIC-1G">Wiki</a> </td>
</tr>
<tr>
<td align="center"> Flash Configuration </td>
<td align="center"> University of Cambridge </td>
<td align="center"> <a href="https://github.com/NetFPGA/NetFPGA-public/wiki/NetFPGA-10G%20Flash%20Configuration">Wiki</a> </td>
</tr>
<tr>
<td align="center"> Learning CAM Switch </td>
<td align="center"> University of Pisa / University of Cambridge </td>
<td align="center"> Wiki</td>
</tr>

</tbody>
</table>
<br/><br/>
<h2>Contributed Projects</h2>
<br/>
<table border="1" align="center">
<thead>
<tr>
<th align="center"> <strong>Project Title</strong> </th>
<th align="center"> <strong>Organization</strong> </th>
<th align="center"> <strong>Documentation</strong> </th>
</tr>
</thead>
<tbody>
<tr>
<td align="center"> NetFPGA-1G Ported Switch 10G </td>
<td align="center"> University of Pisa / University of Cambridge </td>
<td align="center"> <a href="https://github.com/NetFPGA/NetFPGA-public/wiki/NetFPGA-1G-Ported-Switch-10G">Wiki</a> </td>
</tr>
<tr>
<td align="center"> NetFPGA-1G Ported NIC 1G </td>
<td align="center"> University of Pisa / University of Cambridge </td>
<td align="center"> <a href="https://github.com/NetFPGA/NetFPGA-public/wiki/NetFPGA-1G-Ported-NIC-1G">Wiki</a> </td>
</tr>
<tr>
<td align="center"> NIC </td>
<td align="center"> Stanford University / University of Cambridge </td>
<td align="center"> <a href="https://github.com/NetFPGA/NetFPGA-public/wiki/Contributed-NIC-by-Mario-Flajslik">Wiki</a> </td>
</tr>
<tr>
<td align="center"> OpenFlow Switch </td>
<td align="center"> Stanford University </td>
<td align="center"> <a href="https://github.com/NetFPGA/NetFPGA-public/wiki/NetFPGA-10G-OpenFlow-Switch">Wiki</a> </td>
</tr>
<tr>
<td align="center"> NIC (SRAM) </td>
<td align="center"> Stanford University / University of Cambridge </td>
<td align="center"> <a href="https://github.com/NetFPGA/NetFPGA-public/wiki/NIC-SRAM">Wiki</a> </td>
</tr>
<tr>
<td align="center"> Simple 10G Switch </td>
<td align="center"> Xilinx </td>
<td align="center"> Wiki </td>
</tr>
<tr>
<td align="center"> NetFlow simple 10G Bram </td>
<td align="center"> Universidad Aut&oacute;noma de Madrid </td>
<td align="center"> <a href="https://github.com/NetFPGA/NetFPGA-public/wiki/NetFlow-simple-10G-Bram">Wiki</a> </td>
</tr>
<tr>
<td align="center"> Flash </td>
<td align="center"> University of Cambridge </td>
<td align="center"> <a href="https://github.com/NetFPGA/NetFPGA-public/wiki/Contributed-Flash-by-Muhammad-Shahbaz">Wiki</a> </td>
</tr>

</tbody>
</table>


<br/><br/>

<h1 style="display:inline; padding-right:10px;"><a name="1G"></a>1G Platform Project Table</h1><a href="">Top</a>
<br/><br/>
<table border="1">
<thead>
<tr>
<th align="center"> <strong>Project Title</strong> </th>
<th align="center"> <strong>Base<br />Version</strong> </th>
<th align="center"> <strong>Status</strong> </th>
<th align="center"> <strong>Organization</strong> </th>
<th align="center"> <strong>Documentation</strong> </th>
</tr>
</thead>
<tbody>
<tr>
<td align="center"> IPv4 Reference Router </td>
<td align="center"> 2.1.1 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Stanford University </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/ReferenceRouterWalkthrough">Guide</a> </td>
</tr>
<tr>
<td align="center"> Quad-Port Gigabit NIC </td>
<td align="center"> 2.1.1 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Stanford University </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/ReferenceNICWalkthrough">Guide</a> </td>
</tr>
<tr>
<td align="center"> Ethernet Switch </td>
<td align="center"> 2.1.1 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Stanford University </td>
<td align="center"> Wiki </td>
</tr>
<tr>
<td align="center"> Buffer Monitoring System </td>
<td align="center"> 2.1.1 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Stanford University </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/BufferMonitoringSystem">Guide</a> </td>
</tr>
<tr>
<td align="center"> Hardware-Accelerated Linux Router </td>
<td align="center"> 2.1.1 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Stanford University </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/RouterKitWalkthrough">Guide</a>  </td>
</tr>
<tr>
<td align="center"> DRAM-Router </td>
<td align="center"> 2.1.1 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Stanford University </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/DRAMRouter">Wiki</a>  </td>
</tr>
<tr>
<td align="center"> DRAM-Queue Test </td>
<td align="center"> 2.1.1 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Stanford University </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/DRAMQueueTest">Wiki</a>  </td>
</tr>
<tr>
<td align="center"> Packet Generator </td>
<td align="center"> 2.1.1 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Stanford University </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/PacketGenerator">Wiki</a> </td>
</tr>
<tr>
<td align="center"> OpenFlow Switch </td>
<td align="center"> 2.2.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Stanford University </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/OpenFlowNetFPGA100">Wiki</a> </td>
</tr>
<tr>
<td align="center"> NetFlow Probe </td>
<td align="center"> 1.2 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Brno University </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/NetFlowProbe">Wiki</a> </td>
</tr>
<tr>
<td align="center"> AirFPGA </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Stanford University </td>
<td align="center"> Wiki and <a href="http://NetFPGA.org/DevWorkshop/NetFPGA_DevWorkshop09_Paper_17-AirFPGA-Software_Defined_Radio-SDR.pdf">Paper</a> </td>
</tr>
<tr>
<td align="center"> Fast Reroute &amp; Multipath Router </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Stanford University </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/FastRerouteAndMultipathRouter">Wiki</a> </td>
</tr>
<tr>
<td align="center"> NetThreads </td>
<td align="center"> 1.2.5 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> University of Toronto </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/NetThreads">Wiki</a> </td>
</tr>
<tr>
<td align="center"> NetThreads-RE </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> University of Toronto </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/NetThreadsRE">Wiki</a> </td>
</tr>
<tr>
<td align="center"> NetTM </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> University of Toronto </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/NetTM">Wiki</a> </td>
</tr>
<tr>
<td align="center"> Precise Traffic Generator </td>
<td align="center"> 1.2.5 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> University of Toronto </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/PreciseTrafGen">Wiki</a> </td>
</tr>
<tr>
<td align="center"> URL Extraction </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Univ. of New South Wales </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/URL">Wiki</a> </td>
</tr>
<tr>
<td align="center"> zFilter Sprouter (Pub/Sub) </td>
<td align="center"> 1.2 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Ericsson </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/ZFilter">Wiki</a> </td>
</tr>
<tr>
<td align="center"> <a href="http://research.microsoft.com/en-us/downloads/78fad92b-87aa-4f3a-963a-9df15770e919/">Windows Driver</a> </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Microsoft Research </td>
<td align="center"> Wiki </td>
</tr>
<tr>
<td align="center"> RED </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Stanford University </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/RED">Wiki</a> </td>
</tr>
<tr>
<td align="center"> Open Network Lab </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Washington University </td>
<td align="center"> Wiki </td>
</tr>
<tr>
<td align="center"> DFA </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> UMass Lowell </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/DFA">Wiki</a> </td>
</tr>
<tr>
<td align="center"> G/PaX </td>
<td align="center"> ?.? </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Xilinx </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/G">Wiki</a> </td>
</tr>
<tr>
<td align="center"> RCP Router </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Stanford University </td>
<td align="center"> Wiki </td>
</tr>
<tr>
<td align="center"> Deficit Round Robin (DRR) </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Stanford University </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/DRRNetFPGA">Wiki</a> </td>
</tr>
<tr>
<td align="center"> OpenFlow-MPLS Switch </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Ericsson </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/OpenFlowMPLSSwitch">Wiki</a> </td>
</tr>
<tr>
<td align="center"> PTP-enabled Router </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Stanford University </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/PTPRouter">Wiki</a> </td>
</tr>
<tr>
<td align="center"> Vlan Tag Handler </td>
<td align="center"> 2.1.1 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Stanford University </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/VlanTagHandler">Wiki</a> </td>
</tr>
<tr>
<td align="center"> Port Aggregator </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Stanford University </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/PortAggregator">Wiki</a> </td>
</tr>
<tr>
<td align="center"> IP Lookup w/Blooming Tree </td>
<td align="center"> 1.2.5 </td>
<td align="center"> <span style="color: #ff6600;">In Progress</span> </td>
<td align="center"> University of Pisa </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/Blooming">Wiki</a> </td>
</tr>
<tr>
<td align="center"> KOREN Testbed </td>
<td align="center"> ?.? </td>
<td align="center"> <span style="color: #ff6600;">In Progress</span> </td>
<td align="center"> Chungnam-Korea </td>
<td align="center"> Wiki </td>
</tr>
<tr>
<td align="center"> Virtual Data Plane </td>
<td align="center"> 1.2 </td>
<td align="center"> <span style="color: #ff6600;">In Progress</span> </td>
<td align="center"> Georgia Tech </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/VirtualDataPlane">Wiki</a> </td>
</tr>
<tr>
<td align="center"> Deficit Round Robin (DRR) Input Arbiter </td>
<td align="center"> 1.2 </td>
<td align="center"> <span style="color: #ff6600;">In Progress</span> </td>
<td align="center"> Universidade Federal do Rio Grande do Sul (Brazil) </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/DRRInputArbiter">Wiki</a> </td>
</tr>
<tr>
<td align="center"> Counter Braids </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Stanford (Lu, Jianying) </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/CounterBraids">Wiki</a> </td>
</tr>
<tr>
<td align="center"> <p>Ethernet Switch with Real-time support</p> </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> University of Waterloo and Universidad de Concepcion </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/RealTimeSwitch">Wiki</a> </td>
</tr>
<tr>
<td align="center"> End-to-End Ethernet Authorization </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #ff6600;">In Progress</span> </td>
<td align="center"> Euskal Herriko Unibertsitateko </td>
<td align="center"> Wiki </td>
</tr>
<tr>
<td align="center"> Ultra-high Speed Congestion-control </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #ff6600;">In Progress</span> </td>
<td align="center"> University of North Carolina </td>
<td align="center"> Wiki</td>
</tr>
<tr>
<td align="center"> Promiscuous Reference Router </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> University of Catania </td>
<td align="center"> Wiki </td>
</tr>
<tr>
<td align="center"> BORPH (Operating System) </td>
<td align="center"> 2.1.1 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> University of Hong Kong / University of Cape Town </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/BORPH">Wiki</a> </td>
</tr>
<tr>
<td align="center"> Traffic Monitor </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> University of Catania </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/TrafficMonitor">Wiki</a> </td>
</tr>
<tr>
<td align="center"> Latency Measurement Module </td>
<td align="center"> 1.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Algo-Logic Systems </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/MeasurmentModule">Wiki</a></td>
</tr>
<tr>
<td align="center"> NetFPGA Logic Analyzer </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> USC/ISI </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/LogicalAnalyzer">Wiki</a></td>
</tr>
<tr>
<td align="center"> Bounded Jitter Policy </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> University of Toronto </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/BJP">Wiki</a></td>
</tr>
<tr>
<td align="center"> Traffic Classifier </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> University of Toronto </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/TrafficClassification">Wiki</a></td>
</tr>
<tr>
<td align="center"> Network IO Fairness </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Georgia Tech </td>
<td align="center"> Wiki</td>
</tr>
<tr>
<td align="center"> Tunneling OpenFlow Switch with ICMP </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Stanford University </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/TunnelingOpenFlowNetFPGA100ICMP">Wiki</a></td>
</tr>
<tr>
<td align="center"> zFormation PSrouter (Pub/Sub) </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> Ericsson </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/ZFormationPSrouter">Wiki</a></td>
</tr>
<tr>
<td align="center"> High Performance Packet Classifier </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> University of Pisa </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/HighPerformancePacketClassifier">Wiki</a></td>
</tr>
<tr>
<td align="center"> Flexible Router </td>
<td align="center"> 2.0 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> University of Catania </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/Flexrouter">Wiki</a></td>
</tr>
<tr>
<td align="center"> Monitoring System </td>
<td align="center"> 2.1 </td>
<td align="center"> Functional </td>
<td align="center"> University of Pisa/University of Cambridge </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/MonitoringSystem">Wiki</a></td>
</tr>
<tr>
<td align="center"> Deficit Round Robin Router Backplane </td>
<td align="center"> 2.2 </td>
<td align="center"> <span style="color: orangered;">In Progress</span> </td>
<td align="center"> Cairo University </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/DeficitRoundRobinRouterBackplane">Wiki</a></td>
</tr>
<tr>
<td align="center"> NetCoding Project Transmit Node </td>
<td align="center"> 2.1 </td>
<td align="center"> <span style="color: #008000;">Functional</span> </td>
<td align="center"> ? </td>
<td align="center">  <a href="https://docs.google.com/file/d/0B4EuVzA5UdPRVG5EcGpkaGp4dTQ/edit?usp=sharing">Download</a></td>
</tr>
<tr>
<td align="center"> Router Buffer Adaptation </td>
<td align="center"> 2.2.0 </td>
<td align="center"> <span style="color: #008000;">Functional<br /></span> </td>
<td align="center"> University of New South Wales </td>
<td align="center"> <a href="https://github.com/NetFPGA/netfpga/wiki/RouterBufferAdaptation">Wiki</a></td>
</tr>
</tbody>
</table>
---
<html>
<head>
<meta http-equiv="refresh" content="0;
URL=http://netfpga.org/2014/#/systems/">
</head>
<body>
<script type="text/javascript">
window.location = "2014/#/systems/";
</script>
<noscript>Sorry, your browser does not support javascript</noscript>
</body>
</html>
