Loading plugins phase: Elapsed time ==> 0s.405ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\projet_entier.cydsn\projet_entier.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\projet_entier.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.106ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.109ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  projet_entier.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\projet_entier.cydsn\projet_entier.cyprj -dcpsoc3 projet_entier.v -verilog
======================================================================

======================================================================
Compiling:  projet_entier.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\projet_entier.cydsn\projet_entier.cyprj -dcpsoc3 projet_entier.v -verilog
======================================================================

======================================================================
Compiling:  projet_entier.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\projet_entier.cydsn\projet_entier.cyprj -dcpsoc3 -verilog projet_entier.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Jan 16 12:10:39 2017


======================================================================
Compiling:  projet_entier.v
Program  :   vpp
Options  :    -yv2 -q10 projet_entier.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Jan 16 12:10:39 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'projet_entier.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  projet_entier.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\projet_entier.cydsn\projet_entier.cyprj -dcpsoc3 -verilog projet_entier.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Jan 16 12:10:40 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\projet_entier.cydsn\codegentemp\projet_entier.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\projet_entier.cydsn\codegentemp\projet_entier.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  projet_entier.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\projet_entier.cydsn\projet_entier.cyprj -dcpsoc3 -verilog projet_entier.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Jan 16 12:10:43 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\projet_entier.cydsn\codegentemp\projet_entier.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\projet_entier.cydsn\codegentemp\projet_entier.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\US_40kHz:PWMUDB:km_run\
	\US_40kHz:PWMUDB:ctrl_enable\
	\US_40kHz:PWMUDB:control_7\
	\US_40kHz:PWMUDB:control_6\
	\US_40kHz:PWMUDB:control_5\
	\US_40kHz:PWMUDB:control_4\
	\US_40kHz:PWMUDB:control_3\
	\US_40kHz:PWMUDB:control_2\
	\US_40kHz:PWMUDB:control_1\
	\US_40kHz:PWMUDB:control_0\
	\US_40kHz:PWMUDB:ctrl_cmpmode2_2\
	\US_40kHz:PWMUDB:ctrl_cmpmode2_1\
	\US_40kHz:PWMUDB:ctrl_cmpmode2_0\
	\US_40kHz:PWMUDB:ctrl_cmpmode1_2\
	\US_40kHz:PWMUDB:ctrl_cmpmode1_1\
	\US_40kHz:PWMUDB:ctrl_cmpmode1_0\
	\US_40kHz:PWMUDB:capt_rising\
	\US_40kHz:PWMUDB:capt_falling\
	\US_40kHz:PWMUDB:trig_rise\
	\US_40kHz:PWMUDB:trig_fall\
	\US_40kHz:PWMUDB:sc_kill\
	\US_40kHz:PWMUDB:min_kill\
	\US_40kHz:PWMUDB:km_tc\
	\US_40kHz:PWMUDB:db_tc\
	\US_40kHz:PWMUDB:dith_sel\
	\US_40kHz:Net_101\
	\US_40kHz:Net_96\
	\US_40kHz:PWMUDB:MODULE_1:b_31\
	\US_40kHz:PWMUDB:MODULE_1:b_30\
	\US_40kHz:PWMUDB:MODULE_1:b_29\
	\US_40kHz:PWMUDB:MODULE_1:b_28\
	\US_40kHz:PWMUDB:MODULE_1:b_27\
	\US_40kHz:PWMUDB:MODULE_1:b_26\
	\US_40kHz:PWMUDB:MODULE_1:b_25\
	\US_40kHz:PWMUDB:MODULE_1:b_24\
	\US_40kHz:PWMUDB:MODULE_1:b_23\
	\US_40kHz:PWMUDB:MODULE_1:b_22\
	\US_40kHz:PWMUDB:MODULE_1:b_21\
	\US_40kHz:PWMUDB:MODULE_1:b_20\
	\US_40kHz:PWMUDB:MODULE_1:b_19\
	\US_40kHz:PWMUDB:MODULE_1:b_18\
	\US_40kHz:PWMUDB:MODULE_1:b_17\
	\US_40kHz:PWMUDB:MODULE_1:b_16\
	\US_40kHz:PWMUDB:MODULE_1:b_15\
	\US_40kHz:PWMUDB:MODULE_1:b_14\
	\US_40kHz:PWMUDB:MODULE_1:b_13\
	\US_40kHz:PWMUDB:MODULE_1:b_12\
	\US_40kHz:PWMUDB:MODULE_1:b_11\
	\US_40kHz:PWMUDB:MODULE_1:b_10\
	\US_40kHz:PWMUDB:MODULE_1:b_9\
	\US_40kHz:PWMUDB:MODULE_1:b_8\
	\US_40kHz:PWMUDB:MODULE_1:b_7\
	\US_40kHz:PWMUDB:MODULE_1:b_6\
	\US_40kHz:PWMUDB:MODULE_1:b_5\
	\US_40kHz:PWMUDB:MODULE_1:b_4\
	\US_40kHz:PWMUDB:MODULE_1:b_3\
	\US_40kHz:PWMUDB:MODULE_1:b_2\
	\US_40kHz:PWMUDB:MODULE_1:b_1\
	\US_40kHz:PWMUDB:MODULE_1:b_0\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:a_31\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:a_30\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:a_29\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:a_28\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:a_27\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:a_26\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:a_25\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:a_24\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_31\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_30\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_29\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_28\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_27\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_26\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_25\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_24\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_23\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_22\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_21\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_20\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_19\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_18\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_17\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_16\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_15\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_14\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_13\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_12\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_11\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_10\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_9\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_8\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_7\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_6\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_5\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_4\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_3\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_2\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_1\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:b_0\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_31\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_30\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_29\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_28\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_27\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_26\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_25\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_24\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_23\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_22\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_21\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_20\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_19\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_18\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_17\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_16\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_15\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_14\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_13\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_12\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_11\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_10\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_9\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_8\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_7\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_6\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_5\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_4\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_3\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_2\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_386
	Net_380
	Net_379
	\US_40kHz:Net_113\
	\US_40kHz:Net_107\
	\US_40kHz:Net_114\
	\Detect_Seuil_Recept:Net_9\
	\Timer_US:Net_260\
	Net_411
	\Timer_US:Net_53\
	\Timer_US:TimerUDB:ctrl_enable\
	\Timer_US:TimerUDB:ctrl_ten\
	\Timer_US:TimerUDB:control_7\
	\Timer_US:TimerUDB:control_6\
	\Timer_US:TimerUDB:control_5\
	\Timer_US:TimerUDB:control_4\
	\Timer_US:TimerUDB:control_3\
	\Timer_US:TimerUDB:control_2\
	\Timer_US:TimerUDB:ctrl_tmode_1\
	\Timer_US:TimerUDB:ctrl_tmode_0\
	Net_542
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_1\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_1\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_0\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_0\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_1\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_1\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lti_0\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gti_0\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_0\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_0\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xneq\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlt\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlte\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgt\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgte\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:lt\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:gt\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:gte\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:lte\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_2:neq\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_1\
	\Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_0\
	\Timer_US:TimerUDB:zeros_3\
	\Timer_US:Net_102\
	\Timer_US:Net_266\
	Net_503
	\Counter_1:Net_82\
	\Counter_1:Net_91\
	\Counter_1:Net_102\
	\Counter_1:CounterUDB:ctrl_cmod_2\
	\Counter_1:CounterUDB:ctrl_cmod_1\
	\Counter_1:CounterUDB:ctrl_cmod_0\
	Net_501
	Net_479
	Net_480
	Net_481
	Net_483
	Net_484
	Net_485
	Net_486
	\Timer_periode:Net_260\
	Net_567
	\Timer_periode:Net_53\
	\Timer_periode:TimerUDB:ctrl_ten\
	\Timer_periode:TimerUDB:ctrl_cmode_0\
	\Timer_periode:TimerUDB:ctrl_tmode_1\
	\Timer_periode:TimerUDB:ctrl_tmode_0\
	\Timer_periode:TimerUDB:ctrl_ic_1\
	\Timer_periode:TimerUDB:ctrl_ic_0\
	Net_566
	\Timer_periode:TimerUDB:zeros_3\
	\Timer_periode:Net_102\
	\Timer_periode:Net_266\
	\PWM_Front:PWMUDB:km_run\
	\PWM_Front:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Front:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Front:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Front:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Front:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Front:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Front:PWMUDB:capt_rising\
	\PWM_Front:PWMUDB:capt_falling\
	\PWM_Front:PWMUDB:trig_rise\
	\PWM_Front:PWMUDB:trig_fall\
	\PWM_Front:PWMUDB:sc_kill\
	\PWM_Front:PWMUDB:min_kill\
	\PWM_Front:PWMUDB:km_tc\
	\PWM_Front:PWMUDB:db_tc\
	\PWM_Front:PWMUDB:dith_sel\
	\PWM_Front:Net_101\
	\PWM_Front:Net_96\
	\PWM_Front:PWMUDB:MODULE_4:b_31\
	\PWM_Front:PWMUDB:MODULE_4:b_30\
	\PWM_Front:PWMUDB:MODULE_4:b_29\
	\PWM_Front:PWMUDB:MODULE_4:b_28\
	\PWM_Front:PWMUDB:MODULE_4:b_27\
	\PWM_Front:PWMUDB:MODULE_4:b_26\
	\PWM_Front:PWMUDB:MODULE_4:b_25\
	\PWM_Front:PWMUDB:MODULE_4:b_24\
	\PWM_Front:PWMUDB:MODULE_4:b_23\
	\PWM_Front:PWMUDB:MODULE_4:b_22\
	\PWM_Front:PWMUDB:MODULE_4:b_21\
	\PWM_Front:PWMUDB:MODULE_4:b_20\
	\PWM_Front:PWMUDB:MODULE_4:b_19\
	\PWM_Front:PWMUDB:MODULE_4:b_18\
	\PWM_Front:PWMUDB:MODULE_4:b_17\
	\PWM_Front:PWMUDB:MODULE_4:b_16\
	\PWM_Front:PWMUDB:MODULE_4:b_15\
	\PWM_Front:PWMUDB:MODULE_4:b_14\
	\PWM_Front:PWMUDB:MODULE_4:b_13\
	\PWM_Front:PWMUDB:MODULE_4:b_12\
	\PWM_Front:PWMUDB:MODULE_4:b_11\
	\PWM_Front:PWMUDB:MODULE_4:b_10\
	\PWM_Front:PWMUDB:MODULE_4:b_9\
	\PWM_Front:PWMUDB:MODULE_4:b_8\
	\PWM_Front:PWMUDB:MODULE_4:b_7\
	\PWM_Front:PWMUDB:MODULE_4:b_6\
	\PWM_Front:PWMUDB:MODULE_4:b_5\
	\PWM_Front:PWMUDB:MODULE_4:b_4\
	\PWM_Front:PWMUDB:MODULE_4:b_3\
	\PWM_Front:PWMUDB:MODULE_4:b_2\
	\PWM_Front:PWMUDB:MODULE_4:b_1\
	\PWM_Front:PWMUDB:MODULE_4:b_0\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:a_31\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:a_30\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:a_29\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:a_28\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:a_27\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:a_26\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:a_25\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:a_24\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_31\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_30\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_29\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_28\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_27\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_26\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_25\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_24\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_23\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_22\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_21\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_20\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_19\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_18\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_17\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_16\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_15\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_14\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_13\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_12\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_11\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_10\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_9\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_8\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_7\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_6\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_5\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_4\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_3\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_2\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_1\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:b_0\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_31\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_30\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_29\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_28\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_27\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_26\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_25\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_24\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_23\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_22\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_21\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_20\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_19\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_18\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_17\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_16\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_15\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_14\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_13\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_12\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_11\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_10\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_9\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_8\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_7\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_6\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_5\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_4\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_3\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_2\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_780
	Net_774
	Net_771
	\PWM_Front:Net_113\
	\PWM_Front:Net_107\
	\PWM_Front:Net_114\
	\PWM_Back:PWMUDB:km_run\
	\PWM_Back:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Back:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Back:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Back:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Back:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Back:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Back:PWMUDB:capt_rising\
	\PWM_Back:PWMUDB:capt_falling\
	\PWM_Back:PWMUDB:trig_rise\
	\PWM_Back:PWMUDB:trig_fall\
	\PWM_Back:PWMUDB:sc_kill\
	\PWM_Back:PWMUDB:min_kill\
	\PWM_Back:PWMUDB:km_tc\
	\PWM_Back:PWMUDB:db_tc\
	\PWM_Back:PWMUDB:dith_sel\
	\PWM_Back:Net_101\
	\PWM_Back:Net_96\
	\PWM_Back:PWMUDB:MODULE_5:b_31\
	\PWM_Back:PWMUDB:MODULE_5:b_30\
	\PWM_Back:PWMUDB:MODULE_5:b_29\
	\PWM_Back:PWMUDB:MODULE_5:b_28\
	\PWM_Back:PWMUDB:MODULE_5:b_27\
	\PWM_Back:PWMUDB:MODULE_5:b_26\
	\PWM_Back:PWMUDB:MODULE_5:b_25\
	\PWM_Back:PWMUDB:MODULE_5:b_24\
	\PWM_Back:PWMUDB:MODULE_5:b_23\
	\PWM_Back:PWMUDB:MODULE_5:b_22\
	\PWM_Back:PWMUDB:MODULE_5:b_21\
	\PWM_Back:PWMUDB:MODULE_5:b_20\
	\PWM_Back:PWMUDB:MODULE_5:b_19\
	\PWM_Back:PWMUDB:MODULE_5:b_18\
	\PWM_Back:PWMUDB:MODULE_5:b_17\
	\PWM_Back:PWMUDB:MODULE_5:b_16\
	\PWM_Back:PWMUDB:MODULE_5:b_15\
	\PWM_Back:PWMUDB:MODULE_5:b_14\
	\PWM_Back:PWMUDB:MODULE_5:b_13\
	\PWM_Back:PWMUDB:MODULE_5:b_12\
	\PWM_Back:PWMUDB:MODULE_5:b_11\
	\PWM_Back:PWMUDB:MODULE_5:b_10\
	\PWM_Back:PWMUDB:MODULE_5:b_9\
	\PWM_Back:PWMUDB:MODULE_5:b_8\
	\PWM_Back:PWMUDB:MODULE_5:b_7\
	\PWM_Back:PWMUDB:MODULE_5:b_6\
	\PWM_Back:PWMUDB:MODULE_5:b_5\
	\PWM_Back:PWMUDB:MODULE_5:b_4\
	\PWM_Back:PWMUDB:MODULE_5:b_3\
	\PWM_Back:PWMUDB:MODULE_5:b_2\
	\PWM_Back:PWMUDB:MODULE_5:b_1\
	\PWM_Back:PWMUDB:MODULE_5:b_0\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:a_31\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:a_30\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:a_29\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:a_28\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:a_27\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:a_26\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:a_25\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:a_24\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_31\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_30\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_29\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_28\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_27\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_26\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_25\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_24\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_23\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_22\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_21\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_20\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_19\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_18\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_17\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_16\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_15\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_14\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_13\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_12\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_11\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_10\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_9\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_8\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_7\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_6\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_5\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_4\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_3\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_2\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_1\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:b_0\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_31\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_30\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_29\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_28\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_27\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_26\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_25\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_24\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_23\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_22\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_21\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_20\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_19\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_18\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_17\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_16\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_15\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_14\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_13\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_12\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_11\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_10\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_9\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_8\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_7\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_6\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_5\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_4\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_3\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_2\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_836
	Net_830
	Net_827
	\PWM_Back:Net_113\
	\PWM_Back:Net_107\
	\PWM_Back:Net_114\
	\XBee_UART:BUART:tx_hd_send_break\
	\XBee_UART:BUART:tx_ctrl_mark\
	\XBee_UART:BUART:reset_sr\
	Net_1246
	Net_860
	Net_861
	\XBee_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\XBee_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\XBee_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\XBee_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_855
	\XBee_UART:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\XBee_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\XBee_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\XBee_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\XBee_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\XBee_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\XBee_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\XBee_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\XBee_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\XBee_UART:BUART:sRX:MODULE_10:g1:a0:xeq\
	\XBee_UART:BUART:sRX:MODULE_10:g1:a0:xlt\
	\XBee_UART:BUART:sRX:MODULE_10:g1:a0:xlte\
	\XBee_UART:BUART:sRX:MODULE_10:g1:a0:xgt\
	\XBee_UART:BUART:sRX:MODULE_10:g1:a0:xgte\
	\XBee_UART:BUART:sRX:MODULE_10:lt\
	\XBee_UART:BUART:sRX:MODULE_10:eq\
	\XBee_UART:BUART:sRX:MODULE_10:gt\
	\XBee_UART:BUART:sRX:MODULE_10:gte\
	\XBee_UART:BUART:sRX:MODULE_10:lte\
	Net_932
	Net_933
	Net_934
	Net_936
	Net_937
	Net_938
	Net_939

    Synthesized names
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_31\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_30\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_29\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_28\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_27\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_26\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_25\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_24\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_23\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_22\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_21\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_20\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_19\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_18\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_17\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_16\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_15\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_14\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_13\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_12\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_11\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_10\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_9\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_8\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_7\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_6\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_5\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_4\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_3\
	\US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_31\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_30\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_29\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_28\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_27\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_26\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_25\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_24\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_23\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_22\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_21\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_20\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_19\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_18\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_17\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_16\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_15\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_14\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_13\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_12\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_11\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_10\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_9\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_8\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_7\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_6\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_5\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_4\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_3\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_2\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_31\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_30\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_29\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_28\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_27\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_26\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_25\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_24\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_23\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_22\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_21\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_20\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_19\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_18\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_17\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_16\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_15\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_14\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_13\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_12\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_11\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_10\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_9\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_8\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_7\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_6\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_5\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_4\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_3\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_2\

Deleted 513 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \US_40kHz:PWMUDB:trig_out\ to one
Aliasing \US_40kHz:PWMUDB:runmode_enable\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:runmode_enable\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:ltch_kill_reg\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:ltch_kill_reg\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:min_kill_reg\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:min_kill_reg\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:final_kill\ to one
Aliasing \US_40kHz:PWMUDB:dith_count_1\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:dith_count_1\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:dith_count_0\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:dith_count_0\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:reset\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:status_6\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:status_4\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:cmp1_status_reg\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:cmp1_status_reg\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:cmp2_status_reg\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:cmp2_status_reg\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:final_kill_reg\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:final_kill_reg\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:cs_addr_0\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing zero to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:pwm_temp\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_23\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_22\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_21\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_20\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_19\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_18\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_17\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_16\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_15\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_14\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_13\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_12\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_11\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_10\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_9\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_8\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_7\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_6\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_5\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_4\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_3\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_2\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__PWM_US_2_net_0 to one
Aliasing tmpOE__PWM_US_1_net_0 to one
Aliasing \Detect_Seuil_Recept:clock\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \V_seuil:Net_83\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \V_seuil:Net_81\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \V_seuil:Net_82\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing tmpOE__Signal_US_net_0 to one
Aliasing \Timer_US:TimerUDB:control_1\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Timer_US:TimerUDB:control_0\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Timer_US:TimerUDB:ctrl_cmode_1\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Timer_US:TimerUDB:ctrl_cmode_0\ to one
Aliasing \Timer_US:TimerUDB:trigger_enable\ to one
Aliasing \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN4_1 to MODIN2_1
Aliasing MODIN4_0 to MODIN2_0
Aliasing \Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Timer_US:TimerUDB:status_6\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Timer_US:TimerUDB:status_5\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Timer_US:TimerUDB:status_4\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Timer_US:TimerUDB:status_0\ to \Timer_US:TimerUDB:tc_i\
Aliasing \Timer_US:TimerUDB:cs_addr_2\ to \US_40kHz:PWMUDB:hwEnable\
Aliasing \Ampli_Recept:Net_36\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Ampli_Recept:Net_40\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Ampli_Recept:Net_37\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Ampli_Recept:Net_38\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \CharLCD_1:tmpOE__LCDPort_net_6\ to one
Aliasing \CharLCD_1:tmpOE__LCDPort_net_5\ to one
Aliasing \CharLCD_1:tmpOE__LCDPort_net_4\ to one
Aliasing \CharLCD_1:tmpOE__LCDPort_net_3\ to one
Aliasing \CharLCD_1:tmpOE__LCDPort_net_2\ to one
Aliasing \CharLCD_1:tmpOE__LCDPort_net_1\ to one
Aliasing \CharLCD_1:tmpOE__LCDPort_net_0\ to one
Aliasing \Counter_1:Net_95\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Counter_1:CounterUDB:ctrl_capmode_1\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Counter_1:CounterUDB:ctrl_capmode_0\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Counter_1:CounterUDB:capt_rising\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Counter_1:CounterUDB:reset\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Counter_1:CounterUDB:tc_i\ to \Counter_1:CounterUDB:reload_tc\
Aliasing \Control_Reg_1:clk\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Control_Reg_1:rst\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing tmpOE__Pin_4_net_0 to one
Aliasing Net_12 to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Timer_periode:TimerUDB:ctrl_cmode_1\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Timer_periode:TimerUDB:trigger_enable\ to one
Aliasing \Timer_periode:TimerUDB:status_6\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Timer_periode:TimerUDB:status_5\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Timer_periode:TimerUDB:status_4\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Timer_periode:TimerUDB:status_0\ to \Timer_periode:TimerUDB:tc_i\
Aliasing tmpOE__Moteur_FL_inA_net_0 to one
Aliasing \PWM_Front:PWMUDB:hwCapture\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:trig_out\ to one
Aliasing \PWM_Front:PWMUDB:runmode_enable\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:runmode_enable\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:ltch_kill_reg\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:ltch_kill_reg\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:min_kill_reg\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:min_kill_reg\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:final_kill\ to one
Aliasing \PWM_Front:PWMUDB:dith_count_1\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:dith_count_1\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:dith_count_0\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:dith_count_0\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:reset\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:status_6\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:status_4\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:cmp1_status_reg\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:cmp1_status_reg\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:cmp2_status_reg\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:cmp2_status_reg\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:final_kill_reg\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:final_kill_reg\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:cs_addr_0\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:pwm_temp\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_23\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_22\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_21\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_20\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_19\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_18\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_17\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_16\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_15\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_14\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_13\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_12\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_11\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_10\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_9\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_8\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_7\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_6\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_5\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_4\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_3\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_2\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_Back:PWMUDB:hwCapture\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:trig_out\ to one
Aliasing \PWM_Back:PWMUDB:runmode_enable\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:runmode_enable\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:ltch_kill_reg\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:ltch_kill_reg\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:min_kill_reg\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:min_kill_reg\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:final_kill\ to one
Aliasing \PWM_Back:PWMUDB:dith_count_1\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:dith_count_1\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:dith_count_0\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:dith_count_0\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:reset\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:status_6\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:status_4\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:cmp1_status_reg\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:cmp1_status_reg\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:cmp2_status_reg\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:cmp2_status_reg\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:final_kill_reg\\R\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:final_kill_reg\\S\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:cs_addr_0\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:pwm_temp\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_23\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_22\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_21\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_20\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_19\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_18\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_17\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_16\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_15\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_14\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_13\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_12\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_11\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_10\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_9\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_8\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_7\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_6\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_5\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_4\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_3\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_2\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \XBee_UART:BUART:HalfDuplexSend\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \XBee_UART:BUART:FinalParityType_1\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \XBee_UART:BUART:FinalParityType_0\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \XBee_UART:BUART:FinalAddrMode_2\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \XBee_UART:BUART:FinalAddrMode_1\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \XBee_UART:BUART:FinalAddrMode_0\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \XBee_UART:BUART:rx_count7_bit8_wire\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \XBee_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \XBee_UART:BUART:sRX:s23Poll:MODIN8_1\ to \XBee_UART:BUART:sRX:s23Poll:MODIN7_1\
Aliasing \XBee_UART:BUART:sRX:s23Poll:MODIN8_0\ to \XBee_UART:BUART:sRX:s23Poll:MODIN7_0\
Aliasing \XBee_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \XBee_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to one
Aliasing \XBee_UART:BUART:sRX:s23Poll:MODIN9_1\ to \XBee_UART:BUART:sRX:s23Poll:MODIN7_1\
Aliasing \XBee_UART:BUART:sRX:s23Poll:MODIN9_0\ to \XBee_UART:BUART:sRX:s23Poll:MODIN7_0\
Aliasing \XBee_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to one
Aliasing \XBee_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \XBee_UART:BUART:rx_status_1\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \XBee_UART:BUART:sRX:MODULE_9:g2:a0:newa_6\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \XBee_UART:BUART:sRX:MODULE_9:g2:a0:newa_5\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \XBee_UART:BUART:sRX:MODULE_9:g2:a0:newa_4\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \XBee_UART:BUART:sRX:MODULE_9:g2:a0:newb_6\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \XBee_UART:BUART:sRX:MODULE_9:g2:a0:newb_5\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \XBee_UART:BUART:sRX:MODULE_9:g2:a0:newb_4\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \XBee_UART:BUART:sRX:MODULE_9:g2:a0:newb_3\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \XBee_UART:BUART:sRX:MODULE_9:g2:a0:newb_2\ to one
Aliasing \XBee_UART:BUART:sRX:MODULE_9:g2:a0:newb_1\ to one
Aliasing \XBee_UART:BUART:sRX:MODULE_9:g2:a0:newb_0\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \XBee_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__XBee_Rx_net_0 to one
Aliasing \ctrl_moteur:clk\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \ctrl_moteur:rst\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \ctrl_led:clk\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \ctrl_led:rst\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing tmpOE__PWM_FL_net_0 to one
Aliasing tmpOE__PWM_FR_net_0 to one
Aliasing tmpOE__PWM_BL_net_0 to one
Aliasing tmpOE__PWM_BR_net_0 to one
Aliasing tmpOE__Moteur_FR_inA_net_0 to one
Aliasing tmpOE__Moteur_BL_inA_net_0 to one
Aliasing tmpOE__Moteur_BR_inA_net_0 to one
Aliasing tmpOE__Moteur_FL_inB_net_0 to one
Aliasing tmpOE__Moteur_FR_inB_net_0 to one
Aliasing tmpOE__Moteur_BL_inB_net_0 to one
Aliasing tmpOE__Moteur_BR_inB_net_0 to one
Aliasing tmpOE__LED_out_net_0 to one
Aliasing \US_40kHz:PWMUDB:min_kill_reg\\D\ to one
Aliasing \US_40kHz:PWMUDB:prevCapture\\D\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:trig_last\\D\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \US_40kHz:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \US_40kHz:PWMUDB:tc_i_reg\\D\ to \US_40kHz:PWMUDB:status_2\
Aliasing \Timer_US:TimerUDB:hwEnable_reg\\D\ to \Timer_US:TimerUDB:run_mode\
Aliasing \Counter_1:CounterUDB:prevCapture\\D\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Counter_1:CounterUDB:cmp_out_reg_i\\D\ to \Counter_1:CounterUDB:prevCompare\\D\
Aliasing \Timer_periode:TimerUDB:capture_last\\D\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \Timer_periode:TimerUDB:hwEnable_reg\\D\ to \Timer_periode:TimerUDB:run_mode\
Aliasing \Timer_periode:TimerUDB:capture_out_reg_i\\D\ to \Timer_periode:TimerUDB:capt_fifo_load_int\
Aliasing \PWM_Front:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Front:PWMUDB:prevCapture\\D\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:trig_last\\D\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Front:PWMUDB:tc_i_reg\\D\ to \PWM_Front:PWMUDB:status_2\
Aliasing \PWM_Back:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Back:PWMUDB:prevCapture\\D\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:trig_last\\D\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Back:PWMUDB:tc_i_reg\\D\ to \PWM_Back:PWMUDB:status_2\
Aliasing \XBee_UART:BUART:reset_reg\\D\ to \US_40kHz:PWMUDB:hwCapture\
Aliasing \XBee_UART:BUART:rx_break_status\\D\ to \US_40kHz:PWMUDB:hwCapture\
Removing Lhs of wire \US_40kHz:PWMUDB:hwEnable\[28] = Net_545[29]
Removing Rhs of wire Net_545[29] = \Control_Reg_1:control_out_0\[803]
Removing Rhs of wire Net_545[29] = \Control_Reg_1:control_0\[826]
Removing Lhs of wire \US_40kHz:PWMUDB:trig_out\[33] = one[7]
Removing Lhs of wire \US_40kHz:PWMUDB:runmode_enable\\R\[35] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:runmode_enable\\S\[36] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:final_enable\[37] = \US_40kHz:PWMUDB:runmode_enable\[34]
Removing Lhs of wire \US_40kHz:PWMUDB:ltch_kill_reg\\R\[41] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:ltch_kill_reg\\S\[42] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:min_kill_reg\\R\[43] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:min_kill_reg\\S\[44] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:final_kill\[47] = one[7]
Removing Lhs of wire \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_1\[51] = \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_1\[341]
Removing Lhs of wire \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_0\[53] = \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_0\[342]
Removing Lhs of wire \US_40kHz:PWMUDB:dith_count_1\\R\[54] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:dith_count_1\\S\[55] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:dith_count_0\\R\[56] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:dith_count_0\\S\[57] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:reset\[60] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:status_6\[61] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Rhs of wire \US_40kHz:PWMUDB:status_5\[62] = \US_40kHz:PWMUDB:final_kill_reg\[77]
Removing Lhs of wire \US_40kHz:PWMUDB:status_4\[63] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Rhs of wire \US_40kHz:PWMUDB:status_3\[64] = \US_40kHz:PWMUDB:fifo_full\[84]
Removing Rhs of wire \US_40kHz:PWMUDB:status_1\[66] = \US_40kHz:PWMUDB:cmp2_status_reg\[76]
Removing Rhs of wire \US_40kHz:PWMUDB:status_0\[67] = \US_40kHz:PWMUDB:cmp1_status_reg\[75]
Removing Lhs of wire \US_40kHz:PWMUDB:cmp1_status_reg\\R\[78] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:cmp1_status_reg\\S\[79] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:cmp2_status_reg\\R\[80] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:cmp2_status_reg\\S\[81] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:final_kill_reg\\R\[82] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:final_kill_reg\\S\[83] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:cs_addr_2\[85] = \US_40kHz:PWMUDB:tc_i\[39]
Removing Lhs of wire \US_40kHz:PWMUDB:cs_addr_1\[86] = \US_40kHz:PWMUDB:runmode_enable\[34]
Removing Lhs of wire \US_40kHz:PWMUDB:cs_addr_0\[87] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Rhs of wire zero[89] = \US_40kHz:PWMUDB:hwCapture\[27]
Removing Lhs of wire \US_40kHz:PWMUDB:compare1\[169] = \US_40kHz:PWMUDB:cmp1_less\[140]
Removing Rhs of wire Net_491[180] = \US_40kHz:PWMUDB:pwm1_i_reg\[173]
Removing Rhs of wire Net_272[181] = \US_40kHz:PWMUDB:pwm2_i_reg\[175]
Removing Lhs of wire \US_40kHz:PWMUDB:pwm_temp\[182] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_23\[223] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_22\[224] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_21\[225] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_20\[226] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_19\[227] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_18\[228] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_17\[229] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_16\[230] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_15\[231] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_14\[232] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_13\[233] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_12\[234] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_11\[235] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_10\[236] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_9\[237] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_8\[238] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_7\[239] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_6\[240] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_5\[241] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_4\[242] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_3\[243] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_2\[244] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_1\[245] = \US_40kHz:PWMUDB:MODIN1_1\[246]
Removing Lhs of wire \US_40kHz:PWMUDB:MODIN1_1\[246] = \US_40kHz:PWMUDB:dith_count_1\[50]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_0\[247] = \US_40kHz:PWMUDB:MODIN1_0\[248]
Removing Lhs of wire \US_40kHz:PWMUDB:MODIN1_0\[248] = \US_40kHz:PWMUDB:dith_count_0\[52]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[380] = one[7]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[381] = one[7]
Removing Lhs of wire tmpOE__PWM_US_2_net_0[390] = one[7]
Removing Lhs of wire tmpOE__PWM_US_1_net_0[396] = one[7]
Removing Lhs of wire \Detect_Seuil_Recept:clock\[404] = zero[89]
Removing Rhs of wire Net_495[406] = \Detect_Seuil_Recept:Net_1\[405]
Removing Lhs of wire \V_seuil:Net_83\[409] = zero[89]
Removing Lhs of wire \V_seuil:Net_81\[410] = zero[89]
Removing Lhs of wire \V_seuil:Net_82\[411] = zero[89]
Removing Lhs of wire tmpOE__Signal_US_net_0[415] = one[7]
Removing Rhs of wire Net_596[424] = \Timer_US:Net_55\[425]
Removing Lhs of wire \Timer_US:TimerUDB:control_1\[438] = zero[89]
Removing Lhs of wire \Timer_US:TimerUDB:control_0\[439] = zero[89]
Removing Lhs of wire \Timer_US:TimerUDB:ctrl_cmode_1\[440] = zero[89]
Removing Lhs of wire \Timer_US:TimerUDB:ctrl_cmode_0\[441] = one[7]
Removing Lhs of wire \Timer_US:TimerUDB:ctrl_ic_1\[444] = zero[89]
Removing Lhs of wire \Timer_US:TimerUDB:ctrl_ic_0\[445] = zero[89]
Removing Rhs of wire \Timer_US:TimerUDB:timer_enable\[450] = \Timer_US:TimerUDB:runmode_enable\[524]
Removing Rhs of wire \Timer_US:TimerUDB:run_mode\[451] = \Timer_US:TimerUDB:hwEnable\[452]
Removing Lhs of wire \Timer_US:TimerUDB:run_mode\[451] = Net_553[459]
Removing Lhs of wire \Timer_US:TimerUDB:trigger_enable\[454] = one[7]
Removing Lhs of wire \Timer_US:TimerUDB:tc_i\[456] = \Timer_US:TimerUDB:status_tc\[453]
Removing Rhs of wire Net_553[459] = cy_srff_1[833]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[463] = \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\[502]
Removing Rhs of wire add_vv_vv_MODGEN_3_1[464] = \Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_1\[519]
Removing Rhs of wire add_vv_vv_MODGEN_3_0[466] = \Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_0\[520]
Removing Lhs of wire \Timer_US:TimerUDB:capt_fifo_load_int\[468] = \Timer_US:TimerUDB:capt_int_temp\[467]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_1\[469] = MODIN2_1[470]
Removing Rhs of wire MODIN2_1[470] = \Timer_US:TimerUDB:int_capt_count_1\[462]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_0\[471] = MODIN2_0[472]
Removing Rhs of wire MODIN2_0[472] = \Timer_US:TimerUDB:int_capt_count_0\[465]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_1\[473] = MODIN3_1[474]
Removing Lhs of wire MODIN3_1[474] = zero[89]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_0\[475] = MODIN3_0[476]
Removing Lhs of wire MODIN3_0[476] = zero[89]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_1\[477] = MODIN2_1[470]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_0\[478] = MODIN2_0[472]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_1\[479] = zero[89]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_0\[480] = zero[89]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_1\[481] = MODIN2_1[470]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_0\[482] = MODIN2_0[472]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_1\[483] = zero[89]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_0\[484] = zero[89]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_0\[487] = one[7]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_0\[488] = \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\[486]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eqi_0\[490] = \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\[489]
Removing Rhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\[502] = \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_1\[491]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_1\[513] = MODIN2_1[470]
Removing Lhs of wire MODIN4_1[514] = MODIN2_1[470]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_0\[515] = MODIN2_0[472]
Removing Lhs of wire MODIN4_0[516] = MODIN2_0[472]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[522] = one[7]
Removing Lhs of wire \Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[523] = one[7]
Removing Lhs of wire \Timer_US:TimerUDB:status_6\[526] = zero[89]
Removing Lhs of wire \Timer_US:TimerUDB:status_5\[527] = zero[89]
Removing Lhs of wire \Timer_US:TimerUDB:status_4\[528] = zero[89]
Removing Lhs of wire \Timer_US:TimerUDB:status_0\[529] = \Timer_US:TimerUDB:status_tc\[453]
Removing Lhs of wire \Timer_US:TimerUDB:status_1\[530] = \Timer_US:TimerUDB:capt_int_temp\[467]
Removing Rhs of wire \Timer_US:TimerUDB:status_2\[531] = \Timer_US:TimerUDB:fifo_full\[532]
Removing Rhs of wire \Timer_US:TimerUDB:status_3\[533] = \Timer_US:TimerUDB:fifo_nempty\[534]
Removing Lhs of wire \Timer_US:TimerUDB:cs_addr_2\[536] = Net_545[29]
Removing Lhs of wire \Timer_US:TimerUDB:cs_addr_1\[537] = \Timer_US:TimerUDB:trig_reg\[525]
Removing Lhs of wire \Timer_US:TimerUDB:cs_addr_0\[538] = \Timer_US:TimerUDB:per_zero\[455]
Removing Lhs of wire \Ampli_Recept:Net_36\[670] = zero[89]
Removing Lhs of wire \Ampli_Recept:Net_40\[671] = zero[89]
Removing Lhs of wire \Ampli_Recept:Net_37\[672] = zero[89]
Removing Lhs of wire \Ampli_Recept:Net_38\[673] = zero[89]
Removing Lhs of wire \CharLCD_1:tmpOE__LCDPort_net_6\[678] = one[7]
Removing Lhs of wire \CharLCD_1:tmpOE__LCDPort_net_5\[679] = one[7]
Removing Lhs of wire \CharLCD_1:tmpOE__LCDPort_net_4\[680] = one[7]
Removing Lhs of wire \CharLCD_1:tmpOE__LCDPort_net_3\[681] = one[7]
Removing Lhs of wire \CharLCD_1:tmpOE__LCDPort_net_2\[682] = one[7]
Removing Lhs of wire \CharLCD_1:tmpOE__LCDPort_net_1\[683] = one[7]
Removing Lhs of wire \CharLCD_1:tmpOE__LCDPort_net_0\[684] = one[7]
Removing Rhs of wire Net_500[704] = \Counter_1:Net_49\[705]
Removing Rhs of wire Net_500[704] = \Counter_1:CounterUDB:tc_reg_i\[761]
Removing Lhs of wire \Counter_1:Net_89\[707] = zero[89]
Removing Lhs of wire \Counter_1:Net_95\[708] = zero[89]
Removing Lhs of wire \Counter_1:CounterUDB:ctrl_capmode_1\[716] = zero[89]
Removing Lhs of wire \Counter_1:CounterUDB:ctrl_capmode_0\[717] = zero[89]
Removing Lhs of wire \Counter_1:CounterUDB:ctrl_enable\[729] = \Counter_1:CounterUDB:control_7\[721]
Removing Lhs of wire \Counter_1:CounterUDB:capt_rising\[731] = zero[89]
Removing Lhs of wire \Counter_1:CounterUDB:capt_falling\[732] = \Counter_1:CounterUDB:prevCapture\[730]
Removing Rhs of wire \Counter_1:CounterUDB:reload\[735] = \Counter_1:CounterUDB:reload_tc\[736]
Removing Lhs of wire \Counter_1:CounterUDB:final_enable\[737] = \Counter_1:CounterUDB:control_7\[721]
Removing Lhs of wire \Counter_1:CounterUDB:counter_enable\[738] = \Counter_1:CounterUDB:control_7\[721]
Removing Rhs of wire \Counter_1:CounterUDB:status_0\[739] = \Counter_1:CounterUDB:cmp_out_status\[740]
Removing Rhs of wire \Counter_1:CounterUDB:status_1\[741] = \Counter_1:CounterUDB:per_zero\[742]
Removing Rhs of wire \Counter_1:CounterUDB:status_2\[743] = \Counter_1:CounterUDB:overflow_status\[744]
Removing Rhs of wire \Counter_1:CounterUDB:status_3\[745] = \Counter_1:CounterUDB:underflow_status\[746]
Removing Lhs of wire \Counter_1:CounterUDB:status_4\[747] = \Counter_1:CounterUDB:hwCapture\[734]
Removing Rhs of wire \Counter_1:CounterUDB:status_5\[748] = \Counter_1:CounterUDB:fifo_full\[749]
Removing Rhs of wire \Counter_1:CounterUDB:status_6\[750] = \Counter_1:CounterUDB:fifo_nempty\[751]
Removing Lhs of wire \Counter_1:CounterUDB:reset\[753] = zero[89]
Removing Lhs of wire \Counter_1:CounterUDB:dp_dir\[755] = zero[89]
Removing Lhs of wire \Counter_1:CounterUDB:tc_i\[760] = \Counter_1:CounterUDB:reload\[735]
Removing Rhs of wire \Counter_1:CounterUDB:cmp_out_i\[762] = \Counter_1:CounterUDB:cmp_equal\[763]
Removing Lhs of wire \Counter_1:CounterUDB:cs_addr_2\[769] = zero[89]
Removing Lhs of wire \Counter_1:CounterUDB:cs_addr_1\[770] = \Counter_1:CounterUDB:count_enable\[768]
Removing Lhs of wire \Counter_1:CounterUDB:cs_addr_0\[771] = \Counter_1:CounterUDB:reload\[735]
Removing Lhs of wire \Control_Reg_1:clk\[801] = zero[89]
Removing Lhs of wire \Control_Reg_1:rst\[802] = zero[89]
Removing Lhs of wire tmpOE__Pin_4_net_0[828] = one[7]
Removing Lhs of wire Net_12[836] = zero[89]
Removing Rhs of wire Net_562[838] = \Timer_periode:Net_55\[839]
Removing Lhs of wire \Timer_periode:TimerUDB:ctrl_enable\[855] = \Timer_periode:TimerUDB:control_7\[847]
Removing Lhs of wire \Timer_periode:TimerUDB:ctrl_cmode_1\[857] = zero[89]
Removing Rhs of wire \Timer_periode:TimerUDB:timer_enable\[866] = \Timer_periode:TimerUDB:runmode_enable\[878]
Removing Rhs of wire \Timer_periode:TimerUDB:run_mode\[867] = \Timer_periode:TimerUDB:hwEnable\[868]
Removing Lhs of wire \Timer_periode:TimerUDB:run_mode\[867] = \Timer_periode:TimerUDB:control_7\[847]
Removing Lhs of wire \Timer_periode:TimerUDB:trigger_enable\[870] = one[7]
Removing Lhs of wire \Timer_periode:TimerUDB:tc_i\[872] = \Timer_periode:TimerUDB:status_tc\[869]
Removing Lhs of wire \Timer_periode:TimerUDB:capt_fifo_load_int\[877] = \Timer_periode:TimerUDB:capt_fifo_load\[865]
Removing Lhs of wire \Timer_periode:TimerUDB:status_6\[880] = zero[89]
Removing Lhs of wire \Timer_periode:TimerUDB:status_5\[881] = zero[89]
Removing Lhs of wire \Timer_periode:TimerUDB:status_4\[882] = zero[89]
Removing Lhs of wire \Timer_periode:TimerUDB:status_0\[883] = \Timer_periode:TimerUDB:status_tc\[869]
Removing Lhs of wire \Timer_periode:TimerUDB:status_1\[884] = \Timer_periode:TimerUDB:capt_fifo_load\[865]
Removing Rhs of wire \Timer_periode:TimerUDB:status_2\[885] = \Timer_periode:TimerUDB:fifo_full\[886]
Removing Rhs of wire \Timer_periode:TimerUDB:status_3\[887] = \Timer_periode:TimerUDB:fifo_nempty\[888]
Removing Lhs of wire \Timer_periode:TimerUDB:cs_addr_2\[890] = zero[89]
Removing Lhs of wire \Timer_periode:TimerUDB:cs_addr_1\[891] = \Timer_periode:TimerUDB:trig_reg\[879]
Removing Lhs of wire \Timer_periode:TimerUDB:cs_addr_0\[892] = \Timer_periode:TimerUDB:per_zero\[871]
Removing Lhs of wire tmpOE__Moteur_FL_inA_net_0[1024] = one[7]
Removing Rhs of wire Net_911[1025] = \ctrl_moteur:control_out_0\[1929]
Removing Rhs of wire Net_911[1025] = \ctrl_moteur:control_0\[1952]
Removing Lhs of wire \PWM_Front:PWMUDB:ctrl_enable\[1044] = \PWM_Front:PWMUDB:control_7\[1036]
Removing Lhs of wire \PWM_Front:PWMUDB:hwCapture\[1054] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:hwEnable\[1055] = \PWM_Front:PWMUDB:control_7\[1036]
Removing Lhs of wire \PWM_Front:PWMUDB:trig_out\[1059] = one[7]
Removing Lhs of wire \PWM_Front:PWMUDB:runmode_enable\\R\[1061] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:runmode_enable\\S\[1062] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:final_enable\[1063] = \PWM_Front:PWMUDB:runmode_enable\[1060]
Removing Lhs of wire \PWM_Front:PWMUDB:ltch_kill_reg\\R\[1067] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:ltch_kill_reg\\S\[1068] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:min_kill_reg\\R\[1069] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:min_kill_reg\\S\[1070] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:final_kill\[1073] = one[7]
Removing Lhs of wire \PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_1\[1077] = \PWM_Front:PWMUDB:MODULE_4:g2:a0:s_1\[1318]
Removing Lhs of wire \PWM_Front:PWMUDB:add_vi_vv_MODGEN_4_0\[1079] = \PWM_Front:PWMUDB:MODULE_4:g2:a0:s_0\[1319]
Removing Lhs of wire \PWM_Front:PWMUDB:dith_count_1\\R\[1080] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:dith_count_1\\S\[1081] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:dith_count_0\\R\[1082] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:dith_count_0\\S\[1083] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:reset\[1086] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:status_6\[1087] = zero[89]
Removing Rhs of wire \PWM_Front:PWMUDB:status_5\[1088] = \PWM_Front:PWMUDB:final_kill_reg\[1103]
Removing Lhs of wire \PWM_Front:PWMUDB:status_4\[1089] = zero[89]
Removing Rhs of wire \PWM_Front:PWMUDB:status_3\[1090] = \PWM_Front:PWMUDB:fifo_full\[1110]
Removing Rhs of wire \PWM_Front:PWMUDB:status_1\[1092] = \PWM_Front:PWMUDB:cmp2_status_reg\[1102]
Removing Rhs of wire \PWM_Front:PWMUDB:status_0\[1093] = \PWM_Front:PWMUDB:cmp1_status_reg\[1101]
Removing Lhs of wire \PWM_Front:PWMUDB:cmp1_status_reg\\R\[1104] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:cmp1_status_reg\\S\[1105] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:cmp2_status_reg\\R\[1106] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:cmp2_status_reg\\S\[1107] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:final_kill_reg\\R\[1108] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:final_kill_reg\\S\[1109] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:cs_addr_2\[1111] = \PWM_Front:PWMUDB:tc_i\[1065]
Removing Lhs of wire \PWM_Front:PWMUDB:cs_addr_1\[1112] = \PWM_Front:PWMUDB:runmode_enable\[1060]
Removing Lhs of wire \PWM_Front:PWMUDB:cs_addr_0\[1113] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:compare1\[1146] = \PWM_Front:PWMUDB:cmp1_less\[1117]
Removing Lhs of wire \PWM_Front:PWMUDB:compare2\[1147] = \PWM_Front:PWMUDB:cmp2_less\[1120]
Removing Rhs of wire Net_772[1157] = \PWM_Front:PWMUDB:pwm1_i_reg\[1150]
Removing Rhs of wire Net_773[1158] = \PWM_Front:PWMUDB:pwm2_i_reg\[1152]
Removing Lhs of wire \PWM_Front:PWMUDB:pwm_temp\[1159] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_23\[1200] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_22\[1201] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_21\[1202] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_20\[1203] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_19\[1204] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_18\[1205] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_17\[1206] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_16\[1207] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_15\[1208] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_14\[1209] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_13\[1210] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_12\[1211] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_11\[1212] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_10\[1213] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_9\[1214] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_8\[1215] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_7\[1216] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_6\[1217] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_5\[1218] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_4\[1219] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_3\[1220] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_2\[1221] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_1\[1222] = \PWM_Front:PWMUDB:MODIN5_1\[1223]
Removing Lhs of wire \PWM_Front:PWMUDB:MODIN5_1\[1223] = \PWM_Front:PWMUDB:dith_count_1\[1076]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:a_0\[1224] = \PWM_Front:PWMUDB:MODIN5_0\[1225]
Removing Lhs of wire \PWM_Front:PWMUDB:MODIN5_0\[1225] = \PWM_Front:PWMUDB:dith_count_0\[1078]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1357] = one[7]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1358] = one[7]
Removing Lhs of wire \PWM_Back:PWMUDB:ctrl_enable\[1378] = \PWM_Back:PWMUDB:control_7\[1370]
Removing Lhs of wire \PWM_Back:PWMUDB:hwCapture\[1388] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:hwEnable\[1389] = \PWM_Back:PWMUDB:control_7\[1370]
Removing Lhs of wire \PWM_Back:PWMUDB:trig_out\[1393] = one[7]
Removing Lhs of wire \PWM_Back:PWMUDB:runmode_enable\\R\[1395] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:runmode_enable\\S\[1396] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:final_enable\[1397] = \PWM_Back:PWMUDB:runmode_enable\[1394]
Removing Lhs of wire \PWM_Back:PWMUDB:ltch_kill_reg\\R\[1401] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:ltch_kill_reg\\S\[1402] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:min_kill_reg\\R\[1403] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:min_kill_reg\\S\[1404] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:final_kill\[1407] = one[7]
Removing Lhs of wire \PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_1\[1411] = \PWM_Back:PWMUDB:MODULE_5:g2:a0:s_1\[1652]
Removing Lhs of wire \PWM_Back:PWMUDB:add_vi_vv_MODGEN_5_0\[1413] = \PWM_Back:PWMUDB:MODULE_5:g2:a0:s_0\[1653]
Removing Lhs of wire \PWM_Back:PWMUDB:dith_count_1\\R\[1414] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:dith_count_1\\S\[1415] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:dith_count_0\\R\[1416] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:dith_count_0\\S\[1417] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:reset\[1420] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:status_6\[1421] = zero[89]
Removing Rhs of wire \PWM_Back:PWMUDB:status_5\[1422] = \PWM_Back:PWMUDB:final_kill_reg\[1437]
Removing Lhs of wire \PWM_Back:PWMUDB:status_4\[1423] = zero[89]
Removing Rhs of wire \PWM_Back:PWMUDB:status_3\[1424] = \PWM_Back:PWMUDB:fifo_full\[1444]
Removing Rhs of wire \PWM_Back:PWMUDB:status_1\[1426] = \PWM_Back:PWMUDB:cmp2_status_reg\[1436]
Removing Rhs of wire \PWM_Back:PWMUDB:status_0\[1427] = \PWM_Back:PWMUDB:cmp1_status_reg\[1435]
Removing Lhs of wire \PWM_Back:PWMUDB:cmp1_status_reg\\R\[1438] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:cmp1_status_reg\\S\[1439] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:cmp2_status_reg\\R\[1440] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:cmp2_status_reg\\S\[1441] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:final_kill_reg\\R\[1442] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:final_kill_reg\\S\[1443] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:cs_addr_2\[1445] = \PWM_Back:PWMUDB:tc_i\[1399]
Removing Lhs of wire \PWM_Back:PWMUDB:cs_addr_1\[1446] = \PWM_Back:PWMUDB:runmode_enable\[1394]
Removing Lhs of wire \PWM_Back:PWMUDB:cs_addr_0\[1447] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:compare1\[1480] = \PWM_Back:PWMUDB:cmp1_less\[1451]
Removing Lhs of wire \PWM_Back:PWMUDB:compare2\[1481] = \PWM_Back:PWMUDB:cmp2_less\[1454]
Removing Rhs of wire Net_828[1491] = \PWM_Back:PWMUDB:pwm1_i_reg\[1484]
Removing Rhs of wire Net_829[1492] = \PWM_Back:PWMUDB:pwm2_i_reg\[1486]
Removing Lhs of wire \PWM_Back:PWMUDB:pwm_temp\[1493] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_23\[1534] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_22\[1535] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_21\[1536] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_20\[1537] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_19\[1538] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_18\[1539] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_17\[1540] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_16\[1541] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_15\[1542] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_14\[1543] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_13\[1544] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_12\[1545] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_11\[1546] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_10\[1547] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_9\[1548] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_8\[1549] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_7\[1550] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_6\[1551] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_5\[1552] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_4\[1553] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_3\[1554] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_2\[1555] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_1\[1556] = \PWM_Back:PWMUDB:MODIN6_1\[1557]
Removing Lhs of wire \PWM_Back:PWMUDB:MODIN6_1\[1557] = \PWM_Back:PWMUDB:dith_count_1\[1410]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:a_0\[1558] = \PWM_Back:PWMUDB:MODIN6_0\[1559]
Removing Lhs of wire \PWM_Back:PWMUDB:MODIN6_0\[1559] = \PWM_Back:PWMUDB:dith_count_0\[1412]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[1691] = one[7]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[1692] = one[7]
Removing Lhs of wire \XBee_UART:Net_61\[1701] = \XBee_UART:Net_9\[1700]
Removing Lhs of wire \XBee_UART:BUART:HalfDuplexSend\[1706] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:FinalParityType_1\[1707] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:FinalParityType_0\[1708] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:FinalAddrMode_2\[1709] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:FinalAddrMode_1\[1710] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:FinalAddrMode_0\[1711] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:rx_count7_bit8_wire\[1773] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\[1781] = \XBee_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[1792]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\[1783] = \XBee_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[1793]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[1784] = \XBee_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[1809]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[1785] = \XBee_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[1823]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[1786] = \XBee_UART:BUART:sRX:s23Poll:MODIN7_1\[1787]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:MODIN7_1\[1787] = \XBee_UART:BUART:pollcount_1\[1779]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[1788] = \XBee_UART:BUART:sRX:s23Poll:MODIN7_0\[1789]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:MODIN7_0\[1789] = \XBee_UART:BUART:pollcount_0\[1782]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[1795] = one[7]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[1796] = one[7]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[1797] = \XBee_UART:BUART:pollcount_1\[1779]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:MODIN8_1\[1798] = \XBee_UART:BUART:pollcount_1\[1779]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[1799] = \XBee_UART:BUART:pollcount_0\[1782]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:MODIN8_0\[1800] = \XBee_UART:BUART:pollcount_0\[1782]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[1801] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[1802] = one[7]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[1803] = \XBee_UART:BUART:pollcount_1\[1779]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[1804] = \XBee_UART:BUART:pollcount_0\[1782]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[1805] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[1806] = one[7]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[1811] = \XBee_UART:BUART:pollcount_1\[1779]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:MODIN9_1\[1812] = \XBee_UART:BUART:pollcount_1\[1779]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[1813] = \XBee_UART:BUART:pollcount_0\[1782]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:MODIN9_0\[1814] = \XBee_UART:BUART:pollcount_0\[1782]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[1815] = one[7]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[1816] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[1817] = \XBee_UART:BUART:pollcount_1\[1779]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[1818] = \XBee_UART:BUART:pollcount_0\[1782]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[1819] = one[7]
Removing Lhs of wire \XBee_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[1820] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:rx_status_1\[1827] = zero[89]
Removing Rhs of wire \XBee_UART:BUART:rx_status_2\[1828] = \XBee_UART:BUART:rx_parity_error_status\[1829]
Removing Rhs of wire \XBee_UART:BUART:rx_status_3\[1830] = \XBee_UART:BUART:rx_stop_bit_error\[1831]
Removing Lhs of wire \XBee_UART:BUART:sRX:cmp_vv_vv_MODGEN_9\[1841] = \XBee_UART:BUART:sRX:MODULE_9:g2:a0:lta_0\[1890]
Removing Lhs of wire \XBee_UART:BUART:sRX:cmp_vv_vv_MODGEN_10\[1845] = \XBee_UART:BUART:sRX:MODULE_10:g1:a0:xneq\[1912]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:newa_6\[1846] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:newa_5\[1847] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:newa_4\[1848] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:newa_3\[1849] = \XBee_UART:BUART:sRX:MODIN10_6\[1850]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODIN10_6\[1850] = \XBee_UART:BUART:rx_count_6\[1768]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:newa_2\[1851] = \XBee_UART:BUART:sRX:MODIN10_5\[1852]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODIN10_5\[1852] = \XBee_UART:BUART:rx_count_5\[1769]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:newa_1\[1853] = \XBee_UART:BUART:sRX:MODIN10_4\[1854]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODIN10_4\[1854] = \XBee_UART:BUART:rx_count_4\[1770]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:newa_0\[1855] = \XBee_UART:BUART:sRX:MODIN10_3\[1856]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODIN10_3\[1856] = \XBee_UART:BUART:rx_count_3\[1771]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:newb_6\[1857] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:newb_5\[1858] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:newb_4\[1859] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:newb_3\[1860] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:newb_2\[1861] = one[7]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:newb_1\[1862] = one[7]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:newb_0\[1863] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:dataa_6\[1864] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:dataa_5\[1865] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:dataa_4\[1866] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:dataa_3\[1867] = \XBee_UART:BUART:rx_count_6\[1768]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:dataa_2\[1868] = \XBee_UART:BUART:rx_count_5\[1769]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:dataa_1\[1869] = \XBee_UART:BUART:rx_count_4\[1770]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:dataa_0\[1870] = \XBee_UART:BUART:rx_count_3\[1771]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:datab_6\[1871] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:datab_5\[1872] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:datab_4\[1873] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:datab_3\[1874] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:datab_2\[1875] = one[7]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:datab_1\[1876] = one[7]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_9:g2:a0:datab_0\[1877] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_10:g1:a0:newa_0\[1892] = \XBee_UART:BUART:rx_postpoll\[1727]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_10:g1:a0:newb_0\[1893] = \XBee_UART:BUART:rx_parity_bit\[1844]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_10:g1:a0:dataa_0\[1894] = \XBee_UART:BUART:rx_postpoll\[1727]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_10:g1:a0:datab_0\[1895] = \XBee_UART:BUART:rx_parity_bit\[1844]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[1896] = \XBee_UART:BUART:rx_postpoll\[1727]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[1897] = \XBee_UART:BUART:rx_parity_bit\[1844]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[1899] = one[7]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[1900] = \XBee_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[1898]
Removing Lhs of wire \XBee_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[1901] = \XBee_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[1898]
Removing Lhs of wire tmpOE__XBee_Rx_net_0[1923] = one[7]
Removing Lhs of wire \ctrl_moteur:clk\[1927] = zero[89]
Removing Lhs of wire \ctrl_moteur:rst\[1928] = zero[89]
Removing Rhs of wire Net_908[1930] = \ctrl_moteur:control_out_1\[1931]
Removing Rhs of wire Net_908[1930] = \ctrl_moteur:control_1\[1951]
Removing Rhs of wire Net_909[1932] = \ctrl_moteur:control_out_2\[1933]
Removing Rhs of wire Net_909[1932] = \ctrl_moteur:control_2\[1950]
Removing Rhs of wire Net_910[1934] = \ctrl_moteur:control_out_3\[1935]
Removing Rhs of wire Net_910[1934] = \ctrl_moteur:control_3\[1949]
Removing Rhs of wire Net_912[1936] = \ctrl_moteur:control_out_4\[1937]
Removing Rhs of wire Net_912[1936] = \ctrl_moteur:control_4\[1948]
Removing Rhs of wire Net_913[1938] = \ctrl_moteur:control_out_5\[1939]
Removing Rhs of wire Net_913[1938] = \ctrl_moteur:control_5\[1947]
Removing Rhs of wire Net_914[1940] = \ctrl_moteur:control_out_6\[1941]
Removing Rhs of wire Net_914[1940] = \ctrl_moteur:control_6\[1946]
Removing Rhs of wire Net_915[1942] = \ctrl_moteur:control_out_7\[1943]
Removing Rhs of wire Net_915[1942] = \ctrl_moteur:control_7\[1945]
Removing Lhs of wire \ctrl_led:clk\[1953] = zero[89]
Removing Lhs of wire \ctrl_led:rst\[1954] = zero[89]
Removing Rhs of wire Net_935[1955] = \ctrl_led:control_out_0\[1956]
Removing Rhs of wire Net_935[1955] = \ctrl_led:control_0\[1979]
Removing Lhs of wire tmpOE__PWM_FL_net_0[1982] = one[7]
Removing Lhs of wire tmpOE__PWM_FR_net_0[1988] = one[7]
Removing Lhs of wire tmpOE__PWM_BL_net_0[1994] = one[7]
Removing Lhs of wire tmpOE__PWM_BR_net_0[2000] = one[7]
Removing Lhs of wire tmpOE__Moteur_FR_inA_net_0[2006] = one[7]
Removing Lhs of wire tmpOE__Moteur_BL_inA_net_0[2012] = one[7]
Removing Lhs of wire tmpOE__Moteur_BR_inA_net_0[2018] = one[7]
Removing Lhs of wire tmpOE__Moteur_FL_inB_net_0[2024] = one[7]
Removing Lhs of wire tmpOE__Moteur_FR_inB_net_0[2030] = one[7]
Removing Lhs of wire tmpOE__Moteur_BL_inB_net_0[2036] = one[7]
Removing Lhs of wire tmpOE__Moteur_BR_inB_net_0[2042] = one[7]
Removing Lhs of wire tmpOE__LED_out_net_0[2048] = one[7]
Removing Lhs of wire \US_40kHz:PWMUDB:min_kill_reg\\D\[2053] = one[7]
Removing Lhs of wire \US_40kHz:PWMUDB:prevCapture\\D\[2054] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:trig_last\\D\[2055] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:ltch_kill_reg\\D\[2058] = one[7]
Removing Lhs of wire \US_40kHz:PWMUDB:prevCompare1\\D\[2061] = \US_40kHz:PWMUDB:cmp1\[70]
Removing Lhs of wire \US_40kHz:PWMUDB:prevCompare2\\D\[2062] = \US_40kHz:PWMUDB:cmp2\[73]
Removing Lhs of wire \US_40kHz:PWMUDB:cmp1_status_reg\\D\[2063] = \US_40kHz:PWMUDB:cmp1_status\[71]
Removing Lhs of wire \US_40kHz:PWMUDB:cmp2_status_reg\\D\[2064] = \US_40kHz:PWMUDB:cmp2_status\[74]
Removing Lhs of wire \US_40kHz:PWMUDB:pwm_i_reg\\D\[2066] = \US_40kHz:PWMUDB:pwm_i\[172]
Removing Lhs of wire \US_40kHz:PWMUDB:pwm1_i_reg\\D\[2067] = \US_40kHz:PWMUDB:pwm1_i\[174]
Removing Lhs of wire \US_40kHz:PWMUDB:pwm2_i_reg\\D\[2068] = \US_40kHz:PWMUDB:pwm2_i\[176]
Removing Lhs of wire \US_40kHz:PWMUDB:tc_i_reg\\D\[2069] = \US_40kHz:PWMUDB:status_2\[65]
Removing Lhs of wire \Timer_US:TimerUDB:capture_last\\D\[2070] = Net_515[447]
Removing Lhs of wire \Timer_US:TimerUDB:tc_reg_i\\D\[2071] = \Timer_US:TimerUDB:status_tc\[453]
Removing Lhs of wire \Timer_US:TimerUDB:hwEnable_reg\\D\[2072] = Net_553[459]
Removing Lhs of wire \Timer_US:TimerUDB:capture_out_reg_i\\D\[2073] = \Timer_US:TimerUDB:capt_fifo_load\[449]
Removing Lhs of wire \Counter_1:CounterUDB:prevCapture\\D\[2077] = zero[89]
Removing Lhs of wire \Counter_1:CounterUDB:overflow_reg_i\\D\[2078] = \Counter_1:CounterUDB:overflow\[754]
Removing Lhs of wire \Counter_1:CounterUDB:underflow_reg_i\\D\[2079] = \Counter_1:CounterUDB:underflow\[757]
Removing Lhs of wire \Counter_1:CounterUDB:tc_reg_i\\D\[2080] = \Counter_1:CounterUDB:reload\[735]
Removing Lhs of wire \Counter_1:CounterUDB:prevCompare\\D\[2081] = \Counter_1:CounterUDB:cmp_out_i\[762]
Removing Lhs of wire \Counter_1:CounterUDB:cmp_out_reg_i\\D\[2082] = \Counter_1:CounterUDB:cmp_out_i\[762]
Removing Lhs of wire \Counter_1:CounterUDB:count_stored_i\\D\[2083] = Net_272[181]
Removing Lhs of wire \Timer_periode:TimerUDB:capture_last\\D\[2085] = zero[89]
Removing Lhs of wire \Timer_periode:TimerUDB:tc_reg_i\\D\[2086] = \Timer_periode:TimerUDB:status_tc\[869]
Removing Lhs of wire \Timer_periode:TimerUDB:hwEnable_reg\\D\[2087] = \Timer_periode:TimerUDB:control_7\[847]
Removing Lhs of wire \Timer_periode:TimerUDB:capture_out_reg_i\\D\[2088] = \Timer_periode:TimerUDB:capt_fifo_load\[865]
Removing Lhs of wire \PWM_Front:PWMUDB:min_kill_reg\\D\[2089] = one[7]
Removing Lhs of wire \PWM_Front:PWMUDB:prevCapture\\D\[2090] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:trig_last\\D\[2091] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:ltch_kill_reg\\D\[2094] = one[7]
Removing Lhs of wire \PWM_Front:PWMUDB:prevCompare1\\D\[2097] = \PWM_Front:PWMUDB:cmp1\[1096]
Removing Lhs of wire \PWM_Front:PWMUDB:prevCompare2\\D\[2098] = \PWM_Front:PWMUDB:cmp2\[1099]
Removing Lhs of wire \PWM_Front:PWMUDB:cmp1_status_reg\\D\[2099] = \PWM_Front:PWMUDB:cmp1_status\[1097]
Removing Lhs of wire \PWM_Front:PWMUDB:cmp2_status_reg\\D\[2100] = \PWM_Front:PWMUDB:cmp2_status\[1100]
Removing Lhs of wire \PWM_Front:PWMUDB:pwm_i_reg\\D\[2102] = \PWM_Front:PWMUDB:pwm_i\[1149]
Removing Lhs of wire \PWM_Front:PWMUDB:pwm1_i_reg\\D\[2103] = \PWM_Front:PWMUDB:pwm1_i\[1151]
Removing Lhs of wire \PWM_Front:PWMUDB:pwm2_i_reg\\D\[2104] = \PWM_Front:PWMUDB:pwm2_i\[1153]
Removing Lhs of wire \PWM_Front:PWMUDB:tc_i_reg\\D\[2105] = \PWM_Front:PWMUDB:status_2\[1091]
Removing Lhs of wire \PWM_Back:PWMUDB:min_kill_reg\\D\[2106] = one[7]
Removing Lhs of wire \PWM_Back:PWMUDB:prevCapture\\D\[2107] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:trig_last\\D\[2108] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:ltch_kill_reg\\D\[2111] = one[7]
Removing Lhs of wire \PWM_Back:PWMUDB:prevCompare1\\D\[2114] = \PWM_Back:PWMUDB:cmp1\[1430]
Removing Lhs of wire \PWM_Back:PWMUDB:prevCompare2\\D\[2115] = \PWM_Back:PWMUDB:cmp2\[1433]
Removing Lhs of wire \PWM_Back:PWMUDB:cmp1_status_reg\\D\[2116] = \PWM_Back:PWMUDB:cmp1_status\[1431]
Removing Lhs of wire \PWM_Back:PWMUDB:cmp2_status_reg\\D\[2117] = \PWM_Back:PWMUDB:cmp2_status\[1434]
Removing Lhs of wire \PWM_Back:PWMUDB:pwm_i_reg\\D\[2119] = \PWM_Back:PWMUDB:pwm_i\[1483]
Removing Lhs of wire \PWM_Back:PWMUDB:pwm1_i_reg\\D\[2120] = \PWM_Back:PWMUDB:pwm1_i\[1485]
Removing Lhs of wire \PWM_Back:PWMUDB:pwm2_i_reg\\D\[2121] = \PWM_Back:PWMUDB:pwm2_i\[1487]
Removing Lhs of wire \PWM_Back:PWMUDB:tc_i_reg\\D\[2122] = \PWM_Back:PWMUDB:status_2\[1425]
Removing Lhs of wire \XBee_UART:BUART:reset_reg\\D\[2123] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:rx_bitclk\\D\[2129] = \XBee_UART:BUART:rx_bitclk_pre\[1762]
Removing Lhs of wire \XBee_UART:BUART:rx_parity_error_pre\\D\[2138] = \XBee_UART:BUART:rx_parity_error_pre\[1839]
Removing Lhs of wire \XBee_UART:BUART:rx_break_status\\D\[2139] = zero[89]

------------------------------------------------------
Aliased 0 equations, 497 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:cmp1\' (cost = 0):
\US_40kHz:PWMUDB:cmp1\ <= (\US_40kHz:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:compare2\' (cost = 0):
\US_40kHz:PWMUDB:compare2\ <= (not \US_40kHz:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\US_40kHz:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \US_40kHz:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\US_40kHz:PWMUDB:dith_count_1\ and \US_40kHz:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_497' (cost = 0):
Net_497 <= (not Net_545);

Note:  Expanding virtual equation for '\Timer_US:TimerUDB:timer_enable\' (cost = 0):
\Timer_US:TimerUDB:timer_enable\ <= (Net_553);

Note:  Expanding virtual equation for '\Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN2_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_3_0' (cost = 0):
add_vv_vv_MODGEN_3_0 <= (not MODIN2_0);

Note:  Expanding virtual equation for '\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= (not MODIN2_1);

Note:  Expanding virtual equation for '\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= (not MODIN2_0);

Note:  Expanding virtual equation for '\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\' (cost = 1):
\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\ <= ((not MODIN2_1 and not MODIN2_0));

Note:  Expanding virtual equation for '\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\' (cost = 5):
\Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\ <= ((not MODIN2_1 and not MODIN2_0));

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:capt_either_edge\' (cost = 0):
\Counter_1:CounterUDB:capt_either_edge\ <= (\Counter_1:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:overflow\' (cost = 0):
\Counter_1:CounterUDB:overflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:underflow\' (cost = 0):
\Counter_1:CounterUDB:underflow\ <= (\Counter_1:CounterUDB:status_1\);

Note:  Expanding virtual equation for '\Timer_periode:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_periode:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_periode:TimerUDB:timer_enable\' (cost = 0):
\Timer_periode:TimerUDB:timer_enable\ <= (\Timer_periode:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:cmp1\' (cost = 0):
\PWM_Front:PWMUDB:cmp1\ <= (\PWM_Front:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:cmp2\' (cost = 0):
\PWM_Front:PWMUDB:cmp2\ <= (\PWM_Front:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Front:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \PWM_Front:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Front:PWMUDB:dith_count_1\ and \PWM_Front:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:cmp1\' (cost = 0):
\PWM_Back:PWMUDB:cmp1\ <= (\PWM_Back:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:cmp2\' (cost = 0):
\PWM_Back:PWMUDB:cmp2\ <= (\PWM_Back:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Back:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_0\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_0\ <= (not \PWM_Back:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Back:PWMUDB:dith_count_1\ and \PWM_Back:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\XBee_UART:BUART:rx_addressmatch\' (cost = 0):
\XBee_UART:BUART:rx_addressmatch\ <= (\XBee_UART:BUART:rx_addressmatch2\
	OR \XBee_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\XBee_UART:BUART:rx_bitclk_pre\' (cost = 1):
\XBee_UART:BUART:rx_bitclk_pre\ <= ((not \XBee_UART:BUART:rx_count_2\ and not \XBee_UART:BUART:rx_count_1\ and not \XBee_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee_UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\XBee_UART:BUART:rx_bitclk_pre16x\ <= ((not \XBee_UART:BUART:rx_count_2\ and \XBee_UART:BUART:rx_count_1\ and \XBee_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee_UART:BUART:rx_poll_bit1\' (cost = 1):
\XBee_UART:BUART:rx_poll_bit1\ <= ((not \XBee_UART:BUART:rx_count_2\ and not \XBee_UART:BUART:rx_count_1\ and \XBee_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee_UART:BUART:rx_poll_bit2\' (cost = 1):
\XBee_UART:BUART:rx_poll_bit2\ <= ((not \XBee_UART:BUART:rx_count_2\ and not \XBee_UART:BUART:rx_count_1\ and not \XBee_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee_UART:BUART:pollingrange\' (cost = 4):
\XBee_UART:BUART:pollingrange\ <= ((not \XBee_UART:BUART:rx_count_2\ and not \XBee_UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\XBee_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\XBee_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\' (cost = 0):
\XBee_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ <= (not \XBee_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\XBee_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\XBee_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (\XBee_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\XBee_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \XBee_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\XBee_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\XBee_UART:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\XBee_UART:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\XBee_UART:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\XBee_UART:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\XBee_UART:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\XBee_UART:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\XBee_UART:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\XBee_UART:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\XBee_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\XBee_UART:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \XBee_UART:BUART:rx_count_6\ and not \XBee_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\XBee_UART:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\XBee_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\XBee_UART:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \XBee_UART:BUART:rx_count_6\ and not \XBee_UART:BUART:rx_count_4\)
	OR (not \XBee_UART:BUART:rx_count_6\ and not \XBee_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\XBee_UART:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\XBee_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\XBee_UART:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \XBee_UART:BUART:rx_count_6\ and not \XBee_UART:BUART:rx_count_4\)
	OR (not \XBee_UART:BUART:rx_count_6\ and not \XBee_UART:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:cmp2\' (cost = 0):
\US_40kHz:PWMUDB:cmp2\ <= (not \US_40kHz:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \US_40kHz:PWMUDB:dith_count_0\ and \US_40kHz:PWMUDB:dith_count_1\)
	OR (not \US_40kHz:PWMUDB:dith_count_1\ and \US_40kHz:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_515' (cost = 1):
Net_515 <= ((not Net_545 and Net_495));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_3_1' (cost = 4):
add_vv_vv_MODGEN_3_1 <= ((not MODIN2_0 and MODIN2_1)
	OR (not MODIN2_1 and MODIN2_0));

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\PWM_Front:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \PWM_Front:PWMUDB:dith_count_0\ and \PWM_Front:PWMUDB:dith_count_1\)
	OR (not \PWM_Front:PWMUDB:dith_count_1\ and \PWM_Front:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_1\' (cost = 2):
\PWM_Back:PWMUDB:MODULE_5:g2:a0:s_1\ <= ((not \PWM_Back:PWMUDB:dith_count_0\ and \PWM_Back:PWMUDB:dith_count_1\)
	OR (not \PWM_Back:PWMUDB:dith_count_1\ and \PWM_Back:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\XBee_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not \XBee_UART:BUART:pollcount_1\ and not \XBee_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\XBee_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \XBee_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\' (cost = 2):
\XBee_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ <= ((not \XBee_UART:BUART:pollcount_0\ and \XBee_UART:BUART:pollcount_1\)
	OR (not \XBee_UART:BUART:pollcount_1\ and \XBee_UART:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_US:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer_US:TimerUDB:fifo_load_polarized\ <= ((not Net_545 and not \Timer_US:TimerUDB:capture_last\ and Net_495));

Note:  Expanding virtual equation for '\Timer_US:TimerUDB:capt_fifo_load\' (cost = 77):
\Timer_US:TimerUDB:capt_fifo_load\ <= ((not Net_545 and not \Timer_US:TimerUDB:capture_last\ and Net_495 and Net_553));

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee_UART:BUART:rx_postpoll\' (cost = 72):
\XBee_UART:BUART:rx_postpoll\ <= (\XBee_UART:BUART:pollcount_1\
	OR (Net_859 and \XBee_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\XBee_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not \XBee_UART:BUART:pollcount_1\ and not Net_859 and not \XBee_UART:BUART:rx_parity_bit\)
	OR (not \XBee_UART:BUART:pollcount_1\ and not \XBee_UART:BUART:pollcount_0\ and not \XBee_UART:BUART:rx_parity_bit\)
	OR (\XBee_UART:BUART:pollcount_1\ and \XBee_UART:BUART:rx_parity_bit\)
	OR (Net_859 and \XBee_UART:BUART:pollcount_0\ and \XBee_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\XBee_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\XBee_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not \XBee_UART:BUART:pollcount_1\ and not Net_859 and not \XBee_UART:BUART:rx_parity_bit\)
	OR (not \XBee_UART:BUART:pollcount_1\ and not \XBee_UART:BUART:pollcount_0\ and not \XBee_UART:BUART:rx_parity_bit\)
	OR (\XBee_UART:BUART:pollcount_1\ and \XBee_UART:BUART:rx_parity_bit\)
	OR (Net_859 and \XBee_UART:BUART:pollcount_0\ and \XBee_UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 126 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \US_40kHz:PWMUDB:final_capture\ to zero
Aliasing \US_40kHz:PWMUDB:pwm_i\ to zero
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Counter_1:CounterUDB:hwCapture\ to zero
Aliasing \Counter_1:CounterUDB:status_2\ to zero
Aliasing \Counter_1:CounterUDB:overflow\ to zero
Aliasing \Timer_periode:TimerUDB:capt_fifo_load\ to zero
Aliasing \PWM_Front:PWMUDB:final_capture\ to zero
Aliasing \PWM_Front:PWMUDB:pwm_i\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Back:PWMUDB:final_capture\ to zero
Aliasing \PWM_Back:PWMUDB:pwm_i\ to zero
Aliasing \PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \XBee_UART:BUART:rx_status_0\ to zero
Aliasing \XBee_UART:BUART:rx_status_6\ to zero
Aliasing \US_40kHz:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_Front:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_Back:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \XBee_UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \XBee_UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \XBee_UART:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \US_40kHz:PWMUDB:final_capture\[90] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:pwm_i\[172] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[351] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[361] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[371] = zero[89]
Removing Lhs of wire \Timer_US:TimerUDB:trig_reg\[525] = Net_553[459]
Removing Lhs of wire \Counter_1:CounterUDB:hwCapture\[734] = zero[89]
Removing Rhs of wire \Counter_1:CounterUDB:reload\[735] = \Counter_1:CounterUDB:status_1\[741]
Removing Lhs of wire \Counter_1:CounterUDB:status_2\[743] = zero[89]
Removing Lhs of wire \Counter_1:CounterUDB:overflow\[754] = zero[89]
Removing Lhs of wire \Timer_periode:TimerUDB:capt_fifo_load\[865] = zero[89]
Removing Lhs of wire \Timer_periode:TimerUDB:trig_reg\[879] = \Timer_periode:TimerUDB:control_7\[847]
Removing Lhs of wire \PWM_Front:PWMUDB:final_capture\[1115] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:pwm_i\[1149] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1328] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1338] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1348] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:final_capture\[1449] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:pwm_i\[1483] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[1662] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[1672] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[1682] = zero[89]
Removing Rhs of wire \XBee_UART:BUART:rx_bitclk_enable\[1726] = \XBee_UART:BUART:rx_bitclk\[1774]
Removing Lhs of wire \XBee_UART:BUART:rx_status_0\[1825] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:rx_status_6\[1834] = zero[89]
Removing Lhs of wire \US_40kHz:PWMUDB:runmode_enable\\D\[2056] = Net_545[29]
Removing Lhs of wire \US_40kHz:PWMUDB:final_kill_reg\\D\[2065] = zero[89]
Removing Lhs of wire \PWM_Front:PWMUDB:runmode_enable\\D\[2092] = \PWM_Front:PWMUDB:control_7\[1036]
Removing Lhs of wire \PWM_Front:PWMUDB:final_kill_reg\\D\[2101] = zero[89]
Removing Lhs of wire \PWM_Back:PWMUDB:runmode_enable\\D\[2109] = \PWM_Back:PWMUDB:control_7\[1370]
Removing Lhs of wire \PWM_Back:PWMUDB:final_kill_reg\\D\[2118] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:rx_markspace_status\\D\[2133] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:rx_parity_error_status\\D\[2134] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:rx_addr_match_status\\D\[2136] = zero[89]
Removing Lhs of wire \XBee_UART:BUART:rx_markspace_pre\\D\[2137] = \XBee_UART:BUART:rx_markspace_pre\[1838]
Removing Lhs of wire \XBee_UART:BUART:rx_parity_bit\\D\[2142] = \XBee_UART:BUART:rx_parity_bit\[1844]

------------------------------------------------------
Aliased 0 equations, 36 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\XBee_UART:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \XBee_UART:BUART:rx_parity_bit\ and Net_859 and \XBee_UART:BUART:pollcount_0\)
	OR (not \XBee_UART:BUART:pollcount_1\ and not \XBee_UART:BUART:pollcount_0\ and \XBee_UART:BUART:rx_parity_bit\)
	OR (not \XBee_UART:BUART:pollcount_1\ and not Net_859 and \XBee_UART:BUART:rx_parity_bit\)
	OR (not \XBee_UART:BUART:rx_parity_bit\ and \XBee_UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\projet_entier.cydsn\projet_entier.cyprj -dcpsoc3 projet_entier.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 5s.818ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Monday, 16 January 2017 12:10:44
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\projet_entier.cydsn\projet_entier.cyprj -d CY8C5868AXI-LP035 projet_entier.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Front:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Back:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \US_40kHz:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \US_40kHz:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \US_40kHz:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \US_40kHz:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Counter_1:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Counter_1:CounterUDB:overflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Timer_periode:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_periode:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Front:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Front:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Front:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Front:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Back:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Back:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Back:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Back:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \XBee_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \XBee_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \XBee_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \XBee_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \XBee_UART:BUART:rx_break_status\ from registered to combinatorial
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_770
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_214
    Digital Clock 2: Automatic-assigning  clock 'XBee_UART_IntClock'. Fanout=1, Signal=\XBee_UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \US_40kHz:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer_US:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Counter_1:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Counter_1:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer_periode:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer_periode:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Front:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Back:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \XBee_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: XBee_UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: XBee_UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: LED_out(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_500, Duplicate of \Counter_1:CounterUDB:underflow_reg_i\ 
    MacroCell: Name=Net_500, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:reload\
        );
        Output = Net_500 (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \XBee_UART:BUART:rx_parity_bit\, Duplicate of \XBee_UART:BUART:rx_state_1\ 
    MacroCell: Name=\XBee_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \XBee_UART:BUART:rx_address_detected\, Duplicate of \XBee_UART:BUART:rx_state_1\ 
    MacroCell: Name=\XBee_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \XBee_UART:BUART:rx_parity_error_pre\, Duplicate of \XBee_UART:BUART:rx_state_1\ 
    MacroCell: Name=\XBee_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \XBee_UART:BUART:rx_markspace_pre\, Duplicate of \XBee_UART:BUART:rx_state_1\ 
    MacroCell: Name=\XBee_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee_UART:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = PWM_US_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_US_2(0)__PA ,
            input => Net_272 ,
            pad => PWM_US_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_US_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_US_1(0)__PA ,
            input => Net_491 ,
            pad => PWM_US_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Signal_US(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Signal_US(0)__PA ,
            analog_term => Net_389 ,
            pad => Signal_US(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \CharLCD_1:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CharLCD_1:LCDPort(0)\__PA ,
            pad => \CharLCD_1:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CharLCD_1:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CharLCD_1:LCDPort(1)\__PA ,
            pad => \CharLCD_1:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CharLCD_1:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CharLCD_1:LCDPort(2)\__PA ,
            pad => \CharLCD_1:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CharLCD_1:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CharLCD_1:LCDPort(3)\__PA ,
            pad => \CharLCD_1:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CharLCD_1:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CharLCD_1:LCDPort(4)\__PA ,
            pad => \CharLCD_1:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CharLCD_1:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CharLCD_1:LCDPort(5)\__PA ,
            pad => \CharLCD_1:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CharLCD_1:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CharLCD_1:LCDPort(6)\__PA ,
            pad => \CharLCD_1:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_4(0)__PA ,
            input => Net_553 ,
            pad => Pin_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Moteur_FL_inA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Moteur_FL_inA(0)__PA ,
            input => Net_911 ,
            pad => Moteur_FL_inA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = XBee_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => XBee_Rx(0)__PA ,
            fb => Net_859 ,
            pad => XBee_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_FL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_FL(0)__PA ,
            input => Net_772 ,
            pad => PWM_FL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_FR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_FR(0)__PA ,
            input => Net_773 ,
            pad => PWM_FR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_BL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_BL(0)__PA ,
            input => Net_828 ,
            pad => PWM_BL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_BR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_BR(0)__PA ,
            input => Net_829 ,
            pad => PWM_BR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Moteur_FR_inA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Moteur_FR_inA(0)__PA ,
            input => Net_908 ,
            pad => Moteur_FR_inA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Moteur_BL_inA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Moteur_BL_inA(0)__PA ,
            input => Net_909 ,
            pad => Moteur_BL_inA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Moteur_BR_inA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Moteur_BR_inA(0)__PA ,
            input => Net_910 ,
            pad => Moteur_BR_inA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Moteur_FL_inB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Moteur_FL_inB(0)__PA ,
            input => Net_912 ,
            pad => Moteur_FL_inB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Moteur_FR_inB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Moteur_FR_inB(0)__PA ,
            input => Net_913 ,
            pad => Moteur_FR_inB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Moteur_BL_inB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Moteur_BL_inB(0)__PA ,
            input => Net_914 ,
            pad => Moteur_BL_inB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Moteur_BR_inB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Moteur_BR_inB(0)__PA ,
            input => Net_915 ,
            pad => Moteur_BR_inB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_out(0)__PA ,
            input => Net_935 ,
            pad => LED_out(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\US_40kHz:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \US_40kHz:PWMUDB:runmode_enable\ * \US_40kHz:PWMUDB:tc_i\
        );
        Output = \US_40kHz:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Timer_US:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_545 * Net_495 * !\Timer_US:TimerUDB:capture_last\ * 
              Net_553
        );
        Output = \Timer_US:TimerUDB:capt_fifo_load\ (fanout=3)

    MacroCell: Name=\Timer_US:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_US:TimerUDB:per_zero\ * Net_553
        );
        Output = \Timer_US:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:cmp_out_i\ * 
              !\Counter_1:CounterUDB:prevCompare\
        );
        Output = \Counter_1:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:reload\ * 
              !\Counter_1:CounterUDB:underflow_reg_i\
        );
        Output = \Counter_1:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_272 * \Counter_1:CounterUDB:control_7\ * 
              !\Counter_1:CounterUDB:count_stored_i\
        );
        Output = \Counter_1:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\Timer_periode:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_periode:TimerUDB:control_7\ * 
              \Timer_periode:TimerUDB:per_zero\
        );
        Output = \Timer_periode:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\PWM_Front:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:runmode_enable\ * \PWM_Front:PWMUDB:tc_i\
        );
        Output = \PWM_Front:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_Back:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Back:PWMUDB:runmode_enable\ * \PWM_Back:PWMUDB:tc_i\
        );
        Output = \PWM_Back:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\XBee_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee_UART:BUART:rx_state_1\ * !\XBee_UART:BUART:rx_state_0\ * 
              !\XBee_UART:BUART:rx_state_3\ * !\XBee_UART:BUART:rx_state_2\
        );
        Output = \XBee_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\XBee_UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \XBee_UART:BUART:pollcount_1\
            + Net_859 * \XBee_UART:BUART:pollcount_0\
        );
        Output = \XBee_UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\XBee_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee_UART:BUART:rx_load_fifo\ * \XBee_UART:BUART:rx_fifofull\
        );
        Output = \XBee_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\XBee_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee_UART:BUART:rx_fifonotempty\ * 
              \XBee_UART:BUART:rx_state_stop1_reg\
        );
        Output = \XBee_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\US_40kHz:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_545
        );
        Output = \US_40kHz:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\US_40kHz:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \US_40kHz:PWMUDB:cmp1_less\
        );
        Output = \US_40kHz:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\US_40kHz:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\US_40kHz:PWMUDB:cmp2_less\
        );
        Output = \US_40kHz:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\US_40kHz:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\US_40kHz:PWMUDB:prevCompare1\ * \US_40kHz:PWMUDB:cmp1_less\
        );
        Output = \US_40kHz:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\US_40kHz:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\US_40kHz:PWMUDB:prevCompare2\ * !\US_40kHz:PWMUDB:cmp2_less\
        );
        Output = \US_40kHz:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_491, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \US_40kHz:PWMUDB:runmode_enable\ * \US_40kHz:PWMUDB:cmp1_less\
        );
        Output = Net_491 (fanout=1)

    MacroCell: Name=Net_272, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \US_40kHz:PWMUDB:runmode_enable\ * !\US_40kHz:PWMUDB:cmp2_less\
        );
        Output = Net_272 (fanout=3)

    MacroCell: Name=\Timer_US:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_545 * Net_495
        );
        Output = \Timer_US:TimerUDB:capture_last\ (fanout=4)

    MacroCell: Name=MODIN2_1, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_545 * Net_495 * !\Timer_US:TimerUDB:capture_last\ * 
              Net_553 * MODIN2_0
            + Net_545 * MODIN2_1
        );
        Output = MODIN2_1 (fanout=3)

    MacroCell: Name=MODIN2_0, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_545 * Net_495 * !\Timer_US:TimerUDB:capture_last\ * 
              Net_553 * MODIN2_1
            + Net_545 * MODIN2_0
            + Net_495 * !\Timer_US:TimerUDB:capture_last\ * Net_553 * 
              MODIN2_0
        );
        Output = MODIN2_0 (fanout=3)

    MacroCell: Name=\Timer_US:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_545 * Net_495 * !\Timer_US:TimerUDB:capture_last\ * 
              Net_553 * !MODIN2_1 * !MODIN2_0
        );
        Output = \Timer_US:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:reload\
        );
        Output = \Counter_1:CounterUDB:underflow_reg_i\ (fanout=2)

    MacroCell: Name=\Counter_1:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:cmp_out_i\
        );
        Output = \Counter_1:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_272
        );
        Output = \Counter_1:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_553, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_545 * !Net_596
            + !Net_596 * Net_553
        );
        Output = Net_553 (fanout=10)

    MacroCell: Name=\PWM_Front:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:control_7\
        );
        Output = \PWM_Front:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_Front:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:cmp1_less\
        );
        Output = \PWM_Front:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Front:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:cmp2_less\
        );
        Output = \PWM_Front:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_Front:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Front:PWMUDB:prevCompare1\ * \PWM_Front:PWMUDB:cmp1_less\
        );
        Output = \PWM_Front:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_Front:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Front:PWMUDB:prevCompare2\ * \PWM_Front:PWMUDB:cmp2_less\
        );
        Output = \PWM_Front:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_772, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:runmode_enable\ * 
              \PWM_Front:PWMUDB:cmp1_less\
        );
        Output = Net_772 (fanout=1)

    MacroCell: Name=Net_773, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:runmode_enable\ * 
              \PWM_Front:PWMUDB:cmp2_less\
        );
        Output = Net_773 (fanout=1)

    MacroCell: Name=\PWM_Back:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Back:PWMUDB:control_7\
        );
        Output = \PWM_Back:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_Back:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Back:PWMUDB:cmp1_less\
        );
        Output = \PWM_Back:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Back:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Back:PWMUDB:cmp2_less\
        );
        Output = \PWM_Back:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_Back:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Back:PWMUDB:prevCompare1\ * \PWM_Back:PWMUDB:cmp1_less\
        );
        Output = \PWM_Back:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_Back:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Back:PWMUDB:prevCompare2\ * \PWM_Back:PWMUDB:cmp2_less\
        );
        Output = \PWM_Back:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_828, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Back:PWMUDB:runmode_enable\ * \PWM_Back:PWMUDB:cmp1_less\
        );
        Output = Net_828 (fanout=1)

    MacroCell: Name=Net_829, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Back:PWMUDB:runmode_enable\ * \PWM_Back:PWMUDB:cmp2_less\
        );
        Output = Net_829 (fanout=1)

    MacroCell: Name=\XBee_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee_UART:BUART:rx_state_1\ (fanout=8)

    MacroCell: Name=\XBee_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee_UART:BUART:rx_state_1\ * !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              !\XBee_UART:BUART:rx_state_3\ * \XBee_UART:BUART:rx_state_2\ * 
              !\XBee_UART:BUART:pollcount_1\ * !Net_859
            + !\XBee_UART:BUART:rx_state_1\ * !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              !\XBee_UART:BUART:rx_state_3\ * \XBee_UART:BUART:rx_state_2\ * 
              !\XBee_UART:BUART:pollcount_1\ * !\XBee_UART:BUART:pollcount_0\
            + !\XBee_UART:BUART:rx_state_1\ * \XBee_UART:BUART:rx_state_0\ * 
              !\XBee_UART:BUART:rx_state_3\ * !\XBee_UART:BUART:rx_state_2\ * 
              !\XBee_UART:BUART:rx_count_6\ * !\XBee_UART:BUART:rx_count_5\
            + !\XBee_UART:BUART:rx_state_1\ * \XBee_UART:BUART:rx_state_0\ * 
              !\XBee_UART:BUART:rx_state_3\ * !\XBee_UART:BUART:rx_state_2\ * 
              !\XBee_UART:BUART:rx_count_6\ * !\XBee_UART:BUART:rx_count_4\
        );
        Output = \XBee_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\XBee_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee_UART:BUART:rx_state_1\ * !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              \XBee_UART:BUART:rx_state_3\ * !\XBee_UART:BUART:rx_state_2\
            + !\XBee_UART:BUART:rx_state_1\ * \XBee_UART:BUART:rx_state_0\ * 
              !\XBee_UART:BUART:rx_state_3\ * !\XBee_UART:BUART:rx_state_2\ * 
              !\XBee_UART:BUART:rx_count_6\ * !\XBee_UART:BUART:rx_count_5\
            + !\XBee_UART:BUART:rx_state_1\ * \XBee_UART:BUART:rx_state_0\ * 
              !\XBee_UART:BUART:rx_state_3\ * !\XBee_UART:BUART:rx_state_2\ * 
              !\XBee_UART:BUART:rx_count_6\ * !\XBee_UART:BUART:rx_count_4\
        );
        Output = \XBee_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\XBee_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee_UART:BUART:rx_state_1\ * !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              \XBee_UART:BUART:rx_state_3\ * \XBee_UART:BUART:rx_state_2\
            + !\XBee_UART:BUART:rx_state_1\ * \XBee_UART:BUART:rx_state_0\ * 
              !\XBee_UART:BUART:rx_state_3\ * !\XBee_UART:BUART:rx_state_2\ * 
              !\XBee_UART:BUART:rx_count_6\ * !\XBee_UART:BUART:rx_count_5\
            + !\XBee_UART:BUART:rx_state_1\ * \XBee_UART:BUART:rx_state_0\ * 
              !\XBee_UART:BUART:rx_state_3\ * !\XBee_UART:BUART:rx_state_2\ * 
              !\XBee_UART:BUART:rx_count_6\ * !\XBee_UART:BUART:rx_count_4\
        );
        Output = \XBee_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\XBee_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\XBee_UART:BUART:rx_state_1\ * !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              \XBee_UART:BUART:rx_state_3\
            + !\XBee_UART:BUART:rx_state_1\ * !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              \XBee_UART:BUART:rx_state_2\
            + !\XBee_UART:BUART:rx_state_1\ * !\XBee_UART:BUART:rx_state_0\ * 
              !\XBee_UART:BUART:rx_state_3\ * !\XBee_UART:BUART:rx_state_2\ * 
              !Net_859 * \XBee_UART:BUART:rx_last\
            + !\XBee_UART:BUART:rx_state_1\ * \XBee_UART:BUART:rx_state_0\ * 
              !\XBee_UART:BUART:rx_state_3\ * !\XBee_UART:BUART:rx_state_2\ * 
              !\XBee_UART:BUART:rx_count_6\ * !\XBee_UART:BUART:rx_count_5\
            + !\XBee_UART:BUART:rx_state_1\ * \XBee_UART:BUART:rx_state_0\ * 
              !\XBee_UART:BUART:rx_state_3\ * !\XBee_UART:BUART:rx_state_2\ * 
              !\XBee_UART:BUART:rx_count_6\ * !\XBee_UART:BUART:rx_count_4\
        );
        Output = \XBee_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\XBee_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee_UART:BUART:rx_count_2\ * !\XBee_UART:BUART:rx_count_1\ * 
              !\XBee_UART:BUART:rx_count_0\
        );
        Output = \XBee_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\XBee_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\XBee_UART:BUART:rx_state_1\ * !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_state_3\ * \XBee_UART:BUART:rx_state_2\
        );
        Output = \XBee_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\XBee_UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee_UART:BUART:rx_count_2\ * !\XBee_UART:BUART:rx_count_1\ * 
              !\XBee_UART:BUART:pollcount_1\ * Net_859 * 
              \XBee_UART:BUART:pollcount_0\
            + !\XBee_UART:BUART:rx_count_2\ * !\XBee_UART:BUART:rx_count_1\ * 
              \XBee_UART:BUART:pollcount_1\ * !Net_859
            + !\XBee_UART:BUART:rx_count_2\ * !\XBee_UART:BUART:rx_count_1\ * 
              \XBee_UART:BUART:pollcount_1\ * !\XBee_UART:BUART:pollcount_0\
        );
        Output = \XBee_UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\XBee_UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee_UART:BUART:rx_count_2\ * !\XBee_UART:BUART:rx_count_1\ * 
              !Net_859 * \XBee_UART:BUART:pollcount_0\
            + !\XBee_UART:BUART:rx_count_2\ * !\XBee_UART:BUART:rx_count_1\ * 
              Net_859 * !\XBee_UART:BUART:pollcount_0\
        );
        Output = \XBee_UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\XBee_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee_UART:BUART:rx_state_1\ * !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              \XBee_UART:BUART:rx_state_3\ * \XBee_UART:BUART:rx_state_2\ * 
              !\XBee_UART:BUART:pollcount_1\ * !Net_859
            + !\XBee_UART:BUART:rx_state_1\ * !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              \XBee_UART:BUART:rx_state_3\ * \XBee_UART:BUART:rx_state_2\ * 
              !\XBee_UART:BUART:pollcount_1\ * !\XBee_UART:BUART:pollcount_0\
        );
        Output = \XBee_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\XBee_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_859
        );
        Output = \XBee_UART:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\US_40kHz:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_214 ,
            cs_addr_2 => \US_40kHz:PWMUDB:tc_i\ ,
            cs_addr_1 => \US_40kHz:PWMUDB:runmode_enable\ ,
            chain_out => \US_40kHz:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \US_40kHz:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\US_40kHz:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_214 ,
            cs_addr_2 => \US_40kHz:PWMUDB:tc_i\ ,
            cs_addr_1 => \US_40kHz:PWMUDB:runmode_enable\ ,
            cl0_comb => \US_40kHz:PWMUDB:cmp1_less\ ,
            z0_comb => \US_40kHz:PWMUDB:tc_i\ ,
            cl1_comb => \US_40kHz:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \US_40kHz:PWMUDB:status_3\ ,
            chain_in => \US_40kHz:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \US_40kHz:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Timer_US:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_545 ,
            cs_addr_1 => Net_553 ,
            cs_addr_0 => \Timer_US:TimerUDB:per_zero\ ,
            f0_load => \Timer_US:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_US:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_US:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_US:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_545 ,
            cs_addr_1 => Net_553 ,
            cs_addr_0 => \Timer_US:TimerUDB:per_zero\ ,
            f0_load => \Timer_US:TimerUDB:capt_fifo_load\ ,
            chain_in => \Timer_US:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Timer_US:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_US:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Timer_US:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Timer_US:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_545 ,
            cs_addr_1 => Net_553 ,
            cs_addr_0 => \Timer_US:TimerUDB:per_zero\ ,
            f0_load => \Timer_US:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_US:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_US:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_US:TimerUDB:status_2\ ,
            chain_in => \Timer_US:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_US:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Counter_1:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_1:CounterUDB:reload\ ,
            z0_comb => \Counter_1:CounterUDB:reload\ ,
            ce1_comb => \Counter_1:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter_1:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter_1:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer_periode:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_periode:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_periode:TimerUDB:per_zero\ ,
            chain_out => \Timer_periode:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_periode:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_periode:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_periode:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_periode:TimerUDB:per_zero\ ,
            chain_in => \Timer_periode:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Timer_periode:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_periode:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Timer_periode:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Timer_periode:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_periode:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_periode:TimerUDB:per_zero\ ,
            z0_comb => \Timer_periode:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_periode:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_periode:TimerUDB:status_2\ ,
            chain_in => \Timer_periode:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_periode:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\PWM_Front:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_770 ,
            cs_addr_2 => \PWM_Front:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Front:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Front:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Front:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_Front:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_Front:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Back:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_770 ,
            cs_addr_2 => \PWM_Back:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Back:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Back:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Back:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_Back:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_Back:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\XBee_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \XBee_UART:Net_9\ ,
            cs_addr_2 => \XBee_UART:BUART:rx_state_1\ ,
            cs_addr_1 => \XBee_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \XBee_UART:BUART:rx_bitclk_enable\ ,
            route_si => \XBee_UART:BUART:rx_postpoll\ ,
            f0_load => \XBee_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \XBee_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \XBee_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\US_40kHz:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_214 ,
            status_3 => \US_40kHz:PWMUDB:status_3\ ,
            status_2 => \US_40kHz:PWMUDB:status_2\ ,
            status_1 => \US_40kHz:PWMUDB:status_1\ ,
            status_0 => \US_40kHz:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_US:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_545 ,
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer_US:TimerUDB:status_3\ ,
            status_2 => \Timer_US:TimerUDB:status_2\ ,
            status_1 => \Timer_US:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_US:TimerUDB:status_tc\ ,
            interrupt => Net_596 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Counter_1:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \Counter_1:CounterUDB:status_6\ ,
            status_5 => \Counter_1:CounterUDB:status_5\ ,
            status_3 => \Counter_1:CounterUDB:status_3\ ,
            status_1 => \Counter_1:CounterUDB:reload\ ,
            status_0 => \Counter_1:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_periode:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer_periode:TimerUDB:status_3\ ,
            status_2 => \Timer_periode:TimerUDB:status_2\ ,
            status_0 => \Timer_periode:TimerUDB:status_tc\ ,
            interrupt => Net_562 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Front:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_770 ,
            status_3 => \PWM_Front:PWMUDB:status_3\ ,
            status_2 => \PWM_Front:PWMUDB:status_2\ ,
            status_1 => \PWM_Front:PWMUDB:status_1\ ,
            status_0 => \PWM_Front:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Back:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_770 ,
            status_3 => \PWM_Back:PWMUDB:status_3\ ,
            status_2 => \PWM_Back:PWMUDB:status_2\ ,
            status_1 => \PWM_Back:PWMUDB:status_1\ ,
            status_0 => \PWM_Back:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\XBee_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \XBee_UART:Net_9\ ,
            status_5 => \XBee_UART:BUART:rx_status_5\ ,
            status_4 => \XBee_UART:BUART:rx_status_4\ ,
            status_3 => \XBee_UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Counter_1:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Counter_1:CounterUDB:control_7\ ,
            control_6 => \Counter_1:CounterUDB:control_6\ ,
            control_5 => \Counter_1:CounterUDB:control_5\ ,
            control_4 => \Counter_1:CounterUDB:control_4\ ,
            control_3 => \Counter_1:CounterUDB:control_3\ ,
            control_2 => \Counter_1:CounterUDB:control_2\ ,
            control_1 => \Counter_1:CounterUDB:control_1\ ,
            control_0 => \Counter_1:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => \Control_Reg_1:control_3\ ,
            control_2 => \Control_Reg_1:control_2\ ,
            control_1 => \Control_Reg_1:control_1\ ,
            control_0 => Net_545 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Timer_periode:TimerUDB:control_7\ ,
            control_6 => \Timer_periode:TimerUDB:control_6\ ,
            control_5 => \Timer_periode:TimerUDB:control_5\ ,
            control_4 => \Timer_periode:TimerUDB:control_4\ ,
            control_3 => \Timer_periode:TimerUDB:control_3\ ,
            control_2 => \Timer_periode:TimerUDB:control_2\ ,
            control_1 => \Timer_periode:TimerUDB:control_1\ ,
            control_0 => \Timer_periode:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Front:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_770 ,
            control_7 => \PWM_Front:PWMUDB:control_7\ ,
            control_6 => \PWM_Front:PWMUDB:control_6\ ,
            control_5 => \PWM_Front:PWMUDB:control_5\ ,
            control_4 => \PWM_Front:PWMUDB:control_4\ ,
            control_3 => \PWM_Front:PWMUDB:control_3\ ,
            control_2 => \PWM_Front:PWMUDB:control_2\ ,
            control_1 => \PWM_Front:PWMUDB:control_1\ ,
            control_0 => \PWM_Front:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Back:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_770 ,
            control_7 => \PWM_Back:PWMUDB:control_7\ ,
            control_6 => \PWM_Back:PWMUDB:control_6\ ,
            control_5 => \PWM_Back:PWMUDB:control_5\ ,
            control_4 => \PWM_Back:PWMUDB:control_4\ ,
            control_3 => \PWM_Back:PWMUDB:control_3\ ,
            control_2 => \PWM_Back:PWMUDB:control_2\ ,
            control_1 => \PWM_Back:PWMUDB:control_1\ ,
            control_0 => \PWM_Back:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ctrl_moteur:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_915 ,
            control_6 => Net_914 ,
            control_5 => Net_913 ,
            control_4 => Net_912 ,
            control_3 => Net_910 ,
            control_2 => Net_909 ,
            control_1 => Net_908 ,
            control_0 => Net_911 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\ctrl_led:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \ctrl_led:control_7\ ,
            control_6 => \ctrl_led:control_6\ ,
            control_5 => \ctrl_led:control_5\ ,
            control_4 => \ctrl_led:control_4\ ,
            control_3 => \ctrl_led:control_3\ ,
            control_2 => \ctrl_led:control_2\ ,
            control_1 => \ctrl_led:control_1\ ,
            control_0 => Net_935 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\XBee_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \XBee_UART:Net_9\ ,
            load => \XBee_UART:BUART:rx_counter_load\ ,
            count_6 => \XBee_UART:BUART:rx_count_6\ ,
            count_5 => \XBee_UART:BUART:rx_count_5\ ,
            count_4 => \XBee_UART:BUART:rx_count_4\ ,
            count_3 => \XBee_UART:BUART:rx_count_3\ ,
            count_2 => \XBee_UART:BUART:rx_count_2\ ,
            count_1 => \XBee_UART:BUART:rx_count_1\ ,
            count_0 => \XBee_UART:BUART:rx_count_0\ ,
            tc => \XBee_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =TimerISR
        PORT MAP (
            interrupt => Net_596 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =CounterISR
        PORT MAP (
            interrupt => \Counter_1:CounterUDB:underflow_reg_i\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =periodeISR
        PORT MAP (
            interrupt => Net_562 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   28 :   44 :   72 : 38.89 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   53 :  139 :  192 : 27.60 %
  Unique P-terms              :   66 :  318 :  384 : 17.19 %
  Total P-terms               :   72 :      :      :        
  Datapath Cells              :   12 :   12 :   24 : 50.00 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    StatusI Registers         :    7 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    7 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    1 :    3 :    4 : 25.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.093ms
Tech Mapping phase: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : Moteur_BL_inA(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Moteur_BL_inB(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Moteur_BR_inA(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Moteur_BR_inB(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : Moteur_FL_inA(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Moteur_FL_inB(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Moteur_FR_inA(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Moteur_FR_inB(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : PWM_BL(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : PWM_BR(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : PWM_FL(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : PWM_FR(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : PWM_US_1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : PWM_US_2(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Pin_4(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : Signal_US(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : XBee_Rx(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \CharLCD_1:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \CharLCD_1:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \CharLCD_1:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \CharLCD_1:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \CharLCD_1:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \CharLCD_1:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \CharLCD_1:LCDPort(6)\ (fixed)
SC[3]@[FFB(SC,3)] : \Ampli_Recept:SC\
Comparator[0]@[FFB(Comparator,0)] : \Detect_Seuil_Recept:ctComp\
VIDAC[2]@[FFB(VIDAC,2)] : \V_seuil:viDAC8\
Vref[1]@[FFB(Vref,1)] : vRef_2
Log: apr.M0058: The analog placement iterative improvement is 35% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 56% done. (App=cydsfit)
Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : Moteur_BL_inA(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Moteur_BL_inB(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Moteur_BR_inA(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Moteur_BR_inB(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : Moteur_FL_inA(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Moteur_FL_inB(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Moteur_FR_inA(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Moteur_FR_inB(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : PWM_BL(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : PWM_BR(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : PWM_FL(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : PWM_FR(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : PWM_US_1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : PWM_US_2(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Pin_4(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : Signal_US(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : XBee_Rx(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \CharLCD_1:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \CharLCD_1:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \CharLCD_1:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \CharLCD_1:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \CharLCD_1:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \CharLCD_1:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \CharLCD_1:LCDPort(6)\ (fixed)
SC[0]@[FFB(SC,0)] : \Ampli_Recept:SC\
Comparator[2]@[FFB(Comparator,2)] : \Detect_Seuil_Recept:ctComp\
VIDAC[2]@[FFB(VIDAC,2)] : \V_seuil:viDAC8\
Vref[1]@[FFB(Vref,1)] : vRef_2

Analog Placement phase: Elapsed time ==> 1s.263ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_389 {
    sc_0_vin
    agl6_x_sc_0_vin
    agl6
    agl6_x_p4_6
    p4_6
  }
  Net: Net_439 {
    common_Vdda/2
    common_Vdda/2_x_comp_vref_vdda
    comp_vref_vdda
    abusl0_x_comp_vref_vdda
    abusl0
    abusl0_x_sc_0_vref
    sc_0_vref
  }
  Net: Net_437 {
    comp_2_vplus
    agl7_x_comp_2_vplus
    agl7
    agl7_x_sc_0_vout
    sc_0_vout
  }
  Net: Net_436 {
    vidac_2_vout
    agl5_x_vidac_2_vout
    agl5
    agl5_x_comp_2_vminus
    comp_2_vminus
  }
  Net: \V_seuil:Net_77\ {
  }
}
Map of item to net {
  sc_0_vin                                         -> Net_389
  agl6_x_sc_0_vin                                  -> Net_389
  agl6                                             -> Net_389
  agl6_x_p4_6                                      -> Net_389
  p4_6                                             -> Net_389
  common_Vdda/2                                    -> Net_439
  common_Vdda/2_x_comp_vref_vdda                   -> Net_439
  comp_vref_vdda                                   -> Net_439
  abusl0_x_comp_vref_vdda                          -> Net_439
  abusl0                                           -> Net_439
  abusl0_x_sc_0_vref                               -> Net_439
  sc_0_vref                                        -> Net_439
  comp_2_vplus                                     -> Net_437
  agl7_x_comp_2_vplus                              -> Net_437
  agl7                                             -> Net_437
  agl7_x_sc_0_vout                                 -> Net_437
  sc_0_vout                                        -> Net_437
  vidac_2_vout                                     -> Net_436
  agl5_x_vidac_2_vout                              -> Net_436
  agl5                                             -> Net_436
  agl5_x_comp_2_vminus                             -> Net_436
  comp_2_vminus                                    -> Net_436
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = True
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.327ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   27 :   21 :   48 :  56.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.11
                   Pterms :            2.52
               Macrocells :            1.96
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         14 :       6.50 :       3.79
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\XBee_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee_UART:BUART:rx_state_1\ * !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              !\XBee_UART:BUART:rx_state_3\ * \XBee_UART:BUART:rx_state_2\ * 
              !\XBee_UART:BUART:pollcount_1\ * !Net_859
            + !\XBee_UART:BUART:rx_state_1\ * !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              !\XBee_UART:BUART:rx_state_3\ * \XBee_UART:BUART:rx_state_2\ * 
              !\XBee_UART:BUART:pollcount_1\ * !\XBee_UART:BUART:pollcount_0\
            + !\XBee_UART:BUART:rx_state_1\ * \XBee_UART:BUART:rx_state_0\ * 
              !\XBee_UART:BUART:rx_state_3\ * !\XBee_UART:BUART:rx_state_2\ * 
              !\XBee_UART:BUART:rx_count_6\ * !\XBee_UART:BUART:rx_count_5\
            + !\XBee_UART:BUART:rx_state_1\ * \XBee_UART:BUART:rx_state_0\ * 
              !\XBee_UART:BUART:rx_state_3\ * !\XBee_UART:BUART:rx_state_2\ * 
              !\XBee_UART:BUART:rx_count_6\ * !\XBee_UART:BUART:rx_count_4\
        );
        Output = \XBee_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee_UART:BUART:rx_state_1\ * !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              \XBee_UART:BUART:rx_state_3\ * \XBee_UART:BUART:rx_state_2\
            + !\XBee_UART:BUART:rx_state_1\ * \XBee_UART:BUART:rx_state_0\ * 
              !\XBee_UART:BUART:rx_state_3\ * !\XBee_UART:BUART:rx_state_2\ * 
              !\XBee_UART:BUART:rx_count_6\ * !\XBee_UART:BUART:rx_count_5\
            + !\XBee_UART:BUART:rx_state_1\ * \XBee_UART:BUART:rx_state_0\ * 
              !\XBee_UART:BUART:rx_state_3\ * !\XBee_UART:BUART:rx_state_2\ * 
              !\XBee_UART:BUART:rx_count_6\ * !\XBee_UART:BUART:rx_count_4\
        );
        Output = \XBee_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee_UART:BUART:rx_state_1\ * !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              \XBee_UART:BUART:rx_state_3\ * \XBee_UART:BUART:rx_state_2\ * 
              !\XBee_UART:BUART:pollcount_1\ * !Net_859
            + !\XBee_UART:BUART:rx_state_1\ * !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              \XBee_UART:BUART:rx_state_3\ * \XBee_UART:BUART:rx_state_2\ * 
              !\XBee_UART:BUART:pollcount_1\ * !\XBee_UART:BUART:pollcount_0\
        );
        Output = \XBee_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\XBee_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_859
        );
        Output = \XBee_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\XBee_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\XBee_UART:BUART:rx_state_1\ * !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_state_3\ * \XBee_UART:BUART:rx_state_2\
        );
        Output = \XBee_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee_UART:BUART:rx_fifonotempty\ * 
              \XBee_UART:BUART:rx_state_stop1_reg\
        );
        Output = \XBee_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\XBee_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \XBee_UART:Net_9\ ,
        status_5 => \XBee_UART:BUART:rx_status_5\ ,
        status_4 => \XBee_UART:BUART:rx_status_4\ ,
        status_3 => \XBee_UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\XBee_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\XBee_UART:BUART:rx_state_1\ * !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              \XBee_UART:BUART:rx_state_3\
            + !\XBee_UART:BUART:rx_state_1\ * !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              \XBee_UART:BUART:rx_state_2\
            + !\XBee_UART:BUART:rx_state_1\ * !\XBee_UART:BUART:rx_state_0\ * 
              !\XBee_UART:BUART:rx_state_3\ * !\XBee_UART:BUART:rx_state_2\ * 
              !Net_859 * \XBee_UART:BUART:rx_last\
            + !\XBee_UART:BUART:rx_state_1\ * \XBee_UART:BUART:rx_state_0\ * 
              !\XBee_UART:BUART:rx_state_3\ * !\XBee_UART:BUART:rx_state_2\ * 
              !\XBee_UART:BUART:rx_count_6\ * !\XBee_UART:BUART:rx_count_5\
            + !\XBee_UART:BUART:rx_state_1\ * \XBee_UART:BUART:rx_state_0\ * 
              !\XBee_UART:BUART:rx_state_3\ * !\XBee_UART:BUART:rx_state_2\ * 
              !\XBee_UART:BUART:rx_count_6\ * !\XBee_UART:BUART:rx_count_4\
        );
        Output = \XBee_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee_UART:BUART:rx_state_1\ * !\XBee_UART:BUART:rx_state_0\ * 
              !\XBee_UART:BUART:rx_state_3\ * !\XBee_UART:BUART:rx_state_2\
        );
        Output = \XBee_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee_UART:BUART:rx_load_fifo\ * \XBee_UART:BUART:rx_fifofull\
        );
        Output = \XBee_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\XBee_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee_UART:BUART:rx_state_1\ * !\XBee_UART:BUART:rx_state_0\ * 
              \XBee_UART:BUART:rx_bitclk_enable\ * 
              \XBee_UART:BUART:rx_state_3\ * !\XBee_UART:BUART:rx_state_2\
            + !\XBee_UART:BUART:rx_state_1\ * \XBee_UART:BUART:rx_state_0\ * 
              !\XBee_UART:BUART:rx_state_3\ * !\XBee_UART:BUART:rx_state_2\ * 
              !\XBee_UART:BUART:rx_count_6\ * !\XBee_UART:BUART:rx_count_5\
            + !\XBee_UART:BUART:rx_state_1\ * \XBee_UART:BUART:rx_state_0\ * 
              !\XBee_UART:BUART:rx_state_3\ * !\XBee_UART:BUART:rx_state_2\ * 
              !\XBee_UART:BUART:rx_count_6\ * !\XBee_UART:BUART:rx_count_4\
        );
        Output = \XBee_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\XBee_UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee_UART:BUART:rx_count_2\ * !\XBee_UART:BUART:rx_count_1\ * 
              !\XBee_UART:BUART:pollcount_1\ * Net_859 * 
              \XBee_UART:BUART:pollcount_0\
            + !\XBee_UART:BUART:rx_count_2\ * !\XBee_UART:BUART:rx_count_1\ * 
              \XBee_UART:BUART:pollcount_1\ * !Net_859
            + !\XBee_UART:BUART:rx_count_2\ * !\XBee_UART:BUART:rx_count_1\ * 
              \XBee_UART:BUART:pollcount_1\ * !\XBee_UART:BUART:pollcount_0\
        );
        Output = \XBee_UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee_UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \XBee_UART:BUART:pollcount_1\
            + Net_859 * \XBee_UART:BUART:pollcount_0\
        );
        Output = \XBee_UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee_UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee_UART:BUART:rx_count_2\ * !\XBee_UART:BUART:rx_count_1\ * 
              !Net_859 * \XBee_UART:BUART:pollcount_0\
            + !\XBee_UART:BUART:rx_count_2\ * !\XBee_UART:BUART:rx_count_1\ * 
              Net_859 * !\XBee_UART:BUART:pollcount_0\
        );
        Output = \XBee_UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\XBee_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee_UART:BUART:rx_count_2\ * !\XBee_UART:BUART:rx_count_1\ * 
              !\XBee_UART:BUART:rx_count_0\
        );
        Output = \XBee_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\XBee_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \XBee_UART:Net_9\ ,
        cs_addr_2 => \XBee_UART:BUART:rx_state_1\ ,
        cs_addr_1 => \XBee_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \XBee_UART:BUART:rx_bitclk_enable\ ,
        route_si => \XBee_UART:BUART:rx_postpoll\ ,
        f0_load => \XBee_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \XBee_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \XBee_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\XBee_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \XBee_UART:Net_9\ ,
        load => \XBee_UART:BUART:rx_counter_load\ ,
        count_6 => \XBee_UART:BUART:rx_count_6\ ,
        count_5 => \XBee_UART:BUART:rx_count_5\ ,
        count_4 => \XBee_UART:BUART:rx_count_4\ ,
        count_3 => \XBee_UART:BUART:rx_count_3\ ,
        count_2 => \XBee_UART:BUART:rx_count_2\ ,
        count_1 => \XBee_UART:BUART:rx_count_1\ ,
        count_0 => \XBee_UART:BUART:rx_count_0\ ,
        tc => \XBee_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Counter_1:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:reload\ * 
              !\Counter_1:CounterUDB:underflow_reg_i\
        );
        Output = \Counter_1:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_1:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:reload\
        );
        Output = \Counter_1:CounterUDB:underflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Counter_1:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:cmp_out_i\ * 
              !\Counter_1:CounterUDB:prevCompare\
        );
        Output = \Counter_1:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Counter_1:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:cmp_out_i\
        );
        Output = \Counter_1:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_1:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_1:CounterUDB:reload\ ,
        z0_comb => \Counter_1:CounterUDB:reload\ ,
        ce1_comb => \Counter_1:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter_1:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter_1:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Counter_1:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \Counter_1:CounterUDB:status_6\ ,
        status_5 => \Counter_1:CounterUDB:status_5\ ,
        status_3 => \Counter_1:CounterUDB:status_3\ ,
        status_1 => \Counter_1:CounterUDB:reload\ ,
        status_0 => \Counter_1:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Timer_periode:TimerUDB:control_7\ ,
        control_6 => \Timer_periode:TimerUDB:control_6\ ,
        control_5 => \Timer_periode:TimerUDB:control_5\ ,
        control_4 => \Timer_periode:TimerUDB:control_4\ ,
        control_3 => \Timer_periode:TimerUDB:control_3\ ,
        control_2 => \Timer_periode:TimerUDB:control_2\ ,
        control_1 => \Timer_periode:TimerUDB:control_1\ ,
        control_0 => \Timer_periode:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\XBee_UART:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee_UART:BUART:rx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Back:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_770 ,
        cs_addr_2 => \PWM_Back:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Back:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Back:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Back:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_Back:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_Back:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Counter_1:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_272
        );
        Output = \Counter_1:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\US_40kHz:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_545
        );
        Output = \US_40kHz:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_491, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \US_40kHz:PWMUDB:runmode_enable\ * \US_40kHz:PWMUDB:cmp1_less\
        );
        Output = Net_491 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => \Control_Reg_1:control_3\ ,
        control_2 => \Control_Reg_1:control_2\ ,
        control_1 => \Control_Reg_1:control_1\ ,
        control_0 => Net_545 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Counter_1:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_272 * \Counter_1:CounterUDB:control_7\ * 
              !\Counter_1:CounterUDB:count_stored_i\
        );
        Output = \Counter_1:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\US_40kHz:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\US_40kHz:PWMUDB:cmp2_less\
        );
        Output = \US_40kHz:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\US_40kHz:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \US_40kHz:PWMUDB:runmode_enable\ * \US_40kHz:PWMUDB:tc_i\
        );
        Output = \US_40kHz:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\US_40kHz:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \US_40kHz:PWMUDB:cmp1_less\
        );
        Output = \US_40kHz:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\US_40kHz:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\US_40kHz:PWMUDB:prevCompare1\ * \US_40kHz:PWMUDB:cmp1_less\
        );
        Output = \US_40kHz:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\US_40kHz:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\US_40kHz:PWMUDB:prevCompare2\ * !\US_40kHz:PWMUDB:cmp2_less\
        );
        Output = \US_40kHz:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\US_40kHz:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_214 ,
        cs_addr_2 => \US_40kHz:PWMUDB:tc_i\ ,
        cs_addr_1 => \US_40kHz:PWMUDB:runmode_enable\ ,
        cl0_comb => \US_40kHz:PWMUDB:cmp1_less\ ,
        z0_comb => \US_40kHz:PWMUDB:tc_i\ ,
        cl1_comb => \US_40kHz:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \US_40kHz:PWMUDB:status_3\ ,
        chain_in => \US_40kHz:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \US_40kHz:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\US_40kHz:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_214 ,
        status_3 => \US_40kHz:PWMUDB:status_3\ ,
        status_2 => \US_40kHz:PWMUDB:status_2\ ,
        status_1 => \US_40kHz:PWMUDB:status_1\ ,
        status_0 => \US_40kHz:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer_US:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_US:TimerUDB:per_zero\ * Net_553
        );
        Output = \Timer_US:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_553, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_545 * !Net_596
            + !Net_596 * Net_553
        );
        Output = Net_553 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_US:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_545 ,
        cs_addr_1 => Net_553 ,
        cs_addr_0 => \Timer_US:TimerUDB:per_zero\ ,
        f0_load => \Timer_US:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_US:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_US:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_US:TimerUDB:status_2\ ,
        chain_in => \Timer_US:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_US:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\Timer_US:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_545 ,
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer_US:TimerUDB:status_3\ ,
        status_2 => \Timer_US:TimerUDB:status_2\ ,
        status_1 => \Timer_US:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_US:TimerUDB:status_tc\ ,
        interrupt => Net_596 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Counter_1:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Counter_1:CounterUDB:control_7\ ,
        control_6 => \Counter_1:CounterUDB:control_6\ ,
        control_5 => \Counter_1:CounterUDB:control_5\ ,
        control_4 => \Counter_1:CounterUDB:control_4\ ,
        control_3 => \Counter_1:CounterUDB:control_3\ ,
        control_2 => \Counter_1:CounterUDB:control_2\ ,
        control_1 => \Counter_1:CounterUDB:control_1\ ,
        control_0 => \Counter_1:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=8, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Timer_periode:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_periode:TimerUDB:control_7\ * 
              \Timer_periode:TimerUDB:per_zero\
        );
        Output = \Timer_periode:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_US:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_545 * Net_495 * !\Timer_US:TimerUDB:capture_last\ * 
              Net_553 * !MODIN2_1 * !MODIN2_0
        );
        Output = \Timer_US:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=MODIN2_1, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_545 * Net_495 * !\Timer_US:TimerUDB:capture_last\ * 
              Net_553 * MODIN2_0
            + Net_545 * MODIN2_1
        );
        Output = MODIN2_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_periode:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_periode:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_periode:TimerUDB:per_zero\ ,
        z0_comb => \Timer_periode:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_periode:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_periode:TimerUDB:status_2\ ,
        chain_in => \Timer_periode:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_periode:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\Timer_periode:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer_periode:TimerUDB:status_3\ ,
        status_2 => \Timer_periode:TimerUDB:status_2\ ,
        status_0 => \Timer_periode:TimerUDB:status_tc\ ,
        interrupt => Net_562 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Back:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Back:PWMUDB:control_7\
        );
        Output = \PWM_Back:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Back:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Back:PWMUDB:cmp1_less\
        );
        Output = \PWM_Back:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Back:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Back:PWMUDB:runmode_enable\ * \PWM_Back:PWMUDB:tc_i\
        );
        Output = \PWM_Back:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Back:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Back:PWMUDB:prevCompare2\ * \PWM_Back:PWMUDB:cmp2_less\
        );
        Output = \PWM_Back:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Back:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Back:PWMUDB:cmp2_less\
        );
        Output = \PWM_Back:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Back:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Back:PWMUDB:prevCompare1\ * \PWM_Back:PWMUDB:cmp1_less\
        );
        Output = \PWM_Back:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_periode:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_periode:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_periode:TimerUDB:per_zero\ ,
        chain_in => \Timer_periode:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Timer_periode:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_periode:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Timer_periode:TimerUDB:sT24:timerdp:u2\

statusicell: Name =\PWM_Back:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_770 ,
        status_3 => \PWM_Back:PWMUDB:status_3\ ,
        status_2 => \PWM_Back:PWMUDB:status_2\ ,
        status_1 => \PWM_Back:PWMUDB:status_1\ ,
        status_0 => \PWM_Back:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Back:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_770 ,
        control_7 => \PWM_Back:PWMUDB:control_7\ ,
        control_6 => \PWM_Back:PWMUDB:control_6\ ,
        control_5 => \PWM_Back:PWMUDB:control_5\ ,
        control_4 => \PWM_Back:PWMUDB:control_4\ ,
        control_3 => \PWM_Back:PWMUDB:control_3\ ,
        control_2 => \PWM_Back:PWMUDB:control_2\ ,
        control_1 => \PWM_Back:PWMUDB:control_1\ ,
        control_0 => \PWM_Back:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_Front:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:cmp1_less\
        );
        Output = \PWM_Front:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Front:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:runmode_enable\ * \PWM_Front:PWMUDB:tc_i\
        );
        Output = \PWM_Front:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Front:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Front:PWMUDB:prevCompare2\ * \PWM_Front:PWMUDB:cmp2_less\
        );
        Output = \PWM_Front:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Front:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:cmp2_less\
        );
        Output = \PWM_Front:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Front:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Front:PWMUDB:prevCompare1\ * \PWM_Front:PWMUDB:cmp1_less\
        );
        Output = \PWM_Front:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Front:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_770 ,
        cs_addr_2 => \PWM_Front:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Front:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Front:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Front:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_Front:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_Front:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_Front:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_770 ,
        status_3 => \PWM_Front:PWMUDB:status_3\ ,
        status_2 => \PWM_Front:PWMUDB:status_2\ ,
        status_1 => \PWM_Front:PWMUDB:status_1\ ,
        status_0 => \PWM_Front:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_272, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \US_40kHz:PWMUDB:runmode_enable\ * !\US_40kHz:PWMUDB:cmp2_less\
        );
        Output = Net_272 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_Front:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:control_7\
        );
        Output = \PWM_Front:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\US_40kHz:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_214 ,
        cs_addr_2 => \US_40kHz:PWMUDB:tc_i\ ,
        cs_addr_1 => \US_40kHz:PWMUDB:runmode_enable\ ,
        chain_out => \US_40kHz:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \US_40kHz:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PWM_Front:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_770 ,
        control_7 => \PWM_Front:PWMUDB:control_7\ ,
        control_6 => \PWM_Front:PWMUDB:control_6\ ,
        control_5 => \PWM_Front:PWMUDB:control_5\ ,
        control_4 => \PWM_Front:PWMUDB:control_4\ ,
        control_3 => \PWM_Front:PWMUDB:control_3\ ,
        control_2 => \PWM_Front:PWMUDB:control_2\ ,
        control_1 => \PWM_Front:PWMUDB:control_1\ ,
        control_0 => \PWM_Front:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_772, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:runmode_enable\ * 
              \PWM_Front:PWMUDB:cmp1_less\
        );
        Output = Net_772 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_US:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_545 * Net_495 * !\Timer_US:TimerUDB:capture_last\ * 
              Net_553
        );
        Output = \Timer_US:TimerUDB:capt_fifo_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_773, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:runmode_enable\ * 
              \PWM_Front:PWMUDB:cmp2_less\
        );
        Output = Net_773 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_US:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_545 ,
        cs_addr_1 => Net_553 ,
        cs_addr_0 => \Timer_US:TimerUDB:per_zero\ ,
        f0_load => \Timer_US:TimerUDB:capt_fifo_load\ ,
        chain_in => \Timer_US:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Timer_US:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_US:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Timer_US:TimerUDB:sT24:timerdp:u2\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=MODIN2_0, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_545 * Net_495 * !\Timer_US:TimerUDB:capture_last\ * 
              Net_553 * MODIN2_1
            + Net_545 * MODIN2_0
            + Net_495 * !\Timer_US:TimerUDB:capture_last\ * Net_553 * 
              MODIN2_0
        );
        Output = MODIN2_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer_US:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_545 * Net_495
        );
        Output = \Timer_US:TimerUDB:capture_last\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_US:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_545 ,
        cs_addr_1 => Net_553 ,
        cs_addr_0 => \Timer_US:TimerUDB:per_zero\ ,
        f0_load => \Timer_US:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_US:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_US:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\ctrl_led:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \ctrl_led:control_7\ ,
        control_6 => \ctrl_led:control_6\ ,
        control_5 => \ctrl_led:control_5\ ,
        control_4 => \ctrl_led:control_4\ ,
        control_3 => \ctrl_led:control_3\ ,
        control_2 => \ctrl_led:control_2\ ,
        control_1 => \ctrl_led:control_1\ ,
        control_0 => Net_935 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_828, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Back:PWMUDB:runmode_enable\ * \PWM_Back:PWMUDB:cmp1_less\
        );
        Output = Net_828 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_829, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_770) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Back:PWMUDB:runmode_enable\ * \PWM_Back:PWMUDB:cmp2_less\
        );
        Output = Net_829 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_periode:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_periode:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_periode:TimerUDB:per_zero\ ,
        chain_out => \Timer_periode:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_periode:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\ctrl_moteur:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_915 ,
        control_6 => Net_914 ,
        control_5 => Net_913 ,
        control_4 => Net_912 ,
        control_3 => Net_910 ,
        control_2 => Net_909 ,
        control_1 => Net_908 ,
        control_0 => Net_911 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =CounterISR
        PORT MAP (
            interrupt => \Counter_1:CounterUDB:underflow_reg_i\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =TimerISR
        PORT MAP (
            interrupt => Net_596 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =periodeISR
        PORT MAP (
            interrupt => Net_562 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_out(0)__PA ,
        input => Net_935 ,
        pad => LED_out(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Moteur_FR_inA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Moteur_FR_inA(0)__PA ,
        input => Net_908 ,
        pad => Moteur_FR_inA(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Moteur_FR_inB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Moteur_FR_inB(0)__PA ,
        input => Net_913 ,
        pad => Moteur_FR_inB(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Moteur_BL_inA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Moteur_BL_inA(0)__PA ,
        input => Net_909 ,
        pad => Moteur_BL_inA(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Moteur_BL_inB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Moteur_BL_inB(0)__PA ,
        input => Net_914 ,
        pad => Moteur_BL_inB(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CharLCD_1:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CharLCD_1:LCDPort(0)\__PA ,
        pad => \CharLCD_1:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CharLCD_1:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CharLCD_1:LCDPort(1)\__PA ,
        pad => \CharLCD_1:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CharLCD_1:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CharLCD_1:LCDPort(2)\__PA ,
        pad => \CharLCD_1:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CharLCD_1:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CharLCD_1:LCDPort(3)\__PA ,
        pad => \CharLCD_1:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CharLCD_1:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CharLCD_1:LCDPort(4)\__PA ,
        pad => \CharLCD_1:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CharLCD_1:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CharLCD_1:LCDPort(5)\__PA ,
        pad => \CharLCD_1:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \CharLCD_1:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CharLCD_1:LCDPort(6)\__PA ,
        pad => \CharLCD_1:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = PWM_US_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_US_1(0)__PA ,
        input => Net_491 ,
        pad => PWM_US_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PWM_US_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_US_2(0)__PA ,
        input => Net_272 ,
        pad => PWM_US_2(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Moteur_BR_inA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Moteur_BR_inA(0)__PA ,
        input => Net_910 ,
        pad => Moteur_BR_inA(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Moteur_BR_inB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Moteur_BR_inB(0)__PA ,
        input => Net_915 ,
        pad => Moteur_BR_inB(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_4(0)__PA ,
        input => Net_553 ,
        pad => Pin_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PWM_BR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_BR(0)__PA ,
        input => Net_829 ,
        pad => PWM_BR(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PWM_BL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_BL(0)__PA ,
        input => Net_828 ,
        pad => PWM_BL(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Signal_US(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Signal_US(0)__PA ,
        analog_term => Net_389 ,
        pad => Signal_US(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = Moteur_FL_inA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Moteur_FL_inA(0)__PA ,
        input => Net_911 ,
        pad => Moteur_FL_inA(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Moteur_FL_inB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Moteur_FL_inB(0)__PA ,
        input => Net_912 ,
        pad => Moteur_FL_inB(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=6]: 
Pin : Name = XBee_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => XBee_Rx(0)__PA ,
        fb => Net_859 ,
        pad => XBee_Rx(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = PWM_FR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_FR(0)__PA ,
        input => Net_773 ,
        pad => PWM_FR(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PWM_FL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_FL(0)__PA ,
        input => Net_772 ,
        pad => PWM_FL(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_770 ,
            dclk_0 => Net_770_local ,
            dclk_glb_1 => Net_214 ,
            dclk_1 => Net_214_local ,
            dclk_glb_2 => \XBee_UART:Net_9\ ,
            dclk_2 => \XBee_UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,2): 
    comparatorcell: Name =\Detect_Seuil_Recept:ctComp\
        PORT MAP (
            vplus => Net_437 ,
            vminus => Net_436 ,
            out => Net_495 );
        Properties:
        {
            cy_registers = ""
        }
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: 
    SC Block @ F(SC,0): 
    sccell: Name =\Ampli_Recept:SC\
        PORT MAP (
            vref => Net_439 ,
            vin => Net_389 ,
            modout => \Ampli_Recept:Net_30\ ,
            vout => Net_437 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\V_seuil:viDAC8\
        PORT MAP (
            vout => Net_436 ,
            iout => \V_seuil:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =vRef_2
        PORT MAP (
            vout => Net_439 );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+----------------
   0 |   0 |       |      NONE |         CMOS_OUT |             LED_out(0) | In(Net_935)
     |   6 |     * |      NONE |         CMOS_OUT |       Moteur_FR_inA(0) | In(Net_908)
     |   7 |     * |      NONE |         CMOS_OUT |       Moteur_FR_inB(0) | In(Net_913)
-----+-----+-------+-----------+------------------+------------------------+----------------
   1 |   6 |     * |      NONE |         CMOS_OUT |       Moteur_BL_inA(0) | In(Net_909)
     |   7 |     * |      NONE |         CMOS_OUT |       Moteur_BL_inB(0) | In(Net_914)
-----+-----+-------+-----------+------------------+------------------------+----------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \CharLCD_1:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \CharLCD_1:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \CharLCD_1:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \CharLCD_1:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \CharLCD_1:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \CharLCD_1:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \CharLCD_1:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------------+----------------
   3 |   6 |     * |      NONE |         CMOS_OUT |            PWM_US_1(0) | In(Net_491)
     |   7 |     * |      NONE |         CMOS_OUT |            PWM_US_2(0) | In(Net_272)
-----+-----+-------+-----------+------------------+------------------------+----------------
   4 |   0 |     * |      NONE |         CMOS_OUT |       Moteur_BR_inA(0) | In(Net_910)
     |   1 |     * |      NONE |         CMOS_OUT |       Moteur_BR_inB(0) | In(Net_915)
     |   2 |     * |      NONE |         CMOS_OUT |               Pin_4(0) | In(Net_553)
     |   4 |     * |      NONE |         CMOS_OUT |              PWM_BR(0) | In(Net_829)
     |   5 |     * |      NONE |         CMOS_OUT |              PWM_BL(0) | In(Net_828)
     |   6 |     * |      NONE |      HI_Z_ANALOG |           Signal_US(0) | Analog(Net_389)
-----+-----+-------+-----------+------------------+------------------------+----------------
   5 |   0 |     * |      NONE |         CMOS_OUT |       Moteur_FL_inA(0) | In(Net_911)
     |   1 |     * |      NONE |         CMOS_OUT |       Moteur_FL_inB(0) | In(Net_912)
-----+-----+-------+-----------+------------------+------------------------+----------------
   6 |   6 |     * |      NONE |     HI_Z_DIGITAL |             XBee_Rx(0) | FB(Net_859)
-----+-----+-------+-----------+------------------+------------------------+----------------
  12 |   2 |     * |      NONE |         CMOS_OUT |              PWM_FR(0) | In(Net_773)
     |   3 |     * |      NONE |         CMOS_OUT |              PWM_FL(0) | In(Net_772)
--------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 3s.416ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.291ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.436ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in projet_entier_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.982ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.296ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.296ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.311ms
API generation phase: Elapsed time ==> 6s.286ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
