#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_00000000008a7fe0 .scope module, "tb_dc" "tb_dc" 2 3;
 .timescale 0 0;
P_00000000008a8170 .param/l "PERIOD" 0 2 6, +C4<00000000000000000000000000001010>;
P_00000000008a81a8 .param/l "RdLength" 0 2 9, +C4<00000000000000000000000000000100>;
P_00000000008a81e0 .param/l "Rs1Length" 0 2 7, +C4<00000000000000000000000000000100>;
P_00000000008a8218 .param/l "Rs2Length" 0 2 8, +C4<00000000000000000000000000000100>;
v000000000091ab10_0 .net "imm_to_reg", 31 0, L_00000000008bf480;  1 drivers
v000000000091a6b0_0 .var "instr_from_instr_queue", 31 0;
v000000000091abb0_0 .var "is_empty_from_instr_queue", 0 0;
o00000000008c30b8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000091a390_0 .net "is_empty_to_reg", 0 0, o00000000008c30b8;  0 drivers
v000000000091ac50_0 .net "op_to_reg", 5 0, L_00000000008bebc0;  1 drivers
v000000000091ad90_0 .var "pc_from_instr_queue", 31 0;
v000000000091aed0_0 .net "pc_to_reg", 31 0, L_00000000008beae0;  1 drivers
v000000000091be40_0 .var "rd", 4 0;
v000000000091b940_0 .net "rd_to_reg", 4 0, L_00000000008bf800;  1 drivers
v000000000091c0c0_0 .net "rs1_to_reg", 4 0, L_00000000008bf1e0;  1 drivers
v000000000091c020_0 .net "rs2_to_reg", 4 0, L_00000000008be990;  1 drivers
v000000000091bee0_0 .var "rst", 0 0;
S_00000000008a8260 .scope module, "u_dc" "dc" 2 31, 2 63 0, S_00000000008a7fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "is_empty_from_instr_queue";
    .port_info 2 /INPUT 32 "pc_from_instr_queue";
    .port_info 3 /INPUT 32 "instr_from_instr_queue";
    .port_info 4 /OUTPUT 1 "is_empty_to_reg";
    .port_info 5 /OUTPUT 5 "rd_to_reg";
    .port_info 6 /OUTPUT 32 "pc_to_reg";
    .port_info 7 /OUTPUT 5 "rs1_to_reg";
    .port_info 8 /OUTPUT 5 "rs2_to_reg";
    .port_info 9 /OUTPUT 32 "imm_to_reg";
    .port_info 10 /OUTPUT 6 "op_to_reg";
P_00000000008a83f0 .param/l "RdLength" 0 2 68, +C4<00000000000000000000000000000100>;
P_00000000008a8428 .param/l "Rs1Length" 0 2 66, +C4<00000000000000000000000000000100>;
P_00000000008a8460 .param/l "Rs2Length" 0 2 67, +C4<00000000000000000000000000000100>;
L_00000000008beae0 .functor BUFZ 32, v000000000091aa70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000008bf1e0 .functor BUFZ 5, v000000000091a250_0, C4<00000>, C4<00000>, C4<00000>;
L_00000000008be990 .functor BUFZ 5, v000000000091a2f0_0, C4<00000>, C4<00000>, C4<00000>;
L_00000000008bf800 .functor BUFZ 5, v000000000091a9d0_0, C4<00000>, C4<00000>, C4<00000>;
L_00000000008bf480 .functor BUFZ 32, v00000000001872e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000008bf2c0 .functor BUFZ 1, v000000000091abb0_0, C4<0>, C4<0>, C4<0>;
L_00000000008bebc0 .functor BUFZ 6, v000000000091a930_0, C4<000000>, C4<000000>, C4<000000>;
v00000000001872e0_0 .var "imm", 31 0;
v000000000091a070_0 .net "imm_to_reg", 31 0, L_00000000008bf480;  alias, 1 drivers
v000000000091a890_0 .var "instr", 31 0;
v000000000091acf0_0 .net "instr_from_instr_queue", 31 0, v000000000091a6b0_0;  1 drivers
v000000000091a110_0 .net "is_empty_from_instr_queue", 0 0, v000000000091abb0_0;  1 drivers
v000000000091a1b0_0 .net "is_empty_from_to_reg", 0 0, L_00000000008bf2c0;  1 drivers
v000000000091a570_0 .net "is_empty_to_reg", 0 0, o00000000008c30b8;  alias, 0 drivers
v000000000091a930_0 .var "op", 5 0;
v000000000091a4d0_0 .net "op_to_reg", 5 0, L_00000000008bebc0;  alias, 1 drivers
v000000000091aa70_0 .var "pc", 31 0;
v000000000091af70_0 .net "pc_from_instr_queue", 31 0, v000000000091ad90_0;  1 drivers
v000000000091a430_0 .net "pc_to_reg", 31 0, L_00000000008beae0;  alias, 1 drivers
v000000000091a9d0_0 .var "rd", 4 0;
v000000000091a7f0_0 .net "rd_to_reg", 4 0, L_00000000008bf800;  alias, 1 drivers
v000000000091a250_0 .var "rs1", 4 0;
v000000000091a610_0 .net "rs1_to_reg", 4 0, L_00000000008bf1e0;  alias, 1 drivers
v000000000091a2f0_0 .var "rs2", 4 0;
v000000000091ae30_0 .net "rs2_to_reg", 4 0, L_00000000008be990;  alias, 1 drivers
v000000000091a750_0 .net "rst", 0 0, v000000000091bee0_0;  1 drivers
E_00000000008a0370 .event edge, v000000000091acf0_0;
E_00000000008a0970 .event posedge, v000000000091a750_0;
    .scope S_00000000008a8260;
T_0 ;
    %wait E_00000000008a0970;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000091aa70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000091a250_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000091a2f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000091a9d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000001872e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000091a890_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000008a8260;
T_1 ;
    %wait E_00000000008a0370;
    %vpi_call 2 102 "$display", 32'sb00000000000000000000000000000001 {0 0 0};
    %load/vec4 v000000000091acf0_0;
    %store/vec4 v000000000091a890_0, 0, 32;
    %vpi_call 2 104 "$display", v000000000091a890_0 {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000000000091a250_0, 0, 5;
    %load/vec4 v000000000091a890_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000000000091a250_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000091a2f0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000001872e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000091aa70_0, 0, 32;
    %load/vec4 v000000000091a890_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000000000091a9d0_0, 0, 5;
    %load/vec4 v000000000091a890_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %jmp T_1.10;
T_1.0 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %load/vec4 v000000000091a890_0;
    %parti/s 20, 12, 5;
    %pad/u 32;
    %store/vec4 v00000000001872e0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000091a250_0, 0, 5;
    %jmp T_1.10;
T_1.1 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %load/vec4 v000000000091a890_0;
    %parti/s 20, 12, 5;
    %pad/u 32;
    %store/vec4 v00000000001872e0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000091a250_0, 0, 5;
    %jmp T_1.10;
T_1.2 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000091a250_0, 0, 5;
    %load/vec4 v000000000091a890_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000001872e0_0, 4, 1;
    %load/vec4 v000000000091a890_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000001872e0_0, 4, 10;
    %load/vec4 v000000000091a890_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000001872e0_0, 4, 1;
    %load/vec4 v000000000091a890_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000001872e0_0, 4, 8;
    %jmp T_1.10;
T_1.3 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %load/vec4 v000000000091a890_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000001872e0_0, 4, 12;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000091a9d0_0, 0, 5;
    %load/vec4 v000000000091a890_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000000000091a2f0_0, 0, 5;
    %load/vec4 v000000000091a890_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000001872e0_0, 4, 1;
    %load/vec4 v000000000091a890_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000001872e0_0, 4, 6;
    %load/vec4 v000000000091a890_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000001872e0_0, 4, 4;
    %load/vec4 v000000000091a890_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000001872e0_0, 4, 1;
    %load/vec4 v000000000091a890_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %jmp T_1.17;
T_1.11 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.17;
T_1.12 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.17;
T_1.13 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.17;
T_1.14 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.17;
T_1.15 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.17;
T_1.17 ;
    %pop/vec4 1;
    %jmp T_1.10;
T_1.5 ;
    %load/vec4 v000000000091a890_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000001872e0_0, 4, 12;
    %load/vec4 v000000000091a890_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %jmp T_1.23;
T_1.18 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.23;
T_1.19 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.23;
T_1.20 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.23;
T_1.21 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.23;
T_1.22 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.23;
T_1.23 ;
    %pop/vec4 1;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000091a9d0_0, 0, 5;
    %load/vec4 v000000000091a890_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000000000091a2f0_0, 0, 5;
    %load/vec4 v000000000091a890_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %jmp T_1.27;
T_1.24 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.27;
T_1.25 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.27;
T_1.26 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.27;
T_1.27 ;
    %pop/vec4 1;
    %jmp T_1.10;
T_1.7 ;
    %load/vec4 v000000000091a890_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000001872e0_0, 4, 12;
    %load/vec4 v000000000091a890_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.32, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.33, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.34, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %jmp T_1.36;
T_1.28 ;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.36;
T_1.29 ;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.36;
T_1.30 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.36;
T_1.31 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.36;
T_1.32 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.36;
T_1.33 ;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.36;
T_1.34 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.36;
T_1.35 ;
    %load/vec4 v000000000091a890_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0 T_1.37, 8;
    %pushi/vec4 25, 0, 6;
    %jmp/1 T_1.38, 8;
T_1.37 ; End of true expr.
    %pushi/vec4 26, 0, 6;
    %jmp/0 T_1.38, 8;
 ; End of false expr.
    %blend;
T_1.38;
    %store/vec4 v000000000091a930_0, 0, 6;
    %pushi/vec4 0, 0, 7;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000001872e0_0, 4, 7;
    %jmp T_1.36;
T_1.36 ;
    %pop/vec4 1;
    %jmp T_1.10;
T_1.8 ;
    %load/vec4 v000000000091a890_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000000000091a2f0_0, 0, 5;
    %load/vec4 v000000000091a890_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.40, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.41, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.42, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.43, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.44, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.45, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.46, 6;
    %jmp T_1.47;
T_1.39 ;
    %load/vec4 v000000000091a890_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0 T_1.48, 8;
    %pushi/vec4 27, 0, 6;
    %jmp/1 T_1.49, 8;
T_1.48 ; End of true expr.
    %pushi/vec4 28, 0, 6;
    %jmp/0 T_1.49, 8;
 ; End of false expr.
    %blend;
T_1.49;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.47;
T_1.40 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.47;
T_1.41 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.47;
T_1.42 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.47;
T_1.43 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.47;
T_1.44 ;
    %load/vec4 v000000000091a890_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0 T_1.50, 8;
    %pushi/vec4 33, 0, 6;
    %jmp/1 T_1.51, 8;
T_1.50 ; End of true expr.
    %pushi/vec4 34, 0, 6;
    %jmp/0 T_1.51, 8;
 ; End of false expr.
    %blend;
T_1.51;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.47;
T_1.45 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.47;
T_1.46 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v000000000091a930_0, 0, 6;
    %jmp T_1.47;
T_1.47 ;
    %pop/vec4 1;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %vpi_call 2 194 "$display", v000000000091a9d0_0 {0 0 0};
    %vpi_call 2 195 "$display", v000000000091a930_0 {0 0 0};
    %vpi_call 2 196 "$display", v000000000091a250_0 {0 0 0};
    %vpi_call 2 197 "$display", v000000000091a2f0_0 {0 0 0};
    %vpi_call 2 198 "$display", v00000000001872e0_0 {0 0 0};
    %vpi_call 2 199 "$display", v000000000091aa70_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000008a7fe0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000091bee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000091abb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000091ad90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000091a6b0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_00000000008a7fe0;
T_3 ;
    %delay 0, 0;
    %pushi/vec4 65463, 0, 32;
    %store/vec4 v000000000091a6b0_0, 0, 32;
    %vpi_call 2 49 "$display", "000" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 51 "$display", v000000000091b940_0 {0 0 0};
    %load/vec4 v000000000091b940_0;
    %store/vec4 v000000000091be40_0, 0, 5;
    %vpi_call 2 53 "$display", v000000000091be40_0 {0 0 0};
    %vpi_call 2 54 "$display", "000" {0 0 0};
    %vpi_call 2 55 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 56 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000008a7fe0 {0 0 0};
    %delay 10, 0;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "dtba.v";
