# SRIP2019-Batch1
project on state diagrams digital logic design
