

================================================================
== Vivado HLS Report for 'pqcrystals_dilithium_3'
================================================================
* Date:           Thu Apr 13 00:01:09 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Phase2
* Solution:       Area
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.724 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7691|     7691| 76.910 us | 76.910 us |  7691|  7691|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     1536|     1536|         6|          -|          -|   256|    no    |
        |- Loop 2     |     6153|     6153|      2051|          -|          -|     3|    no    |
        | + Loop 2.1  |     1536|     1536|         6|          -|          -|   256|    no    |
        | + Loop 2.2  |      512|      512|         2|          -|          -|   256|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|     16|       0|     492|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        1|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     202|    -|
|Register         |        -|      -|     513|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|     16|     513|     694|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      2|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |t_coeffs_U  |pqcrystals_dilithkbM  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                      |        1|  0|   0|    0|   256|   32|     1|         8192|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln181_1_fu_411_p2   |     *    |      2|  0|  21|          23|          32|
    |mul_ln181_fu_264_p2     |     *    |      2|  0|  21|          23|          32|
    |mul_ln19_1_fu_429_p2    |     *    |      2|  0|  21|          24|          32|
    |mul_ln19_fu_291_p2      |     *    |      2|  0|  21|          24|          32|
    |t_5_fu_421_p2           |     *    |      4|  0|  21|          26|          32|
    |t_fu_283_p2             |     *    |      4|  0|  21|          26|          32|
    |add_ln181_1_fu_338_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln181_2_fu_383_p2   |     +    |      0|  0|  21|          14|          14|
    |add_ln181_3_fu_393_p2   |     +    |      0|  0|  19|          12|          12|
    |add_ln181_fu_278_p2     |     +    |      0|  0|  19|          12|          12|
    |add_ln19_1_fu_446_p2    |     +    |      0|  0|  63|          56|          56|
    |add_ln19_fu_307_p2      |     +    |      0|  0|  63|          56|          56|
    |add_ln88_1_fu_488_p2    |     +    |      0|  0|  19|          12|          12|
    |add_ln88_fu_504_p2      |     +    |      0|  0|  39|          32|          32|
    |i_7_fu_231_p2           |     +    |      0|  0|  16|           9|           1|
    |i_8_fu_369_p2           |     +    |      0|  0|  16|           9|           1|
    |i_9_fu_473_p2           |     +    |      0|  0|  16|           9|           1|
    |i_fu_498_p2             |     +    |      0|  0|  12|           3|           1|
    |icmp_ln137_fu_328_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln180_1_fu_363_p2  |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln180_fu_225_p2    |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln87_fu_467_p2     |   icmp   |      0|  0|  13|           9|          10|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |     16|  0| 492|         406|         430|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  85|         17|    1|         17|
    |i_0_i1_reg_170         |   9|          2|    9|         18|
    |i_0_i20_reg_182        |   9|          2|    9|         18|
    |i_0_i_reg_146          |   9|          2|    9|         18|
    |i_0_reg_158            |   9|          2|    3|          6|
    |t_coeffs_address0      |  15|          3|    8|         24|
    |u_vec_coeffs_address0  |  15|          3|   12|         36|
    |v_vec_coeffs_address0  |  15|          3|   10|         30|
    |w_coeffs_address0      |  21|          4|   10|         40|
    |w_coeffs_d0            |  15|          3|   32|         96|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 202|         41|  103|        303|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln181_reg_555          |  12|   0|   12|          0|
    |ap_CS_fsm                  |  16|   0|   16|          0|
    |i_0_i1_reg_170             |   9|   0|    9|          0|
    |i_0_i20_reg_182            |   9|   0|    9|          0|
    |i_0_i_reg_146              |   9|   0|    9|          0|
    |i_0_reg_158                |   3|   0|    3|          0|
    |i_7_reg_530                |   9|   0|    9|          0|
    |i_8_reg_586                |   9|   0|    9|          0|
    |i_9_reg_624                |   9|   0|    9|          0|
    |mul_ln181_1_reg_601        |  55|   0|   55|          0|
    |mul_ln181_reg_545          |  55|   0|   55|          0|
    |mul_ln19_1_reg_616         |  55|   0|   55|          0|
    |mul_ln19_reg_565           |  55|   0|   55|          0|
    |reg_193                    |  23|   0|   23|          0|
    |reg_197                    |  32|   0|   32|          0|
    |t_5_reg_611                |  32|   0|   32|          0|
    |t_reg_560                  |  32|   0|   32|          0|
    |tmp_15_cast_reg_573        |   6|   0|   14|          8|
    |trunc_ln18_1_reg_606       |  32|   0|   32|          0|
    |trunc_ln18_reg_550         |  32|   0|   32|          0|
    |w_coeffs_addr_1_reg_629    |  10|   0|   10|          0|
    |zext_ln176_reg_578         |   3|   0|   12|          9|
    |zext_ln181_3_cast_reg_522  |   3|   0|    6|          3|
    |zext_ln181_3_reg_516       |   3|   0|   12|          9|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 513|   0|  542|         29|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.3 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.3 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.3 | return value |
|ap_done                | out |    1| ap_ctrl_hs | pqcrystals_dilithium.3 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | pqcrystals_dilithium.3 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | pqcrystals_dilithium.3 | return value |
|w_coeffs_address0      | out |   10|  ap_memory |        w_coeffs        |     array    |
|w_coeffs_ce0           | out |    1|  ap_memory |        w_coeffs        |     array    |
|w_coeffs_we0           | out |    1|  ap_memory |        w_coeffs        |     array    |
|w_coeffs_d0            | out |   32|  ap_memory |        w_coeffs        |     array    |
|w_coeffs_q0            |  in |   32|  ap_memory |        w_coeffs        |     array    |
|w_coeffs_offset        |  in |    3|   ap_none  |     w_coeffs_offset    |    scalar    |
|u_vec_coeffs_address0  | out |   12|  ap_memory |      u_vec_coeffs      |     array    |
|u_vec_coeffs_ce0       | out |    1|  ap_memory |      u_vec_coeffs      |     array    |
|u_vec_coeffs_q0        |  in |   23|  ap_memory |      u_vec_coeffs      |     array    |
|v_vec_coeffs_address0  | out |   10|  ap_memory |      v_vec_coeffs      |     array    |
|v_vec_coeffs_ce0       | out |    1|  ap_memory |      v_vec_coeffs      |     array    |
|v_vec_coeffs_q0        |  in |   32|  ap_memory |      v_vec_coeffs      |     array    |
+-----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 8 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 9 
9 --> 10 15 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 9 
15 --> 16 8 
16 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%w_coeffs_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %w_coeffs_offset)" [dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 17 'read' 'w_coeffs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %w_coeffs_offset_read, i8 0)" [dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 18 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln181_3 = zext i11 %tmp to i12" [dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 19 'zext' 'zext_ln181_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %w_coeffs_offset_read, i2 0)" [dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 20 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln181_3_cast = zext i5 %tmp_s to i6" [dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 21 'zext' 'zext_ln181_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.77ns)   --->   "%t_coeffs = alloca [256 x i32], align 4" [dilithium2/polyvec.c:134]   --->   Operation 22 'alloca' 't_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 23 [1/1] (1.35ns)   --->   "br label %1" [dilithium2/poly.c:180->dilithium2/polyvec.c:136]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_0_i = phi i9 [ 0, %0 ], [ %i_7, %2 ]"   --->   Operation 24 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.34ns)   --->   "%icmp_ln180 = icmp eq i9 %i_0_i, -256" [dilithium2/poly.c:180->dilithium2/polyvec.c:136]   --->   Operation 25 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.73ns)   --->   "%i_7 = add i9 %i_0_i, 1" [dilithium2/poly.c:180->dilithium2/polyvec.c:136]   --->   Operation 27 'add' 'i_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln180, label %pqcrystals_dilithium2_ref_poly_pointwise_montgomery.1.exit.preheader, label %2" [dilithium2/poly.c:180->dilithium2/polyvec.c:136]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i9 %i_0_i to i64" [dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 29 'zext' 'zext_ln181' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9(i3 %w_coeffs_offset_read, i1 false, i9 %i_0_i)" [dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 30 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln181_4 = zext i13 %tmp_1 to i64" [dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 31 'zext' 'zext_ln181_4' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%u_vec_coeffs_addr = getelementptr [4096 x i23]* %u_vec_coeffs, i64 0, i64 %zext_ln181_4" [dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 32 'getelementptr' 'u_vec_coeffs_addr' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%v_vec_coeffs_addr = getelementptr [1024 x i32]* %v_vec_coeffs, i64 0, i64 %zext_ln181" [dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 33 'getelementptr' 'v_vec_coeffs_addr' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (2.77ns)   --->   "%u_vec_coeffs_load = load i23* %u_vec_coeffs_addr, align 4" [dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 34 'load' 'u_vec_coeffs_load' <Predicate = (!icmp_ln180)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 35 [2/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 35 'load' 'v_vec_coeffs_load' <Predicate = (!icmp_ln180)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 36 [1/1] (1.35ns)   --->   "br label %pqcrystals_dilithium2_ref_poly_pointwise_montgomery.1.exit" [dilithium2/polyvec.c:137]   --->   Operation 36 'br' <Predicate = (icmp_ln180)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 37 [1/2] (2.77ns)   --->   "%u_vec_coeffs_load = load i23* %u_vec_coeffs_addr, align 4" [dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 37 'load' 'u_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 38 [1/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 38 'load' 'v_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln181_7 = zext i23 %u_vec_coeffs_load to i55" [dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 39 'zext' 'zext_ln181_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln181 = sext i32 %v_vec_coeffs_load to i55" [dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 40 'sext' 'sext_ln181' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (6.88ns)   --->   "%mul_ln181 = mul i55 %zext_ln181_7, %sext_ln181" [dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 41 'mul' 'mul_ln181' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i55 %mul_ln181 to i32" [dilithium2/reduce.c:18->dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 42 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.88>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln181_5 = zext i9 %i_0_i to i12" [dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 43 'zext' 'zext_ln181_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.76ns)   --->   "%add_ln181 = add i12 %zext_ln181_3, %zext_ln181_5" [dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 44 'add' 'add_ln181' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (6.88ns)   --->   "%t = mul nsw i32 58728449, %trunc_ln18" [dilithium2/reduce.c:18->dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 45 'mul' 't' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.88>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i32 %t to i55" [dilithium2/reduce.c:19->dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 46 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (6.88ns)   --->   "%mul_ln19 = mul i55 -8380417, %sext_ln19" [dilithium2/reduce.c:19->dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 47 'mul' 'mul_ln19' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.55>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln181_6 = zext i12 %add_ln181 to i64" [dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 48 'zext' 'zext_ln181_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%w_coeffs_addr = getelementptr [1024 x i32]* %w_coeffs, i64 0, i64 %zext_ln181_6" [dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 49 'getelementptr' 'w_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln181_2 = sext i55 %mul_ln181 to i56" [dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 50 'sext' 'sext_ln181_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln19_2 = sext i55 %mul_ln19 to i56" [dilithium2/reduce.c:19->dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 51 'sext' 'sext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (2.77ns)   --->   "%add_ln19 = add i56 %sext_ln181_2, %sext_ln19_2" [dilithium2/reduce.c:19->dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 52 'add' 'add_ln19' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_3 = call i24 @_ssdm_op_PartSelect.i24.i56.i32.i32(i56 %add_ln19, i32 32, i32 55)" [dilithium2/reduce.c:19->dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 53 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%t_4 = sext i24 %tmp_3 to i32" [dilithium2/reduce.c:19->dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 54 'sext' 't_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (2.77ns)   --->   "store i32 %t_4, i32* %w_coeffs_addr, align 4" [dilithium2/poly.c:181->dilithium2/polyvec.c:136]   --->   Operation 55 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "br label %1" [dilithium2/poly.c:180->dilithium2/polyvec.c:136]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 1.54>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ %i, %pqcrystals_dilithium2_ref_poly_add.1.exit ], [ 1, %pqcrystals_dilithium2_ref_poly_pointwise_montgomery.1.exit.preheader ]"   --->   Operation 57 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (1.00ns)   --->   "%icmp_ln137 = icmp eq i3 %i_0, -4" [dilithium2/polyvec.c:137]   --->   Operation 58 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 59 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln137, label %7, label %3" [dilithium2/polyvec.c:137]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln181_8 = zext i3 %i_0 to i6" [dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 61 'zext' 'zext_ln181_8' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (1.54ns)   --->   "%add_ln181_1 = add i6 %zext_ln181_8, %zext_ln181_3_cast" [dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 62 'add' 'add_ln181_1' <Predicate = (!icmp_ln137)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_15_cast = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %add_ln181_1, i8 0)" [dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 63 'bitconcatenate' 'tmp_15_cast' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0, i8 0)" [dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 64 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i11 %tmp_2 to i12" [dilithium2/poly.c:176->dilithium2/polyvec.c:138]   --->   Operation 65 'zext' 'zext_ln176' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (1.35ns)   --->   "br label %4" [dilithium2/poly.c:180->dilithium2/polyvec.c:138]   --->   Operation 66 'br' <Predicate = (!icmp_ln137)> <Delay = 1.35>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "ret void" [dilithium2/polyvec.c:141]   --->   Operation 67 'ret' <Predicate = (icmp_ln137)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 4.58>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i9 [ 0, %3 ], [ %i_8, %5 ]"   --->   Operation 68 'phi' 'i_0_i1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (1.34ns)   --->   "%icmp_ln180_1 = icmp eq i9 %i_0_i1, -256" [dilithium2/poly.c:180->dilithium2/polyvec.c:138]   --->   Operation 69 'icmp' 'icmp_ln180_1' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 70 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (1.73ns)   --->   "%i_8 = add i9 %i_0_i1, 1" [dilithium2/poly.c:180->dilithium2/polyvec.c:138]   --->   Operation 71 'add' 'i_8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln180_1, label %pqcrystals_dilithium2_ref_poly_pointwise_montgomery.exit.preheader, label %5" [dilithium2/poly.c:180->dilithium2/polyvec.c:138]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln181_9 = zext i9 %i_0_i1 to i12" [dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 73 'zext' 'zext_ln181_9' <Predicate = (!icmp_ln180_1)> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln181_10 = zext i9 %i_0_i1 to i14" [dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 74 'zext' 'zext_ln181_10' <Predicate = (!icmp_ln180_1)> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (1.80ns)   --->   "%add_ln181_2 = add i14 %tmp_15_cast, %zext_ln181_10" [dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 75 'add' 'add_ln181_2' <Predicate = (!icmp_ln180_1)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln181_11 = zext i14 %add_ln181_2 to i64" [dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 76 'zext' 'zext_ln181_11' <Predicate = (!icmp_ln180_1)> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%u_vec_coeffs_addr_1 = getelementptr [4096 x i23]* %u_vec_coeffs, i64 0, i64 %zext_ln181_11" [dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 77 'getelementptr' 'u_vec_coeffs_addr_1' <Predicate = (!icmp_ln180_1)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (1.76ns)   --->   "%add_ln181_3 = add i12 %zext_ln176, %zext_ln181_9" [dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 78 'add' 'add_ln181_3' <Predicate = (!icmp_ln180_1)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln181_12 = zext i12 %add_ln181_3 to i64" [dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 79 'zext' 'zext_ln181_12' <Predicate = (!icmp_ln180_1)> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%v_vec_coeffs_addr_1 = getelementptr [1024 x i32]* %v_vec_coeffs, i64 0, i64 %zext_ln181_12" [dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 80 'getelementptr' 'v_vec_coeffs_addr_1' <Predicate = (!icmp_ln180_1)> <Delay = 0.00>
ST_9 : Operation 81 [2/2] (2.77ns)   --->   "%u_vec_coeffs_load_1 = load i23* %u_vec_coeffs_addr_1, align 4" [dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 81 'load' 'u_vec_coeffs_load_1' <Predicate = (!icmp_ln180_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 82 [2/2] (2.77ns)   --->   "%v_vec_coeffs_load_1 = load i32* %v_vec_coeffs_addr_1, align 4" [dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 82 'load' 'v_vec_coeffs_load_1' <Predicate = (!icmp_ln180_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 83 [1/1] (1.35ns)   --->   "br label %pqcrystals_dilithium2_ref_poly_pointwise_montgomery.exit" [dilithium2/poly.c:87->dilithium2/polyvec.c:139]   --->   Operation 83 'br' <Predicate = (icmp_ln180_1)> <Delay = 1.35>

State 10 <SV = 4> <Delay = 2.77>
ST_10 : Operation 84 [1/2] (2.77ns)   --->   "%u_vec_coeffs_load_1 = load i23* %u_vec_coeffs_addr_1, align 4" [dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 84 'load' 'u_vec_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 85 [1/2] (2.77ns)   --->   "%v_vec_coeffs_load_1 = load i32* %v_vec_coeffs_addr_1, align 4" [dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 85 'load' 'v_vec_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 11 <SV = 5> <Delay = 6.88>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln181_13 = zext i23 %u_vec_coeffs_load_1 to i55" [dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 86 'zext' 'zext_ln181_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln181_3 = sext i32 %v_vec_coeffs_load_1 to i55" [dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 87 'sext' 'sext_ln181_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (6.88ns)   --->   "%mul_ln181_1 = mul i55 %zext_ln181_13, %sext_ln181_3" [dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 88 'mul' 'mul_ln181_1' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = trunc i55 %mul_ln181_1 to i32" [dilithium2/reduce.c:18->dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 89 'trunc' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 6.88>
ST_12 : Operation 90 [1/1] (6.88ns)   --->   "%t_5 = mul nsw i32 58728449, %trunc_ln18_1" [dilithium2/reduce.c:18->dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 90 'mul' 't_5' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 7> <Delay = 6.88>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln19_3 = sext i32 %t_5 to i55" [dilithium2/reduce.c:19->dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 91 'sext' 'sext_ln19_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (6.88ns)   --->   "%mul_ln19_1 = mul i55 -8380417, %sext_ln19_3" [dilithium2/reduce.c:19->dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 92 'mul' 'mul_ln19_1' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 8> <Delay = 5.55>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln181_1 = zext i9 %i_0_i1 to i64" [dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 93 'zext' 'zext_ln181_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln181_4 = sext i55 %mul_ln181_1 to i56" [dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 94 'sext' 'sext_ln181_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln19_5 = sext i55 %mul_ln19_1 to i56" [dilithium2/reduce.c:19->dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 95 'sext' 'sext_ln19_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (2.77ns)   --->   "%add_ln19_1 = add i56 %sext_ln181_4, %sext_ln19_5" [dilithium2/reduce.c:19->dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 96 'add' 'add_ln19_1' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_4 = call i24 @_ssdm_op_PartSelect.i24.i56.i32.i32(i56 %add_ln19_1, i32 32, i32 55)" [dilithium2/reduce.c:19->dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 97 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%t_6 = sext i24 %tmp_4 to i32" [dilithium2/reduce.c:19->dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 98 'sext' 't_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%t_coeffs_addr = getelementptr [256 x i32]* %t_coeffs, i64 0, i64 %zext_ln181_1" [dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 99 'getelementptr' 't_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (2.77ns)   --->   "store i32 %t_6, i32* %t_coeffs_addr, align 4" [dilithium2/poly.c:181->dilithium2/polyvec.c:138]   --->   Operation 100 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "br label %4" [dilithium2/poly.c:180->dilithium2/polyvec.c:138]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 4> <Delay = 4.53>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%i_0_i20 = phi i9 [ %i_9, %6 ], [ 0, %pqcrystals_dilithium2_ref_poly_pointwise_montgomery.exit.preheader ]"   --->   Operation 102 'phi' 'i_0_i20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (1.34ns)   --->   "%icmp_ln87 = icmp eq i9 %i_0_i20, -256" [dilithium2/poly.c:87->dilithium2/polyvec.c:139]   --->   Operation 103 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 104 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (1.73ns)   --->   "%i_9 = add i9 %i_0_i20, 1" [dilithium2/poly.c:87->dilithium2/polyvec.c:139]   --->   Operation 105 'add' 'i_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %pqcrystals_dilithium2_ref_poly_add.1.exit, label %6" [dilithium2/poly.c:87->dilithium2/polyvec.c:139]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i9 %i_0_i20 to i64" [dilithium2/poly.c:88->dilithium2/polyvec.c:139]   --->   Operation 107 'zext' 'zext_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i9 %i_0_i20 to i12" [dilithium2/poly.c:88->dilithium2/polyvec.c:139]   --->   Operation 108 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (1.76ns)   --->   "%add_ln88_1 = add i12 %zext_ln181_3, %zext_ln88_1" [dilithium2/poly.c:88->dilithium2/polyvec.c:139]   --->   Operation 109 'add' 'add_ln88_1' <Predicate = (!icmp_ln87)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln88_2 = zext i12 %add_ln88_1 to i64" [dilithium2/poly.c:88->dilithium2/polyvec.c:139]   --->   Operation 110 'zext' 'zext_ln88_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%w_coeffs_addr_1 = getelementptr [1024 x i32]* %w_coeffs, i64 0, i64 %zext_ln88_2" [dilithium2/poly.c:88->dilithium2/polyvec.c:139]   --->   Operation 111 'getelementptr' 'w_coeffs_addr_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 112 [2/2] (2.77ns)   --->   "%w_coeffs_load = load i32* %w_coeffs_addr_1, align 4" [dilithium2/poly.c:88->dilithium2/polyvec.c:139]   --->   Operation 112 'load' 'w_coeffs_load' <Predicate = (!icmp_ln87)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%t_coeffs_addr_1 = getelementptr [256 x i32]* %t_coeffs, i64 0, i64 %zext_ln88" [dilithium2/poly.c:88->dilithium2/polyvec.c:139]   --->   Operation 113 'getelementptr' 't_coeffs_addr_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 114 [2/2] (2.77ns)   --->   "%t_coeffs_load = load i32* %t_coeffs_addr_1, align 4" [dilithium2/poly.c:88->dilithium2/polyvec.c:139]   --->   Operation 114 'load' 't_coeffs_load' <Predicate = (!icmp_ln87)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 115 [1/1] (1.34ns)   --->   "%i = add i3 %i_0, 1" [dilithium2/polyvec.c:137]   --->   Operation 115 'add' 'i' <Predicate = (icmp_ln87)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "br label %pqcrystals_dilithium2_ref_poly_pointwise_montgomery.1.exit" [dilithium2/polyvec.c:137]   --->   Operation 116 'br' <Predicate = (icmp_ln87)> <Delay = 0.00>

State 16 <SV = 5> <Delay = 7.72>
ST_16 : Operation 117 [1/2] (2.77ns)   --->   "%w_coeffs_load = load i32* %w_coeffs_addr_1, align 4" [dilithium2/poly.c:88->dilithium2/polyvec.c:139]   --->   Operation 117 'load' 'w_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 118 [1/2] (2.77ns)   --->   "%t_coeffs_load = load i32* %t_coeffs_addr_1, align 4" [dilithium2/poly.c:88->dilithium2/polyvec.c:139]   --->   Operation 118 'load' 't_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 119 [1/1] (2.18ns)   --->   "%add_ln88 = add nsw i32 %w_coeffs_load, %t_coeffs_load" [dilithium2/poly.c:88->dilithium2/polyvec.c:139]   --->   Operation 119 'add' 'add_ln88' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 120 [1/1] (2.77ns)   --->   "store i32 %add_ln88, i32* %w_coeffs_addr_1, align 4" [dilithium2/poly.c:88->dilithium2/polyvec.c:139]   --->   Operation 120 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "br label %pqcrystals_dilithium2_ref_poly_pointwise_montgomery.exit" [dilithium2/poly.c:87->dilithium2/polyvec.c:139]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ w_coeffs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w_coeffs_offset_read (read             ) [ 00111111000000000]
tmp                  (bitconcatenate   ) [ 00000000000000000]
zext_ln181_3         (zext             ) [ 00111111111111111]
tmp_s                (bitconcatenate   ) [ 00000000000000000]
zext_ln181_3_cast    (zext             ) [ 00111111111111111]
t_coeffs             (alloca           ) [ 00111111111111111]
br_ln180             (br               ) [ 01111111000000000]
i_0_i                (phi              ) [ 00111100000000000]
icmp_ln180           (icmp             ) [ 00111111000000000]
empty                (speclooptripcount) [ 00000000000000000]
i_7                  (add              ) [ 01111111000000000]
br_ln180             (br               ) [ 00000000000000000]
zext_ln181           (zext             ) [ 00000000000000000]
tmp_1                (bitconcatenate   ) [ 00000000000000000]
zext_ln181_4         (zext             ) [ 00000000000000000]
u_vec_coeffs_addr    (getelementptr    ) [ 00010000000000000]
v_vec_coeffs_addr    (getelementptr    ) [ 00010000000000000]
br_ln137             (br               ) [ 00111111111111111]
u_vec_coeffs_load    (load             ) [ 00001000000000000]
v_vec_coeffs_load    (load             ) [ 00001000000000000]
zext_ln181_7         (zext             ) [ 00000000000000000]
sext_ln181           (sext             ) [ 00000000000000000]
mul_ln181            (mul              ) [ 00000111000000000]
trunc_ln18           (trunc            ) [ 00000100000000000]
zext_ln181_5         (zext             ) [ 00000000000000000]
add_ln181            (add              ) [ 00000011000000000]
t                    (mul              ) [ 00000010000000000]
sext_ln19            (sext             ) [ 00000000000000000]
mul_ln19             (mul              ) [ 00000001000000000]
zext_ln181_6         (zext             ) [ 00000000000000000]
w_coeffs_addr        (getelementptr    ) [ 00000000000000000]
sext_ln181_2         (sext             ) [ 00000000000000000]
sext_ln19_2          (sext             ) [ 00000000000000000]
add_ln19             (add              ) [ 00000000000000000]
tmp_3                (partselect       ) [ 00000000000000000]
t_4                  (sext             ) [ 00000000000000000]
store_ln181          (store            ) [ 00000000000000000]
br_ln180             (br               ) [ 01111111000000000]
i_0                  (phi              ) [ 00000000111111111]
icmp_ln137           (icmp             ) [ 00000000111111111]
empty_32             (speclooptripcount) [ 00000000000000000]
br_ln137             (br               ) [ 00000000000000000]
zext_ln181_8         (zext             ) [ 00000000000000000]
add_ln181_1          (add              ) [ 00000000000000000]
tmp_15_cast          (bitconcatenate   ) [ 00000000011111100]
tmp_2                (bitconcatenate   ) [ 00000000000000000]
zext_ln176           (zext             ) [ 00000000011111100]
br_ln180             (br               ) [ 00000000111111111]
ret_ln141            (ret              ) [ 00000000000000000]
i_0_i1               (phi              ) [ 00000000011111100]
icmp_ln180_1         (icmp             ) [ 00000000111111111]
empty_33             (speclooptripcount) [ 00000000000000000]
i_8                  (add              ) [ 00000000111111111]
br_ln180             (br               ) [ 00000000000000000]
zext_ln181_9         (zext             ) [ 00000000000000000]
zext_ln181_10        (zext             ) [ 00000000000000000]
add_ln181_2          (add              ) [ 00000000000000000]
zext_ln181_11        (zext             ) [ 00000000000000000]
u_vec_coeffs_addr_1  (getelementptr    ) [ 00000000001000000]
add_ln181_3          (add              ) [ 00000000000000000]
zext_ln181_12        (zext             ) [ 00000000000000000]
v_vec_coeffs_addr_1  (getelementptr    ) [ 00000000001000000]
br_ln87              (br               ) [ 00000000111111111]
u_vec_coeffs_load_1  (load             ) [ 00000000000100000]
v_vec_coeffs_load_1  (load             ) [ 00000000000100000]
zext_ln181_13        (zext             ) [ 00000000000000000]
sext_ln181_3         (sext             ) [ 00000000000000000]
mul_ln181_1          (mul              ) [ 00000000000011100]
trunc_ln18_1         (trunc            ) [ 00000000000010000]
t_5                  (mul              ) [ 00000000000001000]
sext_ln19_3          (sext             ) [ 00000000000000000]
mul_ln19_1           (mul              ) [ 00000000000000100]
zext_ln181_1         (zext             ) [ 00000000000000000]
sext_ln181_4         (sext             ) [ 00000000000000000]
sext_ln19_5          (sext             ) [ 00000000000000000]
add_ln19_1           (add              ) [ 00000000000000000]
tmp_4                (partselect       ) [ 00000000000000000]
t_6                  (sext             ) [ 00000000000000000]
t_coeffs_addr        (getelementptr    ) [ 00000000000000000]
store_ln181          (store            ) [ 00000000000000000]
br_ln180             (br               ) [ 00000000111111111]
i_0_i20              (phi              ) [ 00000000000000010]
icmp_ln87            (icmp             ) [ 00000000111111111]
empty_34             (speclooptripcount) [ 00000000000000000]
i_9                  (add              ) [ 00000000111111111]
br_ln87              (br               ) [ 00000000000000000]
zext_ln88            (zext             ) [ 00000000000000000]
zext_ln88_1          (zext             ) [ 00000000000000000]
add_ln88_1           (add              ) [ 00000000000000000]
zext_ln88_2          (zext             ) [ 00000000000000000]
w_coeffs_addr_1      (getelementptr    ) [ 00000000000000001]
t_coeffs_addr_1      (getelementptr    ) [ 00000000000000001]
i                    (add              ) [ 00100000111111111]
br_ln137             (br               ) [ 00100000111111111]
w_coeffs_load        (load             ) [ 00000000000000000]
t_coeffs_load        (load             ) [ 00000000000000000]
add_ln88             (add              ) [ 00000000000000000]
store_ln88           (store            ) [ 00000000000000000]
br_ln87              (br               ) [ 00000000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_coeffs"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w_coeffs_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_coeffs_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="u_vec_coeffs">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_vec_coeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v_vec_coeffs">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_vec_coeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i3.i1.i9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="t_coeffs_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_coeffs/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="w_coeffs_offset_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="3" slack="0"/>
<pin id="60" dir="0" index="1" bw="3" slack="0"/>
<pin id="61" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_coeffs_offset_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="u_vec_coeffs_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="23" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="13" slack="0"/>
<pin id="68" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_vec_coeffs_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="v_vec_coeffs_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="9" slack="0"/>
<pin id="75" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_vec_coeffs_addr/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="12" slack="0"/>
<pin id="80" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_vec_coeffs_load/2 u_vec_coeffs_load_1/9 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="10" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_vec_coeffs_load/2 v_vec_coeffs_load_1/9 "/>
</bind>
</comp>

<comp id="90" class="1004" name="w_coeffs_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="12" slack="0"/>
<pin id="94" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_coeffs_addr/7 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="10" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln181/7 w_coeffs_load/15 store_ln88/16 "/>
</bind>
</comp>

<comp id="103" class="1004" name="u_vec_coeffs_addr_1_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="23" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="14" slack="0"/>
<pin id="107" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_vec_coeffs_addr_1/9 "/>
</bind>
</comp>

<comp id="110" class="1004" name="v_vec_coeffs_addr_1_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="12" slack="0"/>
<pin id="114" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_vec_coeffs_addr_1/9 "/>
</bind>
</comp>

<comp id="119" class="1004" name="t_coeffs_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="9" slack="0"/>
<pin id="123" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_coeffs_addr/14 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln181/14 t_coeffs_load/15 "/>
</bind>
</comp>

<comp id="131" class="1004" name="w_coeffs_addr_1_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="12" slack="0"/>
<pin id="135" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_coeffs_addr_1/15 "/>
</bind>
</comp>

<comp id="139" class="1004" name="t_coeffs_addr_1_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="9" slack="0"/>
<pin id="143" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_coeffs_addr_1/15 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i_0_i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="9" slack="1"/>
<pin id="148" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_0_i_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="9" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="i_0_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="1"/>
<pin id="160" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_0_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="1" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/8 "/>
</bind>
</comp>

<comp id="170" class="1005" name="i_0_i1_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="9" slack="1"/>
<pin id="172" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_0_i1_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="9" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i1/9 "/>
</bind>
</comp>

<comp id="182" class="1005" name="i_0_i20_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="9" slack="1"/>
<pin id="184" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i20 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_0_i20_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="9" slack="0"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="1" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i20/15 "/>
</bind>
</comp>

<comp id="193" class="1005" name="reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="23" slack="1"/>
<pin id="195" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="u_vec_coeffs_load u_vec_coeffs_load_1 "/>
</bind>
</comp>

<comp id="197" class="1005" name="reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_vec_coeffs_load v_vec_coeffs_load_1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="11" slack="0"/>
<pin id="203" dir="0" index="1" bw="3" slack="0"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln181_3_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="11" slack="0"/>
<pin id="211" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_3/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_s_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="0" index="1" bw="3" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln181_3_cast_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_3_cast/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln180_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="9" slack="0"/>
<pin id="227" dir="0" index="1" bw="9" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln180/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="i_7_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="9" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln181_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="9" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="13" slack="0"/>
<pin id="244" dir="0" index="1" bw="3" slack="1"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="0" index="3" bw="9" slack="0"/>
<pin id="247" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln181_4_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="13" slack="0"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_4/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln181_7_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="23" slack="1"/>
<pin id="258" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_7/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sext_ln181_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="mul_ln181_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="23" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln181/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln18_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="55" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln181_5_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="9" slack="3"/>
<pin id="276" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_5/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln181_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="11" slack="4"/>
<pin id="280" dir="0" index="1" bw="9" slack="0"/>
<pin id="281" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="t_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="27" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="1"/>
<pin id="286" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="t/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sext_ln19_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="mul_ln19_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="24" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="1" index="2" bw="55" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln181_6_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="12" slack="2"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_6/7 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sext_ln181_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="55" slack="3"/>
<pin id="303" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181_2/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="sext_ln19_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="55" slack="1"/>
<pin id="306" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_2/7 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln19_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="55" slack="0"/>
<pin id="309" dir="0" index="1" bw="55" slack="0"/>
<pin id="310" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_3_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="24" slack="0"/>
<pin id="315" dir="0" index="1" bw="56" slack="0"/>
<pin id="316" dir="0" index="2" bw="7" slack="0"/>
<pin id="317" dir="0" index="3" bw="7" slack="0"/>
<pin id="318" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="t_4_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="24" slack="0"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="t_4/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln137_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="0"/>
<pin id="330" dir="0" index="1" bw="3" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln137/8 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln181_8_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="3" slack="0"/>
<pin id="336" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_8/8 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln181_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="0"/>
<pin id="340" dir="0" index="1" bw="5" slack="2"/>
<pin id="341" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181_1/8 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_15_cast_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="14" slack="0"/>
<pin id="345" dir="0" index="1" bw="6" slack="0"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15_cast/8 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="11" slack="0"/>
<pin id="353" dir="0" index="1" bw="3" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln176_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="11" slack="0"/>
<pin id="361" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/8 "/>
</bind>
</comp>

<comp id="363" class="1004" name="icmp_ln180_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="0"/>
<pin id="365" dir="0" index="1" bw="9" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln180_1/9 "/>
</bind>
</comp>

<comp id="369" class="1004" name="i_8_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="9" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/9 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln181_9_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="9" slack="0"/>
<pin id="377" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_9/9 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln181_10_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="9" slack="0"/>
<pin id="381" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_10/9 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln181_2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="14" slack="1"/>
<pin id="385" dir="0" index="1" bw="9" slack="0"/>
<pin id="386" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181_2/9 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln181_11_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="14" slack="0"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_11/9 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln181_3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="11" slack="1"/>
<pin id="395" dir="0" index="1" bw="9" slack="0"/>
<pin id="396" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181_3/9 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln181_12_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="12" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_12/9 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln181_13_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="23" slack="1"/>
<pin id="405" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_13/11 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sext_ln181_3_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181_3/11 "/>
</bind>
</comp>

<comp id="411" class="1004" name="mul_ln181_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="23" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln181_1/11 "/>
</bind>
</comp>

<comp id="417" class="1004" name="trunc_ln18_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="55" slack="0"/>
<pin id="419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18_1/11 "/>
</bind>
</comp>

<comp id="421" class="1004" name="t_5_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="27" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="1"/>
<pin id="424" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="t_5/12 "/>
</bind>
</comp>

<comp id="426" class="1004" name="sext_ln19_3_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_3/13 "/>
</bind>
</comp>

<comp id="429" class="1004" name="mul_ln19_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="24" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="1" index="2" bw="55" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19_1/13 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln181_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="9" slack="5"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_1/14 "/>
</bind>
</comp>

<comp id="440" class="1004" name="sext_ln181_4_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="55" slack="3"/>
<pin id="442" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181_4/14 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sext_ln19_5_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="55" slack="1"/>
<pin id="445" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_5/14 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln19_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="55" slack="0"/>
<pin id="448" dir="0" index="1" bw="55" slack="0"/>
<pin id="449" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_1/14 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_4_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="24" slack="0"/>
<pin id="454" dir="0" index="1" bw="56" slack="0"/>
<pin id="455" dir="0" index="2" bw="7" slack="0"/>
<pin id="456" dir="0" index="3" bw="7" slack="0"/>
<pin id="457" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/14 "/>
</bind>
</comp>

<comp id="462" class="1004" name="t_6_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="24" slack="0"/>
<pin id="464" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="t_6/14 "/>
</bind>
</comp>

<comp id="467" class="1004" name="icmp_ln87_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="9" slack="0"/>
<pin id="469" dir="0" index="1" bw="9" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/15 "/>
</bind>
</comp>

<comp id="473" class="1004" name="i_9_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="9" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/15 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln88_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="9" slack="0"/>
<pin id="481" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/15 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln88_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="9" slack="0"/>
<pin id="486" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88_1/15 "/>
</bind>
</comp>

<comp id="488" class="1004" name="add_ln88_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="11" slack="4"/>
<pin id="490" dir="0" index="1" bw="9" slack="0"/>
<pin id="491" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_1/15 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln88_2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="12" slack="0"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88_2/15 "/>
</bind>
</comp>

<comp id="498" class="1004" name="i_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="3" slack="2"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/15 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln88_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/16 "/>
</bind>
</comp>

<comp id="511" class="1005" name="w_coeffs_offset_read_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="3" slack="1"/>
<pin id="513" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w_coeffs_offset_read "/>
</bind>
</comp>

<comp id="516" class="1005" name="zext_ln181_3_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="12" slack="4"/>
<pin id="518" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln181_3 "/>
</bind>
</comp>

<comp id="522" class="1005" name="zext_ln181_3_cast_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="2"/>
<pin id="524" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln181_3_cast "/>
</bind>
</comp>

<comp id="530" class="1005" name="i_7_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="9" slack="0"/>
<pin id="532" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="535" class="1005" name="u_vec_coeffs_addr_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="12" slack="1"/>
<pin id="537" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="u_vec_coeffs_addr "/>
</bind>
</comp>

<comp id="540" class="1005" name="v_vec_coeffs_addr_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="10" slack="1"/>
<pin id="542" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v_vec_coeffs_addr "/>
</bind>
</comp>

<comp id="545" class="1005" name="mul_ln181_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="55" slack="3"/>
<pin id="547" dir="1" index="1" bw="55" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln181 "/>
</bind>
</comp>

<comp id="550" class="1005" name="trunc_ln18_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln18 "/>
</bind>
</comp>

<comp id="555" class="1005" name="add_ln181_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="12" slack="2"/>
<pin id="557" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="add_ln181 "/>
</bind>
</comp>

<comp id="560" class="1005" name="t_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="565" class="1005" name="mul_ln19_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="55" slack="1"/>
<pin id="567" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln19 "/>
</bind>
</comp>

<comp id="573" class="1005" name="tmp_15_cast_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="14" slack="1"/>
<pin id="575" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15_cast "/>
</bind>
</comp>

<comp id="578" class="1005" name="zext_ln176_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="12" slack="1"/>
<pin id="580" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln176 "/>
</bind>
</comp>

<comp id="586" class="1005" name="i_8_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="9" slack="0"/>
<pin id="588" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="591" class="1005" name="u_vec_coeffs_addr_1_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="12" slack="1"/>
<pin id="593" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="u_vec_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="596" class="1005" name="v_vec_coeffs_addr_1_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="10" slack="1"/>
<pin id="598" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v_vec_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="601" class="1005" name="mul_ln181_1_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="55" slack="3"/>
<pin id="603" dir="1" index="1" bw="55" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln181_1 "/>
</bind>
</comp>

<comp id="606" class="1005" name="trunc_ln18_1_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln18_1 "/>
</bind>
</comp>

<comp id="611" class="1005" name="t_5_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="1"/>
<pin id="613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_5 "/>
</bind>
</comp>

<comp id="616" class="1005" name="mul_ln19_1_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="55" slack="1"/>
<pin id="618" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln19_1 "/>
</bind>
</comp>

<comp id="624" class="1005" name="i_9_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="9" slack="0"/>
<pin id="626" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="629" class="1005" name="w_coeffs_addr_1_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="10" slack="1"/>
<pin id="631" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="634" class="1005" name="t_coeffs_addr_1_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="1"/>
<pin id="636" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="639" class="1005" name="i_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="3" slack="1"/>
<pin id="641" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="34" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="34" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="64" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="71" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="34" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="103" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="118"><net_src comp="110" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="119" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="145"><net_src comp="139" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="150" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="161"><net_src comp="46" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="169"><net_src comp="162" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="174" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="196"><net_src comp="78" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="84" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="10" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="58" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="12" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="212"><net_src comp="201" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="58" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="150" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="22" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="150" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="150" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="248"><net_src comp="30" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="32" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="250"><net_src comp="150" pin="4"/><net_sink comp="242" pin=3"/></net>

<net id="254"><net_src comp="242" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="259"><net_src comp="193" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="197" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="256" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="260" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="146" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="36" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="295"><net_src comp="38" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="288" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="297" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="40" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="307" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="42" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="44" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="326"><net_src comp="313" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="332"><net_src comp="162" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="48" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="162" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="52" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="338" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="12" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="356"><net_src comp="10" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="162" pin="4"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="12" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="362"><net_src comp="351" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="174" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="22" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="174" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="28" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="174" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="174" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="383" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="397"><net_src comp="375" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="393" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="406"><net_src comp="193" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="197" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="403" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="407" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="411" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="36" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="433"><net_src comp="38" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="170" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="450"><net_src comp="440" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="443" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="458"><net_src comp="40" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="446" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="42" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="44" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="465"><net_src comp="452" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="471"><net_src comp="186" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="22" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="186" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="28" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="186" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="487"><net_src comp="186" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="484" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="488" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="502"><net_src comp="158" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="46" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="97" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="125" pin="3"/><net_sink comp="504" pin=1"/></net>

<net id="510"><net_src comp="504" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="514"><net_src comp="58" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="519"><net_src comp="209" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="525"><net_src comp="221" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="533"><net_src comp="231" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="538"><net_src comp="64" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="543"><net_src comp="71" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="548"><net_src comp="264" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="553"><net_src comp="270" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="558"><net_src comp="278" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="563"><net_src comp="283" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="568"><net_src comp="291" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="576"><net_src comp="343" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="581"><net_src comp="359" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="589"><net_src comp="369" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="594"><net_src comp="103" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="599"><net_src comp="110" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="604"><net_src comp="411" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="609"><net_src comp="417" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="614"><net_src comp="421" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="619"><net_src comp="429" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="627"><net_src comp="473" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="632"><net_src comp="131" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="637"><net_src comp="139" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="642"><net_src comp="498" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="162" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w_coeffs | {7 16 }
 - Input state : 
	Port: pqcrystals_dilithium.3 : w_coeffs | {15 16 }
	Port: pqcrystals_dilithium.3 : w_coeffs_offset | {1 }
	Port: pqcrystals_dilithium.3 : u_vec_coeffs | {2 3 9 10 }
	Port: pqcrystals_dilithium.3 : v_vec_coeffs | {2 3 9 10 }
  - Chain level:
	State 1
		zext_ln181_3 : 1
		zext_ln181_3_cast : 1
	State 2
		icmp_ln180 : 1
		i_7 : 1
		br_ln180 : 2
		zext_ln181 : 1
		tmp_1 : 1
		zext_ln181_4 : 2
		u_vec_coeffs_addr : 3
		v_vec_coeffs_addr : 2
		u_vec_coeffs_load : 4
		v_vec_coeffs_load : 3
	State 3
	State 4
		mul_ln181 : 1
		trunc_ln18 : 2
	State 5
		add_ln181 : 1
	State 6
		mul_ln19 : 1
	State 7
		w_coeffs_addr : 1
		add_ln19 : 1
		tmp_3 : 2
		t_4 : 3
		store_ln181 : 4
	State 8
		icmp_ln137 : 1
		br_ln137 : 2
		zext_ln181_8 : 1
		add_ln181_1 : 2
		tmp_15_cast : 3
		tmp_2 : 1
		zext_ln176 : 2
	State 9
		icmp_ln180_1 : 1
		i_8 : 1
		br_ln180 : 2
		zext_ln181_9 : 1
		zext_ln181_10 : 1
		add_ln181_2 : 2
		zext_ln181_11 : 3
		u_vec_coeffs_addr_1 : 4
		add_ln181_3 : 2
		zext_ln181_12 : 3
		v_vec_coeffs_addr_1 : 4
		u_vec_coeffs_load_1 : 5
		v_vec_coeffs_load_1 : 5
	State 10
	State 11
		mul_ln181_1 : 1
		trunc_ln18_1 : 2
	State 12
	State 13
		mul_ln19_1 : 1
	State 14
		add_ln19_1 : 1
		tmp_4 : 2
		t_6 : 3
		t_coeffs_addr : 1
		store_ln181 : 4
	State 15
		icmp_ln87 : 1
		i_9 : 1
		br_ln87 : 2
		zext_ln88 : 1
		zext_ln88_1 : 1
		add_ln88_1 : 2
		zext_ln88_2 : 3
		w_coeffs_addr_1 : 4
		w_coeffs_load : 5
		t_coeffs_addr_1 : 2
		t_coeffs_load : 3
	State 16
		add_ln88 : 1
		store_ln88 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |            i_7_fu_231           |    0    |    0    |    16   |
|          |         add_ln181_fu_278        |    0    |    0    |    18   |
|          |         add_ln19_fu_307         |    0    |    0    |    62   |
|          |        add_ln181_1_fu_338       |    0    |    0    |    15   |
|          |            i_8_fu_369           |    0    |    0    |    16   |
|    add   |        add_ln181_2_fu_383       |    0    |    0    |    21   |
|          |        add_ln181_3_fu_393       |    0    |    0    |    18   |
|          |        add_ln19_1_fu_446        |    0    |    0    |    62   |
|          |            i_9_fu_473           |    0    |    0    |    16   |
|          |        add_ln88_1_fu_488        |    0    |    0    |    18   |
|          |             i_fu_498            |    0    |    0    |    12   |
|          |         add_ln88_fu_504         |    0    |    0    |    39   |
|----------|---------------------------------|---------|---------|---------|
|          |         mul_ln181_fu_264        |    2    |    0    |    21   |
|          |             t_fu_283            |    4    |    0    |    21   |
|    mul   |         mul_ln19_fu_291         |    2    |    0    |    21   |
|          |        mul_ln181_1_fu_411       |    2    |    0    |    21   |
|          |            t_5_fu_421           |    4    |    0    |    21   |
|          |        mul_ln19_1_fu_429        |    2    |    0    |    21   |
|----------|---------------------------------|---------|---------|---------|
|          |        icmp_ln180_fu_225        |    0    |    0    |    13   |
|   icmp   |        icmp_ln137_fu_328        |    0    |    0    |    9    |
|          |       icmp_ln180_1_fu_363       |    0    |    0    |    13   |
|          |         icmp_ln87_fu_467        |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|
|   read   | w_coeffs_offset_read_read_fu_58 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |            tmp_fu_201           |    0    |    0    |    0    |
|          |           tmp_s_fu_213          |    0    |    0    |    0    |
|bitconcatenate|           tmp_1_fu_242          |    0    |    0    |    0    |
|          |        tmp_15_cast_fu_343       |    0    |    0    |    0    |
|          |           tmp_2_fu_351          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |       zext_ln181_3_fu_209       |    0    |    0    |    0    |
|          |     zext_ln181_3_cast_fu_221    |    0    |    0    |    0    |
|          |        zext_ln181_fu_237        |    0    |    0    |    0    |
|          |       zext_ln181_4_fu_251       |    0    |    0    |    0    |
|          |       zext_ln181_7_fu_256       |    0    |    0    |    0    |
|          |       zext_ln181_5_fu_274       |    0    |    0    |    0    |
|          |       zext_ln181_6_fu_297       |    0    |    0    |    0    |
|          |       zext_ln181_8_fu_334       |    0    |    0    |    0    |
|   zext   |        zext_ln176_fu_359        |    0    |    0    |    0    |
|          |       zext_ln181_9_fu_375       |    0    |    0    |    0    |
|          |       zext_ln181_10_fu_379      |    0    |    0    |    0    |
|          |       zext_ln181_11_fu_388      |    0    |    0    |    0    |
|          |       zext_ln181_12_fu_398      |    0    |    0    |    0    |
|          |       zext_ln181_13_fu_403      |    0    |    0    |    0    |
|          |       zext_ln181_1_fu_435       |    0    |    0    |    0    |
|          |         zext_ln88_fu_479        |    0    |    0    |    0    |
|          |        zext_ln88_1_fu_484       |    0    |    0    |    0    |
|          |        zext_ln88_2_fu_493       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        sext_ln181_fu_260        |    0    |    0    |    0    |
|          |         sext_ln19_fu_288        |    0    |    0    |    0    |
|          |       sext_ln181_2_fu_301       |    0    |    0    |    0    |
|          |        sext_ln19_2_fu_304       |    0    |    0    |    0    |
|   sext   |            t_4_fu_323           |    0    |    0    |    0    |
|          |       sext_ln181_3_fu_407       |    0    |    0    |    0    |
|          |        sext_ln19_3_fu_426       |    0    |    0    |    0    |
|          |       sext_ln181_4_fu_440       |    0    |    0    |    0    |
|          |        sext_ln19_5_fu_443       |    0    |    0    |    0    |
|          |            t_6_fu_462           |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln18_fu_270        |    0    |    0    |    0    |
|          |       trunc_ln18_1_fu_417       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|partselect|           tmp_3_fu_313          |    0    |    0    |    0    |
|          |           tmp_4_fu_452          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    16   |    0    |   487   |
|----------|---------------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|t_coeffs|    1   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    1   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln181_reg_555     |   12   |
|       i_0_i1_reg_170       |    9   |
|       i_0_i20_reg_182      |    9   |
|        i_0_i_reg_146       |    9   |
|         i_0_reg_158        |    3   |
|         i_7_reg_530        |    9   |
|         i_8_reg_586        |    9   |
|         i_9_reg_624        |    9   |
|          i_reg_639         |    3   |
|     mul_ln181_1_reg_601    |   55   |
|      mul_ln181_reg_545     |   55   |
|     mul_ln19_1_reg_616     |   55   |
|      mul_ln19_reg_565      |   55   |
|           reg_193          |   23   |
|           reg_197          |   32   |
|         t_5_reg_611        |   32   |
|   t_coeffs_addr_1_reg_634  |    8   |
|          t_reg_560         |   32   |
|     tmp_15_cast_reg_573    |   14   |
|    trunc_ln18_1_reg_606    |   32   |
|     trunc_ln18_reg_550     |   32   |
| u_vec_coeffs_addr_1_reg_591|   12   |
|  u_vec_coeffs_addr_reg_535 |   12   |
| v_vec_coeffs_addr_1_reg_596|   10   |
|  v_vec_coeffs_addr_reg_540 |   10   |
|   w_coeffs_addr_1_reg_629  |   10   |
|w_coeffs_offset_read_reg_511|    3   |
|     zext_ln176_reg_578     |   12   |
|  zext_ln181_3_cast_reg_522 |    6   |
|    zext_ln181_3_reg_516    |   12   |
+----------------------------+--------+
|            Total           |   584  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_78 |  p0  |   4  |  12  |   48   ||    21   |
|  grp_access_fu_84 |  p0  |   4  |  10  |   40   ||    21   |
|  grp_access_fu_97 |  p0  |   3  |  10  |   30   ||    15   |
|  grp_access_fu_97 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_125 |  p0  |   3  |   8  |   24   ||    15   |
|   i_0_i_reg_146   |  p0  |   2  |   9  |   18   ||    9    |
|    i_0_reg_158    |  p0  |   2  |   3  |    6   ||    9    |
|   i_0_i1_reg_170  |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   248  || 11.4105 ||   108   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   16   |    -   |    0   |   487  |    -   |
|   Memory  |    1   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   11   |    -   |   108  |    -   |
|  Register |    -   |    -   |    -   |   584  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |   16   |   11   |   584  |   595  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
