library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Mux3232 is 
port(

Controle: in STD_LOGIC;
Entrada0: in STD_LOGIC_VECTOR(31 downto 0);
Entrada1: in STD_LOGIC_VECTOR(31 downto 0);
Saida: out STD_LOGIC_VECTOR(31 downto 0));

end;

architecture struct of Mux3232 is
begin	
	process(Controle,Entrada0,Entrada1)
	begin
		case Controle is
			when '0' => Saida <= Entrada0;
			when others => Saida <=Entrada1;
		end case;
	end process;

end;
