Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Sun Dec 31 11:28:36 2023
| Host              : WD-SN850 running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -file ./results/timing.rpt
| Design            : top
| Device            : xczu1cg-sbva484
| Speed File        : -1  PRODUCTION 1.30 03-25-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 1           
BSCK-10    Warning           ISERDESE3_parallel_clock_nets               4           
BSCK-11    Warning           OSERDESE3_parallel_clock_nets               5           
CKLD-2     Warning           Clock Net has IO Driver                     1           
LUTAR-1    Warning           LUT drives async reset alert                5           
TIMING-18  Warning           Missing input or output delay               14          
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC  1           
CLKC-58    Advisory          PLLE4 with global clock driver has no LOC   1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (8)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: spi_1_sck (HIGH)

 There is 1 register/latch pin with no clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.789        0.000                      0                18327        0.008        0.000                      0                18311       -0.195       -0.922                       5                  9137  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
clk_pl_0                                                                                             {0.000 5.000}        10.000          100.000         
  clkout0                                                                                            {0.000 3.333}        6.667           150.000         
  clkout1                                                                                            {0.000 0.833}        1.667           600.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          
zmod_clk_in                                                                                          {0.000 0.834}        1.667           599.880         
  clkout0_1                                                                                          {0.000 0.834}        1.667           599.880         
    clkout0_1_DIV4_INV                                                                               {3.334 6.668}        6.668           149.970         
  clkout1_1                                                                                          {0.000 3.334}        6.668           149.970         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                   5.337        0.000                      0                 9722        0.017        0.000                      0                 9722        1.500        0.000                       0                  4140  
  clkout0                                                                                                  5.105        0.000                      0                   48        0.064        0.000                      0                   48        0.633        0.000                       0                    31  
  clkout1                                                                                                                                                                                                                                             -0.195       -0.922                       5                     7  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       15.078        0.000                      0                  992        0.008        0.000                      0                  992       24.427        0.000                       0                   479  
zmod_clk_in                                                                                                                                                                                                                                            0.083        0.000                       0                     2  
  clkout0_1                                                                                                0.789        0.000                      0                   31        0.037        0.000                      0                   31        0.067        0.000                       0                    41  
  clkout1_1                                                                                                3.088        0.000                      0                 7278        0.015        0.000                      0                 7278        1.894        0.000                       0                  4437  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1_1                                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        6.190        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clkout1_1                                                                                                 49.571        0.000                      0                    8                                                                        
clkout0_1_DIV4_INV                                                                                   clkout1_1                                                                                                  4.767        0.000                      0                   35        0.370        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clkout1_1                                                                                            clkout1_1                                                                                                  5.184        0.000                      0                  105        0.150        0.000                      0                  105  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       48.376        0.000                      0                  100        0.121        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.337ns  (required time - arrival time)
  Source:                 system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 1.147ns (26.675%)  route 3.153ns (73.325%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 11.676 - 10.000 ) 
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.715ns (routing 0.620ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.509ns (routing 0.561ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4140, routed)        1.715     1.922    system_i/zynq_ultra_ps_e_0/inst/pl_clk0
    PS8_X0Y0             PS8                                          r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2ARID[6])
                                                      0.738     2.660 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ARID[6]
                         net (fo=17, routed)          1.481     4.141    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[6]
    SLICE_X4Y103         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.239 f  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_target[26]_i_7/O
                         net (fo=1, routed)           0.197     4.436    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_target[26]_i_7_n_0
    SLICE_X4Y104         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.113     4.549 f  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_target[26]_i_5/O
                         net (fo=1, routed)           0.334     4.883    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_target[26]_i_5_n_0
    SLICE_X0Y105         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.039     4.922 f  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_target[26]_i_4/O
                         net (fo=4, routed)           0.223     5.145    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_3__0
    SLICE_X1Y104         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038     5.183 f  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[58]_i_6/O
                         net (fo=8, routed)           0.293     5.476    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X1Y109         LUT4 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.082     5.558 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_target[2]_i_1/O
                         net (fo=23, routed)          0.371     5.929    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_0
    SLICE_X2Y106         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     5.968 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1/O
                         net (fo=4, routed)           0.254     6.222    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_21
    SLICE_X1Y106         FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4140, routed)        1.509    11.676    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X1Y106         FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]/C
                         clock pessimism              0.099    11.775    
                         clock uncertainty           -0.174    11.601    
    SLICE_X1Y106         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043    11.558    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  5.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 axi_regfile_inst/axi_rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.070ns (36.269%)  route 0.123ns (63.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.514ns (routing 0.561ns, distribution 0.953ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.620ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4140, routed)        1.514     1.681    axi_regfile_inst/axi_aclk
    SLICE_X8Y118         FDRE                                         r  axi_regfile_inst/axi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.751 r  axi_regfile_inst/axi_rdata_reg[12]/Q
                         net (fo=1, routed)           0.123     1.874    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[12]
    SLICE_X9Y118         SRLC32E                                      r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4140, routed)        1.761     1.968    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X9Y118         SRLC32E                                      r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.157     1.811    
    SLICE_X9Y118         SRLC32E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.046     1.857    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0  system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Max Period        n/a     PLLE4_ADV/CLKIN  n/a            14.286        10.000      4.286      PLL_X0Y5  zmod_test_inst/txpll_inst/PLLE4_BASE_inst/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN  n/a            3.500         5.000       1.500      PLL_X0Y5  zmod_test_inst/txpll_inst/PLLE4_BASE_inst/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN  n/a            3.500         5.000       1.500      PLL_X0Y5  zmod_test_inst/txpll_inst/PLLE4_BASE_inst/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 zmod_test_inst/txdata_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zmod_test_inst/txdata_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clkout0 rise@6.667ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.423ns (28.399%)  route 1.066ns (71.601%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 10.130 - 6.667 ) 
    Source Clock Delay      (SCD):    3.507ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.282ns (routing 0.185ns, distribution 1.097ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.170ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4140, routed)        1.654     1.861    zmod_test_inst/txpll_inst/axi_aclk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.915 r  zmod_test_inst/txpll_inst/PLLE4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.282     2.197    zmod_test_inst/txpll_inst/clkout0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.225 r  zmod_test_inst/txpll_inst/clk0_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=29, routed)          1.282     3.507    zmod_test_inst/txdivclk
    SLICE_X24Y72         FDRE                                         r  zmod_test_inst/txdata_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y72         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     3.606 r  zmod_test_inst/txdata_reg[1][2]/Q
                         net (fo=2, routed)           0.606     4.212    zmod_test_inst/txdata[1]_4[2]
    SLICE_X25Y72         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     4.450 r  zmod_test_inst/txdata_reg[1][7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.478    zmod_test_inst/txdata_reg[1][7]_i_1_n_0
    SLICE_X25Y73         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     4.564 r  zmod_test_inst/txdata_reg[2][7]_i_1/O[2]
                         net (fo=1, routed)           0.432     4.996    zmod_test_inst/p_2_in__0[3]
    SLICE_X24Y73         FDRE                                         r  zmod_test_inst/txdata_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.667     6.667 r  
    PS8_X0Y0             PS8                          0.000     6.667 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.807    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.834 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4140, routed)        1.473     8.307    zmod_test_inst/txpll_inst/axi_aclk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     8.751 r  zmod_test_inst/txpll_inst/PLLE4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.245     8.996    zmod_test_inst/txpll_inst/clkout0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.020 r  zmod_test_inst/txpll_inst/clk0_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=29, routed)          1.110    10.130    zmod_test_inst/txdivclk
    SLICE_X24Y73         FDRE                                         r  zmod_test_inst/txdata_reg[2][3]/C
                         clock pessimism              0.010    10.139    
                         clock uncertainty           -0.064    10.075    
    SLICE_X24Y73         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027    10.102    zmod_test_inst/txdata_reg[2][3]
  -------------------------------------------------------------------
                         required time                         10.102    
                         arrival time                          -4.996    
  -------------------------------------------------------------------
                         slack                                  5.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 zmod_test_inst/txdata_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zmod_test_inst/genblk1[1].OSERDESE3_txdata/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clkout0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.039ns (17.054%)  route 0.190ns (82.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Net Delay (Source):      0.653ns (routing 0.096ns, distribution 0.557ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.108ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4140, routed)        0.842     0.953    zmod_test_inst/txpll_inst/axi_aclk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     1.003 r  zmod_test_inst/txpll_inst/PLLE4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.160     1.163    zmod_test_inst/txpll_inst/clkout0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.180 r  zmod_test_inst/txpll_inst/clk0_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=29, routed)          0.653     1.833    zmod_test_inst/txdivclk
    SLICE_X24Y71         FDRE                                         r  zmod_test_inst/txdata_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y71         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.872 r  zmod_test_inst/txdata_reg[1][0]/Q
                         net (fo=2, routed)           0.190     2.062    zmod_test_inst/txdata[1]_4[0]
    BITSLICE_RX_TX_X0Y62 OSERDESE3                                    r  zmod_test_inst/genblk1[1].OSERDESE3_txdata/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4140, routed)        0.946     1.084    zmod_test_inst/txpll_inst/axi_aclk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.954 r  zmod_test_inst/txpll_inst/PLLE4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.182     1.136    zmod_test_inst/txpll_inst/clkout0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.155 r  zmod_test_inst/txpll_inst/clk0_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=29, routed)          0.801     1.956    zmod_test_inst/txdivclk
    BITSLICE_RX_TX_X0Y62 OSERDESE3                                    r  zmod_test_inst/genblk1[1].OSERDESE3_txdata/CLKDIV
                         clock pessimism             -0.014     1.942    
    BITSLICE_RX_TX_X0Y62 OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                      0.056     1.998    zmod_test_inst/genblk1[1].OSERDESE3_txdata
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { zmod_test_inst/txpll_inst/PLLE4_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     OSERDESE3/CLKDIV  n/a            3.200         6.667       3.467      BITSLICE_RX_TX_X0Y125  zmod_test_inst/OSERDESE3_txclk/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV  n/a            1.440         3.333       1.893      BITSLICE_RX_TX_X0Y125  zmod_test_inst/OSERDESE3_txclk/CLKDIV
High Pulse Width  Slow    OSERDESE3/CLKDIV  n/a            1.440         3.333       1.893      BITSLICE_RX_TX_X0Y125  zmod_test_inst/OSERDESE3_txclk/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV  OSERDESE3/CLK  1.116         0.483       0.633      BITSLICE_RX_TX_X0Y125  zmod_test_inst/OSERDESE3_txclk/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            5  Failing Endpoints,  Worst Slack       -0.195ns,  Total Violation       -0.922ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { zmod_test_inst/txpll_inst/PLLE4_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin        Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     OSERDESE3/CLK  n/a               1.600         1.667       0.067      BITSLICE_RX_TX_X0Y125  zmod_test_inst/OSERDESE3_txclk/CLK
Low Pulse Width   Slow    OSERDESE3/CLK  n/a               0.720         0.833       0.113      BITSLICE_RX_TX_X0Y125  zmod_test_inst/OSERDESE3_txclk/CLK
High Pulse Width  Slow    OSERDESE3/CLK  n/a               0.720         0.833       0.113      BITSLICE_RX_TX_X0Y125  zmod_test_inst/OSERDESE3_txclk/CLK
Max Skew          Slow    OSERDESE3/CLK  OSERDESE3/CLKDIV  0.271         0.466       -0.195     BITSLICE_RX_TX_X0Y80   zmod_test_inst/genblk1[2].OSERDESE3_txdata/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       15.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.078ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.351ns (17.070%)  route 1.705ns (82.930%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -7.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.764ns (routing 0.851ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.538     5.838    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.764     7.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X17Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y149        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     7.723 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.449     8.172    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X18Y148        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.195     8.367 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_1/O
                         net (fo=4, routed)           0.202     8.569    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_1_n_0
    SLICE_X18Y149        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     8.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           1.054     9.686    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                 15.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.071ns (34.581%)  route 0.134ns (65.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.664ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    4.530ns
  Clock Net Delay (Source):      1.545ns (routing 0.776ns, distribution 0.769ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.851ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.964     1.429    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.545     2.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X15Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y140        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     3.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.134     3.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA1
    SLICE_X16Y140        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.538     5.838    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.798     7.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X16Y140        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism             -4.530     3.134    
    SLICE_X16Y140        RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.061     3.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.195    
                         arrival time                           3.203    
  -------------------------------------------------------------------
                         slack                                  0.008    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.499         50.000      48.501     BUFGCE_X0Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X16Y140  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X16Y140  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zmod_clk_in
  To Clock:  zmod_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zmod_clk_in
Waveform(ns):       { 0.000 0.834 }
Period(ns):         1.667
Sources:            { zmod_clk_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         1.667       0.168      BUFGCE_X0Y62  zmod_test_inst/rxdll_inst/clkin_ibuf/I
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       1.667       98.333     MMCM_X0Y2     zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.750         0.833       0.083      MMCM_X0Y2     zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.750         0.834       0.083      MMCM_X0Y2     zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 zmod_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@0.834ns period=1.667ns})
  Destination:            zmod_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@0.834ns period=1.667ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clkout0_1 rise@1.667ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.395ns (48.886%)  route 0.413ns (51.114%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns = ( 4.693 - 1.667 ) 
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.284ns (routing 0.185ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.170ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.100     0.100    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.703     0.803 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.853    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.853 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.196    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.224 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.607     1.831    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.627     1.204 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.461    zmod_test_inst/rxdll_inst/clkout0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.489 r  zmod_test_inst/rxdll_inst/clk0_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.284     2.773    zmod_rxclk
    SLICE_X25Y124        FDRE                                         r  zmod_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y124        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     2.868 r  zmod_count_reg[6]/Q
                         net (fo=1, routed)           0.297     3.165    zmod_count_reg_n_0_[6]
    SLICE_X25Y124        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     3.315 r  zmod_count_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.343    zmod_count_reg[0]_i_1_n_0
    SLICE_X25Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.366 r  zmod_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.394    zmod_count_reg[8]_i_1_n_0
    SLICE_X25Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.417 r  zmod_count_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.445    zmod_count_reg[16]_i_1_n_0
    SLICE_X25Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.549 r  zmod_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.032     3.581    zmod_count_reg[24]_i_1_n_12
    SLICE_X25Y127        FDRE                                         r  zmod_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      1.667     1.667 r  
    A4                                                0.000     1.667 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.079     1.746    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.569     2.315 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.355    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.355 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     2.657    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.681 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.535     3.216    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.123     3.339 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.228     3.567    zmod_test_inst/rxdll_inst/clkout0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  zmod_test_inst/rxdll_inst/clk0_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.102     4.693    zmod_rxclk
    SLICE_X25Y127        FDRE                                         r  zmod_count_reg[27]/C
                         clock pessimism             -0.299     4.394    
                         clock uncertainty           -0.050     4.343    
    SLICE_X25Y127        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     4.370    zmod_count_reg[27]
  -------------------------------------------------------------------
                         required time                          4.370    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                  0.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 zmod_count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@0.834ns period=1.667ns})
  Destination:            led2_blue_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@0.834ns period=1.667ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.210%)  route 0.092ns (70.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Net Delay (Source):      0.661ns (routing 0.096ns, distribution 0.565ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.108ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.079     0.079    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.368 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.408    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.408 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.564    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.581 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.305     0.886    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.291     0.595 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.741    zmod_test_inst/rxdll_inst/clkout0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.758 r  zmod_test_inst/rxdll_inst/clk0_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=39, routed)          0.661     1.419    zmod_rxclk
    SLICE_X25Y127        FDRE                                         r  zmod_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y127        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.457 r  zmod_count_reg[25]/Q
                         net (fo=2, routed)           0.092     1.549    zmod_count_reg_n_0_[25]
    SLICE_X24Y126        FDRE                                         r  led2_blue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.100     0.100    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.493 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.543    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.543 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.740    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.340     1.099    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.816     0.283 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.449    zmod_test_inst/rxdll_inst/clkout0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.468 r  zmod_test_inst/rxdll_inst/clk0_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=39, routed)          0.753     1.221    zmod_rxclk
    SLICE_X24Y126        FDRE                                         r  led2_blue_reg/C
                         clock pessimism              0.244     1.466    
    SLICE_X24Y126        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.512    led2_blue_reg
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0_1
Waveform(ns):       { 0.000 0.834 }
Period(ns):         1.667
Sources:            { zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     ISERDESE3/CLK    n/a            1.600         1.667       0.067      BITSLICE_RX_TX_X0Y52  zmod_test_inst/ISERDESE3_rxsync/CLK
Low Pulse Width   Slow    ISERDESE3/CLK    n/a            0.720         0.833       0.113      BITSLICE_RX_TX_X0Y52  zmod_test_inst/ISERDESE3_rxsync/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a            0.720         0.834       0.114      BITSLICE_RX_TX_X0Y52  zmod_test_inst/ISERDESE3_rxsync/CLK
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK  0.334         0.039       0.294      BITSLICE_RX_TX_X0Y60  zmod_test_inst/genblk2[2].ISERDESE3_rxdata/CLK_B



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_1
  To Clock:  clkout1_1

Setup :            0  Failing Endpoints,  Worst Slack        3.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.894ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.088ns  (required time - arrival time)
  Source:                 zmod_test_inst/ila_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            zmod_test_inst/ila_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (clkout1_1 rise@6.668ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 0.683ns (20.477%)  route 2.652ns (79.523%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.820ns = ( 10.488 - 6.668 ) 
    Source Clock Delay      (SCD):    3.615ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.119ns (routing 0.922ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.838ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.100     0.100    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.703     0.803 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.853    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.853 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.196    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.224 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.607     1.831    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.627     1.204 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.467    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.495 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        2.119     3.615    zmod_test_inst/ila_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
    SLICE_X20Y115        FDRE                                         r  zmod_test_inst/ila_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     3.710 r  zmod_test_inst/ila_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=64, routed)          0.651     4.361    zmod_test_inst/ila_inst/inst/ila_core_inst/u_trig/current_state[1]
    SLICE_X18Y96         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     4.510 r  zmod_test_inst/ila_inst/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_6_i_14/O
                         net (fo=1, routed)           0.010     4.520    zmod_test_inst/ila_inst/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_6_i_14_n_0
    SLICE_X18Y96         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     4.595 r  zmod_test_inst/ila_inst/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_6_i_7/O
                         net (fo=1, routed)           0.000     4.595    zmod_test_inst/ila_inst/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_6_i_7_n_0
    SLICE_X18Y96         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     4.622 r  zmod_test_inst/ila_inst/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_6_i_2/O
                         net (fo=48, routed)          0.984     5.605    zmod_test_inst/ila_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13/ADDRA1
    SLICE_X19Y119        RAMD64E (Prop_A6LUT_SLICEM_RADR1_O)
                                                      0.150     5.755 r  zmod_test_inst/ila_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13/RAMA/O
                         net (fo=1, routed)           0.294     6.049    zmod_test_inst/ila_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13_n_0
    SLICE_X20Y121        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.039     6.088 r  zmod_test_inst/ila_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[1].U_COUNTER_i_1/O
                         net (fo=1, routed)           0.254     6.342    zmod_test_inst/ila_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CNT_CTRL[1]
    SLICE_X20Y125        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     6.490 r  zmod_test_inst/ila_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.460     6.950    zmod_test_inst/ila_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X18Y132        FDRE                                         r  zmod_test_inst/ila_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      6.668     6.668 r  
    A4                                                0.000     6.668 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.079     6.747    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.569     7.316 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.356    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.356 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.658    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.682 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.535     8.217    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.123     8.340 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.233     8.573    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.597 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        1.891    10.488    zmod_test_inst/ila_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X18Y132        FDRE                                         r  zmod_test_inst/ila_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[10]/C
                         clock pessimism             -0.349    10.139    
                         clock uncertainty           -0.059    10.080    
    SLICE_X18Y132        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042    10.038    zmod_test_inst/ila_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.950    
  -------------------------------------------------------------------
                         slack                                  3.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zmod_test_inst/ila_inst/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            zmod_test_inst/ila_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_6/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clkout1_1  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.072ns (31.431%)  route 0.157ns (68.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.622ns
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    -0.292ns
  Clock Net Delay (Source):      1.854ns (routing 0.838ns, distribution 1.016ns)
  Clock Net Delay (Destination): 2.127ns (routing 0.922ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.079     0.079    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.569     0.648 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.688    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     0.990    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.014 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.535     1.549    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.123     1.672 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.233     1.905    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.929 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        1.854     3.783    zmod_test_inst/ila_inst/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/s_dclk_o
    SLICE_X18Y117        FDRE                                         r  zmod_test_inst/ila_inst/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y117        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.072     3.855 r  zmod_test_inst/ila_inst/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[1]/Q
                         net (fo=4, routed)           0.157     4.012    zmod_test_inst/ila_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_6/DIB
    SLICE_X19Y117        RAMD64E                                      r  zmod_test_inst/ila_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_6/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.100     0.100    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.703     0.803 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.853    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.853 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.196    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.224 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.607     1.831    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.627     1.204 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.467    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.495 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        2.127     3.622    zmod_test_inst/ila_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_6/WCLK
    SLICE_X19Y117        RAMD64E                                      r  zmod_test_inst/ila_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_6/RAMB/CLK
                         clock pessimism              0.292     3.914    
    SLICE_X19Y117        RAMD64E (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.082     3.996    zmod_test_inst/ila_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_6/RAMB
  -------------------------------------------------------------------
                         required time                         -3.996    
                         arrival time                           4.012    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_1
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.668
Sources:            { zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     ISERDESE3/CLKDIV  n/a            3.200         6.668       3.468      BITSLICE_RX_TX_X0Y52  zmod_test_inst/ISERDESE3_rxsync/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV  n/a            1.440         3.334       1.894      BITSLICE_RX_TX_X0Y52  zmod_test_inst/ISERDESE3_rxsync/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV  n/a            1.440         3.334       1.894      BITSLICE_RX_TX_X0Y52  zmod_test_inst/ISERDESE3_rxsync/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        6.190ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout1_1  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (MaxDelay Path 6.668ns)
  Data Path Delay:        0.505ns  (logic 0.096ns (19.010%)  route 0.409ns (80.990%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.668ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y137                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X23Y137        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.409     0.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X23Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.668     6.668    
    SLICE_X23Y137        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     6.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.695    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  6.190    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clkout1_1

Setup :            0  Failing Endpoints,  Worst Slack       49.571ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.571ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout1_1  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.456ns  (logic 0.096ns (21.053%)  route 0.360ns (78.947%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y142                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X15Y142        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.360     0.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X16Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X16Y143        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                 49.571    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1_DIV4_INV
  To Clock:  clkout1_1

Setup :            0  Failing Endpoints,  Worst Slack        4.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 zmod_test_inst/ISERDESE3_rxsync/RX_DIV4_CLK_Q
                            (falling edge-triggered cell ISERDESE3 clocked by clkout0_1_DIV4_INV  {rise@3.334ns fall@6.668ns period=6.668ns})
  Destination:            zmod_test_inst/shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (clkout1_1 rise@6.668ns - clkout0_1_DIV4_INV fall@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.857ns (33.470%)  route 1.704ns (66.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 10.434 - 6.668 ) 
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.128ns (routing 0.185ns, distribution 0.943ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.838ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1_DIV4_INV fall edge)
                                                      0.000     0.000 f  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.100     0.100    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.703     0.803 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.853    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.853 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.196    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.224 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.607     1.831    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.627     1.204 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.461    zmod_test_inst/rxdll_inst/clkout0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.489 r  zmod_test_inst/rxdll_inst/clk0_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.128     2.617    zmod_test_inst/rxclk
    BITSLICE_RX_TX_X0Y52 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_RX_DIV2_CLK_Q)
                                                      0.257     2.874 r  zmod_test_inst/ISERDESE3_rxsync/RX_DIV2_CLK_Q
    BITSLICE_RX_TX_X0Y52 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.363     3.237 f  zmod_test_inst/ISERDESE3_rxsync/RX_DIV4_CLK_Q
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y52 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_RX_DIV4_CLK_Q_Q[0])
                                                      0.683     3.920 f  zmod_test_inst/ISERDESE3_rxsync/Q[0]
                         net (fo=4, routed)           1.622     5.542    zmod_test_inst/rxsync[0]
    SLICE_X25Y90         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.174     5.716 r  zmod_test_inst/shift[0]_i_1/O
                         net (fo=1, routed)           0.082     5.798    zmod_test_inst/shift__0[0]
    SLICE_X25Y90         FDRE                                         r  zmod_test_inst/shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      6.668     6.668 r  
    A4                                                0.000     6.668 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.079     6.747    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.569     7.316 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.356    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.356 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.658    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.682 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.535     8.217    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.123     8.340 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.233     8.573    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.597 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        1.837    10.434    zmod_test_inst/rxdivclk
    SLICE_X25Y90         FDRE                                         r  zmod_test_inst/shift_reg[0]/C
                         clock pessimism              0.283    10.716    
                         clock uncertainty           -0.179    10.538    
    SLICE_X25Y90         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    10.565    zmod_test_inst/shift_reg[0]
  -------------------------------------------------------------------
                         required time                         10.565    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  4.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 zmod_test_inst/genblk2[1].ISERDESE3_rxdata/RX_DIV4_CLK_Q
                            (falling edge-triggered cell ISERDESE3 clocked by clkout0_1_DIV4_INV  {rise@3.334ns fall@6.668ns period=6.668ns})
  Destination:            zmod_test_inst/rxshift_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout0_1_DIV4_INV fall@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.260ns (56.769%)  route 0.198ns (43.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.566ns (routing 0.096ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.524ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1_DIV4_INV fall edge)
                                                      0.000     0.000 f  
    A4                                                0.000     0.000 f  zmod_clk_in_p (IN)
                         net (fo=0)                   0.079     0.079    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.368 f  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.408    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.408 f  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.564    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.581 f  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.305     0.886    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.291     0.595 f  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.741    zmod_test_inst/rxdll_inst/clkout0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.758 f  zmod_test_inst/rxdll_inst/clk0_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=39, routed)          0.566     1.324    zmod_test_inst/rxclk
    BITSLICE_RX_TX_X0Y82 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_RX_DIV2_CLK_Q)
                                                      0.111     1.435 r  zmod_test_inst/genblk2[1].ISERDESE3_rxdata/RX_DIV2_CLK_Q
    BITSLICE_RX_TX_X0Y82 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.149     1.584 f  zmod_test_inst/genblk2[1].ISERDESE3_rxdata/RX_DIV4_CLK_Q
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y82 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_RX_DIV4_CLK_Q_Q[7])
                                                      0.260     1.844 r  zmod_test_inst/genblk2[1].ISERDESE3_rxdata/Q[7]
                         net (fo=1, routed)           0.198     2.042    zmod_test_inst/p_5_out[15]
    SLICE_X25Y94         FDRE                                         r  zmod_test_inst/rxshift_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.100     0.100    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.493 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.543    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.543 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.740    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.340     1.099    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.816     0.283 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.453    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.472 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        1.187     1.660    zmod_test_inst/rxdivclk
    SLICE_X25Y94         FDRE                                         r  zmod_test_inst/rxshift_reg[1][15]/C
                         clock pessimism             -0.214     1.446    
                         clock uncertainty            0.179     1.624    
    SLICE_X25Y94         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.671    zmod_test_inst/rxshift_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.370    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1_1
  To Clock:  clkout1_1

Setup :            0  Failing Endpoints,  Worst Slack        5.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1_1  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1_1  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (clkout1_1 rise@6.668ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.097ns (7.544%)  route 1.189ns (92.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 10.468 - 6.668 ) 
    Source Clock Delay      (SCD):    3.580ns
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.085ns (routing 0.922ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.838ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.100     0.100    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.703     0.803 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.853    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.853 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.196    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.224 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.607     1.831    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.627     1.204 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.467    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.495 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        2.085     3.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y143        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y143        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     3.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          1.189     4.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X16Y143        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      6.668     6.668 r  
    A4                                                0.000     6.668 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.079     6.747    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.569     7.316 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.356    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.356 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.658    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.682 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.535     8.217    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.123     8.340 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.233     8.573    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.597 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        1.871    10.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X16Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.288    10.180    
                         clock uncertainty           -0.059    10.121    
    SLICE_X16Y143        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.072    10.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.049    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                  5.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (removal check against rising-edge clock clkout1_1  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.038ns (26.468%)  route 0.106ns (73.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Clock Net Delay (Source):      1.079ns (routing 0.470ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.524ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.079     0.079    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.368 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.408    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.408 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.564    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.581 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.305     0.886    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.291     0.595 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.744    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.761 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        1.079     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X19Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y142        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.877 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.106     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X19Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.100     0.100    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.493 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.543    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.543 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.740    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.340     1.099    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.816     0.283 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.453    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.472 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        1.208     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X19Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.172     1.853    
    SLICE_X19Y141        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.376ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.317ns (22.527%)  route 1.090ns (77.473%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 52.990 - 50.000 ) 
    Source Clock Delay      (SCD):    7.629ns
    Clock Pessimism Removal (CPR):    4.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.851ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.776ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.538     5.838    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.763     7.629    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y150        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y150        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     7.728 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.348     8.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X18Y150        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     8.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.363     8.539    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X18Y147        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     8.657 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.379     9.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X18Y145        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.964    51.429    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.537    52.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X18Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.530    57.520    
                         clock uncertainty           -0.035    57.484    
    SLICE_X18Y145        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    57.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         57.412    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 48.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.038ns (25.579%)  route 0.111ns (74.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    4.156ns
  Clock Net Delay (Source):      0.907ns (routing 0.435ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.485ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.736     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.218 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.907     2.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y142        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y142        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.163 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.111     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X13Y142        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.983     5.283    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.026     6.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X13Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.156     2.172    
    SLICE_X13Y142        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.121    





