$comment
	File created using the following command:
		vcd file DecoderDemo.msim.vcd -direction
$end
$date
	Sat Nov  2 14:37:40 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2023.3
$end
$timescale
	1ps
$end

$scope module DecoderDemo3_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # C $end
$var reg 1 $ D $end
$var reg 1 % E_0 $end
$var reg 1 & E_1 $end
$var wire 1 ' Y16 $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . B~input_o $end
$var wire 1 / Y16~output_o $end
$var wire 1 0 E_1~input_o $end
$var wire 1 1 C~input_o $end
$var wire 1 2 D~input_o $end
$var wire 1 3 A~input_o $end
$var wire 1 4 inst8~0_combout $end
$var wire 1 5 E_0~input_o $end
$var wire 1 6 inst8~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
1)
x*
1+
1,
1-
0.
0/
00
01
02
03
04
05
06
$end
#1000000
