|PCI
RST => SpiMaster:UUT_AD9642_SPI1.nRst
RST => SpiMaster:UUT_AD9642_SPI2.nRst
RST => ConfReg[1][0].PRESET
RST => ConfReg[1][1].PRESET
RST => ConfReg[1][2].PRESET
RST => ConfReg[1][3].ACLR
RST => ConfReg[1][4].ACLR
RST => ConfReg[1][5].ACLR
RST => ConfReg[1][6].ACLR
RST => ConfReg[1][7].ACLR
RST => ConfReg[1][8].ACLR
RST => ConfReg[1][9].ACLR
RST => ConfReg[1][10].ACLR
RST => ConfReg[1][11].ACLR
RST => ConfReg[1][12].ACLR
RST => ConfReg[1][13].ACLR
RST => ConfReg[1][14].ACLR
RST => ConfReg[1][15].ACLR
RST => ConfReg[1][16].ACLR
RST => ConfReg[1][17].ACLR
RST => ConfReg[1][18].ACLR
RST => ConfReg[1][19].ACLR
RST => ConfReg[1][20].ACLR
RST => ConfReg[1][21].ACLR
RST => ConfReg[1][22].ACLR
RST => ConfReg[1][23].ACLR
RST => ConfReg[1][24].ACLR
RST => ConfReg[1][25].ACLR
RST => ConfReg[1][26].ACLR
RST => ConfReg[1][27].ACLR
RST => ConfReg[1][28].ACLR
RST => ConfReg[1][29].ACLR
RST => ConfReg[1][30].ACLR
RST => ConfReg[1][31].ACLR
RST => ConfReg[3][0].ACLR
RST => ConfReg[3][1].ACLR
RST => ConfReg[3][2].ACLR
RST => ConfReg[3][3].ACLR
RST => ConfReg[3][4].ACLR
RST => ConfReg[3][5].ACLR
RST => ConfReg[3][6].ACLR
RST => ConfReg[3][7].ACLR
RST => ConfReg[3][8].ACLR
RST => ConfReg[3][9].ACLR
RST => ConfReg[3][10].ACLR
RST => ConfReg[3][11].ACLR
RST => ConfReg[3][12].ACLR
RST => ConfReg[3][13].ACLR
RST => ConfReg[3][14].ACLR
RST => ConfReg[3][15].ACLR
RST => ConfReg[3][16].ACLR
RST => ConfReg[3][17].ACLR
RST => ConfReg[3][18].ACLR
RST => ConfReg[3][19].ACLR
RST => ConfReg[3][20].ACLR
RST => ConfReg[3][21].ACLR
RST => ConfReg[3][22].ACLR
RST => ConfReg[3][23].ACLR
RST => ConfReg[3][24].ACLR
RST => ConfReg[3][25].ACLR
RST => ConfReg[3][26].ACLR
RST => ConfReg[3][27].ACLR
RST => ConfReg[3][28].ACLR
RST => ConfReg[3][29].ACLR
RST => ConfReg[3][30].ACLR
RST => ConfReg[3][31].ACLR
RST => ConfReg[4][0].ACLR
RST => ConfReg[4][1].ACLR
RST => ConfReg[4][2].ACLR
RST => ConfReg[4][3].ACLR
RST => ConfReg[4][4].ACLR
RST => ConfReg[4][5].ACLR
RST => ConfReg[4][6].ACLR
RST => ConfReg[4][7].ACLR
RST => ConfReg[4][8].ACLR
RST => ConfReg[4][9].ACLR
RST => ConfReg[4][10].ACLR
RST => ConfReg[4][11].ACLR
RST => ConfReg[4][12].ACLR
RST => ConfReg[4][13].ACLR
RST => ConfReg[4][14].ACLR
RST => ConfReg[4][15].ACLR
RST => ConfReg[4][16].ACLR
RST => ConfReg[4][17].ACLR
RST => ConfReg[4][18].ACLR
RST => ConfReg[4][19].ACLR
RST => ConfReg[4][20].ACLR
RST => ConfReg[4][21].ACLR
RST => ConfReg[4][22].ACLR
RST => ConfReg[4][23].ACLR
RST => ConfReg[4][24].ACLR
RST => ConfReg[4][25].ACLR
RST => ConfReg[4][26].ACLR
RST => ConfReg[4][27].ACLR
RST => ConfReg[4][28].ACLR
RST => ConfReg[4][29].ACLR
RST => ConfReg[4][30].ACLR
RST => ConfReg[4][31].ACLR
RST => ConfReg[5][0].PRESET
RST => ConfReg[5][1].ACLR
RST => ConfReg[5][2].ACLR
RST => ConfReg[5][3].ACLR
RST => ConfReg[5][4].ACLR
RST => ConfReg[5][5].ACLR
RST => ConfReg[5][6].ACLR
RST => ConfReg[5][7].ACLR
RST => ConfReg[5][8].ACLR
RST => ConfReg[5][9].ACLR
RST => ConfReg[5][10].ACLR
RST => ConfReg[5][11].ACLR
RST => ConfReg[5][12].ACLR
RST => ConfReg[5][13].ACLR
RST => ConfReg[5][14].ACLR
RST => ConfReg[5][15].ACLR
RST => ConfReg[5][16].ACLR
RST => ConfReg[5][17].ACLR
RST => ConfReg[5][18].ACLR
RST => ConfReg[5][19].ACLR
RST => ConfReg[5][20].ACLR
RST => ConfReg[5][21].ACLR
RST => ConfReg[5][22].ACLR
RST => ConfReg[5][23].ACLR
RST => ConfReg[5][24].ACLR
RST => ConfReg[5][25].ACLR
RST => ConfReg[5][26].ACLR
RST => ConfReg[5][27].ACLR
RST => ConfReg[5][28].ACLR
RST => ConfReg[5][29].ACLR
RST => ConfReg[5][30].ACLR
RST => ConfReg[5][31].ACLR
RST => ConfReg[15][0].ACLR
RST => ConfReg[15][1].ACLR
RST => ConfReg[15][2].ACLR
RST => ConfReg[15][3].ACLR
RST => ConfReg[15][4].ACLR
RST => ConfReg[15][5].ACLR
RST => ConfReg[15][6].ACLR
RST => ConfReg[15][7].ACLR
RST => ConfReg[15][8].PRESET
RST => ConfReg[15][9].ACLR
RST => ConfReg[15][10].ACLR
RST => ConfReg[15][11].ACLR
RST => ConfReg[15][12].ACLR
RST => ConfReg[15][13].ACLR
RST => ConfReg[15][14].ACLR
RST => ConfReg[15][15].ACLR
RST => ConfReg[15][16].ACLR
RST => ConfReg[15][17].ACLR
RST => ConfReg[15][18].ACLR
RST => ConfReg[15][19].ACLR
RST => ConfReg[15][20].ACLR
RST => ConfReg[15][21].ACLR
RST => ConfReg[15][22].ACLR
RST => ConfReg[15][23].ACLR
RST => ConfReg[15][24].ACLR
RST => ConfReg[15][25].ACLR
RST => ConfReg[15][26].ACLR
RST => ConfReg[15][27].ACLR
RST => ConfReg[15][28].ACLR
RST => ConfReg[15][29].ACLR
RST => ConfReg[15][30].ACLR
RST => ConfReg[15][31].ACLR
RST => ParGenData[0].ACLR
RST => ParGenData[1].ACLR
RST => ParGenData[2].ACLR
RST => ParGenData[3].ACLR
RST => ParGenData[4].ACLR
RST => ParGenData[5].ACLR
RST => ParGenData[6].ACLR
RST => ParGenData[7].ACLR
RST => ParGenData[8].ACLR
RST => ParGenData[9].ACLR
RST => ParGenData[10].ACLR
RST => ParGenData[11].ACLR
RST => ParGenData[12].ACLR
RST => ParGenData[13].ACLR
RST => ParGenData[14].ACLR
RST => ParGenData[15].ACLR
RST => ParGenData[16].ACLR
RST => ParGenData[17].ACLR
RST => ParGenData[18].ACLR
RST => ParGenData[19].ACLR
RST => ParGenData[20].ACLR
RST => ParGenData[21].ACLR
RST => ParGenData[22].ACLR
RST => ParGenData[23].ACLR
RST => ParGenData[24].ACLR
RST => ParGenData[25].ACLR
RST => ParGenData[26].ACLR
RST => ParGenData[27].ACLR
RST => ParGenData[28].ACLR
RST => ParGenData[29].ACLR
RST => ParGenData[30].ACLR
RST => ParGenData[31].ACLR
RST => ParGenData[32].ACLR
RST => ParGenData[33].ACLR
RST => ParGenData[34].ACLR
RST => ParGenData[35].ACLR
RST => ConfCS.ACLR
RST => ParGen.ACLR
RST => STATUS[0].ACLR
RST => STATUS[1].ACLR
RST => ADDRESS[2].ACLR
RST => ADDRESS[3].ACLR
RST => ADDRESS[4].ACLR
RST => ADDRESS[5].ACLR
RST => ADDRESS[6].ACLR
RST => ADDRESS[7].ACLR
RST => TRDY_Delay.PRESET
RST => TRDY~en.ACLR
RST => RW.ACLR
RST => PCI_Config_Wr.ACLR
RST => Bar0_CS.ACLR
RST => Bar0_Wr.ACLR
RST => UUT_DmaDesc_FIFO_Rst.ACLR
RST => UUT_AD9642_SPI2_Start.ACLR
RST => UUT_AD9642_SPI1_Start.ACLR
RST => CH2_EN.ACLR
RST => CH1_EN.ACLR
RST => Dma_Start.ACLR
RST => IntMask[0].ACLR
RST => IntMask[1].ACLR
RST => IntMask[2].ACLR
RST => IntMask[3].ACLR
RST => IntReg_Clr[2].ACLR
RST => IntReg_Clr[3].ACLR
RST => Bar1_CS.ACLR
RST => Bar1_Wr.ACLR
RST => Bar1TestReg1[0].ACLR
RST => Bar1TestReg1[1].ACLR
RST => Bar1TestReg1[2].ACLR
RST => Bar1TestReg1[3].ACLR
RST => Bar1TestReg1[4].ACLR
RST => Bar1TestReg1[5].ACLR
RST => Bar1TestReg1[6].ACLR
RST => Bar1TestReg1[7].ACLR
RST => Bar1TestReg1[8].ACLR
RST => Bar1TestReg1[9].ACLR
RST => Bar1TestReg1[10].ACLR
RST => Bar1TestReg1[11].ACLR
RST => Bar1TestReg1[12].ACLR
RST => Bar1TestReg1[13].ACLR
RST => Bar1TestReg1[14].ACLR
RST => Bar1TestReg1[15].ACLR
RST => Bar1TestReg1[16].ACLR
RST => Bar1TestReg1[17].ACLR
RST => Bar1TestReg1[18].ACLR
RST => Bar1TestReg1[19].ACLR
RST => Bar1TestReg1[20].ACLR
RST => Bar1TestReg1[21].ACLR
RST => Bar1TestReg1[22].ACLR
RST => Bar1TestReg1[23].ACLR
RST => Bar1TestReg1[24].ACLR
RST => Bar1TestReg1[25].ACLR
RST => Bar1TestReg1[26].ACLR
RST => Bar1TestReg1[27].ACLR
RST => Bar1TestReg1[28].ACLR
RST => Bar1TestReg1[29].ACLR
RST => Bar1TestReg1[30].ACLR
RST => Bar1TestReg1[31].ACLR
RST => Curr_State_Dma[0].ACLR
RST => Curr_State_Dma[1].ACLR
RST => Curr_State_Dma[2].ACLR
RST => UUT_DmaDesc_FIFO_Rd.ACLR
RST => DmaPCIAddress_Rdy.ACLR
RST => DmaCount_Rdy.ACLR
RST => nREQ~en.ACLR
RST => Devsel_Counter[0].ACLR
RST => Devsel_Counter[1].ACLR
RST => Devsel_Counter[2].ACLR
RST => Devsel_Counter[3].ACLR
RST => DMA_Channel.ACLR
RST => DMA_Count[0].ACLR
RST => DMA_Count[1].ACLR
RST => DMA_Count[2].ACLR
RST => DMA_Count[3].ACLR
RST => DMA_Count[4].ACLR
RST => DMA_Count[5].ACLR
RST => DMA_Count[6].ACLR
RST => DMA_Count[7].ACLR
RST => DMA_Count[8].ACLR
RST => DMA_Count[9].ACLR
RST => DMA_Dir.ACLR
RST => DMA_PCIAddress[0].ACLR
RST => DMA_PCIAddress[1].ACLR
RST => DMA_PCIAddress[2].ACLR
RST => DMA_PCIAddress[3].ACLR
RST => DMA_PCIAddress[4].ACLR
RST => DMA_PCIAddress[5].ACLR
RST => DMA_PCIAddress[6].ACLR
RST => DMA_PCIAddress[7].ACLR
RST => DMA_PCIAddress[8].ACLR
RST => DMA_PCIAddress[9].ACLR
RST => DMA_PCIAddress[10].ACLR
RST => DMA_PCIAddress[11].ACLR
RST => DMA_PCIAddress[12].ACLR
RST => DMA_PCIAddress[13].ACLR
RST => DMA_PCIAddress[14].ACLR
RST => DMA_PCIAddress[15].ACLR
RST => DMA_PCIAddress[16].ACLR
RST => DMA_PCIAddress[17].ACLR
RST => DMA_PCIAddress[18].ACLR
RST => DMA_PCIAddress[19].ACLR
RST => DMA_PCIAddress[20].ACLR
RST => DMA_PCIAddress[21].ACLR
RST => DMA_PCIAddress[22].ACLR
RST => DMA_PCIAddress[23].ACLR
RST => DMA_PCIAddress[24].ACLR
RST => DMA_PCIAddress[25].ACLR
RST => DMA_PCIAddress[26].ACLR
RST => DMA_PCIAddress[27].ACLR
RST => DMA_PCIAddress[28].ACLR
RST => DMA_PCIAddress[29].ACLR
RST => DMA_PCIAddress[30].ACLR
RST => DMA_PCIAddress[31].ACLR
RST => UUT_DmaRd_FIFO1_Rd.ACLR
RST => UUT_DmaRd_FIFO2_Rd.ACLR
RST => IntReg[0].ACLR
RST => IntReg[1].ACLR
RST => IntReg[2].ACLR
RST => IntReg[3].ACLR
RST => INTA~en.ACLR
RST => DEVSEL~en.ACLR
RST => CBE[0]~en.ACLR
RST => CBE[1]~en.ACLR
RST => CBE[2]~en.ACLR
RST => CBE[3]~en.ACLR
RST => IRDY~en.ACLR
RST => FRAME~en.ACLR
RST => STOP~en.ACLR
RST => PAR~en.ACLR
RST => PCI_Config_WrData[31].ENA
RST => PCI_Config_WrData[30].ENA
RST => PCI_Config_WrData[29].ENA
RST => PCI_Config_WrData[28].ENA
RST => PCI_Config_WrData[27].ENA
RST => PCI_Config_WrData[26].ENA
RST => PCI_Config_WrData[25].ENA
RST => PCI_Config_WrData[24].ENA
RST => PCI_Config_WrData[23].ENA
RST => PCI_Config_WrData[22].ENA
RST => PCI_Config_WrData[21].ENA
RST => PCI_Config_WrData[20].ENA
RST => PCI_Config_WrData[19].ENA
RST => PCI_Config_WrData[18].ENA
RST => PCI_Config_WrData[17].ENA
RST => PCI_Config_WrData[16].ENA
RST => PCI_Config_WrData[15].ENA
RST => PCI_Config_WrData[14].ENA
RST => PCI_Config_WrData[13].ENA
RST => PCI_Config_WrData[12].ENA
RST => PCI_Config_WrData[11].ENA
RST => PCI_Config_WrData[10].ENA
RST => PCI_Config_WrData[9].ENA
RST => PCI_Config_WrData[8].ENA
RST => PCI_Config_WrData[7].ENA
RST => PCI_Config_WrData[6].ENA
RST => PCI_Config_WrData[5].ENA
RST => PCI_Config_WrData[4].ENA
RST => PCI_Config_WrData[3].ENA
RST => PCI_Config_WrData[2].ENA
RST => PCI_Config_WrData[1].ENA
RST => PCI_Config_WrData[0].ENA
RST => Bar0_WrData[31].ENA
RST => Bar0_WrData[30].ENA
RST => Bar0_WrData[29].ENA
RST => Bar0_WrData[28].ENA
RST => Bar0_WrData[27].ENA
RST => Bar0_WrData[26].ENA
RST => Bar0_WrData[25].ENA
RST => Bar0_WrData[24].ENA
RST => Bar0_WrData[23].ENA
RST => Bar0_WrData[22].ENA
RST => Bar0_WrData[21].ENA
RST => Bar0_WrData[20].ENA
RST => Bar0_WrData[19].ENA
RST => Bar0_WrData[18].ENA
RST => Bar0_WrData[17].ENA
RST => Bar0_WrData[16].ENA
RST => Bar0_WrData[15].ENA
RST => Bar0_WrData[14].ENA
RST => Bar0_WrData[13].ENA
RST => Bar0_WrData[12].ENA
RST => Bar0_WrData[11].ENA
RST => Bar0_WrData[10].ENA
RST => Bar0_WrData[9].ENA
RST => Bar0_WrData[8].ENA
RST => Bar0_WrData[7].ENA
RST => Bar0_WrData[6].ENA
RST => Bar0_WrData[5].ENA
RST => Bar0_WrData[4].ENA
RST => Bar0_WrData[3].ENA
RST => Bar0_WrData[2].ENA
RST => Bar0_WrData[1].ENA
RST => Bar0_WrData[0].ENA
RST => UUT_AD9642_SPI1_RW.ENA
RST => UUT_AD9642_SPI1_ADDR[12].ENA
RST => UUT_AD9642_SPI1_ADDR[11].ENA
RST => UUT_AD9642_SPI1_ADDR[10].ENA
RST => UUT_AD9642_SPI1_ADDR[9].ENA
RST => UUT_AD9642_SPI1_ADDR[8].ENA
RST => UUT_AD9642_SPI1_ADDR[7].ENA
RST => UUT_AD9642_SPI1_ADDR[6].ENA
RST => UUT_AD9642_SPI1_ADDR[5].ENA
RST => UUT_AD9642_SPI1_ADDR[4].ENA
RST => UUT_AD9642_SPI1_ADDR[3].ENA
RST => UUT_AD9642_SPI1_ADDR[2].ENA
RST => UUT_AD9642_SPI1_ADDR[1].ENA
RST => UUT_AD9642_SPI1_ADDR[0].ENA
RST => UUT_AD9642_SPI1_DataSend[7].ENA
RST => UUT_AD9642_SPI1_DataSend[6].ENA
RST => UUT_AD9642_SPI1_DataSend[5].ENA
RST => UUT_AD9642_SPI1_DataSend[4].ENA
RST => UUT_AD9642_SPI1_DataSend[3].ENA
RST => UUT_AD9642_SPI1_DataSend[2].ENA
RST => UUT_AD9642_SPI1_DataSend[1].ENA
RST => UUT_AD9642_SPI1_DataSend[0].ENA
RST => UUT_AD9642_SPI2_RW.ENA
RST => UUT_AD9642_SPI2_ADDR[12].ENA
RST => UUT_AD9642_SPI2_ADDR[11].ENA
RST => UUT_AD9642_SPI2_ADDR[10].ENA
RST => UUT_AD9642_SPI2_ADDR[9].ENA
RST => UUT_AD9642_SPI2_ADDR[8].ENA
RST => UUT_AD9642_SPI2_ADDR[7].ENA
RST => UUT_AD9642_SPI2_ADDR[6].ENA
RST => UUT_AD9642_SPI2_ADDR[5].ENA
RST => UUT_AD9642_SPI2_ADDR[4].ENA
RST => UUT_AD9642_SPI2_ADDR[3].ENA
RST => UUT_AD9642_SPI2_ADDR[2].ENA
RST => UUT_AD9642_SPI2_ADDR[1].ENA
RST => UUT_AD9642_SPI2_ADDR[0].ENA
RST => UUT_AD9642_SPI2_DataSend[7].ENA
RST => UUT_AD9642_SPI2_DataSend[6].ENA
RST => UUT_AD9642_SPI2_DataSend[5].ENA
RST => UUT_AD9642_SPI2_DataSend[4].ENA
RST => UUT_AD9642_SPI2_DataSend[3].ENA
RST => UUT_AD9642_SPI2_DataSend[2].ENA
RST => UUT_AD9642_SPI2_DataSend[1].ENA
RST => UUT_AD9642_SPI2_DataSend[0].ENA
RST => DevselDetect.ENA
RST => DMA_DoneCount[9].ENA
RST => DMA_DoneCount[8].ENA
RST => DMA_DoneCount[7].ENA
RST => DMA_DoneCount[6].ENA
RST => DMA_DoneCount[5].ENA
RST => DMA_DoneCount[4].ENA
RST => DMA_DoneCount[3].ENA
RST => DMA_DoneCount[2].ENA
RST => DMA_DoneCount[1].ENA
RST => DMA_DoneCount[0].ENA
RST => DMA_DonePCIAddress[31].ENA
RST => DMA_DonePCIAddress[30].ENA
RST => DMA_DonePCIAddress[29].ENA
RST => DMA_DonePCIAddress[28].ENA
RST => DMA_DonePCIAddress[27].ENA
RST => DMA_DonePCIAddress[26].ENA
RST => DMA_DonePCIAddress[25].ENA
RST => DMA_DonePCIAddress[24].ENA
RST => DMA_DonePCIAddress[23].ENA
RST => DMA_DonePCIAddress[22].ENA
RST => DMA_DonePCIAddress[21].ENA
RST => DMA_DonePCIAddress[20].ENA
RST => DMA_DonePCIAddress[19].ENA
RST => DMA_DonePCIAddress[18].ENA
RST => DMA_DonePCIAddress[17].ENA
RST => DMA_DonePCIAddress[16].ENA
RST => DMA_DonePCIAddress[15].ENA
RST => DMA_DonePCIAddress[14].ENA
RST => DMA_DonePCIAddress[13].ENA
RST => DMA_DonePCIAddress[12].ENA
RST => DMA_DonePCIAddress[11].ENA
RST => DMA_DonePCIAddress[10].ENA
RST => DMA_DonePCIAddress[9].ENA
RST => DMA_DonePCIAddress[8].ENA
RST => DMA_DonePCIAddress[7].ENA
RST => DMA_DonePCIAddress[6].ENA
RST => DMA_DonePCIAddress[5].ENA
RST => DMA_DonePCIAddress[4].ENA
RST => DMA_DonePCIAddress[3].ENA
RST => DMA_DonePCIAddress[2].ENA
RST => DMA_DonePCIAddress[1].ENA
RST => DMA_DonePCIAddress[0].ENA
RST => DmaIntFlag.ENA
CLK => scfifo:UUT_DmaDesc_FIFO.clock
CLK => INTA~reg0.CLK
CLK => INTA~en.CLK
CLK => DmaIntFlag.CLK
CLK => DMA_DonePCIAddress[0].CLK
CLK => DMA_DonePCIAddress[1].CLK
CLK => DMA_DonePCIAddress[2].CLK
CLK => DMA_DonePCIAddress[3].CLK
CLK => DMA_DonePCIAddress[4].CLK
CLK => DMA_DonePCIAddress[5].CLK
CLK => DMA_DonePCIAddress[6].CLK
CLK => DMA_DonePCIAddress[7].CLK
CLK => DMA_DonePCIAddress[8].CLK
CLK => DMA_DonePCIAddress[9].CLK
CLK => DMA_DonePCIAddress[10].CLK
CLK => DMA_DonePCIAddress[11].CLK
CLK => DMA_DonePCIAddress[12].CLK
CLK => DMA_DonePCIAddress[13].CLK
CLK => DMA_DonePCIAddress[14].CLK
CLK => DMA_DonePCIAddress[15].CLK
CLK => DMA_DonePCIAddress[16].CLK
CLK => DMA_DonePCIAddress[17].CLK
CLK => DMA_DonePCIAddress[18].CLK
CLK => DMA_DonePCIAddress[19].CLK
CLK => DMA_DonePCIAddress[20].CLK
CLK => DMA_DonePCIAddress[21].CLK
CLK => DMA_DonePCIAddress[22].CLK
CLK => DMA_DonePCIAddress[23].CLK
CLK => DMA_DonePCIAddress[24].CLK
CLK => DMA_DonePCIAddress[25].CLK
CLK => DMA_DonePCIAddress[26].CLK
CLK => DMA_DonePCIAddress[27].CLK
CLK => DMA_DonePCIAddress[28].CLK
CLK => DMA_DonePCIAddress[29].CLK
CLK => DMA_DonePCIAddress[30].CLK
CLK => DMA_DonePCIAddress[31].CLK
CLK => DMA_Dir.CLK
CLK => DMA_PCIAddress[0].CLK
CLK => DMA_PCIAddress[1].CLK
CLK => DMA_PCIAddress[2].CLK
CLK => DMA_PCIAddress[3].CLK
CLK => DMA_PCIAddress[4].CLK
CLK => DMA_PCIAddress[5].CLK
CLK => DMA_PCIAddress[6].CLK
CLK => DMA_PCIAddress[7].CLK
CLK => DMA_PCIAddress[8].CLK
CLK => DMA_PCIAddress[9].CLK
CLK => DMA_PCIAddress[10].CLK
CLK => DMA_PCIAddress[11].CLK
CLK => DMA_PCIAddress[12].CLK
CLK => DMA_PCIAddress[13].CLK
CLK => DMA_PCIAddress[14].CLK
CLK => DMA_PCIAddress[15].CLK
CLK => DMA_PCIAddress[16].CLK
CLK => DMA_PCIAddress[17].CLK
CLK => DMA_PCIAddress[18].CLK
CLK => DMA_PCIAddress[19].CLK
CLK => DMA_PCIAddress[20].CLK
CLK => DMA_PCIAddress[21].CLK
CLK => DMA_PCIAddress[22].CLK
CLK => DMA_PCIAddress[23].CLK
CLK => DMA_PCIAddress[24].CLK
CLK => DMA_PCIAddress[25].CLK
CLK => DMA_PCIAddress[26].CLK
CLK => DMA_PCIAddress[27].CLK
CLK => DMA_PCIAddress[28].CLK
CLK => DMA_PCIAddress[29].CLK
CLK => DMA_PCIAddress[30].CLK
CLK => DMA_PCIAddress[31].CLK
CLK => DMA_DoneCount[0].CLK
CLK => DMA_DoneCount[1].CLK
CLK => DMA_DoneCount[2].CLK
CLK => DMA_DoneCount[3].CLK
CLK => DMA_DoneCount[4].CLK
CLK => DMA_DoneCount[5].CLK
CLK => DMA_DoneCount[6].CLK
CLK => DMA_DoneCount[7].CLK
CLK => DMA_DoneCount[8].CLK
CLK => DMA_DoneCount[9].CLK
CLK => DMA_Channel.CLK
CLK => DMA_Count[0].CLK
CLK => DMA_Count[1].CLK
CLK => DMA_Count[2].CLK
CLK => DMA_Count[3].CLK
CLK => DMA_Count[4].CLK
CLK => DMA_Count[5].CLK
CLK => DMA_Count[6].CLK
CLK => DMA_Count[7].CLK
CLK => DMA_Count[8].CLK
CLK => DMA_Count[9].CLK
CLK => DevselDetect.CLK
CLK => Devsel_Counter[0].CLK
CLK => Devsel_Counter[1].CLK
CLK => Devsel_Counter[2].CLK
CLK => Devsel_Counter[3].CLK
CLK => Curr_State_Dma[0].CLK
CLK => Curr_State_Dma[1].CLK
CLK => Curr_State_Dma[2].CLK
CLK => Bar1_Wr.CLK
CLK => Bar1_CS.CLK
CLK => Bar0_WrData[0].CLK
CLK => Bar0_WrData[1].CLK
CLK => Bar0_WrData[2].CLK
CLK => Bar0_WrData[3].CLK
CLK => Bar0_WrData[4].CLK
CLK => Bar0_WrData[5].CLK
CLK => Bar0_WrData[6].CLK
CLK => Bar0_WrData[7].CLK
CLK => Bar0_WrData[8].CLK
CLK => Bar0_WrData[9].CLK
CLK => Bar0_WrData[10].CLK
CLK => Bar0_WrData[11].CLK
CLK => Bar0_WrData[12].CLK
CLK => Bar0_WrData[13].CLK
CLK => Bar0_WrData[14].CLK
CLK => Bar0_WrData[15].CLK
CLK => Bar0_WrData[16].CLK
CLK => Bar0_WrData[17].CLK
CLK => Bar0_WrData[18].CLK
CLK => Bar0_WrData[19].CLK
CLK => Bar0_WrData[20].CLK
CLK => Bar0_WrData[21].CLK
CLK => Bar0_WrData[22].CLK
CLK => Bar0_WrData[23].CLK
CLK => Bar0_WrData[24].CLK
CLK => Bar0_WrData[25].CLK
CLK => Bar0_WrData[26].CLK
CLK => Bar0_WrData[27].CLK
CLK => Bar0_WrData[28].CLK
CLK => Bar0_WrData[29].CLK
CLK => Bar0_WrData[30].CLK
CLK => Bar0_WrData[31].CLK
CLK => Bar0_Wr.CLK
CLK => Bar0_CS.CLK
CLK => PCI_Config_WrData[0].CLK
CLK => PCI_Config_WrData[1].CLK
CLK => PCI_Config_WrData[2].CLK
CLK => PCI_Config_WrData[3].CLK
CLK => PCI_Config_WrData[4].CLK
CLK => PCI_Config_WrData[5].CLK
CLK => PCI_Config_WrData[6].CLK
CLK => PCI_Config_WrData[7].CLK
CLK => PCI_Config_WrData[8].CLK
CLK => PCI_Config_WrData[9].CLK
CLK => PCI_Config_WrData[10].CLK
CLK => PCI_Config_WrData[11].CLK
CLK => PCI_Config_WrData[12].CLK
CLK => PCI_Config_WrData[13].CLK
CLK => PCI_Config_WrData[14].CLK
CLK => PCI_Config_WrData[15].CLK
CLK => PCI_Config_WrData[16].CLK
CLK => PCI_Config_WrData[17].CLK
CLK => PCI_Config_WrData[18].CLK
CLK => PCI_Config_WrData[19].CLK
CLK => PCI_Config_WrData[20].CLK
CLK => PCI_Config_WrData[21].CLK
CLK => PCI_Config_WrData[22].CLK
CLK => PCI_Config_WrData[23].CLK
CLK => PCI_Config_WrData[24].CLK
CLK => PCI_Config_WrData[25].CLK
CLK => PCI_Config_WrData[26].CLK
CLK => PCI_Config_WrData[27].CLK
CLK => PCI_Config_WrData[28].CLK
CLK => PCI_Config_WrData[29].CLK
CLK => PCI_Config_WrData[30].CLK
CLK => PCI_Config_WrData[31].CLK
CLK => PCI_Config_Wr.CLK
CLK => RW.CLK
CLK => ADDRESS[2].CLK
CLK => ADDRESS[3].CLK
CLK => ADDRESS[4].CLK
CLK => ADDRESS[5].CLK
CLK => ADDRESS[6].CLK
CLK => ADDRESS[7].CLK
CLK => STATUS[0].CLK
CLK => STATUS[1].CLK
CLK => ParGen.CLK
CLK => ParGenData[0].CLK
CLK => ParGenData[1].CLK
CLK => ParGenData[2].CLK
CLK => ParGenData[3].CLK
CLK => ParGenData[4].CLK
CLK => ParGenData[5].CLK
CLK => ParGenData[6].CLK
CLK => ParGenData[7].CLK
CLK => ParGenData[8].CLK
CLK => ParGenData[9].CLK
CLK => ParGenData[10].CLK
CLK => ParGenData[11].CLK
CLK => ParGenData[12].CLK
CLK => ParGenData[13].CLK
CLK => ParGenData[14].CLK
CLK => ParGenData[15].CLK
CLK => ParGenData[16].CLK
CLK => ParGenData[17].CLK
CLK => ParGenData[18].CLK
CLK => ParGenData[19].CLK
CLK => ParGenData[20].CLK
CLK => ParGenData[21].CLK
CLK => ParGenData[22].CLK
CLK => ParGenData[23].CLK
CLK => ParGenData[24].CLK
CLK => ParGenData[25].CLK
CLK => ParGenData[26].CLK
CLK => ParGenData[27].CLK
CLK => ParGenData[28].CLK
CLK => ParGenData[29].CLK
CLK => ParGenData[30].CLK
CLK => ParGenData[31].CLK
CLK => ParGenData[32].CLK
CLK => ParGenData[33].CLK
CLK => ParGenData[34].CLK
CLK => ParGenData[35].CLK
CLK => ConfCS.CLK
CLK => SpiMaster:UUT_AD9642_SPI1.Clk
CLK => SpiMaster:UUT_AD9642_SPI2.Clk
CLK => scfifo:UUT_DmaRd_FIFO1.clock
CLK => scfifo:UUT_DmaRd_FIFO2.clock
CLK => ConfReg[1][0].CLK
CLK => ConfReg[1][1].CLK
CLK => ConfReg[1][2].CLK
CLK => ConfReg[1][3].CLK
CLK => ConfReg[1][4].CLK
CLK => ConfReg[1][5].CLK
CLK => ConfReg[1][6].CLK
CLK => ConfReg[1][7].CLK
CLK => ConfReg[1][8].CLK
CLK => ConfReg[1][9].CLK
CLK => ConfReg[1][10].CLK
CLK => ConfReg[1][11].CLK
CLK => ConfReg[1][12].CLK
CLK => ConfReg[1][13].CLK
CLK => ConfReg[1][14].CLK
CLK => ConfReg[1][15].CLK
CLK => ConfReg[1][16].CLK
CLK => ConfReg[1][17].CLK
CLK => ConfReg[1][18].CLK
CLK => ConfReg[1][19].CLK
CLK => ConfReg[1][20].CLK
CLK => ConfReg[1][21].CLK
CLK => ConfReg[1][22].CLK
CLK => ConfReg[1][23].CLK
CLK => ConfReg[1][24].CLK
CLK => ConfReg[1][25].CLK
CLK => ConfReg[1][26].CLK
CLK => ConfReg[1][27].CLK
CLK => ConfReg[1][28].CLK
CLK => ConfReg[1][29].CLK
CLK => ConfReg[1][30].CLK
CLK => ConfReg[1][31].CLK
CLK => ConfReg[3][0].CLK
CLK => ConfReg[3][1].CLK
CLK => ConfReg[3][2].CLK
CLK => ConfReg[3][3].CLK
CLK => ConfReg[3][4].CLK
CLK => ConfReg[3][5].CLK
CLK => ConfReg[3][6].CLK
CLK => ConfReg[3][7].CLK
CLK => ConfReg[3][8].CLK
CLK => ConfReg[3][9].CLK
CLK => ConfReg[3][10].CLK
CLK => ConfReg[3][11].CLK
CLK => ConfReg[3][12].CLK
CLK => ConfReg[3][13].CLK
CLK => ConfReg[3][14].CLK
CLK => ConfReg[3][15].CLK
CLK => ConfReg[3][16].CLK
CLK => ConfReg[3][17].CLK
CLK => ConfReg[3][18].CLK
CLK => ConfReg[3][19].CLK
CLK => ConfReg[3][20].CLK
CLK => ConfReg[3][21].CLK
CLK => ConfReg[3][22].CLK
CLK => ConfReg[3][23].CLK
CLK => ConfReg[3][24].CLK
CLK => ConfReg[3][25].CLK
CLK => ConfReg[3][26].CLK
CLK => ConfReg[3][27].CLK
CLK => ConfReg[3][28].CLK
CLK => ConfReg[3][29].CLK
CLK => ConfReg[3][30].CLK
CLK => ConfReg[3][31].CLK
CLK => ConfReg[4][0].CLK
CLK => ConfReg[4][1].CLK
CLK => ConfReg[4][2].CLK
CLK => ConfReg[4][3].CLK
CLK => ConfReg[4][4].CLK
CLK => ConfReg[4][5].CLK
CLK => ConfReg[4][6].CLK
CLK => ConfReg[4][7].CLK
CLK => ConfReg[4][8].CLK
CLK => ConfReg[4][9].CLK
CLK => ConfReg[4][10].CLK
CLK => ConfReg[4][11].CLK
CLK => ConfReg[4][12].CLK
CLK => ConfReg[4][13].CLK
CLK => ConfReg[4][14].CLK
CLK => ConfReg[4][15].CLK
CLK => ConfReg[4][16].CLK
CLK => ConfReg[4][17].CLK
CLK => ConfReg[4][18].CLK
CLK => ConfReg[4][19].CLK
CLK => ConfReg[4][20].CLK
CLK => ConfReg[4][21].CLK
CLK => ConfReg[4][22].CLK
CLK => ConfReg[4][23].CLK
CLK => ConfReg[4][24].CLK
CLK => ConfReg[4][25].CLK
CLK => ConfReg[4][26].CLK
CLK => ConfReg[4][27].CLK
CLK => ConfReg[4][28].CLK
CLK => ConfReg[4][29].CLK
CLK => ConfReg[4][30].CLK
CLK => ConfReg[4][31].CLK
CLK => ConfReg[5][0].CLK
CLK => ConfReg[5][1].CLK
CLK => ConfReg[5][2].CLK
CLK => ConfReg[5][3].CLK
CLK => ConfReg[5][4].CLK
CLK => ConfReg[5][5].CLK
CLK => ConfReg[5][6].CLK
CLK => ConfReg[5][7].CLK
CLK => ConfReg[5][8].CLK
CLK => ConfReg[5][9].CLK
CLK => ConfReg[5][10].CLK
CLK => ConfReg[5][11].CLK
CLK => ConfReg[5][12].CLK
CLK => ConfReg[5][13].CLK
CLK => ConfReg[5][14].CLK
CLK => ConfReg[5][15].CLK
CLK => ConfReg[5][16].CLK
CLK => ConfReg[5][17].CLK
CLK => ConfReg[5][18].CLK
CLK => ConfReg[5][19].CLK
CLK => ConfReg[5][20].CLK
CLK => ConfReg[5][21].CLK
CLK => ConfReg[5][22].CLK
CLK => ConfReg[5][23].CLK
CLK => ConfReg[5][24].CLK
CLK => ConfReg[5][25].CLK
CLK => ConfReg[5][26].CLK
CLK => ConfReg[5][27].CLK
CLK => ConfReg[5][28].CLK
CLK => ConfReg[5][29].CLK
CLK => ConfReg[5][30].CLK
CLK => ConfReg[5][31].CLK
CLK => ConfReg[15][0].CLK
CLK => ConfReg[15][1].CLK
CLK => ConfReg[15][2].CLK
CLK => ConfReg[15][3].CLK
CLK => ConfReg[15][4].CLK
CLK => ConfReg[15][5].CLK
CLK => ConfReg[15][6].CLK
CLK => ConfReg[15][7].CLK
CLK => ConfReg[15][8].CLK
CLK => ConfReg[15][9].CLK
CLK => ConfReg[15][10].CLK
CLK => ConfReg[15][11].CLK
CLK => ConfReg[15][12].CLK
CLK => ConfReg[15][13].CLK
CLK => ConfReg[15][14].CLK
CLK => ConfReg[15][15].CLK
CLK => ConfReg[15][16].CLK
CLK => ConfReg[15][17].CLK
CLK => ConfReg[15][18].CLK
CLK => ConfReg[15][19].CLK
CLK => ConfReg[15][20].CLK
CLK => ConfReg[15][21].CLK
CLK => ConfReg[15][22].CLK
CLK => ConfReg[15][23].CLK
CLK => ConfReg[15][24].CLK
CLK => ConfReg[15][25].CLK
CLK => ConfReg[15][26].CLK
CLK => ConfReg[15][27].CLK
CLK => ConfReg[15][28].CLK
CLK => ConfReg[15][29].CLK
CLK => ConfReg[15][30].CLK
CLK => ConfReg[15][31].CLK
CLK => PAR~reg0.CLK
CLK => PAR~en.CLK
CLK => TRDY_Delay.CLK
CLK => TRDY~reg0.CLK
CLK => TRDY~en.CLK
CLK => STOP~reg0.CLK
CLK => STOP~en.CLK
CLK => AD[0]~reg0.CLK
CLK => AD[0]~en.CLK
CLK => AD[1]~reg0.CLK
CLK => AD[1]~en.CLK
CLK => AD[2]~reg0.CLK
CLK => AD[2]~en.CLK
CLK => AD[3]~reg0.CLK
CLK => AD[3]~en.CLK
CLK => AD[4]~reg0.CLK
CLK => AD[4]~en.CLK
CLK => AD[5]~reg0.CLK
CLK => AD[5]~en.CLK
CLK => AD[6]~reg0.CLK
CLK => AD[6]~en.CLK
CLK => AD[7]~reg0.CLK
CLK => AD[7]~en.CLK
CLK => AD[8]~reg0.CLK
CLK => AD[8]~en.CLK
CLK => AD[9]~reg0.CLK
CLK => AD[9]~en.CLK
CLK => AD[10]~reg0.CLK
CLK => AD[10]~en.CLK
CLK => AD[11]~reg0.CLK
CLK => AD[11]~en.CLK
CLK => AD[12]~reg0.CLK
CLK => AD[12]~en.CLK
CLK => AD[13]~reg0.CLK
CLK => AD[13]~en.CLK
CLK => AD[14]~reg0.CLK
CLK => AD[14]~en.CLK
CLK => AD[15]~reg0.CLK
CLK => AD[15]~en.CLK
CLK => AD[16]~reg0.CLK
CLK => AD[16]~en.CLK
CLK => AD[17]~reg0.CLK
CLK => AD[17]~en.CLK
CLK => AD[18]~reg0.CLK
CLK => AD[18]~en.CLK
CLK => AD[19]~reg0.CLK
CLK => AD[19]~en.CLK
CLK => AD[20]~reg0.CLK
CLK => AD[20]~en.CLK
CLK => AD[21]~reg0.CLK
CLK => AD[21]~en.CLK
CLK => AD[22]~reg0.CLK
CLK => AD[22]~en.CLK
CLK => AD[23]~reg0.CLK
CLK => AD[23]~en.CLK
CLK => AD[24]~reg0.CLK
CLK => AD[24]~en.CLK
CLK => AD[25]~reg0.CLK
CLK => AD[25]~en.CLK
CLK => AD[26]~reg0.CLK
CLK => AD[26]~en.CLK
CLK => AD[27]~reg0.CLK
CLK => AD[27]~en.CLK
CLK => AD[28]~reg0.CLK
CLK => AD[28]~en.CLK
CLK => AD[29]~reg0.CLK
CLK => AD[29]~en.CLK
CLK => AD[30]~reg0.CLK
CLK => AD[30]~en.CLK
CLK => AD[31]~reg0.CLK
CLK => AD[31]~en.CLK
CLK => UUT_AD9642_SPI2_DataSend[0].CLK
CLK => UUT_AD9642_SPI2_DataSend[1].CLK
CLK => UUT_AD9642_SPI2_DataSend[2].CLK
CLK => UUT_AD9642_SPI2_DataSend[3].CLK
CLK => UUT_AD9642_SPI2_DataSend[4].CLK
CLK => UUT_AD9642_SPI2_DataSend[5].CLK
CLK => UUT_AD9642_SPI2_DataSend[6].CLK
CLK => UUT_AD9642_SPI2_DataSend[7].CLK
CLK => UUT_AD9642_SPI2_ADDR[0].CLK
CLK => UUT_AD9642_SPI2_ADDR[1].CLK
CLK => UUT_AD9642_SPI2_ADDR[2].CLK
CLK => UUT_AD9642_SPI2_ADDR[3].CLK
CLK => UUT_AD9642_SPI2_ADDR[4].CLK
CLK => UUT_AD9642_SPI2_ADDR[5].CLK
CLK => UUT_AD9642_SPI2_ADDR[6].CLK
CLK => UUT_AD9642_SPI2_ADDR[7].CLK
CLK => UUT_AD9642_SPI2_ADDR[8].CLK
CLK => UUT_AD9642_SPI2_ADDR[9].CLK
CLK => UUT_AD9642_SPI2_ADDR[10].CLK
CLK => UUT_AD9642_SPI2_ADDR[11].CLK
CLK => UUT_AD9642_SPI2_ADDR[12].CLK
CLK => UUT_AD9642_SPI2_RW.CLK
CLK => UUT_AD9642_SPI1_DataSend[0].CLK
CLK => UUT_AD9642_SPI1_DataSend[1].CLK
CLK => UUT_AD9642_SPI1_DataSend[2].CLK
CLK => UUT_AD9642_SPI1_DataSend[3].CLK
CLK => UUT_AD9642_SPI1_DataSend[4].CLK
CLK => UUT_AD9642_SPI1_DataSend[5].CLK
CLK => UUT_AD9642_SPI1_DataSend[6].CLK
CLK => UUT_AD9642_SPI1_DataSend[7].CLK
CLK => UUT_AD9642_SPI1_ADDR[0].CLK
CLK => UUT_AD9642_SPI1_ADDR[1].CLK
CLK => UUT_AD9642_SPI1_ADDR[2].CLK
CLK => UUT_AD9642_SPI1_ADDR[3].CLK
CLK => UUT_AD9642_SPI1_ADDR[4].CLK
CLK => UUT_AD9642_SPI1_ADDR[5].CLK
CLK => UUT_AD9642_SPI1_ADDR[6].CLK
CLK => UUT_AD9642_SPI1_ADDR[7].CLK
CLK => UUT_AD9642_SPI1_ADDR[8].CLK
CLK => UUT_AD9642_SPI1_ADDR[9].CLK
CLK => UUT_AD9642_SPI1_ADDR[10].CLK
CLK => UUT_AD9642_SPI1_ADDR[11].CLK
CLK => UUT_AD9642_SPI1_ADDR[12].CLK
CLK => UUT_AD9642_SPI1_RW.CLK
CLK => UUT_DmaDesc_FIFO_Rst.CLK
CLK => UUT_AD9642_SPI2_Start.CLK
CLK => UUT_AD9642_SPI1_Start.CLK
CLK => CH2_EN.CLK
CLK => CH1_EN.CLK
CLK => Dma_Start.CLK
CLK => IntMask[0].CLK
CLK => IntMask[1].CLK
CLK => IntMask[2].CLK
CLK => IntMask[3].CLK
CLK => IntReg_Clr[2].CLK
CLK => IntReg_Clr[3].CLK
CLK => Bar1TestReg1[0].CLK
CLK => Bar1TestReg1[1].CLK
CLK => Bar1TestReg1[2].CLK
CLK => Bar1TestReg1[3].CLK
CLK => Bar1TestReg1[4].CLK
CLK => Bar1TestReg1[5].CLK
CLK => Bar1TestReg1[6].CLK
CLK => Bar1TestReg1[7].CLK
CLK => Bar1TestReg1[8].CLK
CLK => Bar1TestReg1[9].CLK
CLK => Bar1TestReg1[10].CLK
CLK => Bar1TestReg1[11].CLK
CLK => Bar1TestReg1[12].CLK
CLK => Bar1TestReg1[13].CLK
CLK => Bar1TestReg1[14].CLK
CLK => Bar1TestReg1[15].CLK
CLK => Bar1TestReg1[16].CLK
CLK => Bar1TestReg1[17].CLK
CLK => Bar1TestReg1[18].CLK
CLK => Bar1TestReg1[19].CLK
CLK => Bar1TestReg1[20].CLK
CLK => Bar1TestReg1[21].CLK
CLK => Bar1TestReg1[22].CLK
CLK => Bar1TestReg1[23].CLK
CLK => Bar1TestReg1[24].CLK
CLK => Bar1TestReg1[25].CLK
CLK => Bar1TestReg1[26].CLK
CLK => Bar1TestReg1[27].CLK
CLK => Bar1TestReg1[28].CLK
CLK => Bar1TestReg1[29].CLK
CLK => Bar1TestReg1[30].CLK
CLK => Bar1TestReg1[31].CLK
CLK => UUT_DmaDesc_FIFO_Rd.CLK
CLK => DmaPCIAddress_Rdy.CLK
CLK => DmaCount_Rdy.CLK
CLK => nREQ~reg0.CLK
CLK => nREQ~en.CLK
CLK => FRAME~reg0.CLK
CLK => FRAME~en.CLK
CLK => IRDY~reg0.CLK
CLK => IRDY~en.CLK
CLK => CBE[0]~reg0.CLK
CLK => CBE[0]~en.CLK
CLK => CBE[1]~reg0.CLK
CLK => CBE[1]~en.CLK
CLK => CBE[2]~reg0.CLK
CLK => CBE[2]~en.CLK
CLK => CBE[3]~reg0.CLK
CLK => CBE[3]~en.CLK
CLK => DEVSEL~reg0.CLK
CLK => DEVSEL~en.CLK
CLK => UUT_DmaRd_FIFO1_Rd.CLK
CLK => UUT_DmaRd_FIFO2_Rd.CLK
CLK => IntReg[0].CLK
CLK => IntReg[1].CLK
CLK => IntReg[2].CLK
CLK => IntReg[3].CLK
IDSEL => process_0.IN1
FRAME <> FRAME
AD[0] <> AD[0]
AD[1] <> AD[1]
AD[2] <> AD[2]
AD[3] <> AD[3]
AD[4] <> AD[4]
AD[5] <> AD[5]
AD[6] <> AD[6]
AD[7] <> AD[7]
AD[8] <> AD[8]
AD[9] <> AD[9]
AD[10] <> AD[10]
AD[11] <> AD[11]
AD[12] <> AD[12]
AD[13] <> AD[13]
AD[14] <> AD[14]
AD[15] <> AD[15]
AD[16] <> AD[16]
AD[17] <> AD[17]
AD[18] <> AD[18]
AD[19] <> AD[19]
AD[20] <> AD[20]
AD[21] <> AD[21]
AD[22] <> AD[22]
AD[23] <> AD[23]
AD[24] <> AD[24]
AD[25] <> AD[25]
AD[26] <> AD[26]
AD[27] <> AD[27]
AD[28] <> AD[28]
AD[29] <> AD[29]
AD[30] <> AD[30]
AD[31] <> AD[31]
CBE[0] <> CBE[0]
CBE[1] <> CBE[1]
CBE[2] <> CBE[2]
CBE[3] <> CBE[3]
IRDY <> IRDY
TRDY <> TRDY
DEVSEL <> DEVSEL
INTA <= INTA.DB_MAX_OUTPUT_PORT_TYPE
STOP <> STOP
PAR <> PAR
Clk_Board => ~NO_FANOUT~
nSERR => ~NO_FANOUT~
nPERR => ~NO_FANOUT~
nREQ <= nREQ.DB_MAX_OUTPUT_PORT_TYPE
nGNT => process_18.IN1
AD9642_SPI1_nCS <= SpiMaster:UUT_AD9642_SPI1.nCS
AD9642_SPI1_SDIO <> SpiMaster:UUT_AD9642_SPI1.SDIO
AD9642_SPI1_CLK <= SpiMaster:UUT_AD9642_SPI1.SCK
AD9642_C1_DCO => UUT_DmaRd_FIFO1_Wr.IN1
AD9642_C1_D[0] => scfifo:UUT_DmaRd_FIFO1.data[0]
AD9642_C1_D[1] => scfifo:UUT_DmaRd_FIFO1.data[1]
AD9642_C1_D[2] => scfifo:UUT_DmaRd_FIFO1.data[2]
AD9642_C1_D[3] => scfifo:UUT_DmaRd_FIFO1.data[3]
AD9642_C1_D[4] => scfifo:UUT_DmaRd_FIFO1.data[4]
AD9642_C1_D[5] => scfifo:UUT_DmaRd_FIFO1.data[5]
AD9642_C1_D[6] => scfifo:UUT_DmaRd_FIFO1.data[6]
AD9642_C1_D[7] => scfifo:UUT_DmaRd_FIFO1.data[7]
AD9642_C1_D[8] => scfifo:UUT_DmaRd_FIFO1.data[8]
AD9642_C1_D[9] => scfifo:UUT_DmaRd_FIFO1.data[9]
AD9642_C1_D[10] => scfifo:UUT_DmaRd_FIFO1.data[10]
AD9642_C1_D[11] => scfifo:UUT_DmaRd_FIFO1.data[11]
AD9642_C1_D[12] => scfifo:UUT_DmaRd_FIFO1.data[12]
AD9642_C1_D[13] => scfifo:UUT_DmaRd_FIFO1.data[13]
AD9642_SPI2_nCS <= SpiMaster:UUT_AD9642_SPI2.nCS
AD9642_SPI2_SDIO <> SpiMaster:UUT_AD9642_SPI2.SDIO
AD9642_SPI2_CLK <= SpiMaster:UUT_AD9642_SPI2.SCK
AD9642_C2_DCO => UUT_DmaRd_FIFO2_Wr.IN1
AD9642_C2_D[0] => scfifo:UUT_DmaRd_FIFO2.data[0]
AD9642_C2_D[1] => scfifo:UUT_DmaRd_FIFO2.data[1]
AD9642_C2_D[2] => scfifo:UUT_DmaRd_FIFO2.data[2]
AD9642_C2_D[3] => scfifo:UUT_DmaRd_FIFO2.data[3]
AD9642_C2_D[4] => scfifo:UUT_DmaRd_FIFO2.data[4]
AD9642_C2_D[5] => scfifo:UUT_DmaRd_FIFO2.data[5]
AD9642_C2_D[6] => scfifo:UUT_DmaRd_FIFO2.data[6]
AD9642_C2_D[7] => scfifo:UUT_DmaRd_FIFO2.data[7]
AD9642_C2_D[8] => scfifo:UUT_DmaRd_FIFO2.data[8]
AD9642_C2_D[9] => scfifo:UUT_DmaRd_FIFO2.data[9]
AD9642_C2_D[10] => scfifo:UUT_DmaRd_FIFO2.data[10]
AD9642_C2_D[11] => scfifo:UUT_DmaRd_FIFO2.data[11]
AD9642_C2_D[12] => scfifo:UUT_DmaRd_FIFO2.data[12]
AD9642_C2_D[13] => scfifo:UUT_DmaRd_FIFO2.data[13]


|PCI|scfifo:UUT_DmaDesc_FIFO
data[0] => scfifo_h5m:auto_generated.data[0]
data[1] => scfifo_h5m:auto_generated.data[1]
data[2] => scfifo_h5m:auto_generated.data[2]
data[3] => scfifo_h5m:auto_generated.data[3]
data[4] => scfifo_h5m:auto_generated.data[4]
data[5] => scfifo_h5m:auto_generated.data[5]
data[6] => scfifo_h5m:auto_generated.data[6]
data[7] => scfifo_h5m:auto_generated.data[7]
data[8] => scfifo_h5m:auto_generated.data[8]
data[9] => scfifo_h5m:auto_generated.data[9]
data[10] => scfifo_h5m:auto_generated.data[10]
data[11] => scfifo_h5m:auto_generated.data[11]
data[12] => scfifo_h5m:auto_generated.data[12]
data[13] => scfifo_h5m:auto_generated.data[13]
data[14] => scfifo_h5m:auto_generated.data[14]
data[15] => scfifo_h5m:auto_generated.data[15]
data[16] => scfifo_h5m:auto_generated.data[16]
data[17] => scfifo_h5m:auto_generated.data[17]
data[18] => scfifo_h5m:auto_generated.data[18]
data[19] => scfifo_h5m:auto_generated.data[19]
data[20] => scfifo_h5m:auto_generated.data[20]
data[21] => scfifo_h5m:auto_generated.data[21]
data[22] => scfifo_h5m:auto_generated.data[22]
data[23] => scfifo_h5m:auto_generated.data[23]
data[24] => scfifo_h5m:auto_generated.data[24]
data[25] => scfifo_h5m:auto_generated.data[25]
data[26] => scfifo_h5m:auto_generated.data[26]
data[27] => scfifo_h5m:auto_generated.data[27]
data[28] => scfifo_h5m:auto_generated.data[28]
data[29] => scfifo_h5m:auto_generated.data[29]
data[30] => scfifo_h5m:auto_generated.data[30]
data[31] => scfifo_h5m:auto_generated.data[31]
q[0] <= scfifo_h5m:auto_generated.q[0]
q[1] <= scfifo_h5m:auto_generated.q[1]
q[2] <= scfifo_h5m:auto_generated.q[2]
q[3] <= scfifo_h5m:auto_generated.q[3]
q[4] <= scfifo_h5m:auto_generated.q[4]
q[5] <= scfifo_h5m:auto_generated.q[5]
q[6] <= scfifo_h5m:auto_generated.q[6]
q[7] <= scfifo_h5m:auto_generated.q[7]
q[8] <= scfifo_h5m:auto_generated.q[8]
q[9] <= scfifo_h5m:auto_generated.q[9]
q[10] <= scfifo_h5m:auto_generated.q[10]
q[11] <= scfifo_h5m:auto_generated.q[11]
q[12] <= scfifo_h5m:auto_generated.q[12]
q[13] <= scfifo_h5m:auto_generated.q[13]
q[14] <= scfifo_h5m:auto_generated.q[14]
q[15] <= scfifo_h5m:auto_generated.q[15]
q[16] <= scfifo_h5m:auto_generated.q[16]
q[17] <= scfifo_h5m:auto_generated.q[17]
q[18] <= scfifo_h5m:auto_generated.q[18]
q[19] <= scfifo_h5m:auto_generated.q[19]
q[20] <= scfifo_h5m:auto_generated.q[20]
q[21] <= scfifo_h5m:auto_generated.q[21]
q[22] <= scfifo_h5m:auto_generated.q[22]
q[23] <= scfifo_h5m:auto_generated.q[23]
q[24] <= scfifo_h5m:auto_generated.q[24]
q[25] <= scfifo_h5m:auto_generated.q[25]
q[26] <= scfifo_h5m:auto_generated.q[26]
q[27] <= scfifo_h5m:auto_generated.q[27]
q[28] <= scfifo_h5m:auto_generated.q[28]
q[29] <= scfifo_h5m:auto_generated.q[29]
q[30] <= scfifo_h5m:auto_generated.q[30]
q[31] <= scfifo_h5m:auto_generated.q[31]
wrreq => scfifo_h5m:auto_generated.wrreq
rdreq => scfifo_h5m:auto_generated.rdreq
clock => scfifo_h5m:auto_generated.clock
aclr => scfifo_h5m:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_h5m:auto_generated.empty
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_h5m:auto_generated.usedw[0]
usedw[1] <= scfifo_h5m:auto_generated.usedw[1]
usedw[2] <= scfifo_h5m:auto_generated.usedw[2]
usedw[3] <= scfifo_h5m:auto_generated.usedw[3]
usedw[4] <= scfifo_h5m:auto_generated.usedw[4]
usedw[5] <= scfifo_h5m:auto_generated.usedw[5]
usedw[6] <= scfifo_h5m:auto_generated.usedw[6]
usedw[7] <= scfifo_h5m:auto_generated.usedw[7]
usedw[8] <= scfifo_h5m:auto_generated.usedw[8]
usedw[9] <= scfifo_h5m:auto_generated.usedw[9]


|PCI|scfifo:UUT_DmaDesc_FIFO|scfifo_h5m:auto_generated
aclr => a_dpfifo_ujt:dpfifo.aclr
clock => a_dpfifo_ujt:dpfifo.clock
data[0] => a_dpfifo_ujt:dpfifo.data[0]
data[1] => a_dpfifo_ujt:dpfifo.data[1]
data[2] => a_dpfifo_ujt:dpfifo.data[2]
data[3] => a_dpfifo_ujt:dpfifo.data[3]
data[4] => a_dpfifo_ujt:dpfifo.data[4]
data[5] => a_dpfifo_ujt:dpfifo.data[5]
data[6] => a_dpfifo_ujt:dpfifo.data[6]
data[7] => a_dpfifo_ujt:dpfifo.data[7]
data[8] => a_dpfifo_ujt:dpfifo.data[8]
data[9] => a_dpfifo_ujt:dpfifo.data[9]
data[10] => a_dpfifo_ujt:dpfifo.data[10]
data[11] => a_dpfifo_ujt:dpfifo.data[11]
data[12] => a_dpfifo_ujt:dpfifo.data[12]
data[13] => a_dpfifo_ujt:dpfifo.data[13]
data[14] => a_dpfifo_ujt:dpfifo.data[14]
data[15] => a_dpfifo_ujt:dpfifo.data[15]
data[16] => a_dpfifo_ujt:dpfifo.data[16]
data[17] => a_dpfifo_ujt:dpfifo.data[17]
data[18] => a_dpfifo_ujt:dpfifo.data[18]
data[19] => a_dpfifo_ujt:dpfifo.data[19]
data[20] => a_dpfifo_ujt:dpfifo.data[20]
data[21] => a_dpfifo_ujt:dpfifo.data[21]
data[22] => a_dpfifo_ujt:dpfifo.data[22]
data[23] => a_dpfifo_ujt:dpfifo.data[23]
data[24] => a_dpfifo_ujt:dpfifo.data[24]
data[25] => a_dpfifo_ujt:dpfifo.data[25]
data[26] => a_dpfifo_ujt:dpfifo.data[26]
data[27] => a_dpfifo_ujt:dpfifo.data[27]
data[28] => a_dpfifo_ujt:dpfifo.data[28]
data[29] => a_dpfifo_ujt:dpfifo.data[29]
data[30] => a_dpfifo_ujt:dpfifo.data[30]
data[31] => a_dpfifo_ujt:dpfifo.data[31]
empty <= a_dpfifo_ujt:dpfifo.empty
q[0] <= a_dpfifo_ujt:dpfifo.q[0]
q[1] <= a_dpfifo_ujt:dpfifo.q[1]
q[2] <= a_dpfifo_ujt:dpfifo.q[2]
q[3] <= a_dpfifo_ujt:dpfifo.q[3]
q[4] <= a_dpfifo_ujt:dpfifo.q[4]
q[5] <= a_dpfifo_ujt:dpfifo.q[5]
q[6] <= a_dpfifo_ujt:dpfifo.q[6]
q[7] <= a_dpfifo_ujt:dpfifo.q[7]
q[8] <= a_dpfifo_ujt:dpfifo.q[8]
q[9] <= a_dpfifo_ujt:dpfifo.q[9]
q[10] <= a_dpfifo_ujt:dpfifo.q[10]
q[11] <= a_dpfifo_ujt:dpfifo.q[11]
q[12] <= a_dpfifo_ujt:dpfifo.q[12]
q[13] <= a_dpfifo_ujt:dpfifo.q[13]
q[14] <= a_dpfifo_ujt:dpfifo.q[14]
q[15] <= a_dpfifo_ujt:dpfifo.q[15]
q[16] <= a_dpfifo_ujt:dpfifo.q[16]
q[17] <= a_dpfifo_ujt:dpfifo.q[17]
q[18] <= a_dpfifo_ujt:dpfifo.q[18]
q[19] <= a_dpfifo_ujt:dpfifo.q[19]
q[20] <= a_dpfifo_ujt:dpfifo.q[20]
q[21] <= a_dpfifo_ujt:dpfifo.q[21]
q[22] <= a_dpfifo_ujt:dpfifo.q[22]
q[23] <= a_dpfifo_ujt:dpfifo.q[23]
q[24] <= a_dpfifo_ujt:dpfifo.q[24]
q[25] <= a_dpfifo_ujt:dpfifo.q[25]
q[26] <= a_dpfifo_ujt:dpfifo.q[26]
q[27] <= a_dpfifo_ujt:dpfifo.q[27]
q[28] <= a_dpfifo_ujt:dpfifo.q[28]
q[29] <= a_dpfifo_ujt:dpfifo.q[29]
q[30] <= a_dpfifo_ujt:dpfifo.q[30]
q[31] <= a_dpfifo_ujt:dpfifo.q[31]
rdreq => a_dpfifo_ujt:dpfifo.rreq
usedw[0] <= a_dpfifo_ujt:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_ujt:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_ujt:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_ujt:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_ujt:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_ujt:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_ujt:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_ujt:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_ujt:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_ujt:dpfifo.usedw[9]
wrreq => a_dpfifo_ujt:dpfifo.wreq


|PCI|scfifo:UUT_DmaDesc_FIFO|scfifo_h5m:auto_generated|a_dpfifo_ujt:dpfifo
aclr => a_fefifo_jaf:fifo_state.aclr
aclr => cntr_cpb:rd_ptr_count.aclr
aclr => cntr_cpb:wr_ptr.aclr
clock => a_fefifo_jaf:fifo_state.clock
clock => dpram_rms:FIFOram.inclock
clock => dpram_rms:FIFOram.outclock
clock => cntr_cpb:rd_ptr_count.clock
clock => cntr_cpb:wr_ptr.clock
data[0] => dpram_rms:FIFOram.data[0]
data[1] => dpram_rms:FIFOram.data[1]
data[2] => dpram_rms:FIFOram.data[2]
data[3] => dpram_rms:FIFOram.data[3]
data[4] => dpram_rms:FIFOram.data[4]
data[5] => dpram_rms:FIFOram.data[5]
data[6] => dpram_rms:FIFOram.data[6]
data[7] => dpram_rms:FIFOram.data[7]
data[8] => dpram_rms:FIFOram.data[8]
data[9] => dpram_rms:FIFOram.data[9]
data[10] => dpram_rms:FIFOram.data[10]
data[11] => dpram_rms:FIFOram.data[11]
data[12] => dpram_rms:FIFOram.data[12]
data[13] => dpram_rms:FIFOram.data[13]
data[14] => dpram_rms:FIFOram.data[14]
data[15] => dpram_rms:FIFOram.data[15]
data[16] => dpram_rms:FIFOram.data[16]
data[17] => dpram_rms:FIFOram.data[17]
data[18] => dpram_rms:FIFOram.data[18]
data[19] => dpram_rms:FIFOram.data[19]
data[20] => dpram_rms:FIFOram.data[20]
data[21] => dpram_rms:FIFOram.data[21]
data[22] => dpram_rms:FIFOram.data[22]
data[23] => dpram_rms:FIFOram.data[23]
data[24] => dpram_rms:FIFOram.data[24]
data[25] => dpram_rms:FIFOram.data[25]
data[26] => dpram_rms:FIFOram.data[26]
data[27] => dpram_rms:FIFOram.data[27]
data[28] => dpram_rms:FIFOram.data[28]
data[29] => dpram_rms:FIFOram.data[29]
data[30] => dpram_rms:FIFOram.data[30]
data[31] => dpram_rms:FIFOram.data[31]
empty <= a_fefifo_jaf:fifo_state.empty
q[0] <= dpram_rms:FIFOram.q[0]
q[1] <= dpram_rms:FIFOram.q[1]
q[2] <= dpram_rms:FIFOram.q[2]
q[3] <= dpram_rms:FIFOram.q[3]
q[4] <= dpram_rms:FIFOram.q[4]
q[5] <= dpram_rms:FIFOram.q[5]
q[6] <= dpram_rms:FIFOram.q[6]
q[7] <= dpram_rms:FIFOram.q[7]
q[8] <= dpram_rms:FIFOram.q[8]
q[9] <= dpram_rms:FIFOram.q[9]
q[10] <= dpram_rms:FIFOram.q[10]
q[11] <= dpram_rms:FIFOram.q[11]
q[12] <= dpram_rms:FIFOram.q[12]
q[13] <= dpram_rms:FIFOram.q[13]
q[14] <= dpram_rms:FIFOram.q[14]
q[15] <= dpram_rms:FIFOram.q[15]
q[16] <= dpram_rms:FIFOram.q[16]
q[17] <= dpram_rms:FIFOram.q[17]
q[18] <= dpram_rms:FIFOram.q[18]
q[19] <= dpram_rms:FIFOram.q[19]
q[20] <= dpram_rms:FIFOram.q[20]
q[21] <= dpram_rms:FIFOram.q[21]
q[22] <= dpram_rms:FIFOram.q[22]
q[23] <= dpram_rms:FIFOram.q[23]
q[24] <= dpram_rms:FIFOram.q[24]
q[25] <= dpram_rms:FIFOram.q[25]
q[26] <= dpram_rms:FIFOram.q[26]
q[27] <= dpram_rms:FIFOram.q[27]
q[28] <= dpram_rms:FIFOram.q[28]
q[29] <= dpram_rms:FIFOram.q[29]
q[30] <= dpram_rms:FIFOram.q[30]
q[31] <= dpram_rms:FIFOram.q[31]
rreq => a_fefifo_jaf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_jaf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_cpb:rd_ptr_count.sclr
sclr => cntr_cpb:wr_ptr.sclr
usedw[0] <= a_fefifo_jaf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_jaf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_jaf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_jaf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_jaf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_jaf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_jaf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_jaf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_jaf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_jaf:fifo_state.usedw_out[9]
wreq => a_fefifo_jaf:fifo_state.wreq
wreq => valid_wreq.IN0


|PCI|scfifo:UUT_DmaDesc_FIFO|scfifo_h5m:auto_generated|a_dpfifo_ujt:dpfifo|a_fefifo_jaf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_op7:count_usedw.aclr
clock => cntr_op7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_op7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|PCI|scfifo:UUT_DmaDesc_FIFO|scfifo_h5m:auto_generated|a_dpfifo_ujt:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw
aclr => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB


|PCI|scfifo:UUT_DmaDesc_FIFO|scfifo_h5m:auto_generated|a_dpfifo_ujt:dpfifo|dpram_rms:FIFOram
data[0] => altsyncram_c6k1:altsyncram1.data_a[0]
data[1] => altsyncram_c6k1:altsyncram1.data_a[1]
data[2] => altsyncram_c6k1:altsyncram1.data_a[2]
data[3] => altsyncram_c6k1:altsyncram1.data_a[3]
data[4] => altsyncram_c6k1:altsyncram1.data_a[4]
data[5] => altsyncram_c6k1:altsyncram1.data_a[5]
data[6] => altsyncram_c6k1:altsyncram1.data_a[6]
data[7] => altsyncram_c6k1:altsyncram1.data_a[7]
data[8] => altsyncram_c6k1:altsyncram1.data_a[8]
data[9] => altsyncram_c6k1:altsyncram1.data_a[9]
data[10] => altsyncram_c6k1:altsyncram1.data_a[10]
data[11] => altsyncram_c6k1:altsyncram1.data_a[11]
data[12] => altsyncram_c6k1:altsyncram1.data_a[12]
data[13] => altsyncram_c6k1:altsyncram1.data_a[13]
data[14] => altsyncram_c6k1:altsyncram1.data_a[14]
data[15] => altsyncram_c6k1:altsyncram1.data_a[15]
data[16] => altsyncram_c6k1:altsyncram1.data_a[16]
data[17] => altsyncram_c6k1:altsyncram1.data_a[17]
data[18] => altsyncram_c6k1:altsyncram1.data_a[18]
data[19] => altsyncram_c6k1:altsyncram1.data_a[19]
data[20] => altsyncram_c6k1:altsyncram1.data_a[20]
data[21] => altsyncram_c6k1:altsyncram1.data_a[21]
data[22] => altsyncram_c6k1:altsyncram1.data_a[22]
data[23] => altsyncram_c6k1:altsyncram1.data_a[23]
data[24] => altsyncram_c6k1:altsyncram1.data_a[24]
data[25] => altsyncram_c6k1:altsyncram1.data_a[25]
data[26] => altsyncram_c6k1:altsyncram1.data_a[26]
data[27] => altsyncram_c6k1:altsyncram1.data_a[27]
data[28] => altsyncram_c6k1:altsyncram1.data_a[28]
data[29] => altsyncram_c6k1:altsyncram1.data_a[29]
data[30] => altsyncram_c6k1:altsyncram1.data_a[30]
data[31] => altsyncram_c6k1:altsyncram1.data_a[31]
inclock => altsyncram_c6k1:altsyncram1.clock0
outclock => altsyncram_c6k1:altsyncram1.clock1
outclocken => altsyncram_c6k1:altsyncram1.clocken1
q[0] <= altsyncram_c6k1:altsyncram1.q_b[0]
q[1] <= altsyncram_c6k1:altsyncram1.q_b[1]
q[2] <= altsyncram_c6k1:altsyncram1.q_b[2]
q[3] <= altsyncram_c6k1:altsyncram1.q_b[3]
q[4] <= altsyncram_c6k1:altsyncram1.q_b[4]
q[5] <= altsyncram_c6k1:altsyncram1.q_b[5]
q[6] <= altsyncram_c6k1:altsyncram1.q_b[6]
q[7] <= altsyncram_c6k1:altsyncram1.q_b[7]
q[8] <= altsyncram_c6k1:altsyncram1.q_b[8]
q[9] <= altsyncram_c6k1:altsyncram1.q_b[9]
q[10] <= altsyncram_c6k1:altsyncram1.q_b[10]
q[11] <= altsyncram_c6k1:altsyncram1.q_b[11]
q[12] <= altsyncram_c6k1:altsyncram1.q_b[12]
q[13] <= altsyncram_c6k1:altsyncram1.q_b[13]
q[14] <= altsyncram_c6k1:altsyncram1.q_b[14]
q[15] <= altsyncram_c6k1:altsyncram1.q_b[15]
q[16] <= altsyncram_c6k1:altsyncram1.q_b[16]
q[17] <= altsyncram_c6k1:altsyncram1.q_b[17]
q[18] <= altsyncram_c6k1:altsyncram1.q_b[18]
q[19] <= altsyncram_c6k1:altsyncram1.q_b[19]
q[20] <= altsyncram_c6k1:altsyncram1.q_b[20]
q[21] <= altsyncram_c6k1:altsyncram1.q_b[21]
q[22] <= altsyncram_c6k1:altsyncram1.q_b[22]
q[23] <= altsyncram_c6k1:altsyncram1.q_b[23]
q[24] <= altsyncram_c6k1:altsyncram1.q_b[24]
q[25] <= altsyncram_c6k1:altsyncram1.q_b[25]
q[26] <= altsyncram_c6k1:altsyncram1.q_b[26]
q[27] <= altsyncram_c6k1:altsyncram1.q_b[27]
q[28] <= altsyncram_c6k1:altsyncram1.q_b[28]
q[29] <= altsyncram_c6k1:altsyncram1.q_b[29]
q[30] <= altsyncram_c6k1:altsyncram1.q_b[30]
q[31] <= altsyncram_c6k1:altsyncram1.q_b[31]
rdaddress[0] => altsyncram_c6k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_c6k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_c6k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_c6k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_c6k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_c6k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_c6k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_c6k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_c6k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_c6k1:altsyncram1.address_b[9]
wraddress[0] => altsyncram_c6k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_c6k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_c6k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_c6k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_c6k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_c6k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_c6k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_c6k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_c6k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_c6k1:altsyncram1.address_a[9]
wren => altsyncram_c6k1:altsyncram1.wren_a


|PCI|scfifo:UUT_DmaDesc_FIFO|scfifo_h5m:auto_generated|a_dpfifo_ujt:dpfifo|dpram_rms:FIFOram|altsyncram_c6k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[0] => ram_block2a30.PORTAADDR
address_a[0] => ram_block2a31.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[1] => ram_block2a30.PORTAADDR1
address_a[1] => ram_block2a31.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[2] => ram_block2a30.PORTAADDR2
address_a[2] => ram_block2a31.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[3] => ram_block2a30.PORTAADDR3
address_a[3] => ram_block2a31.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[4] => ram_block2a30.PORTAADDR4
address_a[4] => ram_block2a31.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[5] => ram_block2a30.PORTAADDR5
address_a[5] => ram_block2a31.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[6] => ram_block2a16.PORTAADDR6
address_a[6] => ram_block2a17.PORTAADDR6
address_a[6] => ram_block2a18.PORTAADDR6
address_a[6] => ram_block2a19.PORTAADDR6
address_a[6] => ram_block2a20.PORTAADDR6
address_a[6] => ram_block2a21.PORTAADDR6
address_a[6] => ram_block2a22.PORTAADDR6
address_a[6] => ram_block2a23.PORTAADDR6
address_a[6] => ram_block2a24.PORTAADDR6
address_a[6] => ram_block2a25.PORTAADDR6
address_a[6] => ram_block2a26.PORTAADDR6
address_a[6] => ram_block2a27.PORTAADDR6
address_a[6] => ram_block2a28.PORTAADDR6
address_a[6] => ram_block2a29.PORTAADDR6
address_a[6] => ram_block2a30.PORTAADDR6
address_a[6] => ram_block2a31.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[7] => ram_block2a16.PORTAADDR7
address_a[7] => ram_block2a17.PORTAADDR7
address_a[7] => ram_block2a18.PORTAADDR7
address_a[7] => ram_block2a19.PORTAADDR7
address_a[7] => ram_block2a20.PORTAADDR7
address_a[7] => ram_block2a21.PORTAADDR7
address_a[7] => ram_block2a22.PORTAADDR7
address_a[7] => ram_block2a23.PORTAADDR7
address_a[7] => ram_block2a24.PORTAADDR7
address_a[7] => ram_block2a25.PORTAADDR7
address_a[7] => ram_block2a26.PORTAADDR7
address_a[7] => ram_block2a27.PORTAADDR7
address_a[7] => ram_block2a28.PORTAADDR7
address_a[7] => ram_block2a29.PORTAADDR7
address_a[7] => ram_block2a30.PORTAADDR7
address_a[7] => ram_block2a31.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[8] => ram_block2a16.PORTAADDR8
address_a[8] => ram_block2a17.PORTAADDR8
address_a[8] => ram_block2a18.PORTAADDR8
address_a[8] => ram_block2a19.PORTAADDR8
address_a[8] => ram_block2a20.PORTAADDR8
address_a[8] => ram_block2a21.PORTAADDR8
address_a[8] => ram_block2a22.PORTAADDR8
address_a[8] => ram_block2a23.PORTAADDR8
address_a[8] => ram_block2a24.PORTAADDR8
address_a[8] => ram_block2a25.PORTAADDR8
address_a[8] => ram_block2a26.PORTAADDR8
address_a[8] => ram_block2a27.PORTAADDR8
address_a[8] => ram_block2a28.PORTAADDR8
address_a[8] => ram_block2a29.PORTAADDR8
address_a[8] => ram_block2a30.PORTAADDR8
address_a[8] => ram_block2a31.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_a[9] => ram_block2a8.PORTAADDR9
address_a[9] => ram_block2a9.PORTAADDR9
address_a[9] => ram_block2a10.PORTAADDR9
address_a[9] => ram_block2a11.PORTAADDR9
address_a[9] => ram_block2a12.PORTAADDR9
address_a[9] => ram_block2a13.PORTAADDR9
address_a[9] => ram_block2a14.PORTAADDR9
address_a[9] => ram_block2a15.PORTAADDR9
address_a[9] => ram_block2a16.PORTAADDR9
address_a[9] => ram_block2a17.PORTAADDR9
address_a[9] => ram_block2a18.PORTAADDR9
address_a[9] => ram_block2a19.PORTAADDR9
address_a[9] => ram_block2a20.PORTAADDR9
address_a[9] => ram_block2a21.PORTAADDR9
address_a[9] => ram_block2a22.PORTAADDR9
address_a[9] => ram_block2a23.PORTAADDR9
address_a[9] => ram_block2a24.PORTAADDR9
address_a[9] => ram_block2a25.PORTAADDR9
address_a[9] => ram_block2a26.PORTAADDR9
address_a[9] => ram_block2a27.PORTAADDR9
address_a[9] => ram_block2a28.PORTAADDR9
address_a[9] => ram_block2a29.PORTAADDR9
address_a[9] => ram_block2a30.PORTAADDR9
address_a[9] => ram_block2a31.PORTAADDR9
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[0] => ram_block2a24.PORTBADDR
address_b[0] => ram_block2a25.PORTBADDR
address_b[0] => ram_block2a26.PORTBADDR
address_b[0] => ram_block2a27.PORTBADDR
address_b[0] => ram_block2a28.PORTBADDR
address_b[0] => ram_block2a29.PORTBADDR
address_b[0] => ram_block2a30.PORTBADDR
address_b[0] => ram_block2a31.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[1] => ram_block2a24.PORTBADDR1
address_b[1] => ram_block2a25.PORTBADDR1
address_b[1] => ram_block2a26.PORTBADDR1
address_b[1] => ram_block2a27.PORTBADDR1
address_b[1] => ram_block2a28.PORTBADDR1
address_b[1] => ram_block2a29.PORTBADDR1
address_b[1] => ram_block2a30.PORTBADDR1
address_b[1] => ram_block2a31.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[2] => ram_block2a24.PORTBADDR2
address_b[2] => ram_block2a25.PORTBADDR2
address_b[2] => ram_block2a26.PORTBADDR2
address_b[2] => ram_block2a27.PORTBADDR2
address_b[2] => ram_block2a28.PORTBADDR2
address_b[2] => ram_block2a29.PORTBADDR2
address_b[2] => ram_block2a30.PORTBADDR2
address_b[2] => ram_block2a31.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[3] => ram_block2a24.PORTBADDR3
address_b[3] => ram_block2a25.PORTBADDR3
address_b[3] => ram_block2a26.PORTBADDR3
address_b[3] => ram_block2a27.PORTBADDR3
address_b[3] => ram_block2a28.PORTBADDR3
address_b[3] => ram_block2a29.PORTBADDR3
address_b[3] => ram_block2a30.PORTBADDR3
address_b[3] => ram_block2a31.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[4] => ram_block2a24.PORTBADDR4
address_b[4] => ram_block2a25.PORTBADDR4
address_b[4] => ram_block2a26.PORTBADDR4
address_b[4] => ram_block2a27.PORTBADDR4
address_b[4] => ram_block2a28.PORTBADDR4
address_b[4] => ram_block2a29.PORTBADDR4
address_b[4] => ram_block2a30.PORTBADDR4
address_b[4] => ram_block2a31.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[5] => ram_block2a24.PORTBADDR5
address_b[5] => ram_block2a25.PORTBADDR5
address_b[5] => ram_block2a26.PORTBADDR5
address_b[5] => ram_block2a27.PORTBADDR5
address_b[5] => ram_block2a28.PORTBADDR5
address_b[5] => ram_block2a29.PORTBADDR5
address_b[5] => ram_block2a30.PORTBADDR5
address_b[5] => ram_block2a31.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[6] => ram_block2a16.PORTBADDR6
address_b[6] => ram_block2a17.PORTBADDR6
address_b[6] => ram_block2a18.PORTBADDR6
address_b[6] => ram_block2a19.PORTBADDR6
address_b[6] => ram_block2a20.PORTBADDR6
address_b[6] => ram_block2a21.PORTBADDR6
address_b[6] => ram_block2a22.PORTBADDR6
address_b[6] => ram_block2a23.PORTBADDR6
address_b[6] => ram_block2a24.PORTBADDR6
address_b[6] => ram_block2a25.PORTBADDR6
address_b[6] => ram_block2a26.PORTBADDR6
address_b[6] => ram_block2a27.PORTBADDR6
address_b[6] => ram_block2a28.PORTBADDR6
address_b[6] => ram_block2a29.PORTBADDR6
address_b[6] => ram_block2a30.PORTBADDR6
address_b[6] => ram_block2a31.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[7] => ram_block2a16.PORTBADDR7
address_b[7] => ram_block2a17.PORTBADDR7
address_b[7] => ram_block2a18.PORTBADDR7
address_b[7] => ram_block2a19.PORTBADDR7
address_b[7] => ram_block2a20.PORTBADDR7
address_b[7] => ram_block2a21.PORTBADDR7
address_b[7] => ram_block2a22.PORTBADDR7
address_b[7] => ram_block2a23.PORTBADDR7
address_b[7] => ram_block2a24.PORTBADDR7
address_b[7] => ram_block2a25.PORTBADDR7
address_b[7] => ram_block2a26.PORTBADDR7
address_b[7] => ram_block2a27.PORTBADDR7
address_b[7] => ram_block2a28.PORTBADDR7
address_b[7] => ram_block2a29.PORTBADDR7
address_b[7] => ram_block2a30.PORTBADDR7
address_b[7] => ram_block2a31.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
address_b[8] => ram_block2a16.PORTBADDR8
address_b[8] => ram_block2a17.PORTBADDR8
address_b[8] => ram_block2a18.PORTBADDR8
address_b[8] => ram_block2a19.PORTBADDR8
address_b[8] => ram_block2a20.PORTBADDR8
address_b[8] => ram_block2a21.PORTBADDR8
address_b[8] => ram_block2a22.PORTBADDR8
address_b[8] => ram_block2a23.PORTBADDR8
address_b[8] => ram_block2a24.PORTBADDR8
address_b[8] => ram_block2a25.PORTBADDR8
address_b[8] => ram_block2a26.PORTBADDR8
address_b[8] => ram_block2a27.PORTBADDR8
address_b[8] => ram_block2a28.PORTBADDR8
address_b[8] => ram_block2a29.PORTBADDR8
address_b[8] => ram_block2a30.PORTBADDR8
address_b[8] => ram_block2a31.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[9] => ram_block2a8.PORTBADDR9
address_b[9] => ram_block2a9.PORTBADDR9
address_b[9] => ram_block2a10.PORTBADDR9
address_b[9] => ram_block2a11.PORTBADDR9
address_b[9] => ram_block2a12.PORTBADDR9
address_b[9] => ram_block2a13.PORTBADDR9
address_b[9] => ram_block2a14.PORTBADDR9
address_b[9] => ram_block2a15.PORTBADDR9
address_b[9] => ram_block2a16.PORTBADDR9
address_b[9] => ram_block2a17.PORTBADDR9
address_b[9] => ram_block2a18.PORTBADDR9
address_b[9] => ram_block2a19.PORTBADDR9
address_b[9] => ram_block2a20.PORTBADDR9
address_b[9] => ram_block2a21.PORTBADDR9
address_b[9] => ram_block2a22.PORTBADDR9
address_b[9] => ram_block2a23.PORTBADDR9
address_b[9] => ram_block2a24.PORTBADDR9
address_b[9] => ram_block2a25.PORTBADDR9
address_b[9] => ram_block2a26.PORTBADDR9
address_b[9] => ram_block2a27.PORTBADDR9
address_b[9] => ram_block2a28.PORTBADDR9
address_b[9] => ram_block2a29.PORTBADDR9
address_b[9] => ram_block2a30.PORTBADDR9
address_b[9] => ram_block2a31.PORTBADDR9
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clock0 => ram_block2a30.CLK0
clock0 => ram_block2a31.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => ram_block2a24.CLK1
clock1 => ram_block2a25.CLK1
clock1 => ram_block2a26.CLK1
clock1 => ram_block2a27.CLK1
clock1 => ram_block2a28.CLK1
clock1 => ram_block2a29.CLK1
clock1 => ram_block2a30.CLK1
clock1 => ram_block2a31.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
clocken1 => ram_block2a16.ENA1
clocken1 => ram_block2a17.ENA1
clocken1 => ram_block2a18.ENA1
clocken1 => ram_block2a19.ENA1
clocken1 => ram_block2a20.ENA1
clocken1 => ram_block2a21.ENA1
clocken1 => ram_block2a22.ENA1
clocken1 => ram_block2a23.ENA1
clocken1 => ram_block2a24.ENA1
clocken1 => ram_block2a25.ENA1
clocken1 => ram_block2a26.ENA1
clocken1 => ram_block2a27.ENA1
clocken1 => ram_block2a28.ENA1
clocken1 => ram_block2a29.ENA1
clocken1 => ram_block2a30.ENA1
clocken1 => ram_block2a31.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_a[16] => ram_block2a16.PORTADATAIN
data_a[17] => ram_block2a17.PORTADATAIN
data_a[18] => ram_block2a18.PORTADATAIN
data_a[19] => ram_block2a19.PORTADATAIN
data_a[20] => ram_block2a20.PORTADATAIN
data_a[21] => ram_block2a21.PORTADATAIN
data_a[22] => ram_block2a22.PORTADATAIN
data_a[23] => ram_block2a23.PORTADATAIN
data_a[24] => ram_block2a24.PORTADATAIN
data_a[25] => ram_block2a25.PORTADATAIN
data_a[26] => ram_block2a26.PORTADATAIN
data_a[27] => ram_block2a27.PORTADATAIN
data_a[28] => ram_block2a28.PORTADATAIN
data_a[29] => ram_block2a29.PORTADATAIN
data_a[30] => ram_block2a30.PORTADATAIN
data_a[31] => ram_block2a31.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
q_b[16] <= ram_block2a16.PORTBDATAOUT
q_b[17] <= ram_block2a17.PORTBDATAOUT
q_b[18] <= ram_block2a18.PORTBDATAOUT
q_b[19] <= ram_block2a19.PORTBDATAOUT
q_b[20] <= ram_block2a20.PORTBDATAOUT
q_b[21] <= ram_block2a21.PORTBDATAOUT
q_b[22] <= ram_block2a22.PORTBDATAOUT
q_b[23] <= ram_block2a23.PORTBDATAOUT
q_b[24] <= ram_block2a24.PORTBDATAOUT
q_b[25] <= ram_block2a25.PORTBDATAOUT
q_b[26] <= ram_block2a26.PORTBDATAOUT
q_b[27] <= ram_block2a27.PORTBDATAOUT
q_b[28] <= ram_block2a28.PORTBDATAOUT
q_b[29] <= ram_block2a29.PORTBDATAOUT
q_b[30] <= ram_block2a30.PORTBDATAOUT
q_b[31] <= ram_block2a31.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a8.ENA0
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a9.ENA0
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a10.ENA0
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a11.ENA0
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a12.ENA0
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a13.ENA0
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a14.ENA0
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a15.ENA0
wren_a => ram_block2a16.PORTAWE
wren_a => ram_block2a16.ENA0
wren_a => ram_block2a17.PORTAWE
wren_a => ram_block2a17.ENA0
wren_a => ram_block2a18.PORTAWE
wren_a => ram_block2a18.ENA0
wren_a => ram_block2a19.PORTAWE
wren_a => ram_block2a19.ENA0
wren_a => ram_block2a20.PORTAWE
wren_a => ram_block2a20.ENA0
wren_a => ram_block2a21.PORTAWE
wren_a => ram_block2a21.ENA0
wren_a => ram_block2a22.PORTAWE
wren_a => ram_block2a22.ENA0
wren_a => ram_block2a23.PORTAWE
wren_a => ram_block2a23.ENA0
wren_a => ram_block2a24.PORTAWE
wren_a => ram_block2a24.ENA0
wren_a => ram_block2a25.PORTAWE
wren_a => ram_block2a25.ENA0
wren_a => ram_block2a26.PORTAWE
wren_a => ram_block2a26.ENA0
wren_a => ram_block2a27.PORTAWE
wren_a => ram_block2a27.ENA0
wren_a => ram_block2a28.PORTAWE
wren_a => ram_block2a28.ENA0
wren_a => ram_block2a29.PORTAWE
wren_a => ram_block2a29.ENA0
wren_a => ram_block2a30.PORTAWE
wren_a => ram_block2a30.ENA0
wren_a => ram_block2a31.PORTAWE
wren_a => ram_block2a31.ENA0


|PCI|scfifo:UUT_DmaDesc_FIFO|scfifo_h5m:auto_generated|a_dpfifo_ujt:dpfifo|cntr_cpb:rd_ptr_count
aclr => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|PCI|scfifo:UUT_DmaDesc_FIFO|scfifo_h5m:auto_generated|a_dpfifo_ujt:dpfifo|cntr_cpb:wr_ptr
aclr => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|PCI|SpiMaster:UUT_AD9642_SPI1
nRst => CounterReg[0].ACLR
nRst => CounterReg[1].ACLR
nRst => CounterReg[2].ACLR
nRst => CounterReg[3].ACLR
nRst => CounterReg[4].ACLR
nRst => CounterReg[5].ACLR
nRst => CounterReg[6].ACLR
nRst => CounterReg[7].ACLR
nRst => CounterReg[8].ACLR
nRst => CounterReg[9].ACLR
nRst => CounterReg[10].ACLR
nRst => CounterReg[11].ACLR
nRst => CounterReg[12].ACLR
nRst => CounterReg[13].ACLR
nRst => CounterReg[14].ACLR
nRst => CounterReg[15].ACLR
nRst => CounterReg[16].ACLR
nRst => CounterReg[17].ACLR
nRst => CounterReg[18].ACLR
nRst => CounterReg[19].ACLR
nRst => CounterReg[20].ACLR
nRst => CounterReg[21].ACLR
nRst => CounterReg[22].ACLR
nRst => CounterReg[23].ACLR
nRst => DataRecv_Reg[0].ACLR
nRst => DataRecv_Reg[1].ACLR
nRst => DataRecv_Reg[2].ACLR
nRst => DataRecv_Reg[3].ACLR
nRst => DataRecv_Reg[4].ACLR
nRst => DataRecv_Reg[5].ACLR
nRst => DataRecv_Reg[6].ACLR
nRst => DataRecv_Reg[7].ACLR
nRst => Curr_State[0].ACLR
nRst => Curr_State[1].ACLR
nRst => Curr_State[2].ACLR
nRst => SCK_Tmp.ACLR
nRst => TimeCounter[0].ACLR
nRst => TimeCounter[1].ACLR
nRst => TimeCounter[2].ACLR
nRst => TimeCounter[3].ACLR
nRst => TimeCounter[4].ACLR
nRst => TimeCounter[5].ACLR
nRst => TimeCounter[6].ACLR
nRst => TimeCounter[7].ACLR
nRst => Done.ACLR
nRst => SDIO~en.ACLR
nRst => nCS~reg0.ENA
Clk => SCK_Tmp_Reg[0].CLK
Clk => SCK_Tmp_Reg[1].CLK
Clk => nCS~reg0.CLK
Clk => Curr_State[0].CLK
Clk => Curr_State[1].CLK
Clk => Curr_State[2].CLK
Clk => SendData_Reg[0].CLK
Clk => SendData_Reg[1].CLK
Clk => SendData_Reg[2].CLK
Clk => SendData_Reg[3].CLK
Clk => SendData_Reg[4].CLK
Clk => SendData_Reg[5].CLK
Clk => SendData_Reg[6].CLK
Clk => SendData_Reg[7].CLK
Clk => SendData_Reg[8].CLK
Clk => SendData_Reg[9].CLK
Clk => SendData_Reg[10].CLK
Clk => SendData_Reg[11].CLK
Clk => SendData_Reg[12].CLK
Clk => SendData_Reg[13].CLK
Clk => SendData_Reg[14].CLK
Clk => SendData_Reg[15].CLK
Clk => SendData_Reg[16].CLK
Clk => SendData_Reg[17].CLK
Clk => SendData_Reg[18].CLK
Clk => SendData_Reg[19].CLK
Clk => SendData_Reg[20].CLK
Clk => SendData_Reg[21].CLK
Clk => SendData_Reg[22].CLK
Clk => SendData_Reg[23].CLK
Clk => CounterReg[0].CLK
Clk => CounterReg[1].CLK
Clk => CounterReg[2].CLK
Clk => CounterReg[3].CLK
Clk => CounterReg[4].CLK
Clk => CounterReg[5].CLK
Clk => CounterReg[6].CLK
Clk => CounterReg[7].CLK
Clk => CounterReg[8].CLK
Clk => CounterReg[9].CLK
Clk => CounterReg[10].CLK
Clk => CounterReg[11].CLK
Clk => CounterReg[12].CLK
Clk => CounterReg[13].CLK
Clk => CounterReg[14].CLK
Clk => CounterReg[15].CLK
Clk => CounterReg[16].CLK
Clk => CounterReg[17].CLK
Clk => CounterReg[18].CLK
Clk => CounterReg[19].CLK
Clk => CounterReg[20].CLK
Clk => CounterReg[21].CLK
Clk => CounterReg[22].CLK
Clk => CounterReg[23].CLK
Clk => DataRecv_Reg[0].CLK
Clk => DataRecv_Reg[1].CLK
Clk => DataRecv_Reg[2].CLK
Clk => DataRecv_Reg[3].CLK
Clk => DataRecv_Reg[4].CLK
Clk => DataRecv_Reg[5].CLK
Clk => DataRecv_Reg[6].CLK
Clk => DataRecv_Reg[7].CLK
Clk => SCK_Tmp.CLK
Clk => Start_Reg[0].CLK
Clk => Start_Reg[1].CLK
Clk => SDIO~reg0.CLK
Clk => SDIO~en.CLK
Clk => TimeCounter[0].CLK
Clk => TimeCounter[1].CLK
Clk => TimeCounter[2].CLK
Clk => TimeCounter[3].CLK
Clk => TimeCounter[4].CLK
Clk => TimeCounter[5].CLK
Clk => TimeCounter[6].CLK
Clk => TimeCounter[7].CLK
Clk => Done.CLK
En => process_2.IN1
FreqDiv[0] => Equal7.IN7
FreqDiv[1] => Equal3.IN6
FreqDiv[1] => Equal7.IN6
FreqDiv[2] => Equal3.IN5
FreqDiv[2] => Equal7.IN5
FreqDiv[3] => Equal3.IN4
FreqDiv[3] => Equal7.IN4
FreqDiv[4] => Equal3.IN3
FreqDiv[4] => Equal7.IN3
FreqDiv[5] => Equal3.IN2
FreqDiv[5] => Equal7.IN2
FreqDiv[6] => Equal3.IN1
FreqDiv[6] => Equal7.IN1
FreqDiv[7] => Equal3.IN0
FreqDiv[7] => Equal7.IN0
RW => SendData_Reg.DATAB
RW => process_7.IN1
RW => SDIO.IN1
ADDR[0] => SendData_Reg.DATAB
ADDR[1] => SendData_Reg.DATAB
ADDR[2] => SendData_Reg.DATAB
ADDR[3] => SendData_Reg.DATAB
ADDR[4] => SendData_Reg.DATAB
ADDR[5] => SendData_Reg.DATAB
ADDR[6] => SendData_Reg.DATAB
ADDR[7] => SendData_Reg.DATAB
ADDR[8] => SendData_Reg.DATAB
ADDR[9] => SendData_Reg.DATAB
ADDR[10] => SendData_Reg.DATAB
ADDR[11] => SendData_Reg.DATAB
ADDR[12] => SendData_Reg.DATAB
DataSend[0] => SendData_Reg.DATAB
DataSend[1] => SendData_Reg.DATAB
DataSend[2] => SendData_Reg.DATAB
DataSend[3] => SendData_Reg.DATAB
DataSend[4] => SendData_Reg.DATAB
DataSend[5] => SendData_Reg.DATAB
DataSend[6] => SendData_Reg.DATAB
DataSend[7] => SendData_Reg.DATAB
DataRecv[0] <= DataRecv_Reg[0].DB_MAX_OUTPUT_PORT_TYPE
DataRecv[1] <= DataRecv_Reg[1].DB_MAX_OUTPUT_PORT_TYPE
DataRecv[2] <= DataRecv_Reg[2].DB_MAX_OUTPUT_PORT_TYPE
DataRecv[3] <= DataRecv_Reg[3].DB_MAX_OUTPUT_PORT_TYPE
DataRecv[4] <= DataRecv_Reg[4].DB_MAX_OUTPUT_PORT_TYPE
DataRecv[5] <= DataRecv_Reg[5].DB_MAX_OUTPUT_PORT_TYPE
DataRecv[6] <= DataRecv_Reg[6].DB_MAX_OUTPUT_PORT_TYPE
DataRecv[7] <= DataRecv_Reg[7].DB_MAX_OUTPUT_PORT_TYPE
Start => Start_Reg[0].DATAIN
Busy <= comb.DB_MAX_OUTPUT_PORT_TYPE
nCS <= nCS~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDIO <> SDIO
SCK <= SCK_Tmp.DB_MAX_OUTPUT_PORT_TYPE


|PCI|SpiMaster:UUT_AD9642_SPI2
nRst => CounterReg[0].ACLR
nRst => CounterReg[1].ACLR
nRst => CounterReg[2].ACLR
nRst => CounterReg[3].ACLR
nRst => CounterReg[4].ACLR
nRst => CounterReg[5].ACLR
nRst => CounterReg[6].ACLR
nRst => CounterReg[7].ACLR
nRst => CounterReg[8].ACLR
nRst => CounterReg[9].ACLR
nRst => CounterReg[10].ACLR
nRst => CounterReg[11].ACLR
nRst => CounterReg[12].ACLR
nRst => CounterReg[13].ACLR
nRst => CounterReg[14].ACLR
nRst => CounterReg[15].ACLR
nRst => CounterReg[16].ACLR
nRst => CounterReg[17].ACLR
nRst => CounterReg[18].ACLR
nRst => CounterReg[19].ACLR
nRst => CounterReg[20].ACLR
nRst => CounterReg[21].ACLR
nRst => CounterReg[22].ACLR
nRst => CounterReg[23].ACLR
nRst => DataRecv_Reg[0].ACLR
nRst => DataRecv_Reg[1].ACLR
nRst => DataRecv_Reg[2].ACLR
nRst => DataRecv_Reg[3].ACLR
nRst => DataRecv_Reg[4].ACLR
nRst => DataRecv_Reg[5].ACLR
nRst => DataRecv_Reg[6].ACLR
nRst => DataRecv_Reg[7].ACLR
nRst => Curr_State[0].ACLR
nRst => Curr_State[1].ACLR
nRst => Curr_State[2].ACLR
nRst => SCK_Tmp.ACLR
nRst => TimeCounter[0].ACLR
nRst => TimeCounter[1].ACLR
nRst => TimeCounter[2].ACLR
nRst => TimeCounter[3].ACLR
nRst => TimeCounter[4].ACLR
nRst => TimeCounter[5].ACLR
nRst => TimeCounter[6].ACLR
nRst => TimeCounter[7].ACLR
nRst => Done.ACLR
nRst => SDIO~en.ACLR
nRst => nCS~reg0.ENA
Clk => SCK_Tmp_Reg[0].CLK
Clk => SCK_Tmp_Reg[1].CLK
Clk => nCS~reg0.CLK
Clk => Curr_State[0].CLK
Clk => Curr_State[1].CLK
Clk => Curr_State[2].CLK
Clk => SendData_Reg[0].CLK
Clk => SendData_Reg[1].CLK
Clk => SendData_Reg[2].CLK
Clk => SendData_Reg[3].CLK
Clk => SendData_Reg[4].CLK
Clk => SendData_Reg[5].CLK
Clk => SendData_Reg[6].CLK
Clk => SendData_Reg[7].CLK
Clk => SendData_Reg[8].CLK
Clk => SendData_Reg[9].CLK
Clk => SendData_Reg[10].CLK
Clk => SendData_Reg[11].CLK
Clk => SendData_Reg[12].CLK
Clk => SendData_Reg[13].CLK
Clk => SendData_Reg[14].CLK
Clk => SendData_Reg[15].CLK
Clk => SendData_Reg[16].CLK
Clk => SendData_Reg[17].CLK
Clk => SendData_Reg[18].CLK
Clk => SendData_Reg[19].CLK
Clk => SendData_Reg[20].CLK
Clk => SendData_Reg[21].CLK
Clk => SendData_Reg[22].CLK
Clk => SendData_Reg[23].CLK
Clk => CounterReg[0].CLK
Clk => CounterReg[1].CLK
Clk => CounterReg[2].CLK
Clk => CounterReg[3].CLK
Clk => CounterReg[4].CLK
Clk => CounterReg[5].CLK
Clk => CounterReg[6].CLK
Clk => CounterReg[7].CLK
Clk => CounterReg[8].CLK
Clk => CounterReg[9].CLK
Clk => CounterReg[10].CLK
Clk => CounterReg[11].CLK
Clk => CounterReg[12].CLK
Clk => CounterReg[13].CLK
Clk => CounterReg[14].CLK
Clk => CounterReg[15].CLK
Clk => CounterReg[16].CLK
Clk => CounterReg[17].CLK
Clk => CounterReg[18].CLK
Clk => CounterReg[19].CLK
Clk => CounterReg[20].CLK
Clk => CounterReg[21].CLK
Clk => CounterReg[22].CLK
Clk => CounterReg[23].CLK
Clk => DataRecv_Reg[0].CLK
Clk => DataRecv_Reg[1].CLK
Clk => DataRecv_Reg[2].CLK
Clk => DataRecv_Reg[3].CLK
Clk => DataRecv_Reg[4].CLK
Clk => DataRecv_Reg[5].CLK
Clk => DataRecv_Reg[6].CLK
Clk => DataRecv_Reg[7].CLK
Clk => SCK_Tmp.CLK
Clk => Start_Reg[0].CLK
Clk => Start_Reg[1].CLK
Clk => SDIO~reg0.CLK
Clk => SDIO~en.CLK
Clk => TimeCounter[0].CLK
Clk => TimeCounter[1].CLK
Clk => TimeCounter[2].CLK
Clk => TimeCounter[3].CLK
Clk => TimeCounter[4].CLK
Clk => TimeCounter[5].CLK
Clk => TimeCounter[6].CLK
Clk => TimeCounter[7].CLK
Clk => Done.CLK
En => process_2.IN1
FreqDiv[0] => Equal7.IN7
FreqDiv[1] => Equal3.IN6
FreqDiv[1] => Equal7.IN6
FreqDiv[2] => Equal3.IN5
FreqDiv[2] => Equal7.IN5
FreqDiv[3] => Equal3.IN4
FreqDiv[3] => Equal7.IN4
FreqDiv[4] => Equal3.IN3
FreqDiv[4] => Equal7.IN3
FreqDiv[5] => Equal3.IN2
FreqDiv[5] => Equal7.IN2
FreqDiv[6] => Equal3.IN1
FreqDiv[6] => Equal7.IN1
FreqDiv[7] => Equal3.IN0
FreqDiv[7] => Equal7.IN0
RW => SendData_Reg.DATAB
RW => process_7.IN1
RW => SDIO.IN1
ADDR[0] => SendData_Reg.DATAB
ADDR[1] => SendData_Reg.DATAB
ADDR[2] => SendData_Reg.DATAB
ADDR[3] => SendData_Reg.DATAB
ADDR[4] => SendData_Reg.DATAB
ADDR[5] => SendData_Reg.DATAB
ADDR[6] => SendData_Reg.DATAB
ADDR[7] => SendData_Reg.DATAB
ADDR[8] => SendData_Reg.DATAB
ADDR[9] => SendData_Reg.DATAB
ADDR[10] => SendData_Reg.DATAB
ADDR[11] => SendData_Reg.DATAB
ADDR[12] => SendData_Reg.DATAB
DataSend[0] => SendData_Reg.DATAB
DataSend[1] => SendData_Reg.DATAB
DataSend[2] => SendData_Reg.DATAB
DataSend[3] => SendData_Reg.DATAB
DataSend[4] => SendData_Reg.DATAB
DataSend[5] => SendData_Reg.DATAB
DataSend[6] => SendData_Reg.DATAB
DataSend[7] => SendData_Reg.DATAB
DataRecv[0] <= DataRecv_Reg[0].DB_MAX_OUTPUT_PORT_TYPE
DataRecv[1] <= DataRecv_Reg[1].DB_MAX_OUTPUT_PORT_TYPE
DataRecv[2] <= DataRecv_Reg[2].DB_MAX_OUTPUT_PORT_TYPE
DataRecv[3] <= DataRecv_Reg[3].DB_MAX_OUTPUT_PORT_TYPE
DataRecv[4] <= DataRecv_Reg[4].DB_MAX_OUTPUT_PORT_TYPE
DataRecv[5] <= DataRecv_Reg[5].DB_MAX_OUTPUT_PORT_TYPE
DataRecv[6] <= DataRecv_Reg[6].DB_MAX_OUTPUT_PORT_TYPE
DataRecv[7] <= DataRecv_Reg[7].DB_MAX_OUTPUT_PORT_TYPE
Start => Start_Reg[0].DATAIN
Busy <= comb.DB_MAX_OUTPUT_PORT_TYPE
nCS <= nCS~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDIO <> SDIO
SCK <= SCK_Tmp.DB_MAX_OUTPUT_PORT_TYPE


|PCI|scfifo:UUT_DmaRd_FIFO1
data[0] => scfifo_bjl:auto_generated.data[0]
data[1] => scfifo_bjl:auto_generated.data[1]
data[2] => scfifo_bjl:auto_generated.data[2]
data[3] => scfifo_bjl:auto_generated.data[3]
data[4] => scfifo_bjl:auto_generated.data[4]
data[5] => scfifo_bjl:auto_generated.data[5]
data[6] => scfifo_bjl:auto_generated.data[6]
data[7] => scfifo_bjl:auto_generated.data[7]
data[8] => scfifo_bjl:auto_generated.data[8]
data[9] => scfifo_bjl:auto_generated.data[9]
data[10] => scfifo_bjl:auto_generated.data[10]
data[11] => scfifo_bjl:auto_generated.data[11]
data[12] => scfifo_bjl:auto_generated.data[12]
data[13] => scfifo_bjl:auto_generated.data[13]
q[0] <= scfifo_bjl:auto_generated.q[0]
q[1] <= scfifo_bjl:auto_generated.q[1]
q[2] <= scfifo_bjl:auto_generated.q[2]
q[3] <= scfifo_bjl:auto_generated.q[3]
q[4] <= scfifo_bjl:auto_generated.q[4]
q[5] <= scfifo_bjl:auto_generated.q[5]
q[6] <= scfifo_bjl:auto_generated.q[6]
q[7] <= scfifo_bjl:auto_generated.q[7]
q[8] <= scfifo_bjl:auto_generated.q[8]
q[9] <= scfifo_bjl:auto_generated.q[9]
q[10] <= scfifo_bjl:auto_generated.q[10]
q[11] <= scfifo_bjl:auto_generated.q[11]
q[12] <= scfifo_bjl:auto_generated.q[12]
q[13] <= scfifo_bjl:auto_generated.q[13]
wrreq => scfifo_bjl:auto_generated.wrreq
rdreq => scfifo_bjl:auto_generated.rdreq
clock => scfifo_bjl:auto_generated.clock
aclr => scfifo_bjl:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_bjl:auto_generated.usedw[0]
usedw[1] <= scfifo_bjl:auto_generated.usedw[1]
usedw[2] <= scfifo_bjl:auto_generated.usedw[2]
usedw[3] <= scfifo_bjl:auto_generated.usedw[3]
usedw[4] <= scfifo_bjl:auto_generated.usedw[4]
usedw[5] <= scfifo_bjl:auto_generated.usedw[5]
usedw[6] <= scfifo_bjl:auto_generated.usedw[6]
usedw[7] <= scfifo_bjl:auto_generated.usedw[7]
usedw[8] <= scfifo_bjl:auto_generated.usedw[8]
usedw[9] <= scfifo_bjl:auto_generated.usedw[9]
usedw[10] <= scfifo_bjl:auto_generated.usedw[10]


|PCI|scfifo:UUT_DmaRd_FIFO1|scfifo_bjl:auto_generated
aclr => a_dpfifo_o1t:dpfifo.aclr
clock => a_dpfifo_o1t:dpfifo.clock
data[0] => a_dpfifo_o1t:dpfifo.data[0]
data[1] => a_dpfifo_o1t:dpfifo.data[1]
data[2] => a_dpfifo_o1t:dpfifo.data[2]
data[3] => a_dpfifo_o1t:dpfifo.data[3]
data[4] => a_dpfifo_o1t:dpfifo.data[4]
data[5] => a_dpfifo_o1t:dpfifo.data[5]
data[6] => a_dpfifo_o1t:dpfifo.data[6]
data[7] => a_dpfifo_o1t:dpfifo.data[7]
data[8] => a_dpfifo_o1t:dpfifo.data[8]
data[9] => a_dpfifo_o1t:dpfifo.data[9]
data[10] => a_dpfifo_o1t:dpfifo.data[10]
data[11] => a_dpfifo_o1t:dpfifo.data[11]
data[12] => a_dpfifo_o1t:dpfifo.data[12]
data[13] => a_dpfifo_o1t:dpfifo.data[13]
q[0] <= a_dpfifo_o1t:dpfifo.q[0]
q[1] <= a_dpfifo_o1t:dpfifo.q[1]
q[2] <= a_dpfifo_o1t:dpfifo.q[2]
q[3] <= a_dpfifo_o1t:dpfifo.q[3]
q[4] <= a_dpfifo_o1t:dpfifo.q[4]
q[5] <= a_dpfifo_o1t:dpfifo.q[5]
q[6] <= a_dpfifo_o1t:dpfifo.q[6]
q[7] <= a_dpfifo_o1t:dpfifo.q[7]
q[8] <= a_dpfifo_o1t:dpfifo.q[8]
q[9] <= a_dpfifo_o1t:dpfifo.q[9]
q[10] <= a_dpfifo_o1t:dpfifo.q[10]
q[11] <= a_dpfifo_o1t:dpfifo.q[11]
q[12] <= a_dpfifo_o1t:dpfifo.q[12]
q[13] <= a_dpfifo_o1t:dpfifo.q[13]
rdreq => a_dpfifo_o1t:dpfifo.rreq
usedw[0] <= a_dpfifo_o1t:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_o1t:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_o1t:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_o1t:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_o1t:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_o1t:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_o1t:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_o1t:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_o1t:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_o1t:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_o1t:dpfifo.usedw[10]
wrreq => a_dpfifo_o1t:dpfifo.wreq


|PCI|scfifo:UUT_DmaRd_FIFO1|scfifo_bjl:auto_generated|a_dpfifo_o1t:dpfifo
aclr => a_fefifo_raf:fifo_state.aclr
aclr => cntr_dpb:rd_ptr_count.aclr
aclr => cntr_dpb:wr_ptr.aclr
clock => a_fefifo_raf:fifo_state.clock
clock => dpram_tms:FIFOram.inclock
clock => dpram_tms:FIFOram.outclock
clock => cntr_dpb:rd_ptr_count.clock
clock => cntr_dpb:wr_ptr.clock
data[0] => dpram_tms:FIFOram.data[0]
data[1] => dpram_tms:FIFOram.data[1]
data[2] => dpram_tms:FIFOram.data[2]
data[3] => dpram_tms:FIFOram.data[3]
data[4] => dpram_tms:FIFOram.data[4]
data[5] => dpram_tms:FIFOram.data[5]
data[6] => dpram_tms:FIFOram.data[6]
data[7] => dpram_tms:FIFOram.data[7]
data[8] => dpram_tms:FIFOram.data[8]
data[9] => dpram_tms:FIFOram.data[9]
data[10] => dpram_tms:FIFOram.data[10]
data[11] => dpram_tms:FIFOram.data[11]
data[12] => dpram_tms:FIFOram.data[12]
data[13] => dpram_tms:FIFOram.data[13]
q[0] <= dpram_tms:FIFOram.q[0]
q[1] <= dpram_tms:FIFOram.q[1]
q[2] <= dpram_tms:FIFOram.q[2]
q[3] <= dpram_tms:FIFOram.q[3]
q[4] <= dpram_tms:FIFOram.q[4]
q[5] <= dpram_tms:FIFOram.q[5]
q[6] <= dpram_tms:FIFOram.q[6]
q[7] <= dpram_tms:FIFOram.q[7]
q[8] <= dpram_tms:FIFOram.q[8]
q[9] <= dpram_tms:FIFOram.q[9]
q[10] <= dpram_tms:FIFOram.q[10]
q[11] <= dpram_tms:FIFOram.q[11]
q[12] <= dpram_tms:FIFOram.q[12]
q[13] <= dpram_tms:FIFOram.q[13]
rreq => a_fefifo_raf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_raf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_dpb:rd_ptr_count.sclr
sclr => cntr_dpb:wr_ptr.sclr
usedw[0] <= a_fefifo_raf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_raf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_raf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_raf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_raf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_raf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_raf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_raf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_raf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_raf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_raf:fifo_state.usedw_out[10]
wreq => a_fefifo_raf:fifo_state.wreq
wreq => valid_wreq.IN0


|PCI|scfifo:UUT_DmaRd_FIFO1|scfifo_bjl:auto_generated|a_dpfifo_o1t:dpfifo|a_fefifo_raf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_pp7:count_usedw.aclr
clock => cntr_pp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_pp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|PCI|scfifo:UUT_DmaRd_FIFO1|scfifo_bjl:auto_generated|a_dpfifo_o1t:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB


|PCI|scfifo:UUT_DmaRd_FIFO1|scfifo_bjl:auto_generated|a_dpfifo_o1t:dpfifo|dpram_tms:FIFOram
data[0] => altsyncram_a6k1:altsyncram1.data_a[0]
data[1] => altsyncram_a6k1:altsyncram1.data_a[1]
data[2] => altsyncram_a6k1:altsyncram1.data_a[2]
data[3] => altsyncram_a6k1:altsyncram1.data_a[3]
data[4] => altsyncram_a6k1:altsyncram1.data_a[4]
data[5] => altsyncram_a6k1:altsyncram1.data_a[5]
data[6] => altsyncram_a6k1:altsyncram1.data_a[6]
data[7] => altsyncram_a6k1:altsyncram1.data_a[7]
data[8] => altsyncram_a6k1:altsyncram1.data_a[8]
data[9] => altsyncram_a6k1:altsyncram1.data_a[9]
data[10] => altsyncram_a6k1:altsyncram1.data_a[10]
data[11] => altsyncram_a6k1:altsyncram1.data_a[11]
data[12] => altsyncram_a6k1:altsyncram1.data_a[12]
data[13] => altsyncram_a6k1:altsyncram1.data_a[13]
inclock => altsyncram_a6k1:altsyncram1.clock0
outclock => altsyncram_a6k1:altsyncram1.clock1
outclocken => altsyncram_a6k1:altsyncram1.clocken1
q[0] <= altsyncram_a6k1:altsyncram1.q_b[0]
q[1] <= altsyncram_a6k1:altsyncram1.q_b[1]
q[2] <= altsyncram_a6k1:altsyncram1.q_b[2]
q[3] <= altsyncram_a6k1:altsyncram1.q_b[3]
q[4] <= altsyncram_a6k1:altsyncram1.q_b[4]
q[5] <= altsyncram_a6k1:altsyncram1.q_b[5]
q[6] <= altsyncram_a6k1:altsyncram1.q_b[6]
q[7] <= altsyncram_a6k1:altsyncram1.q_b[7]
q[8] <= altsyncram_a6k1:altsyncram1.q_b[8]
q[9] <= altsyncram_a6k1:altsyncram1.q_b[9]
q[10] <= altsyncram_a6k1:altsyncram1.q_b[10]
q[11] <= altsyncram_a6k1:altsyncram1.q_b[11]
q[12] <= altsyncram_a6k1:altsyncram1.q_b[12]
q[13] <= altsyncram_a6k1:altsyncram1.q_b[13]
rdaddress[0] => altsyncram_a6k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_a6k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_a6k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_a6k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_a6k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_a6k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_a6k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_a6k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_a6k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_a6k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_a6k1:altsyncram1.address_b[10]
wraddress[0] => altsyncram_a6k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_a6k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_a6k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_a6k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_a6k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_a6k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_a6k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_a6k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_a6k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_a6k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_a6k1:altsyncram1.address_a[10]
wren => altsyncram_a6k1:altsyncram1.wren_a


|PCI|scfifo:UUT_DmaRd_FIFO1|scfifo_bjl:auto_generated|a_dpfifo_o1t:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_a[9] => ram_block2a8.PORTAADDR9
address_a[9] => ram_block2a9.PORTAADDR9
address_a[9] => ram_block2a10.PORTAADDR9
address_a[9] => ram_block2a11.PORTAADDR9
address_a[9] => ram_block2a12.PORTAADDR9
address_a[9] => ram_block2a13.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[10] => ram_block2a1.PORTAADDR10
address_a[10] => ram_block2a2.PORTAADDR10
address_a[10] => ram_block2a3.PORTAADDR10
address_a[10] => ram_block2a4.PORTAADDR10
address_a[10] => ram_block2a5.PORTAADDR10
address_a[10] => ram_block2a6.PORTAADDR10
address_a[10] => ram_block2a7.PORTAADDR10
address_a[10] => ram_block2a8.PORTAADDR10
address_a[10] => ram_block2a9.PORTAADDR10
address_a[10] => ram_block2a10.PORTAADDR10
address_a[10] => ram_block2a11.PORTAADDR10
address_a[10] => ram_block2a12.PORTAADDR10
address_a[10] => ram_block2a13.PORTAADDR10
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[9] => ram_block2a8.PORTBADDR9
address_b[9] => ram_block2a9.PORTBADDR9
address_b[9] => ram_block2a10.PORTBADDR9
address_b[9] => ram_block2a11.PORTBADDR9
address_b[9] => ram_block2a12.PORTBADDR9
address_b[9] => ram_block2a13.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[10] => ram_block2a1.PORTBADDR10
address_b[10] => ram_block2a2.PORTBADDR10
address_b[10] => ram_block2a3.PORTBADDR10
address_b[10] => ram_block2a4.PORTBADDR10
address_b[10] => ram_block2a5.PORTBADDR10
address_b[10] => ram_block2a6.PORTBADDR10
address_b[10] => ram_block2a7.PORTBADDR10
address_b[10] => ram_block2a8.PORTBADDR10
address_b[10] => ram_block2a9.PORTBADDR10
address_b[10] => ram_block2a10.PORTBADDR10
address_b[10] => ram_block2a11.PORTBADDR10
address_b[10] => ram_block2a12.PORTBADDR10
address_b[10] => ram_block2a13.PORTBADDR10
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a8.ENA0
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a9.ENA0
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a10.ENA0
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a11.ENA0
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a12.ENA0
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a13.ENA0


|PCI|scfifo:UUT_DmaRd_FIFO1|scfifo_bjl:auto_generated|a_dpfifo_o1t:dpfifo|cntr_dpb:rd_ptr_count
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|PCI|scfifo:UUT_DmaRd_FIFO1|scfifo_bjl:auto_generated|a_dpfifo_o1t:dpfifo|cntr_dpb:wr_ptr
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|PCI|scfifo:UUT_DmaRd_FIFO2
data[0] => scfifo_hsk:auto_generated.data[0]
data[1] => scfifo_hsk:auto_generated.data[1]
data[2] => scfifo_hsk:auto_generated.data[2]
data[3] => scfifo_hsk:auto_generated.data[3]
data[4] => scfifo_hsk:auto_generated.data[4]
data[5] => scfifo_hsk:auto_generated.data[5]
data[6] => scfifo_hsk:auto_generated.data[6]
data[7] => scfifo_hsk:auto_generated.data[7]
data[8] => scfifo_hsk:auto_generated.data[8]
data[9] => scfifo_hsk:auto_generated.data[9]
data[10] => scfifo_hsk:auto_generated.data[10]
data[11] => scfifo_hsk:auto_generated.data[11]
data[12] => scfifo_hsk:auto_generated.data[12]
data[13] => scfifo_hsk:auto_generated.data[13]
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
wrreq => scfifo_hsk:auto_generated.wrreq
rdreq => scfifo_hsk:auto_generated.rdreq
clock => scfifo_hsk:auto_generated.clock
aclr => scfifo_hsk:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>


|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated
aclr => a_dpfifo_ffs:dpfifo.aclr
clock => a_dpfifo_ffs:dpfifo.clock
data[0] => a_dpfifo_ffs:dpfifo.data[0]
data[1] => a_dpfifo_ffs:dpfifo.data[1]
data[2] => a_dpfifo_ffs:dpfifo.data[2]
data[3] => a_dpfifo_ffs:dpfifo.data[3]
data[4] => a_dpfifo_ffs:dpfifo.data[4]
data[5] => a_dpfifo_ffs:dpfifo.data[5]
data[6] => a_dpfifo_ffs:dpfifo.data[6]
data[7] => a_dpfifo_ffs:dpfifo.data[7]
data[8] => a_dpfifo_ffs:dpfifo.data[8]
data[9] => a_dpfifo_ffs:dpfifo.data[9]
data[10] => a_dpfifo_ffs:dpfifo.data[10]
data[11] => a_dpfifo_ffs:dpfifo.data[11]
data[12] => a_dpfifo_ffs:dpfifo.data[12]
data[13] => a_dpfifo_ffs:dpfifo.data[13]
q[0] <= a_dpfifo_ffs:dpfifo.q[0]
q[1] <= a_dpfifo_ffs:dpfifo.q[1]
q[2] <= a_dpfifo_ffs:dpfifo.q[2]
q[3] <= a_dpfifo_ffs:dpfifo.q[3]
q[4] <= a_dpfifo_ffs:dpfifo.q[4]
q[5] <= a_dpfifo_ffs:dpfifo.q[5]
q[6] <= a_dpfifo_ffs:dpfifo.q[6]
q[7] <= a_dpfifo_ffs:dpfifo.q[7]
q[8] <= a_dpfifo_ffs:dpfifo.q[8]
q[9] <= a_dpfifo_ffs:dpfifo.q[9]
q[10] <= a_dpfifo_ffs:dpfifo.q[10]
q[11] <= a_dpfifo_ffs:dpfifo.q[11]
q[12] <= a_dpfifo_ffs:dpfifo.q[12]
q[13] <= a_dpfifo_ffs:dpfifo.q[13]
rdreq => a_dpfifo_ffs:dpfifo.rreq
wrreq => a_dpfifo_ffs:dpfifo.wreq


|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo
aclr => a_fefifo_sae:fifo_state.aclr
aclr => cntr_dpb:rd_ptr_count.aclr
aclr => cntr_dpb:wr_ptr.aclr
clock => a_fefifo_sae:fifo_state.clock
clock => dpram_tms:FIFOram.inclock
clock => dpram_tms:FIFOram.outclock
clock => cntr_dpb:rd_ptr_count.clock
clock => cntr_dpb:wr_ptr.clock
data[0] => dpram_tms:FIFOram.data[0]
data[1] => dpram_tms:FIFOram.data[1]
data[2] => dpram_tms:FIFOram.data[2]
data[3] => dpram_tms:FIFOram.data[3]
data[4] => dpram_tms:FIFOram.data[4]
data[5] => dpram_tms:FIFOram.data[5]
data[6] => dpram_tms:FIFOram.data[6]
data[7] => dpram_tms:FIFOram.data[7]
data[8] => dpram_tms:FIFOram.data[8]
data[9] => dpram_tms:FIFOram.data[9]
data[10] => dpram_tms:FIFOram.data[10]
data[11] => dpram_tms:FIFOram.data[11]
data[12] => dpram_tms:FIFOram.data[12]
data[13] => dpram_tms:FIFOram.data[13]
q[0] <= dpram_tms:FIFOram.q[0]
q[1] <= dpram_tms:FIFOram.q[1]
q[2] <= dpram_tms:FIFOram.q[2]
q[3] <= dpram_tms:FIFOram.q[3]
q[4] <= dpram_tms:FIFOram.q[4]
q[5] <= dpram_tms:FIFOram.q[5]
q[6] <= dpram_tms:FIFOram.q[6]
q[7] <= dpram_tms:FIFOram.q[7]
q[8] <= dpram_tms:FIFOram.q[8]
q[9] <= dpram_tms:FIFOram.q[9]
q[10] <= dpram_tms:FIFOram.q[10]
q[11] <= dpram_tms:FIFOram.q[11]
q[12] <= dpram_tms:FIFOram.q[12]
q[13] <= dpram_tms:FIFOram.q[13]
rreq => a_fefifo_sae:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_sae:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_dpb:rd_ptr_count.sclr
sclr => cntr_dpb:wr_ptr.sclr
wreq => a_fefifo_sae:fifo_state.wreq
wreq => valid_wreq.IN0


|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|a_fefifo_sae:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_pp7:count_usedw.aclr
clock => cntr_pp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_pp7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB


|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram
data[0] => altsyncram_a6k1:altsyncram1.data_a[0]
data[1] => altsyncram_a6k1:altsyncram1.data_a[1]
data[2] => altsyncram_a6k1:altsyncram1.data_a[2]
data[3] => altsyncram_a6k1:altsyncram1.data_a[3]
data[4] => altsyncram_a6k1:altsyncram1.data_a[4]
data[5] => altsyncram_a6k1:altsyncram1.data_a[5]
data[6] => altsyncram_a6k1:altsyncram1.data_a[6]
data[7] => altsyncram_a6k1:altsyncram1.data_a[7]
data[8] => altsyncram_a6k1:altsyncram1.data_a[8]
data[9] => altsyncram_a6k1:altsyncram1.data_a[9]
data[10] => altsyncram_a6k1:altsyncram1.data_a[10]
data[11] => altsyncram_a6k1:altsyncram1.data_a[11]
data[12] => altsyncram_a6k1:altsyncram1.data_a[12]
data[13] => altsyncram_a6k1:altsyncram1.data_a[13]
inclock => altsyncram_a6k1:altsyncram1.clock0
outclock => altsyncram_a6k1:altsyncram1.clock1
outclocken => altsyncram_a6k1:altsyncram1.clocken1
q[0] <= altsyncram_a6k1:altsyncram1.q_b[0]
q[1] <= altsyncram_a6k1:altsyncram1.q_b[1]
q[2] <= altsyncram_a6k1:altsyncram1.q_b[2]
q[3] <= altsyncram_a6k1:altsyncram1.q_b[3]
q[4] <= altsyncram_a6k1:altsyncram1.q_b[4]
q[5] <= altsyncram_a6k1:altsyncram1.q_b[5]
q[6] <= altsyncram_a6k1:altsyncram1.q_b[6]
q[7] <= altsyncram_a6k1:altsyncram1.q_b[7]
q[8] <= altsyncram_a6k1:altsyncram1.q_b[8]
q[9] <= altsyncram_a6k1:altsyncram1.q_b[9]
q[10] <= altsyncram_a6k1:altsyncram1.q_b[10]
q[11] <= altsyncram_a6k1:altsyncram1.q_b[11]
q[12] <= altsyncram_a6k1:altsyncram1.q_b[12]
q[13] <= altsyncram_a6k1:altsyncram1.q_b[13]
rdaddress[0] => altsyncram_a6k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_a6k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_a6k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_a6k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_a6k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_a6k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_a6k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_a6k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_a6k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_a6k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_a6k1:altsyncram1.address_b[10]
wraddress[0] => altsyncram_a6k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_a6k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_a6k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_a6k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_a6k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_a6k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_a6k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_a6k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_a6k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_a6k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_a6k1:altsyncram1.address_a[10]
wren => altsyncram_a6k1:altsyncram1.wren_a


|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_a[9] => ram_block2a8.PORTAADDR9
address_a[9] => ram_block2a9.PORTAADDR9
address_a[9] => ram_block2a10.PORTAADDR9
address_a[9] => ram_block2a11.PORTAADDR9
address_a[9] => ram_block2a12.PORTAADDR9
address_a[9] => ram_block2a13.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[10] => ram_block2a1.PORTAADDR10
address_a[10] => ram_block2a2.PORTAADDR10
address_a[10] => ram_block2a3.PORTAADDR10
address_a[10] => ram_block2a4.PORTAADDR10
address_a[10] => ram_block2a5.PORTAADDR10
address_a[10] => ram_block2a6.PORTAADDR10
address_a[10] => ram_block2a7.PORTAADDR10
address_a[10] => ram_block2a8.PORTAADDR10
address_a[10] => ram_block2a9.PORTAADDR10
address_a[10] => ram_block2a10.PORTAADDR10
address_a[10] => ram_block2a11.PORTAADDR10
address_a[10] => ram_block2a12.PORTAADDR10
address_a[10] => ram_block2a13.PORTAADDR10
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[9] => ram_block2a8.PORTBADDR9
address_b[9] => ram_block2a9.PORTBADDR9
address_b[9] => ram_block2a10.PORTBADDR9
address_b[9] => ram_block2a11.PORTBADDR9
address_b[9] => ram_block2a12.PORTBADDR9
address_b[9] => ram_block2a13.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[10] => ram_block2a1.PORTBADDR10
address_b[10] => ram_block2a2.PORTBADDR10
address_b[10] => ram_block2a3.PORTBADDR10
address_b[10] => ram_block2a4.PORTBADDR10
address_b[10] => ram_block2a5.PORTBADDR10
address_b[10] => ram_block2a6.PORTBADDR10
address_b[10] => ram_block2a7.PORTBADDR10
address_b[10] => ram_block2a8.PORTBADDR10
address_b[10] => ram_block2a9.PORTBADDR10
address_b[10] => ram_block2a10.PORTBADDR10
address_b[10] => ram_block2a11.PORTBADDR10
address_b[10] => ram_block2a12.PORTBADDR10
address_b[10] => ram_block2a13.PORTBADDR10
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a8.ENA0
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a9.ENA0
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a10.ENA0
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a11.ENA0
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a12.ENA0
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a13.ENA0


|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|cntr_dpb:rd_ptr_count
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|cntr_dpb:wr_ptr
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


