
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 3.85

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.26 source latency counter_reg[7]$_DFFE_PN0P_/CLK ^
  -0.28 target latency counter_reg[0]$_DFFE_PN1P_/CLK ^
   0.00 CRPR
--------------
  -0.02 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net12 (net)
                  0.06    0.00    0.72 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.12    0.14    0.86 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.12    0.00    0.86 ^ counter_reg[0]$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                  0.86   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     5    0.02    0.07    0.16    0.28 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    0.28 ^ counter_reg[0]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.28   clock reconvergence pessimism
                          0.16    0.43   library removal time
                                  0.43   data required time
-----------------------------------------------------------------------------
                                  0.43   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ input1/A (sky130_fd_sc_hd__clkbuf_2)
     6    0.03    0.16    0.17    0.37 ^ input1/X (sky130_fd_sc_hd__clkbuf_2)
                                         net2 (net)
                  0.16    0.00    0.37 ^ _22_/S (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.07    0.17    0.54 ^ _22_/X (sky130_fd_sc_hd__mux2_1)
                                         _00_ (net)
                  0.07    0.00    0.54 ^ counter_reg[0]$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_1)
                                  0.54   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     5    0.02    0.07    0.16    0.28 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    0.28 ^ counter_reg[0]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.28   clock reconvergence pessimism
                         -0.04    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[7]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net12 (net)
                  0.06    0.00    0.72 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.12    0.14    0.86 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.12    0.00    0.86 ^ hold1/A (sky130_fd_sc_hd__buf_2)
     7    0.04    0.18    0.23    1.09 ^ hold1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.18    0.00    1.09 ^ counter_reg[7]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.09   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.01    0.05    0.14    5.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    5.26 ^ counter_reg[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.26   clock reconvergence pessimism
                          0.18    5.44   library recovery time
                                  5.44   data required time
-----------------------------------------------------------------------------
                                  5.44   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  4.35   slack (MET)


Startpoint: counter_reg[0]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     5    0.02    0.07    0.16    0.28 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    0.28 ^ counter_reg[0]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
     3    0.01    0.13    0.57    0.85 ^ counter_reg[0]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_1)
                                         net4 (net)
                  0.13    0.00    0.85 ^ output3/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.10    0.95 ^ output3/X (sky130_fd_sc_hd__clkbuf_1)
                                         count[0] (net)
                  0.04    0.00    0.95 ^ count[0] (out)
                                  0.95   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (propagated)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                  3.85   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[7]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net12 (net)
                  0.06    0.00    0.72 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.12    0.14    0.86 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.12    0.00    0.86 ^ hold1/A (sky130_fd_sc_hd__buf_2)
     7    0.04    0.18    0.23    1.09 ^ hold1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.18    0.00    1.09 ^ counter_reg[7]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.09   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.01    0.05    0.14    5.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    5.26 ^ counter_reg[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.26   clock reconvergence pessimism
                          0.18    5.44   library recovery time
                                  5.44   data required time
-----------------------------------------------------------------------------
                                  5.44   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  4.35   slack (MET)


Startpoint: counter_reg[0]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     5    0.02    0.07    0.16    0.28 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    0.28 ^ counter_reg[0]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
     3    0.01    0.13    0.57    0.85 ^ counter_reg[0]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_1)
                                         net4 (net)
                  0.13    0.00    0.85 ^ output3/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.10    0.95 ^ output3/X (sky130_fd_sc_hd__clkbuf_1)
                                         count[0] (net)
                  0.04    0.00    0.95 ^ count[0] (out)
                                  0.95   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (propagated)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                  3.85   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
1.3053334951400757

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
1.48431396484375

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8794

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.0457947812974453

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.05036399886012077

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9093

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.16    0.28 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.28 ^ counter_reg[0]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
   0.57    0.85 ^ counter_reg[0]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_1)
   0.09    0.94 v _25_/Y (sky130_fd_sc_hd__nand3b_1)
   0.09    1.03 ^ _26_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    1.03 ^ counter_reg[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           1.03   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.16    5.28 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    5.28 ^ counter_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.28   clock reconvergence pessimism
  -0.09    5.19   library setup time
           5.19   data required time
---------------------------------------------------------
           5.19   data required time
          -1.03   data arrival time
---------------------------------------------------------
           4.15   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[4]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[5]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.14    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.26 ^ counter_reg[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.38    0.63 ^ counter_reg[4]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.08    0.72 v _37_/Y (sky130_fd_sc_hd__nand3b_1)
   0.08    0.79 ^ _38_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.79 ^ counter_reg[5]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.79   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.14    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.26 ^ counter_reg[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.26   clock reconvergence pessimism
  -0.04    0.22   library hold time
           0.22   data required time
---------------------------------------------------------
           0.22   data required time
          -0.79   data arrival time
---------------------------------------------------------
           0.57   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.2587

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.2760

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
0.9508

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
3.8492

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
404.838031

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.84e-05   1.43e-05   1.06e-10   9.27e-05  50.7%
Combinational          1.58e-05   1.50e-05   5.78e-11   3.09e-05  16.9%
Clock                  3.08e-05   2.84e-05   1.50e-11   5.92e-05  32.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.25e-04   5.78e-05   1.79e-10   1.83e-04 100.0%
                          68.4%      31.6%       0.0%
