Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Aug  5 20:01:00 2024
| Host         : sebastian-MAX-L5 running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    137         
TIMING-16  Warning           Large setup violation          335         
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (137)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (271)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (137)
--------------------------
 There are 86 register/latch pins with no clock driven by root clock pin: baud_gen/tick_reg[0]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: receptor/recibido_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (271)
--------------------------------------------------
 There are 271 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.152    -1129.194                   1161                 3085        0.147        0.000                      0                 3085        4.500        0.000                       0                  1720  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.152    -1129.194                   1161                 3085        0.147        0.000                      0                 3085        4.500        0.000                       0                  1720  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1161  Failing Endpoints,  Worst Slack       -3.152ns,  Total Violation    -1129.194ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.152ns  (required time - arrival time)
  Source:                 ex/rt_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/inmediato_tmp_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.567ns  (logic 2.307ns (30.487%)  route 5.260ns (69.513%))
  Logic Levels:           9  (CARRY4=3 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 10.259 - 5.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.910     3.369    i_clk_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.493 r  n_0_2123_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     4.191    n_0_2123_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.287 r  n_0_2123_BUFG_inst/O
                         net (fo=497, routed)         1.564     5.851    ex/i_clk
    SLICE_X50Y15         FDRE                                         r  ex/rt_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.518     6.369 r  ex/rt_tmp_reg[2]/Q
                         net (fo=88, routed)          0.879     7.248    ex/alu/Q[2]
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.372 r  ex/alu/o_ins_type_inferred_i_64/O
                         net (fo=1, routed)           0.000     7.372    ex/alu/o_ins_type_inferred_i_64_n_1
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.885 r  ex/alu/o_ins_type_inferred_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.885    ex/alu/o_ins_type_inferred_i_51_n_1
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.002 r  ex/alu/o_ins_type_inferred_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.002    ex/alu/o_ins_type_inferred_i_42_n_1
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.231 r  ex/alu/o_ins_type_inferred_i_28/CO[2]
                         net (fo=18, routed)          0.907     9.138    ex/alu/o_ins_type_inferred_i_28_n_2
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.310     9.448 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=2, routed)           0.445     9.892    ex/o_ins_type_inferred_i_11_n_1_alias
    SLICE_X49Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.016 f  ex/o_res_inferred__1_i_34_comp/O
                         net (fo=9, routed)           0.580    10.596    ex/o_res_inferred__1_i_34_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.720 r  ex/o_wb_reg_write_inferred_i_3/O
                         net (fo=3, routed)           0.550    11.270    dtu/o_stall_inferred_i_1_0[2]
    SLICE_X49Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.394 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           1.021    12.415    latch_idex/o_stall_inferred_i_4_n_1_alias
    SLICE_X50Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.539 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         0.880    13.418    latch_idex/pc_tmp[10]_i_1_n_1
    SLICE_X50Y21         FDRE                                         r  latch_idex/inmediato_tmp_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.620     8.008    i_clk_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.100     8.108 f  n_0_2123_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.619     8.727    n_0_2123_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.818 f  n_0_2123_BUFG_inst/O
                         net (fo=497, routed)         1.440    10.259    latch_idex/i_clk
    SLICE_X50Y21         FDRE                                         r  latch_idex/inmediato_tmp_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.562    10.821    
                         clock uncertainty           -0.035    10.786    
    SLICE_X50Y21         FDRE (Setup_fdre_C_R)       -0.519    10.267    latch_idex/inmediato_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         10.267    
                         arrival time                         -13.418    
  -------------------------------------------------------------------
                         slack                                 -3.152    

Slack (VIOLATED) :        -3.152ns  (required time - arrival time)
  Source:                 ex/rt_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.567ns  (logic 2.307ns (30.487%)  route 5.260ns (69.513%))
  Logic Levels:           9  (CARRY4=3 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 10.259 - 5.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.910     3.369    i_clk_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.493 r  n_0_2123_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     4.191    n_0_2123_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.287 r  n_0_2123_BUFG_inst/O
                         net (fo=497, routed)         1.564     5.851    ex/i_clk
    SLICE_X50Y15         FDRE                                         r  ex/rt_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.518     6.369 r  ex/rt_tmp_reg[2]/Q
                         net (fo=88, routed)          0.879     7.248    ex/alu/Q[2]
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.372 r  ex/alu/o_ins_type_inferred_i_64/O
                         net (fo=1, routed)           0.000     7.372    ex/alu/o_ins_type_inferred_i_64_n_1
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.885 r  ex/alu/o_ins_type_inferred_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.885    ex/alu/o_ins_type_inferred_i_51_n_1
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.002 r  ex/alu/o_ins_type_inferred_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.002    ex/alu/o_ins_type_inferred_i_42_n_1
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.231 r  ex/alu/o_ins_type_inferred_i_28/CO[2]
                         net (fo=18, routed)          0.907     9.138    ex/alu/o_ins_type_inferred_i_28_n_2
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.310     9.448 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=2, routed)           0.445     9.892    ex/o_ins_type_inferred_i_11_n_1_alias
    SLICE_X49Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.016 f  ex/o_res_inferred__1_i_34_comp/O
                         net (fo=9, routed)           0.580    10.596    ex/o_res_inferred__1_i_34_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.720 r  ex/o_wb_reg_write_inferred_i_3/O
                         net (fo=3, routed)           0.550    11.270    dtu/o_stall_inferred_i_1_0[2]
    SLICE_X49Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.394 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           1.021    12.415    latch_idex/o_stall_inferred_i_4_n_1_alias
    SLICE_X50Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.539 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         0.880    13.418    latch_idex/pc_tmp[10]_i_1_n_1
    SLICE_X50Y21         FDRE                                         r  latch_idex/rs_tmp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.620     8.008    i_clk_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.100     8.108 f  n_0_2123_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.619     8.727    n_0_2123_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.818 f  n_0_2123_BUFG_inst/O
                         net (fo=497, routed)         1.440    10.259    latch_idex/i_clk
    SLICE_X50Y21         FDRE                                         r  latch_idex/rs_tmp_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.562    10.821    
                         clock uncertainty           -0.035    10.786    
    SLICE_X50Y21         FDRE (Setup_fdre_C_R)       -0.519    10.267    latch_idex/rs_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         10.267    
                         arrival time                         -13.418    
  -------------------------------------------------------------------
                         slack                                 -3.152    

Slack (VIOLATED) :        -3.152ns  (required time - arrival time)
  Source:                 ex/rt_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.567ns  (logic 2.307ns (30.487%)  route 5.260ns (69.513%))
  Logic Levels:           9  (CARRY4=3 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 10.259 - 5.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.910     3.369    i_clk_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.493 r  n_0_2123_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     4.191    n_0_2123_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.287 r  n_0_2123_BUFG_inst/O
                         net (fo=497, routed)         1.564     5.851    ex/i_clk
    SLICE_X50Y15         FDRE                                         r  ex/rt_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.518     6.369 r  ex/rt_tmp_reg[2]/Q
                         net (fo=88, routed)          0.879     7.248    ex/alu/Q[2]
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.372 r  ex/alu/o_ins_type_inferred_i_64/O
                         net (fo=1, routed)           0.000     7.372    ex/alu/o_ins_type_inferred_i_64_n_1
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.885 r  ex/alu/o_ins_type_inferred_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.885    ex/alu/o_ins_type_inferred_i_51_n_1
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.002 r  ex/alu/o_ins_type_inferred_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.002    ex/alu/o_ins_type_inferred_i_42_n_1
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.231 r  ex/alu/o_ins_type_inferred_i_28/CO[2]
                         net (fo=18, routed)          0.907     9.138    ex/alu/o_ins_type_inferred_i_28_n_2
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.310     9.448 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=2, routed)           0.445     9.892    ex/o_ins_type_inferred_i_11_n_1_alias
    SLICE_X49Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.016 f  ex/o_res_inferred__1_i_34_comp/O
                         net (fo=9, routed)           0.580    10.596    ex/o_res_inferred__1_i_34_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.720 r  ex/o_wb_reg_write_inferred_i_3/O
                         net (fo=3, routed)           0.550    11.270    dtu/o_stall_inferred_i_1_0[2]
    SLICE_X49Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.394 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           1.021    12.415    latch_idex/o_stall_inferred_i_4_n_1_alias
    SLICE_X50Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.539 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         0.880    13.418    latch_idex/pc_tmp[10]_i_1_n_1
    SLICE_X50Y21         FDRE                                         r  latch_idex/rs_tmp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.620     8.008    i_clk_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.100     8.108 f  n_0_2123_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.619     8.727    n_0_2123_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.818 f  n_0_2123_BUFG_inst/O
                         net (fo=497, routed)         1.440    10.259    latch_idex/i_clk
    SLICE_X50Y21         FDRE                                         r  latch_idex/rs_tmp_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.562    10.821    
                         clock uncertainty           -0.035    10.786    
    SLICE_X50Y21         FDRE (Setup_fdre_C_R)       -0.519    10.267    latch_idex/rs_tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         10.267    
                         arrival time                         -13.418    
  -------------------------------------------------------------------
                         slack                                 -3.152    

Slack (VIOLATED) :        -3.152ns  (required time - arrival time)
  Source:                 ex/rt_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.567ns  (logic 2.307ns (30.487%)  route 5.260ns (69.513%))
  Logic Levels:           9  (CARRY4=3 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 10.259 - 5.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.910     3.369    i_clk_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.493 r  n_0_2123_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     4.191    n_0_2123_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.287 r  n_0_2123_BUFG_inst/O
                         net (fo=497, routed)         1.564     5.851    ex/i_clk
    SLICE_X50Y15         FDRE                                         r  ex/rt_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.518     6.369 r  ex/rt_tmp_reg[2]/Q
                         net (fo=88, routed)          0.879     7.248    ex/alu/Q[2]
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.372 r  ex/alu/o_ins_type_inferred_i_64/O
                         net (fo=1, routed)           0.000     7.372    ex/alu/o_ins_type_inferred_i_64_n_1
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.885 r  ex/alu/o_ins_type_inferred_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.885    ex/alu/o_ins_type_inferred_i_51_n_1
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.002 r  ex/alu/o_ins_type_inferred_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.002    ex/alu/o_ins_type_inferred_i_42_n_1
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.231 r  ex/alu/o_ins_type_inferred_i_28/CO[2]
                         net (fo=18, routed)          0.907     9.138    ex/alu/o_ins_type_inferred_i_28_n_2
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.310     9.448 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=2, routed)           0.445     9.892    ex/o_ins_type_inferred_i_11_n_1_alias
    SLICE_X49Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.016 f  ex/o_res_inferred__1_i_34_comp/O
                         net (fo=9, routed)           0.580    10.596    ex/o_res_inferred__1_i_34_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.720 r  ex/o_wb_reg_write_inferred_i_3/O
                         net (fo=3, routed)           0.550    11.270    dtu/o_stall_inferred_i_1_0[2]
    SLICE_X49Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.394 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           1.021    12.415    latch_idex/o_stall_inferred_i_4_n_1_alias
    SLICE_X50Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.539 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         0.880    13.418    latch_idex/pc_tmp[10]_i_1_n_1
    SLICE_X50Y21         FDRE                                         r  latch_idex/rs_tmp_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.620     8.008    i_clk_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.100     8.108 f  n_0_2123_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.619     8.727    n_0_2123_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.818 f  n_0_2123_BUFG_inst/O
                         net (fo=497, routed)         1.440    10.259    latch_idex/i_clk
    SLICE_X50Y21         FDRE                                         r  latch_idex/rs_tmp_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.562    10.821    
                         clock uncertainty           -0.035    10.786    
    SLICE_X50Y21         FDRE (Setup_fdre_C_R)       -0.519    10.267    latch_idex/rs_tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         10.267    
                         arrival time                         -13.418    
  -------------------------------------------------------------------
                         slack                                 -3.152    

Slack (VIOLATED) :        -3.144ns  (required time - arrival time)
  Source:                 latch_idex/rt_dir_tmp_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_id/gp/reg_b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.143ns  (logic 1.738ns (24.332%)  route 5.405ns (75.668%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.838ns = ( 10.838 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.910     8.369    i_clk_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.124     8.493 f  n_0_2123_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     9.191    n_0_2123_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.287 f  n_0_2123_BUFG_inst/O
                         net (fo=497, routed)         1.551    10.838    latch_idex/i_clk
    SLICE_X52Y24         FDRE                                         r  latch_idex/rt_dir_tmp_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.524    11.362 r  latch_idex/rt_dir_tmp_reg[1]/Q
                         net (fo=3, routed)           1.159    12.521    ex/out[1]
    SLICE_X50Y22         LUT6 (Prop_lut6_I2_O)        0.124    12.645 r  ex/o_wb_reg_write_inferred_i_4/O
                         net (fo=3, routed)           0.617    13.261    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X51Y24         LUT4 (Prop_lut4_I2_O)        0.124    13.385 f  dtu/o_stall_inferred_i_3/O
                         net (fo=2, routed)           0.660    14.046    dtu/o_stall_inferred_i_3_n_1
    SLICE_X48Y24         LUT6 (Prop_lut6_I3_O)        0.124    14.170 r  dtu/o_stall_inferred_i_1/O
                         net (fo=96, routed)          0.508    14.678    latch_ifid/E[0]
    SLICE_X48Y25         LUT2 (Prop_lut2_I1_O)        0.124    14.802 r  latch_ifid/o_instruccion_inferred_i_14/O
                         net (fo=1, routed)           0.670    15.472    etapa_id/gp/rs_dir_tmp_reg[4][2]
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.124    15.596 r  etapa_id/gp/rt_dir_tmp[2]_i_1_replica/O
                         net (fo=5, routed)           0.825    16.421    etapa_id/gp/enviar_prev_reg_1_repN
    SLICE_X36Y27         MUXF7 (Prop_muxf7_S_O)       0.296    16.717 r  etapa_id/gp/reg_b_reg[8]_i_5/O
                         net (fo=1, routed)           0.966    17.683    etapa_id/gp/reg_b_reg[8]_i_5_n_1
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.298    17.981 r  etapa_id/gp/reg_b[8]_i_1/O
                         net (fo=1, routed)           0.000    17.981    etapa_id/gp/reg_b[8]_i_1_n_1
    SLICE_X35Y23         FDRE                                         r  etapa_id/gp/reg_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        1.429    14.770    etapa_id/gp/i_clk_IBUF_BUFG
    SLICE_X35Y23         FDRE                                         r  etapa_id/gp/reg_b_reg[8]/C
                         clock pessimism              0.070    14.841    
                         clock uncertainty           -0.035    14.805    
    SLICE_X35Y23         FDRE (Setup_fdre_C_D)        0.031    14.836    etapa_id/gp/reg_b_reg[8]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -17.981    
  -------------------------------------------------------------------
                         slack                                 -3.144    

Slack (VIOLATED) :        -3.131ns  (required time - arrival time)
  Source:                 ex/rt_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_tmp_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.534ns  (logic 2.307ns (30.621%)  route 5.227ns (69.378%))
  Logic Levels:           9  (CARRY4=3 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 10.260 - 5.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.910     3.369    i_clk_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.493 r  n_0_2123_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     4.191    n_0_2123_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.287 r  n_0_2123_BUFG_inst/O
                         net (fo=497, routed)         1.564     5.851    ex/i_clk
    SLICE_X50Y15         FDRE                                         r  ex/rt_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.518     6.369 r  ex/rt_tmp_reg[2]/Q
                         net (fo=88, routed)          0.879     7.248    ex/alu/Q[2]
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.372 r  ex/alu/o_ins_type_inferred_i_64/O
                         net (fo=1, routed)           0.000     7.372    ex/alu/o_ins_type_inferred_i_64_n_1
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.885 r  ex/alu/o_ins_type_inferred_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.885    ex/alu/o_ins_type_inferred_i_51_n_1
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.002 r  ex/alu/o_ins_type_inferred_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.002    ex/alu/o_ins_type_inferred_i_42_n_1
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.231 r  ex/alu/o_ins_type_inferred_i_28/CO[2]
                         net (fo=18, routed)          0.907     9.138    ex/alu/o_ins_type_inferred_i_28_n_2
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.310     9.448 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=2, routed)           0.445     9.892    ex/o_ins_type_inferred_i_11_n_1_alias
    SLICE_X49Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.016 f  ex/o_res_inferred__1_i_34_comp/O
                         net (fo=9, routed)           0.580    10.596    ex/o_res_inferred__1_i_34_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.720 r  ex/o_wb_reg_write_inferred_i_3/O
                         net (fo=3, routed)           0.550    11.270    dtu/o_stall_inferred_i_1_0[2]
    SLICE_X49Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.394 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           1.021    12.415    latch_idex/o_stall_inferred_i_4_n_1_alias
    SLICE_X50Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.539 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         0.847    13.385    latch_idex/pc_tmp[10]_i_1_n_1
    SLICE_X54Y30         FDRE                                         r  latch_idex/rt_tmp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.620     8.008    i_clk_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.100     8.108 f  n_0_2123_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.619     8.727    n_0_2123_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.818 f  n_0_2123_BUFG_inst/O
                         net (fo=497, routed)         1.441    10.260    latch_idex/i_clk
    SLICE_X54Y30         FDRE                                         r  latch_idex/rt_tmp_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.548    10.808    
                         clock uncertainty           -0.035    10.773    
    SLICE_X54Y30         FDRE (Setup_fdre_C_R)       -0.519    10.254    latch_idex/rt_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                         -13.385    
  -------------------------------------------------------------------
                         slack                                 -3.131    

Slack (VIOLATED) :        -3.131ns  (required time - arrival time)
  Source:                 ex/rt_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_tmp_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.534ns  (logic 2.307ns (30.621%)  route 5.227ns (69.378%))
  Logic Levels:           9  (CARRY4=3 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 10.260 - 5.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.910     3.369    i_clk_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.493 r  n_0_2123_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     4.191    n_0_2123_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.287 r  n_0_2123_BUFG_inst/O
                         net (fo=497, routed)         1.564     5.851    ex/i_clk
    SLICE_X50Y15         FDRE                                         r  ex/rt_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.518     6.369 r  ex/rt_tmp_reg[2]/Q
                         net (fo=88, routed)          0.879     7.248    ex/alu/Q[2]
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.372 r  ex/alu/o_ins_type_inferred_i_64/O
                         net (fo=1, routed)           0.000     7.372    ex/alu/o_ins_type_inferred_i_64_n_1
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.885 r  ex/alu/o_ins_type_inferred_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.885    ex/alu/o_ins_type_inferred_i_51_n_1
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.002 r  ex/alu/o_ins_type_inferred_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.002    ex/alu/o_ins_type_inferred_i_42_n_1
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.231 r  ex/alu/o_ins_type_inferred_i_28/CO[2]
                         net (fo=18, routed)          0.907     9.138    ex/alu/o_ins_type_inferred_i_28_n_2
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.310     9.448 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=2, routed)           0.445     9.892    ex/o_ins_type_inferred_i_11_n_1_alias
    SLICE_X49Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.016 f  ex/o_res_inferred__1_i_34_comp/O
                         net (fo=9, routed)           0.580    10.596    ex/o_res_inferred__1_i_34_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.720 r  ex/o_wb_reg_write_inferred_i_3/O
                         net (fo=3, routed)           0.550    11.270    dtu/o_stall_inferred_i_1_0[2]
    SLICE_X49Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.394 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           1.021    12.415    latch_idex/o_stall_inferred_i_4_n_1_alias
    SLICE_X50Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.539 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         0.847    13.385    latch_idex/pc_tmp[10]_i_1_n_1
    SLICE_X54Y30         FDRE                                         r  latch_idex/rt_tmp_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.620     8.008    i_clk_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.100     8.108 f  n_0_2123_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.619     8.727    n_0_2123_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.818 f  n_0_2123_BUFG_inst/O
                         net (fo=497, routed)         1.441    10.260    latch_idex/i_clk
    SLICE_X54Y30         FDRE                                         r  latch_idex/rt_tmp_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.548    10.808    
                         clock uncertainty           -0.035    10.773    
    SLICE_X54Y30         FDRE (Setup_fdre_C_R)       -0.519    10.254    latch_idex/rt_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                         -13.385    
  -------------------------------------------------------------------
                         slack                                 -3.131    

Slack (VIOLATED) :        -3.114ns  (required time - arrival time)
  Source:                 ex/rt_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/op_tmp_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.517ns  (logic 2.307ns (30.691%)  route 5.210ns (69.309%))
  Logic Levels:           9  (CARRY4=3 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 10.260 - 5.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.910     3.369    i_clk_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.493 r  n_0_2123_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     4.191    n_0_2123_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.287 r  n_0_2123_BUFG_inst/O
                         net (fo=497, routed)         1.564     5.851    ex/i_clk
    SLICE_X50Y15         FDRE                                         r  ex/rt_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.518     6.369 r  ex/rt_tmp_reg[2]/Q
                         net (fo=88, routed)          0.879     7.248    ex/alu/Q[2]
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.372 r  ex/alu/o_ins_type_inferred_i_64/O
                         net (fo=1, routed)           0.000     7.372    ex/alu/o_ins_type_inferred_i_64_n_1
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.885 r  ex/alu/o_ins_type_inferred_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.885    ex/alu/o_ins_type_inferred_i_51_n_1
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.002 r  ex/alu/o_ins_type_inferred_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.002    ex/alu/o_ins_type_inferred_i_42_n_1
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.231 r  ex/alu/o_ins_type_inferred_i_28/CO[2]
                         net (fo=18, routed)          0.907     9.138    ex/alu/o_ins_type_inferred_i_28_n_2
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.310     9.448 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=2, routed)           0.445     9.892    ex/o_ins_type_inferred_i_11_n_1_alias
    SLICE_X49Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.016 f  ex/o_res_inferred__1_i_34_comp/O
                         net (fo=9, routed)           0.580    10.596    ex/o_res_inferred__1_i_34_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.720 r  ex/o_wb_reg_write_inferred_i_3/O
                         net (fo=3, routed)           0.550    11.270    dtu/o_stall_inferred_i_1_0[2]
    SLICE_X49Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.394 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           1.021    12.415    latch_idex/o_stall_inferred_i_4_n_1_alias
    SLICE_X50Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.539 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         0.829    13.368    latch_idex/pc_tmp[10]_i_1_n_1
    SLICE_X54Y29         FDRE                                         r  latch_idex/op_tmp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.620     8.008    i_clk_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.100     8.108 f  n_0_2123_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.619     8.727    n_0_2123_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.818 f  n_0_2123_BUFG_inst/O
                         net (fo=497, routed)         1.441    10.260    latch_idex/i_clk
    SLICE_X54Y29         FDRE                                         r  latch_idex/op_tmp_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.548    10.808    
                         clock uncertainty           -0.035    10.773    
    SLICE_X54Y29         FDRE (Setup_fdre_C_R)       -0.519    10.254    latch_idex/op_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                 -3.114    

Slack (VIOLATED) :        -3.114ns  (required time - arrival time)
  Source:                 ex/rt_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/op_tmp_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.517ns  (logic 2.307ns (30.691%)  route 5.210ns (69.309%))
  Logic Levels:           9  (CARRY4=3 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 10.260 - 5.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.910     3.369    i_clk_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.493 r  n_0_2123_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     4.191    n_0_2123_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.287 r  n_0_2123_BUFG_inst/O
                         net (fo=497, routed)         1.564     5.851    ex/i_clk
    SLICE_X50Y15         FDRE                                         r  ex/rt_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.518     6.369 r  ex/rt_tmp_reg[2]/Q
                         net (fo=88, routed)          0.879     7.248    ex/alu/Q[2]
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.372 r  ex/alu/o_ins_type_inferred_i_64/O
                         net (fo=1, routed)           0.000     7.372    ex/alu/o_ins_type_inferred_i_64_n_1
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.885 r  ex/alu/o_ins_type_inferred_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.885    ex/alu/o_ins_type_inferred_i_51_n_1
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.002 r  ex/alu/o_ins_type_inferred_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.002    ex/alu/o_ins_type_inferred_i_42_n_1
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.231 r  ex/alu/o_ins_type_inferred_i_28/CO[2]
                         net (fo=18, routed)          0.907     9.138    ex/alu/o_ins_type_inferred_i_28_n_2
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.310     9.448 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=2, routed)           0.445     9.892    ex/o_ins_type_inferred_i_11_n_1_alias
    SLICE_X49Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.016 f  ex/o_res_inferred__1_i_34_comp/O
                         net (fo=9, routed)           0.580    10.596    ex/o_res_inferred__1_i_34_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.720 r  ex/o_wb_reg_write_inferred_i_3/O
                         net (fo=3, routed)           0.550    11.270    dtu/o_stall_inferred_i_1_0[2]
    SLICE_X49Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.394 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           1.021    12.415    latch_idex/o_stall_inferred_i_4_n_1_alias
    SLICE_X50Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.539 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         0.829    13.368    latch_idex/pc_tmp[10]_i_1_n_1
    SLICE_X54Y29         FDRE                                         r  latch_idex/op_tmp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.620     8.008    i_clk_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.100     8.108 f  n_0_2123_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.619     8.727    n_0_2123_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.818 f  n_0_2123_BUFG_inst/O
                         net (fo=497, routed)         1.441    10.260    latch_idex/i_clk
    SLICE_X54Y29         FDRE                                         r  latch_idex/op_tmp_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.548    10.808    
                         clock uncertainty           -0.035    10.773    
    SLICE_X54Y29         FDRE (Setup_fdre_C_R)       -0.519    10.254    latch_idex/op_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                 -3.114    

Slack (VIOLATED) :        -3.114ns  (required time - arrival time)
  Source:                 ex/rt_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[19]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.517ns  (logic 2.307ns (30.691%)  route 5.210ns (69.309%))
  Logic Levels:           9  (CARRY4=3 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 10.260 - 5.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.910     3.369    i_clk_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.493 r  n_0_2123_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     4.191    n_0_2123_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.287 r  n_0_2123_BUFG_inst/O
                         net (fo=497, routed)         1.564     5.851    ex/i_clk
    SLICE_X50Y15         FDRE                                         r  ex/rt_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.518     6.369 r  ex/rt_tmp_reg[2]/Q
                         net (fo=88, routed)          0.879     7.248    ex/alu/Q[2]
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.372 r  ex/alu/o_ins_type_inferred_i_64/O
                         net (fo=1, routed)           0.000     7.372    ex/alu/o_ins_type_inferred_i_64_n_1
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.885 r  ex/alu/o_ins_type_inferred_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.885    ex/alu/o_ins_type_inferred_i_51_n_1
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.002 r  ex/alu/o_ins_type_inferred_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.002    ex/alu/o_ins_type_inferred_i_42_n_1
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.231 r  ex/alu/o_ins_type_inferred_i_28/CO[2]
                         net (fo=18, routed)          0.907     9.138    ex/alu/o_ins_type_inferred_i_28_n_2
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.310     9.448 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=2, routed)           0.445     9.892    ex/o_ins_type_inferred_i_11_n_1_alias
    SLICE_X49Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.016 f  ex/o_res_inferred__1_i_34_comp/O
                         net (fo=9, routed)           0.580    10.596    ex/o_res_inferred__1_i_34_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.720 r  ex/o_wb_reg_write_inferred_i_3/O
                         net (fo=3, routed)           0.550    11.270    dtu/o_stall_inferred_i_1_0[2]
    SLICE_X49Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.394 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           1.021    12.415    latch_idex/o_stall_inferred_i_4_n_1_alias
    SLICE_X50Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.539 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         0.829    13.368    latch_idex/pc_tmp[10]_i_1_n_1
    SLICE_X54Y29         FDRE                                         r  latch_idex/rs_tmp_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.620     8.008    i_clk_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.100     8.108 f  n_0_2123_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.619     8.727    n_0_2123_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.818 f  n_0_2123_BUFG_inst/O
                         net (fo=497, routed)         1.441    10.260    latch_idex/i_clk
    SLICE_X54Y29         FDRE                                         r  latch_idex/rs_tmp_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.548    10.808    
                         clock uncertainty           -0.035    10.773    
    SLICE_X54Y29         FDRE (Setup_fdre_C_R)       -0.519    10.254    latch_idex/rs_tmp_reg[19]
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                 -3.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 baud_gen/contador_flancos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/tick_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.563     1.446    baud_gen/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  baud_gen/contador_flancos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  baud_gen/contador_flancos_reg[11]/Q
                         net (fo=2, routed)           0.065     1.652    baud_gen/contador_flancos[11]
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.697 r  baud_gen/contador_flancos[15]_i_1/O
                         net (fo=17, routed)          0.000     1.697    baud_gen/p_0_in
    SLICE_X37Y46         FDRE                                         r  baud_gen/tick_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.832     1.959    baud_gen/i_clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  baud_gen/tick_reg[0]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.550    baud_gen/tick_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.513%)  route 0.162ns (46.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.560     1.443    transmisor/i_clk_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  transmisor/reg_instruccion_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  transmisor/reg_instruccion_reg[12]/Q
                         net (fo=1, routed)           0.162     1.746    transmisor/reg_instruccion_reg_n_1_[12]
    SLICE_X38Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.791 r  transmisor/dato_transmicion[4]_i_1/O
                         net (fo=1, routed)           0.000     1.791    transmisor/dato_transmicion[4]_i_1_n_1
    SLICE_X38Y12         FDRE                                         r  transmisor/dato_transmicion_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.828     1.955    transmisor/i_clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  transmisor/dato_transmicion_reg[4]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.121     1.598    transmisor/dato_transmicion_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.809%)  route 0.187ns (50.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.560     1.443    transmisor/i_clk_IBUF_BUFG
    SLICE_X47Y15         FDRE                                         r  transmisor/reg_instruccion_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  transmisor/reg_instruccion_reg[7]/Q
                         net (fo=1, routed)           0.187     1.772    transmisor/reg_instruccion_reg_n_1_[7]
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.045     1.817 r  transmisor/dato_transmicion[7]_i_2/O
                         net (fo=1, routed)           0.000     1.817    transmisor/dato_transmicion[7]_i_2_n_1
    SLICE_X38Y13         FDRE                                         r  transmisor/dato_transmicion_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.827     1.954    transmisor/i_clk_IBUF_BUFG
    SLICE_X38Y13         FDRE                                         r  transmisor/dato_transmicion_reg[7]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X38Y13         FDRE (Hold_fdre_C_D)         0.121     1.597    transmisor/dato_transmicion_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 exmem/alu_tmp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.346ns  (logic 0.212ns (61.283%)  route 0.134ns (38.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns = ( 7.531 - 5.000 ) 
    Source Clock Delay      (SCD):    1.891ns = ( 6.891 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.768     5.995    i_clk_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.045     6.040 f  n_0_2123_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.264     6.304    n_0_2123_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.330 f  n_0_2123_BUFG_inst/O
                         net (fo=497, routed)         0.562     6.891    exmem/i_clk
    SLICE_X50Y14         FDRE                                         r  exmem/alu_tmp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.167     7.058 r  exmem/alu_tmp_reg[3]/Q
                         net (fo=36, routed)          0.134     7.192    mem/out[2]
    SLICE_X51Y14         LUT4 (Prop_lut4_I3_O)        0.045     7.237 r  mem/o_res_inferred_i_19__0/O
                         net (fo=1, routed)           0.000     7.237    memwb/res_tmp_reg[31]_0[13]
    SLICE_X51Y14         FDRE                                         r  memwb/res_tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.902     6.316    i_clk_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.056     6.372 f  n_0_2123_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.298     6.670    n_0_2123_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.699 f  n_0_2123_BUFG_inst/O
                         net (fo=497, routed)         0.832     7.531    memwb/i_clk
    SLICE_X51Y14         FDRE                                         r  memwb/res_tmp_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.627     6.904    
    SLICE_X51Y14         FDRE (Hold_fdre_C_D)         0.099     7.003    memwb/res_tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         -7.003    
                         arrival time                           7.237    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 pulse_generate/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generate/debounce_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.236%)  route 0.157ns (45.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.557     1.440    pulse_generate/i_clk_IBUF_BUFG
    SLICE_X15Y20         FDRE                                         r  pulse_generate/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  pulse_generate/debounce_counter_reg[1]/Q
                         net (fo=5, routed)           0.157     1.738    pulse_generate/debounce_counter_reg[1]
    SLICE_X15Y19         LUT4 (Prop_lut4_I2_O)        0.045     1.783 r  pulse_generate/debounce_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.783    pulse_generate/debounce_counter[3]_i_1_n_1
    SLICE_X15Y19         FDRE                                         r  pulse_generate/debounce_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.826     1.953    pulse_generate/i_clk_IBUF_BUFG
    SLICE_X15Y19         FDRE                                         r  pulse_generate/debounce_counter_reg[3]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X15Y19         FDRE (Hold_fdre_C_D)         0.091     1.546    pulse_generate/debounce_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 pulse_generate/debounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generate/button_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.088%)  route 0.185ns (49.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.557     1.440    pulse_generate/i_clk_IBUF_BUFG
    SLICE_X15Y20         FDRE                                         r  pulse_generate/debounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  pulse_generate/debounce_counter_reg[0]/Q
                         net (fo=6, routed)           0.185     1.766    pulse_generate/debounce_counter_reg[0]
    SLICE_X14Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.811 r  pulse_generate/button_debounced_i_1/O
                         net (fo=1, routed)           0.000     1.811    pulse_generate/button_debounced_i_1_n_1
    SLICE_X14Y20         FDRE                                         r  pulse_generate/button_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.825     1.952    pulse_generate/i_clk_IBUF_BUFG
    SLICE_X14Y20         FDRE                                         r  pulse_generate/button_debounced_reg/C
                         clock pessimism             -0.499     1.453    
    SLICE_X14Y20         FDRE (Hold_fdre_C_D)         0.120     1.573    pulse_generate/button_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pulse_generate/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generate/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.213ns (55.731%)  route 0.169ns (44.269%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.557     1.440    pulse_generate/i_clk_IBUF_BUFG
    SLICE_X14Y20         FDRE                                         r  pulse_generate/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  pulse_generate/button_debounced_reg/Q
                         net (fo=5, routed)           0.169     1.773    pulse_generate/button_debounced
    SLICE_X15Y21         LUT5 (Prop_lut5_I2_O)        0.049     1.822 r  pulse_generate/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.822    pulse_generate/FSM_sequential_state[2]_i_1_n_1
    SLICE_X15Y21         FDRE                                         r  pulse_generate/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.824     1.951    pulse_generate/i_clk_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  pulse_generate/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X15Y21         FDRE (Hold_fdre_C_D)         0.107     1.560    pulse_generate/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 exmem/alu_tmp_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.383ns  (logic 0.212ns (55.419%)  route 0.171ns (44.581%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns = ( 7.531 - 5.000 ) 
    Source Clock Delay      (SCD):    1.891ns = ( 6.891 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.768     5.995    i_clk_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.045     6.040 f  n_0_2123_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.264     6.304    n_0_2123_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.330 f  n_0_2123_BUFG_inst/O
                         net (fo=497, routed)         0.562     6.891    exmem/i_clk
    SLICE_X50Y14         FDRE                                         r  exmem/alu_tmp_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.167     7.058 r  exmem/alu_tmp_reg[4]/Q
                         net (fo=33, routed)          0.171     7.229    mem/out[3]
    SLICE_X51Y14         LUT4 (Prop_lut4_I2_O)        0.045     7.274 r  mem/o_res_inferred_i_11__0/O
                         net (fo=1, routed)           0.000     7.274    memwb/res_tmp_reg[31]_0[21]
    SLICE_X51Y14         FDRE                                         r  memwb/res_tmp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.902     6.316    i_clk_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.056     6.372 f  n_0_2123_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.298     6.670    n_0_2123_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.699 f  n_0_2123_BUFG_inst/O
                         net (fo=497, routed)         0.832     7.531    memwb/i_clk
    SLICE_X51Y14         FDRE                                         r  memwb/res_tmp_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.627     6.904    
    SLICE_X51Y14         FDRE (Hold_fdre_C_D)         0.098     7.002    memwb/res_tmp_reg[21]
  -------------------------------------------------------------------
                         required time                         -7.002    
                         arrival time                           7.274    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 exmem/alu_tmp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.407ns  (logic 0.212ns (52.127%)  route 0.195ns (47.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.530ns = ( 7.530 - 5.000 ) 
    Source Clock Delay      (SCD):    1.891ns = ( 6.891 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.768     5.995    i_clk_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.045     6.040 f  n_0_2123_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.264     6.304    n_0_2123_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.330 f  n_0_2123_BUFG_inst/O
                         net (fo=497, routed)         0.562     6.891    exmem/i_clk
    SLICE_X50Y14         FDRE                                         r  exmem/alu_tmp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.167     7.058 r  exmem/alu_tmp_reg[3]/Q
                         net (fo=36, routed)          0.195     7.253    mem/out[2]
    SLICE_X49Y14         LUT4 (Prop_lut4_I3_O)        0.045     7.298 r  mem/o_res_inferred_i_4__0/O
                         net (fo=1, routed)           0.000     7.298    memwb/res_tmp_reg[31]_0[28]
    SLICE_X49Y14         FDRE                                         r  memwb/res_tmp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.902     6.316    i_clk_IBUF
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.056     6.372 f  n_0_2123_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.298     6.670    n_0_2123_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.699 f  n_0_2123_BUFG_inst/O
                         net (fo=497, routed)         0.831     7.530    memwb/i_clk
    SLICE_X49Y14         FDRE                                         r  memwb/res_tmp_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.604     6.926    
    SLICE_X49Y14         FDRE (Hold_fdre_C_D)         0.099     7.025    memwb/res_tmp_reg[28]
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                           7.298    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 pulse_generate/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generate/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.410%)  route 0.168ns (44.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.557     1.440    pulse_generate/i_clk_IBUF_BUFG
    SLICE_X14Y20         FDRE                                         r  pulse_generate/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  pulse_generate/button_debounced_reg/Q
                         net (fo=5, routed)           0.168     1.772    pulse_generate/button_debounced
    SLICE_X15Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.817 r  pulse_generate/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.817    pulse_generate/FSM_sequential_state[0]_i_1_n_1
    SLICE_X15Y21         FDRE                                         r  pulse_generate/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.824     1.951    pulse_generate/i_clk_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  pulse_generate/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X15Y21         FDRE (Hold_fdre_C_D)         0.091     1.544    pulse_generate/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5    etapa_if/mem_inst/BRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4    etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1    mem/mem_datos/BRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0    mem/mem_datos/BRAM_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  n_0_2123_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X34Y32   FSM_onehot_present_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y28   FSM_onehot_present_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y28   FSM_onehot_present_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y28   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y32   FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y32   FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y28   FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y28   FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y28   FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y28   FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y28   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y28   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y32   FSM_onehot_present_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y32   FSM_onehot_present_state_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y32   FSM_onehot_present_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y32   FSM_onehot_present_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y28   FSM_onehot_present_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y28   FSM_onehot_present_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y28   FSM_onehot_present_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y28   FSM_onehot_present_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y28   FSM_onehot_present_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y28   FSM_onehot_present_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y32   FSM_onehot_present_state_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y32   FSM_onehot_present_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           152 Endpoints
Min Delay           152 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/salida_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.172ns  (logic 3.974ns (39.065%)  route 6.198ns (60.935%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE                         0.000     0.000 r  transmisor/salida_reg/C
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmisor/salida_reg/Q
                         net (fo=1, routed)           6.198     6.654    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    10.172 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    10.172    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/contador_ticks_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.418ns  (logic 1.730ns (23.325%)  route 5.688ns (76.675%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=15, routed)          4.439     5.896    receptor/rx_IBUF
    SLICE_X30Y33         LUT5 (Prop_lut5_I0_O)        0.124     6.020 r  receptor/contador_ticks[2]_i_2/O
                         net (fo=3, routed)           0.866     6.886    receptor/contador_ticks[2]_i_2_n_1
    SLICE_X28Y28         LUT4 (Prop_lut4_I0_O)        0.150     7.036 r  receptor/contador_ticks[2]_i_1/O
                         net (fo=1, routed)           0.382     7.418    receptor/contador_ticks[2]
    SLICE_X28Y28         FDRE                                         r  receptor/contador_ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/contador_ticks_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.173ns  (logic 1.704ns (23.758%)  route 5.469ns (76.242%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=15, routed)          4.439     5.896    receptor/rx_IBUF
    SLICE_X30Y33         LUT5 (Prop_lut5_I0_O)        0.124     6.020 r  receptor/contador_ticks[2]_i_2/O
                         net (fo=3, routed)           1.030     7.049    receptor/contador_ticks[2]_i_2_n_1
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.173 r  receptor/contador_ticks[0]_i_1/O
                         net (fo=1, routed)           0.000     7.173    receptor/contador_ticks[0]
    SLICE_X28Y28         FDRE                                         r  receptor/contador_ticks_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/contador_ticks_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.168ns  (logic 1.704ns (23.775%)  route 5.464ns (76.225%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=15, routed)          4.439     5.896    receptor/rx_IBUF
    SLICE_X30Y33         LUT5 (Prop_lut5_I0_O)        0.124     6.020 r  receptor/contador_ticks[2]_i_2/O
                         net (fo=3, routed)           0.640     6.659    receptor/contador_ticks[2]_i_2_n_1
    SLICE_X28Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.783 r  receptor/contador_ticks[1]_i_1/O
                         net (fo=1, routed)           0.385     7.168    receptor/contador_ticks[1]
    SLICE_X28Y28         FDRE                                         r  receptor/contador_ticks_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/an_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.167ns  (logic 4.093ns (57.110%)  route 3.074ns (42.890%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/an_reg_reg[1]/C
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  basys3_7SegmentMultiplexing/an_reg_reg[1]/Q
                         net (fo=1, routed)           3.074     3.493    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.674     7.167 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.167    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/an_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.035ns  (logic 3.959ns (56.273%)  route 3.076ns (43.727%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/an_reg_reg[0]/C
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  basys3_7SegmentMultiplexing/an_reg_reg[0]/Q
                         net (fo=1, routed)           3.076     3.532    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     7.035 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.035    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.019ns  (logic 3.976ns (56.641%)  route 3.044ns (43.359%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/C
    SLICE_X28Y20         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           3.044     3.500    lopt_5
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.019 r  display1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.019    display1[4]
    U5                                                                r  display1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.894ns  (logic 3.967ns (57.540%)  route 2.927ns (42.460%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/C
    SLICE_X28Y22         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.927     3.383    lopt_1
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.894 r  display1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.894    display1[0]
    W7                                                                r  display1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.890ns  (logic 3.960ns (57.480%)  route 2.930ns (42.520%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]/C
    SLICE_X28Y20         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]/Q
                         net (fo=1, routed)           2.930     3.386    display1_OBUF[4]
    V5                   OBUF (Prop_obuf_I_O)         3.504     6.890 r  display1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.890    display1[5]
    V5                                                                r  display1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.884ns  (logic 3.991ns (57.977%)  route 2.893ns (42.023%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[2]/C
    SLICE_X28Y20         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  basys3_7SegmentMultiplexing/seg_reg_reg[2]/Q
                         net (fo=1, routed)           2.893     3.349    display1_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         3.535     6.884 r  display1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.884    display1[2]
    U8                                                                r  display1[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/next_rs_dir_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/actual_memory_adress_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.755%)  route 0.126ns (47.245%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE                         0.000     0.000 r  transmisor/next_rs_dir_reg[3]/C
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/next_rs_dir_reg[3]/Q
                         net (fo=2, routed)           0.126     0.267    transmisor/next_rs_dir_reg_n_1_[3]
    SLICE_X30Y8          FDRE                                         r  transmisor/actual_memory_adress_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/next_memory_addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/actual_memory_adress_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.051%)  route 0.130ns (47.949%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE                         0.000     0.000 r  transmisor/next_memory_addr_reg[4]/C
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/next_memory_addr_reg[4]/Q
                         net (fo=2, routed)           0.130     0.271    transmisor/next_memory_addr_reg_n_1_[4]
    SLICE_X33Y7          FDRE                                         r  transmisor/actual_memory_adress_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/next_rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/actual_memory_adress_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.629%)  route 0.168ns (54.371%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE                         0.000     0.000 r  transmisor/next_rs_dir_reg[0]/C
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/next_rs_dir_reg[0]/Q
                         net (fo=2, routed)           0.168     0.309    transmisor/next_rs_dir_reg_n_1_[0]
    SLICE_X33Y8          FDRE                                         r  transmisor/actual_memory_adress_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/next_rs_dir_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/actual_memory_adress_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.141ns (42.295%)  route 0.192ns (57.705%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE                         0.000     0.000 r  transmisor/next_rs_dir_reg[4]/C
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/next_rs_dir_reg[4]/Q
                         net (fo=2, routed)           0.192     0.333    transmisor/next_rs_dir_reg_n_1_[4]
    SLICE_X36Y8          FDRE                                         r  transmisor/actual_memory_adress_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/contador_ticks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/contador_ticks_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.097%)  route 0.158ns (45.903%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE                         0.000     0.000 r  transmisor/contador_ticks_reg[0]/C
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/contador_ticks_reg[0]/Q
                         net (fo=6, routed)           0.158     0.299    transmisor/contador_ticks_reg_n_1_[0]
    SLICE_X30Y7          LUT6 (Prop_lut6_I5_O)        0.045     0.344 r  transmisor/contador_ticks[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.344    transmisor/contador_ticks[1]
    SLICE_X30Y7          FDRE                                         r  transmisor/contador_ticks_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/next_memory_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/actual_memory_adress_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.164ns (47.516%)  route 0.181ns (52.484%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDRE                         0.000     0.000 r  transmisor/next_memory_addr_reg[0]/C
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/next_memory_addr_reg[0]/Q
                         net (fo=2, routed)           0.181     0.345    transmisor/next_memory_addr_reg_n_1_[0]
    SLICE_X31Y7          FDRE                                         r  transmisor/actual_memory_adress_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            step_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.209%)  route 0.164ns (46.791%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE                         0.000     0.000 r  receptor/dato_reg[0]/C
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/dato_reg[0]/Q
                         net (fo=7, routed)           0.164     0.305    o_dato_recibido[0]
    SLICE_X35Y34         LUT4 (Prop_lut4_I0_O)        0.045     0.350 r  step_i_1/O
                         net (fo=1, routed)           0.000     0.350    step_i_1_n_1
    SLICE_X35Y34         FDRE                                         r  step_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/recibido_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/recibido_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE                         0.000     0.000 r  receptor/recibido_reg/C
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/recibido_reg/Q
                         net (fo=2, routed)           0.170     0.311    receptor/i_recibido
    SLICE_X31Y33         LUT5 (Prop_lut5_I0_O)        0.042     0.353 r  receptor/recibido_i_1/O
                         net (fo=1, routed)           0.000     0.353    receptor/recibido_i_1_n_1
    SLICE_X31Y33         FDRE                                         r  receptor/recibido_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/contador_ticks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/contador_ticks_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE                         0.000     0.000 r  transmisor/contador_ticks_reg[0]/C
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  transmisor/contador_ticks_reg[0]/Q
                         net (fo=6, routed)           0.168     0.309    transmisor/contador_ticks_reg_n_1_[0]
    SLICE_X29Y7          LUT6 (Prop_lut6_I3_O)        0.045     0.354 r  transmisor/contador_ticks[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    transmisor/contador_ticks[0]
    SLICE_X29Y7          FDRE                                         r  transmisor/contador_ticks_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reception_end_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            reception_end_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE                         0.000     0.000 r  reception_end_reg/C
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reception_end_reg/Q
                         net (fo=3, routed)           0.168     0.309    reception_end_reg_n_1
    SLICE_X39Y16         LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  reception_end_i_1/O
                         net (fo=1, routed)           0.000     0.354    reception_end_i_1_n_1
    SLICE_X39Y16         FDRE                                         r  reception_end_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           196 Endpoints
Min Delay           196 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_generate/flag_pulse1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_operadores[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.996ns  (logic 4.098ns (58.574%)  route 2.898ns (41.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        1.554     5.075    pulse_generate/i_clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  pulse_generate/flag_pulse1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  pulse_generate/flag_pulse1_reg/Q
                         net (fo=4, routed)           2.898     8.393    flag_pulse1
    V13                  OBUF (Prop_obuf_I_O)         3.679    12.072 r  salida_operadores_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.072    salida_operadores[0]
    V13                                                               r  salida_operadores[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/contador_ticks_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.609ns  (logic 1.114ns (24.172%)  route 3.495ns (75.828%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        1.558     5.079    receptor/i_clk_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.419     5.498 r  receptor/FSM_onehot_present_state_reg[7]/Q
                         net (fo=3, routed)           1.004     6.502    receptor/FSM_onehot_present_state_reg_n_1_[7]
    SLICE_X31Y34         LUT4 (Prop_lut4_I0_O)        0.297     6.799 r  receptor/FSM_onehot_next_state[10]_i_5/O
                         net (fo=1, routed)           0.402     7.202    receptor/FSM_onehot_next_state[10]_i_5_n_1
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  receptor/FSM_onehot_next_state[10]_i_3/O
                         net (fo=3, routed)           0.840     8.166    receptor/FSM_onehot_next_state[10]_i_3_n_1
    SLICE_X30Y33         LUT5 (Prop_lut5_I4_O)        0.124     8.290 r  receptor/contador_ticks[2]_i_2/O
                         net (fo=3, routed)           0.866     9.155    receptor/contador_ticks[2]_i_2_n_1
    SLICE_X28Y28         LUT4 (Prop_lut4_I0_O)        0.150     9.305 r  receptor/contador_ticks[2]_i_1/O
                         net (fo=1, routed)           0.382     9.688    receptor/contador_ticks[2]
    SLICE_X28Y28         FDRE                                         r  receptor/contador_ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_sequential_present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/actual_memory_adress_reg[22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.507ns  (logic 0.937ns (20.790%)  route 3.570ns (79.210%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        1.565     5.086    transmisor/i_clk_IBUF_BUFG
    SLICE_X36Y5          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 f  transmisor/FSM_sequential_present_state_reg[1]/Q
                         net (fo=30, routed)          1.184     6.726    transmisor/present_state[1]
    SLICE_X37Y7          LUT5 (Prop_lut5_I2_O)        0.154     6.880 r  transmisor/actual_memory_adress[25]_i_2/O
                         net (fo=19, routed)          1.604     8.484    transmisor/actual_memory_adress[25]_i_2_n_1
    SLICE_X30Y8          LUT6 (Prop_lut6_I5_O)        0.327     8.811 r  transmisor/actual_memory_adress[25]_i_1/O
                         net (fo=5, routed)           0.782     9.593    transmisor/actual_memory_adress[25]_i_1_n_1
    SLICE_X36Y8          FDRE                                         r  transmisor/actual_memory_adress_reg[22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_sequential_present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/actual_memory_adress_reg[23]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.507ns  (logic 0.937ns (20.790%)  route 3.570ns (79.210%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        1.565     5.086    transmisor/i_clk_IBUF_BUFG
    SLICE_X36Y5          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 f  transmisor/FSM_sequential_present_state_reg[1]/Q
                         net (fo=30, routed)          1.184     6.726    transmisor/present_state[1]
    SLICE_X37Y7          LUT5 (Prop_lut5_I2_O)        0.154     6.880 r  transmisor/actual_memory_adress[25]_i_2/O
                         net (fo=19, routed)          1.604     8.484    transmisor/actual_memory_adress[25]_i_2_n_1
    SLICE_X30Y8          LUT6 (Prop_lut6_I5_O)        0.327     8.811 r  transmisor/actual_memory_adress[25]_i_1/O
                         net (fo=5, routed)           0.782     9.593    transmisor/actual_memory_adress[25]_i_1_n_1
    SLICE_X36Y8          FDRE                                         r  transmisor/actual_memory_adress_reg[23]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_sequential_present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/actual_memory_adress_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.507ns  (logic 0.937ns (20.790%)  route 3.570ns (79.210%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        1.565     5.086    transmisor/i_clk_IBUF_BUFG
    SLICE_X36Y5          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 f  transmisor/FSM_sequential_present_state_reg[1]/Q
                         net (fo=30, routed)          1.184     6.726    transmisor/present_state[1]
    SLICE_X37Y7          LUT5 (Prop_lut5_I2_O)        0.154     6.880 r  transmisor/actual_memory_adress[25]_i_2/O
                         net (fo=19, routed)          1.604     8.484    transmisor/actual_memory_adress[25]_i_2_n_1
    SLICE_X30Y8          LUT6 (Prop_lut6_I5_O)        0.327     8.811 r  transmisor/actual_memory_adress[25]_i_1/O
                         net (fo=5, routed)           0.782     9.593    transmisor/actual_memory_adress[25]_i_1_n_1
    SLICE_X36Y8          FDRE                                         r  transmisor/actual_memory_adress_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.500ns  (logic 2.011ns (44.690%)  route 2.489ns (55.310%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        1.564     5.085    transmisor/i_clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  transmisor/rs_dir_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.419     5.504 f  transmisor/rs_dir_reg[4]/Q
                         net (fo=7, routed)           0.827     6.331    transmisor/rs_dir[4]
    SLICE_X31Y8          LUT5 (Prop_lut5_I4_O)        0.299     6.630 r  transmisor/next_enviar_prev_i_5/O
                         net (fo=5, routed)           0.730     7.360    transmisor/next_enviar_prev_i_5_n_1
    SLICE_X31Y4          LUT3 (Prop_lut3_I2_O)        0.124     7.484 r  transmisor/next_memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     7.484    transmisor/next_memory_addr[3]_i_3_n_1
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.016 r  transmisor/next_memory_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.016    transmisor/next_memory_addr_reg[3]_i_2_n_1
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.350 r  transmisor/next_memory_addr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.932     9.282    transmisor/in15[5]
    SLICE_X37Y5          LUT6 (Prop_lut6_I5_O)        0.303     9.585 r  transmisor/next_memory_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.585    transmisor/next_memory_addr[5]
    SLICE_X37Y5          FDRE                                         r  transmisor/next_memory_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_sequential_present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/actual_memory_adress_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.409ns  (logic 0.937ns (21.253%)  route 3.472ns (78.747%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        1.565     5.086    transmisor/i_clk_IBUF_BUFG
    SLICE_X36Y5          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 f  transmisor/FSM_sequential_present_state_reg[1]/Q
                         net (fo=30, routed)          1.184     6.726    transmisor/present_state[1]
    SLICE_X37Y7          LUT5 (Prop_lut5_I2_O)        0.154     6.880 r  transmisor/actual_memory_adress[25]_i_2/O
                         net (fo=19, routed)          1.604     8.484    transmisor/actual_memory_adress[25]_i_2_n_1
    SLICE_X30Y8          LUT6 (Prop_lut6_I5_O)        0.327     8.811 r  transmisor/actual_memory_adress[25]_i_1/O
                         net (fo=5, routed)           0.684     9.495    transmisor/actual_memory_adress[25]_i_1_n_1
    SLICE_X33Y8          FDRE                                         r  transmisor/actual_memory_adress_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_sequential_present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/actual_memory_adress_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.370ns  (logic 0.937ns (21.443%)  route 3.433ns (78.557%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        1.565     5.086    transmisor/i_clk_IBUF_BUFG
    SLICE_X36Y5          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 f  transmisor/FSM_sequential_present_state_reg[1]/Q
                         net (fo=30, routed)          1.184     6.726    transmisor/present_state[1]
    SLICE_X37Y7          LUT5 (Prop_lut5_I2_O)        0.154     6.880 r  transmisor/actual_memory_adress[25]_i_2/O
                         net (fo=19, routed)          1.604     8.484    transmisor/actual_memory_adress[25]_i_2_n_1
    SLICE_X30Y8          LUT6 (Prop_lut6_I5_O)        0.327     8.811 r  transmisor/actual_memory_adress[25]_i_1/O
                         net (fo=5, routed)           0.645     9.456    transmisor/actual_memory_adress[25]_i_1_n_1
    SLICE_X30Y8          FDRE                                         r  transmisor/actual_memory_adress_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/contador_ticks_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.364ns  (logic 1.088ns (24.932%)  route 3.276ns (75.068%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        1.558     5.079    receptor/i_clk_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.419     5.498 r  receptor/FSM_onehot_present_state_reg[7]/Q
                         net (fo=3, routed)           1.004     6.502    receptor/FSM_onehot_present_state_reg_n_1_[7]
    SLICE_X31Y34         LUT4 (Prop_lut4_I0_O)        0.297     6.799 r  receptor/FSM_onehot_next_state[10]_i_5/O
                         net (fo=1, routed)           0.402     7.202    receptor/FSM_onehot_next_state[10]_i_5_n_1
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  receptor/FSM_onehot_next_state[10]_i_3/O
                         net (fo=3, routed)           0.840     8.166    receptor/FSM_onehot_next_state[10]_i_3_n_1
    SLICE_X30Y33         LUT5 (Prop_lut5_I4_O)        0.124     8.290 r  receptor/contador_ticks[2]_i_2/O
                         net (fo=3, routed)           1.030     9.319    receptor/contador_ticks[2]_i_2_n_1
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.443 r  receptor/contador_ticks[0]_i_1/O
                         net (fo=1, routed)           0.000     9.443    receptor/contador_ticks[0]
    SLICE_X28Y28         FDRE                                         r  receptor/contador_ticks_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/contador_ticks_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.359ns  (logic 1.088ns (24.961%)  route 3.271ns (75.039%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        1.558     5.079    receptor/i_clk_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.419     5.498 r  receptor/FSM_onehot_present_state_reg[7]/Q
                         net (fo=3, routed)           1.004     6.502    receptor/FSM_onehot_present_state_reg_n_1_[7]
    SLICE_X31Y34         LUT4 (Prop_lut4_I0_O)        0.297     6.799 r  receptor/FSM_onehot_next_state[10]_i_5/O
                         net (fo=1, routed)           0.402     7.202    receptor/FSM_onehot_next_state[10]_i_5_n_1
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  receptor/FSM_onehot_next_state[10]_i_3/O
                         net (fo=3, routed)           0.840     8.166    receptor/FSM_onehot_next_state[10]_i_3_n_1
    SLICE_X30Y33         LUT5 (Prop_lut5_I4_O)        0.124     8.290 r  receptor/contador_ticks[2]_i_2/O
                         net (fo=3, routed)           0.640     8.929    receptor/contador_ticks[2]_i_2_n_1
    SLICE_X28Y28         LUT3 (Prop_lut3_I0_O)        0.124     9.053 r  receptor/contador_ticks[1]_i_1/O
                         net (fo=1, routed)           0.385     9.438    receptor/contador_ticks[1]
    SLICE_X28Y28         FDRE                                         r  receptor/contador_ticks_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.605%)  route 0.122ns (46.395%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.559     1.442    receptor/i_clk_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  receptor/FSM_onehot_present_state_reg[2]/Q
                         net (fo=3, routed)           0.122     1.705    receptor/FSM_onehot_present_state_reg_n_1_[2]
    SLICE_X32Y34         FDRE                                         r  receptor/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_sequential_present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.186ns (70.395%)  route 0.078ns (29.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.563     1.446    transmisor/i_clk_IBUF_BUFG
    SLICE_X36Y5          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  transmisor/FSM_sequential_present_state_reg[3]/Q
                         net (fo=29, routed)          0.078     1.665    transmisor/present_state[3]
    SLICE_X37Y5          LUT6 (Prop_lut6_I1_O)        0.045     1.710 r  transmisor/next_memory_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.710    transmisor/next_memory_addr[5]
    SLICE_X37Y5          FDRE                                         r  transmisor/next_memory_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/memory_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.563     1.446    transmisor/i_clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  transmisor/memory_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  transmisor/memory_addr_reg[2]/Q
                         net (fo=3, routed)           0.103     1.690    transmisor/memory_addr[2]
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.045     1.735 r  transmisor/next_memory_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.735    transmisor/next_memory_addr[2]
    SLICE_X30Y4          FDRE                                         r  transmisor/next_memory_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.164ns (55.548%)  route 0.131ns (44.452%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.559     1.442    receptor/i_clk_IBUF_BUFG
    SLICE_X30Y35         FDRE                                         r  receptor/FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  receptor/FSM_onehot_present_state_reg[4]/Q
                         net (fo=3, routed)           0.131     1.737    receptor/FSM_onehot_present_state_reg_n_1_[4]
    SLICE_X30Y34         FDRE                                         r  receptor/FSM_onehot_next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/memory_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.130%)  route 0.113ns (37.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.563     1.446    transmisor/i_clk_IBUF_BUFG
    SLICE_X31Y6          FDRE                                         r  transmisor/memory_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  transmisor/memory_addr_reg[9]/Q
                         net (fo=3, routed)           0.113     1.701    transmisor/memory_addr[9]
    SLICE_X30Y6          LUT6 (Prop_lut6_I0_O)        0.045     1.746 r  transmisor/next_memory_addr[9]_i_1/O
                         net (fo=1, routed)           0.000     1.746    transmisor/next_memory_addr[9]
    SLICE_X30Y6          FDRE                                         r  transmisor/next_memory_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/memory_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.563     1.446    transmisor/i_clk_IBUF_BUFG
    SLICE_X33Y5          FDRE                                         r  transmisor/memory_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  transmisor/memory_addr_reg[4]/Q
                         net (fo=3, routed)           0.120     1.707    transmisor/memory_addr[4]
    SLICE_X32Y5          LUT6 (Prop_lut6_I0_O)        0.045     1.752 r  transmisor/next_memory_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.752    transmisor/next_memory_addr[4]
    SLICE_X32Y5          FDRE                                         r  transmisor/next_memory_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.164ns (51.383%)  route 0.155ns (48.617%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.552     1.435    i_clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  FSM_onehot_present_state_reg[2]/Q
                         net (fo=11, routed)          0.155     1.754    FSM_onehot_present_state_reg_n_1_[2]
    SLICE_X33Y28         FDRE                                         r  FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.128ns (40.860%)  route 0.185ns (59.140%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.559     1.442    receptor/i_clk_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  receptor/FSM_onehot_present_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  receptor/FSM_onehot_present_state_reg[6]/Q
                         net (fo=3, routed)           0.185     1.755    receptor/FSM_onehot_present_state_reg_n_1_[6]
    SLICE_X32Y34         FDRE                                         r  receptor/FSM_onehot_next_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.128ns (38.478%)  route 0.205ns (61.522%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.559     1.442    receptor/i_clk_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  receptor/FSM_onehot_present_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  receptor/FSM_onehot_present_state_reg[5]/Q
                         net (fo=3, routed)           0.205     1.775    receptor/FSM_onehot_present_state_reg_n_1_[5]
    SLICE_X32Y34         FDRE                                         r  receptor/FSM_onehot_next_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.141ns (41.420%)  route 0.199ns (58.580%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.558     1.441    receptor/i_clk_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  receptor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.199     1.782    receptor/FSM_onehot_present_state_reg_n_1_[9]
    SLICE_X32Y34         FDRE                                         r  receptor/FSM_onehot_next_state_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1305 Endpoints
Min Delay          1305 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/actual_memory_adress_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/reg_instruccion_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.262ns  (logic 1.076ns (14.818%)  route 6.186ns (85.183%))
  Logic Levels:           6  (FDRE=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  transmisor/actual_memory_adress_reg[3]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  transmisor/actual_memory_adress_reg[3]/Q
                         net (fo=4, routed)           1.208     1.664    etapa_id/gp/rs_dir_tmp_reg[4]_0[3]
    SLICE_X28Y19         LUT3 (Prop_lut3_I1_O)        0.124     1.788 f  etapa_id/gp/registros[31][31]_i_6/O
                         net (fo=27, routed)          1.419     3.207    etapa_id/gp_n_2
    SLICE_X44Y24         LUT6 (Prop_lut6_I1_O)        0.124     3.331 r  etapa_id/o_rs_inferred_i_35/O
                         net (fo=1, routed)           0.280     3.611    etapa_id/o_rs_inferred_i_35_n_1
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.735 r  etapa_id/o_rs_inferred_i_33/O
                         net (fo=32, routed)          1.261     4.996    etapa_id/gp/rs_tmp_reg[0]
    SLICE_X44Y31         LUT3 (Prop_lut3_I1_O)        0.124     5.120 r  etapa_id/gp/o_rs_inferred_i_16/O
                         net (fo=2, routed)           2.018     7.138    transmisor/reg_instruccion_reg[31]_0[16]
    SLICE_X44Y15         LUT4 (Prop_lut4_I1_O)        0.124     7.262 r  transmisor/reg_instruccion[16]_i_1/O
                         net (fo=1, routed)           0.000     7.262    transmisor/p_1_in__0[16]
    SLICE_X44Y15         FDRE                                         r  transmisor/reg_instruccion_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        1.442     4.783    transmisor/i_clk_IBUF_BUFG
    SLICE_X44Y15         FDRE                                         r  transmisor/reg_instruccion_reg[16]/C

Slack:                    inf
  Source:                 transmisor/actual_memory_adress_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/reg_instruccion_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.173ns  (logic 1.076ns (15.001%)  route 6.097ns (84.999%))
  Logic Levels:           6  (FDRE=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  transmisor/actual_memory_adress_reg[3]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  transmisor/actual_memory_adress_reg[3]/Q
                         net (fo=4, routed)           1.208     1.664    etapa_id/gp/rs_dir_tmp_reg[4]_0[3]
    SLICE_X28Y19         LUT3 (Prop_lut3_I1_O)        0.124     1.788 f  etapa_id/gp/registros[31][31]_i_6/O
                         net (fo=27, routed)          1.419     3.207    etapa_id/gp_n_2
    SLICE_X44Y24         LUT6 (Prop_lut6_I1_O)        0.124     3.331 r  etapa_id/o_rs_inferred_i_35/O
                         net (fo=1, routed)           0.280     3.611    etapa_id/o_rs_inferred_i_35_n_1
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.735 r  etapa_id/o_rs_inferred_i_33/O
                         net (fo=32, routed)          1.135     4.870    etapa_id/gp/rs_tmp_reg[0]
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.994 r  etapa_id/gp/o_rs_inferred_i_6/O
                         net (fo=2, routed)           2.055     7.049    transmisor/reg_instruccion_reg[31]_0[26]
    SLICE_X45Y12         LUT4 (Prop_lut4_I1_O)        0.124     7.173 r  transmisor/reg_instruccion[26]_i_1/O
                         net (fo=1, routed)           0.000     7.173    transmisor/p_1_in__0[26]
    SLICE_X45Y12         FDRE                                         r  transmisor/reg_instruccion_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        1.444     4.785    transmisor/i_clk_IBUF_BUFG
    SLICE_X45Y12         FDRE                                         r  transmisor/reg_instruccion_reg[26]/C

Slack:                    inf
  Source:                 transmisor/actual_memory_adress_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/reg_instruccion_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.108ns  (logic 1.076ns (15.138%)  route 6.032ns (84.862%))
  Logic Levels:           6  (FDRE=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  transmisor/actual_memory_adress_reg[3]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  transmisor/actual_memory_adress_reg[3]/Q
                         net (fo=4, routed)           1.208     1.664    etapa_id/gp/rs_dir_tmp_reg[4]_0[3]
    SLICE_X28Y19         LUT3 (Prop_lut3_I1_O)        0.124     1.788 f  etapa_id/gp/registros[31][31]_i_6/O
                         net (fo=27, routed)          1.419     3.207    etapa_id/gp_n_2
    SLICE_X44Y24         LUT6 (Prop_lut6_I1_O)        0.124     3.331 r  etapa_id/o_rs_inferred_i_35/O
                         net (fo=1, routed)           0.280     3.611    etapa_id/o_rs_inferred_i_35_n_1
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.735 r  etapa_id/o_rs_inferred_i_33/O
                         net (fo=32, routed)          1.236     4.971    etapa_id/gp/rs_tmp_reg[0]
    SLICE_X52Y28         LUT3 (Prop_lut3_I1_O)        0.124     5.095 r  etapa_id/gp/o_rs_inferred_i_21/O
                         net (fo=2, routed)           1.889     6.984    transmisor/reg_instruccion_reg[31]_0[11]
    SLICE_X47Y13         LUT4 (Prop_lut4_I1_O)        0.124     7.108 r  transmisor/reg_instruccion[11]_i_1/O
                         net (fo=1, routed)           0.000     7.108    transmisor/p_1_in__0[11]
    SLICE_X47Y13         FDRE                                         r  transmisor/reg_instruccion_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        1.443     4.784    transmisor/i_clk_IBUF_BUFG
    SLICE_X47Y13         FDRE                                         r  transmisor/reg_instruccion_reg[11]/C

Slack:                    inf
  Source:                 transmisor/actual_memory_adress_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/reg_instruccion_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.057ns  (logic 1.076ns (15.247%)  route 5.981ns (84.753%))
  Logic Levels:           6  (FDRE=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  transmisor/actual_memory_adress_reg[3]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  transmisor/actual_memory_adress_reg[3]/Q
                         net (fo=4, routed)           1.208     1.664    etapa_id/gp/rs_dir_tmp_reg[4]_0[3]
    SLICE_X28Y19         LUT3 (Prop_lut3_I1_O)        0.124     1.788 f  etapa_id/gp/registros[31][31]_i_6/O
                         net (fo=27, routed)          1.419     3.207    etapa_id/gp_n_2
    SLICE_X44Y24         LUT6 (Prop_lut6_I1_O)        0.124     3.331 r  etapa_id/o_rs_inferred_i_35/O
                         net (fo=1, routed)           0.280     3.611    etapa_id/o_rs_inferred_i_35_n_1
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.735 r  etapa_id/o_rs_inferred_i_33/O
                         net (fo=32, routed)          1.492     5.227    etapa_id/gp/rs_tmp_reg[0]
    SLICE_X37Y25         LUT3 (Prop_lut3_I1_O)        0.124     5.351 r  etapa_id/gp/o_rs_inferred_i_5/O
                         net (fo=2, routed)           1.582     6.933    transmisor/reg_instruccion_reg[31]_0[27]
    SLICE_X39Y15         LUT4 (Prop_lut4_I1_O)        0.124     7.057 r  transmisor/reg_instruccion[27]_i_1/O
                         net (fo=1, routed)           0.000     7.057    transmisor/p_1_in__0[27]
    SLICE_X39Y15         FDRE                                         r  transmisor/reg_instruccion_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        1.439     4.780    transmisor/i_clk_IBUF_BUFG
    SLICE_X39Y15         FDRE                                         r  transmisor/reg_instruccion_reg[27]/C

Slack:                    inf
  Source:                 transmisor/actual_memory_adress_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/reg_instruccion_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.007ns  (logic 1.076ns (15.357%)  route 5.931ns (84.643%))
  Logic Levels:           6  (FDRE=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  transmisor/actual_memory_adress_reg[3]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  transmisor/actual_memory_adress_reg[3]/Q
                         net (fo=4, routed)           1.208     1.664    etapa_id/gp/rs_dir_tmp_reg[4]_0[3]
    SLICE_X28Y19         LUT3 (Prop_lut3_I1_O)        0.124     1.788 f  etapa_id/gp/registros[31][31]_i_6/O
                         net (fo=27, routed)          1.419     3.207    etapa_id/gp_n_2
    SLICE_X44Y24         LUT6 (Prop_lut6_I1_O)        0.124     3.331 r  etapa_id/o_rs_inferred_i_35/O
                         net (fo=1, routed)           0.280     3.611    etapa_id/o_rs_inferred_i_35_n_1
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.735 r  etapa_id/o_rs_inferred_i_33/O
                         net (fo=32, routed)          1.007     4.742    etapa_id/gp/rs_tmp_reg[0]
    SLICE_X43Y32         LUT3 (Prop_lut3_I1_O)        0.124     4.866 r  etapa_id/gp/o_rs_inferred_i_20/O
                         net (fo=2, routed)           2.017     6.883    transmisor/reg_instruccion_reg[31]_0[12]
    SLICE_X43Y12         LUT4 (Prop_lut4_I1_O)        0.124     7.007 r  transmisor/reg_instruccion[12]_i_1/O
                         net (fo=1, routed)           0.000     7.007    transmisor/p_1_in__0[12]
    SLICE_X43Y12         FDRE                                         r  transmisor/reg_instruccion_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        1.443     4.784    transmisor/i_clk_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  transmisor/reg_instruccion_reg[12]/C

Slack:                    inf
  Source:                 transmisor/actual_memory_adress_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/reg_instruccion_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.006ns  (logic 1.076ns (15.359%)  route 5.930ns (84.641%))
  Logic Levels:           6  (FDRE=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  transmisor/actual_memory_adress_reg[3]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  transmisor/actual_memory_adress_reg[3]/Q
                         net (fo=4, routed)           1.208     1.664    etapa_id/gp/rs_dir_tmp_reg[4]_0[3]
    SLICE_X28Y19         LUT3 (Prop_lut3_I1_O)        0.124     1.788 f  etapa_id/gp/registros[31][31]_i_6/O
                         net (fo=27, routed)          1.419     3.207    etapa_id/gp_n_2
    SLICE_X44Y24         LUT6 (Prop_lut6_I1_O)        0.124     3.331 r  etapa_id/o_rs_inferred_i_35/O
                         net (fo=1, routed)           0.280     3.611    etapa_id/o_rs_inferred_i_35_n_1
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.735 r  etapa_id/o_rs_inferred_i_33/O
                         net (fo=32, routed)          1.269     5.004    etapa_id/gp/rs_tmp_reg[0]
    SLICE_X50Y28         LUT3 (Prop_lut3_I1_O)        0.124     5.128 r  etapa_id/gp/o_rs_inferred_i_32/O
                         net (fo=2, routed)           1.753     6.882    transmisor/reg_instruccion_reg[31]_0[0]
    SLICE_X45Y13         LUT5 (Prop_lut5_I1_O)        0.124     7.006 r  transmisor/reg_instruccion[0]_i_1/O
                         net (fo=1, routed)           0.000     7.006    transmisor/p_1_in__0[0]
    SLICE_X45Y13         FDRE                                         r  transmisor/reg_instruccion_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        1.443     4.784    transmisor/i_clk_IBUF_BUFG
    SLICE_X45Y13         FDRE                                         r  transmisor/reg_instruccion_reg[0]/C

Slack:                    inf
  Source:                 transmisor/actual_memory_adress_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/reg_instruccion_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.929ns  (logic 1.076ns (15.529%)  route 5.853ns (84.471%))
  Logic Levels:           6  (FDRE=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  transmisor/actual_memory_adress_reg[3]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  transmisor/actual_memory_adress_reg[3]/Q
                         net (fo=4, routed)           1.208     1.664    etapa_id/gp/rs_dir_tmp_reg[4]_0[3]
    SLICE_X28Y19         LUT3 (Prop_lut3_I1_O)        0.124     1.788 f  etapa_id/gp/registros[31][31]_i_6/O
                         net (fo=27, routed)          1.419     3.207    etapa_id/gp_n_2
    SLICE_X44Y24         LUT6 (Prop_lut6_I1_O)        0.124     3.331 r  etapa_id/o_rs_inferred_i_35/O
                         net (fo=1, routed)           0.280     3.611    etapa_id/o_rs_inferred_i_35_n_1
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.735 r  etapa_id/o_rs_inferred_i_33/O
                         net (fo=32, routed)          1.448     5.183    etapa_id/gp/rs_tmp_reg[0]
    SLICE_X41Y28         LUT3 (Prop_lut3_I1_O)        0.124     5.307 r  etapa_id/gp/o_rs_inferred_i_24/O
                         net (fo=2, routed)           1.498     6.805    transmisor/reg_instruccion_reg[31]_0[8]
    SLICE_X44Y15         LUT5 (Prop_lut5_I1_O)        0.124     6.929 r  transmisor/reg_instruccion[8]_i_1/O
                         net (fo=1, routed)           0.000     6.929    transmisor/p_1_in__0[8]
    SLICE_X44Y15         FDRE                                         r  transmisor/reg_instruccion_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        1.442     4.783    transmisor/i_clk_IBUF_BUFG
    SLICE_X44Y15         FDRE                                         r  transmisor/reg_instruccion_reg[8]/C

Slack:                    inf
  Source:                 transmisor/actual_memory_adress_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/reg_instruccion_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.915ns  (logic 1.076ns (15.561%)  route 5.839ns (84.439%))
  Logic Levels:           6  (FDRE=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  transmisor/actual_memory_adress_reg[3]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  transmisor/actual_memory_adress_reg[3]/Q
                         net (fo=4, routed)           1.208     1.664    etapa_id/gp/rs_dir_tmp_reg[4]_0[3]
    SLICE_X28Y19         LUT3 (Prop_lut3_I1_O)        0.124     1.788 f  etapa_id/gp/registros[31][31]_i_6/O
                         net (fo=27, routed)          1.419     3.207    etapa_id/gp_n_2
    SLICE_X44Y24         LUT6 (Prop_lut6_I1_O)        0.124     3.331 r  etapa_id/o_rs_inferred_i_35/O
                         net (fo=1, routed)           0.280     3.611    etapa_id/o_rs_inferred_i_35_n_1
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.735 r  etapa_id/o_rs_inferred_i_33/O
                         net (fo=32, routed)          1.130     4.865    etapa_id/gp/rs_tmp_reg[0]
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.989 r  etapa_id/gp/o_rs_inferred_i_30/O
                         net (fo=2, routed)           1.802     6.791    transmisor/reg_instruccion_reg[31]_0[2]
    SLICE_X45Y12         LUT5 (Prop_lut5_I1_O)        0.124     6.915 r  transmisor/reg_instruccion[2]_i_1/O
                         net (fo=1, routed)           0.000     6.915    transmisor/p_1_in__0[2]
    SLICE_X45Y12         FDRE                                         r  transmisor/reg_instruccion_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        1.444     4.785    transmisor/i_clk_IBUF_BUFG
    SLICE_X45Y12         FDRE                                         r  transmisor/reg_instruccion_reg[2]/C

Slack:                    inf
  Source:                 transmisor/actual_memory_adress_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/reg_instruccion_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.890ns  (logic 1.076ns (15.618%)  route 5.814ns (84.382%))
  Logic Levels:           6  (FDRE=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  transmisor/actual_memory_adress_reg[3]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  transmisor/actual_memory_adress_reg[3]/Q
                         net (fo=4, routed)           1.208     1.664    etapa_id/gp/rs_dir_tmp_reg[4]_0[3]
    SLICE_X28Y19         LUT3 (Prop_lut3_I1_O)        0.124     1.788 f  etapa_id/gp/registros[31][31]_i_6/O
                         net (fo=27, routed)          1.419     3.207    etapa_id/gp_n_2
    SLICE_X44Y24         LUT6 (Prop_lut6_I1_O)        0.124     3.331 r  etapa_id/o_rs_inferred_i_35/O
                         net (fo=1, routed)           0.280     3.611    etapa_id/o_rs_inferred_i_35_n_1
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.735 r  etapa_id/o_rs_inferred_i_33/O
                         net (fo=32, routed)          1.242     4.976    etapa_id/gp/rs_tmp_reg[0]
    SLICE_X48Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.100 r  etapa_id/gp/o_rs_inferred_i_23/O
                         net (fo=2, routed)           1.665     6.766    transmisor/reg_instruccion_reg[31]_0[9]
    SLICE_X47Y15         LUT5 (Prop_lut5_I1_O)        0.124     6.890 r  transmisor/reg_instruccion[9]_i_1/O
                         net (fo=1, routed)           0.000     6.890    transmisor/p_1_in__0[9]
    SLICE_X47Y15         FDRE                                         r  transmisor/reg_instruccion_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        1.442     4.783    transmisor/i_clk_IBUF_BUFG
    SLICE_X47Y15         FDRE                                         r  transmisor/reg_instruccion_reg[9]/C

Slack:                    inf
  Source:                 transmisor/actual_memory_adress_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/reg_instruccion_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.820ns  (logic 1.076ns (15.777%)  route 5.744ns (84.223%))
  Logic Levels:           6  (FDRE=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  transmisor/actual_memory_adress_reg[3]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  transmisor/actual_memory_adress_reg[3]/Q
                         net (fo=4, routed)           1.208     1.664    etapa_id/gp/rs_dir_tmp_reg[4]_0[3]
    SLICE_X28Y19         LUT3 (Prop_lut3_I1_O)        0.124     1.788 f  etapa_id/gp/registros[31][31]_i_6/O
                         net (fo=27, routed)          1.419     3.207    etapa_id/gp_n_2
    SLICE_X44Y24         LUT6 (Prop_lut6_I1_O)        0.124     3.331 r  etapa_id/o_rs_inferred_i_35/O
                         net (fo=1, routed)           0.280     3.611    etapa_id/o_rs_inferred_i_35_n_1
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.735 r  etapa_id/o_rs_inferred_i_33/O
                         net (fo=32, routed)          1.036     4.771    etapa_id/gp/rs_tmp_reg[0]
    SLICE_X48Y30         LUT3 (Prop_lut3_I1_O)        0.124     4.895 r  etapa_id/gp/o_rs_inferred_i_25/O
                         net (fo=2, routed)           1.802     6.696    transmisor/reg_instruccion_reg[31]_0[7]
    SLICE_X47Y15         LUT5 (Prop_lut5_I1_O)        0.124     6.820 r  transmisor/reg_instruccion[7]_i_1/O
                         net (fo=1, routed)           0.000     6.820    transmisor/p_1_in__0[7]
    SLICE_X47Y15         FDRE                                         r  transmisor/reg_instruccion_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        1.442     4.783    transmisor/i_clk_IBUF_BUFG
    SLICE_X47Y15         FDRE                                         r  transmisor/reg_instruccion_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/next_send_data_memory_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/send_data_memory_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE                         0.000     0.000 r  transmisor/next_send_data_memory_reg/C
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/next_send_data_memory_reg/Q
                         net (fo=1, routed)           0.102     0.243    transmisor/next_send_data_memory_reg_n_1
    SLICE_X38Y6          FDRE                                         r  transmisor/send_data_memory_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.832     1.959    transmisor/i_clk_IBUF_BUFG
    SLICE_X38Y6          FDRE                                         r  transmisor/send_data_memory_reg/C

Slack:                    inf
  Source:                 transmisor/next_send_pc_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/send_pc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE                         0.000     0.000 r  transmisor/next_send_pc_reg/C
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/next_send_pc_reg/Q
                         net (fo=1, routed)           0.102     0.243    transmisor/next_send_pc_reg_n_1
    SLICE_X38Y6          FDRE                                         r  transmisor/send_pc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.832     1.959    transmisor/i_clk_IBUF_BUFG
    SLICE_X38Y6          FDRE                                         r  transmisor/send_pc_reg/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[7]/C
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[7]/Q
                         net (fo=1, routed)           0.103     0.244    receptor/FSM_onehot_next_state_reg_n_1_[7]
    SLICE_X31Y34         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.826     1.953    receptor/i_clk_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.821%)  route 0.103ns (42.179%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[6]/C
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[6]/Q
                         net (fo=1, routed)           0.103     0.244    receptor/FSM_onehot_next_state_reg_n_1_[6]
    SLICE_X31Y34         FDRE                                         r  receptor/FSM_onehot_present_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.826     1.953    receptor/i_clk_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  receptor/FSM_onehot_present_state_reg[6]/C

Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.352%)  route 0.116ns (47.648%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE                         0.000     0.000 r  FSM_onehot_next_state_reg[2]/C
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.116     0.244    FSM_onehot_next_state_reg_n_1_[2]
    SLICE_X34Y28         FDRE                                         r  FSM_onehot_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.819     1.946    i_clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  FSM_onehot_present_state_reg[2]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[0]/C
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  receptor/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.082     0.246    receptor/FSM_onehot_next_state_reg_n_1_[0]
    SLICE_X31Y34         FDSE                                         r  receptor/FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.826     1.953    receptor/i_clk_IBUF_BUFG
    SLICE_X31Y34         FDSE                                         r  receptor/FSM_onehot_present_state_reg[0]/C

Slack:                    inf
  Source:                 transmisor/next_rs_dir_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/rs_dir_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.746%)  route 0.112ns (44.254%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE                         0.000     0.000 r  transmisor/next_rs_dir_reg[1]/C
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/next_rs_dir_reg[1]/Q
                         net (fo=2, routed)           0.112     0.253    transmisor/next_rs_dir_reg_n_1_[1]
    SLICE_X32Y8          FDRE                                         r  transmisor/rs_dir_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.831     1.958    transmisor/i_clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  transmisor/rs_dir_reg[1]/C

Slack:                    inf
  Source:                 transmisor/next_rs_dir_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/rs_dir_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.116%)  route 0.115ns (44.884%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE                         0.000     0.000 r  transmisor/next_rs_dir_reg[2]/C
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/next_rs_dir_reg[2]/Q
                         net (fo=2, routed)           0.115     0.256    transmisor/next_rs_dir_reg_n_1_[2]
    SLICE_X32Y8          FDRE                                         r  transmisor/rs_dir_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.831     1.958    transmisor/i_clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  transmisor/rs_dir_reg[2]/C

Slack:                    inf
  Source:                 transmisor/FSM_sequential_next_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_sequential_present_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.115%)  route 0.115ns (44.885%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE                         0.000     0.000 r  transmisor/FSM_sequential_next_state_reg[3]/C
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/FSM_sequential_next_state_reg[3]/Q
                         net (fo=1, routed)           0.115     0.256    transmisor/next_state[3]
    SLICE_X36Y5          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.832     1.959    transmisor/i_clk_IBUF_BUFG
    SLICE_X36Y5          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[3]/C

Slack:                    inf
  Source:                 transmisor/next_memory_addr_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/memory_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE                         0.000     0.000 r  transmisor/next_memory_addr_reg[10]/C
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/next_memory_addr_reg[10]/Q
                         net (fo=2, routed)           0.094     0.258    transmisor/next_memory_addr_reg_n_1_[10]
    SLICE_X31Y6          FDRE                                         r  transmisor/memory_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1221, routed)        0.832     1.959    transmisor/i_clk_IBUF_BUFG
    SLICE_X31Y6          FDRE                                         r  transmisor/memory_addr_reg[10]/C





