20:36:21 DEBUG : Logs will be stored at '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/IDE.log'.
20:37:06 INFO  : Launching XSCT server: xsct -n  -interactive /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/temp_xsdb_launch_script.tcl
20:37:06 INFO  : Registering command handlers for Vitis TCF services
20:37:06 INFO  : Platform repository initialization has completed.
20:37:10 INFO  : XSCT server has started successfully.
20:37:10 INFO  : Successfully done setting XSCT server connection channel  
20:37:11 INFO  : plnx-install-location is set to ''
20:37:11 INFO  : Successfully done setting workspace for the tool. 
20:37:11 INFO  : Successfully done query RDI_DATADIR 
20:37:59 INFO  : Result from executing command 'getProjects': gpio_interrupt
20:37:59 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|/home/mg/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/home/mg/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/home/mg/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
20:38:17 INFO  : Result from executing command 'getProjects': gpio_interrupt
20:38:17 INFO  : Result from executing command 'getPlatforms': gpio_interrupt|/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt/export/gpio_interrupt/gpio_interrupt.xpfm;xilinx_zcu102_base_202310_1|/home/mg/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/home/mg/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/home/mg/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
20:40:01 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
20:40:15 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
20:41:47 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
20:42:24 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
20:43:02 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
20:43:22 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
20:43:41 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
20:44:22 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
20:45:08 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
20:45:18 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
20:46:46 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
20:48:02 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
20:48:30 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
20:50:18 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
20:55:54 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
20:56:17 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
20:56:43 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
20:56:56 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
20:58:06 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
20:58:21 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
21:01:05 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
21:02:58 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
21:05:01 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
21:05:31 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
21:06:32 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
21:06:44 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
21:09:13 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
21:09:31 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
21:09:50 INFO  : XRT server has started successfully on port '4354'
21:09:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7A823A' is selected.
21:09:51 INFO  : 'jtag frequency' command is executed.
21:09:51 INFO  : Context for 'APU' is selected.
21:09:51 INFO  : System reset is completed.
21:09:54 INFO  : 'after 3000' command is executed.
21:09:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}' command is executed.
21:09:55 INFO  : Device configured successfully with "/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw/_ide/bitstream/subsystem_db_wrapper.bit"
21:09:55 INFO  : Context for 'APU' is selected.
21:09:55 INFO  : Hardware design and registers information is loaded from '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt/export/gpio_interrupt/hw/subsystem_db_wrapper.xsa'.
21:09:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:55 INFO  : Context for 'APU' is selected.
21:09:55 INFO  : Sourcing of '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw/_ide/psinit/ps7_init.tcl' is done.
21:09:56 INFO  : 'ps7_init' command is executed.
21:09:56 INFO  : 'ps7_post_config' command is executed.
21:09:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:56 INFO  : The application '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw/Debug/gpio_interrupt_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}
fpga -file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw/_ide/bitstream/subsystem_db_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt/export/gpio_interrupt/hw/subsystem_db_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw/Debug/gpio_interrupt_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:56 INFO  : 'con' command is executed.
21:09:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:09:56 INFO  : Launch script is exported to file '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw_system/_ide/scripts/systemdebugger_gpio_interrupt_sw_system_standalone.tcl'
21:11:03 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
21:11:31 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
21:11:45 INFO  : Disconnected from the channel tcfchan#21.
21:11:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:11:55 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:12:20 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
21:12:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7A823A' is selected.
21:12:29 INFO  : 'jtag frequency' command is executed.
21:12:29 INFO  : Context for 'APU' is selected.
21:12:29 INFO  : System reset is completed.
21:12:32 INFO  : 'after 3000' command is executed.
21:12:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}' command is executed.
21:12:34 INFO  : Device configured successfully with "/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw/_ide/bitstream/subsystem_db_wrapper.bit"
21:12:34 INFO  : Context for 'APU' is selected.
21:12:34 INFO  : Hardware design and registers information is loaded from '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt/export/gpio_interrupt/hw/subsystem_db_wrapper.xsa'.
21:12:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:34 INFO  : Context for 'APU' is selected.
21:12:34 INFO  : Sourcing of '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw/_ide/psinit/ps7_init.tcl' is done.
21:12:34 INFO  : 'ps7_init' command is executed.
21:12:34 INFO  : 'ps7_post_config' command is executed.
21:12:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:34 INFO  : The application '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw/Debug/gpio_interrupt_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}
fpga -file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw/_ide/bitstream/subsystem_db_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt/export/gpio_interrupt/hw/subsystem_db_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw/Debug/gpio_interrupt_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:34 INFO  : 'con' command is executed.
21:12:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:12:34 INFO  : Launch script is exported to file '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw_system/_ide/scripts/systemdebugger_gpio_interrupt_sw_system_standalone.tcl'
21:23:41 INFO  : Disconnected from the channel tcfchan#24.
14:10:09 DEBUG : Logs will be stored at '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/IDE.log'.
14:10:10 INFO  : Launching XSCT server: xsct -n  -interactive /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/temp_xsdb_launch_script.tcl
14:10:13 INFO  : XSCT server has started successfully.
14:10:13 INFO  : Successfully done setting XSCT server connection channel  
14:10:13 INFO  : plnx-install-location is set to ''
14:10:13 INFO  : Successfully done setting workspace for the tool. 
14:11:22 INFO  : Registering command handlers for Vitis TCF services
14:11:23 INFO  : Successfully done query RDI_DATADIR 
14:11:23 INFO  : Platform repository initialization has completed.
14:12:51 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
14:12:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt/export/gpio_interrupt/hw/subsystem_db_wrapper.xsa is already opened

14:14:11 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
14:14:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt/export/gpio_interrupt/hw/subsystem_db_wrapper.xsa is already opened

14:14:27 INFO  : XRT server has started successfully on port '4352'
14:14:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7A823A' is selected.
14:14:27 INFO  : 'jtag frequency' command is executed.
14:14:27 INFO  : Context for 'APU' is selected.
14:14:28 INFO  : System reset is completed.
14:14:31 INFO  : 'after 3000' command is executed.
14:14:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}' command is executed.
14:14:32 INFO  : Device configured successfully with "/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw/_ide/bitstream/subsystem_db_wrapper.bit"
14:14:32 INFO  : Context for 'APU' is selected.
14:14:32 INFO  : Hardware design and registers information is loaded from '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt/export/gpio_interrupt/hw/subsystem_db_wrapper.xsa'.
14:14:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:32 INFO  : Context for 'APU' is selected.
14:14:32 INFO  : Sourcing of '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw/_ide/psinit/ps7_init.tcl' is done.
14:14:32 INFO  : 'ps7_init' command is executed.
14:14:32 INFO  : 'ps7_post_config' command is executed.
14:14:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:33 INFO  : The application '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw/Debug/gpio_interrupt_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}
fpga -file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw/_ide/bitstream/subsystem_db_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt/export/gpio_interrupt/hw/subsystem_db_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw/Debug/gpio_interrupt_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:33 INFO  : 'con' command is executed.
14:14:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:14:33 INFO  : Launch script is exported to file '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw_system/_ide/scripts/systemdebugger_gpio_interrupt_sw_system_standalone.tcl'
14:16:19 INFO  : Checking for BSP changes to sync application flags for project 'gpio_interrupt_sw'...
14:16:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt/export/gpio_interrupt/hw/subsystem_db_wrapper.xsa is already opened

14:16:34 INFO  : Disconnected from the channel tcfchan#3.
14:16:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:16:44 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:16:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7A823A' is selected.
14:16:53 INFO  : 'jtag frequency' command is executed.
14:16:53 INFO  : Context for 'APU' is selected.
14:16:53 INFO  : System reset is completed.
14:16:56 INFO  : 'after 3000' command is executed.
14:16:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}' command is executed.
14:16:57 INFO  : Device configured successfully with "/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw/_ide/bitstream/subsystem_db_wrapper.bit"
14:16:57 INFO  : Context for 'APU' is selected.
14:16:59 INFO  : Hardware design and registers information is loaded from '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt/export/gpio_interrupt/hw/subsystem_db_wrapper.xsa'.
14:16:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:59 INFO  : Context for 'APU' is selected.
14:16:59 INFO  : Sourcing of '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw/_ide/psinit/ps7_init.tcl' is done.
14:16:59 INFO  : 'ps7_init' command is executed.
14:16:59 INFO  : 'ps7_post_config' command is executed.
14:16:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:59 INFO  : The application '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw/Debug/gpio_interrupt_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}
fpga -file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw/_ide/bitstream/subsystem_db_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt/export/gpio_interrupt/hw/subsystem_db_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw/Debug/gpio_interrupt_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:00 INFO  : 'con' command is executed.
14:17:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:17:00 INFO  : Launch script is exported to file '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/interrupt_gpio/software/gpio_interrupt_sw_system/_ide/scripts/systemdebugger_gpio_interrupt_sw_system_standalone.tcl'
15:00:23 INFO  : Disconnected from the channel tcfchan#5.
