{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1547315118107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547315118107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 13 01:45:17 2019 " "Processing started: Sun Jan 13 01:45:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547315118107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1547315118107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSO -c DSO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSO -c DSO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1547315118107 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1547315118854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad_ctr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ad_ctr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD_ctr-rtl " "Found design unit 1: AD_ctr-rtl" {  } { { "AD_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/AD_ctr.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315119337 ""} { "Info" "ISGN_ENTITY_NAME" "1 AD_ctr " "Found entity 1: AD_ctr" {  } { { "AD_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/AD_ctr.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315119337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315119337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addr_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_counter-rtl " "Found design unit 1: addr_counter-rtl" {  } { { "addr_counter.vhd" "" { Text "E:/Quartus/VHDL/DSO/addr_counter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315119340 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "addr_counter.vhd" "" { Text "E:/Quartus/VHDL/DSO/addr_counter.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315119340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315119340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "biplexers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file biplexers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 biplexers-rtl " "Found design unit 1: biplexers-rtl" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315119343 ""} { "Info" "ISGN_ENTITY_NAME" "1 biplexers " "Found entity 1: biplexers" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315119343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315119343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dso.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dso.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DSO " "Found entity 1: DSO" {  } { { "DSO.bdf" "" { Schematic "E:/Quartus/VHDL/DSO/DSO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315119346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315119346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "E:/Quartus/VHDL/DSO/FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315119351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315119351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_ctr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_ctr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO_ctr-bhv " "Found design unit 1: FIFO_ctr-bhv" {  } { { "FIFO_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/FIFO_ctr.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315119354 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_ctr " "Found entity 1: FIFO_ctr" {  } { { "FIFO_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/FIFO_ctr.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315119354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315119354 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "measuring.v(167) " "Verilog HDL information at measuring.v(167): always construct contains both blocking and non-blocking assignments" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 167 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1547315119357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "measuring.v 1 1 " "Found 1 design units, including 1 entities, in source file measuring.v" { { "Info" "ISGN_ENTITY_NAME" "1 measuring " "Found entity 1: measuring" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315119357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315119357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "E:/Quartus/VHDL/DSO/PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315119360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315119360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL/PLL_0002.v" "" { Text "E:/Quartus/VHDL/DSO/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315119363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315119363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "E:/Quartus/VHDL/DSO/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315119367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315119367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_ctr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_ctr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_ctr-rtl " "Found design unit 1: RAM_ctr-rtl" {  } { { "RAM_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/RAM_ctr.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315119371 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_ctr " "Found entity 1: RAM_ctr" {  } { { "RAM_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/RAM_ctr.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315119371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315119371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_save.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_save.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_save " "Found entity 1: RAM_save" {  } { { "RAM_save.v" "" { Text "E:/Quartus/VHDL/DSO/RAM_save.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315119375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315119375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_save_ctr.vhd 1 1 " "Found 1 design units, including 1 entities, in source file ram_save_ctr.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_save_ctr " "Found entity 1: RAM_save_ctr" {  } { { "RAM_save_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/RAM_save_ctr.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315119379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315119379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger_sec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trigger_sec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigger_sec-rtl " "Found design unit 1: trigger_sec-rtl" {  } { { "trigger_sec.vhd" "" { Text "E:/Quartus/VHDL/DSO/trigger_sec.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315119383 ""} { "Info" "ISGN_ENTITY_NAME" "1 trigger_sec " "Found entity 1: trigger_sec" {  } { { "trigger_sec.vhd" "" { Text "E:/Quartus/VHDL/DSO/trigger_sec.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315119383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315119383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctr " "Found entity 1: vga_ctr" {  } { { "vga_ctr.v" "" { Text "E:/Quartus/VHDL/DSO/vga_ctr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315119388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315119388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adtest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ADtest " "Found entity 1: ADtest" {  } { { "ADtest.bdf" "" { Schematic "E:/Quartus/VHDL/DSO/ADtest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315119390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315119390 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DSO " "Elaborating entity \"DSO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1547315119679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD_ctr AD_ctr:DSO_AD_ctr " "Elaborating entity \"AD_ctr\" for hierarchy \"AD_ctr:DSO_AD_ctr\"" {  } { { "DSO.bdf" "DSO_AD_ctr" { Schematic "E:/Quartus/VHDL/DSO/DSO.bdf" { { 104 256 480 216 "DSO_AD_ctr" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119684 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "InitData AD_ctr.vhd(49) " "VHDL Signal Declaration warning at AD_ctr.vhd(49): used explicit default value for signal \"InitData\" because signal was never assigned a value" {  } { { "AD_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/AD_ctr.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1547315119686 "|DSO|AD_ctr:DSO_AD_ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InitData AD_ctr.vhd(146) " "VHDL Process Statement warning at AD_ctr.vhd(146): signal \"InitData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/AD_ctr.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1547315119686 "|DSO|AD_ctr:DSO_AD_ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter AD_ctr.vhd(146) " "VHDL Process Statement warning at AD_ctr.vhd(146): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/AD_ctr.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1547315119686 "|DSO|AD_ctr:DSO_AD_ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk AD_ctr.vhd(147) " "VHDL Process Statement warning at AD_ctr.vhd(147): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/AD_ctr.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1547315119686 "|DSO|AD_ctr:DSO_AD_ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk AD_ctr.vhd(154) " "VHDL Process Statement warning at AD_ctr.vhd(154): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/AD_ctr.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1547315119686 "|DSO|AD_ctr:DSO_AD_ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk AD_ctr.vhd(160) " "VHDL Process Statement warning at AD_ctr.vhd(160): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/AD_ctr.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1547315119686 "|DSO|AD_ctr:DSO_AD_ctr"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ADC_CONVS AD_ctr.vhd(137) " "VHDL Process Statement warning at AD_ctr.vhd(137): inferring latch(es) for signal or variable \"ADC_CONVS\", which holds its previous value in one or more paths through the process" {  } { { "AD_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/AD_ctr.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1547315119686 "|DSO|AD_ctr:DSO_AD_ctr"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ADC_SCLK AD_ctr.vhd(137) " "VHDL Process Statement warning at AD_ctr.vhd(137): inferring latch(es) for signal or variable \"ADC_SCLK\", which holds its previous value in one or more paths through the process" {  } { { "AD_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/AD_ctr.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1547315119686 "|DSO|AD_ctr:DSO_AD_ctr"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ADC_DIN AD_ctr.vhd(137) " "VHDL Process Statement warning at AD_ctr.vhd(137): inferring latch(es) for signal or variable \"ADC_DIN\", which holds its previous value in one or more paths through the process" {  } { { "AD_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/AD_ctr.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1547315119686 "|DSO|AD_ctr:DSO_AD_ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data AD_ctr.vhd(193) " "VHDL Process Statement warning at AD_ctr.vhd(193): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/AD_ctr.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1547315119686 "|DSO|AD_ctr:DSO_AD_ctr"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q AD_ctr.vhd(190) " "VHDL Process Statement warning at AD_ctr.vhd(190): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "AD_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/AD_ctr.vhd" 190 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1547315119686 "|DSO|AD_ctr:DSO_AD_ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] AD_ctr.vhd(190) " "Inferred latch for \"q\[0\]\" at AD_ctr.vhd(190)" {  } { { "AD_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/AD_ctr.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119686 "|DSO|AD_ctr:DSO_AD_ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] AD_ctr.vhd(190) " "Inferred latch for \"q\[1\]\" at AD_ctr.vhd(190)" {  } { { "AD_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/AD_ctr.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119686 "|DSO|AD_ctr:DSO_AD_ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] AD_ctr.vhd(190) " "Inferred latch for \"q\[2\]\" at AD_ctr.vhd(190)" {  } { { "AD_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/AD_ctr.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119686 "|DSO|AD_ctr:DSO_AD_ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] AD_ctr.vhd(190) " "Inferred latch for \"q\[3\]\" at AD_ctr.vhd(190)" {  } { { "AD_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/AD_ctr.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119686 "|DSO|AD_ctr:DSO_AD_ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] AD_ctr.vhd(190) " "Inferred latch for \"q\[4\]\" at AD_ctr.vhd(190)" {  } { { "AD_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/AD_ctr.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119686 "|DSO|AD_ctr:DSO_AD_ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] AD_ctr.vhd(190) " "Inferred latch for \"q\[5\]\" at AD_ctr.vhd(190)" {  } { { "AD_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/AD_ctr.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119686 "|DSO|AD_ctr:DSO_AD_ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] AD_ctr.vhd(190) " "Inferred latch for \"q\[6\]\" at AD_ctr.vhd(190)" {  } { { "AD_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/AD_ctr.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119687 "|DSO|AD_ctr:DSO_AD_ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] AD_ctr.vhd(190) " "Inferred latch for \"q\[7\]\" at AD_ctr.vhd(190)" {  } { { "AD_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/AD_ctr.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119687 "|DSO|AD_ctr:DSO_AD_ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] AD_ctr.vhd(190) " "Inferred latch for \"q\[8\]\" at AD_ctr.vhd(190)" {  } { { "AD_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/AD_ctr.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119687 "|DSO|AD_ctr:DSO_AD_ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] AD_ctr.vhd(190) " "Inferred latch for \"q\[9\]\" at AD_ctr.vhd(190)" {  } { { "AD_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/AD_ctr.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119687 "|DSO|AD_ctr:DSO_AD_ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_DIN AD_ctr.vhd(137) " "Inferred latch for \"ADC_DIN\" at AD_ctr.vhd(137)" {  } { { "AD_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/AD_ctr.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119687 "|DSO|AD_ctr:DSO_AD_ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK AD_ctr.vhd(137) " "Inferred latch for \"ADC_SCLK\" at AD_ctr.vhd(137)" {  } { { "AD_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/AD_ctr.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119687 "|DSO|AD_ctr:DSO_AD_ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_CONVS AD_ctr.vhd(137) " "Inferred latch for \"ADC_CONVS\" at AD_ctr.vhd(137)" {  } { { "AD_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/AD_ctr.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119687 "|DSO|AD_ctr:DSO_AD_ctr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:DSO_PLL " "Elaborating entity \"PLL\" for hierarchy \"PLL:DSO_PLL\"" {  } { { "DSO.bdf" "DSO_PLL" { Schematic "E:/Quartus/VHDL/DSO/DSO.bdf" { { 448 80 240 632 "DSO_PLL" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0002 PLL:DSO_PLL\|PLL_0002:pll_inst " "Elaborating entity \"PLL_0002\" for hierarchy \"PLL:DSO_PLL\|PLL_0002:pll_inst\"" {  } { { "PLL.v" "pll_inst" { Text "E:/Quartus/VHDL/DSO/PLL.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL:DSO_PLL\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL:DSO_PLL\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "altera_pll_i" { Text "E:/Quartus/VHDL/DSO/PLL/PLL_0002.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119750 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntsel_temp altera_pll.v(398) " "Verilog HDL or VHDL warning at altera_pll.v(398): object \"cntsel_temp\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "d:/program/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1547315119756 "|DSO|PLL:DSO_PLL|PLL_0002:pll_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd altera_pll.v(400) " "Verilog HDL or VHDL warning at altera_pll.v(400): object \"gnd\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "d:/program/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1547315119756 "|DSO|PLL:DSO_PLL|PLL_0002:pll_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(295) " "Output port \"lvds_clk\" at altera_pll.v(295) has no driver" {  } { { "altera_pll.v" "" { Text "d:/program/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 295 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1547315119756 "|DSO|PLL:DSO_PLL|PLL_0002:pll_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(296) " "Output port \"loaden\" at altera_pll.v(296) has no driver" {  } { { "altera_pll.v" "" { Text "d:/program/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1547315119757 "|DSO|PLL:DSO_PLL|PLL_0002:pll_inst|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1547315119757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:DSO_PLL\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL:DSO_PLL\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "" { Text "E:/Quartus/VHDL/DSO/PLL/PLL_0002.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315119758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:DSO_PLL\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL:DSO_PLL\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 40.000000 MHz " "Parameter \"output_clock_frequency0\" = \"40.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0.800000 MHz " "Parameter \"output_clock_frequency2\" = \"0.800000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119760 ""}  } { { "PLL/PLL_0002.v" "" { Text "E:/Quartus/VHDL/DSO/PLL/PLL_0002.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547315119760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctr vga_ctr:DSO_VGA " "Elaborating entity \"vga_ctr\" for hierarchy \"vga_ctr:DSO_VGA\"" {  } { { "DSO.bdf" "DSO_VGA" { Schematic "E:/Quartus/VHDL/DSO/DSO.bdf" { { 128 1632 1872 336 "DSO_VGA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119764 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "area2 vga_ctr.v(41) " "Verilog HDL or VHDL warning at vga_ctr.v(41): object \"area2\" assigned a value but never read" {  } { { "vga_ctr.v" "" { Text "E:/Quartus/VHDL/DSO/vga_ctr.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1547315119774 "|DSO|vga_ctr:DSO_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_ctr.v(117) " "Verilog HDL assignment warning at vga_ctr.v(117): truncated value with size 32 to match size of target (12)" {  } { { "vga_ctr.v" "" { Text "E:/Quartus/VHDL/DSO/vga_ctr.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547315119774 "|DSO|vga_ctr:DSO_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_ctr.v(123) " "Verilog HDL assignment warning at vga_ctr.v(123): truncated value with size 32 to match size of target (12)" {  } { { "vga_ctr.v" "" { Text "E:/Quartus/VHDL/DSO/vga_ctr.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547315119774 "|DSO|vga_ctr:DSO_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_ctr.v(177) " "Verilog HDL assignment warning at vga_ctr.v(177): truncated value with size 32 to match size of target (12)" {  } { { "vga_ctr.v" "" { Text "E:/Quartus/VHDL/DSO/vga_ctr.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547315119774 "|DSO|vga_ctr:DSO_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctr.v(181) " "Verilog HDL assignment warning at vga_ctr.v(181): truncated value with size 32 to match size of target (10)" {  } { { "vga_ctr.v" "" { Text "E:/Quartus/VHDL/DSO/vga_ctr.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547315119774 "|DSO|vga_ctr:DSO_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctr.v(183) " "Verilog HDL assignment warning at vga_ctr.v(183): truncated value with size 32 to match size of target (10)" {  } { { "vga_ctr.v" "" { Text "E:/Quartus/VHDL/DSO/vga_ctr.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547315119774 "|DSO|vga_ctr:DSO_VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "biplexers biplexers:DSO_biplexers " "Elaborating entity \"biplexers\" for hierarchy \"biplexers:DSO_biplexers\"" {  } { { "DSO.bdf" "DSO_biplexers" { Schematic "E:/Quartus/VHDL/DSO/DSO.bdf" { { 344 1704 1920 520 "DSO_biplexers" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119776 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_timely biplexers.vhd(76) " "VHDL Process Statement warning at biplexers.vhd(76): signal \"data_timely\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1547315119777 "|DSO|biplexers:DSO_biplexers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vol_timely biplexers.vhd(77) " "VHDL Process Statement warning at biplexers.vhd(77): signal \"vol_timely\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1547315119777 "|DSO|biplexers:DSO_biplexers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "freq_timely biplexers.vhd(78) " "VHDL Process Statement warning at biplexers.vhd(78): signal \"freq_timely\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1547315119777 "|DSO|biplexers:DSO_biplexers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_saved biplexers.vhd(80) " "VHDL Process Statement warning at biplexers.vhd(80): signal \"data_saved\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1547315119777 "|DSO|biplexers:DSO_biplexers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vol_saved biplexers.vhd(81) " "VHDL Process Statement warning at biplexers.vhd(81): signal \"vol_saved\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1547315119778 "|DSO|biplexers:DSO_biplexers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "freq_saved biplexers.vhd(82) " "VHDL Process Statement warning at biplexers.vhd(82): signal \"freq_saved\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1547315119778 "|DSO|biplexers:DSO_biplexers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "save_in biplexers.vhd(89) " "VHDL Process Statement warning at biplexers.vhd(89): signal \"save_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1547315119778 "|DSO|biplexers:DSO_biplexers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vol_timely biplexers.vhd(90) " "VHDL Process Statement warning at biplexers.vhd(90): signal \"vol_timely\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1547315119778 "|DSO|biplexers:DSO_biplexers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "freq_timely biplexers.vhd(91) " "VHDL Process Statement warning at biplexers.vhd(91): signal \"freq_timely\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1547315119778 "|DSO|biplexers:DSO_biplexers"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vol_saved biplexers.vhd(87) " "VHDL Process Statement warning at biplexers.vhd(87): inferring latch(es) for signal or variable \"vol_saved\", which holds its previous value in one or more paths through the process" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1547315119778 "|DSO|biplexers:DSO_biplexers"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "freq_saved biplexers.vhd(87) " "VHDL Process Statement warning at biplexers.vhd(87): inferring latch(es) for signal or variable \"freq_saved\", which holds its previous value in one or more paths through the process" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1547315119778 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_saved\[0\] biplexers.vhd(87) " "Inferred latch for \"freq_saved\[0\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119778 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_saved\[1\] biplexers.vhd(87) " "Inferred latch for \"freq_saved\[1\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119778 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_saved\[2\] biplexers.vhd(87) " "Inferred latch for \"freq_saved\[2\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119778 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_saved\[3\] biplexers.vhd(87) " "Inferred latch for \"freq_saved\[3\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119778 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_saved\[4\] biplexers.vhd(87) " "Inferred latch for \"freq_saved\[4\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119778 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_saved\[5\] biplexers.vhd(87) " "Inferred latch for \"freq_saved\[5\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119778 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_saved\[6\] biplexers.vhd(87) " "Inferred latch for \"freq_saved\[6\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119778 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_saved\[7\] biplexers.vhd(87) " "Inferred latch for \"freq_saved\[7\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119778 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_saved\[8\] biplexers.vhd(87) " "Inferred latch for \"freq_saved\[8\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119779 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_saved\[9\] biplexers.vhd(87) " "Inferred latch for \"freq_saved\[9\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119779 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_saved\[10\] biplexers.vhd(87) " "Inferred latch for \"freq_saved\[10\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119779 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_saved\[11\] biplexers.vhd(87) " "Inferred latch for \"freq_saved\[11\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119779 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_saved\[12\] biplexers.vhd(87) " "Inferred latch for \"freq_saved\[12\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119779 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_saved\[13\] biplexers.vhd(87) " "Inferred latch for \"freq_saved\[13\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119779 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_saved\[14\] biplexers.vhd(87) " "Inferred latch for \"freq_saved\[14\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119779 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_saved\[15\] biplexers.vhd(87) " "Inferred latch for \"freq_saved\[15\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119779 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_saved\[16\] biplexers.vhd(87) " "Inferred latch for \"freq_saved\[16\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119779 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_saved\[17\] biplexers.vhd(87) " "Inferred latch for \"freq_saved\[17\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119779 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_saved\[18\] biplexers.vhd(87) " "Inferred latch for \"freq_saved\[18\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119779 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_saved\[19\] biplexers.vhd(87) " "Inferred latch for \"freq_saved\[19\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119779 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_saved\[20\] biplexers.vhd(87) " "Inferred latch for \"freq_saved\[20\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119779 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_saved\[21\] biplexers.vhd(87) " "Inferred latch for \"freq_saved\[21\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119779 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_saved\[22\] biplexers.vhd(87) " "Inferred latch for \"freq_saved\[22\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119779 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_saved\[23\] biplexers.vhd(87) " "Inferred latch for \"freq_saved\[23\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119779 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vol_saved\[0\] biplexers.vhd(87) " "Inferred latch for \"vol_saved\[0\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119779 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vol_saved\[1\] biplexers.vhd(87) " "Inferred latch for \"vol_saved\[1\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119780 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vol_saved\[2\] biplexers.vhd(87) " "Inferred latch for \"vol_saved\[2\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119780 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vol_saved\[3\] biplexers.vhd(87) " "Inferred latch for \"vol_saved\[3\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119780 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vol_saved\[4\] biplexers.vhd(87) " "Inferred latch for \"vol_saved\[4\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119780 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vol_saved\[5\] biplexers.vhd(87) " "Inferred latch for \"vol_saved\[5\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119780 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vol_saved\[6\] biplexers.vhd(87) " "Inferred latch for \"vol_saved\[6\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119780 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vol_saved\[7\] biplexers.vhd(87) " "Inferred latch for \"vol_saved\[7\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119780 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vol_saved\[8\] biplexers.vhd(87) " "Inferred latch for \"vol_saved\[8\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119780 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vol_saved\[9\] biplexers.vhd(87) " "Inferred latch for \"vol_saved\[9\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119780 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vol_saved\[10\] biplexers.vhd(87) " "Inferred latch for \"vol_saved\[10\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119780 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vol_saved\[11\] biplexers.vhd(87) " "Inferred latch for \"vol_saved\[11\]\" at biplexers.vhd(87)" {  } { { "biplexers.vhd" "" { Text "E:/Quartus/VHDL/DSO/biplexers.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119780 "|DSO|biplexers:DSO_biplexers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_save RAM_save:inst8 " "Elaborating entity \"RAM_save\" for hierarchy \"RAM_save:inst8\"" {  } { { "DSO.bdf" "inst8" { Schematic "E:/Quartus/VHDL/DSO/DSO.bdf" { { 568 1232 1488 752 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_save:inst8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_save:inst8\|altsyncram:altsyncram_component\"" {  } { { "RAM_save.v" "altsyncram_component" { Text "E:/Quartus/VHDL/DSO/RAM_save.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_save:inst8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_save:inst8\|altsyncram:altsyncram_component\"" {  } { { "RAM_save.v" "" { Text "E:/Quartus/VHDL/DSO/RAM_save.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315119843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_save:inst8\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_save:inst8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119843 ""}  } { { "RAM_save.v" "" { Text "E:/Quartus/VHDL/DSO/RAM_save.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547315119843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ht1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ht1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ht1 " "Found entity 1: altsyncram_7ht1" {  } { { "db/altsyncram_7ht1.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/altsyncram_7ht1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315119925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315119925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ht1 RAM_save:inst8\|altsyncram:altsyncram_component\|altsyncram_7ht1:auto_generated " "Elaborating entity \"altsyncram_7ht1\" for hierarchy \"RAM_save:inst8\|altsyncram:altsyncram_component\|altsyncram_7ht1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_ctr RAM_ctr:DSO_RAM_ctr " "Elaborating entity \"RAM_ctr\" for hierarchy \"RAM_ctr:DSO_RAM_ctr\"" {  } { { "DSO.bdf" "DSO_RAM_ctr" { Schematic "E:/Quartus/VHDL/DSO/DSO.bdf" { { 464 496 704 640 "DSO_RAM_ctr" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119932 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause RAM_ctr.vhd(102) " "VHDL Process Statement warning at RAM_ctr.vhd(102): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/RAM_ctr.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1547315119933 "|DSO|RAM_ctr:DSO_RAM_ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause RAM_ctr.vhd(111) " "VHDL Process Statement warning at RAM_ctr.vhd(111): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM_ctr.vhd" "" { Text "E:/Quartus/VHDL/DSO/RAM_ctr.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1547315119933 "|DSO|RAM_ctr:DSO_RAM_ctr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger_sec trigger_sec:DSO_trigger_sec " "Elaborating entity \"trigger_sec\" for hierarchy \"trigger_sec:DSO_trigger_sec\"" {  } { { "DSO.bdf" "DSO_trigger_sec" { Schematic "E:/Quartus/VHDL/DSO/DSO.bdf" { { 120 976 1208 296 "DSO_trigger_sec" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119935 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "re trigger_sec.vhd(163) " "VHDL Process Statement warning at trigger_sec.vhd(163): signal \"re\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trigger_sec.vhd" "" { Text "E:/Quartus/VHDL/DSO/trigger_sec.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1547315119937 "|DSO|trigger_sec:DSO_trigger_sec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RAM_data trigger_sec.vhd(150) " "VHDL Process Statement warning at trigger_sec.vhd(150): inferring latch(es) for signal or variable \"RAM_data\", which holds its previous value in one or more paths through the process" {  } { { "trigger_sec.vhd" "" { Text "E:/Quartus/VHDL/DSO/trigger_sec.vhd" 150 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1547315119937 "|DSO|trigger_sec:DSO_trigger_sec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "trigger_ready trigger_sec.vhd(150) " "VHDL Process Statement warning at trigger_sec.vhd(150): inferring latch(es) for signal or variable \"trigger_ready\", which holds its previous value in one or more paths through the process" {  } { { "trigger_sec.vhd" "" { Text "E:/Quartus/VHDL/DSO/trigger_sec.vhd" 150 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1547315119937 "|DSO|trigger_sec:DSO_trigger_sec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trigger_ready trigger_sec.vhd(150) " "Inferred latch for \"trigger_ready\" at trigger_sec.vhd(150)" {  } { { "trigger_sec.vhd" "" { Text "E:/Quartus/VHDL/DSO/trigger_sec.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119937 "|DSO|trigger_sec:DSO_trigger_sec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_data\[0\] trigger_sec.vhd(150) " "Inferred latch for \"RAM_data\[0\]\" at trigger_sec.vhd(150)" {  } { { "trigger_sec.vhd" "" { Text "E:/Quartus/VHDL/DSO/trigger_sec.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119937 "|DSO|trigger_sec:DSO_trigger_sec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_data\[1\] trigger_sec.vhd(150) " "Inferred latch for \"RAM_data\[1\]\" at trigger_sec.vhd(150)" {  } { { "trigger_sec.vhd" "" { Text "E:/Quartus/VHDL/DSO/trigger_sec.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119937 "|DSO|trigger_sec:DSO_trigger_sec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_data\[2\] trigger_sec.vhd(150) " "Inferred latch for \"RAM_data\[2\]\" at trigger_sec.vhd(150)" {  } { { "trigger_sec.vhd" "" { Text "E:/Quartus/VHDL/DSO/trigger_sec.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119937 "|DSO|trigger_sec:DSO_trigger_sec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_data\[3\] trigger_sec.vhd(150) " "Inferred latch for \"RAM_data\[3\]\" at trigger_sec.vhd(150)" {  } { { "trigger_sec.vhd" "" { Text "E:/Quartus/VHDL/DSO/trigger_sec.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119937 "|DSO|trigger_sec:DSO_trigger_sec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_data\[4\] trigger_sec.vhd(150) " "Inferred latch for \"RAM_data\[4\]\" at trigger_sec.vhd(150)" {  } { { "trigger_sec.vhd" "" { Text "E:/Quartus/VHDL/DSO/trigger_sec.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119937 "|DSO|trigger_sec:DSO_trigger_sec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_data\[5\] trigger_sec.vhd(150) " "Inferred latch for \"RAM_data\[5\]\" at trigger_sec.vhd(150)" {  } { { "trigger_sec.vhd" "" { Text "E:/Quartus/VHDL/DSO/trigger_sec.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119938 "|DSO|trigger_sec:DSO_trigger_sec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_data\[6\] trigger_sec.vhd(150) " "Inferred latch for \"RAM_data\[6\]\" at trigger_sec.vhd(150)" {  } { { "trigger_sec.vhd" "" { Text "E:/Quartus/VHDL/DSO/trigger_sec.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119938 "|DSO|trigger_sec:DSO_trigger_sec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_data\[7\] trigger_sec.vhd(150) " "Inferred latch for \"RAM_data\[7\]\" at trigger_sec.vhd(150)" {  } { { "trigger_sec.vhd" "" { Text "E:/Quartus/VHDL/DSO/trigger_sec.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119938 "|DSO|trigger_sec:DSO_trigger_sec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_data\[8\] trigger_sec.vhd(150) " "Inferred latch for \"RAM_data\[8\]\" at trigger_sec.vhd(150)" {  } { { "trigger_sec.vhd" "" { Text "E:/Quartus/VHDL/DSO/trigger_sec.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119938 "|DSO|trigger_sec:DSO_trigger_sec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_data\[9\] trigger_sec.vhd(150) " "Inferred latch for \"RAM_data\[9\]\" at trigger_sec.vhd(150)" {  } { { "trigger_sec.vhd" "" { Text "E:/Quartus/VHDL/DSO/trigger_sec.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547315119938 "|DSO|trigger_sec:DSO_trigger_sec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:DSO_FIFO " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:DSO_FIFO\"" {  } { { "DSO.bdf" "DSO_FIFO" { Schematic "E:/Quartus/VHDL/DSO/DSO.bdf" { { 216 560 736 440 "DSO_FIFO" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315119940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO:DSO_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FIFO:DSO_FIFO\|dcfifo:dcfifo_component\"" {  } { { "FIFO.v" "dcfifo_component" { Text "E:/Quartus/VHDL/DSO/FIFO.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:DSO_FIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FIFO:DSO_FIFO\|dcfifo:dcfifo_component\"" {  } { { "FIFO.v" "" { Text "E:/Quartus/VHDL/DSO/FIFO.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315120034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:DSO_FIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"FIFO:DSO_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120034 ""}  } { { "FIFO.v" "" { Text "E:/Quartus/VHDL/DSO/FIFO.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547315120034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_p3r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_p3r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_p3r1 " "Found entity 1: dcfifo_p3r1" {  } { { "db/dcfifo_p3r1.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/dcfifo_p3r1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315120115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315120115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_p3r1 FIFO:DSO_FIFO\|dcfifo:dcfifo_component\|dcfifo_p3r1:auto_generated " "Elaborating entity \"dcfifo_p3r1\" for hierarchy \"FIFO:DSO_FIFO\|dcfifo:dcfifo_component\|dcfifo_p3r1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/program/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_rab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_rab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_rab " "Found entity 1: a_gray2bin_rab" {  } { { "db/a_gray2bin_rab.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/a_gray2bin_rab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315120140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315120140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_rab FIFO:DSO_FIFO\|dcfifo:dcfifo_component\|dcfifo_p3r1:auto_generated\|a_gray2bin_rab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_rab\" for hierarchy \"FIFO:DSO_FIFO\|dcfifo:dcfifo_component\|dcfifo_p3r1:auto_generated\|a_gray2bin_rab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_p3r1.tdf" "rdptr_g_gray2bin" { Text "E:/Quartus/VHDL/DSO/db/dcfifo_p3r1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qv6 " "Found entity 1: a_graycounter_qv6" {  } { { "db/a_graycounter_qv6.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/a_graycounter_qv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315120230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315120230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qv6 FIFO:DSO_FIFO\|dcfifo:dcfifo_component\|dcfifo_p3r1:auto_generated\|a_graycounter_qv6:rdptr_g1p " "Elaborating entity \"a_graycounter_qv6\" for hierarchy \"FIFO:DSO_FIFO\|dcfifo:dcfifo_component\|dcfifo_p3r1:auto_generated\|a_graycounter_qv6:rdptr_g1p\"" {  } { { "db/dcfifo_p3r1.tdf" "rdptr_g1p" { Text "E:/Quartus/VHDL/DSO/db/dcfifo_p3r1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mdc " "Found entity 1: a_graycounter_mdc" {  } { { "db/a_graycounter_mdc.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/a_graycounter_mdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315120317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315120317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mdc FIFO:DSO_FIFO\|dcfifo:dcfifo_component\|dcfifo_p3r1:auto_generated\|a_graycounter_mdc:wrptr_g1p " "Elaborating entity \"a_graycounter_mdc\" for hierarchy \"FIFO:DSO_FIFO\|dcfifo:dcfifo_component\|dcfifo_p3r1:auto_generated\|a_graycounter_mdc:wrptr_g1p\"" {  } { { "db/dcfifo_p3r1.tdf" "wrptr_g1p" { Text "E:/Quartus/VHDL/DSO/db/dcfifo_p3r1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ms91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ms91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ms91 " "Found entity 1: altsyncram_ms91" {  } { { "db/altsyncram_ms91.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/altsyncram_ms91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315120416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315120416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ms91 FIFO:DSO_FIFO\|dcfifo:dcfifo_component\|dcfifo_p3r1:auto_generated\|altsyncram_ms91:fifo_ram " "Elaborating entity \"altsyncram_ms91\" for hierarchy \"FIFO:DSO_FIFO\|dcfifo:dcfifo_component\|dcfifo_p3r1:auto_generated\|altsyncram_ms91:fifo_ram\"" {  } { { "db/dcfifo_p3r1.tdf" "fifo_ram" { Text "E:/Quartus/VHDL/DSO/db/dcfifo_p3r1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315120442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315120442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 FIFO:DSO_FIFO\|dcfifo:dcfifo_component\|dcfifo_p3r1:auto_generated\|dffpipe_se9:rs_brp " "Elaborating entity \"dffpipe_se9\" for hierarchy \"FIFO:DSO_FIFO\|dcfifo:dcfifo_component\|dcfifo_p3r1:auto_generated\|dffpipe_se9:rs_brp\"" {  } { { "db/dcfifo_p3r1.tdf" "rs_brp" { Text "E:/Quartus/VHDL/DSO/db/dcfifo_p3r1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1e8 " "Found entity 1: alt_synch_pipe_1e8" {  } { { "db/alt_synch_pipe_1e8.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/alt_synch_pipe_1e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315120468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315120468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1e8 FIFO:DSO_FIFO\|dcfifo:dcfifo_component\|dcfifo_p3r1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_1e8\" for hierarchy \"FIFO:DSO_FIFO\|dcfifo:dcfifo_component\|dcfifo_p3r1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp\"" {  } { { "db/dcfifo_p3r1.tdf" "rs_dgwp" { Text "E:/Quartus/VHDL/DSO/db/dcfifo_p3r1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315120496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315120496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 FIFO:DSO_FIFO\|dcfifo:dcfifo_component\|dcfifo_p3r1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp\|dffpipe_te9:dffpipe11 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"FIFO:DSO_FIFO\|dcfifo:dcfifo_component\|dcfifo_p3r1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp\|dffpipe_te9:dffpipe11\"" {  } { { "db/alt_synch_pipe_1e8.tdf" "dffpipe11" { Text "E:/Quartus/VHDL/DSO/db/alt_synch_pipe_1e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1e8 FIFO:DSO_FIFO\|dcfifo:dcfifo_component\|dcfifo_p3r1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1e8\" for hierarchy \"FIFO:DSO_FIFO\|dcfifo:dcfifo_component\|dcfifo_p3r1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\"" {  } { { "db/dcfifo_p3r1.tdf" "ws_dgrp" { Text "E:/Quartus/VHDL/DSO/db/dcfifo_p3r1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vu5 " "Found entity 1: cmpr_vu5" {  } { { "db/cmpr_vu5.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/cmpr_vu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315120591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315120591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vu5 FIFO:DSO_FIFO\|dcfifo:dcfifo_component\|dcfifo_p3r1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_vu5\" for hierarchy \"FIFO:DSO_FIFO\|dcfifo:dcfifo_component\|dcfifo_p3r1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_p3r1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/Quartus/VHDL/DSO/db/dcfifo_p3r1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/cmpr_uu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315120669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315120669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 FIFO:DSO_FIFO\|dcfifo:dcfifo_component\|dcfifo_p3r1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"FIFO:DSO_FIFO\|dcfifo:dcfifo_component\|dcfifo_p3r1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_p3r1.tdf" "rdempty_eq_comp1_msb" { Text "E:/Quartus/VHDL/DSO/db/dcfifo_p3r1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315120767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315120767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 FIFO:DSO_FIFO\|dcfifo:dcfifo_component\|dcfifo_p3r1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"FIFO:DSO_FIFO\|dcfifo:dcfifo_component\|dcfifo_p3r1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_p3r1.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/Quartus/VHDL/DSO/db/dcfifo_p3r1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_ctr FIFO_ctr:DSO_FIFO_ctr " "Elaborating entity \"FIFO_ctr\" for hierarchy \"FIFO_ctr:DSO_FIFO_ctr\"" {  } { { "DSO.bdf" "DSO_FIFO_ctr" { Schematic "E:/Quartus/VHDL/DSO/DSO.bdf" { { 272 216 416 416 "DSO_FIFO_ctr" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_counter addr_counter:DSO_addr_counter " "Elaborating entity \"addr_counter\" for hierarchy \"addr_counter:DSO_addr_counter\"" {  } { { "DSO.bdf" "DSO_addr_counter" { Schematic "E:/Quartus/VHDL/DSO/DSO.bdf" { { 352 864 1128 464 "DSO_addr_counter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120777 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAMWcounter addr_counter.vhd(80) " "VHDL Process Statement warning at addr_counter.vhd(80): signal \"RAMWcounter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "addr_counter.vhd" "" { Text "E:/Quartus/VHDL/DSO/addr_counter.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1547315120778 "|DSO|addr_counter:DSO_addr_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:DSO_RAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:DSO_RAM\"" {  } { { "DSO.bdf" "DSO_RAM" { Schematic "E:/Quartus/VHDL/DSO/DSO.bdf" { { 336 1232 1488 520 "DSO_RAM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "measuring measuring:DSO_meas " "Elaborating entity \"measuring\" for hierarchy \"measuring:DSO_meas\"" {  } { { "DSO.bdf" "DSO_meas" { Schematic "E:/Quartus/VHDL/DSO/DSO.bdf" { { -24 584 792 120 "DSO_meas" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315120792 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 measuring.v(97) " "Verilog HDL assignment warning at measuring.v(97): truncated value with size 32 to match size of target (1)" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547315120795 "|DSO|measuring:DSO_meas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 measuring.v(103) " "Verilog HDL assignment warning at measuring.v(103): truncated value with size 32 to match size of target (1)" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547315120795 "|DSO|measuring:DSO_meas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 measuring.v(105) " "Verilog HDL assignment warning at measuring.v(105): truncated value with size 32 to match size of target (1)" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547315120795 "|DSO|measuring:DSO_meas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 measuring.v(107) " "Verilog HDL assignment warning at measuring.v(107): truncated value with size 32 to match size of target (1)" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547315120795 "|DSO|measuring:DSO_meas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 measuring.v(133) " "Verilog HDL assignment warning at measuring.v(133): truncated value with size 32 to match size of target (10)" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547315120796 "|DSO|measuring:DSO_meas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 measuring.v(135) " "Verilog HDL assignment warning at measuring.v(135): truncated value with size 32 to match size of target (4)" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547315120796 "|DSO|measuring:DSO_meas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 measuring.v(136) " "Verilog HDL assignment warning at measuring.v(136): truncated value with size 32 to match size of target (4)" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547315120796 "|DSO|measuring:DSO_meas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 measuring.v(137) " "Verilog HDL assignment warning at measuring.v(137): truncated value with size 32 to match size of target (4)" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547315120796 "|DSO|measuring:DSO_meas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 measuring.v(176) " "Verilog HDL assignment warning at measuring.v(176): truncated value with size 32 to match size of target (20)" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547315120796 "|DSO|measuring:DSO_meas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 measuring.v(179) " "Verilog HDL assignment warning at measuring.v(179): truncated value with size 32 to match size of target (20)" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547315120796 "|DSO|measuring:DSO_meas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 measuring.v(196) " "Verilog HDL assignment warning at measuring.v(196): truncated value with size 32 to match size of target (20)" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547315120796 "|DSO|measuring:DSO_meas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 measuring.v(198) " "Verilog HDL assignment warning at measuring.v(198): truncated value with size 32 to match size of target (20)" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547315120796 "|DSO|measuring:DSO_meas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 measuring.v(212) " "Verilog HDL assignment warning at measuring.v(212): truncated value with size 32 to match size of target (4)" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547315120796 "|DSO|measuring:DSO_meas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 measuring.v(213) " "Verilog HDL assignment warning at measuring.v(213): truncated value with size 32 to match size of target (4)" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547315120796 "|DSO|measuring:DSO_meas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 measuring.v(214) " "Verilog HDL assignment warning at measuring.v(214): truncated value with size 32 to match size of target (4)" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547315120796 "|DSO|measuring:DSO_meas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 measuring.v(215) " "Verilog HDL assignment warning at measuring.v(215): truncated value with size 32 to match size of target (4)" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547315120796 "|DSO|measuring:DSO_meas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 measuring.v(216) " "Verilog HDL assignment warning at measuring.v(216): truncated value with size 32 to match size of target (4)" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547315120797 "|DSO|measuring:DSO_meas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 measuring.v(217) " "Verilog HDL assignment warning at measuring.v(217): truncated value with size 32 to match size of target (4)" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547315120797 "|DSO|measuring:DSO_meas"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "24 " "Inferred 24 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ctr:DSO_VGA\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ctr:DSO_VGA\|Mod0\"" {  } { { "vga_ctr.v" "Mod0" { Text "E:/Quartus/VHDL/DSO/vga_ctr.v" 190 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315125897 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ctr:DSO_VGA\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ctr:DSO_VGA\|Mod1\"" {  } { { "vga_ctr.v" "Mod1" { Text "E:/Quartus/VHDL/DSO/vga_ctr.v" 190 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315125897 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measuring:DSO_meas\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measuring:DSO_meas\|Div10\"" {  } { { "measuring.v" "Div10" { Text "E:/Quartus/VHDL/DSO/measuring.v" 216 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315125897 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measuring:DSO_meas\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measuring:DSO_meas\|Mod7\"" {  } { { "measuring.v" "Mod7" { Text "E:/Quartus/VHDL/DSO/measuring.v" 216 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315125897 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measuring:DSO_meas\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measuring:DSO_meas\|Mod8\"" {  } { { "measuring.v" "Mod8" { Text "E:/Quartus/VHDL/DSO/measuring.v" 217 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315125897 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measuring:DSO_meas\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measuring:DSO_meas\|Div0\"" {  } { { "measuring.v" "Div0" { Text "E:/Quartus/VHDL/DSO/measuring.v" 135 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315125897 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measuring:DSO_meas\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measuring:DSO_meas\|Mod0\"" {  } { { "measuring.v" "Mod0" { Text "E:/Quartus/VHDL/DSO/measuring.v" 135 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315125897 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ctr:DSO_VGA\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ctr:DSO_VGA\|Div1\"" {  } { { "vga_ctr.v" "Div1" { Text "E:/Quartus/VHDL/DSO/vga_ctr.v" 183 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315125897 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measuring:DSO_meas\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measuring:DSO_meas\|Div9\"" {  } { { "measuring.v" "Div9" { Text "E:/Quartus/VHDL/DSO/measuring.v" 215 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315125897 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measuring:DSO_meas\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measuring:DSO_meas\|Mod6\"" {  } { { "measuring.v" "Mod6" { Text "E:/Quartus/VHDL/DSO/measuring.v" 215 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315125897 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measuring:DSO_meas\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measuring:DSO_meas\|Div7\"" {  } { { "measuring.v" "Div7" { Text "E:/Quartus/VHDL/DSO/measuring.v" 213 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315125897 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measuring:DSO_meas\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measuring:DSO_meas\|Mod4\"" {  } { { "measuring.v" "Mod4" { Text "E:/Quartus/VHDL/DSO/measuring.v" 213 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315125897 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measuring:DSO_meas\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measuring:DSO_meas\|Div8\"" {  } { { "measuring.v" "Div8" { Text "E:/Quartus/VHDL/DSO/measuring.v" 214 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315125897 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measuring:DSO_meas\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measuring:DSO_meas\|Mod5\"" {  } { { "measuring.v" "Mod5" { Text "E:/Quartus/VHDL/DSO/measuring.v" 214 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315125897 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measuring:DSO_meas\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measuring:DSO_meas\|Div6\"" {  } { { "measuring.v" "Div6" { Text "E:/Quartus/VHDL/DSO/measuring.v" 212 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315125897 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measuring:DSO_meas\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measuring:DSO_meas\|Mod3\"" {  } { { "measuring.v" "Mod3" { Text "E:/Quartus/VHDL/DSO/measuring.v" 212 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315125897 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measuring:DSO_meas\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measuring:DSO_meas\|Div1\"" {  } { { "measuring.v" "Div1" { Text "E:/Quartus/VHDL/DSO/measuring.v" 136 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315125897 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measuring:DSO_meas\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measuring:DSO_meas\|Mod1\"" {  } { { "measuring.v" "Mod1" { Text "E:/Quartus/VHDL/DSO/measuring.v" 136 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315125897 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measuring:DSO_meas\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measuring:DSO_meas\|Mod2\"" {  } { { "measuring.v" "Mod2" { Text "E:/Quartus/VHDL/DSO/measuring.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315125897 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measuring:DSO_meas\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measuring:DSO_meas\|Div4\"" {  } { { "measuring.v" "Div4" { Text "E:/Quartus/VHDL/DSO/measuring.v" 179 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315125897 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measuring:DSO_meas\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measuring:DSO_meas\|Div5\"" {  } { { "measuring.v" "Div5" { Text "E:/Quartus/VHDL/DSO/measuring.v" 198 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315125897 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ctr:DSO_VGA\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ctr:DSO_VGA\|Div0\"" {  } { { "vga_ctr.v" "Div0" { Text "E:/Quartus/VHDL/DSO/vga_ctr.v" 181 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315125897 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measuring:DSO_meas\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measuring:DSO_meas\|Div2\"" {  } { { "measuring.v" "Div2" { Text "E:/Quartus/VHDL/DSO/measuring.v" 147 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315125897 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measuring:DSO_meas\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measuring:DSO_meas\|Div3\"" {  } { { "measuring.v" "Div3" { Text "E:/Quartus/VHDL/DSO/measuring.v" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315125897 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1547315125897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ctr:DSO_VGA\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_ctr:DSO_VGA\|lpm_divide:Mod0\"" {  } { { "vga_ctr.v" "" { Text "E:/Quartus/VHDL/DSO/vga_ctr.v" 190 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315125957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ctr:DSO_VGA\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_ctr:DSO_VGA\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315125957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315125957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315125957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315125957 ""}  } { { "vga_ctr.v" "" { Text "E:/Quartus/VHDL/DSO/vga_ctr.v" 190 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547315125957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n3m " "Found entity 1: lpm_divide_n3m" {  } { { "db/lpm_divide_n3m.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/lpm_divide_n3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315126036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315126036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315126063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315126063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/alt_u_div_qve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315126115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315126115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ctr:DSO_VGA\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"vga_ctr:DSO_VGA\|lpm_divide:Mod1\"" {  } { { "vga_ctr.v" "" { Text "E:/Quartus/VHDL/DSO/vga_ctr.v" 190 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315126140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ctr:DSO_VGA\|lpm_divide:Mod1 " "Instantiated megafunction \"vga_ctr:DSO_VGA\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126140 ""}  } { { "vga_ctr.v" "" { Text "E:/Quartus/VHDL/DSO/vga_ctr.v" 190 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547315126140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "measuring:DSO_meas\|lpm_divide:Div10 " "Elaborated megafunction instantiation \"measuring:DSO_meas\|lpm_divide:Div10\"" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 216 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315126159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "measuring:DSO_meas\|lpm_divide:Div10 " "Instantiated megafunction \"measuring:DSO_meas\|lpm_divide:Div10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126159 ""}  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 216 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547315126159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbm " "Found entity 1: lpm_divide_fbm" {  } { { "db/lpm_divide_fbm.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/lpm_divide_fbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315126247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315126247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315126275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315126275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gve " "Found entity 1: alt_u_div_gve" {  } { { "db/alt_u_div_gve.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/alt_u_div_gve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315126323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315126323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "measuring:DSO_meas\|lpm_divide:Mod7 " "Elaborated megafunction instantiation \"measuring:DSO_meas\|lpm_divide:Mod7\"" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 216 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315126338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "measuring:DSO_meas\|lpm_divide:Mod7 " "Instantiated megafunction \"measuring:DSO_meas\|lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126338 ""}  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 216 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547315126338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i3m " "Found entity 1: lpm_divide_i3m" {  } { { "db/lpm_divide_i3m.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/lpm_divide_i3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315126418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315126418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "measuring:DSO_meas\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"measuring:DSO_meas\|lpm_divide:Div0\"" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 135 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315126440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "measuring:DSO_meas\|lpm_divide:Div0 " "Instantiated megafunction \"measuring:DSO_meas\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126440 ""}  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 135 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547315126440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/lpm_divide_hbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315126518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315126518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315126543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315126543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/alt_u_div_kve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315126571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315126571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "measuring:DSO_meas\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"measuring:DSO_meas\|lpm_divide:Mod0\"" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 135 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315126584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "measuring:DSO_meas\|lpm_divide:Mod0 " "Instantiated megafunction \"measuring:DSO_meas\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126584 ""}  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 135 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547315126584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3m " "Found entity 1: lpm_divide_h3m" {  } { { "db/lpm_divide_h3m.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/lpm_divide_h3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315126660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315126660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315126683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315126683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/alt_u_div_eve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315126714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315126714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ctr:DSO_VGA\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vga_ctr:DSO_VGA\|lpm_divide:Div1\"" {  } { { "vga_ctr.v" "" { Text "E:/Quartus/VHDL/DSO/vga_ctr.v" 183 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315126728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ctr:DSO_VGA\|lpm_divide:Div1 " "Instantiated megafunction \"vga_ctr:DSO_VGA\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126728 ""}  } { { "vga_ctr.v" "" { Text "E:/Quartus/VHDL/DSO/vga_ctr.v" 183 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547315126728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "db/lpm_divide_kbm.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/lpm_divide_kbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315126804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315126804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315126829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315126829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_rve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_rve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_rve " "Found entity 1: alt_u_div_rve" {  } { { "db/alt_u_div_rve.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/alt_u_div_rve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315126861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315126861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "measuring:DSO_meas\|lpm_divide:Div9 " "Elaborated megafunction instantiation \"measuring:DSO_meas\|lpm_divide:Div9\"" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 215 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315126881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "measuring:DSO_meas\|lpm_divide:Div9 " "Instantiated megafunction \"measuring:DSO_meas\|lpm_divide:Div9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315126881 ""}  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 215 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547315126881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jbm " "Found entity 1: lpm_divide_jbm" {  } { { "db/lpm_divide_jbm.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/lpm_divide_jbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315126985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315126985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315127009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315127009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_nve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_nve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_nve " "Found entity 1: alt_u_div_nve" {  } { { "db/alt_u_div_nve.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/alt_u_div_nve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315127062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315127062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "measuring:DSO_meas\|lpm_divide:Div7 " "Elaborated megafunction instantiation \"measuring:DSO_meas\|lpm_divide:Div7\"" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 213 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315127093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "measuring:DSO_meas\|lpm_divide:Div7 " "Instantiated megafunction \"measuring:DSO_meas\|lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315127093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315127093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315127093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315127093 ""}  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 213 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547315127093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315127174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315127174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315127200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315127200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/alt_u_div_i2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315127249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315127249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "measuring:DSO_meas\|lpm_divide:Div8 " "Elaborated megafunction instantiation \"measuring:DSO_meas\|lpm_divide:Div8\"" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 214 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315127284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "measuring:DSO_meas\|lpm_divide:Div8 " "Instantiated megafunction \"measuring:DSO_meas\|lpm_divide:Div8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315127284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315127284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315127284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315127284 ""}  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 214 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547315127284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_scm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_scm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_scm " "Found entity 1: lpm_divide_scm" {  } { { "db/lpm_divide_scm.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/lpm_divide_scm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315127373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315127373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/sign_div_unsign_2nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315127398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315127398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a2f " "Found entity 1: alt_u_div_a2f" {  } { { "db/alt_u_div_a2f.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/alt_u_div_a2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315127441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315127441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "measuring:DSO_meas\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"measuring:DSO_meas\|lpm_divide:Div6\"" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 212 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315127478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "measuring:DSO_meas\|lpm_divide:Div6 " "Instantiated megafunction \"measuring:DSO_meas\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315127478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315127478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315127478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315127478 ""}  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 212 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547315127478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/lpm_divide_3dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315127563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315127563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315127588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315127588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p2f " "Found entity 1: alt_u_div_p2f" {  } { { "db/alt_u_div_p2f.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/alt_u_div_p2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315127649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315127649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "measuring:DSO_meas\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"measuring:DSO_meas\|lpm_divide:Div1\"" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315127689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "measuring:DSO_meas\|lpm_divide:Div1 " "Instantiated megafunction \"measuring:DSO_meas\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315127689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315127689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315127689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315127689 ""}  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547315127689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/lpm_divide_ebm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315127772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315127772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "measuring:DSO_meas\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"measuring:DSO_meas\|lpm_divide:Div4\"" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 179 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315127809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "measuring:DSO_meas\|lpm_divide:Div4 " "Instantiated megafunction \"measuring:DSO_meas\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315127810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315127810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315127810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315127810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315127810 ""}  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 179 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547315127810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rqo " "Found entity 1: lpm_divide_rqo" {  } { { "db/lpm_divide_rqo.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/lpm_divide_rqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315127897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315127897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315127924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315127924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315128039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315128039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315128094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315128094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ctr:DSO_VGA\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_ctr:DSO_VGA\|lpm_divide:Div0\"" {  } { { "vga_ctr.v" "" { Text "E:/Quartus/VHDL/DSO/vga_ctr.v" 181 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315128133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ctr:DSO_VGA\|lpm_divide:Div0 " "Instantiated megafunction \"vga_ctr:DSO_VGA\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315128133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315128133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315128133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315128133 ""}  } { { "vga_ctr.v" "" { Text "E:/Quartus/VHDL/DSO/vga_ctr.v" 181 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547315128133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_obm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_obm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_obm " "Found entity 1: lpm_divide_obm" {  } { { "db/lpm_divide_obm.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/lpm_divide_obm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315128232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315128232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315128264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315128264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_20f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_20f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_20f " "Found entity 1: alt_u_div_20f" {  } { { "db/alt_u_div_20f.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/alt_u_div_20f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315128310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315128310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "measuring:DSO_meas\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"measuring:DSO_meas\|lpm_divide:Div2\"" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 147 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315128325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "measuring:DSO_meas\|lpm_divide:Div2 " "Instantiated megafunction \"measuring:DSO_meas\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315128326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315128326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315128326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315128326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315128326 ""}  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 147 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547315128326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_oqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_oqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_oqo " "Found entity 1: lpm_divide_oqo" {  } { { "db/lpm_divide_oqo.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/lpm_divide_oqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315128420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315128420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "measuring:DSO_meas\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"measuring:DSO_meas\|lpm_divide:Div3\"" {  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315128445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "measuring:DSO_meas\|lpm_divide:Div3 " "Instantiated megafunction \"measuring:DSO_meas\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315128445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315128445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315128445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315128445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547315128445 ""}  } { { "measuring.v" "" { Text "E:/Quartus/VHDL/DSO/measuring.v" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547315128445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qqo " "Found entity 1: lpm_divide_qqo" {  } { { "db/lpm_divide_qqo.tdf" "" { Text "E:/Quartus/VHDL/DSO/db/lpm_divide_qqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547315128534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547315128534 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN VCC " "Pin \"ADC_DIN\" is stuck at VCC" {  } { { "DSO.bdf" "" { Schematic "E:/Quartus/VHDL/DSO/DSO.bdf" { { 144 504 680 160 "ADC_DIN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547315140627 "|DSO|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync GND " "Pin \"vga_sync\" is stuck at GND" {  } { { "DSO.bdf" "" { Schematic "E:/Quartus/VHDL/DSO/DSO.bdf" { { 248 1912 2088 264 "vga_sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547315140627 "|DSO|vga_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "color_data\[12\] GND " "Pin \"color_data\[12\]\" is stuck at GND" {  } { { "DSO.bdf" "" { Schematic "E:/Quartus/VHDL/DSO/DSO.bdf" { { 168 1912 2090 184 "color_data\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547315140627 "|DSO|color_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "color_data\[10\] GND " "Pin \"color_data\[10\]\" is stuck at GND" {  } { { "DSO.bdf" "" { Schematic "E:/Quartus/VHDL/DSO/DSO.bdf" { { 168 1912 2090 184 "color_data\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547315140627 "|DSO|color_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "color_data\[8\] GND " "Pin \"color_data\[8\]\" is stuck at GND" {  } { { "DSO.bdf" "" { Schematic "E:/Quartus/VHDL/DSO/DSO.bdf" { { 168 1912 2090 184 "color_data\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547315140627 "|DSO|color_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "color_data\[4\] GND " "Pin \"color_data\[4\]\" is stuck at GND" {  } { { "DSO.bdf" "" { Schematic "E:/Quartus/VHDL/DSO/DSO.bdf" { { 168 1912 2090 184 "color_data\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547315140627 "|DSO|color_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "color_data\[2\] GND " "Pin \"color_data\[2\]\" is stuck at GND" {  } { { "DSO.bdf" "" { Schematic "E:/Quartus/VHDL/DSO/DSO.bdf" { { 168 1912 2090 184 "color_data\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547315140627 "|DSO|color_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "color_data\[0\] GND " "Pin \"color_data\[0\]\" is stuck at GND" {  } { { "DSO.bdf" "" { Schematic "E:/Quartus/VHDL/DSO/DSO.bdf" { { 168 1912 2090 184 "color_data\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547315140627 "|DSO|color_data[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1547315140627 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1547315144109 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1547315146736 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Quartus/VHDL/DSO/output_files/DSO.map.smsg " "Generated suppressed messages file E:/Quartus/VHDL/DSO/output_files/DSO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1547315146970 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 3 0 0 " "Adding 7 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1547315147925 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547315147925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8791 " "Implemented 8791 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1547315149070 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1547315149070 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8709 " "Implemented 8709 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1547315149070 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1547315149070 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1547315149070 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1547315149070 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1547315149070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547315149154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 13 01:45:49 2019 " "Processing ended: Sun Jan 13 01:45:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547315149154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547315149154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547315149154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1547315149154 ""}
