0.6
2018.2
Jun 14 2018
20:07:38
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/clock_divider.v,1552173912,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/control.v,,clock_divider,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/tb/top_tb.v,1552175274,verilog,,,,top_tb,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v,1552250114,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/tb/top_tb.v,,top,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/add.v,1551838863,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/alu.v,,add,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/alu.v,1551839872,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/branch_comparator.v,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/alu_definitions.vh,alu,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/branch_comparator.v,1551842614,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/clock_divider.v,,branch_comparator,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/control.v,1552139554,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/cpu.v,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/control_definitions.vh,control,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/cpu.v,1552243816,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/decode.v,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/general_definitions.vh,cpu,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/data_memory.v,1551892343,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/decode.v,,data_memory,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/decode.v,1552139642,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/immediate_generator.v,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/general_definitions.vh,decode,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/alu_definitions.vh,1551838863,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/control_definitions.vh,1551838863,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/general_definitions.vh,1551838863,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/immediate_generator.vh,1551838863,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/load_generator.vh,1551838863,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/store_generator.vh,1551838863,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/immediate_generator.v,1551840031,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/instruction_memory.v,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/immediate_generator.vh,immediate_generator,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/instruction_memory.v,1552102756,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/led/led_wishbone.v,,instruction_memory,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/load_generator.v,1551840040,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux2.v,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/load_generator.vh,load_generator,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux2.v,1551838863,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux3.v,,mux2,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux3.v,1551840046,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux_privilege.v,,mux3,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux_privilege.v,1551838863,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/pc.v,,mux_privilege,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/pc.v,1551981464,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/privilege.v,,pc,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/privilege.v,1551892282,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/ram/ram_wishbone.v,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/alu_definitions.vh,privilege,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/registers.v,1551965753,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/store_generator.v,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/general_definitions.vh,registers,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/store_generator.v,1551840119,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/store_generator.vh,store_generator,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/tb/cpu_tb.v,1552243989,verilog,,,,cpu_tb,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/led/led_wishbone.v,1552100978,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/load_generator.v,,led_wishbone,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/ram/ram_wishbone.v,1552244099,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/registers.v,,ram_wishbone,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/seg/seg_wishbone.v,1552156385,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/seg/seg_wishbone_tb.v,,seg_wishbone,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/seg/seg_wishbone_tb.v,1552156174,verilog,,,,seg_wishbone_tb,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/vivado/riscvcpu-vivado/riscvcpu-vivado.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
