

================================================================
== Vitis HLS Report for 'backProp_8_4_10_Pipeline_VITIS_LOOP_190_1'
================================================================
* Date:           Sat Apr 12 12:18:40 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.704 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_190_1  |        4|        4|         1|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.70>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_03 = alloca i32 1" [../layer.h:190]   --->   Operation 4 'alloca' 'i_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read39 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read3"   --->   Operation 5 'read' 'p_read39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read28 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read2"   --->   Operation 6 'read' 'p_read28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read17 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read1"   --->   Operation 7 'read' 'p_read17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_146 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read"   --->   Operation 8 'read' 'p_read_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%C_33_load_reload_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %C_33_load_reload"   --->   Operation 9 'read' 'C_33_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%C_31_load_reload_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %C_31_load_reload"   --->   Operation 10 'read' 'C_31_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%C_29_load_reload_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %C_29_load_reload"   --->   Operation 11 'read' 'C_29_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%C_load_reload_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %C_load_reload"   --->   Operation 12 'read' 'C_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%net_3 = alloca i64 1" [../layer.h:189]   --->   Operation 13 'alloca' 'net_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%net_2 = alloca i64 1" [../layer.h:189]   --->   Operation 14 'alloca' 'net_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%net_1 = alloca i64 1" [../layer.h:189]   --->   Operation 15 'alloca' 'net_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%net = alloca i64 1" [../layer.h:189]   --->   Operation 16 'alloca' 'net' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.48ns)   --->   "%store_ln0 = store i25 0, i25 %net"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%store_ln0 = store i25 0, i25 %net_1"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%store_ln0 = store i25 0, i25 %net_2"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln0 = store i25 0, i25 %net_3"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln190 = store i3 0, i3 %i_03" [../layer.h:190]   --->   Operation 21 'store' 'store_ln190' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln190 = br void %VITIS_LOOP_191_2" [../layer.h:190]   --->   Operation 22 'br' 'br_ln190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i = load i3 %i_03" [../layer.h:190]   --->   Operation 23 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.74ns)   --->   "%icmp_ln190 = icmp_eq  i3 %i, i3 4" [../layer.h:190]   --->   Operation 24 'icmp' 'icmp_ln190' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.74ns)   --->   "%i_29 = add i3 %i, i3 1" [../layer.h:190]   --->   Operation 25 'add' 'i_29' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln190, void %VITIS_LOOP_191_2.split, void %if.then" [../layer.h:190]   --->   Operation 26 'br' 'br_ln190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln190 = trunc i3 %i" [../layer.h:190]   --->   Operation 27 'trunc' 'trunc_ln190' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln190 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:190]   --->   Operation 28 'specpipeline' 'specpipeline_ln190' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln190 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [../layer.h:190]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln190' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln190 = specloopname void @_ssdm_op_SpecLoopName, void @empty_92" [../layer.h:190]   --->   Operation 30 'specloopname' 'specloopname_ln190' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.60ns)   --->   "%tmp_9 = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %C_load_reload_read, i2 1, i25 %C_29_load_reload_read, i2 2, i25 %C_31_load_reload_read, i2 3, i25 %C_33_load_reload_read, i25 0, i2 %trunc_ln190" [../layer.h:193]   --->   Operation 31 'sparsemux' 'tmp_9' <Predicate = (!icmp_ln190)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.60ns)   --->   "%tmp_s = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %p_read_146, i2 1, i25 %p_read17, i2 2, i25 %p_read28, i2 3, i25 %p_read39, i25 0, i2 %trunc_ln190" [../layer.h:193]   --->   Operation 32 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln190)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.12ns)   --->   "%net_5 = add i25 %tmp_s, i25 %tmp_9" [../layer.h:193]   --->   Operation 33 'add' 'net_5' <Predicate = (!icmp_ln190)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.03ns)   --->   "%switch_ln193 = switch i2 %trunc_ln190, void %call11.0.0.095.case.3, i2 0, void %call11.0.0.095.case.0, i2 1, void %call11.0.0.095.case.1, i2 2, void %call11.0.0.095.case.2" [../layer.h:193]   --->   Operation 34 'switch' 'switch_ln193' <Predicate = (!icmp_ln190)> <Delay = 1.03>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%store_ln193 = store i25 %net_5, i25 %net_2" [../layer.h:193]   --->   Operation 35 'store' 'store_ln193' <Predicate = (!icmp_ln190 & trunc_ln190 == 2)> <Delay = 0.48>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln193 = br void %call11.0.0.095.exit" [../layer.h:193]   --->   Operation 36 'br' 'br_ln193' <Predicate = (!icmp_ln190 & trunc_ln190 == 2)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.48ns)   --->   "%store_ln193 = store i25 %net_5, i25 %net_1" [../layer.h:193]   --->   Operation 37 'store' 'store_ln193' <Predicate = (!icmp_ln190 & trunc_ln190 == 1)> <Delay = 0.48>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln193 = br void %call11.0.0.095.exit" [../layer.h:193]   --->   Operation 38 'br' 'br_ln193' <Predicate = (!icmp_ln190 & trunc_ln190 == 1)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%store_ln193 = store i25 %net_5, i25 %net" [../layer.h:193]   --->   Operation 39 'store' 'store_ln193' <Predicate = (!icmp_ln190 & trunc_ln190 == 0)> <Delay = 0.48>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln193 = br void %call11.0.0.095.exit" [../layer.h:193]   --->   Operation 40 'br' 'br_ln193' <Predicate = (!icmp_ln190 & trunc_ln190 == 0)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.48ns)   --->   "%store_ln193 = store i25 %net_5, i25 %net_3" [../layer.h:193]   --->   Operation 41 'store' 'store_ln193' <Predicate = (!icmp_ln190 & trunc_ln190 == 3)> <Delay = 0.48>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln193 = br void %call11.0.0.095.exit" [../layer.h:193]   --->   Operation 42 'br' 'br_ln193' <Predicate = (!icmp_ln190 & trunc_ln190 == 3)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln190 = store i3 %i_29, i3 %i_03" [../layer.h:190]   --->   Operation 43 'store' 'store_ln190' <Predicate = (!icmp_ln190)> <Delay = 0.48>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln190 = br void %VITIS_LOOP_191_2" [../layer.h:190]   --->   Operation 44 'br' 'br_ln190' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%net_load = load i25 %net"   --->   Operation 45 'load' 'net_load' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%net_1_load = load i25 %net_1"   --->   Operation 46 'load' 'net_1_load' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%net_2_load = load i25 %net_2"   --->   Operation 47 'load' 'net_2_load' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%net_3_load = load i25 %net_3"   --->   Operation 48 'load' 'net_3_load' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %net_load_out, i25 %net_load"   --->   Operation 49 'write' 'write_ln0' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %net_1_load_out, i25 %net_1_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %net_2_load_out, i25 %net_2_load"   --->   Operation 51 'write' 'write_ln0' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %net_3_load_out, i25 %net_3_load"   --->   Operation 52 'write' 'write_ln0' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln190)> <Delay = 0.48>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 2.704ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln190', ../layer.h:190) of constant 0 on local variable 'i', ../layer.h:190 [30]  (0.489 ns)
	'load' operation 3 bit ('i', ../layer.h:190) on local variable 'i', ../layer.h:190 [33]  (0.000 ns)
	'sparsemux' operation 25 bit ('tmp_9', ../layer.h:193) [42]  (0.605 ns)
	'add' operation 25 bit ('net', ../layer.h:193) [44]  (1.121 ns)
	'store' operation 0 bit ('store_ln193', ../layer.h:193) of variable 'net', ../layer.h:193 on local variable 'net', ../layer.h:189 [56]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
