`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 17.02.2024 19:16:05
// Design Name: 
// Module Name: comp3b_gate_TB
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module comp3b_gate_TB();
    
    reg [2:0] a;
    reg [2:0] b;
    
    wire EQ;
    wire GR;
    wire LS;
    
    comp3b_gate dut1(a, b, EQ, GR, LS);
    
    initial begin
    
        a = 4'b000; b = 4'b000; #5;
        a = 4'b000; b = 4'b001; #5;
        a = 4'b000; b = 4'b010; #5;
        a = 4'b000; b = 4'b011; #5;
        a = 4'b000; b = 4'b100; #5;
        a = 4'b000; b = 4'b101; #5;
        a = 4'b000; b = 4'b110; #5;
        a = 4'b000; b = 4'b111; #5;
        a = 4'b001; b = 4'b000; #5;
        a = 4'b001; b = 4'b001; #5;
        a = 4'b001; b = 4'b010; #5;
        a = 4'b001; b = 4'b011; #5;
        a = 4'b001; b = 4'b100; #5;
        a = 4'b001; b = 4'b101; #5;
        a = 4'b001; b = 4'b110; #5;
        a = 4'b001; b = 4'b111; #5;
        a = 4'b010; b = 4'b000; #5;
        a = 4'b010; b = 4'b001; #5;
        a = 4'b010; b = 4'b010; #5;
        a = 4'b010; b = 4'b011; #5;
        a = 4'b010; b = 4'b100; #5;
        a = 4'b010; b = 4'b101; #5;
        a = 4'b010; b = 4'b110; #5;
        a = 4'b010; b = 4'b111; #5;
        a = 4'b011; b = 4'b000; #5;
        a = 4'b011; b = 4'b001; #5;
        a = 4'b011; b = 4'b010; #5;
        a = 4'b011; b = 4'b011; #5;
        a = 4'b011; b = 4'b100; #5;
        a = 4'b011; b = 4'b101; #5;
        a = 4'b011; b = 4'b110; #5;
        a = 4'b011; b = 4'b111; #5;
        a = 4'b100; b = 4'b000; #5;
        a = 4'b100; b = 4'b001; #5;
        a = 4'b100; b = 4'b010; #5;
        a = 4'b100; b = 4'b011; #5;
        a = 4'b100; b = 4'b100; #5;
        a = 4'b100; b = 4'b101; #5;
        a = 4'b100; b = 4'b110; #5;
        a = 4'b100; b = 4'b111; #5;
        a = 4'b101; b = 4'b000; #5;
        a = 4'b101; b = 4'b001; #5;
        a = 4'b101; b = 4'b010; #5;
        a = 4'b101; b = 4'b011; #5;
        a = 4'b101; b = 4'b100; #5;
        a = 4'b101; b = 4'b101; #5;
        a = 4'b101; b = 4'b110; #5;
        a = 4'b101; b = 4'b111; #5;
        a = 4'b110; b = 4'b000; #5;
        a = 4'b110; b = 4'b001; #5;
        a = 4'b110; b = 4'b010; #5;
        a = 4'b110; b = 4'b011; #5;
        a = 4'b110; b = 4'b100; #5;
        a = 4'b110; b = 4'b101; #5;
        a = 4'b110; b = 4'b110; #5;
        a = 4'b110; b = 4'b111; #5;
        a = 4'b111; b = 4'b000; #5;
        a = 4'b111; b = 4'b001; #5;
        a = 4'b111; b = 4'b010; #5;
        a = 4'b111; b = 4'b011; #5;
        a = 4'b111; b = 4'b100; #5;
        a = 4'b111; b = 4'b101; #5;
        a = 4'b111; b = 4'b110; #5;
        a = 4'b111; b = 4'b111; #5;
        $finish;
        
    end
    
endmodule
