module trigger_clock (clk, in, out, reset);

input clk;
input [5:0] in;
output reg [5:0] out;
output reg reset;
reg i;

always @(posedge clk)
begin

if (i==50000000)
begin
out=in;
reset=1;
end

else 
begin 
i=i+1;
reset=0;
end

end
endmodule 