// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Top module auto-generated by `reggen`


`include "common_cells/assertions.svh"

module cgra_reg_top #(
    parameter type reg_req_t = logic,
    parameter type reg_rsp_t = logic,
    parameter int AW = 7
) (
  input clk_i,
  input rst_ni,
  input  reg_req_t reg_req_i,
  output reg_rsp_t reg_rsp_o,
  // To HW
  output cgra_reg_pkg::cgra_reg2hw_t reg2hw, // Write
  input  cgra_reg_pkg::cgra_hw2reg_t hw2reg, // Read


  // Config
  input devmode_i // If 1, explicit error return for unmapped register access
);

  import cgra_reg_pkg::* ;

  localparam int DW = 32;
  localparam int DBW = DW/8;                    // Byte Width

  // register signals
  logic           reg_we;
  logic           reg_re;
  logic [AW-1:0]  reg_addr;
  logic [DW-1:0]  reg_wdata;
  logic [DBW-1:0] reg_be;
  logic [DW-1:0]  reg_rdata;
  logic           reg_error;

  logic          addrmiss, wr_err;

  logic [DW-1:0] reg_rdata_next;

  // Below register interface can be changed
  reg_req_t  reg_intf_req;
  reg_rsp_t  reg_intf_rsp;


  assign reg_intf_req = reg_req_i;
  assign reg_rsp_o = reg_intf_rsp;


  assign reg_we = reg_intf_req.valid & reg_intf_req.write;
  assign reg_re = reg_intf_req.valid & ~reg_intf_req.write;
  assign reg_addr = reg_intf_req.addr;
  assign reg_wdata = reg_intf_req.wdata;
  assign reg_be = reg_intf_req.wstrb;
  assign reg_intf_rsp.rdata = reg_rdata;
  assign reg_intf_rsp.error = reg_error;
  assign reg_intf_rsp.ready = 1'b1;

  assign reg_rdata = reg_rdata_next ;
  assign reg_error = (devmode_i & addrmiss) | wr_err;


  // Define SW related signals
  // Format: <reg>_<field>_{wd|we|qs}
  //        or <reg>_{wd|we|qs} if field == 1 or 0
  logic [3:0] col_status_qs;
  logic [31:0] slot0_ker_id_qs;
  logic [31:0] slot0_ker_id_wd;
  logic slot0_ker_id_we;
  logic [31:0] slot1_ker_id_qs;
  logic [31:0] slot1_ker_id_wd;
  logic slot1_ker_id_we;
  logic [31:0] slot0_ptr_in_c0_qs;
  logic [31:0] slot0_ptr_in_c0_wd;
  logic slot0_ptr_in_c0_we;
  logic [31:0] slot0_ptr_out_c0_qs;
  logic [31:0] slot0_ptr_out_c0_wd;
  logic slot0_ptr_out_c0_we;
  logic [31:0] slot0_ptr_in_c1_qs;
  logic [31:0] slot0_ptr_in_c1_wd;
  logic slot0_ptr_in_c1_we;
  logic [31:0] slot0_ptr_out_c1_qs;
  logic [31:0] slot0_ptr_out_c1_wd;
  logic slot0_ptr_out_c1_we;
  logic [31:0] slot0_ptr_in_c2_qs;
  logic [31:0] slot0_ptr_in_c2_wd;
  logic slot0_ptr_in_c2_we;
  logic [31:0] slot0_ptr_out_c2_qs;
  logic [31:0] slot0_ptr_out_c2_wd;
  logic slot0_ptr_out_c2_we;
  logic [31:0] slot0_ptr_in_c3_qs;
  logic [31:0] slot0_ptr_in_c3_wd;
  logic slot0_ptr_in_c3_we;
  logic [31:0] slot0_ptr_out_c3_qs;
  logic [31:0] slot0_ptr_out_c3_wd;
  logic slot0_ptr_out_c3_we;
  logic [31:0] slot1_ptr_in_c0_qs;
  logic [31:0] slot1_ptr_in_c0_wd;
  logic slot1_ptr_in_c0_we;
  logic [31:0] slot1_ptr_out_c0_qs;
  logic [31:0] slot1_ptr_out_c0_wd;
  logic slot1_ptr_out_c0_we;
  logic [31:0] slot1_ptr_in_c1_qs;
  logic [31:0] slot1_ptr_in_c1_wd;
  logic slot1_ptr_in_c1_we;
  logic [31:0] slot1_ptr_out_c1_qs;
  logic [31:0] slot1_ptr_out_c1_wd;
  logic slot1_ptr_out_c1_we;
  logic [31:0] slot1_ptr_in_c2_qs;
  logic [31:0] slot1_ptr_in_c2_wd;
  logic slot1_ptr_in_c2_we;
  logic [31:0] slot1_ptr_out_c2_qs;
  logic [31:0] slot1_ptr_out_c2_wd;
  logic slot1_ptr_out_c2_we;
  logic [31:0] slot1_ptr_in_c3_qs;
  logic [31:0] slot1_ptr_in_c3_wd;
  logic slot1_ptr_in_c3_we;
  logic [31:0] slot1_ptr_out_c3_qs;
  logic [31:0] slot1_ptr_out_c3_wd;
  logic slot1_ptr_out_c3_we;
  logic [31:0] perf_cnt_enable_qs;
  logic [31:0] perf_cnt_enable_wd;
  logic perf_cnt_enable_we;
  logic [31:0] perf_cnt_reset_qs;
  logic [31:0] perf_cnt_reset_wd;
  logic perf_cnt_reset_we;
  logic [31:0] perf_cnt_total_kernels_qs;
  logic [31:0] perf_cnt_total_kernels_wd;
  logic perf_cnt_total_kernels_we;
  logic [31:0] perf_cnt_c0_active_cycles_qs;
  logic [31:0] perf_cnt_c0_active_cycles_wd;
  logic perf_cnt_c0_active_cycles_we;
  logic [31:0] perf_cnt_c0_stall_cycles_qs;
  logic [31:0] perf_cnt_c0_stall_cycles_wd;
  logic perf_cnt_c0_stall_cycles_we;
  logic [31:0] perf_cnt_c1_active_cycles_qs;
  logic [31:0] perf_cnt_c1_active_cycles_wd;
  logic perf_cnt_c1_active_cycles_we;
  logic [31:0] perf_cnt_c1_stall_cycles_qs;
  logic [31:0] perf_cnt_c1_stall_cycles_wd;
  logic perf_cnt_c1_stall_cycles_we;
  logic [31:0] perf_cnt_c2_active_cycles_qs;
  logic [31:0] perf_cnt_c2_active_cycles_wd;
  logic perf_cnt_c2_active_cycles_we;
  logic [31:0] perf_cnt_c2_stall_cycles_qs;
  logic [31:0] perf_cnt_c2_stall_cycles_wd;
  logic perf_cnt_c2_stall_cycles_we;
  logic [31:0] perf_cnt_c3_active_cycles_qs;
  logic [31:0] perf_cnt_c3_active_cycles_wd;
  logic perf_cnt_c3_active_cycles_we;
  logic [31:0] perf_cnt_c3_stall_cycles_qs;
  logic [31:0] perf_cnt_c3_stall_cycles_wd;
  logic perf_cnt_c3_stall_cycles_we;
  logic [31:0] reserved30_qs;
  logic [31:0] reserved31_qs;

  // Register instances
  // R[col_status]: V(False)

  prim_subreg #(
    .DW      (4),
    .SWACCESS("RO"),
    .RESVAL  (4'h0)
  ) u_col_status (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    .we     (1'b0),
    .wd     ('0  ),

    // from internal hardware
    .de     (hw2reg.col_status.de),
    .d      (hw2reg.col_status.d ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.col_status.q ),

    // to register interface (read)
    .qs     (col_status_qs)
  );


  // R[slot0_ker_id]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_slot0_ker_id (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (slot0_ker_id_we),
    .wd     (slot0_ker_id_wd),

    // from internal hardware
    .de     (hw2reg.slot0_ker_id.de),
    .d      (hw2reg.slot0_ker_id.d ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.slot0_ker_id.q ),

    // to register interface (read)
    .qs     (slot0_ker_id_qs)
  );


  // R[slot1_ker_id]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_slot1_ker_id (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (slot1_ker_id_we),
    .wd     (slot1_ker_id_wd),

    // from internal hardware
    .de     (hw2reg.slot1_ker_id.de),
    .d      (hw2reg.slot1_ker_id.d ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.slot1_ker_id.q ),

    // to register interface (read)
    .qs     (slot1_ker_id_qs)
  );


  // R[slot0_ptr_in_c0]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_slot0_ptr_in_c0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (slot0_ptr_in_c0_we),
    .wd     (slot0_ptr_in_c0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.slot0_ptr_in_c0.q ),

    // to register interface (read)
    .qs     (slot0_ptr_in_c0_qs)
  );


  // R[slot0_ptr_out_c0]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_slot0_ptr_out_c0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (slot0_ptr_out_c0_we),
    .wd     (slot0_ptr_out_c0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.slot0_ptr_out_c0.q ),

    // to register interface (read)
    .qs     (slot0_ptr_out_c0_qs)
  );


  // R[slot0_ptr_in_c1]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_slot0_ptr_in_c1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (slot0_ptr_in_c1_we),
    .wd     (slot0_ptr_in_c1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.slot0_ptr_in_c1.q ),

    // to register interface (read)
    .qs     (slot0_ptr_in_c1_qs)
  );


  // R[slot0_ptr_out_c1]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_slot0_ptr_out_c1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (slot0_ptr_out_c1_we),
    .wd     (slot0_ptr_out_c1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.slot0_ptr_out_c1.q ),

    // to register interface (read)
    .qs     (slot0_ptr_out_c1_qs)
  );


  // R[slot0_ptr_in_c2]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_slot0_ptr_in_c2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (slot0_ptr_in_c2_we),
    .wd     (slot0_ptr_in_c2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.slot0_ptr_in_c2.q ),

    // to register interface (read)
    .qs     (slot0_ptr_in_c2_qs)
  );


  // R[slot0_ptr_out_c2]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_slot0_ptr_out_c2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (slot0_ptr_out_c2_we),
    .wd     (slot0_ptr_out_c2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.slot0_ptr_out_c2.q ),

    // to register interface (read)
    .qs     (slot0_ptr_out_c2_qs)
  );


  // R[slot0_ptr_in_c3]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_slot0_ptr_in_c3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (slot0_ptr_in_c3_we),
    .wd     (slot0_ptr_in_c3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.slot0_ptr_in_c3.q ),

    // to register interface (read)
    .qs     (slot0_ptr_in_c3_qs)
  );


  // R[slot0_ptr_out_c3]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_slot0_ptr_out_c3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (slot0_ptr_out_c3_we),
    .wd     (slot0_ptr_out_c3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.slot0_ptr_out_c3.q ),

    // to register interface (read)
    .qs     (slot0_ptr_out_c3_qs)
  );


  // R[slot1_ptr_in_c0]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_slot1_ptr_in_c0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (slot1_ptr_in_c0_we),
    .wd     (slot1_ptr_in_c0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.slot1_ptr_in_c0.q ),

    // to register interface (read)
    .qs     (slot1_ptr_in_c0_qs)
  );


  // R[slot1_ptr_out_c0]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_slot1_ptr_out_c0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (slot1_ptr_out_c0_we),
    .wd     (slot1_ptr_out_c0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.slot1_ptr_out_c0.q ),

    // to register interface (read)
    .qs     (slot1_ptr_out_c0_qs)
  );


  // R[slot1_ptr_in_c1]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_slot1_ptr_in_c1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (slot1_ptr_in_c1_we),
    .wd     (slot1_ptr_in_c1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.slot1_ptr_in_c1.q ),

    // to register interface (read)
    .qs     (slot1_ptr_in_c1_qs)
  );


  // R[slot1_ptr_out_c1]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_slot1_ptr_out_c1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (slot1_ptr_out_c1_we),
    .wd     (slot1_ptr_out_c1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.slot1_ptr_out_c1.q ),

    // to register interface (read)
    .qs     (slot1_ptr_out_c1_qs)
  );


  // R[slot1_ptr_in_c2]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_slot1_ptr_in_c2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (slot1_ptr_in_c2_we),
    .wd     (slot1_ptr_in_c2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.slot1_ptr_in_c2.q ),

    // to register interface (read)
    .qs     (slot1_ptr_in_c2_qs)
  );


  // R[slot1_ptr_out_c2]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_slot1_ptr_out_c2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (slot1_ptr_out_c2_we),
    .wd     (slot1_ptr_out_c2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.slot1_ptr_out_c2.q ),

    // to register interface (read)
    .qs     (slot1_ptr_out_c2_qs)
  );


  // R[slot1_ptr_in_c3]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_slot1_ptr_in_c3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (slot1_ptr_in_c3_we),
    .wd     (slot1_ptr_in_c3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.slot1_ptr_in_c3.q ),

    // to register interface (read)
    .qs     (slot1_ptr_in_c3_qs)
  );


  // R[slot1_ptr_out_c3]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_slot1_ptr_out_c3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (slot1_ptr_out_c3_we),
    .wd     (slot1_ptr_out_c3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.slot1_ptr_out_c3.q ),

    // to register interface (read)
    .qs     (slot1_ptr_out_c3_qs)
  );


  // R[perf_cnt_enable]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_perf_cnt_enable (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (perf_cnt_enable_we),
    .wd     (perf_cnt_enable_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.perf_cnt_enable.q ),

    // to register interface (read)
    .qs     (perf_cnt_enable_qs)
  );


  // R[perf_cnt_reset]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_perf_cnt_reset (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (perf_cnt_reset_we),
    .wd     (perf_cnt_reset_wd),

    // from internal hardware
    .de     (hw2reg.perf_cnt_reset.de),
    .d      (hw2reg.perf_cnt_reset.d ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.perf_cnt_reset.q ),

    // to register interface (read)
    .qs     (perf_cnt_reset_qs)
  );


  // R[perf_cnt_total_kernels]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_perf_cnt_total_kernels (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (perf_cnt_total_kernels_we),
    .wd     (perf_cnt_total_kernels_wd),

    // from internal hardware
    .de     (hw2reg.perf_cnt_total_kernels.de),
    .d      (hw2reg.perf_cnt_total_kernels.d ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.perf_cnt_total_kernels.q ),

    // to register interface (read)
    .qs     (perf_cnt_total_kernels_qs)
  );


  // R[perf_cnt_c0_active_cycles]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_perf_cnt_c0_active_cycles (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (perf_cnt_c0_active_cycles_we),
    .wd     (perf_cnt_c0_active_cycles_wd),

    // from internal hardware
    .de     (hw2reg.perf_cnt_c0_active_cycles.de),
    .d      (hw2reg.perf_cnt_c0_active_cycles.d ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.perf_cnt_c0_active_cycles.q ),

    // to register interface (read)
    .qs     (perf_cnt_c0_active_cycles_qs)
  );


  // R[perf_cnt_c0_stall_cycles]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_perf_cnt_c0_stall_cycles (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (perf_cnt_c0_stall_cycles_we),
    .wd     (perf_cnt_c0_stall_cycles_wd),

    // from internal hardware
    .de     (hw2reg.perf_cnt_c0_stall_cycles.de),
    .d      (hw2reg.perf_cnt_c0_stall_cycles.d ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.perf_cnt_c0_stall_cycles.q ),

    // to register interface (read)
    .qs     (perf_cnt_c0_stall_cycles_qs)
  );


  // R[perf_cnt_c1_active_cycles]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_perf_cnt_c1_active_cycles (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (perf_cnt_c1_active_cycles_we),
    .wd     (perf_cnt_c1_active_cycles_wd),

    // from internal hardware
    .de     (hw2reg.perf_cnt_c1_active_cycles.de),
    .d      (hw2reg.perf_cnt_c1_active_cycles.d ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.perf_cnt_c1_active_cycles.q ),

    // to register interface (read)
    .qs     (perf_cnt_c1_active_cycles_qs)
  );


  // R[perf_cnt_c1_stall_cycles]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_perf_cnt_c1_stall_cycles (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (perf_cnt_c1_stall_cycles_we),
    .wd     (perf_cnt_c1_stall_cycles_wd),

    // from internal hardware
    .de     (hw2reg.perf_cnt_c1_stall_cycles.de),
    .d      (hw2reg.perf_cnt_c1_stall_cycles.d ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.perf_cnt_c1_stall_cycles.q ),

    // to register interface (read)
    .qs     (perf_cnt_c1_stall_cycles_qs)
  );


  // R[perf_cnt_c2_active_cycles]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_perf_cnt_c2_active_cycles (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (perf_cnt_c2_active_cycles_we),
    .wd     (perf_cnt_c2_active_cycles_wd),

    // from internal hardware
    .de     (hw2reg.perf_cnt_c2_active_cycles.de),
    .d      (hw2reg.perf_cnt_c2_active_cycles.d ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.perf_cnt_c2_active_cycles.q ),

    // to register interface (read)
    .qs     (perf_cnt_c2_active_cycles_qs)
  );


  // R[perf_cnt_c2_stall_cycles]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_perf_cnt_c2_stall_cycles (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (perf_cnt_c2_stall_cycles_we),
    .wd     (perf_cnt_c2_stall_cycles_wd),

    // from internal hardware
    .de     (hw2reg.perf_cnt_c2_stall_cycles.de),
    .d      (hw2reg.perf_cnt_c2_stall_cycles.d ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.perf_cnt_c2_stall_cycles.q ),

    // to register interface (read)
    .qs     (perf_cnt_c2_stall_cycles_qs)
  );


  // R[perf_cnt_c3_active_cycles]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_perf_cnt_c3_active_cycles (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (perf_cnt_c3_active_cycles_we),
    .wd     (perf_cnt_c3_active_cycles_wd),

    // from internal hardware
    .de     (hw2reg.perf_cnt_c3_active_cycles.de),
    .d      (hw2reg.perf_cnt_c3_active_cycles.d ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.perf_cnt_c3_active_cycles.q ),

    // to register interface (read)
    .qs     (perf_cnt_c3_active_cycles_qs)
  );


  // R[perf_cnt_c3_stall_cycles]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_perf_cnt_c3_stall_cycles (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (perf_cnt_c3_stall_cycles_we),
    .wd     (perf_cnt_c3_stall_cycles_wd),

    // from internal hardware
    .de     (hw2reg.perf_cnt_c3_stall_cycles.de),
    .d      (hw2reg.perf_cnt_c3_stall_cycles.d ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.perf_cnt_c3_stall_cycles.q ),

    // to register interface (read)
    .qs     (perf_cnt_c3_stall_cycles_qs)
  );


  // R[reserved30]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RO"),
    .RESVAL  (32'h0)
  ) u_reserved30 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    .we     (1'b0),
    .wd     ('0  ),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.reserved30.q ),

    // to register interface (read)
    .qs     (reserved30_qs)
  );


  // R[reserved31]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RO"),
    .RESVAL  (32'h0)
  ) u_reserved31 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    .we     (1'b0),
    .wd     ('0  ),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.reserved31.q ),

    // to register interface (read)
    .qs     (reserved31_qs)
  );




  logic [31:0] addr_hit;
  always_comb begin
    addr_hit = '0;
    addr_hit[ 0] = (reg_addr == CGRA_COL_STATUS_OFFSET);
    addr_hit[ 1] = (reg_addr == CGRA_SLOT0_KER_ID_OFFSET);
    addr_hit[ 2] = (reg_addr == CGRA_SLOT1_KER_ID_OFFSET);
    addr_hit[ 3] = (reg_addr == CGRA_SLOT0_PTR_IN_C0_OFFSET);
    addr_hit[ 4] = (reg_addr == CGRA_SLOT0_PTR_OUT_C0_OFFSET);
    addr_hit[ 5] = (reg_addr == CGRA_SLOT0_PTR_IN_C1_OFFSET);
    addr_hit[ 6] = (reg_addr == CGRA_SLOT0_PTR_OUT_C1_OFFSET);
    addr_hit[ 7] = (reg_addr == CGRA_SLOT0_PTR_IN_C2_OFFSET);
    addr_hit[ 8] = (reg_addr == CGRA_SLOT0_PTR_OUT_C2_OFFSET);
    addr_hit[ 9] = (reg_addr == CGRA_SLOT0_PTR_IN_C3_OFFSET);
    addr_hit[10] = (reg_addr == CGRA_SLOT0_PTR_OUT_C3_OFFSET);
    addr_hit[11] = (reg_addr == CGRA_SLOT1_PTR_IN_C0_OFFSET);
    addr_hit[12] = (reg_addr == CGRA_SLOT1_PTR_OUT_C0_OFFSET);
    addr_hit[13] = (reg_addr == CGRA_SLOT1_PTR_IN_C1_OFFSET);
    addr_hit[14] = (reg_addr == CGRA_SLOT1_PTR_OUT_C1_OFFSET);
    addr_hit[15] = (reg_addr == CGRA_SLOT1_PTR_IN_C2_OFFSET);
    addr_hit[16] = (reg_addr == CGRA_SLOT1_PTR_OUT_C2_OFFSET);
    addr_hit[17] = (reg_addr == CGRA_SLOT1_PTR_IN_C3_OFFSET);
    addr_hit[18] = (reg_addr == CGRA_SLOT1_PTR_OUT_C3_OFFSET);
    addr_hit[19] = (reg_addr == CGRA_PERF_CNT_ENABLE_OFFSET);
    addr_hit[20] = (reg_addr == CGRA_PERF_CNT_RESET_OFFSET);
    addr_hit[21] = (reg_addr == CGRA_PERF_CNT_TOTAL_KERNELS_OFFSET);
    addr_hit[22] = (reg_addr == CGRA_PERF_CNT_C0_ACTIVE_CYCLES_OFFSET);
    addr_hit[23] = (reg_addr == CGRA_PERF_CNT_C0_STALL_CYCLES_OFFSET);
    addr_hit[24] = (reg_addr == CGRA_PERF_CNT_C1_ACTIVE_CYCLES_OFFSET);
    addr_hit[25] = (reg_addr == CGRA_PERF_CNT_C1_STALL_CYCLES_OFFSET);
    addr_hit[26] = (reg_addr == CGRA_PERF_CNT_C2_ACTIVE_CYCLES_OFFSET);
    addr_hit[27] = (reg_addr == CGRA_PERF_CNT_C2_STALL_CYCLES_OFFSET);
    addr_hit[28] = (reg_addr == CGRA_PERF_CNT_C3_ACTIVE_CYCLES_OFFSET);
    addr_hit[29] = (reg_addr == CGRA_PERF_CNT_C3_STALL_CYCLES_OFFSET);
    addr_hit[30] = (reg_addr == CGRA_RESERVED30_OFFSET);
    addr_hit[31] = (reg_addr == CGRA_RESERVED31_OFFSET);
  end

  assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;

  // Check sub-word write is permitted
  always_comb begin
    wr_err = (reg_we &
              ((addr_hit[ 0] & (|(CGRA_PERMIT[ 0] & ~reg_be))) |
               (addr_hit[ 1] & (|(CGRA_PERMIT[ 1] & ~reg_be))) |
               (addr_hit[ 2] & (|(CGRA_PERMIT[ 2] & ~reg_be))) |
               (addr_hit[ 3] & (|(CGRA_PERMIT[ 3] & ~reg_be))) |
               (addr_hit[ 4] & (|(CGRA_PERMIT[ 4] & ~reg_be))) |
               (addr_hit[ 5] & (|(CGRA_PERMIT[ 5] & ~reg_be))) |
               (addr_hit[ 6] & (|(CGRA_PERMIT[ 6] & ~reg_be))) |
               (addr_hit[ 7] & (|(CGRA_PERMIT[ 7] & ~reg_be))) |
               (addr_hit[ 8] & (|(CGRA_PERMIT[ 8] & ~reg_be))) |
               (addr_hit[ 9] & (|(CGRA_PERMIT[ 9] & ~reg_be))) |
               (addr_hit[10] & (|(CGRA_PERMIT[10] & ~reg_be))) |
               (addr_hit[11] & (|(CGRA_PERMIT[11] & ~reg_be))) |
               (addr_hit[12] & (|(CGRA_PERMIT[12] & ~reg_be))) |
               (addr_hit[13] & (|(CGRA_PERMIT[13] & ~reg_be))) |
               (addr_hit[14] & (|(CGRA_PERMIT[14] & ~reg_be))) |
               (addr_hit[15] & (|(CGRA_PERMIT[15] & ~reg_be))) |
               (addr_hit[16] & (|(CGRA_PERMIT[16] & ~reg_be))) |
               (addr_hit[17] & (|(CGRA_PERMIT[17] & ~reg_be))) |
               (addr_hit[18] & (|(CGRA_PERMIT[18] & ~reg_be))) |
               (addr_hit[19] & (|(CGRA_PERMIT[19] & ~reg_be))) |
               (addr_hit[20] & (|(CGRA_PERMIT[20] & ~reg_be))) |
               (addr_hit[21] & (|(CGRA_PERMIT[21] & ~reg_be))) |
               (addr_hit[22] & (|(CGRA_PERMIT[22] & ~reg_be))) |
               (addr_hit[23] & (|(CGRA_PERMIT[23] & ~reg_be))) |
               (addr_hit[24] & (|(CGRA_PERMIT[24] & ~reg_be))) |
               (addr_hit[25] & (|(CGRA_PERMIT[25] & ~reg_be))) |
               (addr_hit[26] & (|(CGRA_PERMIT[26] & ~reg_be))) |
               (addr_hit[27] & (|(CGRA_PERMIT[27] & ~reg_be))) |
               (addr_hit[28] & (|(CGRA_PERMIT[28] & ~reg_be))) |
               (addr_hit[29] & (|(CGRA_PERMIT[29] & ~reg_be))) |
               (addr_hit[30] & (|(CGRA_PERMIT[30] & ~reg_be))) |
               (addr_hit[31] & (|(CGRA_PERMIT[31] & ~reg_be)))));
  end

  assign slot0_ker_id_we = addr_hit[1] & reg_we & !reg_error;
  assign slot0_ker_id_wd = reg_wdata[31:0];

  assign slot1_ker_id_we = addr_hit[2] & reg_we & !reg_error;
  assign slot1_ker_id_wd = reg_wdata[31:0];

  assign slot0_ptr_in_c0_we = addr_hit[3] & reg_we & !reg_error;
  assign slot0_ptr_in_c0_wd = reg_wdata[31:0];

  assign slot0_ptr_out_c0_we = addr_hit[4] & reg_we & !reg_error;
  assign slot0_ptr_out_c0_wd = reg_wdata[31:0];

  assign slot0_ptr_in_c1_we = addr_hit[5] & reg_we & !reg_error;
  assign slot0_ptr_in_c1_wd = reg_wdata[31:0];

  assign slot0_ptr_out_c1_we = addr_hit[6] & reg_we & !reg_error;
  assign slot0_ptr_out_c1_wd = reg_wdata[31:0];

  assign slot0_ptr_in_c2_we = addr_hit[7] & reg_we & !reg_error;
  assign slot0_ptr_in_c2_wd = reg_wdata[31:0];

  assign slot0_ptr_out_c2_we = addr_hit[8] & reg_we & !reg_error;
  assign slot0_ptr_out_c2_wd = reg_wdata[31:0];

  assign slot0_ptr_in_c3_we = addr_hit[9] & reg_we & !reg_error;
  assign slot0_ptr_in_c3_wd = reg_wdata[31:0];

  assign slot0_ptr_out_c3_we = addr_hit[10] & reg_we & !reg_error;
  assign slot0_ptr_out_c3_wd = reg_wdata[31:0];

  assign slot1_ptr_in_c0_we = addr_hit[11] & reg_we & !reg_error;
  assign slot1_ptr_in_c0_wd = reg_wdata[31:0];

  assign slot1_ptr_out_c0_we = addr_hit[12] & reg_we & !reg_error;
  assign slot1_ptr_out_c0_wd = reg_wdata[31:0];

  assign slot1_ptr_in_c1_we = addr_hit[13] & reg_we & !reg_error;
  assign slot1_ptr_in_c1_wd = reg_wdata[31:0];

  assign slot1_ptr_out_c1_we = addr_hit[14] & reg_we & !reg_error;
  assign slot1_ptr_out_c1_wd = reg_wdata[31:0];

  assign slot1_ptr_in_c2_we = addr_hit[15] & reg_we & !reg_error;
  assign slot1_ptr_in_c2_wd = reg_wdata[31:0];

  assign slot1_ptr_out_c2_we = addr_hit[16] & reg_we & !reg_error;
  assign slot1_ptr_out_c2_wd = reg_wdata[31:0];

  assign slot1_ptr_in_c3_we = addr_hit[17] & reg_we & !reg_error;
  assign slot1_ptr_in_c3_wd = reg_wdata[31:0];

  assign slot1_ptr_out_c3_we = addr_hit[18] & reg_we & !reg_error;
  assign slot1_ptr_out_c3_wd = reg_wdata[31:0];

  assign perf_cnt_enable_we = addr_hit[19] & reg_we & !reg_error;
  assign perf_cnt_enable_wd = reg_wdata[31:0];

  assign perf_cnt_reset_we = addr_hit[20] & reg_we & !reg_error;
  assign perf_cnt_reset_wd = reg_wdata[31:0];

  assign perf_cnt_total_kernels_we = addr_hit[21] & reg_we & !reg_error;
  assign perf_cnt_total_kernels_wd = reg_wdata[31:0];

  assign perf_cnt_c0_active_cycles_we = addr_hit[22] & reg_we & !reg_error;
  assign perf_cnt_c0_active_cycles_wd = reg_wdata[31:0];

  assign perf_cnt_c0_stall_cycles_we = addr_hit[23] & reg_we & !reg_error;
  assign perf_cnt_c0_stall_cycles_wd = reg_wdata[31:0];

  assign perf_cnt_c1_active_cycles_we = addr_hit[24] & reg_we & !reg_error;
  assign perf_cnt_c1_active_cycles_wd = reg_wdata[31:0];

  assign perf_cnt_c1_stall_cycles_we = addr_hit[25] & reg_we & !reg_error;
  assign perf_cnt_c1_stall_cycles_wd = reg_wdata[31:0];

  assign perf_cnt_c2_active_cycles_we = addr_hit[26] & reg_we & !reg_error;
  assign perf_cnt_c2_active_cycles_wd = reg_wdata[31:0];

  assign perf_cnt_c2_stall_cycles_we = addr_hit[27] & reg_we & !reg_error;
  assign perf_cnt_c2_stall_cycles_wd = reg_wdata[31:0];

  assign perf_cnt_c3_active_cycles_we = addr_hit[28] & reg_we & !reg_error;
  assign perf_cnt_c3_active_cycles_wd = reg_wdata[31:0];

  assign perf_cnt_c3_stall_cycles_we = addr_hit[29] & reg_we & !reg_error;
  assign perf_cnt_c3_stall_cycles_wd = reg_wdata[31:0];

  // Read data return
  always_comb begin
    reg_rdata_next = '0;
    unique case (1'b1)
      addr_hit[0]: begin
        reg_rdata_next[3:0] = col_status_qs;
      end

      addr_hit[1]: begin
        reg_rdata_next[31:0] = slot0_ker_id_qs;
      end

      addr_hit[2]: begin
        reg_rdata_next[31:0] = slot1_ker_id_qs;
      end

      addr_hit[3]: begin
        reg_rdata_next[31:0] = slot0_ptr_in_c0_qs;
      end

      addr_hit[4]: begin
        reg_rdata_next[31:0] = slot0_ptr_out_c0_qs;
      end

      addr_hit[5]: begin
        reg_rdata_next[31:0] = slot0_ptr_in_c1_qs;
      end

      addr_hit[6]: begin
        reg_rdata_next[31:0] = slot0_ptr_out_c1_qs;
      end

      addr_hit[7]: begin
        reg_rdata_next[31:0] = slot0_ptr_in_c2_qs;
      end

      addr_hit[8]: begin
        reg_rdata_next[31:0] = slot0_ptr_out_c2_qs;
      end

      addr_hit[9]: begin
        reg_rdata_next[31:0] = slot0_ptr_in_c3_qs;
      end

      addr_hit[10]: begin
        reg_rdata_next[31:0] = slot0_ptr_out_c3_qs;
      end

      addr_hit[11]: begin
        reg_rdata_next[31:0] = slot1_ptr_in_c0_qs;
      end

      addr_hit[12]: begin
        reg_rdata_next[31:0] = slot1_ptr_out_c0_qs;
      end

      addr_hit[13]: begin
        reg_rdata_next[31:0] = slot1_ptr_in_c1_qs;
      end

      addr_hit[14]: begin
        reg_rdata_next[31:0] = slot1_ptr_out_c1_qs;
      end

      addr_hit[15]: begin
        reg_rdata_next[31:0] = slot1_ptr_in_c2_qs;
      end

      addr_hit[16]: begin
        reg_rdata_next[31:0] = slot1_ptr_out_c2_qs;
      end

      addr_hit[17]: begin
        reg_rdata_next[31:0] = slot1_ptr_in_c3_qs;
      end

      addr_hit[18]: begin
        reg_rdata_next[31:0] = slot1_ptr_out_c3_qs;
      end

      addr_hit[19]: begin
        reg_rdata_next[31:0] = perf_cnt_enable_qs;
      end

      addr_hit[20]: begin
        reg_rdata_next[31:0] = perf_cnt_reset_qs;
      end

      addr_hit[21]: begin
        reg_rdata_next[31:0] = perf_cnt_total_kernels_qs;
      end

      addr_hit[22]: begin
        reg_rdata_next[31:0] = perf_cnt_c0_active_cycles_qs;
      end

      addr_hit[23]: begin
        reg_rdata_next[31:0] = perf_cnt_c0_stall_cycles_qs;
      end

      addr_hit[24]: begin
        reg_rdata_next[31:0] = perf_cnt_c1_active_cycles_qs;
      end

      addr_hit[25]: begin
        reg_rdata_next[31:0] = perf_cnt_c1_stall_cycles_qs;
      end

      addr_hit[26]: begin
        reg_rdata_next[31:0] = perf_cnt_c2_active_cycles_qs;
      end

      addr_hit[27]: begin
        reg_rdata_next[31:0] = perf_cnt_c2_stall_cycles_qs;
      end

      addr_hit[28]: begin
        reg_rdata_next[31:0] = perf_cnt_c3_active_cycles_qs;
      end

      addr_hit[29]: begin
        reg_rdata_next[31:0] = perf_cnt_c3_stall_cycles_qs;
      end

      addr_hit[30]: begin
        reg_rdata_next[31:0] = reserved30_qs;
      end

      addr_hit[31]: begin
        reg_rdata_next[31:0] = reserved31_qs;
      end

      default: begin
        reg_rdata_next = '1;
      end
    endcase
  end

  // Unused signal tieoff

  // wdata / byte enable are not always fully used
  // add a blanket unused statement to handle lint waivers
  logic unused_wdata;
  logic unused_be;
  assign unused_wdata = ^reg_wdata;
  assign unused_be = ^reg_be;

  // Assertions for Register Interface
  `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit))

endmodule
