$date
  Sun Aug 04 17:34:41 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module env $end
$upscope $end
$scope module tb_data_memory $end
$var reg 1 ! clock $end
$var reg 1 " write_enable $end
$var reg 32 # alu_out[31:0] $end
$var reg 32 $ write_data[31:0] $end
$var reg 32 % read_data[31:0] $end
$scope module uut $end
$var reg 1 & clock $end
$var reg 1 ' write_enable $end
$var reg 32 ( alu_out[31:0] $end
$var reg 32 ) write_data[31:0] $end
$var reg 32 * read_data[31:0] $end
$comment mem is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU %
0&
0'
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU *
#10000000
1!
b00000000000000000000000000000000 %
1&
b00000000000000000000000000000000 *
#20000000
0!
0&
#30000000
1!
1&
#40000000
0!
1"
b00000000000000000000000000000001 #
b11011110101011011011111011101111 $
0&
1'
b00000000000000000000000000000001 (
b11011110101011011011111011101111 )
#50000000
1!
1&
#60000000
0!
0"
0&
0'
#70000000
1!
b11011110101011011011111011101111 %
1&
b11011110101011011011111011101111 *
#80000000
0!
1"
b00000000000000000000000000000010 #
b00010010001101000101011001111000 $
0&
1'
b00000000000000000000000000000010 (
b00010010001101000101011001111000 )
#90000000
1!
b00000000000000000000000000000000 %
1&
b00000000000000000000000000000000 *
#100000000
0!
0"
0&
0'
#110000000
1!
b00010010001101000101011001111000 %
1&
b00010010001101000101011001111000 *
#120000000
0!
0&
#130000000
1!
1&
#140000000
0!
0&
#150000000
1!
1&
#160000000
0!
0&
#170000000
1!
1&
#180000000
0!
0&
#190000000
1!
1&
