
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf8_readFilters56_U0'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1182.13-1182.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1183.13-1183.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1184.16-1184.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1180.1-1186.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x5'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x5_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1302.13-1302.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1303.13-1303.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1304.16-1304.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1300.1-1306.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w1_d8_S_x0'.
Generating RTLIL representation for module `\td_fused_top_fifo_w1_d8_S_x0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1428.13-1428.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1429.13-1429.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1430.13-1430.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1431.13-1431.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1432.13-1432.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1433.13-1433.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1434.13-1434.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1435.13-1435.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1436.16-1436.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1426.1-1438.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d8_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d8_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1560.13-1560.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1561.13-1561.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1562.13-1562.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1563.13-1563.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1564.13-1564.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1565.13-1565.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1566.13-1566.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1567.13-1567.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1568.16-1568.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1558.1-1570.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d8_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d8_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1692.13-1692.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1693.13-1693.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1694.13-1694.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1695.13-1695.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1696.13-1696.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1697.13-1697.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1698.13-1698.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1699.13-1699.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1700.16-1700.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1690.1-1702.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d7_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d7_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1823.13-1823.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1824.13-1824.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1825.13-1825.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1826.13-1826.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1827.13-1827.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1828.13-1828.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1829.13-1829.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1830.16-1830.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1821.1-1832.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d2_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d2_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1948.13-1948.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1949.13-1949.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1950.16-1950.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1946.1-1952.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_tdf8_poolOutputs'.
Generating RTLIL representation for module `\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hcmp_0_no_dsp_16'.
Generating RTLIL representation for module `\td_fused_top_tdf8_writeOutputs_unaligned'.
Generating RTLIL representation for module `\td_fused_top_tdf8_adjust'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc424'.
Generating RTLIL representation for module `\td_fused_top_tdf8_accum_2'.
Generating RTLIL representation for module `\td_fused_top_tdf8_accum_1'.
Generating RTLIL representation for module `\td_fused_top_tdf8_dot_product'.
Generating RTLIL representation for module `\td_fused_top_tdf8_readFilters56'.
Generating RTLIL representation for module `\td_fused_top_tdf8_readInputs57'.
Generating RTLIL representation for module `\td_fused_top_tdf8_get_next_ijk'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram'.
Generating RTLIL representation for module `\FPAddSub'.
Generating RTLIL representation for module `\FPAddSub_ExceptionModule'.
Generating RTLIL representation for module `\FPAddSub_RoundModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift2'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift1'.
Generating RTLIL representation for module `\FPAddSub_NormalizeModule'.
Generating RTLIL representation for module `\FPAddSub_ExecutionModule'.
Generating RTLIL representation for module `\FPAddSub_AlignShift2'.
Generating RTLIL representation for module `\FPAddSub_AlignShift1'.
Generating RTLIL representation for module `\FPAddSub_AlignModule'.
Generating RTLIL representation for module `\FPAddSub_PrealignModule'.
Generating RTLIL representation for module `\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Generating RTLIL representation for module `\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Generating RTLIL representation for module `\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   3 design levels: td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
root of   0 design levels: FPMult_PrepModule   
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_RoundModule  
root of   1 design levels: FPMult_16           
root of   2 design levels: td_fused_top_ap_hmul_2_max_dsp_16
root of   3 design levels: td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
root of   2 design levels: td_fused_top_ap_hadd_3_full_dsp_16
root of   3 design levels: td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
root of   0 design levels: FPAddSub_PrealignModule
root of   0 design levels: FPAddSub_AlignModule
root of   0 design levels: FPAddSub_AlignShift1
root of   0 design levels: FPAddSub_AlignShift2
root of   0 design levels: FPAddSub_ExecutionModule
root of   0 design levels: FPAddSub_NormalizeModule
root of   0 design levels: FPAddSub_NormalizeShift1
root of   0 design levels: FPAddSub_NormalizeShift2
root of   0 design levels: FPAddSub_RoundModule
root of   0 design levels: FPAddSub_ExceptionModule
root of   1 design levels: FPAddSub            
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0
root of   0 design levels: td_fused_top_tdf8_get_next_ijk
root of   0 design levels: td_fused_top_tdf8_readInputs57
root of   0 design levels: td_fused_top_tdf8_readFilters56
root of   4 design levels: td_fused_top_tdf8_dot_product
root of   4 design levels: td_fused_top_tdf8_accum_1
root of   4 design levels: td_fused_top_tdf8_accum_2
root of   0 design levels: td_fused_top_Block_entry_proc_proc424
root of   4 design levels: td_fused_top_tdf8_adjust
root of   0 design levels: td_fused_top_tdf8_writeOutputs_unaligned
root of   2 design levels: td_fused_top_ap_hcmp_0_no_dsp_16
root of   3 design levels: td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1
root of   4 design levels: td_fused_top_tdf8_poolOutputs
root of   0 design levels: td_fused_top_fifo_w8_d2_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w8_d2_S_x
root of   0 design levels: td_fused_top_fifo_w8_d7_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w8_d7_S
root of   0 design levels: td_fused_top_fifo_w4_d8_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w4_d8_S_x
root of   0 design levels: td_fused_top_fifo_w8_d8_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w8_d8_S
root of   0 design levels: td_fused_top_fifo_w1_d8_S_x0_shiftReg
root of   1 design levels: td_fused_top_fifo_w1_d8_S_x0
root of   0 design levels: td_fused_top_fifo_w16_d2_S_x5_shiftReg
root of   1 design levels: td_fused_top_fifo_w16_d2_S_x5
root of   0 design levels: td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg
root of   1 design levels: td_fused_top_start_for_tdf8_readFilters56_U0
root of   5 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37454
Automatically selected td_fused_top_dataflow_in_loop_TOP_LOOP37454 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP37454
Used module:     \td_fused_top_start_for_tdf8_readFilters56_U0
Used module:         \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg
Used module:     \td_fused_top_fifo_w16_d2_S_x5
Used module:         \td_fused_top_fifo_w16_d2_S_x5_shiftReg
Used module:     \td_fused_top_fifo_w1_d8_S_x0
Used module:         \td_fused_top_fifo_w1_d8_S_x0_shiftReg
Used module:     \td_fused_top_fifo_w8_d8_S
Used module:         \td_fused_top_fifo_w8_d8_S_shiftReg
Used module:     \td_fused_top_fifo_w4_d8_S_x
Used module:         \td_fused_top_fifo_w4_d8_S_x_shiftReg
Used module:     \td_fused_top_fifo_w8_d7_S
Used module:         \td_fused_top_fifo_w8_d7_S_shiftReg
Used module:     \td_fused_top_fifo_w8_d2_S_x
Used module:         \td_fused_top_fifo_w8_d2_S_x_shiftReg
Used module:     \td_fused_top_tdf8_poolOutputs
Used module:         \td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1
Used module:             \td_fused_top_ap_hcmp_0_no_dsp_16
Used module:                 \FPAddSub
Used module:                     \FPAddSub_ExceptionModule
Used module:                     \FPAddSub_RoundModule
Used module:                     \FPAddSub_NormalizeShift2
Used module:                     \FPAddSub_NormalizeShift1
Used module:                     \FPAddSub_NormalizeModule
Used module:                     \FPAddSub_ExecutionModule
Used module:                     \FPAddSub_AlignShift2
Used module:                     \FPAddSub_AlignShift1
Used module:                     \FPAddSub_AlignModule
Used module:                     \FPAddSub_PrealignModule
Used module:         \td_fused_top_tdf8_writeOutputs_unaligned
Used module:     \td_fused_top_tdf8_adjust
Used module:         \td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
Used module:             \td_fused_top_ap_hmul_2_max_dsp_16
Used module:                 \FPMult_16
Used module:                     \FPMult_RoundModule
Used module:                     \FPMult_NormalizeModule
Used module:                     \FPMult_ExecuteModule
Used module:                     \FPMult_PrepModule
Used module:         \td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
Used module:             \td_fused_top_ap_hadd_3_full_dsp_16
Used module:         \td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
Used module:     \td_fused_top_Block_entry_proc_proc424
Used module:     \td_fused_top_tdf8_accum_2
Used module:     \td_fused_top_tdf8_accum_1
Used module:     \td_fused_top_tdf8_dot_product
Used module:     \td_fused_top_tdf8_readFilters56
Used module:     \td_fused_top_tdf8_readInputs57
Used module:     \td_fused_top_tdf8_get_next_ijk
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 288
Parameter \AddressWidth = 9

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 288
Parameter \AddressWidth = 9
Generating RTLIL representation for module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 288
Parameter \AddressWidth = 9

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 288
Parameter \AddressWidth = 9
Generating RTLIL representation for module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 288
Parameter \AddressWidth = 9

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec'.
Parameter \DataWidth = 16
Parameter \AddressRange = 288
Parameter \AddressWidth = 9
Generating RTLIL representation for module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 1

2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 1
Generating RTLIL representation for module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.

2.11. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP37454
Used module:     \td_fused_top_start_for_tdf8_readFilters56_U0
Used module:         \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg
Used module:     \td_fused_top_fifo_w16_d2_S_x5
Used module:         \td_fused_top_fifo_w16_d2_S_x5_shiftReg
Used module:     \td_fused_top_fifo_w1_d8_S_x0
Used module:         \td_fused_top_fifo_w1_d8_S_x0_shiftReg
Used module:     \td_fused_top_fifo_w8_d8_S
Used module:         \td_fused_top_fifo_w8_d8_S_shiftReg
Used module:     \td_fused_top_fifo_w4_d8_S_x
Used module:         \td_fused_top_fifo_w4_d8_S_x_shiftReg
Used module:     \td_fused_top_fifo_w8_d7_S
Used module:         \td_fused_top_fifo_w8_d7_S_shiftReg
Used module:     \td_fused_top_fifo_w8_d2_S_x
Used module:         \td_fused_top_fifo_w8_d2_S_x_shiftReg
Used module:     \td_fused_top_tdf8_poolOutputs
Used module:         $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1
Used module:             \td_fused_top_ap_hcmp_0_no_dsp_16
Used module:                 \FPAddSub
Used module:                     \FPAddSub_ExceptionModule
Used module:                     \FPAddSub_RoundModule
Used module:                     \FPAddSub_NormalizeShift2
Used module:                     \FPAddSub_NormalizeShift1
Used module:                     \FPAddSub_NormalizeModule
Used module:                     \FPAddSub_ExecutionModule
Used module:                     \FPAddSub_AlignShift2
Used module:                     \FPAddSub_AlignShift1
Used module:                     \FPAddSub_AlignModule
Used module:                     \FPAddSub_PrealignModule
Used module:         \td_fused_top_tdf8_writeOutputs_unaligned
Used module:     \td_fused_top_tdf8_adjust
Used module:         $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
Used module:             \td_fused_top_ap_hmul_2_max_dsp_16
Used module:                 \FPMult_16
Used module:                     \FPMult_RoundModule
Used module:                     \FPMult_NormalizeModule
Used module:                     \FPMult_ExecuteModule
Used module:                     \FPMult_PrepModule
Used module:         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
Used module:             \td_fused_top_ap_hadd_3_full_dsp_16
Used module:         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
Used module:     \td_fused_top_Block_entry_proc_proc424
Used module:     \td_fused_top_tdf8_accum_2
Used module:     \td_fused_top_tdf8_accum_1
Used module:     \td_fused_top_tdf8_dot_product
Used module:     \td_fused_top_tdf8_readFilters56
Used module:     \td_fused_top_tdf8_readInputs57
Used module:     \td_fused_top_tdf8_get_next_ijk
Used module:     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram
Used module:     $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram
Used module:     $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram
Used module:     $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram

2.12. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP37454
Used module:     \td_fused_top_start_for_tdf8_readFilters56_U0
Used module:         \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg
Used module:     \td_fused_top_fifo_w16_d2_S_x5
Used module:         \td_fused_top_fifo_w16_d2_S_x5_shiftReg
Used module:     \td_fused_top_fifo_w1_d8_S_x0
Used module:         \td_fused_top_fifo_w1_d8_S_x0_shiftReg
Used module:     \td_fused_top_fifo_w8_d8_S
Used module:         \td_fused_top_fifo_w8_d8_S_shiftReg
Used module:     \td_fused_top_fifo_w4_d8_S_x
Used module:         \td_fused_top_fifo_w4_d8_S_x_shiftReg
Used module:     \td_fused_top_fifo_w8_d7_S
Used module:         \td_fused_top_fifo_w8_d7_S_shiftReg
Used module:     \td_fused_top_fifo_w8_d2_S_x
Used module:         \td_fused_top_fifo_w8_d2_S_x_shiftReg
Used module:     \td_fused_top_tdf8_poolOutputs
Used module:         $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1
Used module:             \td_fused_top_ap_hcmp_0_no_dsp_16
Used module:                 \FPAddSub
Used module:                     \FPAddSub_ExceptionModule
Used module:                     \FPAddSub_RoundModule
Used module:                     \FPAddSub_NormalizeShift2
Used module:                     \FPAddSub_NormalizeShift1
Used module:                     \FPAddSub_NormalizeModule
Used module:                     \FPAddSub_ExecutionModule
Used module:                     \FPAddSub_AlignShift2
Used module:                     \FPAddSub_AlignShift1
Used module:                     \FPAddSub_AlignModule
Used module:                     \FPAddSub_PrealignModule
Used module:         \td_fused_top_tdf8_writeOutputs_unaligned
Used module:     \td_fused_top_tdf8_adjust
Used module:         $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
Used module:             \td_fused_top_ap_hmul_2_max_dsp_16
Used module:                 \FPMult_16
Used module:                     \FPMult_RoundModule
Used module:                     \FPMult_NormalizeModule
Used module:                     \FPMult_ExecuteModule
Used module:                     \FPMult_PrepModule
Used module:         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
Used module:             \td_fused_top_ap_hadd_3_full_dsp_16
Used module:         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
Used module:     \td_fused_top_Block_entry_proc_proc424
Used module:     \td_fused_top_tdf8_accum_2
Used module:     \td_fused_top_tdf8_accum_1
Used module:     \td_fused_top_tdf8_dot_product
Used module:     \td_fused_top_tdf8_readFilters56
Used module:     \td_fused_top_tdf8_readInputs57
Used module:     \td_fused_top_tdf8_get_next_ijk
Used module:     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram
Used module:     $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram
Used module:     $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram
Used module:     $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram
Removing unused module `\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Removing unused module `\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Removing unused module `\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0'.
Removing unused module `\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Removed 8 unused modules.
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).
Mapping positional arguments of cell FPAddSub.Exceptionmodule (FPAddSub_ExceptionModule).
Mapping positional arguments of cell FPAddSub.RoundModule (FPAddSub_RoundModule).
Mapping positional arguments of cell FPAddSub.NormalizeShift2 (FPAddSub_NormalizeShift2).
Mapping positional arguments of cell FPAddSub.NormalizeShift1 (FPAddSub_NormalizeShift1).
Mapping positional arguments of cell FPAddSub.NormalizeModule (FPAddSub_NormalizeModule).
Mapping positional arguments of cell FPAddSub.ExecutionModule (FPAddSub_ExecutionModule).
Mapping positional arguments of cell FPAddSub.AlignShift2 (FPAddSub_AlignShift2).
Mapping positional arguments of cell FPAddSub.AlignShift1 (FPAddSub_AlignShift1).
Mapping positional arguments of cell FPAddSub.AlignModule (FPAddSub_AlignModule).
Mapping positional arguments of cell FPAddSub.PrealignModule (FPAddSub_PrealignModule).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5691$1822'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5030$1503'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4419$1196'.
Cleaned up 3 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2376$3805 in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8989$3324 in module FPMult_16.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8592$3283 in module FPAddSub_AlignShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8592$3283 in module FPAddSub_AlignShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8547$3280 in module FPAddSub_AlignShift2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8547$3280 in module FPAddSub_AlignShift2.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8418$3256 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8418$3256 in module FPAddSub_NormalizeShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8399$3255 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8399$3255 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8096$3208 in module FPAddSub.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7932$3198 in module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7922$3187 in module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7622$3043 in module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7612$3032 in module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7844$3771 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7834$3763 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7824$3755 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7811$3748 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7802$3746 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7793$3744 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7781$3740 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7769$3736 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7392$2972 in module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7530$3646 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7520$3638 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7510$3630 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7498$3626 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7486$3622 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7093$2834 in module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7083$2823 in module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7318$3595 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7308$3587 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7298$3579 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7285$3572 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7272$3565 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7263$3563 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7254$3561 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7242$3557 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7230$3553 in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6680$2618 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6672$2599 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6664$2592 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6656$2588 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6648$2569 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6640$2562 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6632$2558 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6624$2539 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6616$2532 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6608$2513 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6600$2506 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6592$2487 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6584$2468 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6576$2461 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6568$2442 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6560$2435 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6552$2431 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6544$2412 in module td_fused_top_tdf8_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6500$2303 in module td_fused_top_tdf8_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6488$2282 in module td_fused_top_tdf8_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6480$2280 in module td_fused_top_tdf8_get_next_ijk.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6016$2134 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6008$2110 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6000$2094 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5992$2078 in module td_fused_top_tdf8_readInputs57.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5978$2070 in module td_fused_top_tdf8_readInputs57.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5964$2062 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5956$2050 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5948$2038 in module td_fused_top_tdf8_readInputs57.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5934$2030 in module td_fused_top_tdf8_readInputs57.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5920$2022 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5912$2020 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5904$2012 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5896$2004 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5888$1996 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5880$1988 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5872$1980 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5864$1974 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5856$1970 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5848$1968 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5840$1966 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5749$1896 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5741$1882 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5733$1868 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5725$1854 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5717$1840 in module td_fused_top_tdf8_readInputs57.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5705$1829 in module td_fused_top_tdf8_readInputs57.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5691$1822 in module td_fused_top_tdf8_readInputs57.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5679$1809 in module td_fused_top_tdf8_readInputs57.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5667$1805 in module td_fused_top_tdf8_readInputs57.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5659$1803 in module td_fused_top_tdf8_readInputs57.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5256$1721 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5248$1715 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5240$1711 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5232$1702 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5224$1695 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5216$1677 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5208$1675 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5200$1669 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5192$1661 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5184$1651 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5176$1647 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5168$1645 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5160$1639 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5152$1635 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5098$1583 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5090$1569 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5082$1553 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5074$1537 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5066$1521 in module td_fused_top_tdf8_readFilters56.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5054$1510 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5044$1507 in module td_fused_top_tdf8_readFilters56.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5030$1503 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5020$1500 in module td_fused_top_tdf8_readFilters56.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5008$1489 in module td_fused_top_tdf8_readFilters56.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4996$1485 in module td_fused_top_tdf8_readFilters56.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4988$1483 in module td_fused_top_tdf8_readFilters56.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4690$1401 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4682$1395 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4674$1389 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4666$1385 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4658$1379 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4650$1377 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4642$1369 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4634$1363 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4626$1347 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4618$1343 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4610$1341 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4602$1335 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4594$1331 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4517$1275 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4509$1261 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4501$1247 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4493$1235 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4485$1221 in module td_fused_top_tdf8_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4473$1212 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4463$1209 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4453$1206 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4443$1203 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4433$1200 in module td_fused_top_tdf8_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4419$1196 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4409$1193 in module td_fused_top_tdf8_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4397$1184 in module td_fused_top_tdf8_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4385$1180 in module td_fused_top_tdf8_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4377$1178 in module td_fused_top_tdf8_dot_product.
Marked 9 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3981$1093 in module td_fused_top_tdf8_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3967$1072 in module td_fused_top_tdf8_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3953$1051 in module td_fused_top_tdf8_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3939$1030 in module td_fused_top_tdf8_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3925$1009 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3917$1007 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3909$999 in module td_fused_top_tdf8_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3891$991 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3883$985 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3875$981 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3867$979 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3859$977 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3851$973 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3843$969 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3835$967 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3827$965 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3819$941 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3811$917 in module td_fused_top_tdf8_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3793$903 in module td_fused_top_tdf8_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3775$889 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3702$807 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3694$802 in module td_fused_top_tdf8_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3682$785 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3672$780 in module td_fused_top_tdf8_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3660$767 in module td_fused_top_tdf8_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3648$763 in module td_fused_top_tdf8_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3640$761 in module td_fused_top_tdf8_accum_1.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3369$743 in module td_fused_top_tdf8_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3361$739 in module td_fused_top_tdf8_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3353$735 in module td_fused_top_tdf8_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3345$731 in module td_fused_top_tdf8_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3337$729 in module td_fused_top_tdf8_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3329$725 in module td_fused_top_tdf8_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3321$721 in module td_fused_top_tdf8_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3307$711 in module td_fused_top_tdf8_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3299$703 in module td_fused_top_tdf8_accum_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3287$697 in module td_fused_top_tdf8_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3279$695 in module td_fused_top_tdf8_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3269$690 in module td_fused_top_tdf8_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3168$684 in module td_fused_top_Block_entry_proc_proc424.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3160$677 in module td_fused_top_Block_entry_proc_proc424.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3152$670 in module td_fused_top_Block_entry_proc_proc424.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3144$666 in module td_fused_top_Block_entry_proc_proc424.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3136$659 in module td_fused_top_Block_entry_proc_proc424.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3126$651 in module td_fused_top_Block_entry_proc_proc424.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3114$642 in module td_fused_top_Block_entry_proc_proc424.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3106$640 in module td_fused_top_Block_entry_proc_proc424.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2958$622 in module td_fused_top_tdf8_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2950$613 in module td_fused_top_tdf8_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2942$606 in module td_fused_top_tdf8_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2934$604 in module td_fused_top_tdf8_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2926$600 in module td_fused_top_tdf8_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2918$598 in module td_fused_top_tdf8_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2910$583 in module td_fused_top_tdf8_adjust.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2879$573 in module td_fused_top_tdf8_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2871$571 in module td_fused_top_tdf8_adjust.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2665$555 in module td_fused_top_tdf8_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2657$549 in module td_fused_top_tdf8_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2649$543 in module td_fused_top_tdf8_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2641$539 in module td_fused_top_tdf8_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2633$535 in module td_fused_top_tdf8_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2625$531 in module td_fused_top_tdf8_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2617$527 in module td_fused_top_tdf8_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2609$525 in module td_fused_top_tdf8_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2601$521 in module td_fused_top_tdf8_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2593$517 in module td_fused_top_tdf8_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2585$511 in module td_fused_top_tdf8_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2535$468 in module td_fused_top_tdf8_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2527$466 in module td_fused_top_tdf8_writeOutputs_unaligned.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7005$3468 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6995$3460 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6985$3452 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6972$3445 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6963$3443 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6954$3441 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6942$3437 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6930$3433 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2236$406 in module td_fused_top_tdf8_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2228$395 in module td_fused_top_tdf8_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2220$393 in module td_fused_top_tdf8_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2212$382 in module td_fused_top_tdf8_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2204$380 in module td_fused_top_tdf8_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2196$369 in module td_fused_top_tdf8_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2188$367 in module td_fused_top_tdf8_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2180$356 in module td_fused_top_tdf8_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2172$354 in module td_fused_top_tdf8_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2164$336 in module td_fused_top_tdf8_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2156$332 in module td_fused_top_tdf8_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2148$328 in module td_fused_top_tdf8_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2140$324 in module td_fused_top_tdf8_poolOutputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2114$307 in module td_fused_top_tdf8_poolOutputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2102$301 in module td_fused_top_tdf8_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2094$299 in module td_fused_top_tdf8_poolOutputs.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1946$298 in module td_fused_top_fifo_w8_d2_S_x_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1946$298 in module td_fused_top_fifo_w8_d2_S_x_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1875$266 in module td_fused_top_fifo_w8_d2_S_x.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1821$265 in module td_fused_top_fifo_w8_d7_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1745$233 in module td_fused_top_fifo_w8_d7_S.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1690$232 in module td_fused_top_fifo_w4_d8_S_x_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1690$232 in module td_fused_top_fifo_w4_d8_S_x_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1613$200 in module td_fused_top_fifo_w4_d8_S_x.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1558$199 in module td_fused_top_fifo_w8_d8_S_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1558$199 in module td_fused_top_fifo_w8_d8_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1481$167 in module td_fused_top_fifo_w8_d8_S.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1426$166 in module td_fused_top_fifo_w1_d8_S_x0_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1426$166 in module td_fused_top_fifo_w1_d8_S_x0_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1349$134 in module td_fused_top_fifo_w1_d8_S_x0.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1300$133 in module td_fused_top_fifo_w16_d2_S_x5_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1300$133 in module td_fused_top_fifo_w16_d2_S_x5_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1229$101 in module td_fused_top_fifo_w16_d2_S_x5.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1180$100 in module td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1180$100 in module td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1109$68 in module td_fused_top_start_for_tdf8_readFilters56_U0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:856$18 in module td_fused_top_dataflow_in_loop_TOP_LOOP37454.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:844$14 in module td_fused_top_dataflow_in_loop_TOP_LOOP37454.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:832$10 in module td_fused_top_dataflow_in_loop_TOP_LOOP37454.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:820$6 in module td_fused_top_dataflow_in_loop_TOP_LOOP37454.
Removed a total of 10 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 22 redundant assignments.
Promoted 312 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7684$3792'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7683$3791'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7682$3790'.
  Set init value: \count = 2'00
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7679$3787'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7678$3786'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7677$3785'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7676$3784'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7675$3783'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7674$3782'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7447$3661'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7446$3660'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7445$3659'.
  Set init value: \count = 2'00
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7444$3658'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7443$3657'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7152$3616'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7151$3615'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7150$3614'.
  Set init value: \count = 2'00
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7149$3613'.
  Set init value: \reg_valid1 = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7148$3612'.
  Set init value: \reg_q1 = 16'0000000000000000
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7147$3611'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7146$3610'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7145$3609'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7144$3608'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7143$3607'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7142$3606'.
  Set init value: \iptr = 1'0
Found init rule in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$2689'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \start_once_reg = 1'0
  Set init value: \i_p = 2'00
  Set init value: \j_p = 2'00
  Set init value: \i_8 = 16'0000000000000000
  Set init value: \j_8 = 16'0000000000000000
  Set init value: \k_8 = 16'0000000000000000
  Set init value: \i_out = 16'0000000000000000
  Set init value: \j_out = 16'0000000000000000
Found init rule in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$2279'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 4'0001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
Found init rule in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$1802'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
Found init rule in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$1482'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
  Set init value: \ap_enable_reg_pp0_iter5 = 1'0
  Set init value: \ap_enable_reg_pp0_iter6 = 1'0
  Set init value: \ap_enable_reg_pp0_iter7 = 1'0
Found init rule in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$1177'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 8'00000001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
Found init rule in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$760'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 7'0000001
  Set init value: \accum_in_4_preg = 16'0000000000000000
Found init rule in `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$689'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \ap_return_preg = 16'0000000000000000
Found init rule in `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$639'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 17'00000000000000001
Found init rule in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$570'.
  Set init value: \ap_CS_fsm = 2'01
  Set init value: \outputCount_3 = 16'0000000000000000
  Set init value: \outputChanIdx_3 = 16'0000000000000000
  Set init value: \outputRow_13_0 = 16'0000000000000000
  Set init value: \outputRow_13_1 = 16'0000000000000000
  Set init value: \outputRow_13_2 = 16'0000000000000000
  Set init value: \outputRow_13_3 = 16'0000000000000000
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6845$3489'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6844$3488'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6843$3487'.
  Set init value: \count = 2'00
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6840$3484'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6839$3483'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6838$3482'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6837$3481'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6836$3480'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6835$3479'.
  Set init value: \iptr = 1'0
Found init rule in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$459'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 4'0001
  Set init value: \max_vals_0 = 16'0000000000000000
  Set init value: \grp_tdf8_writeOutputs_unaligned_fu_88_ap_start_reg = 1'0
Found init rule in `\td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1868$296'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1867$295'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1866$294'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1738$263'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1737$262'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1736$261'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1606$230'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1605$229'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1604$228'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1474$197'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1473$196'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1472$195'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1342$164'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1341$163'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1340$162'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1222$131'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1221$130'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1220$129'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1102$98'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1101$97'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1100$96'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$67'.
  Set init value: \ap_sync_reg_channel_write_input_indices_1 = 1'0
  Set init value: \ap_sync_reg_channel_write_input_indices_0 = 1'0
  Set init value: \ap_sync_reg_tdf8_get_next_ijk_U0_ap_ready = 1'0
  Set init value: \ap_sync_reg_tdf8_readInputs57_U0_ap_ready = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2401$3808'.
     1/1: $0\dout_r[0:0]
Creating decoders for process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2397$3807'.
Creating decoders for process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2389$3806'.
     1/3: $0\opcode_buf1[4:0]
     2/3: $0\din1_buf1[15:0]
     3/3: $0\din0_buf1[15:0]
Creating decoders for process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2376$3805'.
     1/1: $1\op_tdata[7:0]
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8989$3324'.
     1/5: $1\pipe_4[20:0]
     2/5: $1\pipe_3[40:0]
     3/5: $1\pipe_2[22:0]
     4/5: $1\pipe_1[47:0]
     5/5: $1\pipe_0[31:0]
Creating decoders for process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8900$3323'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:9287$3803'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:9283$3802'.
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:9276$3801'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8795$3318'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8773$3799'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8769$3798'.
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8762$3797'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8592$3283'.
     1/12: $0\Lvl2[10:0] [10]
     2/12: $0\Lvl2[10:0] [8]
     3/12: $0\Lvl2[10:0] [7]
     4/12: $0\Lvl2[10:0] [6]
     5/12: $0\Lvl2[10:0] [5]
     6/12: $0\Lvl2[10:0] [4]
     7/12: $0\Lvl2[10:0] [3]
     8/12: $0\Lvl2[10:0] [2]
     9/12: $0\Lvl2[10:0] [1]
    10/12: $0\Lvl2[10:0] [0]
    11/12: $0\Lvl2[10:0] [9]
    12/12: $1\i[31:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8583$3281'.
Creating decoders for process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8547$3280'.
     1/12: $0\Lvl3[10:0] [10]
     2/12: $0\Lvl3[10:0] [9]
     3/12: $0\Lvl3[10:0] [8]
     4/12: $0\Lvl3[10:0] [7]
     5/12: $0\Lvl3[10:0] [6]
     6/12: $0\Lvl3[10:0] [5]
     7/12: $0\Lvl3[10:0] [4]
     8/12: $0\Lvl3[10:0] [3]
     9/12: $0\Lvl3[10:0] [2]
    10/12: $0\Lvl3[10:0] [1]
    11/12: $0\Lvl3[10:0] [0]
    12/12: $1\j[31:0]
Creating decoders for process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8484$3270'.
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8418$3256'.
     1/4: $1\Lvl3[16:0] [16:15]
     2/4: $1\Lvl3[16:0] [12:0]
     3/4: $1\Lvl3[16:0] [14]
     4/4: $1\Lvl3[16:0] [13]
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8399$3255'.
     1/4: $1\Lvl2[16:0] [16:12]
     2/4: $1\Lvl2[16:0] [3:0]
     3/4: $1\Lvl2[16:0] [11:8]
     4/4: $1\Lvl2[16:0] [7:4]
Creating decoders for process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8096$3208'.
     1/9: $1\pipe_9[24:0]
     2/9: $1\pipe_8[35:0]
     3/9: $1\pipe_7[37:0]
     4/9: $1\pipe_6[37:0]
     5/9: $1\pipe_5[32:0]
     6/9: $1\pipe_4[40:0]
     7/9: $1\pipe_3[39:0]
     8/9: $1\pipe_2[38:0]
     9/9: $1\pipe_1[47:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7932$3198'.
     1/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7936$3186_EN[15:0]$3207
     2/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7936$3186_DATA[15:0]$3206
     3/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7936$3186_ADDR[8:0]$3205
     4/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7936$3186_EN[15:0]$3204
     5/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7936$3186_DATA[15:0]$3203
     6/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7936$3186_ADDR[8:0]$3202
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7922$3187'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7926$3185_EN[15:0]$3196
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7926$3185_DATA[15:0]$3195
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7926$3185_ADDR[8:0]$3194
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7926$3185_EN[15:0]$3193
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7926$3185_DATA[15:0]$3192
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7926$3185_ADDR[8:0]$3191
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8879$3795'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8875$3794'.
Creating decoders for process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8868$3793'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7622$3043'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7626$3031_EN[15:0]$3052
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7626$3031_DATA[15:0]$3051
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7626$3031_ADDR[9:0]$3050
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7626$3031_EN[15:0]$3049
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7626$3031_DATA[15:0]$3048
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7626$3031_ADDR[9:0]$3047
     7/7: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7612$3032'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7616$3030_EN[15:0]$3041
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7616$3030_DATA[15:0]$3040
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7616$3030_ADDR[9:0]$3039
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7616$3030_EN[15:0]$3038
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7616$3030_DATA[15:0]$3037
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7616$3030_ADDR[9:0]$3036
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7684$3792'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7683$3791'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7682$3790'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7681$3789'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7680$3788'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7679$3787'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7678$3786'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7677$3785'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7676$3784'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7675$3783'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7674$3782'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7844$3771'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7834$3763'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7824$3755'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7811$3748'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7802$3746'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7793$3744'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7781$3740'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7769$3736'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7402$2983'.
     1/1: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7392$2972'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7396$2971_EN[15:0]$2981
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7396$2971_DATA[15:0]$2980
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7396$2971_ADDR[8:0]$2979
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7396$2971_EN[15:0]$2978
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7396$2971_DATA[15:0]$2977
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7396$2971_ADDR[8:0]$2976
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7447$3661'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7446$3660'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7445$3659'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7444$3658'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7443$3657'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7530$3646'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7520$3638'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7510$3630'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7498$3626'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7486$3622'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7093$2834'.
     1/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7097$2822_EN[15:0]$2843
     2/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7097$2822_DATA[15:0]$2842
     3/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7097$2822_ADDR[2:0]$2841
     4/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7097$2822_EN[15:0]$2840
     5/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7097$2822_DATA[15:0]$2839
     6/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7097$2822_ADDR[2:0]$2838
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7083$2823'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7087$2821_EN[15:0]$2832
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7087$2821_DATA[15:0]$2831
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7087$2821_ADDR[2:0]$2830
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7087$2821_EN[15:0]$2829
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7087$2821_DATA[15:0]$2828
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7087$2821_ADDR[2:0]$2827
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7152$3616'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7151$3615'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7150$3614'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7149$3613'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7148$3612'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7147$3611'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7146$3610'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7145$3609'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7144$3608'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7143$3607'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7142$3606'.
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7318$3595'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7308$3587'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7298$3579'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7285$3572'.
     1/2: $0\reg_valid1[0:0]
     2/2: $0\reg_q1[15:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7272$3565'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7263$3563'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7254$3561'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7242$3557'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7230$3553'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$2689'.
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6723$2634'.
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6680$2618'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6672$2599'.
     1/1: $1\storeOutput_write[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6664$2592'.
     1/1: $1\storeOutput_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6656$2588'.
     1/1: $1\start_write[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6648$2569'.
     1/1: $1\resetMaximum_write[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6640$2562'.
     1/1: $1\resetMaximum_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6632$2558'.
     1/1: $1\real_start[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6624$2539'.
     1/1: $1\output_indices_1_write[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6616$2532'.
     1/1: $1\output_indices_1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6608$2513'.
     1/1: $1\output_indices_0_write[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6600$2506'.
     1/1: $1\output_indices_0_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6592$2487'.
     1/1: $1\internal_ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6584$2468'.
     1/1: $1\input_indices_2_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6576$2461'.
     1/1: $1\input_indices_2_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6568$2442'.
     1/1: $1\input_indices_2_out1_write[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6560$2435'.
     1/1: $1\input_indices_2_out1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6552$2431'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6544$2412'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6538$2391'.
     1/1: $0\k_8[15:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6532$2372'.
     1/1: $0\j_p[1:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6525$2351'.
     1/2: $0\j_out[15:0]
     2/2: $0\j_8[15:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6519$2330'.
     1/1: $0\i_p[1:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6512$2309'.
     1/2: $0\i_out[15:0]
     2/2: $0\i_8[15:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6500$2303'.
     1/1: $0\start_once_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6488$2282'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6480$2280'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$2279'.
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6094$2188'.
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6016$2134'.
     1/5: $5\ap_NS_fsm[3:0]
     2/5: $4\ap_NS_fsm[3:0]
     3/5: $3\ap_NS_fsm[3:0]
     4/5: $2\ap_NS_fsm[3:0]
     5/5: $1\ap_NS_fsm[3:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6008$2110'.
     1/1: $1\in_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6000$2094'.
     1/1: $1\ifmap_vec_we1[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5992$2078'.
     1/1: $1\ifmap_vec_we0[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5978$2070'.
     1/3: $3\ifmap_vec_d1[15:0]
     2/3: $2\ifmap_vec_d1[15:0]
     3/3: $1\ifmap_vec_d1[15:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5964$2062'.
     1/3: $3\ifmap_vec_d0[15:0]
     2/3: $2\ifmap_vec_d0[15:0]
     3/3: $1\ifmap_vec_d0[15:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5956$2050'.
     1/1: $1\ifmap_vec_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5948$2038'.
     1/1: $1\ifmap_vec_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5934$2030'.
     1/3: $3\ifmap_vec_address1[8:0]
     2/3: $2\ifmap_vec_address1[8:0]
     3/3: $1\ifmap_vec_address1[8:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5920$2022'.
     1/3: $3\ifmap_vec_address0[8:0]
     2/3: $2\ifmap_vec_address0[8:0]
     3/3: $1\ifmap_vec_address0[8:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5912$2020'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5904$2012'.
     1/1: $1\ap_phi_mux_kk_0_i_phi_fu_243_p4[5:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5896$2004'.
     1/1: $1\ap_phi_mux_jj_phi_fu_231_p4[1:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5888$1996'.
     1/1: $1\ap_phi_mux_indvar_flatten_phi_fu_220_p4[5:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5880$1988'.
     1/1: $1\ap_phi_mux_indvar_flatten47_phi_fu_196_p4[6:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5872$1980'.
     1/1: $1\ap_phi_mux_ii_phi_fu_208_p4[1:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5864$1974'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5856$1970'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5848$1968'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5840$1966'.
     1/1: $1\ap_condition_pp0_exit_iter0_state3[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5833$1960'.
     1/2: $0\select_ln33_6_reg_1104[15:0]
     2/2: $0\select_ln33_5_reg_1099[15:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5825$1952'.
     1/3: $0\select_ln20_5_reg_1077[5:0]
     2/3: $0\select_ln20_1_reg_1051[1:0]
     3/3: $0\select_ln19_1_reg_1038[1:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5814$1950'.
     1/6: $0\p_mid137_reg_958[9:0]
     2/6: $0\or_ln23_1_reg_953[0:0]
     3/6: $0\p_cast_reg_947[4:0]
     4/6: $0\sext_ln22_reg_941[17:0]
     5/6: $0\trunc_ln22_reg_935[9:0]
     6/6: $0\p_cast_i_reg_929[17:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5804$1946'.
     1/5: $0\icmp_ln19_reg_976_pp0_iter2_reg[0:0]
     2/5: $0\icmp_ln19_reg_976_pp0_iter1_reg[0:0]
     3/5: $0\icmp_ln19_reg_976[0:0]
     4/5: $0\is_padding_reg_969[0:0]
     5/5: $0\p_cast5_i_reg_963[4:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5797$1942'.
     1/2: $0\empty_63_reg_1065_pp0_iter1_reg[4:0]
     2/2: $0\select_ln20_2_reg_1057_pp0_iter1_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5789$1936'.
     1/3: $0\empty_63_reg_1065[4:0]
     2/3: $0\select_ln20_2_reg_1057[0:0]
     3/3: $0\select_ln20_reg_1045[5:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5782$1930'.
     1/2: $0\add_ln33_1_reg_1094[8:0]
     2/2: $0\add_ln33_reg_1087[5:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5776$1922'.
     1/1: $0\add_ln25_reg_1082[5:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5763$1916'.
     1/8: $0\add_ln20_1_reg_1028[5:0]
     2/8: $0\or_ln23_5_reg_1021[0:0]
     3/8: $0\add_ln20_reg_1015[1:0]
     4/8: $0\or_ln23_3_reg_1008[0:0]
     5/8: $0\p_cast5_i_mid1_reg_1002[4:0]
     6/8: $0\select_ln19_reg_997[1:0]
     7/8: $0\icmp_ln20_reg_985[0:0]
     8/8: $0\add_ln19_reg_980[1:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5757$1910'.
     1/1: $0\add_ln19_1_reg_1033[6:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5749$1896'.
     1/1: $0\kk_0_i_reg_239[5:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5741$1882'.
     1/1: $0\jj_reg_227[1:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5733$1868'.
     1/1: $0\indvar_flatten_reg_216[5:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5725$1854'.
     1/1: $0\indvar_flatten47_reg_192[6:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5717$1840'.
     1/1: $0\ii_reg_204[1:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5705$1829'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5691$1822'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5679$1809'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5667$1805'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5659$1803'.
     1/1: $0\ap_CS_fsm[3:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$1802'.
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5317$1773'.
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5256$1721'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5248$1715'.
     1/1: $1\weight_vecs_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5240$1711'.
     1/1: $1\weight_vecs_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5232$1702'.
     1/1: $1\input_indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5224$1695'.
     1/1: $1\input_indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5216$1677'.
     1/1: $1\filter_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5208$1675'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5200$1669'.
     1/1: $1\ap_phi_mux_jj_phi_fu_160_p4[1:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5192$1661'.
     1/1: $1\ap_phi_mux_ii_phi_fu_138_p4[1:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5184$1651'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5176$1647'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5168$1645'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5160$1639'.
     1/1: $1\ap_condition_pp0_flush_enable[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5152$1635'.
     1/1: $1\ap_condition_pp0_exit_iter1_state3[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5146$1633'.
     1/1: $0\sext_ln47_reg_408[11:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5140$1625'.
     1/1: $0\select_ln48_1_reg_442[1:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5134$1617'.
     1/1: $0\select_ln47_1_reg_429[1:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5128$1611'.
     1/1: $0\icmp_ln48_reg_422[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5121$1607'.
     1/2: $0\icmp_ln47_reg_418_pp0_iter1_reg[0:0]
     2/2: $0\icmp_ln47_reg_418[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5112$1605'.
     1/4: $0\add_ln55_4_reg_452_pp0_iter3_reg[8:0]
     2/4: $0\add_ln55_4_reg_452_pp0_iter2_reg[8:0]
     3/4: $0\icmp_ln47_reg_418_pp0_iter3_reg[0:0]
     4/4: $0\icmp_ln47_reg_418_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5106$1599'.
     1/1: $0\add_ln55_4_reg_452[8:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5098$1583'.
     1/1: $0\kk_reg_167[5:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5090$1569'.
     1/1: $0\jj_reg_156[1:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5082$1553'.
     1/1: $0\indvar_flatten_reg_145[7:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5074$1537'.
     1/1: $0\indvar_flatten13_reg_123[8:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5066$1521'.
     1/1: $0\ii_reg_134[1:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5054$1510'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5044$1507'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5030$1503'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5020$1500'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5008$1489'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4996$1485'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4988$1483'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$1482'.
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4745$1448'.
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4690$1401'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4682$1395'.
     1/1: $1\weight_vecs_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4674$1389'.
     1/1: $1\products_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4666$1385'.
     1/1: $1\products_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4658$1379'.
     1/1: $1\ifmap_vec_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4650$1377'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4642$1369'.
     1/1: $1\ap_phi_mux_jj_phi_fu_123_p4[1:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4634$1363'.
     1/1: $1\ap_phi_mux_ii_phi_fu_146_p4[1:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4626$1347'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4618$1343'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4610$1341'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4602$1335'.
     1/1: $1\ap_condition_pp0_flush_enable[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4594$1331'.
     1/1: $1\ap_condition_pp0_exit_iter1_state3[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4588$1325'.
     1/1: $0\select_ln148_2_reg_460[3:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4582$1317'.
     1/1: $0\select_ln148_1_reg_434[1:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4576$1309'.
     1/1: $0\select_ln147_2_reg_455[1:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4570$1305'.
     1/1: $0\mul_reg_485[15:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4563$1301'.
     1/2: $0\weight_vecs_0_load_reg_480[15:0]
     2/2: $0\ifmap_vec_load_reg_475[15:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4543$1299'.
     1/15: $0\select_ln148_2_reg_460_pp0_iter6_reg[3:0]
     2/15: $0\select_ln148_2_reg_460_pp0_iter5_reg[3:0]
     3/15: $0\select_ln148_2_reg_460_pp0_iter4_reg[3:0]
     4/15: $0\select_ln148_2_reg_460_pp0_iter3_reg[3:0]
     5/15: $0\select_ln148_2_reg_460_pp0_iter2_reg[3:0]
     6/15: $0\trunc_ln150_reg_440_pp0_iter6_reg[4:0]
     7/15: $0\trunc_ln150_reg_440_pp0_iter5_reg[4:0]
     8/15: $0\trunc_ln150_reg_440_pp0_iter4_reg[4:0]
     9/15: $0\trunc_ln150_reg_440_pp0_iter3_reg[4:0]
    10/15: $0\trunc_ln150_reg_440_pp0_iter2_reg[4:0]
    11/15: $0\icmp_ln147_reg_408_pp0_iter6_reg[0:0]
    12/15: $0\icmp_ln147_reg_408_pp0_iter5_reg[0:0]
    13/15: $0\icmp_ln147_reg_408_pp0_iter4_reg[0:0]
    14/15: $0\icmp_ln147_reg_408_pp0_iter3_reg[0:0]
    15/15: $0\icmp_ln147_reg_408_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4535$1295'.
     1/3: $0\trunc_ln150_reg_440_pp0_iter1_reg[4:0]
     2/3: $0\icmp_ln147_reg_408_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln147_reg_408[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4525$1289'.
     1/5: $0\trunc_ln150_reg_440[4:0]
     2/5: $0\select_ln148_reg_429[5:0]
     3/5: $0\add_ln148_reg_424[1:0]
     4/5: $0\and_ln147_reg_419[0:0]
     5/5: $0\icmp_ln148_reg_412[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4517$1275'.
     1/1: $0\jj_reg_119[1:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4509$1261'.
     1/1: $0\indvar_flatten_reg_108[7:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4501$1247'.
     1/1: $0\indvar_flatten17_reg_97[8:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4493$1235'.
     1/1: $0\ii_reg_142[1:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4485$1221'.
     1/1: $0\ic_reg_131[5:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4473$1212'.
     1/1: $0\ap_enable_reg_pp0_iter7[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4463$1209'.
     1/1: $0\ap_enable_reg_pp0_iter6[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4453$1206'.
     1/1: $0\ap_enable_reg_pp0_iter5[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4443$1203'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4433$1200'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4419$1196'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4409$1193'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4397$1184'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4385$1180'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4377$1178'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$1177'.
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4117$1147'.
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4093$1143'.
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3981$1093'.
     1/9: $9\ap_NS_fsm[7:0]
     2/9: $8\ap_NS_fsm[7:0]
     3/9: $7\ap_NS_fsm[7:0]
     4/9: $6\ap_NS_fsm[7:0]
     5/9: $5\ap_NS_fsm[7:0]
     6/9: $4\ap_NS_fsm[7:0]
     7/9: $3\ap_NS_fsm[7:0]
     8/9: $2\ap_NS_fsm[7:0]
     9/9: $1\ap_NS_fsm[7:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3967$1072'.
     1/4: $4\grp_fu_310_p1[15:0]
     2/4: $3\grp_fu_310_p1[15:0]
     3/4: $2\grp_fu_310_p1[15:0]
     4/4: $1\grp_fu_310_p1[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3953$1051'.
     1/4: $4\grp_fu_310_p0[15:0]
     2/4: $3\grp_fu_310_p0[15:0]
     3/4: $2\grp_fu_310_p0[15:0]
     4/4: $1\grp_fu_310_p0[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3939$1030'.
     1/4: $4\grp_fu_305_p1[15:0]
     2/4: $3\grp_fu_305_p1[15:0]
     3/4: $2\grp_fu_305_p1[15:0]
     4/4: $1\grp_fu_305_p1[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3925$1009'.
     1/4: $4\grp_fu_305_p0[15:0]
     2/4: $3\grp_fu_305_p0[15:0]
     3/4: $2\grp_fu_305_p0[15:0]
     4/4: $1\grp_fu_305_p0[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3917$1007'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3909$999'.
     1/1: $1\ap_phi_mux_x_phi_fu_172_p4[8:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3891$991'.
     1/5: $5\ap_phi_mux_phi_ln69_phi_fu_290_p8[15:0]
     2/5: $4\ap_phi_mux_phi_ln69_phi_fu_290_p8[15:0]
     3/5: $3\ap_phi_mux_phi_ln69_phi_fu_290_p8[15:0]
     4/5: $2\ap_phi_mux_phi_ln69_phi_fu_290_p8[15:0]
     5/5: $1\ap_phi_mux_phi_ln69_phi_fu_290_p8[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3883$985'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3875$981'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3867$979'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3859$977'.
     1/1: $1\ap_condition_pp0_exit_iter0_state4[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3851$973'.
     1/1: $1\accum_out_we1[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3843$969'.
     1/1: $1\accum_out_we0[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3835$967'.
     1/1: $1\accum_out_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3827$965'.
     1/1: $1\accum_out_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3819$941'.
     1/1: $1\accum_in_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3811$917'.
     1/1: $1\accum_in_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3793$903'.
     1/5: $5\accum_in_0_address1[8:0]
     2/5: $4\accum_in_0_address1[8:0]
     3/5: $3\accum_in_0_address1[8:0]
     4/5: $2\accum_in_0_address1[8:0]
     5/5: $1\accum_in_0_address1[8:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3775$889'.
     1/5: $5\accum_in_0_address0[8:0]
     2/5: $4\accum_in_0_address0[8:0]
     3/5: $3\accum_in_0_address0[8:0]
     4/5: $2\accum_in_0_address0[8:0]
     5/5: $1\accum_in_0_address0[8:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3768$881'.
     1/2: $0\psum_6_07_reg_192[15:0]
     2/2: $0\psum_7_08_reg_180[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3761$873'.
     1/2: $0\psum_4_05_reg_216[15:0]
     2/2: $0\psum_5_06_reg_204[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3754$865'.
     1/2: $0\psum_2_03_reg_240[15:0]
     2/2: $0\psum_3_04_reg_228[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3747$857'.
     1/2: $0\psum_0_01_reg_264[15:0]
     2/2: $0\psum_1_02_reg_252[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3739$853'.
     1/3: $0\icmp_ln49_reg_492_pp0_iter2_reg[0:0]
     2/3: $0\icmp_ln49_reg_492_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln49_reg_492[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3732$845'.
     1/2: $0\accum_in_0_load_8_reg_511[15:0]
     2/2: $0\accum_in_0_load_reg_506[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3725$837'.
     1/2: $0\accum_in_0_load_14_reg_576[15:0]
     2/2: $0\accum_in_0_load_13_reg_571[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3717$829'.
     1/3: $0\accum_in_0_load_12_reg_556[15:0]
     2/3: $0\accum_in_0_load_11_reg_551[15:0]
     3/3: $0\add_ln49_reg_546[8:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3710$821'.
     1/2: $0\accum_in_0_load_10_reg_531[15:0]
     2/2: $0\accum_in_0_load_9_reg_526[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3702$807'.
     1/1: $0\x_reg_168[8:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3694$802'.
     1/1: $0\q_reg_276[3:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3682$785'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3672$780'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3660$767'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3648$763'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3640$761'.
     1/1: $0\ap_CS_fsm[7:0]
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$760'.
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3418$754'.
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3369$743'.
     1/3: $3\ap_NS_fsm[6:0]
     2/3: $2\ap_NS_fsm[6:0]
     3/3: $1\ap_NS_fsm[6:0]
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3361$739'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3353$735'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3345$731'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3337$729'.
     1/1: $1\accum_in_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3329$725'.
     1/1: $1\accum_in_4_ap_vld[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3321$721'.
     1/1: $1\accum_in_4[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3315$719'.
     1/1: $0\add_ln81_reg_91[3:0]
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3307$711'.
     1/1: $0\sum_01_reg_55[15:0]
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3299$703'.
     1/1: $0\i_1_1_reg_44[3:0]
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3287$697'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3279$695'.
     1/1: $0\ap_CS_fsm[6:0]
Creating decoders for process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3269$690'.
     1/1: $0\accum_in_4_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$689'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3181$685'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3168$684'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3160$677'.
     1/1: $1\ap_return[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3152$670'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3144$666'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3136$659'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3126$651'.
     1/1: $0\ap_return_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3114$642'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3106$640'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$639'.
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3041$631'.
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2958$622'.
     1/2: $2\ap_NS_fsm[16:0]
     2/2: $1\ap_NS_fsm[16:0]
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2950$613'.
     1/1: $1\input_indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2942$606'.
     1/1: $1\input_indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2934$604'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2926$600'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2918$598'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2910$583'.
     1/1: $1\adjustments_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2903$581'.
     1/2: $0\tmp_16_i_i_reg_172[15:0]
     2/2: $0\tmp_15_i_i_reg_167[15:0]
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2897$579'.
     1/1: $0\sub_i_i_i_reg_177[15:0]
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2891$577'.
     1/1: $0\mul_i_i_i_reg_187[15:0]
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2879$573'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2871$571'.
     1/1: $0\ap_CS_fsm[16:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$570'.
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2665$555'.
     1/2: $2\ap_NS_fsm[1:0]
     2/2: $1\ap_NS_fsm[1:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2657$549'.
     1/1: $1\out_data_we1[0:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2649$543'.
     1/1: $1\out_data_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2641$539'.
     1/1: $1\ap_sig_allocacmp_outputRow_13_3_load[15:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2633$535'.
     1/1: $1\ap_sig_allocacmp_outputRow_13_2_load[15:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2625$531'.
     1/1: $1\ap_sig_allocacmp_outputRow_13_1_load[15:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2617$527'.
     1/1: $1\ap_sig_allocacmp_outputRow_13_0_load[15:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2609$525'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2601$521'.
     1/1: $1\ap_phi_mux_empty_phi_fu_94_p4[15:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2593$517'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2585$511'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2579$505'.
     1/1: $0\outputRow_13_3[15:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2573$499'.
     1/1: $0\outputRow_13_2[15:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2567$493'.
     1/1: $0\outputRow_13_1[15:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2561$487'.
     1/1: $0\outputRow_13_0[15:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2555$485'.
     1/1: $0\outputCount_3[15:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2549$479'.
     1/1: $0\outputChanIdx_3[15:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2543$477'.
     1/1: $0\icmp_ln88_reg_297[0:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2535$468'.
     1/1: $0\empty_reg_91[15:0]
Creating decoders for process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2527$466'.
     1/1: $0\ap_CS_fsm[1:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6845$3489'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6844$3488'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6843$3487'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6842$3486'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6841$3485'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6840$3484'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6839$3483'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6838$3482'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6837$3481'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6836$3480'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6835$3479'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7005$3468'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6995$3460'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6985$3452'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6972$3445'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6963$3443'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6954$3441'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6942$3437'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6930$3433'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$459'.
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2286$452'.
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2282$444'.
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2278$440'.
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2236$406'.
     1/5: $5\ap_NS_fsm[3:0]
     2/5: $4\ap_NS_fsm[3:0]
     3/5: $3\ap_NS_fsm[3:0]
     4/5: $2\ap_NS_fsm[3:0]
     5/5: $1\ap_NS_fsm[3:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2228$395'.
     1/1: $1\storeOutput7_read[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2220$393'.
     1/1: $1\storeOutput7_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2212$382'.
     1/1: $1\resetMaximum6_read[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2204$380'.
     1/1: $1\resetMaximum6_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2196$369'.
     1/1: $1\output_indices_15_read[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2188$367'.
     1/1: $1\output_indices_15_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2180$356'.
     1/1: $1\output_indices_04_read[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2172$354'.
     1/1: $1\output_indices_04_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2164$336'.
     1/1: $1\grp_fu_110_ce[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2156$332'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2148$328'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2140$324'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2132$322'.
     1/3: $0\storeOutput7_read_reg_157[0:0]
     2/3: $0\output_indices_15_read_reg_152[7:0]
     3/3: $0\output_indices_04_read_reg_147[3:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2126$311'.
     1/1: $0\max_vals_0[15:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2114$307'.
     1/1: $0\grp_tdf8_writeOutputs_unaligned_fu_88_ap_start_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2102$301'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2094$299'.
     1/1: $0\ap_CS_fsm[3:0]
Creating decoders for process `\td_fused_top_fifo_w8_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1946$298'.
     1/1: $1\q[7:0]
Creating decoders for process `\td_fused_top_fifo_w8_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1935$297'.
     1/2: $0\sr_1[7:0]
     2/2: $0\sr_0[7:0]
Creating decoders for process `\td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1868$296'.
Creating decoders for process `\td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1867$295'.
Creating decoders for process `\td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1866$294'.
Creating decoders for process `\td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1875$266'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1821$265'.
     1/1: $1\q[7:0]
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1805$264'.
     1/7: $0\sr_6[7:0]
     2/7: $0\sr_5[7:0]
     3/7: $0\sr_4[7:0]
     4/7: $0\sr_3[7:0]
     5/7: $0\sr_2[7:0]
     6/7: $0\sr_1[7:0]
     7/7: $0\sr_0[7:0]
Creating decoders for process `\td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1738$263'.
Creating decoders for process `\td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1737$262'.
Creating decoders for process `\td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1736$261'.
Creating decoders for process `\td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1745$233'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1690$232'.
     1/1: $1\q[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1673$231'.
     1/8: $0\sr_7[3:0]
     2/8: $0\sr_6[3:0]
     3/8: $0\sr_5[3:0]
     4/8: $0\sr_4[3:0]
     5/8: $0\sr_3[3:0]
     6/8: $0\sr_2[3:0]
     7/8: $0\sr_1[3:0]
     8/8: $0\sr_0[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1606$230'.
Creating decoders for process `\td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1605$229'.
Creating decoders for process `\td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1604$228'.
Creating decoders for process `\td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1613$200'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1558$199'.
     1/1: $1\q[7:0]
Creating decoders for process `\td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1541$198'.
     1/8: $0\sr_7[7:0]
     2/8: $0\sr_6[7:0]
     3/8: $0\sr_5[7:0]
     4/8: $0\sr_4[7:0]
     5/8: $0\sr_3[7:0]
     6/8: $0\sr_2[7:0]
     7/8: $0\sr_1[7:0]
     8/8: $0\sr_0[7:0]
Creating decoders for process `\td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1474$197'.
Creating decoders for process `\td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1473$196'.
Creating decoders for process `\td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1472$195'.
Creating decoders for process `\td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1481$167'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1426$166'.
     1/1: $1\q[0:0]
Creating decoders for process `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1409$165'.
     1/8: $0\sr_7[0:0]
     2/8: $0\sr_6[0:0]
     3/8: $0\sr_5[0:0]
     4/8: $0\sr_4[0:0]
     5/8: $0\sr_3[0:0]
     6/8: $0\sr_2[0:0]
     7/8: $0\sr_1[0:0]
     8/8: $0\sr_0[0:0]
Creating decoders for process `\td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1342$164'.
Creating decoders for process `\td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1341$163'.
Creating decoders for process `\td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1340$162'.
Creating decoders for process `\td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1349$134'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x5_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1300$133'.
     1/1: $1\q[15:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x5_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1289$132'.
     1/2: $0\sr_1[15:0]
     2/2: $0\sr_0[15:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1222$131'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1221$130'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1220$129'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1229$101'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1180$100'.
     1/1: $1\q[0:0]
Creating decoders for process `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1169$99'.
     1/2: $0\sr_1[0:0]
     2/2: $0\sr_0[0:0]
Creating decoders for process `\td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1102$98'.
Creating decoders for process `\td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1101$97'.
Creating decoders for process `\td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1100$96'.
Creating decoders for process `\td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1109$68'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$67'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:856$18'.
     1/1: $0\ap_sync_reg_tdf8_readInputs57_U0_ap_ready[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:844$14'.
     1/1: $0\ap_sync_reg_tdf8_get_next_ijk_U0_ap_ready[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:832$10'.
     1/1: $0\ap_sync_reg_channel_write_input_indices_1[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:820$6'.
     1/1: $0\ap_sync_reg_channel_write_input_indices_0[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.\op_tdata' from process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2376$3805'.
No latch inferred for signal `\FPMult_16.\pipe_1' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8989$3324'.
No latch inferred for signal `\FPMult_16.\pipe_2' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8989$3324'.
No latch inferred for signal `\FPMult_16.\pipe_3' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8989$3324'.
No latch inferred for signal `\FPMult_16.\pipe_4' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8989$3324'.
No latch inferred for signal `\FPMult_16.\pipe_0' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8989$3324'.
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl2' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8592$3283'.
Latch inferred for signal `\FPAddSub_AlignShift1.\i' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8592$3283': $auto$proc_dlatch.cc:427:proc_dlatch$6414
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl1' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8583$3281'.
No latch inferred for signal `\FPAddSub_AlignShift2.\Lvl3' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8547$3280'.
Latch inferred for signal `\FPAddSub_AlignShift2.\j' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8547$3280': $auto$proc_dlatch.cc:427:proc_dlatch$6423
No latch inferred for signal `\FPAddSub_NormalizeModule.\Lvl1' from process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8484$3270'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl3' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8418$3256'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8399$3255'.
No latch inferred for signal `\FPAddSub.\pipe_1' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8096$3208'.
No latch inferred for signal `\FPAddSub.\pipe_2' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8096$3208'.
No latch inferred for signal `\FPAddSub.\pipe_3' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8096$3208'.
No latch inferred for signal `\FPAddSub.\pipe_4' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8096$3208'.
No latch inferred for signal `\FPAddSub.\pipe_5' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8096$3208'.
No latch inferred for signal `\FPAddSub.\pipe_6' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8096$3208'.
No latch inferred for signal `\FPAddSub.\pipe_7' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8096$3208'.
No latch inferred for signal `\FPAddSub.\pipe_8' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8096$3208'.
No latch inferred for signal `\FPAddSub.\pipe_9' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8096$3208'.
No latch inferred for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.\reg_valid1' from process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7681$3789'.
No latch inferred for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.\reg_q1' from process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7680$3788'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\ap_block_state1' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6723$2634'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\ap_NS_fsm' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6680$2618'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\storeOutput_write' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6672$2599'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\storeOutput_blk_n' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6664$2592'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\start_write' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6656$2588'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\resetMaximum_write' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6648$2569'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\resetMaximum_blk_n' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6640$2562'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\real_start' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6632$2558'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\output_indices_1_write' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6624$2539'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\output_indices_1_blk_n' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6616$2532'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\output_indices_0_write' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6608$2513'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\output_indices_0_blk_n' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6600$2506'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\internal_ap_ready' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6592$2487'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\input_indices_2_out_write' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6584$2468'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\input_indices_2_out_blk_n' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6576$2461'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\input_indices_2_out1_write' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6568$2442'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\input_indices_2_out1_blk_n' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6560$2435'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\ap_idle' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6552$2431'.
No latch inferred for signal `\td_fused_top_tdf8_get_next_ijk.\ap_done' from process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6544$2412'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ap_block_state1' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6094$2188'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ap_NS_fsm' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6016$2134'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\in_data_ce0' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6008$2110'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ifmap_vec_we1' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6000$2094'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ifmap_vec_we0' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5992$2078'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ifmap_vec_d1' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5978$2070'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ifmap_vec_d0' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5964$2062'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ifmap_vec_ce1' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5956$2050'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ifmap_vec_ce0' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5948$2038'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ifmap_vec_address1' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5934$2030'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ifmap_vec_address0' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5920$2022'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ap_ready' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5912$2020'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ap_phi_mux_kk_0_i_phi_fu_243_p4' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5904$2012'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ap_phi_mux_jj_phi_fu_231_p4' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5896$2004'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ap_phi_mux_indvar_flatten_phi_fu_220_p4' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5888$1996'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ap_phi_mux_indvar_flatten47_phi_fu_196_p4' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5880$1988'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ap_phi_mux_ii_phi_fu_208_p4' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5872$1980'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ap_idle_pp0' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5864$1974'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ap_idle' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5856$1970'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ap_done' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5848$1968'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs57.\ap_condition_pp0_exit_iter0_state3' from process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5840$1966'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\ap_block_state1' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5317$1773'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\ap_NS_fsm' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5256$1721'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\weight_vecs_0_we0' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5248$1715'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\weight_vecs_0_ce0' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5240$1711'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\input_indices_23_read' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5232$1702'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\input_indices_23_blk_n' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5224$1695'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\filter_data_ce0' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5216$1677'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\ap_ready' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5208$1675'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\ap_phi_mux_jj_phi_fu_160_p4' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5200$1669'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\ap_phi_mux_ii_phi_fu_138_p4' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5192$1661'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\ap_idle_pp0' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5184$1651'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\ap_idle' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5176$1647'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\ap_done' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5168$1645'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\ap_condition_pp0_flush_enable' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5160$1639'.
No latch inferred for signal `\td_fused_top_tdf8_readFilters56.\ap_condition_pp0_exit_iter1_state3' from process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5152$1635'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\ap_block_state1' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4745$1448'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\ap_NS_fsm' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4690$1401'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\weight_vecs_0_ce0' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4682$1395'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\products_0_we0' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4674$1389'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\products_0_ce0' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4666$1385'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\ifmap_vec_ce0' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4658$1379'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\ap_ready' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4650$1377'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\ap_phi_mux_jj_phi_fu_123_p4' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4642$1369'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\ap_phi_mux_ii_phi_fu_146_p4' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4634$1363'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\ap_idle_pp0' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4626$1347'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\ap_idle' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4618$1343'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\ap_done' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4610$1341'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\ap_condition_pp0_flush_enable' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4602$1335'.
No latch inferred for signal `\td_fused_top_tdf8_dot_product.\ap_condition_pp0_exit_iter1_state3' from process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4594$1331'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\ap_condition_514' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4117$1147'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\ap_block_state1' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4093$1143'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\ap_NS_fsm' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3981$1093'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\grp_fu_310_p1' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3967$1072'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\grp_fu_310_p0' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3953$1051'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\grp_fu_305_p1' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3939$1030'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\grp_fu_305_p0' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3925$1009'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\ap_ready' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3917$1007'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\ap_phi_mux_x_phi_fu_172_p4' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3909$999'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\ap_phi_mux_phi_ln69_phi_fu_290_p8' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3891$991'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\ap_idle_pp0' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3883$985'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\ap_idle' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3875$981'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\ap_done' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3867$979'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\ap_condition_pp0_exit_iter0_state4' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3859$977'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\accum_out_we1' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3851$973'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\accum_out_we0' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3843$969'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\accum_out_ce1' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3835$967'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\accum_out_ce0' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3827$965'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\accum_in_0_ce1' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3819$941'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\accum_in_0_ce0' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3811$917'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\accum_in_0_address1' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3793$903'.
No latch inferred for signal `\td_fused_top_tdf8_accum_1.\accum_in_0_address0' from process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3775$889'.
No latch inferred for signal `\td_fused_top_tdf8_accum_2.\ap_block_state1' from process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3418$754'.
No latch inferred for signal `\td_fused_top_tdf8_accum_2.\ap_NS_fsm' from process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3369$743'.
No latch inferred for signal `\td_fused_top_tdf8_accum_2.\ap_ready' from process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3361$739'.
No latch inferred for signal `\td_fused_top_tdf8_accum_2.\ap_idle' from process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3353$735'.
No latch inferred for signal `\td_fused_top_tdf8_accum_2.\ap_done' from process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3345$731'.
No latch inferred for signal `\td_fused_top_tdf8_accum_2.\accum_in_ce0' from process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3337$729'.
No latch inferred for signal `\td_fused_top_tdf8_accum_2.\accum_in_4_ap_vld' from process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3329$725'.
No latch inferred for signal `\td_fused_top_tdf8_accum_2.\accum_in_4' from process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3321$721'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc424.\ap_block_state1' from process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3181$685'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc424.\ap_NS_fsm' from process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3168$684'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc424.\ap_return' from process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3160$677'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc424.\ap_ready' from process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3152$670'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc424.\ap_idle' from process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3144$666'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc424.\ap_done' from process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3136$659'.
No latch inferred for signal `\td_fused_top_tdf8_adjust.\ap_block_state1' from process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3041$631'.
No latch inferred for signal `\td_fused_top_tdf8_adjust.\ap_NS_fsm' from process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2958$622'.
No latch inferred for signal `\td_fused_top_tdf8_adjust.\input_indices_23_read' from process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2950$613'.
No latch inferred for signal `\td_fused_top_tdf8_adjust.\input_indices_23_blk_n' from process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2942$606'.
No latch inferred for signal `\td_fused_top_tdf8_adjust.\ap_ready' from process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2934$604'.
No latch inferred for signal `\td_fused_top_tdf8_adjust.\ap_idle' from process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2926$600'.
No latch inferred for signal `\td_fused_top_tdf8_adjust.\ap_done' from process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2918$598'.
No latch inferred for signal `\td_fused_top_tdf8_adjust.\adjustments_ce0' from process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2910$583'.
No latch inferred for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\ap_NS_fsm' from process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2665$555'.
No latch inferred for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\out_data_we1' from process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2657$549'.
No latch inferred for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\out_data_ce1' from process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2649$543'.
No latch inferred for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_13_3_load' from process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2641$539'.
No latch inferred for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_13_2_load' from process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2633$535'.
No latch inferred for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_13_1_load' from process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2625$531'.
No latch inferred for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_13_0_load' from process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2617$527'.
No latch inferred for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\ap_ready' from process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2609$525'.
No latch inferred for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\ap_phi_mux_empty_phi_fu_94_p4' from process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2601$521'.
No latch inferred for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\ap_idle' from process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2593$517'.
No latch inferred for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\ap_done' from process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2585$511'.
No latch inferred for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.\reg_valid1' from process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6842$3486'.
No latch inferred for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.\reg_q1' from process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6841$3485'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\ap_block_state4_on_subcall_done' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2286$452'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\ap_block_state2' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2282$444'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\ap_block_state1' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2278$440'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\ap_NS_fsm' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2236$406'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\storeOutput7_read' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2228$395'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\storeOutput7_blk_n' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2220$393'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\resetMaximum6_read' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2212$382'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\resetMaximum6_blk_n' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2204$380'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\output_indices_15_read' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2196$369'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\output_indices_15_blk_n' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2188$367'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\output_indices_04_read' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2180$356'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\output_indices_04_blk_n' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2172$354'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\grp_fu_110_ce' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2164$336'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\ap_ready' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2156$332'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\ap_idle' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2148$328'.
No latch inferred for signal `\td_fused_top_tdf8_poolOutputs.\ap_done' from process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2140$324'.
No latch inferred for signal `\td_fused_top_fifo_w8_d2_S_x_shiftReg.\q' from process `\td_fused_top_fifo_w8_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1946$298'.
No latch inferred for signal `\td_fused_top_fifo_w8_d7_S_shiftReg.\q' from process `\td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1821$265'.
No latch inferred for signal `\td_fused_top_fifo_w4_d8_S_x_shiftReg.\q' from process `\td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1690$232'.
No latch inferred for signal `\td_fused_top_fifo_w8_d8_S_shiftReg.\q' from process `\td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1558$199'.
No latch inferred for signal `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.\q' from process `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1426$166'.
No latch inferred for signal `\td_fused_top_fifo_w16_d2_S_x5_shiftReg.\q' from process `\td_fused_top_fifo_w16_d2_S_x5_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1300$133'.
No latch inferred for signal `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.\q' from process `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1180$100'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.\dout_r' using process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2401$3808'.
  created $dff cell `$procdff$6424' with positive edge clock.
Creating register for signal `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.\ce_r' using process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2397$3807'.
  created $dff cell `$procdff$6425' with positive edge clock.
Creating register for signal `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.\din0_buf1' using process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2389$3806'.
  created $dff cell `$procdff$6426' with positive edge clock.
Creating register for signal `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.\din1_buf1' using process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2389$3806'.
  created $dff cell `$procdff$6427' with positive edge clock.
Creating register for signal `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.\opcode_buf1' using process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2389$3806'.
  created $dff cell `$procdff$6428' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_2_max_dsp_16.\a_reg' using process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8900$3323'.
  created $dff cell `$procdff$6429' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_2_max_dsp_16.\b_reg' using process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8900$3323'.
  created $dff cell `$procdff$6430' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_2_max_dsp_16.\res_reg' using process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8900$3323'.
  created $dff cell `$procdff$6431' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\dout_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:9287$3803'.
  created $dff cell `$procdff$6432' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\ce_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:9283$3802'.
  created $dff cell `$procdff$6433' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\din0_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:9276$3801'.
  created $dff cell `$procdff$6434' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\din1_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:9276$3801'.
  created $dff cell `$procdff$6435' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_3_full_dsp_16.\a_reg' using process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8795$3318'.
  created $dff cell `$procdff$6436' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_3_full_dsp_16.\b_reg' using process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8795$3318'.
  created $dff cell `$procdff$6437' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_3_full_dsp_16.\res_reg' using process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8795$3318'.
  created $dff cell `$procdff$6438' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\dout_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8773$3799'.
  created $dff cell `$procdff$6439' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\ce_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8769$3798'.
  created $dff cell `$procdff$6440' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\din0_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8762$3797'.
  created $dff cell `$procdff$6441' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\din1_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8762$3797'.
  created $dff cell `$procdff$6442' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7936$3186_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7932$3198'.
  created $dff cell `$procdff$6443' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7936$3186_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7932$3198'.
  created $dff cell `$procdff$6444' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7936$3186_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7932$3198'.
  created $dff cell `$procdff$6445' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7922$3187'.
  created $dff cell `$procdff$6446' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7926$3185_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7922$3187'.
  created $dff cell `$procdff$6447' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7926$3185_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7922$3187'.
  created $dff cell `$procdff$6448' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7926$3185_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7922$3187'.
  created $dff cell `$procdff$6449' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\dout_r' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8879$3795'.
  created $dff cell `$procdff$6450' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\ce_r' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8875$3794'.
  created $dff cell `$procdff$6451' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\din0_buf1' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8868$3793'.
  created $dff cell `$procdff$6452' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\din1_buf1' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8868$3793'.
  created $dff cell `$procdff$6453' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7622$3043'.
  created $dff cell `$procdff$6454' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7626$3031_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7622$3043'.
  created $dff cell `$procdff$6455' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7626$3031_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7622$3043'.
  created $dff cell `$procdff$6456' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7626$3031_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7622$3043'.
  created $dff cell `$procdff$6457' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7612$3032'.
  created $dff cell `$procdff$6458' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7616$3030_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7612$3032'.
  created $dff cell `$procdff$6459' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7616$3030_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7612$3032'.
  created $dff cell `$procdff$6460' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7616$3030_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7612$3032'.
  created $dff cell `$procdff$6461' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.\empty_n' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7844$3771'.
  created $dff cell `$procdff$6462' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.\full_n' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7834$3763'.
  created $dff cell `$procdff$6463' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.\count' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7824$3755'.
  created $dff cell `$procdff$6464' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.\reg_q0' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7811$3748'.
  created $dff cell `$procdff$6465' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.\reg_valid0' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7811$3748'.
  created $dff cell `$procdff$6466' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.\prev_tptr' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7802$3746'.
  created $dff cell `$procdff$6467' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.\prev_iptr' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7793$3744'.
  created $dff cell `$procdff$6468' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.\tptr' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7781$3740'.
  created $dff cell `$procdff$6469' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.\iptr' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7769$3736'.
  created $dff cell `$procdff$6470' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7402$2983'.
  created $dff cell `$procdff$6471' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7392$2972'.
  created $dff cell `$procdff$6472' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7396$2971_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7392$2972'.
  created $dff cell `$procdff$6473' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7396$2971_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7392$2972'.
  created $dff cell `$procdff$6474' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7396$2971_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7392$2972'.
  created $dff cell `$procdff$6475' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.\empty_n' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7530$3646'.
  created $dff cell `$procdff$6476' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.\full_n' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7520$3638'.
  created $dff cell `$procdff$6477' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.\count' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7510$3630'.
  created $dff cell `$procdff$6478' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.\tptr' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7498$3626'.
  created $dff cell `$procdff$6479' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.\iptr' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7486$3622'.
  created $dff cell `$procdff$6480' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7097$2822_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7093$2834'.
  created $dff cell `$procdff$6481' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7097$2822_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7093$2834'.
  created $dff cell `$procdff$6482' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7097$2822_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7093$2834'.
  created $dff cell `$procdff$6483' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7083$2823'.
  created $dff cell `$procdff$6484' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7087$2821_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7083$2823'.
  created $dff cell `$procdff$6485' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7087$2821_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7083$2823'.
  created $dff cell `$procdff$6486' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7087$2821_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7083$2823'.
  created $dff cell `$procdff$6487' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.\empty_n' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7318$3595'.
  created $dff cell `$procdff$6488' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.\full_n' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7308$3587'.
  created $dff cell `$procdff$6489' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.\count' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7298$3579'.
  created $dff cell `$procdff$6490' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.\reg_q1' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7285$3572'.
  created $dff cell `$procdff$6491' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.\reg_valid1' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7285$3572'.
  created $dff cell `$procdff$6492' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.\reg_q0' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7272$3565'.
  created $dff cell `$procdff$6493' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.\reg_valid0' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7272$3565'.
  created $dff cell `$procdff$6494' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.\prev_tptr' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7263$3563'.
  created $dff cell `$procdff$6495' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.\prev_iptr' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7254$3561'.
  created $dff cell `$procdff$6496' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.\tptr' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7242$3557'.
  created $dff cell `$procdff$6497' with positive edge clock.
Creating register for signal `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.\iptr' using process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7230$3553'.
  created $dff cell `$procdff$6498' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_get_next_ijk.\k_8' using process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6538$2391'.
  created $dff cell `$procdff$6499' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_get_next_ijk.\j_p' using process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6532$2372'.
  created $dff cell `$procdff$6500' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_get_next_ijk.\j_8' using process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6525$2351'.
  created $dff cell `$procdff$6501' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_get_next_ijk.\j_out' using process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6525$2351'.
  created $dff cell `$procdff$6502' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_get_next_ijk.\i_p' using process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6519$2330'.
  created $dff cell `$procdff$6503' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_get_next_ijk.\i_8' using process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6512$2309'.
  created $dff cell `$procdff$6504' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_get_next_ijk.\i_out' using process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6512$2309'.
  created $dff cell `$procdff$6505' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_get_next_ijk.\start_once_reg' using process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6500$2303'.
  created $dff cell `$procdff$6506' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_get_next_ijk.\ap_done_reg' using process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6488$2282'.
  created $dff cell `$procdff$6507' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_get_next_ijk.\ap_CS_fsm' using process `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6480$2280'.
  created $dff cell `$procdff$6508' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\select_ln33_5_reg_1099' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5833$1960'.
  created $dff cell `$procdff$6509' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\select_ln33_6_reg_1104' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5833$1960'.
  created $dff cell `$procdff$6510' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\select_ln19_1_reg_1038' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5825$1952'.
  created $dff cell `$procdff$6511' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\select_ln20_1_reg_1051' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5825$1952'.
  created $dff cell `$procdff$6512' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\select_ln20_5_reg_1077' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5825$1952'.
  created $dff cell `$procdff$6513' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\p_cast_i_reg_929' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5814$1950'.
  created $dff cell `$procdff$6514' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\trunc_ln22_reg_935' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5814$1950'.
  created $dff cell `$procdff$6515' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\sext_ln22_reg_941' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5814$1950'.
  created $dff cell `$procdff$6516' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\p_cast_reg_947' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5814$1950'.
  created $dff cell `$procdff$6517' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\or_ln23_1_reg_953' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5814$1950'.
  created $dff cell `$procdff$6518' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\p_mid137_reg_958' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5814$1950'.
  created $dff cell `$procdff$6519' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\p_cast5_i_reg_963' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5804$1946'.
  created $dff cell `$procdff$6520' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\is_padding_reg_969' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5804$1946'.
  created $dff cell `$procdff$6521' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\icmp_ln19_reg_976' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5804$1946'.
  created $dff cell `$procdff$6522' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\icmp_ln19_reg_976_pp0_iter1_reg' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5804$1946'.
  created $dff cell `$procdff$6523' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\icmp_ln19_reg_976_pp0_iter2_reg' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5804$1946'.
  created $dff cell `$procdff$6524' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\select_ln20_2_reg_1057_pp0_iter1_reg' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5797$1942'.
  created $dff cell `$procdff$6525' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\empty_63_reg_1065_pp0_iter1_reg' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5797$1942'.
  created $dff cell `$procdff$6526' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\select_ln20_reg_1045' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5789$1936'.
  created $dff cell `$procdff$6527' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\select_ln20_2_reg_1057' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5789$1936'.
  created $dff cell `$procdff$6528' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\empty_63_reg_1065' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5789$1936'.
  created $dff cell `$procdff$6529' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\add_ln33_reg_1087' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5782$1930'.
  created $dff cell `$procdff$6530' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\add_ln33_1_reg_1094' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5782$1930'.
  created $dff cell `$procdff$6531' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\add_ln25_reg_1082' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5776$1922'.
  created $dff cell `$procdff$6532' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\add_ln19_reg_980' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5763$1916'.
  created $dff cell `$procdff$6533' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\icmp_ln20_reg_985' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5763$1916'.
  created $dff cell `$procdff$6534' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\select_ln19_reg_997' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5763$1916'.
  created $dff cell `$procdff$6535' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\p_cast5_i_mid1_reg_1002' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5763$1916'.
  created $dff cell `$procdff$6536' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\or_ln23_3_reg_1008' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5763$1916'.
  created $dff cell `$procdff$6537' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\add_ln20_reg_1015' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5763$1916'.
  created $dff cell `$procdff$6538' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\or_ln23_5_reg_1021' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5763$1916'.
  created $dff cell `$procdff$6539' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\add_ln20_1_reg_1028' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5763$1916'.
  created $dff cell `$procdff$6540' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\add_ln19_1_reg_1033' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5757$1910'.
  created $dff cell `$procdff$6541' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\kk_0_i_reg_239' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5749$1896'.
  created $dff cell `$procdff$6542' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\jj_reg_227' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5741$1882'.
  created $dff cell `$procdff$6543' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\indvar_flatten_reg_216' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5733$1868'.
  created $dff cell `$procdff$6544' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\indvar_flatten47_reg_192' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5725$1854'.
  created $dff cell `$procdff$6545' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\ii_reg_204' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5717$1840'.
  created $dff cell `$procdff$6546' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5705$1829'.
  created $dff cell `$procdff$6547' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5691$1822'.
  created $dff cell `$procdff$6548' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5679$1809'.
  created $dff cell `$procdff$6549' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\ap_done_reg' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5667$1805'.
  created $dff cell `$procdff$6550' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs57.\ap_CS_fsm' using process `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5659$1803'.
  created $dff cell `$procdff$6551' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\sext_ln47_reg_408' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5146$1633'.
  created $dff cell `$procdff$6552' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\select_ln48_1_reg_442' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5140$1625'.
  created $dff cell `$procdff$6553' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\select_ln47_1_reg_429' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5134$1617'.
  created $dff cell `$procdff$6554' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\icmp_ln48_reg_422' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5128$1611'.
  created $dff cell `$procdff$6555' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\icmp_ln47_reg_418' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5121$1607'.
  created $dff cell `$procdff$6556' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\icmp_ln47_reg_418_pp0_iter1_reg' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5121$1607'.
  created $dff cell `$procdff$6557' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\icmp_ln47_reg_418_pp0_iter2_reg' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5112$1605'.
  created $dff cell `$procdff$6558' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\icmp_ln47_reg_418_pp0_iter3_reg' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5112$1605'.
  created $dff cell `$procdff$6559' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\add_ln55_4_reg_452_pp0_iter2_reg' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5112$1605'.
  created $dff cell `$procdff$6560' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\add_ln55_4_reg_452_pp0_iter3_reg' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5112$1605'.
  created $dff cell `$procdff$6561' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\add_ln55_4_reg_452' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5106$1599'.
  created $dff cell `$procdff$6562' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\kk_reg_167' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5098$1583'.
  created $dff cell `$procdff$6563' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\jj_reg_156' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5090$1569'.
  created $dff cell `$procdff$6564' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\indvar_flatten_reg_145' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5082$1553'.
  created $dff cell `$procdff$6565' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\indvar_flatten13_reg_123' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5074$1537'.
  created $dff cell `$procdff$6566' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\ii_reg_134' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5066$1521'.
  created $dff cell `$procdff$6567' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5054$1510'.
  created $dff cell `$procdff$6568' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5044$1507'.
  created $dff cell `$procdff$6569' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5030$1503'.
  created $dff cell `$procdff$6570' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5020$1500'.
  created $dff cell `$procdff$6571' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5008$1489'.
  created $dff cell `$procdff$6572' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\ap_done_reg' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4996$1485'.
  created $dff cell `$procdff$6573' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readFilters56.\ap_CS_fsm' using process `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4988$1483'.
  created $dff cell `$procdff$6574' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\select_ln148_2_reg_460' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4588$1325'.
  created $dff cell `$procdff$6575' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\select_ln148_1_reg_434' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4582$1317'.
  created $dff cell `$procdff$6576' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\select_ln147_2_reg_455' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4576$1309'.
  created $dff cell `$procdff$6577' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\mul_reg_485' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4570$1305'.
  created $dff cell `$procdff$6578' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\ifmap_vec_load_reg_475' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4563$1301'.
  created $dff cell `$procdff$6579' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\weight_vecs_0_load_reg_480' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4563$1301'.
  created $dff cell `$procdff$6580' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\icmp_ln147_reg_408_pp0_iter2_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4543$1299'.
  created $dff cell `$procdff$6581' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\icmp_ln147_reg_408_pp0_iter3_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4543$1299'.
  created $dff cell `$procdff$6582' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\icmp_ln147_reg_408_pp0_iter4_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4543$1299'.
  created $dff cell `$procdff$6583' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\icmp_ln147_reg_408_pp0_iter5_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4543$1299'.
  created $dff cell `$procdff$6584' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\icmp_ln147_reg_408_pp0_iter6_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4543$1299'.
  created $dff cell `$procdff$6585' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\trunc_ln150_reg_440_pp0_iter2_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4543$1299'.
  created $dff cell `$procdff$6586' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\trunc_ln150_reg_440_pp0_iter3_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4543$1299'.
  created $dff cell `$procdff$6587' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\trunc_ln150_reg_440_pp0_iter4_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4543$1299'.
  created $dff cell `$procdff$6588' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\trunc_ln150_reg_440_pp0_iter5_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4543$1299'.
  created $dff cell `$procdff$6589' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\trunc_ln150_reg_440_pp0_iter6_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4543$1299'.
  created $dff cell `$procdff$6590' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\select_ln148_2_reg_460_pp0_iter2_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4543$1299'.
  created $dff cell `$procdff$6591' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\select_ln148_2_reg_460_pp0_iter3_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4543$1299'.
  created $dff cell `$procdff$6592' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\select_ln148_2_reg_460_pp0_iter4_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4543$1299'.
  created $dff cell `$procdff$6593' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\select_ln148_2_reg_460_pp0_iter5_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4543$1299'.
  created $dff cell `$procdff$6594' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\select_ln148_2_reg_460_pp0_iter6_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4543$1299'.
  created $dff cell `$procdff$6595' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\icmp_ln147_reg_408' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4535$1295'.
  created $dff cell `$procdff$6596' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\icmp_ln147_reg_408_pp0_iter1_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4535$1295'.
  created $dff cell `$procdff$6597' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\trunc_ln150_reg_440_pp0_iter1_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4535$1295'.
  created $dff cell `$procdff$6598' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\icmp_ln148_reg_412' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4525$1289'.
  created $dff cell `$procdff$6599' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\and_ln147_reg_419' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4525$1289'.
  created $dff cell `$procdff$6600' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\add_ln148_reg_424' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4525$1289'.
  created $dff cell `$procdff$6601' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\select_ln148_reg_429' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4525$1289'.
  created $dff cell `$procdff$6602' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\trunc_ln150_reg_440' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4525$1289'.
  created $dff cell `$procdff$6603' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\jj_reg_119' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4517$1275'.
  created $dff cell `$procdff$6604' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\indvar_flatten_reg_108' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4509$1261'.
  created $dff cell `$procdff$6605' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\indvar_flatten17_reg_97' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4501$1247'.
  created $dff cell `$procdff$6606' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\ii_reg_142' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4493$1235'.
  created $dff cell `$procdff$6607' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\ic_reg_131' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4485$1221'.
  created $dff cell `$procdff$6608' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\ap_enable_reg_pp0_iter7' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4473$1212'.
  created $dff cell `$procdff$6609' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\ap_enable_reg_pp0_iter6' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4463$1209'.
  created $dff cell `$procdff$6610' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\ap_enable_reg_pp0_iter5' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4453$1206'.
  created $dff cell `$procdff$6611' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4443$1203'.
  created $dff cell `$procdff$6612' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4433$1200'.
  created $dff cell `$procdff$6613' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4419$1196'.
  created $dff cell `$procdff$6614' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4409$1193'.
  created $dff cell `$procdff$6615' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4397$1184'.
  created $dff cell `$procdff$6616' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\ap_done_reg' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4385$1180'.
  created $dff cell `$procdff$6617' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_dot_product.\ap_CS_fsm' using process `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4377$1178'.
  created $dff cell `$procdff$6618' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\psum_7_08_reg_180' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3768$881'.
  created $dff cell `$procdff$6619' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\psum_6_07_reg_192' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3768$881'.
  created $dff cell `$procdff$6620' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\psum_5_06_reg_204' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3761$873'.
  created $dff cell `$procdff$6621' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\psum_4_05_reg_216' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3761$873'.
  created $dff cell `$procdff$6622' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\psum_3_04_reg_228' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3754$865'.
  created $dff cell `$procdff$6623' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\psum_2_03_reg_240' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3754$865'.
  created $dff cell `$procdff$6624' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\psum_1_02_reg_252' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3747$857'.
  created $dff cell `$procdff$6625' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\psum_0_01_reg_264' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3747$857'.
  created $dff cell `$procdff$6626' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\icmp_ln49_reg_492' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3739$853'.
  created $dff cell `$procdff$6627' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\icmp_ln49_reg_492_pp0_iter1_reg' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3739$853'.
  created $dff cell `$procdff$6628' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\icmp_ln49_reg_492_pp0_iter2_reg' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3739$853'.
  created $dff cell `$procdff$6629' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\accum_in_0_load_reg_506' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3732$845'.
  created $dff cell `$procdff$6630' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\accum_in_0_load_8_reg_511' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3732$845'.
  created $dff cell `$procdff$6631' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\accum_in_0_load_13_reg_571' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3725$837'.
  created $dff cell `$procdff$6632' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\accum_in_0_load_14_reg_576' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3725$837'.
  created $dff cell `$procdff$6633' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\add_ln49_reg_546' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3717$829'.
  created $dff cell `$procdff$6634' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\accum_in_0_load_11_reg_551' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3717$829'.
  created $dff cell `$procdff$6635' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\accum_in_0_load_12_reg_556' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3717$829'.
  created $dff cell `$procdff$6636' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\accum_in_0_load_9_reg_526' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3710$821'.
  created $dff cell `$procdff$6637' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\accum_in_0_load_10_reg_531' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3710$821'.
  created $dff cell `$procdff$6638' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\x_reg_168' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3702$807'.
  created $dff cell `$procdff$6639' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\q_reg_276' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3694$802'.
  created $dff cell `$procdff$6640' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3682$785'.
  created $dff cell `$procdff$6641' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3672$780'.
  created $dff cell `$procdff$6642' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3660$767'.
  created $dff cell `$procdff$6643' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\ap_done_reg' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3648$763'.
  created $dff cell `$procdff$6644' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_1.\ap_CS_fsm' using process `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3640$761'.
  created $dff cell `$procdff$6645' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_2.\add_ln81_reg_91' using process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3315$719'.
  created $dff cell `$procdff$6646' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_2.\sum_01_reg_55' using process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3307$711'.
  created $dff cell `$procdff$6647' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_2.\i_1_1_reg_44' using process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3299$703'.
  created $dff cell `$procdff$6648' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_2.\ap_done_reg' using process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3287$697'.
  created $dff cell `$procdff$6649' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_2.\ap_CS_fsm' using process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3279$695'.
  created $dff cell `$procdff$6650' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_accum_2.\accum_in_4_preg' using process `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3269$690'.
  created $dff cell `$procdff$6651' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc424.\ap_return_preg' using process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3126$651'.
  created $dff cell `$procdff$6652' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc424.\ap_done_reg' using process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3114$642'.
  created $dff cell `$procdff$6653' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc424.\ap_CS_fsm' using process `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3106$640'.
  created $dff cell `$procdff$6654' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_adjust.\tmp_15_i_i_reg_167' using process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2903$581'.
  created $dff cell `$procdff$6655' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_adjust.\tmp_16_i_i_reg_172' using process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2903$581'.
  created $dff cell `$procdff$6656' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_adjust.\sub_i_i_i_reg_177' using process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2897$579'.
  created $dff cell `$procdff$6657' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_adjust.\mul_i_i_i_reg_187' using process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2891$577'.
  created $dff cell `$procdff$6658' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_adjust.\ap_done_reg' using process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2879$573'.
  created $dff cell `$procdff$6659' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_adjust.\ap_CS_fsm' using process `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2871$571'.
  created $dff cell `$procdff$6660' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\outputRow_13_3' using process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2579$505'.
  created $dff cell `$procdff$6661' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\outputRow_13_2' using process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2573$499'.
  created $dff cell `$procdff$6662' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\outputRow_13_1' using process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2567$493'.
  created $dff cell `$procdff$6663' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\outputRow_13_0' using process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2561$487'.
  created $dff cell `$procdff$6664' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\outputCount_3' using process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2555$485'.
  created $dff cell `$procdff$6665' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\outputChanIdx_3' using process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2549$479'.
  created $dff cell `$procdff$6666' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\icmp_ln88_reg_297' using process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2543$477'.
  created $dff cell `$procdff$6667' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\empty_reg_91' using process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2535$468'.
  created $dff cell `$procdff$6668' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_writeOutputs_unaligned.\ap_CS_fsm' using process `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2527$466'.
  created $dff cell `$procdff$6669' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.\empty_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7005$3468'.
  created $dff cell `$procdff$6670' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.\full_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6995$3460'.
  created $dff cell `$procdff$6671' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.\count' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6985$3452'.
  created $dff cell `$procdff$6672' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.\reg_q0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6972$3445'.
  created $dff cell `$procdff$6673' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.\reg_valid0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6972$3445'.
  created $dff cell `$procdff$6674' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.\prev_tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6963$3443'.
  created $dff cell `$procdff$6675' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.\prev_iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6954$3441'.
  created $dff cell `$procdff$6676' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.\tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6942$3437'.
  created $dff cell `$procdff$6677' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.\iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6930$3433'.
  created $dff cell `$procdff$6678' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_poolOutputs.\output_indices_04_read_reg_147' using process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2132$322'.
  created $dff cell `$procdff$6679' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_poolOutputs.\output_indices_15_read_reg_152' using process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2132$322'.
  created $dff cell `$procdff$6680' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_poolOutputs.\storeOutput7_read_reg_157' using process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2132$322'.
  created $dff cell `$procdff$6681' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_poolOutputs.\max_vals_0' using process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2126$311'.
  created $dff cell `$procdff$6682' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_poolOutputs.\grp_tdf8_writeOutputs_unaligned_fu_88_ap_start_reg' using process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2114$307'.
  created $dff cell `$procdff$6683' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_poolOutputs.\ap_done_reg' using process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2102$301'.
  created $dff cell `$procdff$6684' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_poolOutputs.\ap_CS_fsm' using process `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2094$299'.
  created $dff cell `$procdff$6685' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d2_S_x_shiftReg.\sr_0' using process `\td_fused_top_fifo_w8_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1935$297'.
  created $dff cell `$procdff$6686' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d2_S_x_shiftReg.\sr_1' using process `\td_fused_top_fifo_w8_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1935$297'.
  created $dff cell `$procdff$6687' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d2_S_x.\mOutPtr' using process `\td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1875$266'.
  created $dff cell `$procdff$6688' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d2_S_x.\internal_empty_n' using process `\td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1875$266'.
  created $dff cell `$procdff$6689' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d2_S_x.\internal_full_n' using process `\td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1875$266'.
  created $dff cell `$procdff$6690' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1805$264'.
  created $dff cell `$procdff$6691' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1805$264'.
  created $dff cell `$procdff$6692' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1805$264'.
  created $dff cell `$procdff$6693' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1805$264'.
  created $dff cell `$procdff$6694' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1805$264'.
  created $dff cell `$procdff$6695' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1805$264'.
  created $dff cell `$procdff$6696' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_shiftReg.\sr_6' using process `\td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1805$264'.
  created $dff cell `$procdff$6697' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S.\mOutPtr' using process `\td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1745$233'.
  created $dff cell `$procdff$6698' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S.\internal_empty_n' using process `\td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1745$233'.
  created $dff cell `$procdff$6699' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S.\internal_full_n' using process `\td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1745$233'.
  created $dff cell `$procdff$6700' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_x_shiftReg.\sr_0' using process `\td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1673$231'.
  created $dff cell `$procdff$6701' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_x_shiftReg.\sr_1' using process `\td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1673$231'.
  created $dff cell `$procdff$6702' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_x_shiftReg.\sr_2' using process `\td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1673$231'.
  created $dff cell `$procdff$6703' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_x_shiftReg.\sr_3' using process `\td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1673$231'.
  created $dff cell `$procdff$6704' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_x_shiftReg.\sr_4' using process `\td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1673$231'.
  created $dff cell `$procdff$6705' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_x_shiftReg.\sr_5' using process `\td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1673$231'.
  created $dff cell `$procdff$6706' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_x_shiftReg.\sr_6' using process `\td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1673$231'.
  created $dff cell `$procdff$6707' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_x_shiftReg.\sr_7' using process `\td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1673$231'.
  created $dff cell `$procdff$6708' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_x.\mOutPtr' using process `\td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1613$200'.
  created $dff cell `$procdff$6709' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_x.\internal_empty_n' using process `\td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1613$200'.
  created $dff cell `$procdff$6710' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_x.\internal_full_n' using process `\td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1613$200'.
  created $dff cell `$procdff$6711' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d8_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1541$198'.
  created $dff cell `$procdff$6712' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d8_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1541$198'.
  created $dff cell `$procdff$6713' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d8_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1541$198'.
  created $dff cell `$procdff$6714' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d8_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1541$198'.
  created $dff cell `$procdff$6715' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d8_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1541$198'.
  created $dff cell `$procdff$6716' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d8_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1541$198'.
  created $dff cell `$procdff$6717' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d8_S_shiftReg.\sr_6' using process `\td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1541$198'.
  created $dff cell `$procdff$6718' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d8_S_shiftReg.\sr_7' using process `\td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1541$198'.
  created $dff cell `$procdff$6719' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d8_S.\mOutPtr' using process `\td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1481$167'.
  created $dff cell `$procdff$6720' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d8_S.\internal_empty_n' using process `\td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1481$167'.
  created $dff cell `$procdff$6721' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d8_S.\internal_full_n' using process `\td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1481$167'.
  created $dff cell `$procdff$6722' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.\sr_0' using process `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1409$165'.
  created $dff cell `$procdff$6723' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.\sr_1' using process `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1409$165'.
  created $dff cell `$procdff$6724' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.\sr_2' using process `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1409$165'.
  created $dff cell `$procdff$6725' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.\sr_3' using process `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1409$165'.
  created $dff cell `$procdff$6726' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.\sr_4' using process `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1409$165'.
  created $dff cell `$procdff$6727' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.\sr_5' using process `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1409$165'.
  created $dff cell `$procdff$6728' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.\sr_6' using process `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1409$165'.
  created $dff cell `$procdff$6729' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.\sr_7' using process `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1409$165'.
  created $dff cell `$procdff$6730' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_x0.\mOutPtr' using process `\td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1349$134'.
  created $dff cell `$procdff$6731' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_x0.\internal_empty_n' using process `\td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1349$134'.
  created $dff cell `$procdff$6732' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_x0.\internal_full_n' using process `\td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1349$134'.
  created $dff cell `$procdff$6733' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x5_shiftReg.\sr_0' using process `\td_fused_top_fifo_w16_d2_S_x5_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1289$132'.
  created $dff cell `$procdff$6734' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x5_shiftReg.\sr_1' using process `\td_fused_top_fifo_w16_d2_S_x5_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1289$132'.
  created $dff cell `$procdff$6735' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x5.\mOutPtr' using process `\td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1229$101'.
  created $dff cell `$procdff$6736' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x5.\internal_empty_n' using process `\td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1229$101'.
  created $dff cell `$procdff$6737' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x5.\internal_full_n' using process `\td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1229$101'.
  created $dff cell `$procdff$6738' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.\sr_0' using process `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1169$99'.
  created $dff cell `$procdff$6739' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.\sr_1' using process `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1169$99'.
  created $dff cell `$procdff$6740' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf8_readFilters56_U0.\mOutPtr' using process `\td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1109$68'.
  created $dff cell `$procdff$6741' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf8_readFilters56_U0.\internal_empty_n' using process `\td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1109$68'.
  created $dff cell `$procdff$6742' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf8_readFilters56_U0.\internal_full_n' using process `\td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1109$68'.
  created $dff cell `$procdff$6743' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.\ap_sync_reg_tdf8_readInputs57_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:856$18'.
  created $dff cell `$procdff$6744' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.\ap_sync_reg_tdf8_get_next_ijk_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:844$14'.
  created $dff cell `$procdff$6745' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.\ap_sync_reg_channel_write_input_indices_1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:832$10'.
  created $dff cell `$procdff$6746' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.\ap_sync_reg_channel_write_input_indices_0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:820$6'.
  created $dff cell `$procdff$6747' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2401$3808'.
Removing empty process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2401$3808'.
Removing empty process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2397$3807'.
Found and cleaned up 1 empty switch in `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2389$3806'.
Removing empty process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2389$3806'.
Found and cleaned up 1 empty switch in `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2376$3805'.
Removing empty process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2376$3805'.
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8989$3324'.
Removing empty process `FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8989$3324'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8900$3323'.
Removing empty process `td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8900$3323'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:9287$3803'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:9287$3803'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:9283$3802'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:9276$3801'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:9276$3801'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8795$3318'.
Removing empty process `td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8795$3318'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8773$3799'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8773$3799'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8769$3798'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8762$3797'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8762$3797'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8592$3283'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8592$3283'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8583$3281'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8547$3280'.
Removing empty process `FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8547$3280'.
Removing empty process `FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8484$3270'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8418$3256'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8418$3256'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8399$3255'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8399$3255'.
Found and cleaned up 1 empty switch in `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8096$3208'.
Removing empty process `FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8096$3208'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7932$3198'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7932$3198'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7922$3187'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7922$3187'.
Found and cleaned up 1 empty switch in `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8879$3795'.
Removing empty process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8879$3795'.
Removing empty process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8875$3794'.
Found and cleaned up 1 empty switch in `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8868$3793'.
Removing empty process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:8868$3793'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7622$3043'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7622$3043'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7612$3032'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7612$3032'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7684$3792'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7683$3791'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7682$3790'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7681$3789'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7680$3788'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7679$3787'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7678$3786'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7677$3785'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7676$3784'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7675$3783'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7674$3782'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7844$3771'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7844$3771'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7834$3763'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7834$3763'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7824$3755'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7824$3755'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7811$3748'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7811$3748'.
Found and cleaned up 1 empty switch in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7802$3746'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7802$3746'.
Found and cleaned up 1 empty switch in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7793$3744'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7793$3744'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7781$3740'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7781$3740'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7769$3736'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7769$3736'.
Found and cleaned up 1 empty switch in `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7402$2983'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7402$2983'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7392$2972'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7392$2972'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7447$3661'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7446$3660'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7445$3659'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7444$3658'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7443$3657'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7530$3646'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7530$3646'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7520$3638'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7520$3638'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7510$3630'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7510$3630'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7498$3626'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7498$3626'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7486$3622'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7486$3622'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7093$2834'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7093$2834'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7083$2823'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7083$2823'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7152$3616'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7151$3615'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7150$3614'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7149$3613'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7148$3612'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7147$3611'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7146$3610'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7145$3609'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7144$3608'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7143$3607'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7142$3606'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7318$3595'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7318$3595'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7308$3587'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7308$3587'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7298$3579'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7298$3579'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7285$3572'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7285$3572'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7272$3565'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7272$3565'.
Found and cleaned up 1 empty switch in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7263$3563'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7263$3563'.
Found and cleaned up 1 empty switch in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7254$3561'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7254$3561'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7242$3557'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7242$3557'.
Found and cleaned up 3 empty switches in `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7230$3553'.
Removing empty process `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7230$3553'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$2689'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6723$2634'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6680$2618'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6680$2618'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6672$2599'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6672$2599'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6664$2592'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6664$2592'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6656$2588'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6656$2588'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6648$2569'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6648$2569'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6640$2562'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6640$2562'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6632$2558'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6632$2558'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6624$2539'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6624$2539'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6616$2532'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6616$2532'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6608$2513'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6608$2513'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6600$2506'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6600$2506'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6592$2487'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6592$2487'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6584$2468'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6584$2468'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6576$2461'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6576$2461'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6568$2442'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6568$2442'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6560$2435'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6560$2435'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6552$2431'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6552$2431'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6544$2412'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6544$2412'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6538$2391'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6538$2391'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6532$2372'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6532$2372'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6525$2351'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6525$2351'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6519$2330'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6519$2330'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6512$2309'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6512$2309'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6500$2303'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6500$2303'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6488$2282'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6488$2282'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6480$2280'.
Removing empty process `td_fused_top_tdf8_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6480$2280'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$2279'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6094$2188'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6016$2134'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6016$2134'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6008$2110'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6008$2110'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6000$2094'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6000$2094'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5992$2078'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5992$2078'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5978$2070'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5978$2070'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5964$2062'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5964$2062'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5956$2050'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5956$2050'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5948$2038'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5948$2038'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5934$2030'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5934$2030'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5920$2022'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5920$2022'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5912$2020'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5912$2020'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5904$2012'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5904$2012'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5896$2004'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5896$2004'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5888$1996'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5888$1996'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5880$1988'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5880$1988'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5872$1980'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5872$1980'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5864$1974'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5864$1974'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5856$1970'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5856$1970'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5848$1968'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5848$1968'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5840$1966'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5840$1966'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5833$1960'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5833$1960'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5825$1952'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5825$1952'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5814$1950'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5814$1950'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5804$1946'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5804$1946'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5797$1942'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5797$1942'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5789$1936'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5789$1936'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5782$1930'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5782$1930'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5776$1922'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5776$1922'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5763$1916'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5763$1916'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5757$1910'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5757$1910'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5749$1896'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5749$1896'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5741$1882'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5741$1882'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5733$1868'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5733$1868'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5725$1854'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5725$1854'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5717$1840'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5717$1840'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5705$1829'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5705$1829'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5691$1822'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5691$1822'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5679$1809'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5679$1809'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5667$1805'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5667$1805'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5659$1803'.
Removing empty process `td_fused_top_tdf8_readInputs57.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5659$1803'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$1802'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5317$1773'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5256$1721'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5256$1721'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5248$1715'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5248$1715'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5240$1711'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5240$1711'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5232$1702'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5232$1702'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5224$1695'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5224$1695'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5216$1677'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5216$1677'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5208$1675'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5208$1675'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5200$1669'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5200$1669'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5192$1661'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5192$1661'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5184$1651'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5184$1651'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5176$1647'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5176$1647'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5168$1645'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5168$1645'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5160$1639'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5160$1639'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5152$1635'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5152$1635'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5146$1633'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5146$1633'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5140$1625'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5140$1625'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5134$1617'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5134$1617'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5128$1611'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5128$1611'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5121$1607'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5121$1607'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5112$1605'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5112$1605'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5106$1599'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5106$1599'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5098$1583'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5098$1583'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5090$1569'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5090$1569'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5082$1553'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5082$1553'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5074$1537'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5074$1537'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5066$1521'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5066$1521'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5054$1510'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5054$1510'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5044$1507'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5044$1507'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5030$1503'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5030$1503'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5020$1500'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5020$1500'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5008$1489'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5008$1489'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4996$1485'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4996$1485'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4988$1483'.
Removing empty process `td_fused_top_tdf8_readFilters56.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4988$1483'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$1482'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4745$1448'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4690$1401'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4690$1401'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4682$1395'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4682$1395'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4674$1389'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4674$1389'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4666$1385'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4666$1385'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4658$1379'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4658$1379'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4650$1377'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4650$1377'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4642$1369'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4642$1369'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4634$1363'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4634$1363'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4626$1347'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4626$1347'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4618$1343'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4618$1343'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4610$1341'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4610$1341'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4602$1335'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4602$1335'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4594$1331'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4594$1331'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4588$1325'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4588$1325'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4582$1317'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4582$1317'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4576$1309'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4576$1309'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4570$1305'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4570$1305'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4563$1301'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4563$1301'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4543$1299'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4543$1299'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4535$1295'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4535$1295'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4525$1289'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4525$1289'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4517$1275'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4517$1275'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4509$1261'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4509$1261'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4501$1247'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4501$1247'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4493$1235'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4493$1235'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4485$1221'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4485$1221'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4473$1212'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4473$1212'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4463$1209'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4463$1209'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4453$1206'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4453$1206'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4443$1203'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4443$1203'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4433$1200'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4433$1200'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4419$1196'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4419$1196'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4409$1193'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4409$1193'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4397$1184'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4397$1184'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4385$1180'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4385$1180'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4377$1178'.
Removing empty process `td_fused_top_tdf8_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4377$1178'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$1177'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4117$1147'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4093$1143'.
Found and cleaned up 9 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3981$1093'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3981$1093'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3967$1072'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3967$1072'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3953$1051'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3953$1051'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3939$1030'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3939$1030'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3925$1009'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3925$1009'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3917$1007'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3917$1007'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3909$999'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3909$999'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3891$991'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3891$991'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3883$985'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3883$985'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3875$981'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3875$981'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3867$979'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3867$979'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3859$977'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3859$977'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3851$973'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3851$973'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3843$969'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3843$969'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3835$967'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3835$967'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3827$965'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3827$965'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3819$941'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3819$941'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3811$917'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3811$917'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3793$903'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3793$903'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3775$889'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3775$889'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3768$881'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3768$881'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3761$873'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3761$873'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3754$865'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3754$865'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3747$857'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3747$857'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3739$853'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3739$853'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3732$845'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3732$845'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3725$837'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3725$837'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3717$829'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3717$829'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3710$821'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3710$821'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3702$807'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3702$807'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3694$802'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3694$802'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3682$785'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3682$785'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3672$780'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3672$780'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3660$767'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3660$767'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3648$763'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3648$763'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3640$761'.
Removing empty process `td_fused_top_tdf8_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3640$761'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$760'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3418$754'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3369$743'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3369$743'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3361$739'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3361$739'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3353$735'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3353$735'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3345$731'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3345$731'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3337$729'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3337$729'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3329$725'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3329$725'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3321$721'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3321$721'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3315$719'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3315$719'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3307$711'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3307$711'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3299$703'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3299$703'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3287$697'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3287$697'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3279$695'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3279$695'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3269$690'.
Removing empty process `td_fused_top_tdf8_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3269$690'.
Removing empty process `td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$689'.
Removing empty process `td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3181$685'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3168$684'.
Removing empty process `td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3168$684'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3160$677'.
Removing empty process `td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3160$677'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3152$670'.
Removing empty process `td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3152$670'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3144$666'.
Removing empty process `td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3144$666'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3136$659'.
Removing empty process `td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3136$659'.
Found and cleaned up 2 empty switches in `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3126$651'.
Removing empty process `td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3126$651'.
Found and cleaned up 3 empty switches in `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3114$642'.
Removing empty process `td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3114$642'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3106$640'.
Removing empty process `td_fused_top_Block_entry_proc_proc424.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3106$640'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$639'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3041$631'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2958$622'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2958$622'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2950$613'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2950$613'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2942$606'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2942$606'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2934$604'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2934$604'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2926$600'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2926$600'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2918$598'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2918$598'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2910$583'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2910$583'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2903$581'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2903$581'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2897$579'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2897$579'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2891$577'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2891$577'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2879$573'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2879$573'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2871$571'.
Removing empty process `td_fused_top_tdf8_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2871$571'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$570'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2665$555'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2665$555'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2657$549'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2657$549'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2649$543'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2649$543'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2641$539'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2641$539'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2633$535'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2633$535'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2625$531'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2625$531'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2617$527'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2617$527'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2609$525'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2609$525'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2601$521'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2601$521'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2593$517'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2593$517'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2585$511'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2585$511'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2579$505'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2579$505'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2573$499'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2573$499'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2567$493'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2567$493'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2561$487'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2561$487'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2555$485'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2555$485'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2549$479'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2549$479'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2543$477'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2543$477'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2535$468'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2535$468'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2527$466'.
Removing empty process `td_fused_top_tdf8_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2527$466'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6845$3489'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6844$3488'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6843$3487'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6842$3486'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6841$3485'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6840$3484'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6839$3483'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6838$3482'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6837$3481'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6836$3480'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6835$3479'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7005$3468'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7005$3468'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6995$3460'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6995$3460'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6985$3452'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6985$3452'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6972$3445'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6972$3445'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6963$3443'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6963$3443'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6954$3441'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6954$3441'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6942$3437'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6942$3437'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6930$3433'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6930$3433'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$459'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2286$452'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2282$444'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2278$440'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2236$406'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2236$406'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2228$395'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2228$395'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2220$393'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2220$393'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2212$382'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2212$382'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2204$380'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2204$380'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2196$369'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2196$369'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2188$367'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2188$367'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2180$356'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2180$356'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2172$354'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2172$354'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2164$336'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2164$336'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2156$332'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2156$332'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2148$328'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2148$328'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2140$324'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2140$324'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2132$322'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2132$322'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2126$311'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2126$311'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2114$307'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2114$307'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2102$301'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2102$301'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2094$299'.
Removing empty process `td_fused_top_tdf8_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2094$299'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w8_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1946$298'.
Removing empty process `td_fused_top_fifo_w8_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1946$298'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w8_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1935$297'.
Removing empty process `td_fused_top_fifo_w8_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1935$297'.
Removing empty process `td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1868$296'.
Removing empty process `td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1867$295'.
Removing empty process `td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1866$294'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1875$266'.
Removing empty process `td_fused_top_fifo_w8_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1875$266'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1821$265'.
Removing empty process `td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1821$265'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1805$264'.
Removing empty process `td_fused_top_fifo_w8_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1805$264'.
Removing empty process `td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1738$263'.
Removing empty process `td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1737$262'.
Removing empty process `td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1736$261'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1745$233'.
Removing empty process `td_fused_top_fifo_w8_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1745$233'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1690$232'.
Removing empty process `td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1690$232'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1673$231'.
Removing empty process `td_fused_top_fifo_w4_d8_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1673$231'.
Removing empty process `td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1606$230'.
Removing empty process `td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1605$229'.
Removing empty process `td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1604$228'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1613$200'.
Removing empty process `td_fused_top_fifo_w4_d8_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1613$200'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1558$199'.
Removing empty process `td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1558$199'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1541$198'.
Removing empty process `td_fused_top_fifo_w8_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1541$198'.
Removing empty process `td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1474$197'.
Removing empty process `td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1473$196'.
Removing empty process `td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1472$195'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1481$167'.
Removing empty process `td_fused_top_fifo_w8_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1481$167'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1426$166'.
Removing empty process `td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1426$166'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1409$165'.
Removing empty process `td_fused_top_fifo_w1_d8_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1409$165'.
Removing empty process `td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1342$164'.
Removing empty process `td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1341$163'.
Removing empty process `td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1340$162'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1349$134'.
Removing empty process `td_fused_top_fifo_w1_d8_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1349$134'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x5_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1300$133'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x5_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1300$133'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x5_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1289$132'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x5_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1289$132'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1222$131'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1221$130'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1220$129'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1229$101'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1229$101'.
Found and cleaned up 1 empty switch in `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1180$100'.
Removing empty process `td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1180$100'.
Found and cleaned up 1 empty switch in `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1169$99'.
Removing empty process `td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1169$99'.
Removing empty process `td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1102$98'.
Removing empty process `td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1101$97'.
Removing empty process `td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1100$96'.
Found and cleaned up 5 empty switches in `\td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1109$68'.
Removing empty process `td_fused_top_start_for_tdf8_readFilters56_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:1109$68'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:0$67'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:856$18'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:856$18'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:844$14'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:844$14'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:832$10'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:832$10'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:820$6'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37454.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:820$6'.
Cleaned up 541 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
<suppressed ~17 debug messages>
Optimizing module FPAddSub_AlignShift2.
<suppressed ~16 debug messages>
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
<suppressed ~8 debug messages>
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
<suppressed ~1 debug messages>
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore.
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
<suppressed ~43 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore.
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
<suppressed ~9 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore.
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
<suppressed ~40 debug messages>
Optimizing module td_fused_top_tdf8_get_next_ijk.
<suppressed ~181 debug messages>
Optimizing module td_fused_top_tdf8_readInputs57.
<suppressed ~317 debug messages>
Optimizing module td_fused_top_tdf8_readFilters56.
<suppressed ~212 debug messages>
Optimizing module td_fused_top_tdf8_dot_product.
<suppressed ~227 debug messages>
Optimizing module td_fused_top_tdf8_accum_1.
<suppressed ~326 debug messages>
Optimizing module td_fused_top_tdf8_accum_2.
<suppressed ~35 debug messages>
Optimizing module td_fused_top_Block_entry_proc_proc424.
<suppressed ~23 debug messages>
Optimizing module td_fused_top_tdf8_adjust.
<suppressed ~33 debug messages>
Optimizing module td_fused_top_tdf8_writeOutputs_unaligned.
<suppressed ~42 debug messages>
Optimizing module td_fused_top_ap_hcmp_0_no_dsp_16.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
<suppressed ~43 debug messages>
Optimizing module td_fused_top_tdf8_poolOutputs.
<suppressed ~78 debug messages>
Optimizing module td_fused_top_fifo_w8_d2_S_x_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w8_d2_S_x.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_fifo_w8_d7_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w8_d7_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w4_d8_S_x_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w4_d8_S_x.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w8_d8_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w8_d8_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w1_d8_S_x0_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w1_d8_S_x0.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x5_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x5.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_start_for_tdf8_readFilters56_U0.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454.
<suppressed ~21 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore.
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore.
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore.
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
Optimizing module td_fused_top_tdf8_get_next_ijk.
Optimizing module td_fused_top_tdf8_readInputs57.
Optimizing module td_fused_top_tdf8_readFilters56.
Optimizing module td_fused_top_tdf8_dot_product.
Optimizing module td_fused_top_tdf8_accum_1.
Optimizing module td_fused_top_tdf8_accum_2.
Optimizing module td_fused_top_Block_entry_proc_proc424.
Optimizing module td_fused_top_tdf8_adjust.
Optimizing module td_fused_top_tdf8_writeOutputs_unaligned.
Optimizing module td_fused_top_ap_hcmp_0_no_dsp_16.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
Optimizing module td_fused_top_tdf8_poolOutputs.
Optimizing module td_fused_top_fifo_w8_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w8_d2_S_x.
Optimizing module td_fused_top_fifo_w8_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S.
Optimizing module td_fused_top_fifo_w4_d8_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w4_d8_S_x.
Optimizing module td_fused_top_fifo_w8_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w8_d8_S.
Optimizing module td_fused_top_fifo_w1_d8_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w1_d8_S_x0.
Optimizing module td_fused_top_fifo_w16_d2_S_x5_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x5.
Optimizing module td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.
Optimizing module td_fused_top_start_for_tdf8_readFilters56_U0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
<suppressed ~12 debug messages>
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_ExecutionModule'.
<suppressed ~6 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
<suppressed ~72 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore'.
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec'.
<suppressed ~93 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore'.
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0'.
<suppressed ~21 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore'.
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0'.
<suppressed ~72 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_get_next_ijk'.
<suppressed ~732 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_readInputs57'.
<suppressed ~273 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_readFilters56'.
<suppressed ~264 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_dot_product'.
<suppressed ~201 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_accum_1'.
<suppressed ~216 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_accum_2'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc424'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_adjust'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_writeOutputs_unaligned'.
<suppressed ~33 debug messages>
Finding identical cells in module `\td_fused_top_ap_hcmp_0_no_dsp_16'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0'.
<suppressed ~93 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_poolOutputs'.
<suppressed ~255 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w8_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d2_S_x'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_x'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w8_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d8_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_x0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x5_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x5'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf8_readFilters56_U0'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454'.
<suppressed ~6 debug messages>
Removed a total of 950 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:9074$3326: \PreShiftM -> { 1'0 \PreShiftM [9:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:9074$3326: { 1'0 \PreShiftM [10:1] } -> { 2'01 \PreShiftM [9:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4095.
    dead port 2/2 on $mux $procmux$4089.
    dead port 2/2 on $mux $procmux$4083.
    dead port 2/2 on $mux $procmux$4068.
    dead port 2/2 on $mux $procmux$4062.
    dead port 2/2 on $mux $procmux$4056.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4161.
    dead port 2/2 on $mux $procmux$4155.
    dead port 2/2 on $mux $procmux$4149.
    dead port 2/2 on $mux $procmux$4131.
    dead port 2/2 on $mux $procmux$4125.
    dead port 2/2 on $mux $procmux$4119.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4253.
    dead port 2/2 on $mux $procmux$4247.
    dead port 2/2 on $mux $procmux$4241.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4350.
    dead port 2/2 on $mux $procmux$4344.
    dead port 2/2 on $mux $procmux$4338.
    dead port 2/2 on $mux $procmux$4323.
    dead port 2/2 on $mux $procmux$4317.
    dead port 2/2 on $mux $procmux$4311.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$4469.
    dead port 2/2 on $mux $procmux$4469.
    dead port 1/2 on $mux $procmux$4484.
    dead port 2/2 on $mux $procmux$4484.
    dead port 1/2 on $mux $procmux$4454.
    dead port 2/2 on $mux $procmux$4454.
    dead port 1/2 on $mux $procmux$4445.
    dead port 2/2 on $mux $procmux$4445.
    dead port 1/2 on $mux $procmux$4478.
    dead port 2/2 on $mux $procmux$4478.
    dead port 1/2 on $mux $procmux$4463.
    dead port 2/2 on $mux $procmux$4463.
Running muxtree optimizer on module \td_fused_top_tdf8_readInputs57..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4623.
    dead port 2/2 on $mux $procmux$4629.
    dead port 2/2 on $mux $procmux$4647.
    dead port 2/2 on $mux $procmux$4605.
    dead port 2/2 on $mux $procmux$4641.
    dead port 1/2 on $mux $procmux$4621.
    dead port 1/2 on $mux $procmux$4639.
    dead port 2/2 on $mux $procmux$4599.
    dead port 1/2 on $mux $procmux$4597.
    dead port 2/2 on $mux $procmux$4533.
    dead port 2/2 on $mux $procmux$4587.
    dead port 2/2 on $mux $procmux$4581.
    dead port 1/2 on $mux $procmux$4531.
    dead port 2/2 on $mux $procmux$4540.
    dead port 2/2 on $mux $procmux$4548.
    dead port 2/2 on $mux $procmux$4557.
    dead port 1/2 on $mux $procmux$4579.
Running muxtree optimizer on module \td_fused_top_tdf8_readFilters56..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$4848.
    dead port 2/2 on $mux $procmux$4848.
    dead port 1/2 on $mux $procmux$4924.
    dead port 2/2 on $mux $procmux$4924.
    dead port 1/2 on $mux $procmux$4814.
    dead port 2/2 on $mux $procmux$4816.
    dead port 2/2 on $mux $procmux$4823.
    dead port 2/2 on $mux $procmux$4831.
Running muxtree optimizer on module \td_fused_top_tdf8_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4977.
    dead port 1/2 on $mux $procmux$4975.
    dead port 2/2 on $mux $procmux$4992.
    dead port 1/2 on $mux $procmux$5118.
    dead port 2/2 on $mux $procmux$5118.
    dead port 2/2 on $mux $procmux$4984.
Running muxtree optimizer on module \td_fused_top_tdf8_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$5377.
    dead port 1/2 on $mux $procmux$5383.
    dead port 1/2 on $mux $procmux$5386.
    dead port 1/2 on $mux $procmux$5483.
    dead port 1/2 on $mux $procmux$5371.
    dead port 1/2 on $mux $procmux$5486.
    dead port 1/2 on $mux $procmux$5489.
    dead port 2/2 on $mux $procmux$5491.
    dead port 1/2 on $mux $procmux$5498.
    dead port 1/2 on $mux $procmux$5501.
    dead port 2/2 on $mux $procmux$5503.
    dead port 2/2 on $mux $procmux$5183.
    dead port 1/2 on $mux $procmux$5510.
    dead port 1/2 on $mux $procmux$5374.
    dead port 2/2 on $mux $procmux$5512.
    dead port 1/2 on $mux $procmux$5423.
    dead port 2/2 on $mux $procmux$5518.
    dead port 1/2 on $mux $procmux$5426.
    dead port 1/2 on $mux $procmux$5392.
    dead port 1/2 on $mux $procmux$5528.
    dead port 1/2 on $mux $procmux$5531.
    dead port 1/2 on $mux $procmux$5534.
    dead port 2/2 on $mux $procmux$5536.
    dead port 2/2 on $mux $procmux$5192.
    dead port 1/2 on $mux $procmux$5543.
    dead port 2/2 on $mux $procmux$5200.
    dead port 2/2 on $mux $procmux$5203.
    dead port 1/2 on $mux $procmux$5546.
    dead port 2/2 on $mux $procmux$5548.
    dead port 2/2 on $mux $procmux$5205.
    dead port 1/2 on $mux $procmux$5555.
    dead port 2/2 on $mux $procmux$5557.
    dead port 2/2 on $mux $procmux$5443.
    dead port 2/2 on $mux $procmux$5215.
    dead port 2/2 on $mux $procmux$5224.
    dead port 2/2 on $mux $procmux$5563.
    dead port 2/2 on $mux $procmux$5227.
    dead port 2/2 on $mux $procmux$5229.
    dead port 2/2 on $mux $procmux$5437.
    dead port 2/2 on $mux $procmux$5240.
    dead port 2/2 on $mux $procmux$5252.
    dead port 2/2 on $mux $procmux$5265.
    dead port 2/2 on $mux $procmux$5428.
    dead port 1/2 on $mux $procmux$5408.
    dead port 1/2 on $mux $procmux$5281.
    dead port 1/2 on $mux $procmux$5284.
    dead port 1/2 on $mux $procmux$5287.
    dead port 1/2 on $mux $procmux$5293.
    dead port 1/2 on $mux $procmux$5296.
    dead port 1/2 on $mux $procmux$5302.
    dead port 1/2 on $mux $procmux$5311.
    dead port 1/2 on $mux $procmux$5314.
    dead port 1/2 on $mux $procmux$5411.
    dead port 1/2 on $mux $procmux$5317.
    dead port 1/2 on $mux $procmux$5323.
    dead port 1/2 on $mux $procmux$5326.
    dead port 1/2 on $mux $procmux$5332.
    dead port 1/2 on $mux $procmux$5414.
    dead port 2/2 on $mux $procmux$5416.
    dead port 1/2 on $mux $procmux$5435.
    dead port 1/2 on $mux $procmux$5341.
    dead port 1/2 on $mux $procmux$5344.
    dead port 1/2 on $mux $procmux$5347.
    dead port 1/2 on $mux $procmux$5353.
    dead port 1/2 on $mux $procmux$5356.
    dead port 1/2 on $mux $procmux$5362.
Running muxtree optimizer on module \td_fused_top_tdf8_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5671.
    dead port 2/2 on $mux $procmux$5659.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc424..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3045$638: \grp_fu_77_p2 -> { 1'0 \grp_fu_77_p2 [14:0] }
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$5804.
    dead port 2/2 on $mux $procmux$5804.
    dead port 2/2 on $mux $procmux$5779.
Running muxtree optimizer on module \td_fused_top_tdf8_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5842.
Running muxtree optimizer on module \td_fused_top_ap_hcmp_0_no_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_poolOutputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5983.
    dead port 1/2 on $mux $procmux$5973.
    dead port 1/2 on $mux $procmux$6022.
    dead port 2/2 on $mux $procmux$6022.
    dead port 1/2 on $mux $procmux$6010.
    dead port 2/2 on $mux $procmux$6010.
    dead port 2/2 on $mux $procmux$5992.
    dead port 2/2 on $mux $procmux$5964.
    dead port 2/2 on $mux $procmux$5975.
    dead port 1/2 on $mux $procmux$6004.
    dead port 2/2 on $mux $procmux$6004.
    dead port 1/2 on $mux $procmux$6016.
    dead port 2/2 on $mux $procmux$6016.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x5_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf8_readFilters56_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 149 multiplexer ports.
<suppressed ~579 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
    New ctrl vector for $pmux cell $procmux$3880: { $procmux$3924_CMP $procmux$3923_CMP $auto$opt_reduce.cc:134:opt_mux$6802 }
    New ctrl vector for $pmux cell $procmux$3895: { $procmux$3924_CMP $procmux$3923_CMP $auto$opt_reduce.cc:134:opt_mux$6804 }
    New ctrl vector for $pmux cell $procmux$3875: { $procmux$3924_CMP $auto$opt_reduce.cc:134:opt_mux$6806 }
    New ctrl vector for $pmux cell $procmux$3915: { $procmux$3924_CMP $auto$opt_reduce.cc:134:opt_mux$6808 }
    New ctrl vector for $pmux cell $procmux$3890: { $procmux$3924_CMP $procmux$3923_CMP $auto$opt_reduce.cc:134:opt_mux$6810 }
    New ctrl vector for $pmux cell $procmux$3870: { $procmux$3924_CMP $auto$opt_reduce.cc:134:opt_mux$6812 }
    New ctrl vector for $pmux cell $procmux$3885: { $procmux$3924_CMP $procmux$3923_CMP $auto$opt_reduce.cc:134:opt_mux$6814 }
    New ctrl vector for $pmux cell $procmux$3920: { }
    New ctrl vector for $pmux cell $procmux$3865: { $procmux$3924_CMP $auto$opt_reduce.cc:134:opt_mux$6816 }
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
    New ctrl vector for $pmux cell $procmux$3980: { }
    New ctrl vector for $pmux cell $procmux$3930: { $procmux$3984_CMP $procmux$3983_CMP $auto$opt_reduce.cc:134:opt_mux$6818 }
    New ctrl vector for $pmux cell $procmux$3925: { $procmux$3984_CMP $auto$opt_reduce.cc:134:opt_mux$6820 }
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
    New ctrl vector for $pmux cell $procmux$4015: { $procmux$4024_CMP $procmux$4022_CMP $auto$opt_reduce.cc:134:opt_mux$6822 }
    New ctrl vector for $pmux cell $procmux$4020: { $procmux$4024_CMP $auto$opt_reduce.cc:134:opt_mux$6824 $procmux$4021_CMP }
    New ctrl vector for $pmux cell $procmux$4005: { $procmux$4024_CMP $procmux$4023_CMP $auto$opt_reduce.cc:134:opt_mux$6826 }
    New ctrl vector for $pmux cell $procmux$4000: { $procmux$4004_CMP $auto$opt_reduce.cc:134:opt_mux$6828 $procmux$4001_CMP }
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4081:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4081_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4081_Y [0]
      New connections: $procmux$4081_Y [15:1] = { $procmux$4081_Y [0] $procmux$4081_Y [0] $procmux$4081_Y [0] $procmux$4081_Y [0] $procmux$4081_Y [0] $procmux$4081_Y [0] $procmux$4081_Y [0] $procmux$4081_Y [0] $procmux$4081_Y [0] $procmux$4081_Y [0] $procmux$4081_Y [0] $procmux$4081_Y [0] $procmux$4081_Y [0] $procmux$4081_Y [0] $procmux$4081_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4054:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4054_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4054_Y [0]
      New connections: $procmux$4054_Y [15:1] = { $procmux$4054_Y [0] $procmux$4054_Y [0] $procmux$4054_Y [0] $procmux$4054_Y [0] $procmux$4054_Y [0] $procmux$4054_Y [0] $procmux$4054_Y [0] $procmux$4054_Y [0] $procmux$4054_Y [0] $procmux$4054_Y [0] $procmux$4054_Y [0] $procmux$4054_Y [0] $procmux$4054_Y [0] $procmux$4054_Y [0] $procmux$4054_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4098:
      Old ports: A=16'0000000000000000, B=$procmux$4081_Y, Y=$procmux$4098_Y
      New ports: A=1'0, B=$procmux$4081_Y [0], Y=$procmux$4098_Y [0]
      New connections: $procmux$4098_Y [15:1] = { $procmux$4098_Y [0] $procmux$4098_Y [0] $procmux$4098_Y [0] $procmux$4098_Y [0] $procmux$4098_Y [0] $procmux$4098_Y [0] $procmux$4098_Y [0] $procmux$4098_Y [0] $procmux$4098_Y [0] $procmux$4098_Y [0] $procmux$4098_Y [0] $procmux$4098_Y [0] $procmux$4098_Y [0] $procmux$4098_Y [0] $procmux$4098_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4071:
      Old ports: A=16'0000000000000000, B=$procmux$4054_Y, Y=$procmux$4071_Y
      New ports: A=1'0, B=$procmux$4054_Y [0], Y=$procmux$4071_Y [0]
      New connections: $procmux$4071_Y [15:1] = { $procmux$4071_Y [0] $procmux$4071_Y [0] $procmux$4071_Y [0] $procmux$4071_Y [0] $procmux$4071_Y [0] $procmux$4071_Y [0] $procmux$4071_Y [0] $procmux$4071_Y [0] $procmux$4071_Y [0] $procmux$4071_Y [0] $procmux$4071_Y [0] $procmux$4071_Y [0] $procmux$4071_Y [0] $procmux$4071_Y [0] $procmux$4071_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4147:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4147_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4147_Y [0]
      New connections: $procmux$4147_Y [15:1] = { $procmux$4147_Y [0] $procmux$4147_Y [0] $procmux$4147_Y [0] $procmux$4147_Y [0] $procmux$4147_Y [0] $procmux$4147_Y [0] $procmux$4147_Y [0] $procmux$4147_Y [0] $procmux$4147_Y [0] $procmux$4147_Y [0] $procmux$4147_Y [0] $procmux$4147_Y [0] $procmux$4147_Y [0] $procmux$4147_Y [0] $procmux$4147_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4117:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4117_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4117_Y [0]
      New connections: $procmux$4117_Y [15:1] = { $procmux$4117_Y [0] $procmux$4117_Y [0] $procmux$4117_Y [0] $procmux$4117_Y [0] $procmux$4117_Y [0] $procmux$4117_Y [0] $procmux$4117_Y [0] $procmux$4117_Y [0] $procmux$4117_Y [0] $procmux$4117_Y [0] $procmux$4117_Y [0] $procmux$4117_Y [0] $procmux$4117_Y [0] $procmux$4117_Y [0] $procmux$4117_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4164:
      Old ports: A=16'0000000000000000, B=$procmux$4147_Y, Y=$procmux$4164_Y
      New ports: A=1'0, B=$procmux$4147_Y [0], Y=$procmux$4164_Y [0]
      New connections: $procmux$4164_Y [15:1] = { $procmux$4164_Y [0] $procmux$4164_Y [0] $procmux$4164_Y [0] $procmux$4164_Y [0] $procmux$4164_Y [0] $procmux$4164_Y [0] $procmux$4164_Y [0] $procmux$4164_Y [0] $procmux$4164_Y [0] $procmux$4164_Y [0] $procmux$4164_Y [0] $procmux$4164_Y [0] $procmux$4164_Y [0] $procmux$4164_Y [0] $procmux$4164_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4134:
      Old ports: A=16'0000000000000000, B=$procmux$4117_Y, Y=$procmux$4134_Y
      New ports: A=1'0, B=$procmux$4117_Y [0], Y=$procmux$4134_Y [0]
      New connections: $procmux$4134_Y [15:1] = { $procmux$4134_Y [0] $procmux$4134_Y [0] $procmux$4134_Y [0] $procmux$4134_Y [0] $procmux$4134_Y [0] $procmux$4134_Y [0] $procmux$4134_Y [0] $procmux$4134_Y [0] $procmux$4134_Y [0] $procmux$4134_Y [0] $procmux$4134_Y [0] $procmux$4134_Y [0] $procmux$4134_Y [0] $procmux$4134_Y [0] $procmux$4134_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore.
  Optimizing cells in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4239:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4239_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4239_Y [0]
      New connections: $procmux$4239_Y [15:1] = { $procmux$4239_Y [0] $procmux$4239_Y [0] $procmux$4239_Y [0] $procmux$4239_Y [0] $procmux$4239_Y [0] $procmux$4239_Y [0] $procmux$4239_Y [0] $procmux$4239_Y [0] $procmux$4239_Y [0] $procmux$4239_Y [0] $procmux$4239_Y [0] $procmux$4239_Y [0] $procmux$4239_Y [0] $procmux$4239_Y [0] $procmux$4239_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4256:
      Old ports: A=16'0000000000000000, B=$procmux$4239_Y, Y=$procmux$4256_Y
      New ports: A=1'0, B=$procmux$4239_Y [0], Y=$procmux$4256_Y [0]
      New connections: $procmux$4256_Y [15:1] = { $procmux$4256_Y [0] $procmux$4256_Y [0] $procmux$4256_Y [0] $procmux$4256_Y [0] $procmux$4256_Y [0] $procmux$4256_Y [0] $procmux$4256_Y [0] $procmux$4256_Y [0] $procmux$4256_Y [0] $procmux$4256_Y [0] $procmux$4256_Y [0] $procmux$4256_Y [0] $procmux$4256_Y [0] $procmux$4256_Y [0] $procmux$4256_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore.
  Optimizing cells in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4336:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4336_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4336_Y [0]
      New connections: $procmux$4336_Y [15:1] = { $procmux$4336_Y [0] $procmux$4336_Y [0] $procmux$4336_Y [0] $procmux$4336_Y [0] $procmux$4336_Y [0] $procmux$4336_Y [0] $procmux$4336_Y [0] $procmux$4336_Y [0] $procmux$4336_Y [0] $procmux$4336_Y [0] $procmux$4336_Y [0] $procmux$4336_Y [0] $procmux$4336_Y [0] $procmux$4336_Y [0] $procmux$4336_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4309:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4309_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4309_Y [0]
      New connections: $procmux$4309_Y [15:1] = { $procmux$4309_Y [0] $procmux$4309_Y [0] $procmux$4309_Y [0] $procmux$4309_Y [0] $procmux$4309_Y [0] $procmux$4309_Y [0] $procmux$4309_Y [0] $procmux$4309_Y [0] $procmux$4309_Y [0] $procmux$4309_Y [0] $procmux$4309_Y [0] $procmux$4309_Y [0] $procmux$4309_Y [0] $procmux$4309_Y [0] $procmux$4309_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4353:
      Old ports: A=16'0000000000000000, B=$procmux$4336_Y, Y=$procmux$4353_Y
      New ports: A=1'0, B=$procmux$4336_Y [0], Y=$procmux$4353_Y [0]
      New connections: $procmux$4353_Y [15:1] = { $procmux$4353_Y [0] $procmux$4353_Y [0] $procmux$4353_Y [0] $procmux$4353_Y [0] $procmux$4353_Y [0] $procmux$4353_Y [0] $procmux$4353_Y [0] $procmux$4353_Y [0] $procmux$4353_Y [0] $procmux$4353_Y [0] $procmux$4353_Y [0] $procmux$4353_Y [0] $procmux$4353_Y [0] $procmux$4353_Y [0] $procmux$4353_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4326:
      Old ports: A=16'0000000000000000, B=$procmux$4309_Y, Y=$procmux$4326_Y
      New ports: A=1'0, B=$procmux$4309_Y [0], Y=$procmux$4326_Y [0]
      New connections: $procmux$4326_Y [15:1] = { $procmux$4326_Y [0] $procmux$4326_Y [0] $procmux$4326_Y [0] $procmux$4326_Y [0] $procmux$4326_Y [0] $procmux$4326_Y [0] $procmux$4326_Y [0] $procmux$4326_Y [0] $procmux$4326_Y [0] $procmux$4326_Y [0] $procmux$4326_Y [0] $procmux$4326_Y [0] $procmux$4326_Y [0] $procmux$4326_Y [0] $procmux$4326_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore.
  Optimizing cells in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
  Optimizing cells in module \td_fused_top_tdf8_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf8_readInputs57.
  Optimizing cells in module \td_fused_top_tdf8_readFilters56.
  Optimizing cells in module \td_fused_top_tdf8_dot_product.
  Optimizing cells in module \td_fused_top_tdf8_accum_1.
  Optimizing cells in module \td_fused_top_tdf8_accum_2.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc424.
  Optimizing cells in module \td_fused_top_tdf8_adjust.
  Optimizing cells in module \td_fused_top_tdf8_writeOutputs_unaligned.
  Optimizing cells in module \td_fused_top_ap_hcmp_0_no_dsp_16.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
  Optimizing cells in module \td_fused_top_tdf8_poolOutputs.
  Optimizing cells in module \td_fused_top_fifo_w8_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S_x.
  Optimizing cells in module \td_fused_top_fifo_w8_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x5_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x5.
  Optimizing cells in module \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf8_readFilters56_U0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454.
Performed a total of 30 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~18 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore'.
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore'.
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore'.
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_get_next_ijk'.
<suppressed ~21 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_readInputs57'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_readFilters56'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_dot_product'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_accum_1'.
<suppressed ~12 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_accum_2'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc424'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_adjust'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_writeOutputs_unaligned'.
Finding identical cells in module `\td_fused_top_ap_hcmp_0_no_dsp_16'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_poolOutputs'.
<suppressed ~12 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w8_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d2_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w8_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_x0'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x5_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x5'.
Finding identical cells in module `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf8_readFilters56_U0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454'.
Removed a total of 41 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$6428 ($dff) from module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1 (D = \opcode, Q = \opcode_buf1).
Adding EN signal on $procdff$6426 ($dff) from module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$6427 ($dff) from module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$6429 ($dff) from module td_fused_top_ap_hmul_2_max_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$6430 ($dff) from module td_fused_top_ap_hmul_2_max_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$6431 ($dff) from module td_fused_top_ap_hmul_2_max_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$6435 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$6434 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$6436 ($dff) from module td_fused_top_ap_hadd_3_full_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$6437 ($dff) from module td_fused_top_ap_hadd_3_full_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$6438 ($dff) from module td_fused_top_ap_hadd_3_full_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$6442 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$6441 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$6446 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7927$3197_DATA, Q = \q0).
Adding EN signal on $procdff$6453 ($dff) from module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$6452 ($dff) from module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$6458 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7617$3042_DATA, Q = \q0).
Adding EN signal on $procdff$6454 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7627$3053_DATA, Q = \q1).
Adding SRST signal on $procdff$6468 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$6469 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = $procmux$4222_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6848 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = $procmux$4220_Y, Q = \tptr).
Adding SRST signal on $procdff$6470 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = $procmux$4230_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6850 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = $procmux$4228_Y, Q = \iptr).
Adding SRST signal on $procdff$6466 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = $procmux$4202_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6852 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = $procmux$4202_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$6467 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$6464 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = $procmux$4194_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6857 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = $procmux$4194_Y, Q = \count).
Adding SRST signal on $procdff$6465 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = $procmux$4208_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6861 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7816$3754_Y, Q = \reg_q0).
Adding SRST signal on $procdff$6463 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = $procmux$4186_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6863 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = $procmux$4186_Y, Q = \full_n).
Adding SRST signal on $procdff$6462 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = $procmux$4175_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6867 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec (D = 1'1, Q = \empty_n).
Adding EN signal on $procdff$6471 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7405$2984_DATA, Q = \q1).
Adding EN signal on $procdff$6472 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7397$2982_DATA, Q = \q0).
Adding SRST signal on $procdff$6480 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0 (D = $procmux$4302_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6873 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0 (D = $procmux$4300_Y, Q = \iptr).
Adding SRST signal on $procdff$6478 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0 (D = $procmux$4286_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6875 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0 (D = $procmux$4286_Y, Q = \count).
Adding SRST signal on $procdff$6479 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0 (D = $procmux$4294_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6879 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0 (D = $procmux$4292_Y, Q = \tptr).
Adding SRST signal on $procdff$6477 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0 (D = $procmux$4278_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6881 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0 (D = $procmux$4278_Y, Q = \full_n).
Adding SRST signal on $procdff$6476 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0 (D = $procmux$4267_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6885 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0 (D = 1'1, Q = \empty_n).
Adding EN signal on $procdff$6484 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7088$2833_DATA, Q = \q0).
Adding SRST signal on $procdff$6491 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4397_Y, Q = \reg_q1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6890 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7290$3578_Y, Q = \reg_q1).
Adding SRST signal on $procdff$6497 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4425_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6892 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4423_Y, Q = \tptr).
Adding SRST signal on $procdff$6498 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4433_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6894 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4431_Y, Q = \iptr).
Adding SRST signal on $procdff$6489 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4375_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6896 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4375_Y, Q = \full_n).
Adding SRST signal on $procdff$6490 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4383_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6900 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4383_Y, Q = \count).
Adding SRST signal on $procdff$6488 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4364_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6904 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$6496 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$6494 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4405_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6909 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4405_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$6495 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$6493 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4411_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6914 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:7277$3571_Y, Q = \reg_q0).
Adding SRST signal on $procdff$6492 ($dff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4391_Y, Q = \reg_valid1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6916 ($sdff) from module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 (D = $procmux$4391_Y, Q = \reg_valid1).
Adding SRST signal on $procdff$6506 ($dff) from module td_fused_top_tdf8_get_next_ijk (D = $procmux$4509_Y, Q = \start_once_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6920 ($sdff) from module td_fused_top_tdf8_get_next_ijk (D = $procmux$4509_Y, Q = \start_once_reg).
Adding EN signal on $procdff$6505 ($dff) from module td_fused_top_tdf8_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6775$2683_Y, Q = \i_out).
Adding SRST signal on $auto$ff.cc:262:slice$6924 ($dffe) from module td_fused_top_tdf8_get_next_ijk (D = \add_ln146_fu_264_p2, Q = \i_out, rval = 16'0000000000000000).
Adding EN signal on $procdff$6504 ($dff) from module td_fused_top_tdf8_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6777$2685_Y, Q = \i_8).
Adding SRST signal on $auto$ff.cc:262:slice$6926 ($dffe) from module td_fused_top_tdf8_get_next_ijk (D = \add_ln145_fu_258_p2, Q = \i_8, rval = 16'0000000000000000).
Adding EN signal on $procdff$6503 ($dff) from module td_fused_top_tdf8_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6773$2681_Y, Q = \i_p).
Adding SRST signal on $auto$ff.cc:262:slice$6928 ($dffe) from module td_fused_top_tdf8_get_next_ijk (D = \select_ln135_fu_328_p3, Q = \i_p, rval = 2'00).
Adding EN signal on $procdff$6502 ($dff) from module td_fused_top_tdf8_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6771$2679_Y, Q = \j_out).
Adding SRST signal on $auto$ff.cc:262:slice$6930 ($dffe) from module td_fused_top_tdf8_get_next_ijk (D = \add_ln141_fu_246_p2, Q = \j_out, rval = 16'0000000000000000).
Adding SRST signal on $procdff$6508 ($dff) from module td_fused_top_tdf8_get_next_ijk (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding EN signal on $procdff$6501 ($dff) from module td_fused_top_tdf8_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6767$2675_Y, Q = \j_8).
Adding SRST signal on $auto$ff.cc:262:slice$6933 ($dffe) from module td_fused_top_tdf8_get_next_ijk (D = \add_ln140_fu_240_p2, Q = \j_8, rval = 16'0000000000000000).
Adding EN signal on $procdff$6500 ($dff) from module td_fused_top_tdf8_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6765$2673_Y, Q = \j_p).
Adding SRST signal on $auto$ff.cc:262:slice$6935 ($dffe) from module td_fused_top_tdf8_get_next_ijk (D = \add_ln131_fu_204_p2, Q = \j_p, rval = 2'00).
Adding SRST signal on $procdff$6507 ($dff) from module td_fused_top_tdf8_get_next_ijk (D = $procmux$4514_Y, Q = \ap_done_reg, rval = 1'0).
Adding EN signal on $procdff$6499 ($dff) from module td_fused_top_tdf8_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6769$2677_Y, Q = \k_8).
Adding SRST signal on $auto$ff.cc:262:slice$6940 ($dffe) from module td_fused_top_tdf8_get_next_ijk (D = \select_ln138_fu_378_p3, Q = \k_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$6551 ($dff) from module td_fused_top_tdf8_readInputs57 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 4'0001).
Adding SRST signal on $procdff$6550 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $procmux$4797_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6549 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $procmux$4789_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6946 ($sdff) from module td_fused_top_tdf8_readInputs57 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$6548 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $procmux$4784_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6950 ($sdff) from module td_fused_top_tdf8_readInputs57 (D = $procmux$4782_Y, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$6547 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $procmux$4776_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6952 ($sdff) from module td_fused_top_tdf8_readInputs57 (D = $procmux$4776_Y, Q = \ap_enable_reg_pp0_iter2).
Adding EN signal on $procdff$6545 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $procmux$4766_Y, Q = \indvar_flatten47_reg_192).
Adding EN signal on $procdff$6544 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $procmux$4761_Y, Q = \indvar_flatten_reg_216).
Adding EN signal on $procdff$6543 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $procmux$4756_Y, Q = \jj_reg_227).
Adding EN signal on $procdff$6542 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $procmux$4751_Y, Q = \kk_0_i_reg_239).
Adding EN signal on $procdff$6541 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6050$2176_Y, Q = \add_ln19_1_reg_1033).
Adding EN signal on $procdff$6540 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6054$2178_Y, Q = \add_ln20_1_reg_1028).
Adding EN signal on $procdff$6539 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6174$2221_Y, Q = \or_ln23_5_reg_1021).
Adding EN signal on $procdff$6538 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6056$2179_Y, Q = \add_ln20_reg_1015).
Adding EN signal on $procdff$6537 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6170$2219_Y, Q = \or_ln23_3_reg_1008).
Adding EN signal on $procdff$6536 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6186$2227_Y, Q = \p_cast5_i_mid1_reg_1002).
Adding EN signal on $procdff$6535 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6218$2253_Y, Q = \select_ln19_reg_997).
Adding EN signal on $procdff$6534 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6140$2207_Y, Q = \icmp_ln20_reg_985).
Adding EN signal on $procdff$6533 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6052$2177_Y, Q = \add_ln19_reg_980).
Adding EN signal on $procdff$6532 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6064$2183_Y, Q = \add_ln25_reg_1082).
Adding EN signal on $procdff$6531 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6068$2185_Y, Q = \add_ln33_1_reg_1094).
Adding EN signal on $procdff$6530 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6070$2186_Y, Q = \add_ln33_reg_1087).
Adding EN signal on $procdff$6529 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6230$2265_Y [4:0], Q = \empty_63_reg_1065).
Adding EN signal on $procdff$6528 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6222$2257_Y, Q = \select_ln20_2_reg_1057).
Adding EN signal on $procdff$6527 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6230$2265_Y, Q = \select_ln20_reg_1045).
Adding SRST signal on $auto$ff.cc:262:slice$6982 ($dffe) from module td_fused_top_tdf8_readInputs57 (D = \ap_phi_mux_kk_0_i_phi_fu_243_p4 [5], Q = \select_ln20_reg_1045 [5], rval = 1'0).
Adding EN signal on $procdff$6526 ($dff) from module td_fused_top_tdf8_readInputs57 (D = \empty_63_reg_1065, Q = \empty_63_reg_1065_pp0_iter1_reg).
Adding EN signal on $procdff$6525 ($dff) from module td_fused_top_tdf8_readInputs57 (D = \select_ln20_2_reg_1057, Q = \select_ln20_2_reg_1057_pp0_iter1_reg).
Adding EN signal on $procdff$6524 ($dff) from module td_fused_top_tdf8_readInputs57 (D = \icmp_ln19_reg_976_pp0_iter1_reg, Q = \icmp_ln19_reg_976_pp0_iter2_reg).
Adding EN signal on $procdff$6523 ($dff) from module td_fused_top_tdf8_readInputs57 (D = \icmp_ln19_reg_976, Q = \icmp_ln19_reg_976_pp0_iter1_reg).
Adding EN signal on $procdff$6522 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6138$2205_Y, Q = \icmp_ln19_reg_976).
Adding EN signal on $procdff$6521 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6160$2216_Y, Q = \is_padding_reg_969).
Adding EN signal on $procdff$6520 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6184$2226_Y, Q = \p_cast5_i_reg_963).
Adding EN signal on $procdff$6519 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6196$2232_Y, Q = \p_mid137_reg_958).
Adding EN signal on $procdff$6518 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6168$2218_Y, Q = \or_ln23_1_reg_953).
Adding EN signal on $procdff$6517 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6188$2228_Y, Q = \p_cast_reg_947).
Adding EN signal on $procdff$6516 ($dff) from module td_fused_top_tdf8_readInputs57 (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6062$2182_Y }, Q = \sext_ln22_reg_941).
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$6995 ($dffe) from module td_fused_top_tdf8_readInputs57.
Adding EN signal on $procdff$6515 ($dff) from module td_fused_top_tdf8_readInputs57 (D = \j_13 [9:0], Q = \trunc_ln22_reg_935).
Adding EN signal on $procdff$6514 ($dff) from module td_fused_top_tdf8_readInputs57 (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6126$2199_Y }, Q = \p_cast_i_reg_929).
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$6998 ($dffe) from module td_fused_top_tdf8_readInputs57.
Adding EN signal on $procdff$6513 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6228$2263_Y, Q = \select_ln20_5_reg_1077).
Adding SRST signal on $auto$ff.cc:262:slice$7000 ($dffe) from module td_fused_top_tdf8_readInputs57 (D = \add_ln20_1_reg_1028, Q = \select_ln20_5_reg_1077, rval = 6'000001).
Adding EN signal on $procdff$6510 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6236$2271_Y, Q = \select_ln33_6_reg_1104).
Adding SRST signal on $auto$ff.cc:262:slice$7002 ($dffe) from module td_fused_top_tdf8_readInputs57 (D = \bitcast_ln32_6_fu_884_p1, Q = \select_ln33_6_reg_1104, rval = 16'0000000000000000).
Adding EN signal on $procdff$6509 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6234$2269_Y, Q = \select_ln33_5_reg_1099).
Adding SRST signal on $auto$ff.cc:262:slice$7004 ($dffe) from module td_fused_top_tdf8_readInputs57 (D = \bitcast_ln32_5_fu_863_p1, Q = \select_ln33_5_reg_1099, rval = 16'0000000000000000).
Adding EN signal on $procdff$6546 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $procmux$4771_Y, Q = \ii_reg_204).
Adding EN signal on $procdff$6512 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6220$2255_Y, Q = \select_ln20_1_reg_1051).
Adding EN signal on $procdff$6511 ($dff) from module td_fused_top_tdf8_readInputs57 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6206$2241_Y, Q = \select_ln19_1_reg_1038).
Adding SRST signal on $procdff$6574 ($dff) from module td_fused_top_tdf8_readFilters56 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$6573 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $procmux$4958_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6572 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $procmux$4950_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7015 ($sdff) from module td_fused_top_tdf8_readFilters56 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$6571 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $procmux$4945_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$6570 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $procmux$4940_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $procdff$6567 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $procmux$4922_Y, Q = \ii_reg_134).
Adding EN signal on $procdff$6566 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $procmux$4917_Y, Q = \indvar_flatten13_reg_123).
Adding EN signal on $procdff$6565 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $procmux$4912_Y, Q = \indvar_flatten_reg_145).
Adding EN signal on $procdff$6564 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $procmux$4907_Y, Q = \jj_reg_156).
Adding EN signal on $procdff$6563 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $procmux$4902_Y, Q = \kk_reg_167).
Adding EN signal on $procdff$6557 ($dff) from module td_fused_top_tdf8_readFilters56 (D = \icmp_ln47_reg_418, Q = \icmp_ln47_reg_418_pp0_iter1_reg).
Adding EN signal on $procdff$6556 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5335$1781_Y, Q = \icmp_ln47_reg_418).
Adding EN signal on $procdff$6555 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5337$1783_Y, Q = \icmp_ln48_reg_422).
Adding EN signal on $procdff$6554 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5343$1788_Y, Q = \select_ln47_1_reg_429).
Adding EN signal on $procdff$6553 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5347$1792_Y, Q = \select_ln48_1_reg_442).
Adding EN signal on $procdff$6552 ($dff) from module td_fused_top_tdf8_readFilters56 (D = { 1'0 $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5361$1800_Y }, Q = \sext_ln47_reg_408).
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$7041 ($dffe) from module td_fused_top_tdf8_readFilters56.
Adding EN signal on $procdff$6562 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:5299$1770_Y, Q = \add_ln55_4_reg_452).
Adding SRST signal on $procdff$6569 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $procmux$4932_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$6568 ($dff) from module td_fused_top_tdf8_readFilters56 (D = $procmux$4927_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding SRST signal on $procdff$6618 ($dff) from module td_fused_top_tdf8_dot_product (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$6617 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5167_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6616 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5159_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7050 ($sdff) from module td_fused_top_tdf8_dot_product (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$6615 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5154_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$6614 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5149_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $procdff$6611 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5131_Y, Q = \ap_enable_reg_pp0_iter5, rval = 1'0).
Adding SRST signal on $procdff$6610 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5126_Y, Q = \ap_enable_reg_pp0_iter6, rval = 1'0).
Adding SRST signal on $procdff$6609 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5121_Y, Q = \ap_enable_reg_pp0_iter7, rval = 1'0).
Adding EN signal on $procdff$6608 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5116_Y, Q = \ic_reg_131).
Adding EN signal on $procdff$6607 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5111_Y, Q = \ii_reg_142).
Adding EN signal on $procdff$6605 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5101_Y, Q = \indvar_flatten_reg_108).
Adding EN signal on $procdff$6604 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5096_Y, Q = \jj_reg_119).
Adding EN signal on $procdff$6603 ($dff) from module td_fused_top_tdf8_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4813$1478_Y [4:0], Q = \trunc_ln150_reg_440).
Adding EN signal on $procdff$6602 ($dff) from module td_fused_top_tdf8_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4813$1478_Y, Q = \select_ln148_reg_429).
Adding EN signal on $procdff$6601 ($dff) from module td_fused_top_tdf8_dot_product (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4723$1443_Y, Q = \add_ln148_reg_424).
Adding EN signal on $procdff$6600 ($dff) from module td_fused_top_tdf8_dot_product (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4731$1447_Y, Q = \and_ln147_reg_419).
Adding EN signal on $procdff$6599 ($dff) from module td_fused_top_tdf8_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4775$1459_Y, Q = \icmp_ln148_reg_412).
Adding EN signal on $procdff$6598 ($dff) from module td_fused_top_tdf8_dot_product (D = \trunc_ln150_reg_440, Q = \trunc_ln150_reg_440_pp0_iter1_reg).
Adding EN signal on $procdff$6597 ($dff) from module td_fused_top_tdf8_dot_product (D = \icmp_ln147_reg_408, Q = \icmp_ln147_reg_408_pp0_iter1_reg).
Adding EN signal on $procdff$6596 ($dff) from module td_fused_top_tdf8_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4773$1457_Y, Q = \icmp_ln147_reg_408).
Adding EN signal on $procdff$6580 ($dff) from module td_fused_top_tdf8_dot_product (D = \weight_vecs_0_q0, Q = \weight_vecs_0_load_reg_480).
Adding EN signal on $procdff$6579 ($dff) from module td_fused_top_tdf8_dot_product (D = \ifmap_vec_q0, Q = \ifmap_vec_load_reg_475).
Adding EN signal on $procdff$6578 ($dff) from module td_fused_top_tdf8_dot_product (D = \grp_fu_153_p2, Q = \mul_reg_485).
Adding EN signal on $procdff$6577 ($dff) from module td_fused_top_tdf8_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4795$1464_Y, Q = \select_ln147_2_reg_455).
Adding EN signal on $procdff$6576 ($dff) from module td_fused_top_tdf8_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4805$1472_Y, Q = \select_ln148_1_reg_434).
Adding EN signal on $procdff$6575 ($dff) from module td_fused_top_tdf8_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4807$1474_Y, Q = \select_ln148_2_reg_460).
Adding EN signal on $procdff$6606 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5106_Y, Q = \indvar_flatten17_reg_97).
Adding SRST signal on $procdff$6613 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5141_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$6612 ($dff) from module td_fused_top_tdf8_dot_product (D = $procmux$5136_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding SRST signal on $procdff$6645 ($dff) from module td_fused_top_tdf8_accum_1 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 8'00000001).
Adding SRST signal on $procdff$6644 ($dff) from module td_fused_top_tdf8_accum_1 (D = $procmux$5639_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6643 ($dff) from module td_fused_top_tdf8_accum_1 (D = $procmux$5631_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7094 ($sdff) from module td_fused_top_tdf8_accum_1 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$6642 ($dff) from module td_fused_top_tdf8_accum_1 (D = $procmux$5626_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7098 ($sdff) from module td_fused_top_tdf8_accum_1 (D = \ap_enable_reg_pp0_iter0, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$6641 ($dff) from module td_fused_top_tdf8_accum_1 (D = $procmux$5621_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7100 ($sdff) from module td_fused_top_tdf8_accum_1 (D = $procmux$5621_Y, Q = \ap_enable_reg_pp0_iter2).
Adding SRST signal on $procdff$6640 ($dff) from module td_fused_top_tdf8_accum_1 (D = $procmux$5613_Y, Q = \q_reg_276, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$7104 ($sdff) from module td_fused_top_tdf8_accum_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4051$1142_Y, Q = \q_reg_276).
Adding EN signal on $procdff$6639 ($dff) from module td_fused_top_tdf8_accum_1 (D = $procmux$5611_Y, Q = \x_reg_168).
Adding EN signal on $procdff$6638 ($dff) from module td_fused_top_tdf8_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_10_reg_531).
Adding EN signal on $procdff$6637 ($dff) from module td_fused_top_tdf8_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_9_reg_526).
Adding EN signal on $procdff$6636 ($dff) from module td_fused_top_tdf8_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_12_reg_556).
Adding EN signal on $procdff$6635 ($dff) from module td_fused_top_tdf8_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_11_reg_551).
Adding EN signal on $procdff$6634 ($dff) from module td_fused_top_tdf8_accum_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4049$1141_Y, Q = \add_ln49_reg_546).
Adding EN signal on $procdff$6633 ($dff) from module td_fused_top_tdf8_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_14_reg_576).
Adding EN signal on $procdff$6632 ($dff) from module td_fused_top_tdf8_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_13_reg_571).
Adding EN signal on $procdff$6631 ($dff) from module td_fused_top_tdf8_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_8_reg_511).
Adding EN signal on $procdff$6630 ($dff) from module td_fused_top_tdf8_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_reg_506).
Adding EN signal on $procdff$6629 ($dff) from module td_fused_top_tdf8_accum_1 (D = \icmp_ln49_reg_492_pp0_iter1_reg, Q = \icmp_ln49_reg_492_pp0_iter2_reg).
Adding EN signal on $procdff$6628 ($dff) from module td_fused_top_tdf8_accum_1 (D = \icmp_ln49_reg_492, Q = \icmp_ln49_reg_492_pp0_iter1_reg).
Adding EN signal on $procdff$6627 ($dff) from module td_fused_top_tdf8_accum_1 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:4135$1158_Y, Q = \icmp_ln49_reg_492).
Adding EN signal on $procdff$6626 ($dff) from module td_fused_top_tdf8_accum_1 (D = \grp_fu_305_p2, Q = \psum_0_01_reg_264).
Adding EN signal on $procdff$6625 ($dff) from module td_fused_top_tdf8_accum_1 (D = \grp_fu_310_p2, Q = \psum_1_02_reg_252).
Adding EN signal on $procdff$6624 ($dff) from module td_fused_top_tdf8_accum_1 (D = \grp_fu_305_p2, Q = \psum_2_03_reg_240).
Adding EN signal on $procdff$6623 ($dff) from module td_fused_top_tdf8_accum_1 (D = \grp_fu_310_p2, Q = \psum_3_04_reg_228).
Adding EN signal on $procdff$6622 ($dff) from module td_fused_top_tdf8_accum_1 (D = \grp_fu_305_p2, Q = \psum_4_05_reg_216).
Adding EN signal on $procdff$6621 ($dff) from module td_fused_top_tdf8_accum_1 (D = \grp_fu_310_p2, Q = \psum_5_06_reg_204).
Adding EN signal on $procdff$6620 ($dff) from module td_fused_top_tdf8_accum_1 (D = \grp_fu_305_p2, Q = \psum_6_07_reg_192).
Adding EN signal on $procdff$6619 ($dff) from module td_fused_top_tdf8_accum_1 (D = \grp_fu_310_p2, Q = \psum_7_08_reg_180).
Adding SRST signal on $procdff$6651 ($dff) from module td_fused_top_tdf8_accum_2 (D = $procmux$5723_Y, Q = \accum_in_4_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$6650 ($dff) from module td_fused_top_tdf8_accum_2 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 7'0000001).
Adding SRST signal on $procdff$6649 ($dff) from module td_fused_top_tdf8_accum_2 (D = $procmux$5712_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6648 ($dff) from module td_fused_top_tdf8_accum_2 (D = $procmux$5707_Y, Q = \i_1_1_reg_44, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$7134 ($sdff) from module td_fused_top_tdf8_accum_2 (D = \add_ln81_reg_91, Q = \i_1_1_reg_44).
Adding SRST signal on $procdff$6647 ($dff) from module td_fused_top_tdf8_accum_2 (D = $procmux$5702_Y, Q = \sum_01_reg_55, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$7136 ($sdff) from module td_fused_top_tdf8_accum_2 (D = \grp_fu_68_p2, Q = \sum_01_reg_55).
Adding EN signal on $procdff$6646 ($dff) from module td_fused_top_tdf8_accum_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:3408$753_Y, Q = \add_ln81_reg_91).
Adding SRST signal on $procdff$6654 ($dff) from module td_fused_top_Block_entry_proc_proc424 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$6653 ($dff) from module td_fused_top_Block_entry_proc_proc424 (D = $procmux$5748_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6652 ($dff) from module td_fused_top_Block_entry_proc_proc424 (D = $procmux$5743_Y, Q = \ap_return_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$6660 ($dff) from module td_fused_top_tdf8_adjust (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 17'00000000000000001).
Adding SRST signal on $procdff$6659 ($dff) from module td_fused_top_tdf8_adjust (D = $procmux$5826_Y, Q = \ap_done_reg, rval = 1'0).
Adding EN signal on $procdff$6658 ($dff) from module td_fused_top_tdf8_adjust (D = \grp_fu_86_p2, Q = \mul_i_i_i_reg_187).
Adding EN signal on $procdff$6657 ($dff) from module td_fused_top_tdf8_adjust (D = \grp_fu_81_p2, Q = \sub_i_i_i_reg_177).
Adding EN signal on $procdff$6656 ($dff) from module td_fused_top_tdf8_adjust (D = \adjustments_q0 [47:32], Q = \tmp_16_i_i_reg_172).
Adding EN signal on $procdff$6655 ($dff) from module td_fused_top_tdf8_adjust (D = \adjustments_q0 [31:16], Q = \tmp_15_i_i_reg_167).
Adding SRST signal on $procdff$6669 ($dff) from module td_fused_top_tdf8_writeOutputs_unaligned (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 2'01).
Adding SRST signal on $procdff$6668 ($dff) from module td_fused_top_tdf8_writeOutputs_unaligned (D = $procmux$5892_Y, Q = \empty_reg_91, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$7153 ($sdff) from module td_fused_top_tdf8_writeOutputs_unaligned (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2683$559_Y, Q = \empty_reg_91).
Adding EN signal on $procdff$6667 ($dff) from module td_fused_top_tdf8_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2703$564_Y, Q = \icmp_ln88_reg_297).
Adding EN signal on $procdff$6666 ($dff) from module td_fused_top_tdf8_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:2711$568_Y, Q = \outputChanIdx_3).
Adding SRST signal on $auto$ff.cc:262:slice$7156 ($dffe) from module td_fused_top_tdf8_writeOutputs_unaligned (D = \add_ln96_fu_257_p2, Q = \outputChanIdx_3, rval = 16'0000000000000000).
Adding EN signal on $procdff$6665 ($dff) from module td_fused_top_tdf8_writeOutputs_unaligned (D = $procmux$5870_Y, Q = \outputCount_3).
Adding SRST signal on $auto$ff.cc:262:slice$7158 ($dffe) from module td_fused_top_tdf8_writeOutputs_unaligned (D = \empty_reg_91, Q = \outputCount_3, rval = 16'0000000000000000).
Adding EN signal on $procdff$6664 ($dff) from module td_fused_top_tdf8_writeOutputs_unaligned (D = \max_vals_0, Q = \outputRow_13_0).
Adding EN signal on $procdff$6663 ($dff) from module td_fused_top_tdf8_writeOutputs_unaligned (D = \max_vals_0, Q = \outputRow_13_1).
Adding EN signal on $procdff$6662 ($dff) from module td_fused_top_tdf8_writeOutputs_unaligned (D = \max_vals_0, Q = \outputRow_13_2).
Adding EN signal on $procdff$6661 ($dff) from module td_fused_top_tdf8_writeOutputs_unaligned (D = \max_vals_0, Q = \outputRow_13_3).
Adding SRST signal on $procdff$6678 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = $procmux$5955_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7164 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = $procmux$5953_Y, Q = \iptr).
Adding SRST signal on $procdff$6677 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = $procmux$5947_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7166 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = $procmux$5945_Y, Q = \tptr).
Adding SRST signal on $procdff$6676 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$6675 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$6674 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = $procmux$5927_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7170 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = $procmux$5927_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$6673 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = $procmux$5933_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$7174 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:6977$3451_Y, Q = \reg_q0).
Adding SRST signal on $procdff$6672 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = $procmux$5919_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$7176 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = $procmux$5919_Y, Q = \count).
Adding SRST signal on $procdff$6671 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = $procmux$5911_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7180 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = $procmux$5911_Y, Q = \full_n).
Adding SRST signal on $procdff$6670 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = $procmux$5900_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7184 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$6685 ($dff) from module td_fused_top_tdf8_poolOutputs (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 4'0001).
Adding SRST signal on $procdff$6684 ($dff) from module td_fused_top_tdf8_poolOutputs (D = $procmux$6052_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6683 ($dff) from module td_fused_top_tdf8_poolOutputs (D = $procmux$6047_Y, Q = \grp_tdf8_writeOutputs_unaligned_fu_88_ap_start_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7192 ($sdff) from module td_fused_top_tdf8_poolOutputs (D = $procmux$6047_Y, Q = \grp_tdf8_writeOutputs_unaligned_fu_88_ap_start_reg).
Adding EN signal on $procdff$6682 ($dff) from module td_fused_top_tdf8_poolOutputs (D = \p_read, Q = \max_vals_0).
Adding EN signal on $procdff$6680 ($dff) from module td_fused_top_tdf8_poolOutputs (D = \output_indices_15_dout, Q = \output_indices_15_read_reg_152).
Adding EN signal on $procdff$6679 ($dff) from module td_fused_top_tdf8_poolOutputs (D = \output_indices_04_dout, Q = \output_indices_04_read_reg_147).
Adding EN signal on $procdff$6681 ($dff) from module td_fused_top_tdf8_poolOutputs (D = \storeOutput7_dout, Q = \storeOutput7_read_reg_157).
Adding EN signal on $procdff$6686 ($dff) from module td_fused_top_fifo_w8_d2_S_x_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6687 ($dff) from module td_fused_top_fifo_w8_d2_S_x_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$6690 ($dff) from module td_fused_top_fifo_w8_d2_S_x (D = $procmux$6072_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7204 ($sdff) from module td_fused_top_fifo_w8_d2_S_x (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6689 ($dff) from module td_fused_top_fifo_w8_d2_S_x (D = $procmux$6085_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7210 ($sdff) from module td_fused_top_fifo_w8_d2_S_x (D = $procmux$6085_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6688 ($dff) from module td_fused_top_fifo_w8_d2_S_x (D = $procmux$6093_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$7218 ($sdff) from module td_fused_top_fifo_w8_d2_S_x (D = $procmux$6093_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6691 ($dff) from module td_fused_top_fifo_w8_d7_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6692 ($dff) from module td_fused_top_fifo_w8_d7_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$6693 ($dff) from module td_fused_top_fifo_w8_d7_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$6694 ($dff) from module td_fused_top_fifo_w8_d7_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$6695 ($dff) from module td_fused_top_fifo_w8_d7_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$6696 ($dff) from module td_fused_top_fifo_w8_d7_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$6697 ($dff) from module td_fused_top_fifo_w8_d7_S_shiftReg (D = \sr_5, Q = \sr_6).
Adding SRST signal on $procdff$6700 ($dff) from module td_fused_top_fifo_w8_d7_S (D = $procmux$6123_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7229 ($sdff) from module td_fused_top_fifo_w8_d7_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6699 ($dff) from module td_fused_top_fifo_w8_d7_S (D = $procmux$6136_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7235 ($sdff) from module td_fused_top_fifo_w8_d7_S (D = $procmux$6136_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6698 ($dff) from module td_fused_top_fifo_w8_d7_S (D = $procmux$6144_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$7243 ($sdff) from module td_fused_top_fifo_w8_d7_S (D = $procmux$6144_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6701 ($dff) from module td_fused_top_fifo_w4_d8_S_x_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6702 ($dff) from module td_fused_top_fifo_w4_d8_S_x_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$6703 ($dff) from module td_fused_top_fifo_w4_d8_S_x_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$6704 ($dff) from module td_fused_top_fifo_w4_d8_S_x_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$6705 ($dff) from module td_fused_top_fifo_w4_d8_S_x_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$6706 ($dff) from module td_fused_top_fifo_w4_d8_S_x_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$6707 ($dff) from module td_fused_top_fifo_w4_d8_S_x_shiftReg (D = \sr_5, Q = \sr_6).
Adding EN signal on $procdff$6708 ($dff) from module td_fused_top_fifo_w4_d8_S_x_shiftReg (D = \sr_6, Q = \sr_7).
Adding SRST signal on $procdff$6711 ($dff) from module td_fused_top_fifo_w4_d8_S_x (D = $procmux$6176_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7255 ($sdff) from module td_fused_top_fifo_w4_d8_S_x (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6710 ($dff) from module td_fused_top_fifo_w4_d8_S_x (D = $procmux$6189_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7261 ($sdff) from module td_fused_top_fifo_w4_d8_S_x (D = $procmux$6189_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6709 ($dff) from module td_fused_top_fifo_w4_d8_S_x (D = $procmux$6197_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$7269 ($sdff) from module td_fused_top_fifo_w4_d8_S_x (D = $procmux$6197_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6712 ($dff) from module td_fused_top_fifo_w8_d8_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6713 ($dff) from module td_fused_top_fifo_w8_d8_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$6714 ($dff) from module td_fused_top_fifo_w8_d8_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$6715 ($dff) from module td_fused_top_fifo_w8_d8_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$6716 ($dff) from module td_fused_top_fifo_w8_d8_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$6717 ($dff) from module td_fused_top_fifo_w8_d8_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$6718 ($dff) from module td_fused_top_fifo_w8_d8_S_shiftReg (D = \sr_5, Q = \sr_6).
Adding EN signal on $procdff$6719 ($dff) from module td_fused_top_fifo_w8_d8_S_shiftReg (D = \sr_6, Q = \sr_7).
Adding SRST signal on $procdff$6722 ($dff) from module td_fused_top_fifo_w8_d8_S (D = $procmux$6229_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7281 ($sdff) from module td_fused_top_fifo_w8_d8_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6721 ($dff) from module td_fused_top_fifo_w8_d8_S (D = $procmux$6242_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7287 ($sdff) from module td_fused_top_fifo_w8_d8_S (D = $procmux$6242_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6720 ($dff) from module td_fused_top_fifo_w8_d8_S (D = $procmux$6250_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$7295 ($sdff) from module td_fused_top_fifo_w8_d8_S (D = $procmux$6250_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6723 ($dff) from module td_fused_top_fifo_w1_d8_S_x0_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6724 ($dff) from module td_fused_top_fifo_w1_d8_S_x0_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$6725 ($dff) from module td_fused_top_fifo_w1_d8_S_x0_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$6726 ($dff) from module td_fused_top_fifo_w1_d8_S_x0_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$6727 ($dff) from module td_fused_top_fifo_w1_d8_S_x0_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$6728 ($dff) from module td_fused_top_fifo_w1_d8_S_x0_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$6729 ($dff) from module td_fused_top_fifo_w1_d8_S_x0_shiftReg (D = \sr_5, Q = \sr_6).
Adding EN signal on $procdff$6730 ($dff) from module td_fused_top_fifo_w1_d8_S_x0_shiftReg (D = \sr_6, Q = \sr_7).
Adding SRST signal on $procdff$6733 ($dff) from module td_fused_top_fifo_w1_d8_S_x0 (D = $procmux$6282_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7307 ($sdff) from module td_fused_top_fifo_w1_d8_S_x0 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6732 ($dff) from module td_fused_top_fifo_w1_d8_S_x0 (D = $procmux$6295_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7313 ($sdff) from module td_fused_top_fifo_w1_d8_S_x0 (D = $procmux$6295_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6731 ($dff) from module td_fused_top_fifo_w1_d8_S_x0 (D = $procmux$6303_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$7321 ($sdff) from module td_fused_top_fifo_w1_d8_S_x0 (D = $procmux$6303_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6734 ($dff) from module td_fused_top_fifo_w16_d2_S_x5_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6735 ($dff) from module td_fused_top_fifo_w16_d2_S_x5_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$6738 ($dff) from module td_fused_top_fifo_w16_d2_S_x5 (D = $procmux$6317_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7327 ($sdff) from module td_fused_top_fifo_w16_d2_S_x5 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6737 ($dff) from module td_fused_top_fifo_w16_d2_S_x5 (D = $procmux$6330_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7333 ($sdff) from module td_fused_top_fifo_w16_d2_S_x5 (D = $procmux$6330_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6736 ($dff) from module td_fused_top_fifo_w16_d2_S_x5 (D = $procmux$6338_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$7341 ($sdff) from module td_fused_top_fifo_w16_d2_S_x5 (D = $procmux$6338_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6739 ($dff) from module td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6740 ($dff) from module td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$6743 ($dff) from module td_fused_top_start_for_tdf8_readFilters56_U0 (D = $procmux$6352_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7347 ($sdff) from module td_fused_top_start_for_tdf8_readFilters56_U0 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6742 ($dff) from module td_fused_top_start_for_tdf8_readFilters56_U0 (D = $procmux$6365_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7353 ($sdff) from module td_fused_top_start_for_tdf8_readFilters56_U0 (D = $procmux$6365_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6741 ($dff) from module td_fused_top_start_for_tdf8_readFilters56_U0 (D = $procmux$6373_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$7361 ($sdff) from module td_fused_top_start_for_tdf8_readFilters56_U0 (D = $procmux$6373_Y, Q = \mOutPtr).
Adding SRST signal on $procdff$6747 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37454 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:916$53_Y, Q = \ap_sync_reg_channel_write_input_indices_0, rval = 1'0).
Adding SRST signal on $procdff$6746 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37454 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:918$55_Y, Q = \ap_sync_reg_channel_write_input_indices_1, rval = 1'0).
Adding SRST signal on $procdff$6745 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37454 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:926$57_Y, Q = \ap_sync_reg_tdf8_get_next_ijk_U0_ap_ready, rval = 1'0).
Adding SRST signal on $procdff$6744 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37454 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v:928$58_Y, Q = \ap_sync_reg_tdf8_readInputs57_U0_ap_ready, rval = 1'0).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore..
Finding unused cells or wires in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore..
Finding unused cells or wires in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore..
Finding unused cells or wires in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0..
Finding unused cells or wires in module \td_fused_top_tdf8_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf8_readInputs57..
Finding unused cells or wires in module \td_fused_top_tdf8_readFilters56..
Finding unused cells or wires in module \td_fused_top_tdf8_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf8_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf8_accum_2..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc424..
Finding unused cells or wires in module \td_fused_top_tdf8_adjust..
Finding unused cells or wires in module \td_fused_top_tdf8_writeOutputs_unaligned..
Finding unused cells or wires in module \td_fused_top_ap_hcmp_0_no_dsp_16..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0..
Finding unused cells or wires in module \td_fused_top_tdf8_poolOutputs..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x5_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x5..
Finding unused cells or wires in module \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf8_readFilters56_U0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454..
Removed 423 unused cells and 4862 unused wires.
<suppressed ~537 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
<suppressed ~3 debug messages>
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
<suppressed ~4 debug messages>
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
<suppressed ~2 debug messages>
Optimizing module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
<suppressed ~3 debug messages>
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc424.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hcmp_0_no_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
Optimizing module td_fused_top_fifo_w16_d2_S_x5.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x5_shiftReg.
Optimizing module td_fused_top_fifo_w1_d8_S_x0.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w1_d8_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w4_d8_S_x.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w4_d8_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w8_d2_S_x.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w8_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w8_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w8_d8_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w8_d8_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf8_readFilters56_U0.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.
Optimizing module td_fused_top_tdf8_accum_1.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf8_accum_2.
Optimizing module td_fused_top_tdf8_adjust.
Optimizing module td_fused_top_tdf8_dot_product.
<suppressed ~5 debug messages>
Optimizing module td_fused_top_tdf8_get_next_ijk.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf8_poolOutputs.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf8_readFilters56.
<suppressed ~5 debug messages>
Optimizing module td_fused_top_tdf8_readInputs57.
<suppressed ~6 debug messages>
Optimizing module td_fused_top_tdf8_writeOutputs_unaligned.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc424..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hcmp_0_no_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x5_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf8_readFilters56_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_poolOutputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_readFilters56..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_readInputs57..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~357 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
  Optimizing cells in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
  Optimizing cells in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
  Optimizing cells in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc424.
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hcmp_0_no_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x5.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x5_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S_x.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w8_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w8_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf8_readFilters56_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf8_accum_1.
  Optimizing cells in module \td_fused_top_tdf8_accum_2.
  Optimizing cells in module \td_fused_top_tdf8_adjust.
  Optimizing cells in module \td_fused_top_tdf8_dot_product.
  Optimizing cells in module \td_fused_top_tdf8_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf8_poolOutputs.
  Optimizing cells in module \td_fused_top_tdf8_readFilters56.
  Optimizing cells in module \td_fused_top_tdf8_readInputs57.
  Optimizing cells in module \td_fused_top_tdf8_writeOutputs_unaligned.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec'.
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0'.
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0'.
Finding identical cells in module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc424'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hcmp_0_no_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x5'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x5_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_x0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_x'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d2_S_x'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w8_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d8_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w8_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf8_readFilters56_U0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf8_accum_1'.
Finding identical cells in module `\td_fused_top_tdf8_accum_2'.
Finding identical cells in module `\td_fused_top_tdf8_adjust'.
Finding identical cells in module `\td_fused_top_tdf8_dot_product'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf8_poolOutputs'.
Finding identical cells in module `\td_fused_top_tdf8_readFilters56'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_readInputs57'.
<suppressed ~18 debug messages>
Finding identical cells in module `\td_fused_top_tdf8_writeOutputs_unaligned'.
Removed a total of 21 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$7139 ($sdff) from module td_fused_top_Block_entry_proc_proc424 (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$7377 ($sdff) from module td_fused_top_Block_entry_proc_proc424.
Adding SRST signal on $auto$ff.cc:262:slice$6941 ($sdffce) from module td_fused_top_tdf8_get_next_ijk (D = \add_ln137_fu_228_p2, Q = \k_8, rval = 16'0000000000000000).
Adding SRST signal on $auto$ff.cc:262:slice$6932 ($sdff) from module td_fused_top_tdf8_get_next_ijk (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$7385 ($sdff) from module td_fused_top_tdf8_get_next_ijk.
Adding SRST signal on $auto$ff.cc:262:slice$6929 ($sdffce) from module td_fused_top_tdf8_get_next_ijk (D = \add_ln134_fu_216_p2, Q = \i_p, rval = 2'00).
Adding SRST signal on $auto$ff.cc:262:slice$6980 ($dffe) from module td_fused_top_tdf8_readInputs57 (D = \ap_phi_mux_kk_0_i_phi_fu_243_p4 [1:0], Q = \empty_63_reg_1065 [1:0], rval = 2'00).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec..
Finding unused cells or wires in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0..
Finding unused cells or wires in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0..
Finding unused cells or wires in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc424..
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hcmp_0_no_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x5..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x5_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf8_readFilters56_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf8_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf8_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf8_adjust..
Finding unused cells or wires in module \td_fused_top_tdf8_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf8_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf8_poolOutputs..
Finding unused cells or wires in module \td_fused_top_tdf8_readFilters56..
Finding unused cells or wires in module \td_fused_top_tdf8_readInputs57..
Finding unused cells or wires in module \td_fused_top_tdf8_writeOutputs_unaligned..
Removed 6 unused cells and 26 unused wires.
<suppressed ~23 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
Optimizing module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc424.
<suppressed ~6 debug messages>
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hcmp_0_no_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
Optimizing module td_fused_top_fifo_w16_d2_S_x5.
Optimizing module td_fused_top_fifo_w16_d2_S_x5_shiftReg.
Optimizing module td_fused_top_fifo_w1_d8_S_x0.
Optimizing module td_fused_top_fifo_w1_d8_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w4_d8_S_x.
Optimizing module td_fused_top_fifo_w4_d8_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w8_d2_S_x.
Optimizing module td_fused_top_fifo_w8_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S.
Optimizing module td_fused_top_fifo_w8_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w8_d8_S.
Optimizing module td_fused_top_fifo_w8_d8_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf8_readFilters56_U0.
Optimizing module td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.
Optimizing module td_fused_top_tdf8_accum_1.
Optimizing module td_fused_top_tdf8_accum_2.
Optimizing module td_fused_top_tdf8_adjust.
Optimizing module td_fused_top_tdf8_dot_product.
Optimizing module td_fused_top_tdf8_get_next_ijk.
<suppressed ~9 debug messages>
Optimizing module td_fused_top_tdf8_poolOutputs.
Optimizing module td_fused_top_tdf8_readFilters56.
Optimizing module td_fused_top_tdf8_readInputs57.
Optimizing module td_fused_top_tdf8_writeOutputs_unaligned.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc424..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hcmp_0_no_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x5_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf8_readFilters56_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_poolOutputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_readFilters56..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_readInputs57..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~357 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
  Optimizing cells in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
  Optimizing cells in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
  Optimizing cells in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc424.
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hcmp_0_no_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x5.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x5_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S_x.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w8_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w8_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf8_readFilters56_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf8_accum_1.
  Optimizing cells in module \td_fused_top_tdf8_accum_2.
  Optimizing cells in module \td_fused_top_tdf8_adjust.
  Optimizing cells in module \td_fused_top_tdf8_dot_product.
  Optimizing cells in module \td_fused_top_tdf8_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf8_poolOutputs.
  Optimizing cells in module \td_fused_top_tdf8_readFilters56.
  Optimizing cells in module \td_fused_top_tdf8_readInputs57.
  Optimizing cells in module \td_fused_top_tdf8_writeOutputs_unaligned.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec'.
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0'.
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0'.
Finding identical cells in module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc424'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hcmp_0_no_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x5'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x5_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_x0'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d2_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w8_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w8_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf8_readFilters56_U0'.
Finding identical cells in module `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf8_accum_1'.
Finding identical cells in module `\td_fused_top_tdf8_accum_2'.
Finding identical cells in module `\td_fused_top_tdf8_adjust'.
Finding identical cells in module `\td_fused_top_tdf8_dot_product'.
Finding identical cells in module `\td_fused_top_tdf8_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf8_poolOutputs'.
Finding identical cells in module `\td_fused_top_tdf8_readFilters56'.
Finding identical cells in module `\td_fused_top_tdf8_readInputs57'.
Finding identical cells in module `\td_fused_top_tdf8_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec..
Finding unused cells or wires in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0..
Finding unused cells or wires in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0..
Finding unused cells or wires in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc424..
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hcmp_0_no_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x5..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x5_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf8_readFilters56_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf8_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf8_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf8_adjust..
Finding unused cells or wires in module \td_fused_top_tdf8_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf8_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf8_poolOutputs..
Finding unused cells or wires in module \td_fused_top_tdf8_readFilters56..
Finding unused cells or wires in module \td_fused_top_tdf8_readInputs57..
Finding unused cells or wires in module \td_fused_top_tdf8_writeOutputs_unaligned..
Removed 1 unused cells and 7 unused wires.
<suppressed ~3 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
Optimizing module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc424.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hcmp_0_no_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
Optimizing module td_fused_top_fifo_w16_d2_S_x5.
Optimizing module td_fused_top_fifo_w16_d2_S_x5_shiftReg.
Optimizing module td_fused_top_fifo_w1_d8_S_x0.
Optimizing module td_fused_top_fifo_w1_d8_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w4_d8_S_x.
Optimizing module td_fused_top_fifo_w4_d8_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w8_d2_S_x.
Optimizing module td_fused_top_fifo_w8_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S.
Optimizing module td_fused_top_fifo_w8_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w8_d8_S.
Optimizing module td_fused_top_fifo_w8_d8_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf8_readFilters56_U0.
Optimizing module td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.
Optimizing module td_fused_top_tdf8_accum_1.
Optimizing module td_fused_top_tdf8_accum_2.
Optimizing module td_fused_top_tdf8_adjust.
Optimizing module td_fused_top_tdf8_dot_product.
Optimizing module td_fused_top_tdf8_get_next_ijk.
Optimizing module td_fused_top_tdf8_poolOutputs.
Optimizing module td_fused_top_tdf8_readFilters56.
Optimizing module td_fused_top_tdf8_readInputs57.
Optimizing module td_fused_top_tdf8_writeOutputs_unaligned.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc424..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hcmp_0_no_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x5_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf8_readFilters56_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_poolOutputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_readFilters56..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_readInputs57..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf8_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~357 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
  Optimizing cells in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
  Optimizing cells in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
  Optimizing cells in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc424.
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hcmp_0_no_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x5.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x5_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S_x.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w8_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w8_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf8_readFilters56_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf8_accum_1.
  Optimizing cells in module \td_fused_top_tdf8_accum_2.
  Optimizing cells in module \td_fused_top_tdf8_adjust.
  Optimizing cells in module \td_fused_top_tdf8_dot_product.
  Optimizing cells in module \td_fused_top_tdf8_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf8_poolOutputs.
  Optimizing cells in module \td_fused_top_tdf8_readFilters56.
  Optimizing cells in module \td_fused_top_tdf8_readInputs57.
  Optimizing cells in module \td_fused_top_tdf8_writeOutputs_unaligned.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec'.
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0'.
Finding identical cells in module `$paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0'.
Finding identical cells in module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc424'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hcmp_0_no_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x5'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x5_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_x0'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d2_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w8_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w8_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf8_readFilters56_U0'.
Finding identical cells in module `\td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf8_accum_1'.
Finding identical cells in module `\td_fused_top_tdf8_accum_2'.
Finding identical cells in module `\td_fused_top_tdf8_adjust'.
Finding identical cells in module `\td_fused_top_tdf8_dot_product'.
Finding identical cells in module `\td_fused_top_tdf8_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf8_poolOutputs'.
Finding identical cells in module `\td_fused_top_tdf8_readFilters56'.
Finding identical cells in module `\td_fused_top_tdf8_readInputs57'.
Finding identical cells in module `\td_fused_top_tdf8_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec..
Finding unused cells or wires in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0..
Finding unused cells or wires in module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0..
Finding unused cells or wires in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc424..
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hcmp_0_no_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x5..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x5_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf8_readFilters56_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf8_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf8_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf8_adjust..
Finding unused cells or wires in module \td_fused_top_tdf8_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf8_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf8_poolOutputs..
Finding unused cells or wires in module \td_fused_top_tdf8_readFilters56..
Finding unused cells or wires in module \td_fused_top_tdf8_readInputs57..
Finding unused cells or wires in module \td_fused_top_tdf8_writeOutputs_unaligned..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.
Optimizing module $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.
Optimizing module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc424.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hcmp_0_no_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.
Optimizing module td_fused_top_fifo_w16_d2_S_x5.
Optimizing module td_fused_top_fifo_w16_d2_S_x5_shiftReg.
Optimizing module td_fused_top_fifo_w1_d8_S_x0.
Optimizing module td_fused_top_fifo_w1_d8_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w4_d8_S_x.
Optimizing module td_fused_top_fifo_w4_d8_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w8_d2_S_x.
Optimizing module td_fused_top_fifo_w8_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S.
Optimizing module td_fused_top_fifo_w8_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w8_d8_S.
Optimizing module td_fused_top_fifo_w8_d8_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf8_readFilters56_U0.
Optimizing module td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.
Optimizing module td_fused_top_tdf8_accum_1.
Optimizing module td_fused_top_tdf8_accum_2.
Optimizing module td_fused_top_tdf8_adjust.
Optimizing module td_fused_top_tdf8_dot_product.
Optimizing module td_fused_top_tdf8_get_next_ijk.
Optimizing module td_fused_top_tdf8_poolOutputs.
Optimizing module td_fused_top_tdf8_readFilters56.
Optimizing module td_fused_top_tdf8_readInputs57.
Optimizing module td_fused_top_tdf8_writeOutputs_unaligned.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec ===

   Number of wires:                 99
   Number of wire bits:            397
   Number of public wires:          54
   Number of public wire bits:     333
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          174
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0 ===

   Number of wires:                101
   Number of wire bits:            413
   Number of public wires:          51
   Number of public wire bits:     329
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     11
     $logic_not                      9
     $logic_or                       1
     $mux                          188
     $not                            1
     $reduce_bool                    8
     $reduce_or                      2
     $sdff                           2
     $sdffe                         40
     $sub                            2

=== $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0 ===

   Number of wires:                 55
   Number of wire bits:            154
   Number of public wires:          28
   Number of public wire bits:     123
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                      7
     $logic_not                      5
     $logic_or                       1
     $mux                            8
     $reduce_bool                    4
     $reduce_or                      2
     $sdffe                          6
     $sub                            2

=== $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1 ===

   Number of wires:                 27
   Number of wire bits:            139
   Number of public wires:          21
   Number of public wire bits:     133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dff                            2
     $dffe                          37
     $eq                            30
     $mux                            1
     $pmux                           8

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0 ===

   Number of wires:                 99
   Number of wire bits:            349
   Number of public wires:          54
   Number of public wire bits:     285
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          150
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux                          338

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                            15
     $mux                           30

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq                             6
     $logic_not                      2
     $mux                           11
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             6
     $logic_not                      2
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     5
     $reduce_or                      8

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                           17
     $mux                           18
     $sub                           17
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           82

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq                            12
     $logic_not                      4
     $pmux                          34
     $reduce_or                      8

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            6
     $logic_not                      1
     $mux                            6
     $reduce_or                     21
     $sub                            6

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                          128
     $and                            4
     $logic_not                      2
     $not                           64
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           38
     $and                            7
     $mux                           18
     $not                            2
     $or                             5
     $xor                            2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                          165

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           12
     $and                            1
     $mux                           10
     $or                             1
     $reduce_or                     10
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                           64

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           22
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           28

=== td_fused_top_Block_entry_proc_proc424 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                           19
     $not                            1
     $or                             1
     $reduce_or                      2
     $sdff                          17

=== td_fused_top_ap_hadd_3_full_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_ap_hcmp_0_no_dsp_16 ===

   Number of wires:                 10
   Number of wire bits:             84
   Number of public wires:          10
   Number of public wire bits:      84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $not                            1

=== td_fused_top_ap_hmul_2_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_dataflow_in_loop_TOP_LOOP37454 ===

   Number of wires:                306
   Number of wire bits:           1788
   Number of public wires:         269
   Number of public wire bits:    1751
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 78
     $and                           30
     $not                           13
     $or                             4
     $reduce_or                      4
     $sdff                           4

=== td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore ===

   Number of wires:                 11
   Number of wire bits:             60
   Number of public wires:          11
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            215
   Number of public wires:          10
   Number of public wire bits:      59
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 16
     $dffe                          16
     $mux                           80

=== td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore ===

   Number of wires:                 11
   Number of wire bits:             72
   Number of public wires:          11
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            251
   Number of public wires:          10
   Number of public wire bits:      71
   Number of memories:               1
   Number of memory bits:         4608
   Number of processes:              0
   Number of cells:                 16
     $dffe                          16
     $mux                          104

=== td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             71
   Number of public wires:          10
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            184
   Number of public wires:           9
   Number of public wire bits:      70
   Number of memories:               1
   Number of memory bits:         4608
   Number of processes:              0
   Number of cells:                 11
     $dffe                          32
     $mux                           52

=== td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            289
   Number of public wires:          11
   Number of public wire bits:      89
   Number of memories:               1
   Number of memory bits:         9216
   Number of processes:              0
   Number of cells:                 18
     $dffe                          32
     $mux                          108

=== td_fused_top_fifo_w16_d2_S_x5 ===

   Number of wires:                 45
   Number of wire bits:            172
   Number of public wires:          17
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w16_d2_S_x5_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          32
     $not                            1
     $pmux                          16

=== td_fused_top_fifo_w1_d8_S_x0 ===

   Number of wires:                 46
   Number of wire bits:            125
   Number of public wires:          17
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w1_d8_S_x0_shiftReg ===

   Number of wires:                 21
   Number of wire bits:             23
   Number of public wires:          13
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe                           8
     $eq                            21
     $logic_not                      3
     $pmux                           1

=== td_fused_top_fifo_w4_d8_S_x ===

   Number of wires:                 46
   Number of wire bits:            137
   Number of public wires:          17
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w4_d8_S_x_shiftReg ===

   Number of wires:                 21
   Number of wire bits:             53
   Number of public wires:          13
   Number of public wire bits:      45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe                          32
     $eq                            21
     $logic_not                      3
     $pmux                           4

=== td_fused_top_fifo_w8_d2_S_x ===

   Number of wires:                 45
   Number of wire bits:            140
   Number of public wires:          17
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w8_d2_S_x_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             36
   Number of public wires:           7
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          16
     $not                            1
     $pmux                           8

=== td_fused_top_fifo_w8_d7_S ===

   Number of wires:                 46
   Number of wire bits:            153
   Number of public wires:          17
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w8_d7_S_shiftReg ===

   Number of wires:                 18
   Number of wire bits:             83
   Number of public wires:          12
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dffe                          56
     $eq                            15
     $logic_not                      3
     $pmux                           8

=== td_fused_top_fifo_w8_d8_S ===

   Number of wires:                 46
   Number of wire bits:            153
   Number of public wires:          17
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w8_d8_S_shiftReg ===

   Number of wires:                 21
   Number of wire bits:             93
   Number of public wires:          13
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe                          64
     $eq                            21
     $logic_not                      3
     $pmux                           8

=== td_fused_top_start_for_tdf8_readFilters56_U0 ===

   Number of wires:                 45
   Number of wire bits:            112
   Number of public wires:          17
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_tdf8_accum_1 ===

   Number of wires:                217
   Number of wire bits:           1852
   Number of public wires:         124
   Number of public wire bits:    1411
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     $add                           13
     $and                           31
     $dffe                         277
     $eq                            79
     $logic_not                      3
     $lt                             9
     $mux                          546
     $not                            8
     $or                            71
     $pmux                           8
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                           9
     $sdffe                          7

=== td_fused_top_tdf8_accum_2 ===

   Number of wires:                 44
   Number of wire bits:            217
   Number of public wires:          28
   Number of public wire bits:     189
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $add                            4
     $and                            3
     $dffe                           4
     $eq                            53
     $mux                           35
     $not                            2
     $or                             1
     $pmux                           7
     $reduce_or                      2
     $sdff                          24
     $sdffe                         20

=== td_fused_top_tdf8_adjust ===

   Number of wires:                 70
   Number of wire bits:            452
   Number of public wires:          42
   Number of public wire bits:     408
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $and                            2
     $dffe                          64
     $eq                           289
     $mux                           38
     $not                            3
     $or                             5
     $pmux                          17
     $reduce_or                      2
     $sdff                          18

=== td_fused_top_tdf8_dot_product ===

   Number of wires:                176
   Number of wire bits:            689
   Number of public wires:         123
   Number of public wire bits:     587
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                136
     $add                           48
     $and                           18
     $dff                           50
     $dffe                         105
     $eq                            32
     $mux                          109
     $not                           12
     $or                             3
     $pmux                           3
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                          11
     $sdffe                          1
     $sub                           12

=== td_fused_top_tdf8_get_next_ijk ===

   Number of wires:                112
   Number of wire bits:            388
   Number of public wires:          73
   Number of public wire bits:     349
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                          116
     $and                           14
     $eq                            56
     $logic_not                      2
     $mux                           15
     $not                           14
     $or                            10
     $reduce_bool                    2
     $reduce_or                      6
     $sdff                           1
     $sdffce                        84
     $sdffe                          1

=== td_fused_top_tdf8_poolOutputs ===

   Number of wires:                 85
   Number of wire bits:            305
   Number of public wires:          51
   Number of public wire bits:     259
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $and                            9
     $dffe                          29
     $eq                            16
     $mux                           23
     $not                           10
     $or                             6
     $pmux                           4
     $reduce_and                     2
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           5
     $sdffe                          1

=== td_fused_top_tdf8_readFilters56 ===

   Number of wires:                155
   Number of wire bits:            696
   Number of public wires:          97
   Number of public wire bits:     589
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     $add                           81
     $and                           18
     $dff                           20
     $dffe                          54
     $eq                            32
     $mux                           98
     $not                           13
     $or                             7
     $pmux                           3
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                           8
     $sdffe                          1
     $sub                           27

=== td_fused_top_tdf8_readInputs57 ===

   Number of wires:                281
   Number of wire bits:           1828
   Number of public wires:         203
   Number of public wire bits:    1619
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                204
     $add                          207
     $and                           24
     $dffe                         154
     $eq                            35
     $gt                            89
     $mux                          368
     $not                           11
     $or                            29
     $pmux                           4
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                           5
     $sdffce                        41
     $sdffe                          3
     $sub                           16

=== td_fused_top_tdf8_writeOutputs_unaligned ===

   Number of wires:                 80
   Number of wire bits:            581
   Number of public wires:          48
   Number of public wire bits:     548
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $add                           54
     $and                           19
     $dffe                          65
     $eq                            42
     $logic_not                      2
     $mux                           73
     $not                            2
     $or                             2
     $pmux                           2
     $sdff                           2
     $sdffce                        32
     $sdffe                         16
     $sub                            8

=== design hierarchy ===

   td_fused_top_dataflow_in_loop_TOP_LOOP37454      1
     $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec      0
       td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram      0
     $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram      0
     $paramod$0bae7f6edaddfcdc003e2341a28a48533213493c\td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram      0
     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram      0
     td_fused_top_Block_entry_proc_proc424      0
     td_fused_top_fifo_w16_d2_S_x5      0
       td_fused_top_fifo_w16_d2_S_x5_shiftReg      0
     td_fused_top_fifo_w1_d8_S_x0      0
       td_fused_top_fifo_w1_d8_S_x0_shiftReg      0
     td_fused_top_fifo_w4_d8_S_x      0
       td_fused_top_fifo_w4_d8_S_x_shiftReg      0
     td_fused_top_fifo_w8_d2_S_x      0
       td_fused_top_fifo_w8_d2_S_x_shiftReg      0
     td_fused_top_fifo_w8_d7_S       0
       td_fused_top_fifo_w8_d7_S_shiftReg      0
     td_fused_top_fifo_w8_d8_S       0
       td_fused_top_fifo_w8_d8_S_shiftReg      0
     td_fused_top_start_for_tdf8_readFilters56_U0      0
       td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg      0
     td_fused_top_tdf8_accum_1       0
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      0
         td_fused_top_ap_hadd_3_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf8_accum_2       0
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      0
         td_fused_top_ap_hadd_3_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf8_adjust        0
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      0
         td_fused_top_ap_hadd_3_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1      0
         td_fused_top_ap_hadd_3_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
       $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      0
         td_fused_top_ap_hmul_2_max_dsp_16      0
           FPMult_16                 0
             FPMult_ExecuteModule      0
             FPMult_NormalizeModule      0
             FPMult_PrepModule       0
             FPMult_RoundModule      0
     td_fused_top_tdf8_dot_product      0
       $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      0
         td_fused_top_ap_hmul_2_max_dsp_16      0
           FPMult_16                 0
             FPMult_ExecuteModule      0
             FPMult_NormalizeModule      0
             FPMult_PrepModule       0
             FPMult_RoundModule      0
     td_fused_top_tdf8_get_next_ijk      0
     td_fused_top_tdf8_poolOutputs      0
       $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1      0
         td_fused_top_ap_hcmp_0_no_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
       td_fused_top_tdf8_writeOutputs_unaligned      0
     td_fused_top_tdf8_readFilters56      0
     td_fused_top_tdf8_readInputs57      0

   Number of wires:                306
   Number of wire bits:           1788
   Number of public wires:         269
   Number of public wire bits:    1751
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 78
     $and                           30
     $not                           13
     $or                             4
     $reduce_or                      4
     $sdff                           4

Warnings: 44 unique messages, 44 total
End of script. Logfile hash: 54297fe875, CPU: user 2.42s system 0.03s, MEM: 62.96 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 6x opt_expr (0 sec), 18% 2x read_verilog (0 sec), ...
