   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"timer_common_all.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.timer_enable_irq,"ax",%progbits
  16              		.align	1
  17              		.global	timer_enable_irq
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	timer_enable_irq:
  25              	.LFB0:
  26              		.file 1 "../libopencm3/lib/stm32/common/timer_common_all.c"
   1:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @addtogroup timer_file TIMER peripheral API
   2:../libopencm3/lib/stm32/common/timer_common_all.c **** @ingroup peripheral_apis
   3:../libopencm3/lib/stm32/common/timer_common_all.c **** 
   4:../libopencm3/lib/stm32/common/timer_common_all.c **** @author @htmlonly &copy; @endhtmlonly 2010
   5:../libopencm3/lib/stm32/common/timer_common_all.c **** Edward Cheeseman <evbuilder@users.sourceforge.org>
   6:../libopencm3/lib/stm32/common/timer_common_all.c **** @author @htmlonly &copy; @endhtmlonly 2011
   7:../libopencm3/lib/stm32/common/timer_common_all.c **** Stephen Caudle <scaudle@doceme.com>
   8:../libopencm3/lib/stm32/common/timer_common_all.c **** 
   9:../libopencm3/lib/stm32/common/timer_common_all.c **** @section  tim_common Notes for All Timers
  10:../libopencm3/lib/stm32/common/timer_common_all.c **** 
  11:../libopencm3/lib/stm32/common/timer_common_all.c **** This library supports the General Purpose and Advanced Control Timers for
  12:../libopencm3/lib/stm32/common/timer_common_all.c **** the STM32 series of ARM Cortex Microcontrollers by ST Microelectronics.
  13:../libopencm3/lib/stm32/common/timer_common_all.c **** 
  14:../libopencm3/lib/stm32/common/timer_common_all.c **** The STM32 series have four general purpose timers (2-5), while some have
  15:../libopencm3/lib/stm32/common/timer_common_all.c **** an additional two advanced timers (1,8), and some have two basic timers (6,7).
  16:../libopencm3/lib/stm32/common/timer_common_all.c **** Some of the larger devices have additional general purpose timers (9-14).
  17:../libopencm3/lib/stm32/common/timer_common_all.c **** 
  18:../libopencm3/lib/stm32/common/timer_common_all.c **** @todo Add timer DMA burst settings
  19:../libopencm3/lib/stm32/common/timer_common_all.c **** 
  20:../libopencm3/lib/stm32/common/timer_common_all.c **** @section tim_api_ex Basic TIMER handling API.
  21:../libopencm3/lib/stm32/common/timer_common_all.c **** 
  22:../libopencm3/lib/stm32/common/timer_common_all.c **** Enable the timer clock first. The timer mode sets the clock division ratio, the
  23:../libopencm3/lib/stm32/common/timer_common_all.c **** count alignment (edge or centred) and count direction. Finally enable the
  24:../libopencm3/lib/stm32/common/timer_common_all.c **** timer.
  25:../libopencm3/lib/stm32/common/timer_common_all.c **** 
  26:../libopencm3/lib/stm32/common/timer_common_all.c **** The timer output compare block produces a signal that can be configured for
  27:../libopencm3/lib/stm32/common/timer_common_all.c **** output to a pin or passed to other peripherals for use as a trigger. In all
  28:../libopencm3/lib/stm32/common/timer_common_all.c **** cases the output compare mode must be set to define how the output responds to
  29:../libopencm3/lib/stm32/common/timer_common_all.c **** a compare match, and the output must be enabled. If output to a pin is
  30:../libopencm3/lib/stm32/common/timer_common_all.c **** required, enable the appropriate GPIO clock and set the pin to alternate output
  31:../libopencm3/lib/stm32/common/timer_common_all.c **** mode.
  32:../libopencm3/lib/stm32/common/timer_common_all.c **** 
  33:../libopencm3/lib/stm32/common/timer_common_all.c **** Example: Timer 2 with 2x clock divide, edge aligned and up counting.
  34:../libopencm3/lib/stm32/common/timer_common_all.c **** @code
  35:../libopencm3/lib/stm32/common/timer_common_all.c **** 	rcc_periph_clock_enable(RCC_TIM2);
  36:../libopencm3/lib/stm32/common/timer_common_all.c **** 	timer_set_mode(TIM2, TIM_CR1_CKD_CK_INT_MUL_2,
  37:../libopencm3/lib/stm32/common/timer_common_all.c **** 		       TIM_CR1_CMS_EDGE, TIM_CR1_DIR_UP);
  38:../libopencm3/lib/stm32/common/timer_common_all.c **** 	...
  39:../libopencm3/lib/stm32/common/timer_common_all.c **** 	timer_set_period(TIM2, 1000);
  40:../libopencm3/lib/stm32/common/timer_common_all.c **** 	timer_enable_counter(TIM2);
  41:../libopencm3/lib/stm32/common/timer_common_all.c **** @endcode
  42:../libopencm3/lib/stm32/common/timer_common_all.c **** Example: Timer 1 with PWM output, no clock divide and centre alignment. Set the
  43:../libopencm3/lib/stm32/common/timer_common_all.c **** Output Compare mode to PWM and enable the output of channel 1. Note that for
  44:../libopencm3/lib/stm32/common/timer_common_all.c **** the advanced timers the break functionality must be enabled before the signal
  45:../libopencm3/lib/stm32/common/timer_common_all.c **** will appear at the output, even though break is not being used. This is in
  46:../libopencm3/lib/stm32/common/timer_common_all.c **** addition to the normal output enable. Enable the alternate function clock (APB2
  47:../libopencm3/lib/stm32/common/timer_common_all.c **** only) and port A clock. Set port A8 (timer 1 channel 1 compare output) to
  48:../libopencm3/lib/stm32/common/timer_common_all.c **** alternate function push-pull output where the PWM output will appear.
  49:../libopencm3/lib/stm32/common/timer_common_all.c **** 
  50:../libopencm3/lib/stm32/common/timer_common_all.c **** @code
  51:../libopencm3/lib/stm32/common/timer_common_all.c **** 	rcc_periph_clock_enable(RCC_TIM1);
  52:../libopencm3/lib/stm32/common/timer_common_all.c **** 	rcc_periph_clock_enable(RCC_GPIOA);
  53:../libopencm3/lib/stm32/common/timer_common_all.c **** 
  54:../libopencm3/lib/stm32/common/timer_common_all.c **** 	// for F1....
  55:../libopencm3/lib/stm32/common/timer_common_all.c **** 	rcc_periph_clock_enable(RCC_AFIO);
  56:../libopencm3/lib/stm32/common/timer_common_all.c **** 	gpio_set_mode(GPIOA, GPIO_MODE_OUTPUT_50_MHZ, GPIO_CNF_OUTPUT_ALTFN_PUSHPULL, GPIO8);
  57:../libopencm3/lib/stm32/common/timer_common_all.c **** 	// For anyone else
  58:../libopencm3/lib/stm32/common/timer_common_all.c **** 	gpio_set_output_options(GPIOA, GPIO_OTYPE_PP, GPIO_OSPEED_50MHZ, GPIO8);
  59:../libopencm3/lib/stm32/common/timer_common_all.c **** 	// End of family specific
  60:../libopencm3/lib/stm32/common/timer_common_all.c **** 
  61:../libopencm3/lib/stm32/common/timer_common_all.c **** 	rcc_periph_clock_enable(RCC_TIM1);
  62:../libopencm3/lib/stm32/common/timer_common_all.c **** 	timer_set_mode(TIM1, TIM_CR1_CKD_CK_INT, TIM_CR1_CMS_CENTER_1,
  63:../libopencm3/lib/stm32/common/timer_common_all.c **** 		       TIM_CR1_DIR_UP);
  64:../libopencm3/lib/stm32/common/timer_common_all.c **** 	timer_set_oc_mode(TIM1, TIM_OC1, TIM_OCM_PWM2);
  65:../libopencm3/lib/stm32/common/timer_common_all.c **** 	timer_enable_oc_output(TIM1, TIM_OC1);
  66:../libopencm3/lib/stm32/common/timer_common_all.c **** 	timer_enable_break_main_output(TIM1);
  67:../libopencm3/lib/stm32/common/timer_common_all.c **** 	timer_set_oc_value(TIM1, TIM_OC1, 200);
  68:../libopencm3/lib/stm32/common/timer_common_all.c **** 	timer_set_period(TIM1, 1000);
  69:../libopencm3/lib/stm32/common/timer_common_all.c **** 	timer_enable_counter(TIM1);
  70:../libopencm3/lib/stm32/common/timer_common_all.c **** @endcode
  71:../libopencm3/lib/stm32/common/timer_common_all.c **** Example: Timer 3 as a Quadrature encoder counting input from a motor or control
  72:../libopencm3/lib/stm32/common/timer_common_all.c **** knob.
  73:../libopencm3/lib/stm32/common/timer_common_all.c **** 
  74:../libopencm3/lib/stm32/common/timer_common_all.c **** @code
  75:../libopencm3/lib/stm32/common/timer_common_all.c **** 	rcc_periph_clock_enable(RCC_TIM3);
  76:../libopencm3/lib/stm32/common/timer_common_all.c **** 	timer_set_period(TIM3, 1024);
  77:../libopencm3/lib/stm32/common/timer_common_all.c **** 	timer_slave_set_mode(TIM3, 0x3); // encoder
  78:../libopencm3/lib/stm32/common/timer_common_all.c **** 	timer_ic_set_input(TIM3, TIM_IC1, TIM_IC_IN_TI1);
  79:../libopencm3/lib/stm32/common/timer_common_all.c **** 	timer_ic_set_input(TIM3, TIM_IC2, TIM_IC_IN_TI2);
  80:../libopencm3/lib/stm32/common/timer_common_all.c **** 	timer_enable_counter(TIM3);
  81:../libopencm3/lib/stm32/common/timer_common_all.c **** 	...
  82:../libopencm3/lib/stm32/common/timer_common_all.c **** 	int motor_pos = timer_get_count(TIM3);
  83:../libopencm3/lib/stm32/common/timer_common_all.c **** @endcode
  84:../libopencm3/lib/stm32/common/timer_common_all.c **** 
  85:../libopencm3/lib/stm32/common/timer_common_all.c **** @todo input capture example
  86:../libopencm3/lib/stm32/common/timer_common_all.c **** 
  87:../libopencm3/lib/stm32/common/timer_common_all.c **** */
  88:../libopencm3/lib/stm32/common/timer_common_all.c **** 
  89:../libopencm3/lib/stm32/common/timer_common_all.c **** /*
  90:../libopencm3/lib/stm32/common/timer_common_all.c ****  * This file is part of the libopencm3 project.
  91:../libopencm3/lib/stm32/common/timer_common_all.c ****  *
  92:../libopencm3/lib/stm32/common/timer_common_all.c ****  * Copyright (C) 2010 Edward Cheeseman <evbuilder@users.sourceforge.org>
  93:../libopencm3/lib/stm32/common/timer_common_all.c ****  * Copyright (C) 2011 Stephen Caudle <scaudle@doceme.com>
  94:../libopencm3/lib/stm32/common/timer_common_all.c ****  *
  95:../libopencm3/lib/stm32/common/timer_common_all.c ****  * This library is free software: you can redistribute it and/or modify
  96:../libopencm3/lib/stm32/common/timer_common_all.c ****  * it under the terms of the GNU Lesser General Public License as published by
  97:../libopencm3/lib/stm32/common/timer_common_all.c ****  * the Free Software Foundation, either version 3 of the License, or
  98:../libopencm3/lib/stm32/common/timer_common_all.c ****  * (at your option) any later version.
  99:../libopencm3/lib/stm32/common/timer_common_all.c ****  *
 100:../libopencm3/lib/stm32/common/timer_common_all.c ****  * This library is distributed in the hope that it will be useful,
 101:../libopencm3/lib/stm32/common/timer_common_all.c ****  * but WITHOUT ANY WARRANTY; without even the implied warranty of
 102:../libopencm3/lib/stm32/common/timer_common_all.c ****  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 103:../libopencm3/lib/stm32/common/timer_common_all.c ****  * GNU Lesser General Public License for more details.
 104:../libopencm3/lib/stm32/common/timer_common_all.c ****  *
 105:../libopencm3/lib/stm32/common/timer_common_all.c ****  * You should have received a copy of the GNU Lesser General Public License
 106:../libopencm3/lib/stm32/common/timer_common_all.c ****  * along with this library.  If not, see <http://www.gnu.org/licenses/>.
 107:../libopencm3/lib/stm32/common/timer_common_all.c ****  */
 108:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 109:../libopencm3/lib/stm32/common/timer_common_all.c **** /*
 110:../libopencm3/lib/stm32/common/timer_common_all.c ****  * Basic TIMER handling API.
 111:../libopencm3/lib/stm32/common/timer_common_all.c ****  *
 112:../libopencm3/lib/stm32/common/timer_common_all.c ****  * Examples:
 113:../libopencm3/lib/stm32/common/timer_common_all.c ****  *  timer_set_mode(TIM1, TIM_CR1_CKD_CK_INT_MUL_2,
 114:../libopencm3/lib/stm32/common/timer_common_all.c ****  *                 TIM_CR1_CMS_CENTRE_3, TIM_CR1_DIR_UP);
 115:../libopencm3/lib/stm32/common/timer_common_all.c ****  */
 116:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 117:../libopencm3/lib/stm32/common/timer_common_all.c **** /**@{*/
 118:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 119:../libopencm3/lib/stm32/common/timer_common_all.c **** #include <libopencm3/stm32/timer.h>
 120:../libopencm3/lib/stm32/common/timer_common_all.c **** #include <libopencm3/stm32/rcc.h>
 121:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 122:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 123:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Enable Interrupts for a Timer
 124:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 125:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 126:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 127:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] irq Unsigned int32. @ref tim_irq_enable. Logical OR of all interrupt
 128:../libopencm3/lib/stm32/common/timer_common_all.c **** enable bits to be set
 129:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 130:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 131:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_enable_irq(uint32_t timer_peripheral, uint32_t irq)
 132:../libopencm3/lib/stm32/common/timer_common_all.c **** {
  27              		.loc 1 132 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39 0006 7860     		str	r0, [r7, #4]
  40 0008 3960     		str	r1, [r7]
 133:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_DIER(timer_peripheral) |= irq;
  41              		.loc 1 133 29
  42 000a 7B68     		ldr	r3, [r7, #4]
  43 000c 0C33     		adds	r3, r3, #12
  44 000e 1A68     		ldr	r2, [r3]
  45 0010 7B68     		ldr	r3, [r7, #4]
  46 0012 0C33     		adds	r3, r3, #12
  47 0014 1946     		mov	r1, r3
  48 0016 3B68     		ldr	r3, [r7]
  49 0018 1343     		orrs	r3, r3, r2
  50 001a 0B60     		str	r3, [r1]
 134:../libopencm3/lib/stm32/common/timer_common_all.c **** }
  51              		.loc 1 134 1
  52 001c 00BF     		nop
  53 001e 0C37     		adds	r7, r7, #12
  54              		.cfi_def_cfa_offset 4
  55 0020 BD46     		mov	sp, r7
  56              		.cfi_def_cfa_register 13
  57              		@ sp needed
  58 0022 80BC     		pop	{r7}
  59              		.cfi_restore 7
  60              		.cfi_def_cfa_offset 0
  61 0024 7047     		bx	lr
  62              		.cfi_endproc
  63              	.LFE0:
  65              		.section	.text.timer_disable_irq,"ax",%progbits
  66              		.align	1
  67              		.global	timer_disable_irq
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  71              		.fpu softvfp
  73              	timer_disable_irq:
  74              	.LFB1:
 135:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 136:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 137:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Disable Interrupts for a Timer.
 138:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 139:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 140:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 141:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] irq Unsigned int32. @ref tim_irq_enable. Logical OR of all interrupt
 142:../libopencm3/lib/stm32/common/timer_common_all.c **** enable bits to be cleared
 143:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 144:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 145:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_disable_irq(uint32_t timer_peripheral, uint32_t irq)
 146:../libopencm3/lib/stm32/common/timer_common_all.c **** {
  75              		.loc 1 146 1
  76              		.cfi_startproc
  77              		@ args = 0, pretend = 0, frame = 8
  78              		@ frame_needed = 1, uses_anonymous_args = 0
  79              		@ link register save eliminated.
  80 0000 80B4     		push	{r7}
  81              		.cfi_def_cfa_offset 4
  82              		.cfi_offset 7, -4
  83 0002 83B0     		sub	sp, sp, #12
  84              		.cfi_def_cfa_offset 16
  85 0004 00AF     		add	r7, sp, #0
  86              		.cfi_def_cfa_register 7
  87 0006 7860     		str	r0, [r7, #4]
  88 0008 3960     		str	r1, [r7]
 147:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_DIER(timer_peripheral) &= ~irq;
  89              		.loc 1 147 29
  90 000a 7B68     		ldr	r3, [r7, #4]
  91 000c 0C33     		adds	r3, r3, #12
  92 000e 1A68     		ldr	r2, [r3]
  93              		.loc 1 147 32
  94 0010 3B68     		ldr	r3, [r7]
  95 0012 DB43     		mvns	r3, r3
  96              		.loc 1 147 29
  97 0014 7968     		ldr	r1, [r7, #4]
  98 0016 0C31     		adds	r1, r1, #12
  99 0018 1340     		ands	r3, r3, r2
 100 001a 0B60     		str	r3, [r1]
 148:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 101              		.loc 1 148 1
 102 001c 00BF     		nop
 103 001e 0C37     		adds	r7, r7, #12
 104              		.cfi_def_cfa_offset 4
 105 0020 BD46     		mov	sp, r7
 106              		.cfi_def_cfa_register 13
 107              		@ sp needed
 108 0022 80BC     		pop	{r7}
 109              		.cfi_restore 7
 110              		.cfi_def_cfa_offset 0
 111 0024 7047     		bx	lr
 112              		.cfi_endproc
 113              	.LFE1:
 115              		.section	.text.timer_interrupt_source,"ax",%progbits
 116              		.align	1
 117              		.global	timer_interrupt_source
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 121              		.fpu softvfp
 123              	timer_interrupt_source:
 124              	.LFB2:
 149:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 150:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 151:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Return Interrupt Source.
 152:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 153:../libopencm3/lib/stm32/common/timer_common_all.c **** Returns true if the specified interrupt flag (UIF, TIF or CCxIF, with BIF or
 154:../libopencm3/lib/stm32/common/timer_common_all.c **** COMIF for advanced timers) was set and the interrupt was enabled. If the
 155:../libopencm3/lib/stm32/common/timer_common_all.c **** specified flag is not an interrupt flag, the function returns false.
 156:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 157:../libopencm3/lib/stm32/common/timer_common_all.c **** @todo Timers 6-7, 9-14 have fewer interrupts, but invalid flags are not caught
 158:../libopencm3/lib/stm32/common/timer_common_all.c **** here.
 159:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 160:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 161:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 162:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] flag Unsigned int32. Status register flag  @ref tim_sr_values.
 163:../libopencm3/lib/stm32/common/timer_common_all.c **** @returns boolean: flag set.
 164:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 165:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 166:../libopencm3/lib/stm32/common/timer_common_all.c **** bool timer_interrupt_source(uint32_t timer_peripheral, uint32_t flag)
 167:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 125              		.loc 1 167 1
 126              		.cfi_startproc
 127              		@ args = 0, pretend = 0, frame = 8
 128              		@ frame_needed = 1, uses_anonymous_args = 0
 129              		@ link register save eliminated.
 130 0000 80B4     		push	{r7}
 131              		.cfi_def_cfa_offset 4
 132              		.cfi_offset 7, -4
 133 0002 83B0     		sub	sp, sp, #12
 134              		.cfi_def_cfa_offset 16
 135 0004 00AF     		add	r7, sp, #0
 136              		.cfi_def_cfa_register 7
 137 0006 7860     		str	r0, [r7, #4]
 138 0008 3960     		str	r1, [r7]
 168:../libopencm3/lib/stm32/common/timer_common_all.c **** /* flag not set or interrupt disabled or not an interrupt source */
 169:../libopencm3/lib/stm32/common/timer_common_all.c **** 	if (((TIM_SR(timer_peripheral) &
 139              		.loc 1 169 8
 140 000a 7B68     		ldr	r3, [r7, #4]
 141 000c 1033     		adds	r3, r3, #16
 142 000e 1A68     		ldr	r2, [r3]
 170:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_DIER(timer_peripheral) & flag) == 0) ||
 143              		.loc 1 170 3
 144 0010 7B68     		ldr	r3, [r7, #4]
 145 0012 0C33     		adds	r3, r3, #12
 146 0014 1B68     		ldr	r3, [r3]
 169:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_DIER(timer_peripheral) & flag) == 0) ||
 147              		.loc 1 169 33
 148 0016 1A40     		ands	r2, r2, r3
 149              		.loc 1 170 30
 150 0018 3B68     		ldr	r3, [r7]
 151 001a 1340     		ands	r3, r3, r2
 169:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_DIER(timer_peripheral) & flag) == 0) ||
 152              		.loc 1 169 5
 153 001c 002B     		cmp	r3, #0
 154 001e 02D0     		beq	.L4
 155              		.loc 1 170 44
 156 0020 3B68     		ldr	r3, [r7]
 157 0022 802B     		cmp	r3, #128
 158 0024 01D9     		bls	.L5
 159              	.L4:
 171:../libopencm3/lib/stm32/common/timer_common_all.c **** 		(flag > TIM_SR_BIF)) {
 172:../libopencm3/lib/stm32/common/timer_common_all.c **** 		return false;
 160              		.loc 1 172 10
 161 0026 0023     		movs	r3, #0
 162 0028 00E0     		b	.L6
 163              	.L5:
 173:../libopencm3/lib/stm32/common/timer_common_all.c **** 	}
 174:../libopencm3/lib/stm32/common/timer_common_all.c **** 	return true;
 164              		.loc 1 174 9
 165 002a 0123     		movs	r3, #1
 166              	.L6:
 175:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 167              		.loc 1 175 1
 168 002c 1846     		mov	r0, r3
 169 002e 0C37     		adds	r7, r7, #12
 170              		.cfi_def_cfa_offset 4
 171 0030 BD46     		mov	sp, r7
 172              		.cfi_def_cfa_register 13
 173              		@ sp needed
 174 0032 80BC     		pop	{r7}
 175              		.cfi_restore 7
 176              		.cfi_def_cfa_offset 0
 177 0034 7047     		bx	lr
 178              		.cfi_endproc
 179              	.LFE2:
 181              		.section	.text.timer_get_flag,"ax",%progbits
 182              		.align	1
 183              		.global	timer_get_flag
 184              		.syntax unified
 185              		.thumb
 186              		.thumb_func
 187              		.fpu softvfp
 189              	timer_get_flag:
 190              	.LFB3:
 176:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 177:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 178:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Read a Status Flag.
 179:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 180:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 181:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 182:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] flag Unsigned int32. Status register flag  @ref tim_sr_values.
 183:../libopencm3/lib/stm32/common/timer_common_all.c **** @returns boolean: flag set.
 184:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 185:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 186:../libopencm3/lib/stm32/common/timer_common_all.c **** bool timer_get_flag(uint32_t timer_peripheral, uint32_t flag)
 187:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 191              		.loc 1 187 1
 192              		.cfi_startproc
 193              		@ args = 0, pretend = 0, frame = 8
 194              		@ frame_needed = 1, uses_anonymous_args = 0
 195              		@ link register save eliminated.
 196 0000 80B4     		push	{r7}
 197              		.cfi_def_cfa_offset 4
 198              		.cfi_offset 7, -4
 199 0002 83B0     		sub	sp, sp, #12
 200              		.cfi_def_cfa_offset 16
 201 0004 00AF     		add	r7, sp, #0
 202              		.cfi_def_cfa_register 7
 203 0006 7860     		str	r0, [r7, #4]
 204 0008 3960     		str	r1, [r7]
 188:../libopencm3/lib/stm32/common/timer_common_all.c **** 	if ((TIM_SR(timer_peripheral) & flag) != 0) {
 205              		.loc 1 188 7
 206 000a 7B68     		ldr	r3, [r7, #4]
 207 000c 1033     		adds	r3, r3, #16
 208 000e 1A68     		ldr	r2, [r3]
 209              		.loc 1 188 32
 210 0010 3B68     		ldr	r3, [r7]
 211 0012 1340     		ands	r3, r3, r2
 212              		.loc 1 188 5
 213 0014 002B     		cmp	r3, #0
 214 0016 01D0     		beq	.L8
 189:../libopencm3/lib/stm32/common/timer_common_all.c **** 		return true;
 215              		.loc 1 189 10
 216 0018 0123     		movs	r3, #1
 217 001a 00E0     		b	.L9
 218              	.L8:
 190:../libopencm3/lib/stm32/common/timer_common_all.c **** 	}
 191:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 192:../libopencm3/lib/stm32/common/timer_common_all.c **** 	return false;
 219              		.loc 1 192 9
 220 001c 0023     		movs	r3, #0
 221              	.L9:
 193:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 222              		.loc 1 193 1
 223 001e 1846     		mov	r0, r3
 224 0020 0C37     		adds	r7, r7, #12
 225              		.cfi_def_cfa_offset 4
 226 0022 BD46     		mov	sp, r7
 227              		.cfi_def_cfa_register 13
 228              		@ sp needed
 229 0024 80BC     		pop	{r7}
 230              		.cfi_restore 7
 231              		.cfi_def_cfa_offset 0
 232 0026 7047     		bx	lr
 233              		.cfi_endproc
 234              	.LFE3:
 236              		.section	.text.timer_clear_flag,"ax",%progbits
 237              		.align	1
 238              		.global	timer_clear_flag
 239              		.syntax unified
 240              		.thumb
 241              		.thumb_func
 242              		.fpu softvfp
 244              	timer_clear_flag:
 245              	.LFB4:
 194:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 195:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 196:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Clear a Status Flag.
 197:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 198:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 199:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 200:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] flag Unsigned int32. @ref tim_sr_values. Status register flag.
 201:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 202:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 203:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_clear_flag(uint32_t timer_peripheral, uint32_t flag)
 204:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 246              		.loc 1 204 1
 247              		.cfi_startproc
 248              		@ args = 0, pretend = 0, frame = 8
 249              		@ frame_needed = 1, uses_anonymous_args = 0
 250              		@ link register save eliminated.
 251 0000 80B4     		push	{r7}
 252              		.cfi_def_cfa_offset 4
 253              		.cfi_offset 7, -4
 254 0002 83B0     		sub	sp, sp, #12
 255              		.cfi_def_cfa_offset 16
 256 0004 00AF     		add	r7, sp, #0
 257              		.cfi_def_cfa_register 7
 258 0006 7860     		str	r0, [r7, #4]
 259 0008 3960     		str	r1, [r7]
 205:../libopencm3/lib/stm32/common/timer_common_all.c **** 	/* All defined bits are rc_w0 */
 206:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_SR(timer_peripheral) = ~flag;
 260              		.loc 1 206 2
 261 000a 7B68     		ldr	r3, [r7, #4]
 262 000c 1033     		adds	r3, r3, #16
 263 000e 1A46     		mov	r2, r3
 264              		.loc 1 206 29
 265 0010 3B68     		ldr	r3, [r7]
 266 0012 DB43     		mvns	r3, r3
 267              		.loc 1 206 27
 268 0014 1360     		str	r3, [r2]
 207:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 269              		.loc 1 207 1
 270 0016 00BF     		nop
 271 0018 0C37     		adds	r7, r7, #12
 272              		.cfi_def_cfa_offset 4
 273 001a BD46     		mov	sp, r7
 274              		.cfi_def_cfa_register 13
 275              		@ sp needed
 276 001c 80BC     		pop	{r7}
 277              		.cfi_restore 7
 278              		.cfi_def_cfa_offset 0
 279 001e 7047     		bx	lr
 280              		.cfi_endproc
 281              	.LFE4:
 283              		.section	.text.timer_set_mode,"ax",%progbits
 284              		.align	1
 285              		.global	timer_set_mode
 286              		.syntax unified
 287              		.thumb
 288              		.thumb_func
 289              		.fpu softvfp
 291              	timer_set_mode:
 292              	.LFB5:
 208:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 209:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 210:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Set the Timer Mode.
 211:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 212:../libopencm3/lib/stm32/common/timer_common_all.c **** The modes are:
 213:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 214:../libopencm3/lib/stm32/common/timer_common_all.c **** @li Clock divider ratio (to form the sampling clock for the input filters,
 215:../libopencm3/lib/stm32/common/timer_common_all.c **** and the dead-time clock in the advanced timers 1 and 8)
 216:../libopencm3/lib/stm32/common/timer_common_all.c **** @li Edge/centre alignment
 217:../libopencm3/lib/stm32/common/timer_common_all.c **** @li Count direction
 218:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 219:../libopencm3/lib/stm32/common/timer_common_all.c **** The alignment and count direction are effective only for timers 1 to 5 and 8
 220:../libopencm3/lib/stm32/common/timer_common_all.c **** while the clock divider ratio is effective for all timers except 6,7
 221:../libopencm3/lib/stm32/common/timer_common_all.c **** The remaining timers are limited hardware timers which do not support these mode
 222:../libopencm3/lib/stm32/common/timer_common_all.c **** settings.
 223:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 224:../libopencm3/lib/stm32/common/timer_common_all.c **** @note: When center alignment mode is selected, count direction is controlled by
 225:../libopencm3/lib/stm32/common/timer_common_all.c **** hardware and cannot be written. The count direction setting has no effect
 226:../libopencm3/lib/stm32/common/timer_common_all.c **** in this case.
 227:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 228:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 229:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base (TIM1, TIM2 ... TIM5, TIM8)
 230:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] clock_div Unsigned int32. Clock Divider Ratio in bits 8,9: @ref
 231:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_x_cr1_cdr
 232:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] alignment Unsigned int32. Alignment bits in 5,6: @ref tim_x_cr1_cms
 233:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] direction Unsigned int32. Count direction in bit 4,: @ref
 234:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_x_cr1_dir
 235:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 236:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 237:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_mode(uint32_t timer_peripheral, uint32_t clock_div,
 238:../libopencm3/lib/stm32/common/timer_common_all.c **** 		    uint32_t alignment, uint32_t direction)
 239:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 293              		.loc 1 239 1
 294              		.cfi_startproc
 295              		@ args = 0, pretend = 0, frame = 24
 296              		@ frame_needed = 1, uses_anonymous_args = 0
 297              		@ link register save eliminated.
 298 0000 80B4     		push	{r7}
 299              		.cfi_def_cfa_offset 4
 300              		.cfi_offset 7, -4
 301 0002 87B0     		sub	sp, sp, #28
 302              		.cfi_def_cfa_offset 32
 303 0004 00AF     		add	r7, sp, #0
 304              		.cfi_def_cfa_register 7
 305 0006 F860     		str	r0, [r7, #12]
 306 0008 B960     		str	r1, [r7, #8]
 307 000a 7A60     		str	r2, [r7, #4]
 308 000c 3B60     		str	r3, [r7]
 240:../libopencm3/lib/stm32/common/timer_common_all.c **** 	uint32_t cr1;
 241:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 242:../libopencm3/lib/stm32/common/timer_common_all.c **** 	cr1 = TIM_CR1(timer_peripheral);
 309              		.loc 1 242 8
 310 000e FB68     		ldr	r3, [r7, #12]
 311              		.loc 1 242 6
 312 0010 1B68     		ldr	r3, [r3]
 313 0012 7B61     		str	r3, [r7, #20]
 243:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 244:../libopencm3/lib/stm32/common/timer_common_all.c **** 	cr1 &= ~(TIM_CR1_CKD_CK_INT_MASK | TIM_CR1_CMS_MASK | TIM_CR1_DIR_DOWN);
 314              		.loc 1 244 6
 315 0014 7B69     		ldr	r3, [r7, #20]
 316 0016 23F45C73 		bic	r3, r3, #880
 317 001a 7B61     		str	r3, [r7, #20]
 245:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 246:../libopencm3/lib/stm32/common/timer_common_all.c **** 	cr1 |= clock_div | alignment | direction;
 318              		.loc 1 246 19
 319 001c BA68     		ldr	r2, [r7, #8]
 320 001e 7B68     		ldr	r3, [r7, #4]
 321 0020 1A43     		orrs	r2, r2, r3
 322              		.loc 1 246 31
 323 0022 3B68     		ldr	r3, [r7]
 324 0024 1343     		orrs	r3, r3, r2
 325              		.loc 1 246 6
 326 0026 7A69     		ldr	r2, [r7, #20]
 327 0028 1343     		orrs	r3, r3, r2
 328 002a 7B61     		str	r3, [r7, #20]
 247:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 248:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR1(timer_peripheral) = cr1;
 329              		.loc 1 248 2
 330 002c FB68     		ldr	r3, [r7, #12]
 331              		.loc 1 248 28
 332 002e 7A69     		ldr	r2, [r7, #20]
 333 0030 1A60     		str	r2, [r3]
 249:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 334              		.loc 1 249 1
 335 0032 00BF     		nop
 336 0034 1C37     		adds	r7, r7, #28
 337              		.cfi_def_cfa_offset 4
 338 0036 BD46     		mov	sp, r7
 339              		.cfi_def_cfa_register 13
 340              		@ sp needed
 341 0038 80BC     		pop	{r7}
 342              		.cfi_restore 7
 343              		.cfi_def_cfa_offset 0
 344 003a 7047     		bx	lr
 345              		.cfi_endproc
 346              	.LFE5:
 348              		.section	.text.timer_set_clock_division,"ax",%progbits
 349              		.align	1
 350              		.global	timer_set_clock_division
 351              		.syntax unified
 352              		.thumb
 353              		.thumb_func
 354              		.fpu softvfp
 356              	timer_set_clock_division:
 357              	.LFB6:
 250:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 251:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 252:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Set Input Filter and Dead-time Clock Divider Ratio.
 253:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 254:../libopencm3/lib/stm32/common/timer_common_all.c **** This forms the sampling clock for the input filters and the dead-time clock
 255:../libopencm3/lib/stm32/common/timer_common_all.c **** in the advanced timers 1 and 8, by division from the timer clock.
 256:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 257:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 258:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 259:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] clock_div Unsigned int32. Clock Divider Ratio in bits 8,9: @ref
 260:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_x_cr1_cdr
 261:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 262:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 263:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_clock_division(uint32_t timer_peripheral, uint32_t clock_div)
 264:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 358              		.loc 1 264 1
 359              		.cfi_startproc
 360              		@ args = 0, pretend = 0, frame = 8
 361              		@ frame_needed = 1, uses_anonymous_args = 0
 362              		@ link register save eliminated.
 363 0000 80B4     		push	{r7}
 364              		.cfi_def_cfa_offset 4
 365              		.cfi_offset 7, -4
 366 0002 83B0     		sub	sp, sp, #12
 367              		.cfi_def_cfa_offset 16
 368 0004 00AF     		add	r7, sp, #0
 369              		.cfi_def_cfa_register 7
 370 0006 7860     		str	r0, [r7, #4]
 371 0008 3960     		str	r1, [r7]
 265:../libopencm3/lib/stm32/common/timer_common_all.c **** 	clock_div &= TIM_CR1_CKD_CK_INT_MASK;
 372              		.loc 1 265 12
 373 000a 3B68     		ldr	r3, [r7]
 374 000c 03F44073 		and	r3, r3, #768
 375 0010 3B60     		str	r3, [r7]
 266:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR1(timer_peripheral) &= ~TIM_CR1_CKD_CK_INT_MASK;
 376              		.loc 1 266 28
 377 0012 7B68     		ldr	r3, [r7, #4]
 378 0014 1A68     		ldr	r2, [r3]
 379 0016 7B68     		ldr	r3, [r7, #4]
 380 0018 22F44072 		bic	r2, r2, #768
 381 001c 1A60     		str	r2, [r3]
 267:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR1(timer_peripheral) |= clock_div;
 382              		.loc 1 267 28
 383 001e 7B68     		ldr	r3, [r7, #4]
 384 0020 1968     		ldr	r1, [r3]
 385 0022 7B68     		ldr	r3, [r7, #4]
 386 0024 3A68     		ldr	r2, [r7]
 387 0026 0A43     		orrs	r2, r2, r1
 388 0028 1A60     		str	r2, [r3]
 268:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 389              		.loc 1 268 1
 390 002a 00BF     		nop
 391 002c 0C37     		adds	r7, r7, #12
 392              		.cfi_def_cfa_offset 4
 393 002e BD46     		mov	sp, r7
 394              		.cfi_def_cfa_register 13
 395              		@ sp needed
 396 0030 80BC     		pop	{r7}
 397              		.cfi_restore 7
 398              		.cfi_def_cfa_offset 0
 399 0032 7047     		bx	lr
 400              		.cfi_endproc
 401              	.LFE6:
 403              		.section	.text.timer_enable_preload,"ax",%progbits
 404              		.align	1
 405              		.global	timer_enable_preload
 406              		.syntax unified
 407              		.thumb
 408              		.thumb_func
 409              		.fpu softvfp
 411              	timer_enable_preload:
 412              	.LFB7:
 269:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 270:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 271:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Enable Auto-Reload Buffering.
 272:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 273:../libopencm3/lib/stm32/common/timer_common_all.c **** During counter operation this causes the counter to be loaded from its
 274:../libopencm3/lib/stm32/common/timer_common_all.c **** auto-reload register only at the next update event.
 275:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 276:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 277:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 278:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 279:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 280:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_enable_preload(uint32_t timer_peripheral)
 281:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 413              		.loc 1 281 1
 414              		.cfi_startproc
 415              		@ args = 0, pretend = 0, frame = 8
 416              		@ frame_needed = 1, uses_anonymous_args = 0
 417              		@ link register save eliminated.
 418 0000 80B4     		push	{r7}
 419              		.cfi_def_cfa_offset 4
 420              		.cfi_offset 7, -4
 421 0002 83B0     		sub	sp, sp, #12
 422              		.cfi_def_cfa_offset 16
 423 0004 00AF     		add	r7, sp, #0
 424              		.cfi_def_cfa_register 7
 425 0006 7860     		str	r0, [r7, #4]
 282:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR1(timer_peripheral) |= TIM_CR1_ARPE;
 426              		.loc 1 282 28
 427 0008 7B68     		ldr	r3, [r7, #4]
 428 000a 1A68     		ldr	r2, [r3]
 429 000c 7B68     		ldr	r3, [r7, #4]
 430 000e 42F08002 		orr	r2, r2, #128
 431 0012 1A60     		str	r2, [r3]
 283:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 432              		.loc 1 283 1
 433 0014 00BF     		nop
 434 0016 0C37     		adds	r7, r7, #12
 435              		.cfi_def_cfa_offset 4
 436 0018 BD46     		mov	sp, r7
 437              		.cfi_def_cfa_register 13
 438              		@ sp needed
 439 001a 80BC     		pop	{r7}
 440              		.cfi_restore 7
 441              		.cfi_def_cfa_offset 0
 442 001c 7047     		bx	lr
 443              		.cfi_endproc
 444              	.LFE7:
 446              		.section	.text.timer_disable_preload,"ax",%progbits
 447              		.align	1
 448              		.global	timer_disable_preload
 449              		.syntax unified
 450              		.thumb
 451              		.thumb_func
 452              		.fpu softvfp
 454              	timer_disable_preload:
 455              	.LFB8:
 284:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 285:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 286:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Disable Auto-Reload Buffering.
 287:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 288:../libopencm3/lib/stm32/common/timer_common_all.c **** This causes the counter to be loaded immediately with a new count value when the
 289:../libopencm3/lib/stm32/common/timer_common_all.c **** auto-reload register is written, so that the new value becomes effective for the
 290:../libopencm3/lib/stm32/common/timer_common_all.c **** current count cycle rather than for the cycle following an update event.
 291:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 292:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 293:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 294:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 295:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 296:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_disable_preload(uint32_t timer_peripheral)
 297:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 456              		.loc 1 297 1
 457              		.cfi_startproc
 458              		@ args = 0, pretend = 0, frame = 8
 459              		@ frame_needed = 1, uses_anonymous_args = 0
 460              		@ link register save eliminated.
 461 0000 80B4     		push	{r7}
 462              		.cfi_def_cfa_offset 4
 463              		.cfi_offset 7, -4
 464 0002 83B0     		sub	sp, sp, #12
 465              		.cfi_def_cfa_offset 16
 466 0004 00AF     		add	r7, sp, #0
 467              		.cfi_def_cfa_register 7
 468 0006 7860     		str	r0, [r7, #4]
 298:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR1(timer_peripheral) &= ~TIM_CR1_ARPE;
 469              		.loc 1 298 28
 470 0008 7B68     		ldr	r3, [r7, #4]
 471 000a 1A68     		ldr	r2, [r3]
 472 000c 7B68     		ldr	r3, [r7, #4]
 473 000e 22F08002 		bic	r2, r2, #128
 474 0012 1A60     		str	r2, [r3]
 299:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 475              		.loc 1 299 1
 476 0014 00BF     		nop
 477 0016 0C37     		adds	r7, r7, #12
 478              		.cfi_def_cfa_offset 4
 479 0018 BD46     		mov	sp, r7
 480              		.cfi_def_cfa_register 13
 481              		@ sp needed
 482 001a 80BC     		pop	{r7}
 483              		.cfi_restore 7
 484              		.cfi_def_cfa_offset 0
 485 001c 7047     		bx	lr
 486              		.cfi_endproc
 487              	.LFE8:
 489              		.section	.text.timer_set_alignment,"ax",%progbits
 490              		.align	1
 491              		.global	timer_set_alignment
 492              		.syntax unified
 493              		.thumb
 494              		.thumb_func
 495              		.fpu softvfp
 497              	timer_set_alignment:
 498              	.LFB9:
 300:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 301:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 302:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Specify the counter alignment mode.
 303:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 304:../libopencm3/lib/stm32/common/timer_common_all.c **** The mode can be edge aligned or centered.
 305:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 306:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 307:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 308:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] alignment Unsigned int32. Alignment bits in 5,6: @ref tim_x_cr1_cms
 309:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 310:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 311:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_alignment(uint32_t timer_peripheral, uint32_t alignment)
 312:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 499              		.loc 1 312 1
 500              		.cfi_startproc
 501              		@ args = 0, pretend = 0, frame = 8
 502              		@ frame_needed = 1, uses_anonymous_args = 0
 503              		@ link register save eliminated.
 504 0000 80B4     		push	{r7}
 505              		.cfi_def_cfa_offset 4
 506              		.cfi_offset 7, -4
 507 0002 83B0     		sub	sp, sp, #12
 508              		.cfi_def_cfa_offset 16
 509 0004 00AF     		add	r7, sp, #0
 510              		.cfi_def_cfa_register 7
 511 0006 7860     		str	r0, [r7, #4]
 512 0008 3960     		str	r1, [r7]
 313:../libopencm3/lib/stm32/common/timer_common_all.c **** 	alignment &= TIM_CR1_CMS_MASK;
 513              		.loc 1 313 12
 514 000a 3B68     		ldr	r3, [r7]
 515 000c 03F06003 		and	r3, r3, #96
 516 0010 3B60     		str	r3, [r7]
 314:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR1(timer_peripheral) &= ~TIM_CR1_CMS_MASK;
 517              		.loc 1 314 28
 518 0012 7B68     		ldr	r3, [r7, #4]
 519 0014 1A68     		ldr	r2, [r3]
 520 0016 7B68     		ldr	r3, [r7, #4]
 521 0018 22F06002 		bic	r2, r2, #96
 522 001c 1A60     		str	r2, [r3]
 315:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR1(timer_peripheral) |= alignment;
 523              		.loc 1 315 28
 524 001e 7B68     		ldr	r3, [r7, #4]
 525 0020 1968     		ldr	r1, [r3]
 526 0022 7B68     		ldr	r3, [r7, #4]
 527 0024 3A68     		ldr	r2, [r7]
 528 0026 0A43     		orrs	r2, r2, r1
 529 0028 1A60     		str	r2, [r3]
 316:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 530              		.loc 1 316 1
 531 002a 00BF     		nop
 532 002c 0C37     		adds	r7, r7, #12
 533              		.cfi_def_cfa_offset 4
 534 002e BD46     		mov	sp, r7
 535              		.cfi_def_cfa_register 13
 536              		@ sp needed
 537 0030 80BC     		pop	{r7}
 538              		.cfi_restore 7
 539              		.cfi_def_cfa_offset 0
 540 0032 7047     		bx	lr
 541              		.cfi_endproc
 542              	.LFE9:
 544              		.section	.text.timer_direction_up,"ax",%progbits
 545              		.align	1
 546              		.global	timer_direction_up
 547              		.syntax unified
 548              		.thumb
 549              		.thumb_func
 550              		.fpu softvfp
 552              	timer_direction_up:
 553              	.LFB10:
 317:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 318:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 319:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Set the Timer to Count Up.
 320:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 321:../libopencm3/lib/stm32/common/timer_common_all.c **** This has no effect if the timer is set to center aligned.
 322:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 323:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 324:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 325:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 326:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 327:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_direction_up(uint32_t timer_peripheral)
 328:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 554              		.loc 1 328 1
 555              		.cfi_startproc
 556              		@ args = 0, pretend = 0, frame = 8
 557              		@ frame_needed = 1, uses_anonymous_args = 0
 558              		@ link register save eliminated.
 559 0000 80B4     		push	{r7}
 560              		.cfi_def_cfa_offset 4
 561              		.cfi_offset 7, -4
 562 0002 83B0     		sub	sp, sp, #12
 563              		.cfi_def_cfa_offset 16
 564 0004 00AF     		add	r7, sp, #0
 565              		.cfi_def_cfa_register 7
 566 0006 7860     		str	r0, [r7, #4]
 329:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR1(timer_peripheral) &= ~TIM_CR1_DIR_DOWN;
 567              		.loc 1 329 28
 568 0008 7B68     		ldr	r3, [r7, #4]
 569 000a 1A68     		ldr	r2, [r3]
 570 000c 7B68     		ldr	r3, [r7, #4]
 571 000e 22F01002 		bic	r2, r2, #16
 572 0012 1A60     		str	r2, [r3]
 330:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 573              		.loc 1 330 1
 574 0014 00BF     		nop
 575 0016 0C37     		adds	r7, r7, #12
 576              		.cfi_def_cfa_offset 4
 577 0018 BD46     		mov	sp, r7
 578              		.cfi_def_cfa_register 13
 579              		@ sp needed
 580 001a 80BC     		pop	{r7}
 581              		.cfi_restore 7
 582              		.cfi_def_cfa_offset 0
 583 001c 7047     		bx	lr
 584              		.cfi_endproc
 585              	.LFE10:
 587              		.section	.text.timer_direction_down,"ax",%progbits
 588              		.align	1
 589              		.global	timer_direction_down
 590              		.syntax unified
 591              		.thumb
 592              		.thumb_func
 593              		.fpu softvfp
 595              	timer_direction_down:
 596              	.LFB11:
 331:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 332:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 333:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Set the Timer to Count Down.
 334:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 335:../libopencm3/lib/stm32/common/timer_common_all.c **** This has no effect if the timer is set to center aligned.
 336:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 337:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 338:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 339:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 340:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 341:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_direction_down(uint32_t timer_peripheral)
 342:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 597              		.loc 1 342 1
 598              		.cfi_startproc
 599              		@ args = 0, pretend = 0, frame = 8
 600              		@ frame_needed = 1, uses_anonymous_args = 0
 601              		@ link register save eliminated.
 602 0000 80B4     		push	{r7}
 603              		.cfi_def_cfa_offset 4
 604              		.cfi_offset 7, -4
 605 0002 83B0     		sub	sp, sp, #12
 606              		.cfi_def_cfa_offset 16
 607 0004 00AF     		add	r7, sp, #0
 608              		.cfi_def_cfa_register 7
 609 0006 7860     		str	r0, [r7, #4]
 343:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR1(timer_peripheral) |= TIM_CR1_DIR_DOWN;
 610              		.loc 1 343 28
 611 0008 7B68     		ldr	r3, [r7, #4]
 612 000a 1A68     		ldr	r2, [r3]
 613 000c 7B68     		ldr	r3, [r7, #4]
 614 000e 42F01002 		orr	r2, r2, #16
 615 0012 1A60     		str	r2, [r3]
 344:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 616              		.loc 1 344 1
 617 0014 00BF     		nop
 618 0016 0C37     		adds	r7, r7, #12
 619              		.cfi_def_cfa_offset 4
 620 0018 BD46     		mov	sp, r7
 621              		.cfi_def_cfa_register 13
 622              		@ sp needed
 623 001a 80BC     		pop	{r7}
 624              		.cfi_restore 7
 625              		.cfi_def_cfa_offset 0
 626 001c 7047     		bx	lr
 627              		.cfi_endproc
 628              	.LFE11:
 630              		.section	.text.timer_one_shot_mode,"ax",%progbits
 631              		.align	1
 632              		.global	timer_one_shot_mode
 633              		.syntax unified
 634              		.thumb
 635              		.thumb_func
 636              		.fpu softvfp
 638              	timer_one_shot_mode:
 639              	.LFB12:
 345:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 346:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 347:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Enable the Timer for One Cycle and Stop.
 348:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 349:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 350:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 351:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 352:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 353:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_one_shot_mode(uint32_t timer_peripheral)
 354:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 640              		.loc 1 354 1
 641              		.cfi_startproc
 642              		@ args = 0, pretend = 0, frame = 8
 643              		@ frame_needed = 1, uses_anonymous_args = 0
 644              		@ link register save eliminated.
 645 0000 80B4     		push	{r7}
 646              		.cfi_def_cfa_offset 4
 647              		.cfi_offset 7, -4
 648 0002 83B0     		sub	sp, sp, #12
 649              		.cfi_def_cfa_offset 16
 650 0004 00AF     		add	r7, sp, #0
 651              		.cfi_def_cfa_register 7
 652 0006 7860     		str	r0, [r7, #4]
 355:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR1(timer_peripheral) |= TIM_CR1_OPM;
 653              		.loc 1 355 28
 654 0008 7B68     		ldr	r3, [r7, #4]
 655 000a 1A68     		ldr	r2, [r3]
 656 000c 7B68     		ldr	r3, [r7, #4]
 657 000e 42F00802 		orr	r2, r2, #8
 658 0012 1A60     		str	r2, [r3]
 356:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 659              		.loc 1 356 1
 660 0014 00BF     		nop
 661 0016 0C37     		adds	r7, r7, #12
 662              		.cfi_def_cfa_offset 4
 663 0018 BD46     		mov	sp, r7
 664              		.cfi_def_cfa_register 13
 665              		@ sp needed
 666 001a 80BC     		pop	{r7}
 667              		.cfi_restore 7
 668              		.cfi_def_cfa_offset 0
 669 001c 7047     		bx	lr
 670              		.cfi_endproc
 671              	.LFE12:
 673              		.section	.text.timer_continuous_mode,"ax",%progbits
 674              		.align	1
 675              		.global	timer_continuous_mode
 676              		.syntax unified
 677              		.thumb
 678              		.thumb_func
 679              		.fpu softvfp
 681              	timer_continuous_mode:
 682              	.LFB13:
 357:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 358:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 359:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Enable the Timer to Run Continuously.
 360:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 361:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 362:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 363:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 364:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 365:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_continuous_mode(uint32_t timer_peripheral)
 366:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 683              		.loc 1 366 1
 684              		.cfi_startproc
 685              		@ args = 0, pretend = 0, frame = 8
 686              		@ frame_needed = 1, uses_anonymous_args = 0
 687              		@ link register save eliminated.
 688 0000 80B4     		push	{r7}
 689              		.cfi_def_cfa_offset 4
 690              		.cfi_offset 7, -4
 691 0002 83B0     		sub	sp, sp, #12
 692              		.cfi_def_cfa_offset 16
 693 0004 00AF     		add	r7, sp, #0
 694              		.cfi_def_cfa_register 7
 695 0006 7860     		str	r0, [r7, #4]
 367:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR1(timer_peripheral) &= ~TIM_CR1_OPM;
 696              		.loc 1 367 28
 697 0008 7B68     		ldr	r3, [r7, #4]
 698 000a 1A68     		ldr	r2, [r3]
 699 000c 7B68     		ldr	r3, [r7, #4]
 700 000e 22F00802 		bic	r2, r2, #8
 701 0012 1A60     		str	r2, [r3]
 368:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 702              		.loc 1 368 1
 703 0014 00BF     		nop
 704 0016 0C37     		adds	r7, r7, #12
 705              		.cfi_def_cfa_offset 4
 706 0018 BD46     		mov	sp, r7
 707              		.cfi_def_cfa_register 13
 708              		@ sp needed
 709 001a 80BC     		pop	{r7}
 710              		.cfi_restore 7
 711              		.cfi_def_cfa_offset 0
 712 001c 7047     		bx	lr
 713              		.cfi_endproc
 714              	.LFE13:
 716              		.section	.text.timer_update_on_any,"ax",%progbits
 717              		.align	1
 718              		.global	timer_update_on_any
 719              		.syntax unified
 720              		.thumb
 721              		.thumb_func
 722              		.fpu softvfp
 724              	timer_update_on_any:
 725              	.LFB14:
 369:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 370:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 371:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Set the Timer to Generate Update IRQ or DMA on any Event.
 372:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 373:../libopencm3/lib/stm32/common/timer_common_all.c **** The events which will generate an interrupt or DMA request can be
 374:../libopencm3/lib/stm32/common/timer_common_all.c **** @li a counter underflow/overflow,
 375:../libopencm3/lib/stm32/common/timer_common_all.c **** @li a forced update,
 376:../libopencm3/lib/stm32/common/timer_common_all.c **** @li an event from the slave mode controller.
 377:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 378:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 379:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 380:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 381:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 382:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_update_on_any(uint32_t timer_peripheral)
 383:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 726              		.loc 1 383 1
 727              		.cfi_startproc
 728              		@ args = 0, pretend = 0, frame = 8
 729              		@ frame_needed = 1, uses_anonymous_args = 0
 730              		@ link register save eliminated.
 731 0000 80B4     		push	{r7}
 732              		.cfi_def_cfa_offset 4
 733              		.cfi_offset 7, -4
 734 0002 83B0     		sub	sp, sp, #12
 735              		.cfi_def_cfa_offset 16
 736 0004 00AF     		add	r7, sp, #0
 737              		.cfi_def_cfa_register 7
 738 0006 7860     		str	r0, [r7, #4]
 384:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR1(timer_peripheral) &= ~TIM_CR1_URS;
 739              		.loc 1 384 28
 740 0008 7B68     		ldr	r3, [r7, #4]
 741 000a 1A68     		ldr	r2, [r3]
 742 000c 7B68     		ldr	r3, [r7, #4]
 743 000e 22F00402 		bic	r2, r2, #4
 744 0012 1A60     		str	r2, [r3]
 385:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 745              		.loc 1 385 1
 746 0014 00BF     		nop
 747 0016 0C37     		adds	r7, r7, #12
 748              		.cfi_def_cfa_offset 4
 749 0018 BD46     		mov	sp, r7
 750              		.cfi_def_cfa_register 13
 751              		@ sp needed
 752 001a 80BC     		pop	{r7}
 753              		.cfi_restore 7
 754              		.cfi_def_cfa_offset 0
 755 001c 7047     		bx	lr
 756              		.cfi_endproc
 757              	.LFE14:
 759              		.section	.text.timer_update_on_overflow,"ax",%progbits
 760              		.align	1
 761              		.global	timer_update_on_overflow
 762              		.syntax unified
 763              		.thumb
 764              		.thumb_func
 765              		.fpu softvfp
 767              	timer_update_on_overflow:
 768              	.LFB15:
 386:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 387:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 388:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Set the Timer to Generate Update IRQ or DMA only from Under/Overflow
 389:../libopencm3/lib/stm32/common/timer_common_all.c **** Events.
 390:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 391:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 392:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 393:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 394:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 395:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_update_on_overflow(uint32_t timer_peripheral)
 396:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 769              		.loc 1 396 1
 770              		.cfi_startproc
 771              		@ args = 0, pretend = 0, frame = 8
 772              		@ frame_needed = 1, uses_anonymous_args = 0
 773              		@ link register save eliminated.
 774 0000 80B4     		push	{r7}
 775              		.cfi_def_cfa_offset 4
 776              		.cfi_offset 7, -4
 777 0002 83B0     		sub	sp, sp, #12
 778              		.cfi_def_cfa_offset 16
 779 0004 00AF     		add	r7, sp, #0
 780              		.cfi_def_cfa_register 7
 781 0006 7860     		str	r0, [r7, #4]
 397:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR1(timer_peripheral) |= TIM_CR1_URS;
 782              		.loc 1 397 28
 783 0008 7B68     		ldr	r3, [r7, #4]
 784 000a 1A68     		ldr	r2, [r3]
 785 000c 7B68     		ldr	r3, [r7, #4]
 786 000e 42F00402 		orr	r2, r2, #4
 787 0012 1A60     		str	r2, [r3]
 398:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 788              		.loc 1 398 1
 789 0014 00BF     		nop
 790 0016 0C37     		adds	r7, r7, #12
 791              		.cfi_def_cfa_offset 4
 792 0018 BD46     		mov	sp, r7
 793              		.cfi_def_cfa_register 13
 794              		@ sp needed
 795 001a 80BC     		pop	{r7}
 796              		.cfi_restore 7
 797              		.cfi_def_cfa_offset 0
 798 001c 7047     		bx	lr
 799              		.cfi_endproc
 800              	.LFE15:
 802              		.section	.text.timer_enable_update_event,"ax",%progbits
 803              		.align	1
 804              		.global	timer_enable_update_event
 805              		.syntax unified
 806              		.thumb
 807              		.thumb_func
 808              		.fpu softvfp
 810              	timer_enable_update_event:
 811              	.LFB16:
 399:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 400:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 401:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Enable Timer Update Events.
 402:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 403:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 404:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 405:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 406:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 407:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_enable_update_event(uint32_t timer_peripheral)
 408:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 812              		.loc 1 408 1
 813              		.cfi_startproc
 814              		@ args = 0, pretend = 0, frame = 8
 815              		@ frame_needed = 1, uses_anonymous_args = 0
 816              		@ link register save eliminated.
 817 0000 80B4     		push	{r7}
 818              		.cfi_def_cfa_offset 4
 819              		.cfi_offset 7, -4
 820 0002 83B0     		sub	sp, sp, #12
 821              		.cfi_def_cfa_offset 16
 822 0004 00AF     		add	r7, sp, #0
 823              		.cfi_def_cfa_register 7
 824 0006 7860     		str	r0, [r7, #4]
 409:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR1(timer_peripheral) &= ~TIM_CR1_UDIS;
 825              		.loc 1 409 28
 826 0008 7B68     		ldr	r3, [r7, #4]
 827 000a 1A68     		ldr	r2, [r3]
 828 000c 7B68     		ldr	r3, [r7, #4]
 829 000e 22F00202 		bic	r2, r2, #2
 830 0012 1A60     		str	r2, [r3]
 410:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 831              		.loc 1 410 1
 832 0014 00BF     		nop
 833 0016 0C37     		adds	r7, r7, #12
 834              		.cfi_def_cfa_offset 4
 835 0018 BD46     		mov	sp, r7
 836              		.cfi_def_cfa_register 13
 837              		@ sp needed
 838 001a 80BC     		pop	{r7}
 839              		.cfi_restore 7
 840              		.cfi_def_cfa_offset 0
 841 001c 7047     		bx	lr
 842              		.cfi_endproc
 843              	.LFE16:
 845              		.section	.text.timer_disable_update_event,"ax",%progbits
 846              		.align	1
 847              		.global	timer_disable_update_event
 848              		.syntax unified
 849              		.thumb
 850              		.thumb_func
 851              		.fpu softvfp
 853              	timer_disable_update_event:
 854              	.LFB17:
 411:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 412:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 413:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Disable Timer Update Events.
 414:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 415:../libopencm3/lib/stm32/common/timer_common_all.c **** Update events are not generated and the shadow registers keep their values.
 416:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 417:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 418:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 419:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 420:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 421:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_disable_update_event(uint32_t timer_peripheral)
 422:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 855              		.loc 1 422 1
 856              		.cfi_startproc
 857              		@ args = 0, pretend = 0, frame = 8
 858              		@ frame_needed = 1, uses_anonymous_args = 0
 859              		@ link register save eliminated.
 860 0000 80B4     		push	{r7}
 861              		.cfi_def_cfa_offset 4
 862              		.cfi_offset 7, -4
 863 0002 83B0     		sub	sp, sp, #12
 864              		.cfi_def_cfa_offset 16
 865 0004 00AF     		add	r7, sp, #0
 866              		.cfi_def_cfa_register 7
 867 0006 7860     		str	r0, [r7, #4]
 423:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR1(timer_peripheral) |= TIM_CR1_UDIS;
 868              		.loc 1 423 28
 869 0008 7B68     		ldr	r3, [r7, #4]
 870 000a 1A68     		ldr	r2, [r3]
 871 000c 7B68     		ldr	r3, [r7, #4]
 872 000e 42F00202 		orr	r2, r2, #2
 873 0012 1A60     		str	r2, [r3]
 424:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 874              		.loc 1 424 1
 875 0014 00BF     		nop
 876 0016 0C37     		adds	r7, r7, #12
 877              		.cfi_def_cfa_offset 4
 878 0018 BD46     		mov	sp, r7
 879              		.cfi_def_cfa_register 13
 880              		@ sp needed
 881 001a 80BC     		pop	{r7}
 882              		.cfi_restore 7
 883              		.cfi_def_cfa_offset 0
 884 001c 7047     		bx	lr
 885              		.cfi_endproc
 886              	.LFE17:
 888              		.section	.text.timer_enable_counter,"ax",%progbits
 889              		.align	1
 890              		.global	timer_enable_counter
 891              		.syntax unified
 892              		.thumb
 893              		.thumb_func
 894              		.fpu softvfp
 896              	timer_enable_counter:
 897              	.LFB18:
 425:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 426:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 427:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Enable the timer to start counting.
 428:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 429:../libopencm3/lib/stm32/common/timer_common_all.c **** This should be called after the timer initial configuration has been completed.
 430:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 431:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 432:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 433:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 434:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 435:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_enable_counter(uint32_t timer_peripheral)
 436:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 898              		.loc 1 436 1
 899              		.cfi_startproc
 900              		@ args = 0, pretend = 0, frame = 8
 901              		@ frame_needed = 1, uses_anonymous_args = 0
 902              		@ link register save eliminated.
 903 0000 80B4     		push	{r7}
 904              		.cfi_def_cfa_offset 4
 905              		.cfi_offset 7, -4
 906 0002 83B0     		sub	sp, sp, #12
 907              		.cfi_def_cfa_offset 16
 908 0004 00AF     		add	r7, sp, #0
 909              		.cfi_def_cfa_register 7
 910 0006 7860     		str	r0, [r7, #4]
 437:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR1(timer_peripheral) |= TIM_CR1_CEN;
 911              		.loc 1 437 28
 912 0008 7B68     		ldr	r3, [r7, #4]
 913 000a 1A68     		ldr	r2, [r3]
 914 000c 7B68     		ldr	r3, [r7, #4]
 915 000e 42F00102 		orr	r2, r2, #1
 916 0012 1A60     		str	r2, [r3]
 438:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 917              		.loc 1 438 1
 918 0014 00BF     		nop
 919 0016 0C37     		adds	r7, r7, #12
 920              		.cfi_def_cfa_offset 4
 921 0018 BD46     		mov	sp, r7
 922              		.cfi_def_cfa_register 13
 923              		@ sp needed
 924 001a 80BC     		pop	{r7}
 925              		.cfi_restore 7
 926              		.cfi_def_cfa_offset 0
 927 001c 7047     		bx	lr
 928              		.cfi_endproc
 929              	.LFE18:
 931              		.section	.text.timer_disable_counter,"ax",%progbits
 932              		.align	1
 933              		.global	timer_disable_counter
 934              		.syntax unified
 935              		.thumb
 936              		.thumb_func
 937              		.fpu softvfp
 939              	timer_disable_counter:
 940              	.LFB19:
 439:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 440:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 441:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Stop the timer from counting.
 442:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 443:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 444:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 445:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 446:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 447:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_disable_counter(uint32_t timer_peripheral)
 448:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 941              		.loc 1 448 1
 942              		.cfi_startproc
 943              		@ args = 0, pretend = 0, frame = 8
 944              		@ frame_needed = 1, uses_anonymous_args = 0
 945              		@ link register save eliminated.
 946 0000 80B4     		push	{r7}
 947              		.cfi_def_cfa_offset 4
 948              		.cfi_offset 7, -4
 949 0002 83B0     		sub	sp, sp, #12
 950              		.cfi_def_cfa_offset 16
 951 0004 00AF     		add	r7, sp, #0
 952              		.cfi_def_cfa_register 7
 953 0006 7860     		str	r0, [r7, #4]
 449:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR1(timer_peripheral) &= ~TIM_CR1_CEN;
 954              		.loc 1 449 28
 955 0008 7B68     		ldr	r3, [r7, #4]
 956 000a 1A68     		ldr	r2, [r3]
 957 000c 7B68     		ldr	r3, [r7, #4]
 958 000e 22F00102 		bic	r2, r2, #1
 959 0012 1A60     		str	r2, [r3]
 450:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 960              		.loc 1 450 1
 961 0014 00BF     		nop
 962 0016 0C37     		adds	r7, r7, #12
 963              		.cfi_def_cfa_offset 4
 964 0018 BD46     		mov	sp, r7
 965              		.cfi_def_cfa_register 13
 966              		@ sp needed
 967 001a 80BC     		pop	{r7}
 968              		.cfi_restore 7
 969              		.cfi_def_cfa_offset 0
 970 001c 7047     		bx	lr
 971              		.cfi_endproc
 972              	.LFE19:
 974              		.section	.text.timer_set_output_idle_state,"ax",%progbits
 975              		.align	1
 976              		.global	timer_set_output_idle_state
 977              		.syntax unified
 978              		.thumb
 979              		.thumb_func
 980              		.fpu softvfp
 982              	timer_set_output_idle_state:
 983              	.LFB20:
 451:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 452:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 453:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Set Timer Output Idle States High.
 454:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 455:../libopencm3/lib/stm32/common/timer_common_all.c **** This determines the value of the timer output compare when it enters idle state.
 456:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 457:../libopencm3/lib/stm32/common/timer_common_all.c **** @sa @ref timer_set_oc_idle_state_set
 458:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 459:../libopencm3/lib/stm32/common/timer_common_all.c **** @note This setting is only valid for the advanced timers.
 460:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 461:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 462:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 463:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] outputs Unsigned int32. Timer Output Idle State Controls @ref
 464:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_x_cr2_ois. If several settings are to be made, use the logical OR of the
 465:../libopencm3/lib/stm32/common/timer_common_all.c **** output control values.
 466:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 467:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 468:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_output_idle_state(uint32_t timer_peripheral, uint32_t outputs)
 469:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 984              		.loc 1 469 1
 985              		.cfi_startproc
 986              		@ args = 0, pretend = 0, frame = 8
 987              		@ frame_needed = 1, uses_anonymous_args = 0
 988              		@ link register save eliminated.
 989 0000 80B4     		push	{r7}
 990              		.cfi_def_cfa_offset 4
 991              		.cfi_offset 7, -4
 992 0002 83B0     		sub	sp, sp, #12
 993              		.cfi_def_cfa_offset 16
 994 0004 00AF     		add	r7, sp, #0
 995              		.cfi_def_cfa_register 7
 996 0006 7860     		str	r0, [r7, #4]
 997 0008 3960     		str	r1, [r7]
 470:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR2(timer_peripheral) |= outputs & TIM_CR2_OIS_MASK;
 998              		.loc 1 470 28
 999 000a 7B68     		ldr	r3, [r7, #4]
 1000 000c 0433     		adds	r3, r3, #4
 1001 000e 1A68     		ldr	r2, [r3]
 1002              		.loc 1 470 39
 1003 0010 3B68     		ldr	r3, [r7]
 1004 0012 03F4FE43 		and	r3, r3, #32512
 1005              		.loc 1 470 28
 1006 0016 7968     		ldr	r1, [r7, #4]
 1007 0018 0431     		adds	r1, r1, #4
 1008 001a 1343     		orrs	r3, r3, r2
 1009 001c 0B60     		str	r3, [r1]
 471:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 1010              		.loc 1 471 1
 1011 001e 00BF     		nop
 1012 0020 0C37     		adds	r7, r7, #12
 1013              		.cfi_def_cfa_offset 4
 1014 0022 BD46     		mov	sp, r7
 1015              		.cfi_def_cfa_register 13
 1016              		@ sp needed
 1017 0024 80BC     		pop	{r7}
 1018              		.cfi_restore 7
 1019              		.cfi_def_cfa_offset 0
 1020 0026 7047     		bx	lr
 1021              		.cfi_endproc
 1022              	.LFE20:
 1024              		.section	.text.timer_reset_output_idle_state,"ax",%progbits
 1025              		.align	1
 1026              		.global	timer_reset_output_idle_state
 1027              		.syntax unified
 1028              		.thumb
 1029              		.thumb_func
 1030              		.fpu softvfp
 1032              	timer_reset_output_idle_state:
 1033              	.LFB21:
 472:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 473:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 474:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Set Timer Output Idle States Low.
 475:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 476:../libopencm3/lib/stm32/common/timer_common_all.c **** This determines the value of the timer output compare when it enters idle state.
 477:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 478:../libopencm3/lib/stm32/common/timer_common_all.c **** @sa @ref timer_set_oc_idle_state_unset
 479:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 480:../libopencm3/lib/stm32/common/timer_common_all.c **** @note This setting is only valid for the advanced timers.
 481:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 482:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 483:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 484:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] outputs Unsigned int32. Timer Output Idle State Controls @ref
 485:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_x_cr2_ois
 486:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 487:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 488:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_reset_output_idle_state(uint32_t timer_peripheral, uint32_t outputs)
 489:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 1034              		.loc 1 489 1
 1035              		.cfi_startproc
 1036              		@ args = 0, pretend = 0, frame = 8
 1037              		@ frame_needed = 1, uses_anonymous_args = 0
 1038              		@ link register save eliminated.
 1039 0000 80B4     		push	{r7}
 1040              		.cfi_def_cfa_offset 4
 1041              		.cfi_offset 7, -4
 1042 0002 83B0     		sub	sp, sp, #12
 1043              		.cfi_def_cfa_offset 16
 1044 0004 00AF     		add	r7, sp, #0
 1045              		.cfi_def_cfa_register 7
 1046 0006 7860     		str	r0, [r7, #4]
 1047 0008 3960     		str	r1, [r7]
 490:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR2(timer_peripheral) &= ~(outputs & TIM_CR2_OIS_MASK);
 1048              		.loc 1 490 28
 1049 000a 7B68     		ldr	r3, [r7, #4]
 1050 000c 0433     		adds	r3, r3, #4
 1051 000e 1A68     		ldr	r2, [r3]
 1052              		.loc 1 490 41
 1053 0010 3B68     		ldr	r3, [r7]
 1054 0012 03F4FE43 		and	r3, r3, #32512
 1055              		.loc 1 490 31
 1056 0016 DB43     		mvns	r3, r3
 1057              		.loc 1 490 28
 1058 0018 7968     		ldr	r1, [r7, #4]
 1059 001a 0431     		adds	r1, r1, #4
 1060 001c 1340     		ands	r3, r3, r2
 1061 001e 0B60     		str	r3, [r1]
 491:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 1062              		.loc 1 491 1
 1063 0020 00BF     		nop
 1064 0022 0C37     		adds	r7, r7, #12
 1065              		.cfi_def_cfa_offset 4
 1066 0024 BD46     		mov	sp, r7
 1067              		.cfi_def_cfa_register 13
 1068              		@ sp needed
 1069 0026 80BC     		pop	{r7}
 1070              		.cfi_restore 7
 1071              		.cfi_def_cfa_offset 0
 1072 0028 7047     		bx	lr
 1073              		.cfi_endproc
 1074              	.LFE21:
 1076              		.section	.text.timer_set_ti1_ch123_xor,"ax",%progbits
 1077              		.align	1
 1078              		.global	timer_set_ti1_ch123_xor
 1079              		.syntax unified
 1080              		.thumb
 1081              		.thumb_func
 1082              		.fpu softvfp
 1084              	timer_set_ti1_ch123_xor:
 1085              	.LFB22:
 492:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 493:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 494:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Set Timer 1 Input to XOR of Three Channels.
 495:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 496:../libopencm3/lib/stm32/common/timer_common_all.c **** The first timer capture input is formed from the XOR of the first three timer
 497:../libopencm3/lib/stm32/common/timer_common_all.c **** input channels 1, 2, 3.
 498:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 499:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 500:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 501:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 502:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 503:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_ti1_ch123_xor(uint32_t timer_peripheral)
 504:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 1086              		.loc 1 504 1
 1087              		.cfi_startproc
 1088              		@ args = 0, pretend = 0, frame = 8
 1089              		@ frame_needed = 1, uses_anonymous_args = 0
 1090              		@ link register save eliminated.
 1091 0000 80B4     		push	{r7}
 1092              		.cfi_def_cfa_offset 4
 1093              		.cfi_offset 7, -4
 1094 0002 83B0     		sub	sp, sp, #12
 1095              		.cfi_def_cfa_offset 16
 1096 0004 00AF     		add	r7, sp, #0
 1097              		.cfi_def_cfa_register 7
 1098 0006 7860     		str	r0, [r7, #4]
 505:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR2(timer_peripheral) |= TIM_CR2_TI1S;
 1099              		.loc 1 505 28
 1100 0008 7B68     		ldr	r3, [r7, #4]
 1101 000a 0433     		adds	r3, r3, #4
 1102 000c 1B68     		ldr	r3, [r3]
 1103 000e 7A68     		ldr	r2, [r7, #4]
 1104 0010 0432     		adds	r2, r2, #4
 1105 0012 43F08003 		orr	r3, r3, #128
 1106 0016 1360     		str	r3, [r2]
 506:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 1107              		.loc 1 506 1
 1108 0018 00BF     		nop
 1109 001a 0C37     		adds	r7, r7, #12
 1110              		.cfi_def_cfa_offset 4
 1111 001c BD46     		mov	sp, r7
 1112              		.cfi_def_cfa_register 13
 1113              		@ sp needed
 1114 001e 80BC     		pop	{r7}
 1115              		.cfi_restore 7
 1116              		.cfi_def_cfa_offset 0
 1117 0020 7047     		bx	lr
 1118              		.cfi_endproc
 1119              	.LFE22:
 1121              		.section	.text.timer_set_ti1_ch1,"ax",%progbits
 1122              		.align	1
 1123              		.global	timer_set_ti1_ch1
 1124              		.syntax unified
 1125              		.thumb
 1126              		.thumb_func
 1127              		.fpu softvfp
 1129              	timer_set_ti1_ch1:
 1130              	.LFB23:
 507:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 508:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 509:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Set Timer 1 Input to Channel 1.
 510:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 511:../libopencm3/lib/stm32/common/timer_common_all.c **** The first timer capture input is taken from the timer input channel 1 only.
 512:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 513:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 514:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 515:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 516:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 517:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_ti1_ch1(uint32_t timer_peripheral)
 518:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 1131              		.loc 1 518 1
 1132              		.cfi_startproc
 1133              		@ args = 0, pretend = 0, frame = 8
 1134              		@ frame_needed = 1, uses_anonymous_args = 0
 1135              		@ link register save eliminated.
 1136 0000 80B4     		push	{r7}
 1137              		.cfi_def_cfa_offset 4
 1138              		.cfi_offset 7, -4
 1139 0002 83B0     		sub	sp, sp, #12
 1140              		.cfi_def_cfa_offset 16
 1141 0004 00AF     		add	r7, sp, #0
 1142              		.cfi_def_cfa_register 7
 1143 0006 7860     		str	r0, [r7, #4]
 519:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR2(timer_peripheral) &= ~TIM_CR2_TI1S;
 1144              		.loc 1 519 28
 1145 0008 7B68     		ldr	r3, [r7, #4]
 1146 000a 0433     		adds	r3, r3, #4
 1147 000c 1B68     		ldr	r3, [r3]
 1148 000e 7A68     		ldr	r2, [r7, #4]
 1149 0010 0432     		adds	r2, r2, #4
 1150 0012 23F08003 		bic	r3, r3, #128
 1151 0016 1360     		str	r3, [r2]
 520:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 1152              		.loc 1 520 1
 1153 0018 00BF     		nop
 1154 001a 0C37     		adds	r7, r7, #12
 1155              		.cfi_def_cfa_offset 4
 1156 001c BD46     		mov	sp, r7
 1157              		.cfi_def_cfa_register 13
 1158              		@ sp needed
 1159 001e 80BC     		pop	{r7}
 1160              		.cfi_restore 7
 1161              		.cfi_def_cfa_offset 0
 1162 0020 7047     		bx	lr
 1163              		.cfi_endproc
 1164              	.LFE23:
 1166              		.section	.text.timer_set_master_mode,"ax",%progbits
 1167              		.align	1
 1168              		.global	timer_set_master_mode
 1169              		.syntax unified
 1170              		.thumb
 1171              		.thumb_func
 1172              		.fpu softvfp
 1174              	timer_set_master_mode:
 1175              	.LFB24:
 521:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 522:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 523:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Set the Master Mode
 524:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 525:../libopencm3/lib/stm32/common/timer_common_all.c **** This sets the Trigger Output TRGO for synchronizing with slave timers or
 526:../libopencm3/lib/stm32/common/timer_common_all.c **** passing as an internal trigger to the ADC or DAC.
 527:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 528:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 529:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 530:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] mode Unsigned int32. Master Mode @ref tim_mastermode
 531:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 532:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 533:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_master_mode(uint32_t timer_peripheral, uint32_t mode)
 534:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 1176              		.loc 1 534 1
 1177              		.cfi_startproc
 1178              		@ args = 0, pretend = 0, frame = 8
 1179              		@ frame_needed = 1, uses_anonymous_args = 0
 1180              		@ link register save eliminated.
 1181 0000 80B4     		push	{r7}
 1182              		.cfi_def_cfa_offset 4
 1183              		.cfi_offset 7, -4
 1184 0002 83B0     		sub	sp, sp, #12
 1185              		.cfi_def_cfa_offset 16
 1186 0004 00AF     		add	r7, sp, #0
 1187              		.cfi_def_cfa_register 7
 1188 0006 7860     		str	r0, [r7, #4]
 1189 0008 3960     		str	r1, [r7]
 535:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR2(timer_peripheral) &= ~TIM_CR2_MMS_MASK;
 1190              		.loc 1 535 28
 1191 000a 7B68     		ldr	r3, [r7, #4]
 1192 000c 0433     		adds	r3, r3, #4
 1193 000e 1B68     		ldr	r3, [r3]
 1194 0010 7A68     		ldr	r2, [r7, #4]
 1195 0012 0432     		adds	r2, r2, #4
 1196 0014 23F07003 		bic	r3, r3, #112
 1197 0018 1360     		str	r3, [r2]
 536:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR2(timer_peripheral) |= mode;
 1198              		.loc 1 536 28
 1199 001a 7B68     		ldr	r3, [r7, #4]
 1200 001c 0433     		adds	r3, r3, #4
 1201 001e 1A68     		ldr	r2, [r3]
 1202 0020 7B68     		ldr	r3, [r7, #4]
 1203 0022 0433     		adds	r3, r3, #4
 1204 0024 1946     		mov	r1, r3
 1205 0026 3B68     		ldr	r3, [r7]
 1206 0028 1343     		orrs	r3, r3, r2
 1207 002a 0B60     		str	r3, [r1]
 537:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 1208              		.loc 1 537 1
 1209 002c 00BF     		nop
 1210 002e 0C37     		adds	r7, r7, #12
 1211              		.cfi_def_cfa_offset 4
 1212 0030 BD46     		mov	sp, r7
 1213              		.cfi_def_cfa_register 13
 1214              		@ sp needed
 1215 0032 80BC     		pop	{r7}
 1216              		.cfi_restore 7
 1217              		.cfi_def_cfa_offset 0
 1218 0034 7047     		bx	lr
 1219              		.cfi_endproc
 1220              	.LFE24:
 1222              		.section	.text.timer_set_dma_on_compare_event,"ax",%progbits
 1223              		.align	1
 1224              		.global	timer_set_dma_on_compare_event
 1225              		.syntax unified
 1226              		.thumb
 1227              		.thumb_func
 1228              		.fpu softvfp
 1230              	timer_set_dma_on_compare_event:
 1231              	.LFB25:
 538:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 539:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 540:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Set Timer DMA Requests on Capture/Compare Events.
 541:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 542:../libopencm3/lib/stm32/common/timer_common_all.c **** Capture/compare events will cause DMA requests to be generated.
 543:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 544:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 545:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 546:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 547:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 548:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_dma_on_compare_event(uint32_t timer_peripheral)
 549:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 1232              		.loc 1 549 1
 1233              		.cfi_startproc
 1234              		@ args = 0, pretend = 0, frame = 8
 1235              		@ frame_needed = 1, uses_anonymous_args = 0
 1236              		@ link register save eliminated.
 1237 0000 80B4     		push	{r7}
 1238              		.cfi_def_cfa_offset 4
 1239              		.cfi_offset 7, -4
 1240 0002 83B0     		sub	sp, sp, #12
 1241              		.cfi_def_cfa_offset 16
 1242 0004 00AF     		add	r7, sp, #0
 1243              		.cfi_def_cfa_register 7
 1244 0006 7860     		str	r0, [r7, #4]
 550:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR2(timer_peripheral) &= ~TIM_CR2_CCDS;
 1245              		.loc 1 550 28
 1246 0008 7B68     		ldr	r3, [r7, #4]
 1247 000a 0433     		adds	r3, r3, #4
 1248 000c 1B68     		ldr	r3, [r3]
 1249 000e 7A68     		ldr	r2, [r7, #4]
 1250 0010 0432     		adds	r2, r2, #4
 1251 0012 23F00803 		bic	r3, r3, #8
 1252 0016 1360     		str	r3, [r2]
 551:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 1253              		.loc 1 551 1
 1254 0018 00BF     		nop
 1255 001a 0C37     		adds	r7, r7, #12
 1256              		.cfi_def_cfa_offset 4
 1257 001c BD46     		mov	sp, r7
 1258              		.cfi_def_cfa_register 13
 1259              		@ sp needed
 1260 001e 80BC     		pop	{r7}
 1261              		.cfi_restore 7
 1262              		.cfi_def_cfa_offset 0
 1263 0020 7047     		bx	lr
 1264              		.cfi_endproc
 1265              	.LFE25:
 1267              		.section	.text.timer_set_dma_on_update_event,"ax",%progbits
 1268              		.align	1
 1269              		.global	timer_set_dma_on_update_event
 1270              		.syntax unified
 1271              		.thumb
 1272              		.thumb_func
 1273              		.fpu softvfp
 1275              	timer_set_dma_on_update_event:
 1276              	.LFB26:
 552:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 553:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 554:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Set Timer DMA Requests on Update Events.
 555:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 556:../libopencm3/lib/stm32/common/timer_common_all.c **** Update events will cause DMA requests to be generated.
 557:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 558:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 559:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 560:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 561:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 562:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_dma_on_update_event(uint32_t timer_peripheral)
 563:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 1277              		.loc 1 563 1
 1278              		.cfi_startproc
 1279              		@ args = 0, pretend = 0, frame = 8
 1280              		@ frame_needed = 1, uses_anonymous_args = 0
 1281              		@ link register save eliminated.
 1282 0000 80B4     		push	{r7}
 1283              		.cfi_def_cfa_offset 4
 1284              		.cfi_offset 7, -4
 1285 0002 83B0     		sub	sp, sp, #12
 1286              		.cfi_def_cfa_offset 16
 1287 0004 00AF     		add	r7, sp, #0
 1288              		.cfi_def_cfa_register 7
 1289 0006 7860     		str	r0, [r7, #4]
 564:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR2(timer_peripheral) |= TIM_CR2_CCDS;
 1290              		.loc 1 564 28
 1291 0008 7B68     		ldr	r3, [r7, #4]
 1292 000a 0433     		adds	r3, r3, #4
 1293 000c 1B68     		ldr	r3, [r3]
 1294 000e 7A68     		ldr	r2, [r7, #4]
 1295 0010 0432     		adds	r2, r2, #4
 1296 0012 43F00803 		orr	r3, r3, #8
 1297 0016 1360     		str	r3, [r2]
 565:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 1298              		.loc 1 565 1
 1299 0018 00BF     		nop
 1300 001a 0C37     		adds	r7, r7, #12
 1301              		.cfi_def_cfa_offset 4
 1302 001c BD46     		mov	sp, r7
 1303              		.cfi_def_cfa_register 13
 1304              		@ sp needed
 1305 001e 80BC     		pop	{r7}
 1306              		.cfi_restore 7
 1307              		.cfi_def_cfa_offset 0
 1308 0020 7047     		bx	lr
 1309              		.cfi_endproc
 1310              	.LFE26:
 1312              		.section	.text.timer_enable_compare_control_update_on_trigger,"ax",%progbits
 1313              		.align	1
 1314              		.global	timer_enable_compare_control_update_on_trigger
 1315              		.syntax unified
 1316              		.thumb
 1317              		.thumb_func
 1318              		.fpu softvfp
 1320              	timer_enable_compare_control_update_on_trigger:
 1321              	.LFB27:
 566:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 567:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 568:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Enable Timer Capture/Compare Control Update with Trigger.
 569:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 570:../libopencm3/lib/stm32/common/timer_common_all.c **** If the capture/compare control bits CCxE, CCxNE and OCxM are set to be
 571:../libopencm3/lib/stm32/common/timer_common_all.c **** preloaded, they are updated by software generating the COMG event (@ref
 572:../libopencm3/lib/stm32/common/timer_common_all.c **** timer_generate_event) or when a rising edge occurs on the trigger input TRGI.
 573:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 574:../libopencm3/lib/stm32/common/timer_common_all.c **** @note This setting is only valid for the advanced timer channels with
 575:../libopencm3/lib/stm32/common/timer_common_all.c **** complementary outputs.
 576:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 577:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 578:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 579:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 580:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 581:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_enable_compare_control_update_on_trigger(uint32_t timer_peripheral)
 582:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 1322              		.loc 1 582 1
 1323              		.cfi_startproc
 1324              		@ args = 0, pretend = 0, frame = 8
 1325              		@ frame_needed = 1, uses_anonymous_args = 0
 1326              		@ link register save eliminated.
 1327 0000 80B4     		push	{r7}
 1328              		.cfi_def_cfa_offset 4
 1329              		.cfi_offset 7, -4
 1330 0002 83B0     		sub	sp, sp, #12
 1331              		.cfi_def_cfa_offset 16
 1332 0004 00AF     		add	r7, sp, #0
 1333              		.cfi_def_cfa_register 7
 1334 0006 7860     		str	r0, [r7, #4]
 583:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR2(timer_peripheral) |= TIM_CR2_CCUS;
 1335              		.loc 1 583 28
 1336 0008 7B68     		ldr	r3, [r7, #4]
 1337 000a 0433     		adds	r3, r3, #4
 1338 000c 1B68     		ldr	r3, [r3]
 1339 000e 7A68     		ldr	r2, [r7, #4]
 1340 0010 0432     		adds	r2, r2, #4
 1341 0012 43F00403 		orr	r3, r3, #4
 1342 0016 1360     		str	r3, [r2]
 584:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 1343              		.loc 1 584 1
 1344 0018 00BF     		nop
 1345 001a 0C37     		adds	r7, r7, #12
 1346              		.cfi_def_cfa_offset 4
 1347 001c BD46     		mov	sp, r7
 1348              		.cfi_def_cfa_register 13
 1349              		@ sp needed
 1350 001e 80BC     		pop	{r7}
 1351              		.cfi_restore 7
 1352              		.cfi_def_cfa_offset 0
 1353 0020 7047     		bx	lr
 1354              		.cfi_endproc
 1355              	.LFE27:
 1357              		.section	.text.timer_disable_compare_control_update_on_trigger,"ax",%progbits
 1358              		.align	1
 1359              		.global	timer_disable_compare_control_update_on_trigger
 1360              		.syntax unified
 1361              		.thumb
 1362              		.thumb_func
 1363              		.fpu softvfp
 1365              	timer_disable_compare_control_update_on_trigger:
 1366              	.LFB28:
 585:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 586:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 587:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Disable Timer Capture/Compare Control Update with Trigger.
 588:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 589:../libopencm3/lib/stm32/common/timer_common_all.c **** If the capture/compare control bits CCxE, CCxNE and OCxM are set to be
 590:../libopencm3/lib/stm32/common/timer_common_all.c **** preloaded, they are updated by software generating the COMG event (@ref
 591:../libopencm3/lib/stm32/common/timer_common_all.c **** timer_generate_event).
 592:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 593:../libopencm3/lib/stm32/common/timer_common_all.c **** @note This setting is only valid for the advanced timer channels with
 594:../libopencm3/lib/stm32/common/timer_common_all.c **** complementary outputs.
 595:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 596:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 597:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 598:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 599:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 600:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_disable_compare_control_update_on_trigger(uint32_t timer_peripheral)
 601:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 1367              		.loc 1 601 1
 1368              		.cfi_startproc
 1369              		@ args = 0, pretend = 0, frame = 8
 1370              		@ frame_needed = 1, uses_anonymous_args = 0
 1371              		@ link register save eliminated.
 1372 0000 80B4     		push	{r7}
 1373              		.cfi_def_cfa_offset 4
 1374              		.cfi_offset 7, -4
 1375 0002 83B0     		sub	sp, sp, #12
 1376              		.cfi_def_cfa_offset 16
 1377 0004 00AF     		add	r7, sp, #0
 1378              		.cfi_def_cfa_register 7
 1379 0006 7860     		str	r0, [r7, #4]
 602:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR2(timer_peripheral) &= ~TIM_CR2_CCUS;
 1380              		.loc 1 602 28
 1381 0008 7B68     		ldr	r3, [r7, #4]
 1382 000a 0433     		adds	r3, r3, #4
 1383 000c 1B68     		ldr	r3, [r3]
 1384 000e 7A68     		ldr	r2, [r7, #4]
 1385 0010 0432     		adds	r2, r2, #4
 1386 0012 23F00403 		bic	r3, r3, #4
 1387 0016 1360     		str	r3, [r2]
 603:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 1388              		.loc 1 603 1
 1389 0018 00BF     		nop
 1390 001a 0C37     		adds	r7, r7, #12
 1391              		.cfi_def_cfa_offset 4
 1392 001c BD46     		mov	sp, r7
 1393              		.cfi_def_cfa_register 13
 1394              		@ sp needed
 1395 001e 80BC     		pop	{r7}
 1396              		.cfi_restore 7
 1397              		.cfi_def_cfa_offset 0
 1398 0020 7047     		bx	lr
 1399              		.cfi_endproc
 1400              	.LFE28:
 1402              		.section	.text.timer_enable_preload_complementry_enable_bits,"ax",%progbits
 1403              		.align	1
 1404              		.global	timer_enable_preload_complementry_enable_bits
 1405              		.syntax unified
 1406              		.thumb
 1407              		.thumb_func
 1408              		.fpu softvfp
 1410              	timer_enable_preload_complementry_enable_bits:
 1411              	.LFB29:
 604:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 605:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 606:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Enable Timer Capture/Compare Control Preload.
 607:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 608:../libopencm3/lib/stm32/common/timer_common_all.c **** The capture/compare control bits CCxE, CCxNE and OCxM are set to be preloaded
 609:../libopencm3/lib/stm32/common/timer_common_all.c **** when a COM event occurs.
 610:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 611:../libopencm3/lib/stm32/common/timer_common_all.c **** @note This setting is only valid for the advanced timer channels with
 612:../libopencm3/lib/stm32/common/timer_common_all.c **** complementary outputs.
 613:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 614:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 615:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 616:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 617:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 618:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_enable_preload_complementry_enable_bits(uint32_t timer_peripheral)
 619:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 1412              		.loc 1 619 1
 1413              		.cfi_startproc
 1414              		@ args = 0, pretend = 0, frame = 8
 1415              		@ frame_needed = 1, uses_anonymous_args = 0
 1416              		@ link register save eliminated.
 1417 0000 80B4     		push	{r7}
 1418              		.cfi_def_cfa_offset 4
 1419              		.cfi_offset 7, -4
 1420 0002 83B0     		sub	sp, sp, #12
 1421              		.cfi_def_cfa_offset 16
 1422 0004 00AF     		add	r7, sp, #0
 1423              		.cfi_def_cfa_register 7
 1424 0006 7860     		str	r0, [r7, #4]
 620:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR2(timer_peripheral) |= TIM_CR2_CCPC;
 1425              		.loc 1 620 28
 1426 0008 7B68     		ldr	r3, [r7, #4]
 1427 000a 0433     		adds	r3, r3, #4
 1428 000c 1B68     		ldr	r3, [r3]
 1429 000e 7A68     		ldr	r2, [r7, #4]
 1430 0010 0432     		adds	r2, r2, #4
 1431 0012 43F00103 		orr	r3, r3, #1
 1432 0016 1360     		str	r3, [r2]
 621:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 1433              		.loc 1 621 1
 1434 0018 00BF     		nop
 1435 001a 0C37     		adds	r7, r7, #12
 1436              		.cfi_def_cfa_offset 4
 1437 001c BD46     		mov	sp, r7
 1438              		.cfi_def_cfa_register 13
 1439              		@ sp needed
 1440 001e 80BC     		pop	{r7}
 1441              		.cfi_restore 7
 1442              		.cfi_def_cfa_offset 0
 1443 0020 7047     		bx	lr
 1444              		.cfi_endproc
 1445              	.LFE29:
 1447              		.section	.text.timer_disable_preload_complementry_enable_bits,"ax",%progbits
 1448              		.align	1
 1449              		.global	timer_disable_preload_complementry_enable_bits
 1450              		.syntax unified
 1451              		.thumb
 1452              		.thumb_func
 1453              		.fpu softvfp
 1455              	timer_disable_preload_complementry_enable_bits:
 1456              	.LFB30:
 622:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 623:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 624:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Disable Timer Capture/Compare Control Preload.
 625:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 626:../libopencm3/lib/stm32/common/timer_common_all.c **** The capture/compare control bits CCxE, CCxNE and OCxM preload is disabled.
 627:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 628:../libopencm3/lib/stm32/common/timer_common_all.c **** @note This setting is only valid for the advanced timer channels with
 629:../libopencm3/lib/stm32/common/timer_common_all.c **** complementary outputs.
 630:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 631:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 632:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 633:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 634:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 635:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_disable_preload_complementry_enable_bits(uint32_t timer_peripheral)
 636:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 1457              		.loc 1 636 1
 1458              		.cfi_startproc
 1459              		@ args = 0, pretend = 0, frame = 8
 1460              		@ frame_needed = 1, uses_anonymous_args = 0
 1461              		@ link register save eliminated.
 1462 0000 80B4     		push	{r7}
 1463              		.cfi_def_cfa_offset 4
 1464              		.cfi_offset 7, -4
 1465 0002 83B0     		sub	sp, sp, #12
 1466              		.cfi_def_cfa_offset 16
 1467 0004 00AF     		add	r7, sp, #0
 1468              		.cfi_def_cfa_register 7
 1469 0006 7860     		str	r0, [r7, #4]
 637:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CR2(timer_peripheral) &= ~TIM_CR2_CCPC;
 1470              		.loc 1 637 28
 1471 0008 7B68     		ldr	r3, [r7, #4]
 1472 000a 0433     		adds	r3, r3, #4
 1473 000c 1B68     		ldr	r3, [r3]
 1474 000e 7A68     		ldr	r2, [r7, #4]
 1475 0010 0432     		adds	r2, r2, #4
 1476 0012 23F00103 		bic	r3, r3, #1
 1477 0016 1360     		str	r3, [r2]
 638:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 1478              		.loc 1 638 1
 1479 0018 00BF     		nop
 1480 001a 0C37     		adds	r7, r7, #12
 1481              		.cfi_def_cfa_offset 4
 1482 001c BD46     		mov	sp, r7
 1483              		.cfi_def_cfa_register 13
 1484              		@ sp needed
 1485 001e 80BC     		pop	{r7}
 1486              		.cfi_restore 7
 1487              		.cfi_def_cfa_offset 0
 1488 0020 7047     		bx	lr
 1489              		.cfi_endproc
 1490              	.LFE30:
 1492              		.section	.text.timer_set_prescaler,"ax",%progbits
 1493              		.align	1
 1494              		.global	timer_set_prescaler
 1495              		.syntax unified
 1496              		.thumb
 1497              		.thumb_func
 1498              		.fpu softvfp
 1500              	timer_set_prescaler:
 1501              	.LFB31:
 639:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 640:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 641:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Set the Value for the Timer Prescaler.
 642:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 643:../libopencm3/lib/stm32/common/timer_common_all.c **** The timer clock is prescaled by the 16 bit scale value plus 1.
 644:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 645:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 646:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 647:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] value Unsigned int32. Prescaler values 0...0xFFFF.
 648:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 649:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 650:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_prescaler(uint32_t timer_peripheral, uint32_t value)
 651:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 1502              		.loc 1 651 1
 1503              		.cfi_startproc
 1504              		@ args = 0, pretend = 0, frame = 8
 1505              		@ frame_needed = 1, uses_anonymous_args = 0
 1506              		@ link register save eliminated.
 1507 0000 80B4     		push	{r7}
 1508              		.cfi_def_cfa_offset 4
 1509              		.cfi_offset 7, -4
 1510 0002 83B0     		sub	sp, sp, #12
 1511              		.cfi_def_cfa_offset 16
 1512 0004 00AF     		add	r7, sp, #0
 1513              		.cfi_def_cfa_register 7
 1514 0006 7860     		str	r0, [r7, #4]
 1515 0008 3960     		str	r1, [r7]
 652:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_PSC(timer_peripheral) = value;
 1516              		.loc 1 652 2
 1517 000a 7B68     		ldr	r3, [r7, #4]
 1518 000c 2833     		adds	r3, r3, #40
 1519 000e 1A46     		mov	r2, r3
 1520              		.loc 1 652 28
 1521 0010 3B68     		ldr	r3, [r7]
 1522 0012 1360     		str	r3, [r2]
 653:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 1523              		.loc 1 653 1
 1524 0014 00BF     		nop
 1525 0016 0C37     		adds	r7, r7, #12
 1526              		.cfi_def_cfa_offset 4
 1527 0018 BD46     		mov	sp, r7
 1528              		.cfi_def_cfa_register 13
 1529              		@ sp needed
 1530 001a 80BC     		pop	{r7}
 1531              		.cfi_restore 7
 1532              		.cfi_def_cfa_offset 0
 1533 001c 7047     		bx	lr
 1534              		.cfi_endproc
 1535              	.LFE31:
 1537              		.section	.text.timer_set_repetition_counter,"ax",%progbits
 1538              		.align	1
 1539              		.global	timer_set_repetition_counter
 1540              		.syntax unified
 1541              		.thumb
 1542              		.thumb_func
 1543              		.fpu softvfp
 1545              	timer_set_repetition_counter:
 1546              	.LFB32:
 654:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 655:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 656:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Set the Value for the Timer Repetition Counter.
 657:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 658:../libopencm3/lib/stm32/common/timer_common_all.c **** A timer update event is generated only after the specified number of repeat
 659:../libopencm3/lib/stm32/common/timer_common_all.c **** count cycles have been completed.
 660:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 661:../libopencm3/lib/stm32/common/timer_common_all.c **** @note This setting is only valid for the advanced timers.
 662:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 663:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 664:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 665:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] value Unsigned int32. Repetition values 0...0xFF.
 666:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 667:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 668:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_repetition_counter(uint32_t timer_peripheral, uint32_t value)
 669:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 1547              		.loc 1 669 1
 1548              		.cfi_startproc
 1549              		@ args = 0, pretend = 0, frame = 8
 1550              		@ frame_needed = 1, uses_anonymous_args = 0
 1551              		@ link register save eliminated.
 1552 0000 80B4     		push	{r7}
 1553              		.cfi_def_cfa_offset 4
 1554              		.cfi_offset 7, -4
 1555 0002 83B0     		sub	sp, sp, #12
 1556              		.cfi_def_cfa_offset 16
 1557 0004 00AF     		add	r7, sp, #0
 1558              		.cfi_def_cfa_register 7
 1559 0006 7860     		str	r0, [r7, #4]
 1560 0008 3960     		str	r1, [r7]
 670:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_RCR(timer_peripheral) = value;
 1561              		.loc 1 670 2
 1562 000a 7B68     		ldr	r3, [r7, #4]
 1563 000c 3033     		adds	r3, r3, #48
 1564 000e 1A46     		mov	r2, r3
 1565              		.loc 1 670 28
 1566 0010 3B68     		ldr	r3, [r7]
 1567 0012 1360     		str	r3, [r2]
 671:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 1568              		.loc 1 671 1
 1569 0014 00BF     		nop
 1570 0016 0C37     		adds	r7, r7, #12
 1571              		.cfi_def_cfa_offset 4
 1572 0018 BD46     		mov	sp, r7
 1573              		.cfi_def_cfa_register 13
 1574              		@ sp needed
 1575 001a 80BC     		pop	{r7}
 1576              		.cfi_restore 7
 1577              		.cfi_def_cfa_offset 0
 1578 001c 7047     		bx	lr
 1579              		.cfi_endproc
 1580              	.LFE32:
 1582              		.section	.text.timer_set_period,"ax",%progbits
 1583              		.align	1
 1584              		.global	timer_set_period
 1585              		.syntax unified
 1586              		.thumb
 1587              		.thumb_func
 1588              		.fpu softvfp
 1590              	timer_set_period:
 1591              	.LFB33:
 672:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 673:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 674:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Timer Set Period
 675:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 676:../libopencm3/lib/stm32/common/timer_common_all.c **** Specify the timer period in the auto-reload register.
 677:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 678:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 679:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 680:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] period Unsigned int32. Period in counter clock ticks.
 681:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 682:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 683:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_period(uint32_t timer_peripheral, uint32_t period)
 684:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 1592              		.loc 1 684 1
 1593              		.cfi_startproc
 1594              		@ args = 0, pretend = 0, frame = 8
 1595              		@ frame_needed = 1, uses_anonymous_args = 0
 1596              		@ link register save eliminated.
 1597 0000 80B4     		push	{r7}
 1598              		.cfi_def_cfa_offset 4
 1599              		.cfi_offset 7, -4
 1600 0002 83B0     		sub	sp, sp, #12
 1601              		.cfi_def_cfa_offset 16
 1602 0004 00AF     		add	r7, sp, #0
 1603              		.cfi_def_cfa_register 7
 1604 0006 7860     		str	r0, [r7, #4]
 1605 0008 3960     		str	r1, [r7]
 685:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_ARR(timer_peripheral) = period;
 1606              		.loc 1 685 2
 1607 000a 7B68     		ldr	r3, [r7, #4]
 1608 000c 2C33     		adds	r3, r3, #44
 1609 000e 1A46     		mov	r2, r3
 1610              		.loc 1 685 28
 1611 0010 3B68     		ldr	r3, [r7]
 1612 0012 1360     		str	r3, [r2]
 686:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 1613              		.loc 1 686 1
 1614 0014 00BF     		nop
 1615 0016 0C37     		adds	r7, r7, #12
 1616              		.cfi_def_cfa_offset 4
 1617 0018 BD46     		mov	sp, r7
 1618              		.cfi_def_cfa_register 13
 1619              		@ sp needed
 1620 001a 80BC     		pop	{r7}
 1621              		.cfi_restore 7
 1622              		.cfi_def_cfa_offset 0
 1623 001c 7047     		bx	lr
 1624              		.cfi_endproc
 1625              	.LFE33:
 1627              		.section	.text.timer_enable_oc_clear,"ax",%progbits
 1628              		.align	1
 1629              		.global	timer_enable_oc_clear
 1630              		.syntax unified
 1631              		.thumb
 1632              		.thumb_func
 1633              		.fpu softvfp
 1635              	timer_enable_oc_clear:
 1636              	.LFB34:
 687:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 688:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 689:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Timer Enable the Output Compare Clear Function
 690:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 691:../libopencm3/lib/stm32/common/timer_common_all.c **** When this is enabled, the output compare signal is cleared when a high is
 692:../libopencm3/lib/stm32/common/timer_common_all.c **** detected on the external trigger input. This works in the output compare and
 693:../libopencm3/lib/stm32/common/timer_common_all.c **** PWM modes only (not forced mode).
 694:../libopencm3/lib/stm32/common/timer_common_all.c **** The output compare signal remains off until the next update event.
 695:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 696:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 697:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 698:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] oc_id enum ::tim_oc_id OC channel designators
 699:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_OCx where x=1..4, TIM_OCxN where x=1..3 (no action taken)
 700:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 701:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 702:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_enable_oc_clear(uint32_t timer_peripheral, enum tim_oc_id oc_id)
 703:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 1637              		.loc 1 703 1
 1638              		.cfi_startproc
 1639              		@ args = 0, pretend = 0, frame = 8
 1640              		@ frame_needed = 1, uses_anonymous_args = 0
 1641              		@ link register save eliminated.
 1642 0000 80B4     		push	{r7}
 1643              		.cfi_def_cfa_offset 4
 1644              		.cfi_offset 7, -4
 1645 0002 83B0     		sub	sp, sp, #12
 1646              		.cfi_def_cfa_offset 16
 1647 0004 00AF     		add	r7, sp, #0
 1648              		.cfi_def_cfa_register 7
 1649 0006 7860     		str	r0, [r7, #4]
 1650 0008 0B46     		mov	r3, r1
 1651 000a FB70     		strb	r3, [r7, #3]
 704:../libopencm3/lib/stm32/common/timer_common_all.c **** 	switch (oc_id) {
 1652              		.loc 1 704 2
 1653 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1654 000e 062B     		cmp	r3, #6
 1655 0010 37D8     		bhi	.L48
 1656 0012 02A2     		adr	r2, .L43
 1657 0014 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1658 0018 1A44     		add	r2, r2, r3
 1659 001a 1047     		bx	r2
 1660              		.p2align 2
 1661              	.L43:
 1662 001c 1D000000 		.word	.L47+1-.L43
 1663 0020 65000000 		.word	.L49+1-.L43
 1664 0024 2F000000 		.word	.L46+1-.L43
 1665 0028 65000000 		.word	.L49+1-.L43
 1666 002c 41000000 		.word	.L45+1-.L43
 1667 0030 65000000 		.word	.L49+1-.L43
 1668 0034 53000000 		.word	.L42+1-.L43
 1669              		.p2align 1
 1670              	.L47:
 705:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1:
 706:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) |= TIM_CCMR1_OC1CE;
 1671              		.loc 1 706 31
 1672 0038 7B68     		ldr	r3, [r7, #4]
 1673 003a 1833     		adds	r3, r3, #24
 1674 003c 1B68     		ldr	r3, [r3]
 1675 003e 7A68     		ldr	r2, [r7, #4]
 1676 0040 1832     		adds	r2, r2, #24
 1677 0042 43F08003 		orr	r3, r3, #128
 1678 0046 1360     		str	r3, [r2]
 707:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 1679              		.loc 1 707 3
 1680 0048 1BE0     		b	.L41
 1681              	.L46:
 708:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2:
 709:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) |= TIM_CCMR1_OC2CE;
 1682              		.loc 1 709 31
 1683 004a 7B68     		ldr	r3, [r7, #4]
 1684 004c 1833     		adds	r3, r3, #24
 1685 004e 1B68     		ldr	r3, [r3]
 1686 0050 7A68     		ldr	r2, [r7, #4]
 1687 0052 1832     		adds	r2, r2, #24
 1688 0054 43F40043 		orr	r3, r3, #32768
 1689 0058 1360     		str	r3, [r2]
 710:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 1690              		.loc 1 710 3
 1691 005a 12E0     		b	.L41
 1692              	.L45:
 711:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3:
 712:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) |= TIM_CCMR2_OC3CE;
 1693              		.loc 1 712 31
 1694 005c 7B68     		ldr	r3, [r7, #4]
 1695 005e 1C33     		adds	r3, r3, #28
 1696 0060 1B68     		ldr	r3, [r3]
 1697 0062 7A68     		ldr	r2, [r7, #4]
 1698 0064 1C32     		adds	r2, r2, #28
 1699 0066 43F08003 		orr	r3, r3, #128
 1700 006a 1360     		str	r3, [r2]
 713:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 1701              		.loc 1 713 3
 1702 006c 09E0     		b	.L41
 1703              	.L42:
 714:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC4:
 715:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) |= TIM_CCMR2_OC4CE;
 1704              		.loc 1 715 31
 1705 006e 7B68     		ldr	r3, [r7, #4]
 1706 0070 1C33     		adds	r3, r3, #28
 1707 0072 1B68     		ldr	r3, [r3]
 1708 0074 7A68     		ldr	r2, [r7, #4]
 1709 0076 1C32     		adds	r2, r2, #28
 1710 0078 43F40043 		orr	r3, r3, #32768
 1711 007c 1360     		str	r3, [r2]
 716:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 1712              		.loc 1 716 3
 1713 007e 00E0     		b	.L41
 1714              	.L49:
 717:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1N:
 718:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2N:
 719:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3N:
 720:../libopencm3/lib/stm32/common/timer_common_all.c **** 		/* Ignoring as oc clear enable only applies to the whole
 721:../libopencm3/lib/stm32/common/timer_common_all.c **** 		 * channel.
 722:../libopencm3/lib/stm32/common/timer_common_all.c **** 		 */
 723:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 1715              		.loc 1 723 3
 1716 0080 00BF     		nop
 1717              	.L41:
 1718              	.L48:
 724:../libopencm3/lib/stm32/common/timer_common_all.c **** 	}
 725:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 1719              		.loc 1 725 1
 1720 0082 00BF     		nop
 1721 0084 0C37     		adds	r7, r7, #12
 1722              		.cfi_def_cfa_offset 4
 1723 0086 BD46     		mov	sp, r7
 1724              		.cfi_def_cfa_register 13
 1725              		@ sp needed
 1726 0088 80BC     		pop	{r7}
 1727              		.cfi_restore 7
 1728              		.cfi_def_cfa_offset 0
 1729 008a 7047     		bx	lr
 1730              		.cfi_endproc
 1731              	.LFE34:
 1733              		.section	.text.timer_disable_oc_clear,"ax",%progbits
 1734              		.align	1
 1735              		.global	timer_disable_oc_clear
 1736              		.syntax unified
 1737              		.thumb
 1738              		.thumb_func
 1739              		.fpu softvfp
 1741              	timer_disable_oc_clear:
 1742              	.LFB35:
 726:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 727:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 728:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Timer Disable the Output Compare Clear Function
 729:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 730:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 731:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 732:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] oc_id enum ::tim_oc_id OC channel designators
 733:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_OCx where x=1..4, TIM_OCxN where x=1..3 (no action taken)
 734:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 735:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 736:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_disable_oc_clear(uint32_t timer_peripheral, enum tim_oc_id oc_id)
 737:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 1743              		.loc 1 737 1
 1744              		.cfi_startproc
 1745              		@ args = 0, pretend = 0, frame = 8
 1746              		@ frame_needed = 1, uses_anonymous_args = 0
 1747              		@ link register save eliminated.
 1748 0000 80B4     		push	{r7}
 1749              		.cfi_def_cfa_offset 4
 1750              		.cfi_offset 7, -4
 1751 0002 83B0     		sub	sp, sp, #12
 1752              		.cfi_def_cfa_offset 16
 1753 0004 00AF     		add	r7, sp, #0
 1754              		.cfi_def_cfa_register 7
 1755 0006 7860     		str	r0, [r7, #4]
 1756 0008 0B46     		mov	r3, r1
 1757 000a FB70     		strb	r3, [r7, #3]
 738:../libopencm3/lib/stm32/common/timer_common_all.c **** 	switch (oc_id) {
 1758              		.loc 1 738 2
 1759 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1760 000e 062B     		cmp	r3, #6
 1761 0010 37D8     		bhi	.L58
 1762 0012 02A2     		adr	r2, .L53
 1763 0014 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1764 0018 1A44     		add	r2, r2, r3
 1765 001a 1047     		bx	r2
 1766              		.p2align 2
 1767              	.L53:
 1768 001c 1D000000 		.word	.L57+1-.L53
 1769 0020 65000000 		.word	.L59+1-.L53
 1770 0024 2F000000 		.word	.L56+1-.L53
 1771 0028 65000000 		.word	.L59+1-.L53
 1772 002c 41000000 		.word	.L55+1-.L53
 1773 0030 65000000 		.word	.L59+1-.L53
 1774 0034 53000000 		.word	.L52+1-.L53
 1775              		.p2align 1
 1776              	.L57:
 739:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1:
 740:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) &= ~TIM_CCMR1_OC1CE;
 1777              		.loc 1 740 31
 1778 0038 7B68     		ldr	r3, [r7, #4]
 1779 003a 1833     		adds	r3, r3, #24
 1780 003c 1B68     		ldr	r3, [r3]
 1781 003e 7A68     		ldr	r2, [r7, #4]
 1782 0040 1832     		adds	r2, r2, #24
 1783 0042 23F08003 		bic	r3, r3, #128
 1784 0046 1360     		str	r3, [r2]
 741:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 1785              		.loc 1 741 3
 1786 0048 1BE0     		b	.L51
 1787              	.L56:
 742:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2:
 743:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) &= ~TIM_CCMR1_OC2CE;
 1788              		.loc 1 743 31
 1789 004a 7B68     		ldr	r3, [r7, #4]
 1790 004c 1833     		adds	r3, r3, #24
 1791 004e 1B68     		ldr	r3, [r3]
 1792 0050 7A68     		ldr	r2, [r7, #4]
 1793 0052 1832     		adds	r2, r2, #24
 1794 0054 23F40043 		bic	r3, r3, #32768
 1795 0058 1360     		str	r3, [r2]
 744:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 1796              		.loc 1 744 3
 1797 005a 12E0     		b	.L51
 1798              	.L55:
 745:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3:
 746:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) &= ~TIM_CCMR2_OC3CE;
 1799              		.loc 1 746 31
 1800 005c 7B68     		ldr	r3, [r7, #4]
 1801 005e 1C33     		adds	r3, r3, #28
 1802 0060 1B68     		ldr	r3, [r3]
 1803 0062 7A68     		ldr	r2, [r7, #4]
 1804 0064 1C32     		adds	r2, r2, #28
 1805 0066 23F08003 		bic	r3, r3, #128
 1806 006a 1360     		str	r3, [r2]
 747:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 1807              		.loc 1 747 3
 1808 006c 09E0     		b	.L51
 1809              	.L52:
 748:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC4:
 749:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) &= ~TIM_CCMR2_OC4CE;
 1810              		.loc 1 749 31
 1811 006e 7B68     		ldr	r3, [r7, #4]
 1812 0070 1C33     		adds	r3, r3, #28
 1813 0072 1B68     		ldr	r3, [r3]
 1814 0074 7A68     		ldr	r2, [r7, #4]
 1815 0076 1C32     		adds	r2, r2, #28
 1816 0078 23F40043 		bic	r3, r3, #32768
 1817 007c 1360     		str	r3, [r2]
 750:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 1818              		.loc 1 750 3
 1819 007e 00E0     		b	.L51
 1820              	.L59:
 751:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1N:
 752:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2N:
 753:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3N:
 754:../libopencm3/lib/stm32/common/timer_common_all.c **** 		/* Ignoring as oc clear enable only applies to the whole
 755:../libopencm3/lib/stm32/common/timer_common_all.c **** 		 * channel.
 756:../libopencm3/lib/stm32/common/timer_common_all.c **** 		 */
 757:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 1821              		.loc 1 757 3
 1822 0080 00BF     		nop
 1823              	.L51:
 1824              	.L58:
 758:../libopencm3/lib/stm32/common/timer_common_all.c **** 	}
 759:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 1825              		.loc 1 759 1
 1826 0082 00BF     		nop
 1827 0084 0C37     		adds	r7, r7, #12
 1828              		.cfi_def_cfa_offset 4
 1829 0086 BD46     		mov	sp, r7
 1830              		.cfi_def_cfa_register 13
 1831              		@ sp needed
 1832 0088 80BC     		pop	{r7}
 1833              		.cfi_restore 7
 1834              		.cfi_def_cfa_offset 0
 1835 008a 7047     		bx	lr
 1836              		.cfi_endproc
 1837              	.LFE35:
 1839              		.section	.text.timer_set_oc_fast_mode,"ax",%progbits
 1840              		.align	1
 1841              		.global	timer_set_oc_fast_mode
 1842              		.syntax unified
 1843              		.thumb
 1844              		.thumb_func
 1845              		.fpu softvfp
 1847              	timer_set_oc_fast_mode:
 1848              	.LFB36:
 760:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 761:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 762:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Timer Enable the Output Compare Fast Mode
 763:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 764:../libopencm3/lib/stm32/common/timer_common_all.c **** When this is enabled, the output compare signal is forced to the compare state
 765:../libopencm3/lib/stm32/common/timer_common_all.c **** by a trigger input, independently of the compare match. This speeds up the
 766:../libopencm3/lib/stm32/common/timer_common_all.c **** setting of the output compare to 3 clock cycles as opposed to at least 5 in the
 767:../libopencm3/lib/stm32/common/timer_common_all.c **** slow mode. This works in the PWM1 and PWM2 modes only.
 768:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 769:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 770:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 771:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] oc_id enum ::tim_oc_id OC channel designators
 772:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_OCx where x=1..4, TIM_OCxN where x=1..3 (no action taken)
 773:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 774:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 775:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_oc_fast_mode(uint32_t timer_peripheral, enum tim_oc_id oc_id)
 776:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 1849              		.loc 1 776 1
 1850              		.cfi_startproc
 1851              		@ args = 0, pretend = 0, frame = 8
 1852              		@ frame_needed = 1, uses_anonymous_args = 0
 1853              		@ link register save eliminated.
 1854 0000 80B4     		push	{r7}
 1855              		.cfi_def_cfa_offset 4
 1856              		.cfi_offset 7, -4
 1857 0002 83B0     		sub	sp, sp, #12
 1858              		.cfi_def_cfa_offset 16
 1859 0004 00AF     		add	r7, sp, #0
 1860              		.cfi_def_cfa_register 7
 1861 0006 7860     		str	r0, [r7, #4]
 1862 0008 0B46     		mov	r3, r1
 1863 000a FB70     		strb	r3, [r7, #3]
 777:../libopencm3/lib/stm32/common/timer_common_all.c **** 	switch (oc_id) {
 1864              		.loc 1 777 2
 1865 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1866 000e 062B     		cmp	r3, #6
 1867 0010 37D8     		bhi	.L68
 1868 0012 02A2     		adr	r2, .L63
 1869 0014 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1870 0018 1A44     		add	r2, r2, r3
 1871 001a 1047     		bx	r2
 1872              		.p2align 2
 1873              	.L63:
 1874 001c 1D000000 		.word	.L67+1-.L63
 1875 0020 65000000 		.word	.L69+1-.L63
 1876 0024 2F000000 		.word	.L66+1-.L63
 1877 0028 65000000 		.word	.L69+1-.L63
 1878 002c 41000000 		.word	.L65+1-.L63
 1879 0030 65000000 		.word	.L69+1-.L63
 1880 0034 53000000 		.word	.L62+1-.L63
 1881              		.p2align 1
 1882              	.L67:
 778:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1:
 779:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) |= TIM_CCMR1_OC1FE;
 1883              		.loc 1 779 31
 1884 0038 7B68     		ldr	r3, [r7, #4]
 1885 003a 1833     		adds	r3, r3, #24
 1886 003c 1B68     		ldr	r3, [r3]
 1887 003e 7A68     		ldr	r2, [r7, #4]
 1888 0040 1832     		adds	r2, r2, #24
 1889 0042 43F00403 		orr	r3, r3, #4
 1890 0046 1360     		str	r3, [r2]
 780:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 1891              		.loc 1 780 3
 1892 0048 1BE0     		b	.L61
 1893              	.L66:
 781:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2:
 782:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) |= TIM_CCMR1_OC2FE;
 1894              		.loc 1 782 31
 1895 004a 7B68     		ldr	r3, [r7, #4]
 1896 004c 1833     		adds	r3, r3, #24
 1897 004e 1B68     		ldr	r3, [r3]
 1898 0050 7A68     		ldr	r2, [r7, #4]
 1899 0052 1832     		adds	r2, r2, #24
 1900 0054 43F48063 		orr	r3, r3, #1024
 1901 0058 1360     		str	r3, [r2]
 783:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 1902              		.loc 1 783 3
 1903 005a 12E0     		b	.L61
 1904              	.L65:
 784:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3:
 785:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) |= TIM_CCMR2_OC3FE;
 1905              		.loc 1 785 31
 1906 005c 7B68     		ldr	r3, [r7, #4]
 1907 005e 1C33     		adds	r3, r3, #28
 1908 0060 1B68     		ldr	r3, [r3]
 1909 0062 7A68     		ldr	r2, [r7, #4]
 1910 0064 1C32     		adds	r2, r2, #28
 1911 0066 43F00403 		orr	r3, r3, #4
 1912 006a 1360     		str	r3, [r2]
 786:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 1913              		.loc 1 786 3
 1914 006c 09E0     		b	.L61
 1915              	.L62:
 787:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC4:
 788:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) |= TIM_CCMR2_OC4FE;
 1916              		.loc 1 788 31
 1917 006e 7B68     		ldr	r3, [r7, #4]
 1918 0070 1C33     		adds	r3, r3, #28
 1919 0072 1B68     		ldr	r3, [r3]
 1920 0074 7A68     		ldr	r2, [r7, #4]
 1921 0076 1C32     		adds	r2, r2, #28
 1922 0078 43F48063 		orr	r3, r3, #1024
 1923 007c 1360     		str	r3, [r2]
 789:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 1924              		.loc 1 789 3
 1925 007e 00E0     		b	.L61
 1926              	.L69:
 790:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1N:
 791:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2N:
 792:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3N:
 793:../libopencm3/lib/stm32/common/timer_common_all.c **** 		/* Ignoring as fast enable only applies to the whole channel. */
 794:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 1927              		.loc 1 794 3
 1928 0080 00BF     		nop
 1929              	.L61:
 1930              	.L68:
 795:../libopencm3/lib/stm32/common/timer_common_all.c **** 	}
 796:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 1931              		.loc 1 796 1
 1932 0082 00BF     		nop
 1933 0084 0C37     		adds	r7, r7, #12
 1934              		.cfi_def_cfa_offset 4
 1935 0086 BD46     		mov	sp, r7
 1936              		.cfi_def_cfa_register 13
 1937              		@ sp needed
 1938 0088 80BC     		pop	{r7}
 1939              		.cfi_restore 7
 1940              		.cfi_def_cfa_offset 0
 1941 008a 7047     		bx	lr
 1942              		.cfi_endproc
 1943              	.LFE36:
 1945              		.section	.text.timer_set_oc_slow_mode,"ax",%progbits
 1946              		.align	1
 1947              		.global	timer_set_oc_slow_mode
 1948              		.syntax unified
 1949              		.thumb
 1950              		.thumb_func
 1951              		.fpu softvfp
 1953              	timer_set_oc_slow_mode:
 1954              	.LFB37:
 797:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 798:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 799:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Timer Enable the Output Compare Slow Mode
 800:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 801:../libopencm3/lib/stm32/common/timer_common_all.c **** This disables the fast compare mode and the output compare depends on the
 802:../libopencm3/lib/stm32/common/timer_common_all.c **** counter and compare register values.
 803:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 804:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 805:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 806:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] oc_id enum ::tim_oc_id OC channel designators
 807:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_OCx where x=1..4, TIM_OCxN where x=1..3 (no action taken)
 808:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 809:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 810:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_oc_slow_mode(uint32_t timer_peripheral, enum tim_oc_id oc_id)
 811:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 1955              		.loc 1 811 1
 1956              		.cfi_startproc
 1957              		@ args = 0, pretend = 0, frame = 8
 1958              		@ frame_needed = 1, uses_anonymous_args = 0
 1959              		@ link register save eliminated.
 1960 0000 80B4     		push	{r7}
 1961              		.cfi_def_cfa_offset 4
 1962              		.cfi_offset 7, -4
 1963 0002 83B0     		sub	sp, sp, #12
 1964              		.cfi_def_cfa_offset 16
 1965 0004 00AF     		add	r7, sp, #0
 1966              		.cfi_def_cfa_register 7
 1967 0006 7860     		str	r0, [r7, #4]
 1968 0008 0B46     		mov	r3, r1
 1969 000a FB70     		strb	r3, [r7, #3]
 812:../libopencm3/lib/stm32/common/timer_common_all.c **** 	switch (oc_id) {
 1970              		.loc 1 812 2
 1971 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1972 000e 062B     		cmp	r3, #6
 1973 0010 37D8     		bhi	.L78
 1974 0012 02A2     		adr	r2, .L73
 1975 0014 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1976 0018 1A44     		add	r2, r2, r3
 1977 001a 1047     		bx	r2
 1978              		.p2align 2
 1979              	.L73:
 1980 001c 1D000000 		.word	.L77+1-.L73
 1981 0020 65000000 		.word	.L79+1-.L73
 1982 0024 2F000000 		.word	.L76+1-.L73
 1983 0028 65000000 		.word	.L79+1-.L73
 1984 002c 41000000 		.word	.L75+1-.L73
 1985 0030 65000000 		.word	.L79+1-.L73
 1986 0034 53000000 		.word	.L72+1-.L73
 1987              		.p2align 1
 1988              	.L77:
 813:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1:
 814:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) &= ~TIM_CCMR1_OC1FE;
 1989              		.loc 1 814 31
 1990 0038 7B68     		ldr	r3, [r7, #4]
 1991 003a 1833     		adds	r3, r3, #24
 1992 003c 1B68     		ldr	r3, [r3]
 1993 003e 7A68     		ldr	r2, [r7, #4]
 1994 0040 1832     		adds	r2, r2, #24
 1995 0042 23F00403 		bic	r3, r3, #4
 1996 0046 1360     		str	r3, [r2]
 815:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 1997              		.loc 1 815 3
 1998 0048 1BE0     		b	.L71
 1999              	.L76:
 816:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2:
 817:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) &= ~TIM_CCMR1_OC2FE;
 2000              		.loc 1 817 31
 2001 004a 7B68     		ldr	r3, [r7, #4]
 2002 004c 1833     		adds	r3, r3, #24
 2003 004e 1B68     		ldr	r3, [r3]
 2004 0050 7A68     		ldr	r2, [r7, #4]
 2005 0052 1832     		adds	r2, r2, #24
 2006 0054 23F48063 		bic	r3, r3, #1024
 2007 0058 1360     		str	r3, [r2]
 818:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 2008              		.loc 1 818 3
 2009 005a 12E0     		b	.L71
 2010              	.L75:
 819:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3:
 820:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) &= ~TIM_CCMR2_OC3FE;
 2011              		.loc 1 820 31
 2012 005c 7B68     		ldr	r3, [r7, #4]
 2013 005e 1C33     		adds	r3, r3, #28
 2014 0060 1B68     		ldr	r3, [r3]
 2015 0062 7A68     		ldr	r2, [r7, #4]
 2016 0064 1C32     		adds	r2, r2, #28
 2017 0066 23F00403 		bic	r3, r3, #4
 2018 006a 1360     		str	r3, [r2]
 821:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 2019              		.loc 1 821 3
 2020 006c 09E0     		b	.L71
 2021              	.L72:
 822:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC4:
 823:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) &= ~TIM_CCMR2_OC4FE;
 2022              		.loc 1 823 31
 2023 006e 7B68     		ldr	r3, [r7, #4]
 2024 0070 1C33     		adds	r3, r3, #28
 2025 0072 1B68     		ldr	r3, [r3]
 2026 0074 7A68     		ldr	r2, [r7, #4]
 2027 0076 1C32     		adds	r2, r2, #28
 2028 0078 23F48063 		bic	r3, r3, #1024
 2029 007c 1360     		str	r3, [r2]
 824:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 2030              		.loc 1 824 3
 2031 007e 00E0     		b	.L71
 2032              	.L79:
 825:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1N:
 826:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2N:
 827:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3N:
 828:../libopencm3/lib/stm32/common/timer_common_all.c **** 		/* Ignoring as this option applies to the whole channel. */
 829:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 2033              		.loc 1 829 3
 2034 0080 00BF     		nop
 2035              	.L71:
 2036              	.L78:
 830:../libopencm3/lib/stm32/common/timer_common_all.c **** 	}
 831:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 2037              		.loc 1 831 1
 2038 0082 00BF     		nop
 2039 0084 0C37     		adds	r7, r7, #12
 2040              		.cfi_def_cfa_offset 4
 2041 0086 BD46     		mov	sp, r7
 2042              		.cfi_def_cfa_register 13
 2043              		@ sp needed
 2044 0088 80BC     		pop	{r7}
 2045              		.cfi_restore 7
 2046              		.cfi_def_cfa_offset 0
 2047 008a 7047     		bx	lr
 2048              		.cfi_endproc
 2049              	.LFE37:
 2051              		.section	.text.timer_set_oc_mode,"ax",%progbits
 2052              		.align	1
 2053              		.global	timer_set_oc_mode
 2054              		.syntax unified
 2055              		.thumb
 2056              		.thumb_func
 2057              		.fpu softvfp
 2059              	timer_set_oc_mode:
 2060              	.LFB38:
 832:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 833:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
 834:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Timer Set Output Compare Mode
 835:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 836:../libopencm3/lib/stm32/common/timer_common_all.c **** Specifies how the comparator output will respond to a compare match. The mode
 837:../libopencm3/lib/stm32/common/timer_common_all.c **** can be:
 838:../libopencm3/lib/stm32/common/timer_common_all.c **** @li Frozen - the output does not respond to a match.
 839:../libopencm3/lib/stm32/common/timer_common_all.c **** @li Active - the output assumes the active state on the first match.
 840:../libopencm3/lib/stm32/common/timer_common_all.c **** @li Inactive - the output assumes the inactive state on the first match.
 841:../libopencm3/lib/stm32/common/timer_common_all.c **** @li Toggle - The output switches between active and inactive states on each
 842:../libopencm3/lib/stm32/common/timer_common_all.c **** match.
 843:../libopencm3/lib/stm32/common/timer_common_all.c **** @li Force inactive. The output is forced low regardless of the compare state.
 844:../libopencm3/lib/stm32/common/timer_common_all.c **** @li Force active. The output is forced high regardless of the compare state.
 845:../libopencm3/lib/stm32/common/timer_common_all.c **** @li PWM1 - The output is active when the counter is less than the compare
 846:../libopencm3/lib/stm32/common/timer_common_all.c **** register contents and inactive otherwise.
 847:../libopencm3/lib/stm32/common/timer_common_all.c **** @li PWM2 - The output is inactive when the counter is less than the compare
 848:../libopencm3/lib/stm32/common/timer_common_all.c **** register contents and active otherwise.
 849:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 850:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
 851:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
 852:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] oc_id enum ::tim_oc_id OC channel designators
 853:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_OCx where x=1..4, TIM_OCxN where x=1..3 (no action taken)
 854:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] oc_mode enum ::tim_oc_mode. OC mode designators.
 855:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_OCM_FROZEN, TIM_OCM_ACTIVE, TIM_OCM_INACTIVE,
 856:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_OCM_TOGGLE, TIM_OCM_FORCE_LOW, TIM_OCM_FORCE_HIGH,
 857:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_OCM_PWM1, TIM_OCM_PWM2
 858:../libopencm3/lib/stm32/common/timer_common_all.c **** */
 859:../libopencm3/lib/stm32/common/timer_common_all.c **** 
 860:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_oc_mode(uint32_t timer_peripheral, enum tim_oc_id oc_id,
 861:../libopencm3/lib/stm32/common/timer_common_all.c **** 		       enum tim_oc_mode oc_mode)
 862:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 2061              		.loc 1 862 1
 2062              		.cfi_startproc
 2063              		@ args = 0, pretend = 0, frame = 8
 2064              		@ frame_needed = 1, uses_anonymous_args = 0
 2065              		@ link register save eliminated.
 2066 0000 80B4     		push	{r7}
 2067              		.cfi_def_cfa_offset 4
 2068              		.cfi_offset 7, -4
 2069 0002 83B0     		sub	sp, sp, #12
 2070              		.cfi_def_cfa_offset 16
 2071 0004 00AF     		add	r7, sp, #0
 2072              		.cfi_def_cfa_register 7
 2073 0006 7860     		str	r0, [r7, #4]
 2074 0008 0B46     		mov	r3, r1
 2075 000a FB70     		strb	r3, [r7, #3]
 2076 000c 1346     		mov	r3, r2
 2077 000e BB70     		strb	r3, [r7, #2]
 863:../libopencm3/lib/stm32/common/timer_common_all.c **** 	switch (oc_id) {
 2078              		.loc 1 863 2
 2079 0010 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2080 0012 062B     		cmp	r3, #6
 2081 0014 00F20682 		bhi	.L128
 2082 0018 02A2     		adr	r2, .L83
 2083 001a 52F82330 		ldr	r3, [r2, r3, lsl #2]
 2084 001e 1A44     		add	r2, r2, r3
 2085 0020 1047     		bx	r2
 2086 0022 00BF     		.p2align 2
 2087              	.L83:
 2088 0024 1D000000 		.word	.L87+1-.L83
 2089 0028 EF030000 		.word	.L129+1-.L83
 2090 002c 13010000 		.word	.L86+1-.L83
 2091 0030 EF030000 		.word	.L129+1-.L83
 2092 0034 07020000 		.word	.L85+1-.L83
 2093 0038 EF030000 		.word	.L129+1-.L83
 2094 003c FB020000 		.word	.L82+1-.L83
 2095              		.p2align 1
 2096              	.L87:
 864:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1:
 865:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) &= ~TIM_CCMR1_CC1S_MASK;
 2097              		.loc 1 865 31
 2098 0040 7B68     		ldr	r3, [r7, #4]
 2099 0042 1833     		adds	r3, r3, #24
 2100 0044 1B68     		ldr	r3, [r3]
 2101 0046 7A68     		ldr	r2, [r7, #4]
 2102 0048 1832     		adds	r2, r2, #24
 2103 004a 23F00303 		bic	r3, r3, #3
 2104 004e 1360     		str	r3, [r2]
 866:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) |= TIM_CCMR1_CC1S_OUT;
 2105              		.loc 1 866 31
 2106 0050 7B68     		ldr	r3, [r7, #4]
 2107 0052 1833     		adds	r3, r3, #24
 2108 0054 1946     		mov	r1, r3
 2109 0056 7B68     		ldr	r3, [r7, #4]
 2110 0058 1833     		adds	r3, r3, #24
 2111 005a 1A46     		mov	r2, r3
 2112 005c 0B68     		ldr	r3, [r1]
 2113 005e 1360     		str	r3, [r2]
 867:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) &= ~TIM_CCMR1_OC1M_MASK;
 2114              		.loc 1 867 31
 2115 0060 7B68     		ldr	r3, [r7, #4]
 2116 0062 1833     		adds	r3, r3, #24
 2117 0064 1B68     		ldr	r3, [r3]
 2118 0066 7A68     		ldr	r2, [r7, #4]
 2119 0068 1832     		adds	r2, r2, #24
 2120 006a 23F07003 		bic	r3, r3, #112
 2121 006e 1360     		str	r3, [r2]
 868:../libopencm3/lib/stm32/common/timer_common_all.c **** 		switch (oc_mode) {
 2122              		.loc 1 868 3
 2123 0070 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 2124 0072 072B     		cmp	r3, #7
 2125 0074 00F2CF81 		bhi	.L130
 2126 0078 02A2     		adr	r2, .L90
 2127 007a 52F82330 		ldr	r3, [r2, r3, lsl #2]
 2128 007e 1A44     		add	r2, r2, r3
 2129 0080 1047     		bx	r2
 2130 0082 00BF     		.p2align 2
 2131              	.L90:
 2132 0084 21000000 		.word	.L97+1-.L90
 2133 0088 33000000 		.word	.L96+1-.L90
 2134 008c 45000000 		.word	.L95+1-.L90
 2135 0090 57000000 		.word	.L94+1-.L90
 2136 0094 69000000 		.word	.L93+1-.L90
 2137 0098 7B000000 		.word	.L92+1-.L90
 2138 009c 8D000000 		.word	.L91+1-.L90
 2139 00a0 9F000000 		.word	.L89+1-.L90
 2140              		.p2align 1
 2141              	.L97:
 869:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_FROZEN:
 870:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR1(timer_peripheral) |= TIM_CCMR1_OC1M_FROZEN;
 2142              		.loc 1 870 32
 2143 00a4 7B68     		ldr	r3, [r7, #4]
 2144 00a6 1833     		adds	r3, r3, #24
 2145 00a8 1946     		mov	r1, r3
 2146 00aa 7B68     		ldr	r3, [r7, #4]
 2147 00ac 1833     		adds	r3, r3, #24
 2148 00ae 1A46     		mov	r2, r3
 2149 00b0 0B68     		ldr	r3, [r1]
 2150 00b2 1360     		str	r3, [r2]
 871:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2151              		.loc 1 871 4
 2152 00b4 3EE0     		b	.L88
 2153              	.L96:
 872:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_ACTIVE:
 873:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR1(timer_peripheral) |= TIM_CCMR1_OC1M_ACTIVE;
 2154              		.loc 1 873 32
 2155 00b6 7B68     		ldr	r3, [r7, #4]
 2156 00b8 1833     		adds	r3, r3, #24
 2157 00ba 1B68     		ldr	r3, [r3]
 2158 00bc 7A68     		ldr	r2, [r7, #4]
 2159 00be 1832     		adds	r2, r2, #24
 2160 00c0 43F01003 		orr	r3, r3, #16
 2161 00c4 1360     		str	r3, [r2]
 874:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2162              		.loc 1 874 4
 2163 00c6 35E0     		b	.L88
 2164              	.L95:
 875:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_INACTIVE:
 876:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR1(timer_peripheral) |= TIM_CCMR1_OC1M_INACTIVE;
 2165              		.loc 1 876 32
 2166 00c8 7B68     		ldr	r3, [r7, #4]
 2167 00ca 1833     		adds	r3, r3, #24
 2168 00cc 1B68     		ldr	r3, [r3]
 2169 00ce 7A68     		ldr	r2, [r7, #4]
 2170 00d0 1832     		adds	r2, r2, #24
 2171 00d2 43F02003 		orr	r3, r3, #32
 2172 00d6 1360     		str	r3, [r2]
 877:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2173              		.loc 1 877 4
 2174 00d8 2CE0     		b	.L88
 2175              	.L94:
 878:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_TOGGLE:
 879:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR1(timer_peripheral) |= TIM_CCMR1_OC1M_TOGGLE;
 2176              		.loc 1 879 32
 2177 00da 7B68     		ldr	r3, [r7, #4]
 2178 00dc 1833     		adds	r3, r3, #24
 2179 00de 1B68     		ldr	r3, [r3]
 2180 00e0 7A68     		ldr	r2, [r7, #4]
 2181 00e2 1832     		adds	r2, r2, #24
 2182 00e4 43F03003 		orr	r3, r3, #48
 2183 00e8 1360     		str	r3, [r2]
 880:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2184              		.loc 1 880 4
 2185 00ea 23E0     		b	.L88
 2186              	.L93:
 881:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_FORCE_LOW:
 882:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR1(timer_peripheral) |= TIM_CCMR1_OC1M_FORCE_LOW;
 2187              		.loc 1 882 32
 2188 00ec 7B68     		ldr	r3, [r7, #4]
 2189 00ee 1833     		adds	r3, r3, #24
 2190 00f0 1B68     		ldr	r3, [r3]
 2191 00f2 7A68     		ldr	r2, [r7, #4]
 2192 00f4 1832     		adds	r2, r2, #24
 2193 00f6 43F04003 		orr	r3, r3, #64
 2194 00fa 1360     		str	r3, [r2]
 883:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2195              		.loc 1 883 4
 2196 00fc 1AE0     		b	.L88
 2197              	.L92:
 884:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_FORCE_HIGH:
 885:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR1(timer_peripheral) |=
 2198              		.loc 1 885 32
 2199 00fe 7B68     		ldr	r3, [r7, #4]
 2200 0100 1833     		adds	r3, r3, #24
 2201 0102 1B68     		ldr	r3, [r3]
 2202 0104 7A68     		ldr	r2, [r7, #4]
 2203 0106 1832     		adds	r2, r2, #24
 2204 0108 43F05003 		orr	r3, r3, #80
 2205 010c 1360     		str	r3, [r2]
 886:../libopencm3/lib/stm32/common/timer_common_all.c **** 			    TIM_CCMR1_OC1M_FORCE_HIGH;
 887:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2206              		.loc 1 887 4
 2207 010e 11E0     		b	.L88
 2208              	.L91:
 888:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_PWM1:
 889:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR1(timer_peripheral) |= TIM_CCMR1_OC1M_PWM1;
 2209              		.loc 1 889 32
 2210 0110 7B68     		ldr	r3, [r7, #4]
 2211 0112 1833     		adds	r3, r3, #24
 2212 0114 1B68     		ldr	r3, [r3]
 2213 0116 7A68     		ldr	r2, [r7, #4]
 2214 0118 1832     		adds	r2, r2, #24
 2215 011a 43F06003 		orr	r3, r3, #96
 2216 011e 1360     		str	r3, [r2]
 890:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2217              		.loc 1 890 4
 2218 0120 08E0     		b	.L88
 2219              	.L89:
 891:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_PWM2:
 892:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR1(timer_peripheral) |= TIM_CCMR1_OC1M_PWM2;
 2220              		.loc 1 892 32
 2221 0122 7B68     		ldr	r3, [r7, #4]
 2222 0124 1833     		adds	r3, r3, #24
 2223 0126 1B68     		ldr	r3, [r3]
 2224 0128 7A68     		ldr	r2, [r7, #4]
 2225 012a 1832     		adds	r2, r2, #24
 2226 012c 43F07003 		orr	r3, r3, #112
 2227 0130 1360     		str	r3, [r2]
 893:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2228              		.loc 1 893 4
 2229 0132 00BF     		nop
 2230              	.L88:
 894:../libopencm3/lib/stm32/common/timer_common_all.c **** 		}
 895:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 2231              		.loc 1 895 3
 2232 0134 6FE1     		b	.L130
 2233              	.L86:
 896:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2:
 897:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) &= ~TIM_CCMR1_CC2S_MASK;
 2234              		.loc 1 897 31
 2235 0136 7B68     		ldr	r3, [r7, #4]
 2236 0138 1833     		adds	r3, r3, #24
 2237 013a 1B68     		ldr	r3, [r3]
 2238 013c 7A68     		ldr	r2, [r7, #4]
 2239 013e 1832     		adds	r2, r2, #24
 2240 0140 23F44073 		bic	r3, r3, #768
 2241 0144 1360     		str	r3, [r2]
 898:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) |= TIM_CCMR1_CC2S_OUT;
 2242              		.loc 1 898 31
 2243 0146 7B68     		ldr	r3, [r7, #4]
 2244 0148 1833     		adds	r3, r3, #24
 2245 014a 1946     		mov	r1, r3
 2246 014c 7B68     		ldr	r3, [r7, #4]
 2247 014e 1833     		adds	r3, r3, #24
 2248 0150 1A46     		mov	r2, r3
 2249 0152 0B68     		ldr	r3, [r1]
 2250 0154 1360     		str	r3, [r2]
 899:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) &= ~TIM_CCMR1_OC2M_MASK;
 2251              		.loc 1 899 31
 2252 0156 7B68     		ldr	r3, [r7, #4]
 2253 0158 1833     		adds	r3, r3, #24
 2254 015a 1B68     		ldr	r3, [r3]
 2255 015c 7A68     		ldr	r2, [r7, #4]
 2256 015e 1832     		adds	r2, r2, #24
 2257 0160 23F4E043 		bic	r3, r3, #28672
 2258 0164 1360     		str	r3, [r2]
 900:../libopencm3/lib/stm32/common/timer_common_all.c **** 		switch (oc_mode) {
 2259              		.loc 1 900 3
 2260 0166 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 2261 0168 072B     		cmp	r3, #7
 2262 016a 00F25681 		bhi	.L131
 2263 016e 02A2     		adr	r2, .L100
 2264 0170 52F82330 		ldr	r3, [r2, r3, lsl #2]
 2265 0174 1A44     		add	r2, r2, r3
 2266 0176 1047     		bx	r2
 2267              		.p2align 2
 2268              	.L100:
 2269 0178 21000000 		.word	.L107+1-.L100
 2270 017c 33000000 		.word	.L106+1-.L100
 2271 0180 45000000 		.word	.L105+1-.L100
 2272 0184 57000000 		.word	.L104+1-.L100
 2273 0188 69000000 		.word	.L103+1-.L100
 2274 018c 7B000000 		.word	.L102+1-.L100
 2275 0190 8D000000 		.word	.L101+1-.L100
 2276 0194 9F000000 		.word	.L99+1-.L100
 2277              		.p2align 1
 2278              	.L107:
 901:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_FROZEN:
 902:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR1(timer_peripheral) |= TIM_CCMR1_OC2M_FROZEN;
 2279              		.loc 1 902 32
 2280 0198 7B68     		ldr	r3, [r7, #4]
 2281 019a 1833     		adds	r3, r3, #24
 2282 019c 1946     		mov	r1, r3
 2283 019e 7B68     		ldr	r3, [r7, #4]
 2284 01a0 1833     		adds	r3, r3, #24
 2285 01a2 1A46     		mov	r2, r3
 2286 01a4 0B68     		ldr	r3, [r1]
 2287 01a6 1360     		str	r3, [r2]
 903:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2288              		.loc 1 903 4
 2289 01a8 3EE0     		b	.L98
 2290              	.L106:
 904:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_ACTIVE:
 905:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR1(timer_peripheral) |= TIM_CCMR1_OC2M_ACTIVE;
 2291              		.loc 1 905 32
 2292 01aa 7B68     		ldr	r3, [r7, #4]
 2293 01ac 1833     		adds	r3, r3, #24
 2294 01ae 1B68     		ldr	r3, [r3]
 2295 01b0 7A68     		ldr	r2, [r7, #4]
 2296 01b2 1832     		adds	r2, r2, #24
 2297 01b4 43F48053 		orr	r3, r3, #4096
 2298 01b8 1360     		str	r3, [r2]
 906:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2299              		.loc 1 906 4
 2300 01ba 35E0     		b	.L98
 2301              	.L105:
 907:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_INACTIVE:
 908:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR1(timer_peripheral) |= TIM_CCMR1_OC2M_INACTIVE;
 2302              		.loc 1 908 32
 2303 01bc 7B68     		ldr	r3, [r7, #4]
 2304 01be 1833     		adds	r3, r3, #24
 2305 01c0 1B68     		ldr	r3, [r3]
 2306 01c2 7A68     		ldr	r2, [r7, #4]
 2307 01c4 1832     		adds	r2, r2, #24
 2308 01c6 43F40053 		orr	r3, r3, #8192
 2309 01ca 1360     		str	r3, [r2]
 909:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2310              		.loc 1 909 4
 2311 01cc 2CE0     		b	.L98
 2312              	.L104:
 910:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_TOGGLE:
 911:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR1(timer_peripheral) |= TIM_CCMR1_OC2M_TOGGLE;
 2313              		.loc 1 911 32
 2314 01ce 7B68     		ldr	r3, [r7, #4]
 2315 01d0 1833     		adds	r3, r3, #24
 2316 01d2 1B68     		ldr	r3, [r3]
 2317 01d4 7A68     		ldr	r2, [r7, #4]
 2318 01d6 1832     		adds	r2, r2, #24
 2319 01d8 43F44053 		orr	r3, r3, #12288
 2320 01dc 1360     		str	r3, [r2]
 912:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2321              		.loc 1 912 4
 2322 01de 23E0     		b	.L98
 2323              	.L103:
 913:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_FORCE_LOW:
 914:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR1(timer_peripheral) |= TIM_CCMR1_OC2M_FORCE_LOW;
 2324              		.loc 1 914 32
 2325 01e0 7B68     		ldr	r3, [r7, #4]
 2326 01e2 1833     		adds	r3, r3, #24
 2327 01e4 1B68     		ldr	r3, [r3]
 2328 01e6 7A68     		ldr	r2, [r7, #4]
 2329 01e8 1832     		adds	r2, r2, #24
 2330 01ea 43F48043 		orr	r3, r3, #16384
 2331 01ee 1360     		str	r3, [r2]
 915:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2332              		.loc 1 915 4
 2333 01f0 1AE0     		b	.L98
 2334              	.L102:
 916:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_FORCE_HIGH:
 917:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR1(timer_peripheral) |=
 2335              		.loc 1 917 32
 2336 01f2 7B68     		ldr	r3, [r7, #4]
 2337 01f4 1833     		adds	r3, r3, #24
 2338 01f6 1B68     		ldr	r3, [r3]
 2339 01f8 7A68     		ldr	r2, [r7, #4]
 2340 01fa 1832     		adds	r2, r2, #24
 2341 01fc 43F4A043 		orr	r3, r3, #20480
 2342 0200 1360     		str	r3, [r2]
 918:../libopencm3/lib/stm32/common/timer_common_all.c **** 			    TIM_CCMR1_OC2M_FORCE_HIGH;
 919:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2343              		.loc 1 919 4
 2344 0202 11E0     		b	.L98
 2345              	.L101:
 920:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_PWM1:
 921:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR1(timer_peripheral) |= TIM_CCMR1_OC2M_PWM1;
 2346              		.loc 1 921 32
 2347 0204 7B68     		ldr	r3, [r7, #4]
 2348 0206 1833     		adds	r3, r3, #24
 2349 0208 1B68     		ldr	r3, [r3]
 2350 020a 7A68     		ldr	r2, [r7, #4]
 2351 020c 1832     		adds	r2, r2, #24
 2352 020e 43F4C043 		orr	r3, r3, #24576
 2353 0212 1360     		str	r3, [r2]
 922:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2354              		.loc 1 922 4
 2355 0214 08E0     		b	.L98
 2356              	.L99:
 923:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_PWM2:
 924:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR1(timer_peripheral) |= TIM_CCMR1_OC2M_PWM2;
 2357              		.loc 1 924 32
 2358 0216 7B68     		ldr	r3, [r7, #4]
 2359 0218 1833     		adds	r3, r3, #24
 2360 021a 1B68     		ldr	r3, [r3]
 2361 021c 7A68     		ldr	r2, [r7, #4]
 2362 021e 1832     		adds	r2, r2, #24
 2363 0220 43F4E043 		orr	r3, r3, #28672
 2364 0224 1360     		str	r3, [r2]
 925:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2365              		.loc 1 925 4
 2366 0226 00BF     		nop
 2367              	.L98:
 926:../libopencm3/lib/stm32/common/timer_common_all.c **** 		}
 927:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 2368              		.loc 1 927 3
 2369 0228 F7E0     		b	.L131
 2370              	.L85:
 928:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3:
 929:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) &= ~TIM_CCMR2_CC3S_MASK;
 2371              		.loc 1 929 31
 2372 022a 7B68     		ldr	r3, [r7, #4]
 2373 022c 1C33     		adds	r3, r3, #28
 2374 022e 1B68     		ldr	r3, [r3]
 2375 0230 7A68     		ldr	r2, [r7, #4]
 2376 0232 1C32     		adds	r2, r2, #28
 2377 0234 23F00303 		bic	r3, r3, #3
 2378 0238 1360     		str	r3, [r2]
 930:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) |= TIM_CCMR2_CC3S_OUT;
 2379              		.loc 1 930 31
 2380 023a 7B68     		ldr	r3, [r7, #4]
 2381 023c 1C33     		adds	r3, r3, #28
 2382 023e 1946     		mov	r1, r3
 2383 0240 7B68     		ldr	r3, [r7, #4]
 2384 0242 1C33     		adds	r3, r3, #28
 2385 0244 1A46     		mov	r2, r3
 2386 0246 0B68     		ldr	r3, [r1]
 2387 0248 1360     		str	r3, [r2]
 931:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) &= ~TIM_CCMR2_OC3M_MASK;
 2388              		.loc 1 931 31
 2389 024a 7B68     		ldr	r3, [r7, #4]
 2390 024c 1C33     		adds	r3, r3, #28
 2391 024e 1B68     		ldr	r3, [r3]
 2392 0250 7A68     		ldr	r2, [r7, #4]
 2393 0252 1C32     		adds	r2, r2, #28
 2394 0254 23F07003 		bic	r3, r3, #112
 2395 0258 1360     		str	r3, [r2]
 932:../libopencm3/lib/stm32/common/timer_common_all.c **** 		switch (oc_mode) {
 2396              		.loc 1 932 3
 2397 025a BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 2398 025c 072B     		cmp	r3, #7
 2399 025e 00F2DE80 		bhi	.L132
 2400 0262 02A2     		adr	r2, .L110
 2401 0264 52F82330 		ldr	r3, [r2, r3, lsl #2]
 2402 0268 1A44     		add	r2, r2, r3
 2403 026a 1047     		bx	r2
 2404              		.p2align 2
 2405              	.L110:
 2406 026c 21000000 		.word	.L117+1-.L110
 2407 0270 33000000 		.word	.L116+1-.L110
 2408 0274 45000000 		.word	.L115+1-.L110
 2409 0278 57000000 		.word	.L114+1-.L110
 2410 027c 69000000 		.word	.L113+1-.L110
 2411 0280 7B000000 		.word	.L112+1-.L110
 2412 0284 8D000000 		.word	.L111+1-.L110
 2413 0288 9F000000 		.word	.L109+1-.L110
 2414              		.p2align 1
 2415              	.L117:
 933:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_FROZEN:
 934:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR2(timer_peripheral) |= TIM_CCMR2_OC3M_FROZEN;
 2416              		.loc 1 934 32
 2417 028c 7B68     		ldr	r3, [r7, #4]
 2418 028e 1C33     		adds	r3, r3, #28
 2419 0290 1946     		mov	r1, r3
 2420 0292 7B68     		ldr	r3, [r7, #4]
 2421 0294 1C33     		adds	r3, r3, #28
 2422 0296 1A46     		mov	r2, r3
 2423 0298 0B68     		ldr	r3, [r1]
 2424 029a 1360     		str	r3, [r2]
 935:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2425              		.loc 1 935 4
 2426 029c 3EE0     		b	.L108
 2427              	.L116:
 936:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_ACTIVE:
 937:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR2(timer_peripheral) |= TIM_CCMR2_OC3M_ACTIVE;
 2428              		.loc 1 937 32
 2429 029e 7B68     		ldr	r3, [r7, #4]
 2430 02a0 1C33     		adds	r3, r3, #28
 2431 02a2 1B68     		ldr	r3, [r3]
 2432 02a4 7A68     		ldr	r2, [r7, #4]
 2433 02a6 1C32     		adds	r2, r2, #28
 2434 02a8 43F01003 		orr	r3, r3, #16
 2435 02ac 1360     		str	r3, [r2]
 938:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2436              		.loc 1 938 4
 2437 02ae 35E0     		b	.L108
 2438              	.L115:
 939:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_INACTIVE:
 940:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR2(timer_peripheral) |= TIM_CCMR2_OC3M_INACTIVE;
 2439              		.loc 1 940 32
 2440 02b0 7B68     		ldr	r3, [r7, #4]
 2441 02b2 1C33     		adds	r3, r3, #28
 2442 02b4 1B68     		ldr	r3, [r3]
 2443 02b6 7A68     		ldr	r2, [r7, #4]
 2444 02b8 1C32     		adds	r2, r2, #28
 2445 02ba 43F02003 		orr	r3, r3, #32
 2446 02be 1360     		str	r3, [r2]
 941:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2447              		.loc 1 941 4
 2448 02c0 2CE0     		b	.L108
 2449              	.L114:
 942:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_TOGGLE:
 943:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR2(timer_peripheral) |= TIM_CCMR2_OC3M_TOGGLE;
 2450              		.loc 1 943 32
 2451 02c2 7B68     		ldr	r3, [r7, #4]
 2452 02c4 1C33     		adds	r3, r3, #28
 2453 02c6 1B68     		ldr	r3, [r3]
 2454 02c8 7A68     		ldr	r2, [r7, #4]
 2455 02ca 1C32     		adds	r2, r2, #28
 2456 02cc 43F03003 		orr	r3, r3, #48
 2457 02d0 1360     		str	r3, [r2]
 944:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2458              		.loc 1 944 4
 2459 02d2 23E0     		b	.L108
 2460              	.L113:
 945:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_FORCE_LOW:
 946:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR2(timer_peripheral) |= TIM_CCMR2_OC3M_FORCE_LOW;
 2461              		.loc 1 946 32
 2462 02d4 7B68     		ldr	r3, [r7, #4]
 2463 02d6 1C33     		adds	r3, r3, #28
 2464 02d8 1B68     		ldr	r3, [r3]
 2465 02da 7A68     		ldr	r2, [r7, #4]
 2466 02dc 1C32     		adds	r2, r2, #28
 2467 02de 43F04003 		orr	r3, r3, #64
 2468 02e2 1360     		str	r3, [r2]
 947:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2469              		.loc 1 947 4
 2470 02e4 1AE0     		b	.L108
 2471              	.L112:
 948:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_FORCE_HIGH:
 949:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR2(timer_peripheral) |=
 2472              		.loc 1 949 32
 2473 02e6 7B68     		ldr	r3, [r7, #4]
 2474 02e8 1C33     		adds	r3, r3, #28
 2475 02ea 1B68     		ldr	r3, [r3]
 2476 02ec 7A68     		ldr	r2, [r7, #4]
 2477 02ee 1C32     		adds	r2, r2, #28
 2478 02f0 43F05003 		orr	r3, r3, #80
 2479 02f4 1360     		str	r3, [r2]
 950:../libopencm3/lib/stm32/common/timer_common_all.c **** 			    TIM_CCMR2_OC3M_FORCE_HIGH;
 951:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2480              		.loc 1 951 4
 2481 02f6 11E0     		b	.L108
 2482              	.L111:
 952:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_PWM1:
 953:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR2(timer_peripheral) |= TIM_CCMR2_OC3M_PWM1;
 2483              		.loc 1 953 32
 2484 02f8 7B68     		ldr	r3, [r7, #4]
 2485 02fa 1C33     		adds	r3, r3, #28
 2486 02fc 1B68     		ldr	r3, [r3]
 2487 02fe 7A68     		ldr	r2, [r7, #4]
 2488 0300 1C32     		adds	r2, r2, #28
 2489 0302 43F06003 		orr	r3, r3, #96
 2490 0306 1360     		str	r3, [r2]
 954:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2491              		.loc 1 954 4
 2492 0308 08E0     		b	.L108
 2493              	.L109:
 955:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_PWM2:
 956:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR2(timer_peripheral) |= TIM_CCMR2_OC3M_PWM2;
 2494              		.loc 1 956 32
 2495 030a 7B68     		ldr	r3, [r7, #4]
 2496 030c 1C33     		adds	r3, r3, #28
 2497 030e 1B68     		ldr	r3, [r3]
 2498 0310 7A68     		ldr	r2, [r7, #4]
 2499 0312 1C32     		adds	r2, r2, #28
 2500 0314 43F07003 		orr	r3, r3, #112
 2501 0318 1360     		str	r3, [r2]
 957:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2502              		.loc 1 957 4
 2503 031a 00BF     		nop
 2504              	.L108:
 958:../libopencm3/lib/stm32/common/timer_common_all.c **** 		}
 959:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 2505              		.loc 1 959 3
 2506 031c 7FE0     		b	.L132
 2507              	.L82:
 960:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC4:
 961:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) &= ~TIM_CCMR2_CC4S_MASK;
 2508              		.loc 1 961 31
 2509 031e 7B68     		ldr	r3, [r7, #4]
 2510 0320 1C33     		adds	r3, r3, #28
 2511 0322 1B68     		ldr	r3, [r3]
 2512 0324 7A68     		ldr	r2, [r7, #4]
 2513 0326 1C32     		adds	r2, r2, #28
 2514 0328 23F44073 		bic	r3, r3, #768
 2515 032c 1360     		str	r3, [r2]
 962:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) |= TIM_CCMR2_CC4S_OUT;
 2516              		.loc 1 962 31
 2517 032e 7B68     		ldr	r3, [r7, #4]
 2518 0330 1C33     		adds	r3, r3, #28
 2519 0332 1946     		mov	r1, r3
 2520 0334 7B68     		ldr	r3, [r7, #4]
 2521 0336 1C33     		adds	r3, r3, #28
 2522 0338 1A46     		mov	r2, r3
 2523 033a 0B68     		ldr	r3, [r1]
 2524 033c 1360     		str	r3, [r2]
 963:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) &= ~TIM_CCMR2_OC4M_MASK;
 2525              		.loc 1 963 31
 2526 033e 7B68     		ldr	r3, [r7, #4]
 2527 0340 1C33     		adds	r3, r3, #28
 2528 0342 1B68     		ldr	r3, [r3]
 2529 0344 7A68     		ldr	r2, [r7, #4]
 2530 0346 1C32     		adds	r2, r2, #28
 2531 0348 23F4E043 		bic	r3, r3, #28672
 2532 034c 1360     		str	r3, [r2]
 964:../libopencm3/lib/stm32/common/timer_common_all.c **** 		switch (oc_mode) {
 2533              		.loc 1 964 3
 2534 034e BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 2535 0350 072B     		cmp	r3, #7
 2536 0352 66D8     		bhi	.L133
 2537 0354 02A2     		adr	r2, .L120
 2538 0356 52F82330 		ldr	r3, [r2, r3, lsl #2]
 2539 035a 1A44     		add	r2, r2, r3
 2540 035c 1047     		bx	r2
 2541 035e 00BF     		.p2align 2
 2542              	.L120:
 2543 0360 21000000 		.word	.L127+1-.L120
 2544 0364 33000000 		.word	.L126+1-.L120
 2545 0368 45000000 		.word	.L125+1-.L120
 2546 036c 57000000 		.word	.L124+1-.L120
 2547 0370 69000000 		.word	.L123+1-.L120
 2548 0374 7B000000 		.word	.L122+1-.L120
 2549 0378 8D000000 		.word	.L121+1-.L120
 2550 037c 9F000000 		.word	.L119+1-.L120
 2551              		.p2align 1
 2552              	.L127:
 965:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_FROZEN:
 966:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR2(timer_peripheral) |= TIM_CCMR2_OC4M_FROZEN;
 2553              		.loc 1 966 32
 2554 0380 7B68     		ldr	r3, [r7, #4]
 2555 0382 1C33     		adds	r3, r3, #28
 2556 0384 1946     		mov	r1, r3
 2557 0386 7B68     		ldr	r3, [r7, #4]
 2558 0388 1C33     		adds	r3, r3, #28
 2559 038a 1A46     		mov	r2, r3
 2560 038c 0B68     		ldr	r3, [r1]
 2561 038e 1360     		str	r3, [r2]
 967:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2562              		.loc 1 967 4
 2563 0390 3EE0     		b	.L118
 2564              	.L126:
 968:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_ACTIVE:
 969:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR2(timer_peripheral) |= TIM_CCMR2_OC4M_ACTIVE;
 2565              		.loc 1 969 32
 2566 0392 7B68     		ldr	r3, [r7, #4]
 2567 0394 1C33     		adds	r3, r3, #28
 2568 0396 1B68     		ldr	r3, [r3]
 2569 0398 7A68     		ldr	r2, [r7, #4]
 2570 039a 1C32     		adds	r2, r2, #28
 2571 039c 43F48053 		orr	r3, r3, #4096
 2572 03a0 1360     		str	r3, [r2]
 970:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2573              		.loc 1 970 4
 2574 03a2 35E0     		b	.L118
 2575              	.L125:
 971:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_INACTIVE:
 972:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR2(timer_peripheral) |= TIM_CCMR2_OC4M_INACTIVE;
 2576              		.loc 1 972 32
 2577 03a4 7B68     		ldr	r3, [r7, #4]
 2578 03a6 1C33     		adds	r3, r3, #28
 2579 03a8 1B68     		ldr	r3, [r3]
 2580 03aa 7A68     		ldr	r2, [r7, #4]
 2581 03ac 1C32     		adds	r2, r2, #28
 2582 03ae 43F40053 		orr	r3, r3, #8192
 2583 03b2 1360     		str	r3, [r2]
 973:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2584              		.loc 1 973 4
 2585 03b4 2CE0     		b	.L118
 2586              	.L124:
 974:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_TOGGLE:
 975:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR2(timer_peripheral) |= TIM_CCMR2_OC4M_TOGGLE;
 2587              		.loc 1 975 32
 2588 03b6 7B68     		ldr	r3, [r7, #4]
 2589 03b8 1C33     		adds	r3, r3, #28
 2590 03ba 1B68     		ldr	r3, [r3]
 2591 03bc 7A68     		ldr	r2, [r7, #4]
 2592 03be 1C32     		adds	r2, r2, #28
 2593 03c0 43F44053 		orr	r3, r3, #12288
 2594 03c4 1360     		str	r3, [r2]
 976:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2595              		.loc 1 976 4
 2596 03c6 23E0     		b	.L118
 2597              	.L123:
 977:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_FORCE_LOW:
 978:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR2(timer_peripheral) |= TIM_CCMR2_OC4M_FORCE_LOW;
 2598              		.loc 1 978 32
 2599 03c8 7B68     		ldr	r3, [r7, #4]
 2600 03ca 1C33     		adds	r3, r3, #28
 2601 03cc 1B68     		ldr	r3, [r3]
 2602 03ce 7A68     		ldr	r2, [r7, #4]
 2603 03d0 1C32     		adds	r2, r2, #28
 2604 03d2 43F48043 		orr	r3, r3, #16384
 2605 03d6 1360     		str	r3, [r2]
 979:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2606              		.loc 1 979 4
 2607 03d8 1AE0     		b	.L118
 2608              	.L122:
 980:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_FORCE_HIGH:
 981:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR2(timer_peripheral) |=
 2609              		.loc 1 981 32
 2610 03da 7B68     		ldr	r3, [r7, #4]
 2611 03dc 1C33     		adds	r3, r3, #28
 2612 03de 1B68     		ldr	r3, [r3]
 2613 03e0 7A68     		ldr	r2, [r7, #4]
 2614 03e2 1C32     		adds	r2, r2, #28
 2615 03e4 43F4A043 		orr	r3, r3, #20480
 2616 03e8 1360     		str	r3, [r2]
 982:../libopencm3/lib/stm32/common/timer_common_all.c **** 			    TIM_CCMR2_OC4M_FORCE_HIGH;
 983:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2617              		.loc 1 983 4
 2618 03ea 11E0     		b	.L118
 2619              	.L121:
 984:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_PWM1:
 985:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR2(timer_peripheral) |= TIM_CCMR2_OC4M_PWM1;
 2620              		.loc 1 985 32
 2621 03ec 7B68     		ldr	r3, [r7, #4]
 2622 03ee 1C33     		adds	r3, r3, #28
 2623 03f0 1B68     		ldr	r3, [r3]
 2624 03f2 7A68     		ldr	r2, [r7, #4]
 2625 03f4 1C32     		adds	r2, r2, #28
 2626 03f6 43F4C043 		orr	r3, r3, #24576
 2627 03fa 1360     		str	r3, [r2]
 986:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2628              		.loc 1 986 4
 2629 03fc 08E0     		b	.L118
 2630              	.L119:
 987:../libopencm3/lib/stm32/common/timer_common_all.c **** 		case TIM_OCM_PWM2:
 988:../libopencm3/lib/stm32/common/timer_common_all.c **** 			TIM_CCMR2(timer_peripheral) |= TIM_CCMR2_OC4M_PWM2;
 2631              		.loc 1 988 32
 2632 03fe 7B68     		ldr	r3, [r7, #4]
 2633 0400 1C33     		adds	r3, r3, #28
 2634 0402 1B68     		ldr	r3, [r3]
 2635 0404 7A68     		ldr	r2, [r7, #4]
 2636 0406 1C32     		adds	r2, r2, #28
 2637 0408 43F4E043 		orr	r3, r3, #28672
 2638 040c 1360     		str	r3, [r2]
 989:../libopencm3/lib/stm32/common/timer_common_all.c **** 			break;
 2639              		.loc 1 989 4
 2640 040e 00BF     		nop
 2641              	.L118:
 990:../libopencm3/lib/stm32/common/timer_common_all.c **** 		}
 991:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 2642              		.loc 1 991 3
 2643 0410 07E0     		b	.L133
 2644              	.L129:
 992:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1N:
 993:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2N:
 994:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3N:
 995:../libopencm3/lib/stm32/common/timer_common_all.c **** 		/* Ignoring as this option applies to the whole channel. */
 996:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 2645              		.loc 1 996 3
 2646 0412 00BF     		nop
 2647 0414 06E0     		b	.L128
 2648              	.L130:
 895:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2:
 2649              		.loc 1 895 3
 2650 0416 00BF     		nop
 2651 0418 04E0     		b	.L128
 2652              	.L131:
 927:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3:
 2653              		.loc 1 927 3
 2654 041a 00BF     		nop
 2655 041c 02E0     		b	.L128
 2656              	.L132:
 959:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC4:
 2657              		.loc 1 959 3
 2658 041e 00BF     		nop
 2659 0420 00E0     		b	.L128
 2660              	.L133:
 991:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1N:
 2661              		.loc 1 991 3
 2662 0422 00BF     		nop
 2663              	.L128:
 997:../libopencm3/lib/stm32/common/timer_common_all.c **** 	}
 998:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 2664              		.loc 1 998 1
 2665 0424 00BF     		nop
 2666 0426 0C37     		adds	r7, r7, #12
 2667              		.cfi_def_cfa_offset 4
 2668 0428 BD46     		mov	sp, r7
 2669              		.cfi_def_cfa_register 13
 2670              		@ sp needed
 2671 042a 80BC     		pop	{r7}
 2672              		.cfi_restore 7
 2673              		.cfi_def_cfa_offset 0
 2674 042c 7047     		bx	lr
 2675              		.cfi_endproc
 2676              	.LFE38:
 2678 042e 00BF     		.section	.text.timer_enable_oc_preload,"ax",%progbits
 2679              		.align	1
 2680              		.global	timer_enable_oc_preload
 2681              		.syntax unified
 2682              		.thumb
 2683              		.thumb_func
 2684              		.fpu softvfp
 2686              	timer_enable_oc_preload:
 2687              	.LFB39:
 999:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1000:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1001:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Timer Enable the Output Compare Preload Register
1002:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1003:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
1004:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
1005:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] oc_id enum ::tim_oc_id OC channel designators
1006:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_OCx where x=1..4, TIM_OCxN where x=1..3 (no action taken)
1007:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1008:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1009:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_enable_oc_preload(uint32_t timer_peripheral, enum tim_oc_id oc_id)
1010:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 2688              		.loc 1 1010 1
 2689              		.cfi_startproc
 2690              		@ args = 0, pretend = 0, frame = 8
 2691              		@ frame_needed = 1, uses_anonymous_args = 0
 2692              		@ link register save eliminated.
 2693 0000 80B4     		push	{r7}
 2694              		.cfi_def_cfa_offset 4
 2695              		.cfi_offset 7, -4
 2696 0002 83B0     		sub	sp, sp, #12
 2697              		.cfi_def_cfa_offset 16
 2698 0004 00AF     		add	r7, sp, #0
 2699              		.cfi_def_cfa_register 7
 2700 0006 7860     		str	r0, [r7, #4]
 2701 0008 0B46     		mov	r3, r1
 2702 000a FB70     		strb	r3, [r7, #3]
1011:../libopencm3/lib/stm32/common/timer_common_all.c **** 	switch (oc_id) {
 2703              		.loc 1 1011 2
 2704 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2705 000e 062B     		cmp	r3, #6
 2706 0010 37D8     		bhi	.L142
 2707 0012 02A2     		adr	r2, .L137
 2708 0014 52F82330 		ldr	r3, [r2, r3, lsl #2]
 2709 0018 1A44     		add	r2, r2, r3
 2710 001a 1047     		bx	r2
 2711              		.p2align 2
 2712              	.L137:
 2713 001c 1D000000 		.word	.L141+1-.L137
 2714 0020 65000000 		.word	.L143+1-.L137
 2715 0024 2F000000 		.word	.L140+1-.L137
 2716 0028 65000000 		.word	.L143+1-.L137
 2717 002c 41000000 		.word	.L139+1-.L137
 2718 0030 65000000 		.word	.L143+1-.L137
 2719 0034 53000000 		.word	.L136+1-.L137
 2720              		.p2align 1
 2721              	.L141:
1012:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1:
1013:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) |= TIM_CCMR1_OC1PE;
 2722              		.loc 1 1013 31
 2723 0038 7B68     		ldr	r3, [r7, #4]
 2724 003a 1833     		adds	r3, r3, #24
 2725 003c 1B68     		ldr	r3, [r3]
 2726 003e 7A68     		ldr	r2, [r7, #4]
 2727 0040 1832     		adds	r2, r2, #24
 2728 0042 43F00803 		orr	r3, r3, #8
 2729 0046 1360     		str	r3, [r2]
1014:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 2730              		.loc 1 1014 3
 2731 0048 1BE0     		b	.L135
 2732              	.L140:
1015:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2:
1016:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) |= TIM_CCMR1_OC2PE;
 2733              		.loc 1 1016 31
 2734 004a 7B68     		ldr	r3, [r7, #4]
 2735 004c 1833     		adds	r3, r3, #24
 2736 004e 1B68     		ldr	r3, [r3]
 2737 0050 7A68     		ldr	r2, [r7, #4]
 2738 0052 1832     		adds	r2, r2, #24
 2739 0054 43F40063 		orr	r3, r3, #2048
 2740 0058 1360     		str	r3, [r2]
1017:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 2741              		.loc 1 1017 3
 2742 005a 12E0     		b	.L135
 2743              	.L139:
1018:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3:
1019:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) |= TIM_CCMR2_OC3PE;
 2744              		.loc 1 1019 31
 2745 005c 7B68     		ldr	r3, [r7, #4]
 2746 005e 1C33     		adds	r3, r3, #28
 2747 0060 1B68     		ldr	r3, [r3]
 2748 0062 7A68     		ldr	r2, [r7, #4]
 2749 0064 1C32     		adds	r2, r2, #28
 2750 0066 43F00803 		orr	r3, r3, #8
 2751 006a 1360     		str	r3, [r2]
1020:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 2752              		.loc 1 1020 3
 2753 006c 09E0     		b	.L135
 2754              	.L136:
1021:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC4:
1022:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) |= TIM_CCMR2_OC4PE;
 2755              		.loc 1 1022 31
 2756 006e 7B68     		ldr	r3, [r7, #4]
 2757 0070 1C33     		adds	r3, r3, #28
 2758 0072 1B68     		ldr	r3, [r3]
 2759 0074 7A68     		ldr	r2, [r7, #4]
 2760 0076 1C32     		adds	r2, r2, #28
 2761 0078 43F40063 		orr	r3, r3, #2048
 2762 007c 1360     		str	r3, [r2]
1023:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 2763              		.loc 1 1023 3
 2764 007e 00E0     		b	.L135
 2765              	.L143:
1024:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1N:
1025:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2N:
1026:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3N:
1027:../libopencm3/lib/stm32/common/timer_common_all.c **** 		/* Ignoring as this option applies to the whole channel. */
1028:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 2766              		.loc 1 1028 3
 2767 0080 00BF     		nop
 2768              	.L135:
 2769              	.L142:
1029:../libopencm3/lib/stm32/common/timer_common_all.c **** 	}
1030:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 2770              		.loc 1 1030 1
 2771 0082 00BF     		nop
 2772 0084 0C37     		adds	r7, r7, #12
 2773              		.cfi_def_cfa_offset 4
 2774 0086 BD46     		mov	sp, r7
 2775              		.cfi_def_cfa_register 13
 2776              		@ sp needed
 2777 0088 80BC     		pop	{r7}
 2778              		.cfi_restore 7
 2779              		.cfi_def_cfa_offset 0
 2780 008a 7047     		bx	lr
 2781              		.cfi_endproc
 2782              	.LFE39:
 2784              		.section	.text.timer_disable_oc_preload,"ax",%progbits
 2785              		.align	1
 2786              		.global	timer_disable_oc_preload
 2787              		.syntax unified
 2788              		.thumb
 2789              		.thumb_func
 2790              		.fpu softvfp
 2792              	timer_disable_oc_preload:
 2793              	.LFB40:
1031:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1032:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1033:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Timer Disable the Output Compare Preload Register
1034:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1035:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
1036:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
1037:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] oc_id enum ::tim_oc_id OC channel designators
1038:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_OCx where x=1..4, TIM_OCxN where x=1..3 (no action)
1039:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1040:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1041:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_disable_oc_preload(uint32_t timer_peripheral, enum tim_oc_id oc_id)
1042:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 2794              		.loc 1 1042 1
 2795              		.cfi_startproc
 2796              		@ args = 0, pretend = 0, frame = 8
 2797              		@ frame_needed = 1, uses_anonymous_args = 0
 2798              		@ link register save eliminated.
 2799 0000 80B4     		push	{r7}
 2800              		.cfi_def_cfa_offset 4
 2801              		.cfi_offset 7, -4
 2802 0002 83B0     		sub	sp, sp, #12
 2803              		.cfi_def_cfa_offset 16
 2804 0004 00AF     		add	r7, sp, #0
 2805              		.cfi_def_cfa_register 7
 2806 0006 7860     		str	r0, [r7, #4]
 2807 0008 0B46     		mov	r3, r1
 2808 000a FB70     		strb	r3, [r7, #3]
1043:../libopencm3/lib/stm32/common/timer_common_all.c **** 	switch (oc_id) {
 2809              		.loc 1 1043 2
 2810 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2811 000e 062B     		cmp	r3, #6
 2812 0010 37D8     		bhi	.L152
 2813 0012 02A2     		adr	r2, .L147
 2814 0014 52F82330 		ldr	r3, [r2, r3, lsl #2]
 2815 0018 1A44     		add	r2, r2, r3
 2816 001a 1047     		bx	r2
 2817              		.p2align 2
 2818              	.L147:
 2819 001c 1D000000 		.word	.L151+1-.L147
 2820 0020 65000000 		.word	.L153+1-.L147
 2821 0024 2F000000 		.word	.L150+1-.L147
 2822 0028 65000000 		.word	.L153+1-.L147
 2823 002c 41000000 		.word	.L149+1-.L147
 2824 0030 65000000 		.word	.L153+1-.L147
 2825 0034 53000000 		.word	.L146+1-.L147
 2826              		.p2align 1
 2827              	.L151:
1044:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1:
1045:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) &= ~TIM_CCMR1_OC1PE;
 2828              		.loc 1 1045 31
 2829 0038 7B68     		ldr	r3, [r7, #4]
 2830 003a 1833     		adds	r3, r3, #24
 2831 003c 1B68     		ldr	r3, [r3]
 2832 003e 7A68     		ldr	r2, [r7, #4]
 2833 0040 1832     		adds	r2, r2, #24
 2834 0042 23F00803 		bic	r3, r3, #8
 2835 0046 1360     		str	r3, [r2]
1046:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 2836              		.loc 1 1046 3
 2837 0048 1BE0     		b	.L145
 2838              	.L150:
1047:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2:
1048:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) &= ~TIM_CCMR1_OC2PE;
 2839              		.loc 1 1048 31
 2840 004a 7B68     		ldr	r3, [r7, #4]
 2841 004c 1833     		adds	r3, r3, #24
 2842 004e 1B68     		ldr	r3, [r3]
 2843 0050 7A68     		ldr	r2, [r7, #4]
 2844 0052 1832     		adds	r2, r2, #24
 2845 0054 23F40063 		bic	r3, r3, #2048
 2846 0058 1360     		str	r3, [r2]
1049:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 2847              		.loc 1 1049 3
 2848 005a 12E0     		b	.L145
 2849              	.L149:
1050:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3:
1051:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) &= ~TIM_CCMR2_OC3PE;
 2850              		.loc 1 1051 31
 2851 005c 7B68     		ldr	r3, [r7, #4]
 2852 005e 1C33     		adds	r3, r3, #28
 2853 0060 1B68     		ldr	r3, [r3]
 2854 0062 7A68     		ldr	r2, [r7, #4]
 2855 0064 1C32     		adds	r2, r2, #28
 2856 0066 23F00803 		bic	r3, r3, #8
 2857 006a 1360     		str	r3, [r2]
1052:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 2858              		.loc 1 1052 3
 2859 006c 09E0     		b	.L145
 2860              	.L146:
1053:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC4:
1054:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) &= ~TIM_CCMR2_OC4PE;
 2861              		.loc 1 1054 31
 2862 006e 7B68     		ldr	r3, [r7, #4]
 2863 0070 1C33     		adds	r3, r3, #28
 2864 0072 1B68     		ldr	r3, [r3]
 2865 0074 7A68     		ldr	r2, [r7, #4]
 2866 0076 1C32     		adds	r2, r2, #28
 2867 0078 23F40063 		bic	r3, r3, #2048
 2868 007c 1360     		str	r3, [r2]
1055:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 2869              		.loc 1 1055 3
 2870 007e 00E0     		b	.L145
 2871              	.L153:
1056:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1N:
1057:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2N:
1058:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3N:
1059:../libopencm3/lib/stm32/common/timer_common_all.c **** 		/* Ignoring as this option applies to the whole channel. */
1060:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 2872              		.loc 1 1060 3
 2873 0080 00BF     		nop
 2874              	.L145:
 2875              	.L152:
1061:../libopencm3/lib/stm32/common/timer_common_all.c **** 	}
1062:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 2876              		.loc 1 1062 1
 2877 0082 00BF     		nop
 2878 0084 0C37     		adds	r7, r7, #12
 2879              		.cfi_def_cfa_offset 4
 2880 0086 BD46     		mov	sp, r7
 2881              		.cfi_def_cfa_register 13
 2882              		@ sp needed
 2883 0088 80BC     		pop	{r7}
 2884              		.cfi_restore 7
 2885              		.cfi_def_cfa_offset 0
 2886 008a 7047     		bx	lr
 2887              		.cfi_endproc
 2888              	.LFE40:
 2890              		.section	.text.timer_set_oc_polarity_high,"ax",%progbits
 2891              		.align	1
 2892              		.global	timer_set_oc_polarity_high
 2893              		.syntax unified
 2894              		.thumb
 2895              		.thumb_func
 2896              		.fpu softvfp
 2898              	timer_set_oc_polarity_high:
 2899              	.LFB41:
1063:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1064:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1065:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Timer Set the Output Polarity High
1066:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1067:../libopencm3/lib/stm32/common/timer_common_all.c **** The polarity of the channel output is set active high.
1068:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1069:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
1070:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
1071:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] oc_id enum ::tim_oc_id OC channel designators
1072:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_OCx where x=1..4, TIM_OCxN where x=1..3  (only for advanced
1073:../libopencm3/lib/stm32/common/timer_common_all.c **** 		timers 1 and 8)
1074:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1075:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1076:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_oc_polarity_high(uint32_t timer_peripheral, enum tim_oc_id oc_id)
1077:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 2900              		.loc 1 1077 1
 2901              		.cfi_startproc
 2902              		@ args = 0, pretend = 0, frame = 8
 2903              		@ frame_needed = 1, uses_anonymous_args = 0
 2904              		@ link register save eliminated.
 2905 0000 80B4     		push	{r7}
 2906              		.cfi_def_cfa_offset 4
 2907              		.cfi_offset 7, -4
 2908 0002 83B0     		sub	sp, sp, #12
 2909              		.cfi_def_cfa_offset 16
 2910 0004 00AF     		add	r7, sp, #0
 2911              		.cfi_def_cfa_register 7
 2912 0006 7860     		str	r0, [r7, #4]
 2913 0008 0B46     		mov	r3, r1
 2914 000a FB70     		strb	r3, [r7, #3]
1078:../libopencm3/lib/stm32/common/timer_common_all.c **** 	switch (oc_id) {
 2915              		.loc 1 1078 2
 2916 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2917 000e 062B     		cmp	r3, #6
 2918 0010 51D8     		bhi	.L164
 2919 0012 02A2     		adr	r2, .L157
 2920 0014 52F82330 		ldr	r3, [r2, r3, lsl #2]
 2921 0018 1A44     		add	r2, r2, r3
 2922 001a 1047     		bx	r2
 2923              		.p2align 2
 2924              	.L157:
 2925 001c 1D000000 		.word	.L163+1-.L157
 2926 0020 65000000 		.word	.L162+1-.L157
 2927 0024 2F000000 		.word	.L161+1-.L157
 2928 0028 77000000 		.word	.L160+1-.L157
 2929 002c 41000000 		.word	.L159+1-.L157
 2930 0030 89000000 		.word	.L158+1-.L157
 2931 0034 53000000 		.word	.L156+1-.L157
 2932              		.p2align 1
 2933              	.L163:
1079:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1:
1080:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) &= ~TIM_CCER_CC1P;
 2934              		.loc 1 1080 30
 2935 0038 7B68     		ldr	r3, [r7, #4]
 2936 003a 2033     		adds	r3, r3, #32
 2937 003c 1B68     		ldr	r3, [r3]
 2938 003e 7A68     		ldr	r2, [r7, #4]
 2939 0040 2032     		adds	r2, r2, #32
 2940 0042 23F00203 		bic	r3, r3, #2
 2941 0046 1360     		str	r3, [r2]
1081:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 2942              		.loc 1 1081 3
 2943 0048 35E0     		b	.L155
 2944              	.L161:
1082:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2:
1083:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) &= ~TIM_CCER_CC2P;
 2945              		.loc 1 1083 30
 2946 004a 7B68     		ldr	r3, [r7, #4]
 2947 004c 2033     		adds	r3, r3, #32
 2948 004e 1B68     		ldr	r3, [r3]
 2949 0050 7A68     		ldr	r2, [r7, #4]
 2950 0052 2032     		adds	r2, r2, #32
 2951 0054 23F02003 		bic	r3, r3, #32
 2952 0058 1360     		str	r3, [r2]
1084:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 2953              		.loc 1 1084 3
 2954 005a 2CE0     		b	.L155
 2955              	.L159:
1085:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3:
1086:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) &= ~TIM_CCER_CC3P;
 2956              		.loc 1 1086 30
 2957 005c 7B68     		ldr	r3, [r7, #4]
 2958 005e 2033     		adds	r3, r3, #32
 2959 0060 1B68     		ldr	r3, [r3]
 2960 0062 7A68     		ldr	r2, [r7, #4]
 2961 0064 2032     		adds	r2, r2, #32
 2962 0066 23F40073 		bic	r3, r3, #512
 2963 006a 1360     		str	r3, [r2]
1087:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 2964              		.loc 1 1087 3
 2965 006c 23E0     		b	.L155
 2966              	.L156:
1088:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC4:
1089:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) &= ~TIM_CCER_CC4P;
 2967              		.loc 1 1089 30
 2968 006e 7B68     		ldr	r3, [r7, #4]
 2969 0070 2033     		adds	r3, r3, #32
 2970 0072 1B68     		ldr	r3, [r3]
 2971 0074 7A68     		ldr	r2, [r7, #4]
 2972 0076 2032     		adds	r2, r2, #32
 2973 0078 23F40053 		bic	r3, r3, #8192
 2974 007c 1360     		str	r3, [r2]
1090:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 2975              		.loc 1 1090 3
 2976 007e 1AE0     		b	.L155
 2977              	.L162:
1091:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1N:
1092:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) &= ~TIM_CCER_CC1NP;
 2978              		.loc 1 1092 30
 2979 0080 7B68     		ldr	r3, [r7, #4]
 2980 0082 2033     		adds	r3, r3, #32
 2981 0084 1B68     		ldr	r3, [r3]
 2982 0086 7A68     		ldr	r2, [r7, #4]
 2983 0088 2032     		adds	r2, r2, #32
 2984 008a 23F00803 		bic	r3, r3, #8
 2985 008e 1360     		str	r3, [r2]
1093:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 2986              		.loc 1 1093 3
 2987 0090 11E0     		b	.L155
 2988              	.L160:
1094:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2N:
1095:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) &= ~TIM_CCER_CC2NP;
 2989              		.loc 1 1095 30
 2990 0092 7B68     		ldr	r3, [r7, #4]
 2991 0094 2033     		adds	r3, r3, #32
 2992 0096 1B68     		ldr	r3, [r3]
 2993 0098 7A68     		ldr	r2, [r7, #4]
 2994 009a 2032     		adds	r2, r2, #32
 2995 009c 23F08003 		bic	r3, r3, #128
 2996 00a0 1360     		str	r3, [r2]
1096:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 2997              		.loc 1 1096 3
 2998 00a2 08E0     		b	.L155
 2999              	.L158:
1097:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3N:
1098:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) &= ~TIM_CCER_CC3NP;
 3000              		.loc 1 1098 30
 3001 00a4 7B68     		ldr	r3, [r7, #4]
 3002 00a6 2033     		adds	r3, r3, #32
 3003 00a8 1B68     		ldr	r3, [r3]
 3004 00aa 7A68     		ldr	r2, [r7, #4]
 3005 00ac 2032     		adds	r2, r2, #32
 3006 00ae 23F40063 		bic	r3, r3, #2048
 3007 00b2 1360     		str	r3, [r2]
1099:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3008              		.loc 1 1099 3
 3009 00b4 00BF     		nop
 3010              	.L155:
 3011              	.L164:
1100:../libopencm3/lib/stm32/common/timer_common_all.c **** 	}
1101:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 3012              		.loc 1 1101 1
 3013 00b6 00BF     		nop
 3014 00b8 0C37     		adds	r7, r7, #12
 3015              		.cfi_def_cfa_offset 4
 3016 00ba BD46     		mov	sp, r7
 3017              		.cfi_def_cfa_register 13
 3018              		@ sp needed
 3019 00bc 80BC     		pop	{r7}
 3020              		.cfi_restore 7
 3021              		.cfi_def_cfa_offset 0
 3022 00be 7047     		bx	lr
 3023              		.cfi_endproc
 3024              	.LFE41:
 3026              		.section	.text.timer_set_oc_polarity_low,"ax",%progbits
 3027              		.align	1
 3028              		.global	timer_set_oc_polarity_low
 3029              		.syntax unified
 3030              		.thumb
 3031              		.thumb_func
 3032              		.fpu softvfp
 3034              	timer_set_oc_polarity_low:
 3035              	.LFB42:
1102:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1103:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1104:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Timer Set the Output Polarity Low
1105:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1106:../libopencm3/lib/stm32/common/timer_common_all.c **** The polarity of the channel output is set active low.
1107:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1108:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
1109:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
1110:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] oc_id enum ::tim_oc_id OC channel designators
1111:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_OCx where x=1..4, TIM_OCxN where x=1..3 (only for advanced
1112:../libopencm3/lib/stm32/common/timer_common_all.c **** 		timers 1 and 8)
1113:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1114:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1115:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_oc_polarity_low(uint32_t timer_peripheral, enum tim_oc_id oc_id)
1116:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 3036              		.loc 1 1116 1
 3037              		.cfi_startproc
 3038              		@ args = 0, pretend = 0, frame = 8
 3039              		@ frame_needed = 1, uses_anonymous_args = 0
 3040              		@ link register save eliminated.
 3041 0000 80B4     		push	{r7}
 3042              		.cfi_def_cfa_offset 4
 3043              		.cfi_offset 7, -4
 3044 0002 83B0     		sub	sp, sp, #12
 3045              		.cfi_def_cfa_offset 16
 3046 0004 00AF     		add	r7, sp, #0
 3047              		.cfi_def_cfa_register 7
 3048 0006 7860     		str	r0, [r7, #4]
 3049 0008 0B46     		mov	r3, r1
 3050 000a FB70     		strb	r3, [r7, #3]
1117:../libopencm3/lib/stm32/common/timer_common_all.c **** 	switch (oc_id) {
 3051              		.loc 1 1117 2
 3052 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3053 000e 062B     		cmp	r3, #6
 3054 0010 51D8     		bhi	.L175
 3055 0012 02A2     		adr	r2, .L168
 3056 0014 52F82330 		ldr	r3, [r2, r3, lsl #2]
 3057 0018 1A44     		add	r2, r2, r3
 3058 001a 1047     		bx	r2
 3059              		.p2align 2
 3060              	.L168:
 3061 001c 1D000000 		.word	.L174+1-.L168
 3062 0020 65000000 		.word	.L173+1-.L168
 3063 0024 2F000000 		.word	.L172+1-.L168
 3064 0028 77000000 		.word	.L171+1-.L168
 3065 002c 41000000 		.word	.L170+1-.L168
 3066 0030 89000000 		.word	.L169+1-.L168
 3067 0034 53000000 		.word	.L167+1-.L168
 3068              		.p2align 1
 3069              	.L174:
1118:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1:
1119:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) |= TIM_CCER_CC1P;
 3070              		.loc 1 1119 30
 3071 0038 7B68     		ldr	r3, [r7, #4]
 3072 003a 2033     		adds	r3, r3, #32
 3073 003c 1B68     		ldr	r3, [r3]
 3074 003e 7A68     		ldr	r2, [r7, #4]
 3075 0040 2032     		adds	r2, r2, #32
 3076 0042 43F00203 		orr	r3, r3, #2
 3077 0046 1360     		str	r3, [r2]
1120:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3078              		.loc 1 1120 3
 3079 0048 35E0     		b	.L166
 3080              	.L172:
1121:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2:
1122:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) |= TIM_CCER_CC2P;
 3081              		.loc 1 1122 30
 3082 004a 7B68     		ldr	r3, [r7, #4]
 3083 004c 2033     		adds	r3, r3, #32
 3084 004e 1B68     		ldr	r3, [r3]
 3085 0050 7A68     		ldr	r2, [r7, #4]
 3086 0052 2032     		adds	r2, r2, #32
 3087 0054 43F02003 		orr	r3, r3, #32
 3088 0058 1360     		str	r3, [r2]
1123:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3089              		.loc 1 1123 3
 3090 005a 2CE0     		b	.L166
 3091              	.L170:
1124:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3:
1125:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) |= TIM_CCER_CC3P;
 3092              		.loc 1 1125 30
 3093 005c 7B68     		ldr	r3, [r7, #4]
 3094 005e 2033     		adds	r3, r3, #32
 3095 0060 1B68     		ldr	r3, [r3]
 3096 0062 7A68     		ldr	r2, [r7, #4]
 3097 0064 2032     		adds	r2, r2, #32
 3098 0066 43F40073 		orr	r3, r3, #512
 3099 006a 1360     		str	r3, [r2]
1126:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3100              		.loc 1 1126 3
 3101 006c 23E0     		b	.L166
 3102              	.L167:
1127:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC4:
1128:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) |= TIM_CCER_CC4P;
 3103              		.loc 1 1128 30
 3104 006e 7B68     		ldr	r3, [r7, #4]
 3105 0070 2033     		adds	r3, r3, #32
 3106 0072 1B68     		ldr	r3, [r3]
 3107 0074 7A68     		ldr	r2, [r7, #4]
 3108 0076 2032     		adds	r2, r2, #32
 3109 0078 43F40053 		orr	r3, r3, #8192
 3110 007c 1360     		str	r3, [r2]
1129:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3111              		.loc 1 1129 3
 3112 007e 1AE0     		b	.L166
 3113              	.L173:
1130:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1N:
1131:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) |= TIM_CCER_CC1NP;
 3114              		.loc 1 1131 30
 3115 0080 7B68     		ldr	r3, [r7, #4]
 3116 0082 2033     		adds	r3, r3, #32
 3117 0084 1B68     		ldr	r3, [r3]
 3118 0086 7A68     		ldr	r2, [r7, #4]
 3119 0088 2032     		adds	r2, r2, #32
 3120 008a 43F00803 		orr	r3, r3, #8
 3121 008e 1360     		str	r3, [r2]
1132:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3122              		.loc 1 1132 3
 3123 0090 11E0     		b	.L166
 3124              	.L171:
1133:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2N:
1134:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) |= TIM_CCER_CC2NP;
 3125              		.loc 1 1134 30
 3126 0092 7B68     		ldr	r3, [r7, #4]
 3127 0094 2033     		adds	r3, r3, #32
 3128 0096 1B68     		ldr	r3, [r3]
 3129 0098 7A68     		ldr	r2, [r7, #4]
 3130 009a 2032     		adds	r2, r2, #32
 3131 009c 43F08003 		orr	r3, r3, #128
 3132 00a0 1360     		str	r3, [r2]
1135:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3133              		.loc 1 1135 3
 3134 00a2 08E0     		b	.L166
 3135              	.L169:
1136:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3N:
1137:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) |= TIM_CCER_CC3NP;
 3136              		.loc 1 1137 30
 3137 00a4 7B68     		ldr	r3, [r7, #4]
 3138 00a6 2033     		adds	r3, r3, #32
 3139 00a8 1B68     		ldr	r3, [r3]
 3140 00aa 7A68     		ldr	r2, [r7, #4]
 3141 00ac 2032     		adds	r2, r2, #32
 3142 00ae 43F40063 		orr	r3, r3, #2048
 3143 00b2 1360     		str	r3, [r2]
1138:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3144              		.loc 1 1138 3
 3145 00b4 00BF     		nop
 3146              	.L166:
 3147              	.L175:
1139:../libopencm3/lib/stm32/common/timer_common_all.c **** 	}
1140:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 3148              		.loc 1 1140 1
 3149 00b6 00BF     		nop
 3150 00b8 0C37     		adds	r7, r7, #12
 3151              		.cfi_def_cfa_offset 4
 3152 00ba BD46     		mov	sp, r7
 3153              		.cfi_def_cfa_register 13
 3154              		@ sp needed
 3155 00bc 80BC     		pop	{r7}
 3156              		.cfi_restore 7
 3157              		.cfi_def_cfa_offset 0
 3158 00be 7047     		bx	lr
 3159              		.cfi_endproc
 3160              	.LFE42:
 3162              		.section	.text.timer_enable_oc_output,"ax",%progbits
 3163              		.align	1
 3164              		.global	timer_enable_oc_output
 3165              		.syntax unified
 3166              		.thumb
 3167              		.thumb_func
 3168              		.fpu softvfp
 3170              	timer_enable_oc_output:
 3171              	.LFB43:
1141:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1142:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1143:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Timer Enable the Output Compare
1144:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1145:../libopencm3/lib/stm32/common/timer_common_all.c **** The channel output compare functionality is enabled.
1146:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1147:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
1148:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
1149:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] oc_id enum ::tim_oc_id OC channel designators
1150:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_OCx where x=1..4, TIM_OCxN where x=1..3 (only for advanced
1151:../libopencm3/lib/stm32/common/timer_common_all.c **** 		timers 1 and 8)
1152:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1153:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1154:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_enable_oc_output(uint32_t timer_peripheral, enum tim_oc_id oc_id)
1155:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 3172              		.loc 1 1155 1
 3173              		.cfi_startproc
 3174              		@ args = 0, pretend = 0, frame = 8
 3175              		@ frame_needed = 1, uses_anonymous_args = 0
 3176              		@ link register save eliminated.
 3177 0000 80B4     		push	{r7}
 3178              		.cfi_def_cfa_offset 4
 3179              		.cfi_offset 7, -4
 3180 0002 83B0     		sub	sp, sp, #12
 3181              		.cfi_def_cfa_offset 16
 3182 0004 00AF     		add	r7, sp, #0
 3183              		.cfi_def_cfa_register 7
 3184 0006 7860     		str	r0, [r7, #4]
 3185 0008 0B46     		mov	r3, r1
 3186 000a FB70     		strb	r3, [r7, #3]
1156:../libopencm3/lib/stm32/common/timer_common_all.c **** 	switch (oc_id) {
 3187              		.loc 1 1156 2
 3188 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3189 000e 062B     		cmp	r3, #6
 3190 0010 51D8     		bhi	.L186
 3191 0012 02A2     		adr	r2, .L179
 3192 0014 52F82330 		ldr	r3, [r2, r3, lsl #2]
 3193 0018 1A44     		add	r2, r2, r3
 3194 001a 1047     		bx	r2
 3195              		.p2align 2
 3196              	.L179:
 3197 001c 1D000000 		.word	.L185+1-.L179
 3198 0020 65000000 		.word	.L184+1-.L179
 3199 0024 2F000000 		.word	.L183+1-.L179
 3200 0028 77000000 		.word	.L182+1-.L179
 3201 002c 41000000 		.word	.L181+1-.L179
 3202 0030 89000000 		.word	.L180+1-.L179
 3203 0034 53000000 		.word	.L178+1-.L179
 3204              		.p2align 1
 3205              	.L185:
1157:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1:
1158:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) |= TIM_CCER_CC1E;
 3206              		.loc 1 1158 30
 3207 0038 7B68     		ldr	r3, [r7, #4]
 3208 003a 2033     		adds	r3, r3, #32
 3209 003c 1B68     		ldr	r3, [r3]
 3210 003e 7A68     		ldr	r2, [r7, #4]
 3211 0040 2032     		adds	r2, r2, #32
 3212 0042 43F00103 		orr	r3, r3, #1
 3213 0046 1360     		str	r3, [r2]
1159:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3214              		.loc 1 1159 3
 3215 0048 35E0     		b	.L177
 3216              	.L183:
1160:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2:
1161:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) |= TIM_CCER_CC2E;
 3217              		.loc 1 1161 30
 3218 004a 7B68     		ldr	r3, [r7, #4]
 3219 004c 2033     		adds	r3, r3, #32
 3220 004e 1B68     		ldr	r3, [r3]
 3221 0050 7A68     		ldr	r2, [r7, #4]
 3222 0052 2032     		adds	r2, r2, #32
 3223 0054 43F01003 		orr	r3, r3, #16
 3224 0058 1360     		str	r3, [r2]
1162:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3225              		.loc 1 1162 3
 3226 005a 2CE0     		b	.L177
 3227              	.L181:
1163:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3:
1164:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) |= TIM_CCER_CC3E;
 3228              		.loc 1 1164 30
 3229 005c 7B68     		ldr	r3, [r7, #4]
 3230 005e 2033     		adds	r3, r3, #32
 3231 0060 1B68     		ldr	r3, [r3]
 3232 0062 7A68     		ldr	r2, [r7, #4]
 3233 0064 2032     		adds	r2, r2, #32
 3234 0066 43F48073 		orr	r3, r3, #256
 3235 006a 1360     		str	r3, [r2]
1165:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3236              		.loc 1 1165 3
 3237 006c 23E0     		b	.L177
 3238              	.L178:
1166:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC4:
1167:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) |= TIM_CCER_CC4E;
 3239              		.loc 1 1167 30
 3240 006e 7B68     		ldr	r3, [r7, #4]
 3241 0070 2033     		adds	r3, r3, #32
 3242 0072 1B68     		ldr	r3, [r3]
 3243 0074 7A68     		ldr	r2, [r7, #4]
 3244 0076 2032     		adds	r2, r2, #32
 3245 0078 43F48053 		orr	r3, r3, #4096
 3246 007c 1360     		str	r3, [r2]
1168:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3247              		.loc 1 1168 3
 3248 007e 1AE0     		b	.L177
 3249              	.L184:
1169:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1N:
1170:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) |= TIM_CCER_CC1NE;
 3250              		.loc 1 1170 30
 3251 0080 7B68     		ldr	r3, [r7, #4]
 3252 0082 2033     		adds	r3, r3, #32
 3253 0084 1B68     		ldr	r3, [r3]
 3254 0086 7A68     		ldr	r2, [r7, #4]
 3255 0088 2032     		adds	r2, r2, #32
 3256 008a 43F00403 		orr	r3, r3, #4
 3257 008e 1360     		str	r3, [r2]
1171:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3258              		.loc 1 1171 3
 3259 0090 11E0     		b	.L177
 3260              	.L182:
1172:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2N:
1173:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) |= TIM_CCER_CC2NE;
 3261              		.loc 1 1173 30
 3262 0092 7B68     		ldr	r3, [r7, #4]
 3263 0094 2033     		adds	r3, r3, #32
 3264 0096 1B68     		ldr	r3, [r3]
 3265 0098 7A68     		ldr	r2, [r7, #4]
 3266 009a 2032     		adds	r2, r2, #32
 3267 009c 43F04003 		orr	r3, r3, #64
 3268 00a0 1360     		str	r3, [r2]
1174:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3269              		.loc 1 1174 3
 3270 00a2 08E0     		b	.L177
 3271              	.L180:
1175:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3N:
1176:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) |= TIM_CCER_CC3NE;
 3272              		.loc 1 1176 30
 3273 00a4 7B68     		ldr	r3, [r7, #4]
 3274 00a6 2033     		adds	r3, r3, #32
 3275 00a8 1B68     		ldr	r3, [r3]
 3276 00aa 7A68     		ldr	r2, [r7, #4]
 3277 00ac 2032     		adds	r2, r2, #32
 3278 00ae 43F48063 		orr	r3, r3, #1024
 3279 00b2 1360     		str	r3, [r2]
1177:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3280              		.loc 1 1177 3
 3281 00b4 00BF     		nop
 3282              	.L177:
 3283              	.L186:
1178:../libopencm3/lib/stm32/common/timer_common_all.c **** 	}
1179:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 3284              		.loc 1 1179 1
 3285 00b6 00BF     		nop
 3286 00b8 0C37     		adds	r7, r7, #12
 3287              		.cfi_def_cfa_offset 4
 3288 00ba BD46     		mov	sp, r7
 3289              		.cfi_def_cfa_register 13
 3290              		@ sp needed
 3291 00bc 80BC     		pop	{r7}
 3292              		.cfi_restore 7
 3293              		.cfi_def_cfa_offset 0
 3294 00be 7047     		bx	lr
 3295              		.cfi_endproc
 3296              	.LFE43:
 3298              		.section	.text.timer_disable_oc_output,"ax",%progbits
 3299              		.align	1
 3300              		.global	timer_disable_oc_output
 3301              		.syntax unified
 3302              		.thumb
 3303              		.thumb_func
 3304              		.fpu softvfp
 3306              	timer_disable_oc_output:
 3307              	.LFB44:
1180:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1181:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1182:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Timer Disable the Output Compare
1183:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1184:../libopencm3/lib/stm32/common/timer_common_all.c **** The channel output compare functionality is disabled.
1185:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1186:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
1187:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
1188:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] oc_id enum ::tim_oc_id OC channel designators
1189:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_OCx where x=1..4, TIM_OCxN where x=1..3 (only for advanced
1190:../libopencm3/lib/stm32/common/timer_common_all.c **** 		timers 1 and 8)
1191:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1192:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1193:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_disable_oc_output(uint32_t timer_peripheral, enum tim_oc_id oc_id)
1194:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 3308              		.loc 1 1194 1
 3309              		.cfi_startproc
 3310              		@ args = 0, pretend = 0, frame = 8
 3311              		@ frame_needed = 1, uses_anonymous_args = 0
 3312              		@ link register save eliminated.
 3313 0000 80B4     		push	{r7}
 3314              		.cfi_def_cfa_offset 4
 3315              		.cfi_offset 7, -4
 3316 0002 83B0     		sub	sp, sp, #12
 3317              		.cfi_def_cfa_offset 16
 3318 0004 00AF     		add	r7, sp, #0
 3319              		.cfi_def_cfa_register 7
 3320 0006 7860     		str	r0, [r7, #4]
 3321 0008 0B46     		mov	r3, r1
 3322 000a FB70     		strb	r3, [r7, #3]
1195:../libopencm3/lib/stm32/common/timer_common_all.c **** 	switch (oc_id) {
 3323              		.loc 1 1195 2
 3324 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3325 000e 062B     		cmp	r3, #6
 3326 0010 51D8     		bhi	.L197
 3327 0012 02A2     		adr	r2, .L190
 3328 0014 52F82330 		ldr	r3, [r2, r3, lsl #2]
 3329 0018 1A44     		add	r2, r2, r3
 3330 001a 1047     		bx	r2
 3331              		.p2align 2
 3332              	.L190:
 3333 001c 1D000000 		.word	.L196+1-.L190
 3334 0020 65000000 		.word	.L195+1-.L190
 3335 0024 2F000000 		.word	.L194+1-.L190
 3336 0028 77000000 		.word	.L193+1-.L190
 3337 002c 41000000 		.word	.L192+1-.L190
 3338 0030 89000000 		.word	.L191+1-.L190
 3339 0034 53000000 		.word	.L189+1-.L190
 3340              		.p2align 1
 3341              	.L196:
1196:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1:
1197:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) &= ~TIM_CCER_CC1E;
 3342              		.loc 1 1197 30
 3343 0038 7B68     		ldr	r3, [r7, #4]
 3344 003a 2033     		adds	r3, r3, #32
 3345 003c 1B68     		ldr	r3, [r3]
 3346 003e 7A68     		ldr	r2, [r7, #4]
 3347 0040 2032     		adds	r2, r2, #32
 3348 0042 23F00103 		bic	r3, r3, #1
 3349 0046 1360     		str	r3, [r2]
1198:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3350              		.loc 1 1198 3
 3351 0048 35E0     		b	.L188
 3352              	.L194:
1199:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2:
1200:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) &= ~TIM_CCER_CC2E;
 3353              		.loc 1 1200 30
 3354 004a 7B68     		ldr	r3, [r7, #4]
 3355 004c 2033     		adds	r3, r3, #32
 3356 004e 1B68     		ldr	r3, [r3]
 3357 0050 7A68     		ldr	r2, [r7, #4]
 3358 0052 2032     		adds	r2, r2, #32
 3359 0054 23F01003 		bic	r3, r3, #16
 3360 0058 1360     		str	r3, [r2]
1201:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3361              		.loc 1 1201 3
 3362 005a 2CE0     		b	.L188
 3363              	.L192:
1202:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3:
1203:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) &= ~TIM_CCER_CC3E;
 3364              		.loc 1 1203 30
 3365 005c 7B68     		ldr	r3, [r7, #4]
 3366 005e 2033     		adds	r3, r3, #32
 3367 0060 1B68     		ldr	r3, [r3]
 3368 0062 7A68     		ldr	r2, [r7, #4]
 3369 0064 2032     		adds	r2, r2, #32
 3370 0066 23F48073 		bic	r3, r3, #256
 3371 006a 1360     		str	r3, [r2]
1204:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3372              		.loc 1 1204 3
 3373 006c 23E0     		b	.L188
 3374              	.L189:
1205:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC4:
1206:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) &= ~TIM_CCER_CC4E;
 3375              		.loc 1 1206 30
 3376 006e 7B68     		ldr	r3, [r7, #4]
 3377 0070 2033     		adds	r3, r3, #32
 3378 0072 1B68     		ldr	r3, [r3]
 3379 0074 7A68     		ldr	r2, [r7, #4]
 3380 0076 2032     		adds	r2, r2, #32
 3381 0078 23F48053 		bic	r3, r3, #4096
 3382 007c 1360     		str	r3, [r2]
1207:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3383              		.loc 1 1207 3
 3384 007e 1AE0     		b	.L188
 3385              	.L195:
1208:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1N:
1209:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) &= ~TIM_CCER_CC1NE;
 3386              		.loc 1 1209 30
 3387 0080 7B68     		ldr	r3, [r7, #4]
 3388 0082 2033     		adds	r3, r3, #32
 3389 0084 1B68     		ldr	r3, [r3]
 3390 0086 7A68     		ldr	r2, [r7, #4]
 3391 0088 2032     		adds	r2, r2, #32
 3392 008a 23F00403 		bic	r3, r3, #4
 3393 008e 1360     		str	r3, [r2]
1210:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3394              		.loc 1 1210 3
 3395 0090 11E0     		b	.L188
 3396              	.L193:
1211:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2N:
1212:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) &= ~TIM_CCER_CC2NE;
 3397              		.loc 1 1212 30
 3398 0092 7B68     		ldr	r3, [r7, #4]
 3399 0094 2033     		adds	r3, r3, #32
 3400 0096 1B68     		ldr	r3, [r3]
 3401 0098 7A68     		ldr	r2, [r7, #4]
 3402 009a 2032     		adds	r2, r2, #32
 3403 009c 23F04003 		bic	r3, r3, #64
 3404 00a0 1360     		str	r3, [r2]
1213:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3405              		.loc 1 1213 3
 3406 00a2 08E0     		b	.L188
 3407              	.L191:
1214:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3N:
1215:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCER(timer_peripheral) &= ~TIM_CCER_CC3NE;
 3408              		.loc 1 1215 30
 3409 00a4 7B68     		ldr	r3, [r7, #4]
 3410 00a6 2033     		adds	r3, r3, #32
 3411 00a8 1B68     		ldr	r3, [r3]
 3412 00aa 7A68     		ldr	r2, [r7, #4]
 3413 00ac 2032     		adds	r2, r2, #32
 3414 00ae 23F48063 		bic	r3, r3, #1024
 3415 00b2 1360     		str	r3, [r2]
1216:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3416              		.loc 1 1216 3
 3417 00b4 00BF     		nop
 3418              	.L188:
 3419              	.L197:
1217:../libopencm3/lib/stm32/common/timer_common_all.c **** 	}
1218:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 3420              		.loc 1 1218 1
 3421 00b6 00BF     		nop
 3422 00b8 0C37     		adds	r7, r7, #12
 3423              		.cfi_def_cfa_offset 4
 3424 00ba BD46     		mov	sp, r7
 3425              		.cfi_def_cfa_register 13
 3426              		@ sp needed
 3427 00bc 80BC     		pop	{r7}
 3428              		.cfi_restore 7
 3429              		.cfi_def_cfa_offset 0
 3430 00be 7047     		bx	lr
 3431              		.cfi_endproc
 3432              	.LFE44:
 3434              		.section	.text.timer_set_oc_idle_state_set,"ax",%progbits
 3435              		.align	1
 3436              		.global	timer_set_oc_idle_state_set
 3437              		.syntax unified
 3438              		.thumb
 3439              		.thumb_func
 3440              		.fpu softvfp
 3442              	timer_set_oc_idle_state_set:
 3443              	.LFB45:
1219:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1220:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1221:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Timer set Output Compare Idle State High
1222:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1223:../libopencm3/lib/stm32/common/timer_common_all.c **** @sa Similar function suitable for multiple OC idle state settings
1224:../libopencm3/lib/stm32/common/timer_common_all.c **** @ref timer_set_output_idle_state
1225:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1226:../libopencm3/lib/stm32/common/timer_common_all.c **** @note This setting is only valid for the advanced timers.
1227:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1228:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
1229:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
1230:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] oc_id enum ::tim_oc_id OC channel designators
1231:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_OCx where x=1..4, TIM_OCxN where x=1..3 (only for advanced
1232:../libopencm3/lib/stm32/common/timer_common_all.c **** 		timers 1 and 8)
1233:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1234:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1235:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_oc_idle_state_set(uint32_t timer_peripheral,
1236:../libopencm3/lib/stm32/common/timer_common_all.c **** 				 enum tim_oc_id oc_id)
1237:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 3444              		.loc 1 1237 1
 3445              		.cfi_startproc
 3446              		@ args = 0, pretend = 0, frame = 8
 3447              		@ frame_needed = 1, uses_anonymous_args = 0
 3448              		@ link register save eliminated.
 3449 0000 80B4     		push	{r7}
 3450              		.cfi_def_cfa_offset 4
 3451              		.cfi_offset 7, -4
 3452 0002 83B0     		sub	sp, sp, #12
 3453              		.cfi_def_cfa_offset 16
 3454 0004 00AF     		add	r7, sp, #0
 3455              		.cfi_def_cfa_register 7
 3456 0006 7860     		str	r0, [r7, #4]
 3457 0008 0B46     		mov	r3, r1
 3458 000a FB70     		strb	r3, [r7, #3]
1238:../libopencm3/lib/stm32/common/timer_common_all.c **** 	switch (oc_id) {
 3459              		.loc 1 1238 2
 3460 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3461 000e 062B     		cmp	r3, #6
 3462 0010 51D8     		bhi	.L208
 3463 0012 02A2     		adr	r2, .L201
 3464 0014 52F82330 		ldr	r3, [r2, r3, lsl #2]
 3465 0018 1A44     		add	r2, r2, r3
 3466 001a 1047     		bx	r2
 3467              		.p2align 2
 3468              	.L201:
 3469 001c 1D000000 		.word	.L207+1-.L201
 3470 0020 2F000000 		.word	.L206+1-.L201
 3471 0024 41000000 		.word	.L205+1-.L201
 3472 0028 53000000 		.word	.L204+1-.L201
 3473 002c 65000000 		.word	.L203+1-.L201
 3474 0030 77000000 		.word	.L202+1-.L201
 3475 0034 89000000 		.word	.L200+1-.L201
 3476              		.p2align 1
 3477              	.L207:
1239:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1:
1240:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CR2(timer_peripheral) |= TIM_CR2_OIS1;
 3478              		.loc 1 1240 29
 3479 0038 7B68     		ldr	r3, [r7, #4]
 3480 003a 0433     		adds	r3, r3, #4
 3481 003c 1B68     		ldr	r3, [r3]
 3482 003e 7A68     		ldr	r2, [r7, #4]
 3483 0040 0432     		adds	r2, r2, #4
 3484 0042 43F48073 		orr	r3, r3, #256
 3485 0046 1360     		str	r3, [r2]
1241:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3486              		.loc 1 1241 3
 3487 0048 35E0     		b	.L199
 3488              	.L206:
1242:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1N:
1243:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CR2(timer_peripheral) |= TIM_CR2_OIS1N;
 3489              		.loc 1 1243 29
 3490 004a 7B68     		ldr	r3, [r7, #4]
 3491 004c 0433     		adds	r3, r3, #4
 3492 004e 1B68     		ldr	r3, [r3]
 3493 0050 7A68     		ldr	r2, [r7, #4]
 3494 0052 0432     		adds	r2, r2, #4
 3495 0054 43F40073 		orr	r3, r3, #512
 3496 0058 1360     		str	r3, [r2]
1244:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3497              		.loc 1 1244 3
 3498 005a 2CE0     		b	.L199
 3499              	.L205:
1245:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2:
1246:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CR2(timer_peripheral) |= TIM_CR2_OIS2;
 3500              		.loc 1 1246 29
 3501 005c 7B68     		ldr	r3, [r7, #4]
 3502 005e 0433     		adds	r3, r3, #4
 3503 0060 1B68     		ldr	r3, [r3]
 3504 0062 7A68     		ldr	r2, [r7, #4]
 3505 0064 0432     		adds	r2, r2, #4
 3506 0066 43F48063 		orr	r3, r3, #1024
 3507 006a 1360     		str	r3, [r2]
1247:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3508              		.loc 1 1247 3
 3509 006c 23E0     		b	.L199
 3510              	.L204:
1248:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2N:
1249:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CR2(timer_peripheral) |= TIM_CR2_OIS2N;
 3511              		.loc 1 1249 29
 3512 006e 7B68     		ldr	r3, [r7, #4]
 3513 0070 0433     		adds	r3, r3, #4
 3514 0072 1B68     		ldr	r3, [r3]
 3515 0074 7A68     		ldr	r2, [r7, #4]
 3516 0076 0432     		adds	r2, r2, #4
 3517 0078 43F40063 		orr	r3, r3, #2048
 3518 007c 1360     		str	r3, [r2]
1250:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3519              		.loc 1 1250 3
 3520 007e 1AE0     		b	.L199
 3521              	.L203:
1251:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3:
1252:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CR2(timer_peripheral) |= TIM_CR2_OIS3;
 3522              		.loc 1 1252 29
 3523 0080 7B68     		ldr	r3, [r7, #4]
 3524 0082 0433     		adds	r3, r3, #4
 3525 0084 1B68     		ldr	r3, [r3]
 3526 0086 7A68     		ldr	r2, [r7, #4]
 3527 0088 0432     		adds	r2, r2, #4
 3528 008a 43F48053 		orr	r3, r3, #4096
 3529 008e 1360     		str	r3, [r2]
1253:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3530              		.loc 1 1253 3
 3531 0090 11E0     		b	.L199
 3532              	.L202:
1254:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3N:
1255:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CR2(timer_peripheral) |= TIM_CR2_OIS3N;
 3533              		.loc 1 1255 29
 3534 0092 7B68     		ldr	r3, [r7, #4]
 3535 0094 0433     		adds	r3, r3, #4
 3536 0096 1B68     		ldr	r3, [r3]
 3537 0098 7A68     		ldr	r2, [r7, #4]
 3538 009a 0432     		adds	r2, r2, #4
 3539 009c 43F40053 		orr	r3, r3, #8192
 3540 00a0 1360     		str	r3, [r2]
1256:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3541              		.loc 1 1256 3
 3542 00a2 08E0     		b	.L199
 3543              	.L200:
1257:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC4:
1258:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CR2(timer_peripheral) |= TIM_CR2_OIS4;
 3544              		.loc 1 1258 29
 3545 00a4 7B68     		ldr	r3, [r7, #4]
 3546 00a6 0433     		adds	r3, r3, #4
 3547 00a8 1B68     		ldr	r3, [r3]
 3548 00aa 7A68     		ldr	r2, [r7, #4]
 3549 00ac 0432     		adds	r2, r2, #4
 3550 00ae 43F48043 		orr	r3, r3, #16384
 3551 00b2 1360     		str	r3, [r2]
1259:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3552              		.loc 1 1259 3
 3553 00b4 00BF     		nop
 3554              	.L199:
 3555              	.L208:
1260:../libopencm3/lib/stm32/common/timer_common_all.c **** 	}
1261:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 3556              		.loc 1 1261 1
 3557 00b6 00BF     		nop
 3558 00b8 0C37     		adds	r7, r7, #12
 3559              		.cfi_def_cfa_offset 4
 3560 00ba BD46     		mov	sp, r7
 3561              		.cfi_def_cfa_register 13
 3562              		@ sp needed
 3563 00bc 80BC     		pop	{r7}
 3564              		.cfi_restore 7
 3565              		.cfi_def_cfa_offset 0
 3566 00be 7047     		bx	lr
 3567              		.cfi_endproc
 3568              	.LFE45:
 3570              		.section	.text.timer_set_oc_idle_state_unset,"ax",%progbits
 3571              		.align	1
 3572              		.global	timer_set_oc_idle_state_unset
 3573              		.syntax unified
 3574              		.thumb
 3575              		.thumb_func
 3576              		.fpu softvfp
 3578              	timer_set_oc_idle_state_unset:
 3579              	.LFB46:
1262:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1263:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1264:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Timer Set Output Compare Idle State Low
1265:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1266:../libopencm3/lib/stm32/common/timer_common_all.c **** @sa Similar function suitable for multiple OC idle state settings
1267:../libopencm3/lib/stm32/common/timer_common_all.c **** @ref timer_reset_output_idle_state
1268:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1269:../libopencm3/lib/stm32/common/timer_common_all.c **** @note This setting is only valid for the advanced timers.
1270:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1271:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
1272:../libopencm3/lib/stm32/common/timer_common_all.c **** tim_reg_base
1273:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] oc_id enum ::tim_oc_id OC channel designators
1274:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_OCx where x=1..4, TIM_OCxN where x=1..3 (only for advanced
1275:../libopencm3/lib/stm32/common/timer_common_all.c **** 		timers 1 and 8)
1276:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1277:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1278:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_oc_idle_state_unset(uint32_t timer_peripheral,
1279:../libopencm3/lib/stm32/common/timer_common_all.c **** 				   enum tim_oc_id oc_id)
1280:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 3580              		.loc 1 1280 1
 3581              		.cfi_startproc
 3582              		@ args = 0, pretend = 0, frame = 8
 3583              		@ frame_needed = 1, uses_anonymous_args = 0
 3584              		@ link register save eliminated.
 3585 0000 80B4     		push	{r7}
 3586              		.cfi_def_cfa_offset 4
 3587              		.cfi_offset 7, -4
 3588 0002 83B0     		sub	sp, sp, #12
 3589              		.cfi_def_cfa_offset 16
 3590 0004 00AF     		add	r7, sp, #0
 3591              		.cfi_def_cfa_register 7
 3592 0006 7860     		str	r0, [r7, #4]
 3593 0008 0B46     		mov	r3, r1
 3594 000a FB70     		strb	r3, [r7, #3]
1281:../libopencm3/lib/stm32/common/timer_common_all.c **** 	switch (oc_id) {
 3595              		.loc 1 1281 2
 3596 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3597 000e 062B     		cmp	r3, #6
 3598 0010 51D8     		bhi	.L219
 3599 0012 02A2     		adr	r2, .L212
 3600 0014 52F82330 		ldr	r3, [r2, r3, lsl #2]
 3601 0018 1A44     		add	r2, r2, r3
 3602 001a 1047     		bx	r2
 3603              		.p2align 2
 3604              	.L212:
 3605 001c 1D000000 		.word	.L218+1-.L212
 3606 0020 2F000000 		.word	.L217+1-.L212
 3607 0024 41000000 		.word	.L216+1-.L212
 3608 0028 53000000 		.word	.L215+1-.L212
 3609 002c 65000000 		.word	.L214+1-.L212
 3610 0030 77000000 		.word	.L213+1-.L212
 3611 0034 89000000 		.word	.L211+1-.L212
 3612              		.p2align 1
 3613              	.L218:
1282:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1:
1283:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CR2(timer_peripheral) &= ~TIM_CR2_OIS1;
 3614              		.loc 1 1283 29
 3615 0038 7B68     		ldr	r3, [r7, #4]
 3616 003a 0433     		adds	r3, r3, #4
 3617 003c 1B68     		ldr	r3, [r3]
 3618 003e 7A68     		ldr	r2, [r7, #4]
 3619 0040 0432     		adds	r2, r2, #4
 3620 0042 23F48073 		bic	r3, r3, #256
 3621 0046 1360     		str	r3, [r2]
1284:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3622              		.loc 1 1284 3
 3623 0048 35E0     		b	.L210
 3624              	.L217:
1285:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1N:
1286:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CR2(timer_peripheral) &= ~TIM_CR2_OIS1N;
 3625              		.loc 1 1286 29
 3626 004a 7B68     		ldr	r3, [r7, #4]
 3627 004c 0433     		adds	r3, r3, #4
 3628 004e 1B68     		ldr	r3, [r3]
 3629 0050 7A68     		ldr	r2, [r7, #4]
 3630 0052 0432     		adds	r2, r2, #4
 3631 0054 23F40073 		bic	r3, r3, #512
 3632 0058 1360     		str	r3, [r2]
1287:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3633              		.loc 1 1287 3
 3634 005a 2CE0     		b	.L210
 3635              	.L216:
1288:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2:
1289:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CR2(timer_peripheral) &= ~TIM_CR2_OIS2;
 3636              		.loc 1 1289 29
 3637 005c 7B68     		ldr	r3, [r7, #4]
 3638 005e 0433     		adds	r3, r3, #4
 3639 0060 1B68     		ldr	r3, [r3]
 3640 0062 7A68     		ldr	r2, [r7, #4]
 3641 0064 0432     		adds	r2, r2, #4
 3642 0066 23F48063 		bic	r3, r3, #1024
 3643 006a 1360     		str	r3, [r2]
1290:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3644              		.loc 1 1290 3
 3645 006c 23E0     		b	.L210
 3646              	.L215:
1291:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2N:
1292:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CR2(timer_peripheral) &= ~TIM_CR2_OIS2N;
 3647              		.loc 1 1292 29
 3648 006e 7B68     		ldr	r3, [r7, #4]
 3649 0070 0433     		adds	r3, r3, #4
 3650 0072 1B68     		ldr	r3, [r3]
 3651 0074 7A68     		ldr	r2, [r7, #4]
 3652 0076 0432     		adds	r2, r2, #4
 3653 0078 23F40063 		bic	r3, r3, #2048
 3654 007c 1360     		str	r3, [r2]
1293:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3655              		.loc 1 1293 3
 3656 007e 1AE0     		b	.L210
 3657              	.L214:
1294:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3:
1295:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CR2(timer_peripheral) &= ~TIM_CR2_OIS3;
 3658              		.loc 1 1295 29
 3659 0080 7B68     		ldr	r3, [r7, #4]
 3660 0082 0433     		adds	r3, r3, #4
 3661 0084 1B68     		ldr	r3, [r3]
 3662 0086 7A68     		ldr	r2, [r7, #4]
 3663 0088 0432     		adds	r2, r2, #4
 3664 008a 23F48053 		bic	r3, r3, #4096
 3665 008e 1360     		str	r3, [r2]
1296:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3666              		.loc 1 1296 3
 3667 0090 11E0     		b	.L210
 3668              	.L213:
1297:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3N:
1298:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CR2(timer_peripheral) &= ~TIM_CR2_OIS3N;
 3669              		.loc 1 1298 29
 3670 0092 7B68     		ldr	r3, [r7, #4]
 3671 0094 0433     		adds	r3, r3, #4
 3672 0096 1B68     		ldr	r3, [r3]
 3673 0098 7A68     		ldr	r2, [r7, #4]
 3674 009a 0432     		adds	r2, r2, #4
 3675 009c 23F40053 		bic	r3, r3, #8192
 3676 00a0 1360     		str	r3, [r2]
1299:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3677              		.loc 1 1299 3
 3678 00a2 08E0     		b	.L210
 3679              	.L211:
1300:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC4:
1301:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CR2(timer_peripheral) &= ~TIM_CR2_OIS4;
 3680              		.loc 1 1301 29
 3681 00a4 7B68     		ldr	r3, [r7, #4]
 3682 00a6 0433     		adds	r3, r3, #4
 3683 00a8 1B68     		ldr	r3, [r3]
 3684 00aa 7A68     		ldr	r2, [r7, #4]
 3685 00ac 0432     		adds	r2, r2, #4
 3686 00ae 23F48043 		bic	r3, r3, #16384
 3687 00b2 1360     		str	r3, [r2]
1302:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3688              		.loc 1 1302 3
 3689 00b4 00BF     		nop
 3690              	.L210:
 3691              	.L219:
1303:../libopencm3/lib/stm32/common/timer_common_all.c **** 	}
1304:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 3692              		.loc 1 1304 1
 3693 00b6 00BF     		nop
 3694 00b8 0C37     		adds	r7, r7, #12
 3695              		.cfi_def_cfa_offset 4
 3696 00ba BD46     		mov	sp, r7
 3697              		.cfi_def_cfa_register 13
 3698              		@ sp needed
 3699 00bc 80BC     		pop	{r7}
 3700              		.cfi_restore 7
 3701              		.cfi_def_cfa_offset 0
 3702 00be 7047     		bx	lr
 3703              		.cfi_endproc
 3704              	.LFE46:
 3706              		.section	.text.timer_set_oc_value,"ax",%progbits
 3707              		.align	1
 3708              		.global	timer_set_oc_value
 3709              		.syntax unified
 3710              		.thumb
 3711              		.thumb_func
 3712              		.fpu softvfp
 3714              	timer_set_oc_value:
 3715              	.LFB47:
1305:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1306:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1307:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Timer Set Output Compare Value
1308:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1309:../libopencm3/lib/stm32/common/timer_common_all.c **** This is a convenience function to set the OC preload register value for loading
1310:../libopencm3/lib/stm32/common/timer_common_all.c **** to the compare register.
1311:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1312:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base @ref
1313:../libopencm3/lib/stm32/common/timer_common_all.c **** 		tim_reg_base (TIM9 .. TIM14 not yet supported here).
1314:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] oc_id enum ::tim_oc_id OC channel designators
1315:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_OCx where x=1..4, TIM_OCxN where x=1..3 (no action taken)
1316:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] value Unsigned int32. Compare value.
1317:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1318:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1319:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_oc_value(uint32_t timer_peripheral, enum tim_oc_id oc_id,
1320:../libopencm3/lib/stm32/common/timer_common_all.c **** 			uint32_t value)
1321:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 3716              		.loc 1 1321 1
 3717              		.cfi_startproc
 3718              		@ args = 0, pretend = 0, frame = 16
 3719              		@ frame_needed = 1, uses_anonymous_args = 0
 3720              		@ link register save eliminated.
 3721 0000 80B4     		push	{r7}
 3722              		.cfi_def_cfa_offset 4
 3723              		.cfi_offset 7, -4
 3724 0002 85B0     		sub	sp, sp, #20
 3725              		.cfi_def_cfa_offset 24
 3726 0004 00AF     		add	r7, sp, #0
 3727              		.cfi_def_cfa_register 7
 3728 0006 F860     		str	r0, [r7, #12]
 3729 0008 0B46     		mov	r3, r1
 3730 000a 7A60     		str	r2, [r7, #4]
 3731 000c FB72     		strb	r3, [r7, #11]
1322:../libopencm3/lib/stm32/common/timer_common_all.c **** 	switch (oc_id) {
 3732              		.loc 1 1322 2
 3733 000e FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 3734 0010 062B     		cmp	r3, #6
 3735 0012 2CD8     		bhi	.L228
 3736 0014 02A2     		adr	r2, .L223
 3737 0016 52F82330 		ldr	r3, [r2, r3, lsl #2]
 3738 001a 1A44     		add	r2, r2, r3
 3739 001c 1047     		bx	r2
 3740 001e 00BF     		.p2align 2
 3741              	.L223:
 3742 0020 1D000000 		.word	.L227+1-.L223
 3743 0024 4D000000 		.word	.L229+1-.L223
 3744 0028 29000000 		.word	.L226+1-.L223
 3745 002c 4D000000 		.word	.L229+1-.L223
 3746 0030 35000000 		.word	.L225+1-.L223
 3747 0034 4D000000 		.word	.L229+1-.L223
 3748 0038 41000000 		.word	.L222+1-.L223
 3749              		.p2align 1
 3750              	.L227:
1323:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1:
1324:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCR1(timer_peripheral) = value;
 3751              		.loc 1 1324 3
 3752 003c FB68     		ldr	r3, [r7, #12]
 3753 003e 3433     		adds	r3, r3, #52
 3754 0040 1A46     		mov	r2, r3
 3755              		.loc 1 1324 30
 3756 0042 7B68     		ldr	r3, [r7, #4]
 3757 0044 1360     		str	r3, [r2]
1325:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3758              		.loc 1 1325 3
 3759 0046 12E0     		b	.L221
 3760              	.L226:
1326:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2:
1327:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCR2(timer_peripheral) = value;
 3761              		.loc 1 1327 3
 3762 0048 FB68     		ldr	r3, [r7, #12]
 3763 004a 3833     		adds	r3, r3, #56
 3764 004c 1A46     		mov	r2, r3
 3765              		.loc 1 1327 30
 3766 004e 7B68     		ldr	r3, [r7, #4]
 3767 0050 1360     		str	r3, [r2]
1328:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3768              		.loc 1 1328 3
 3769 0052 0CE0     		b	.L221
 3770              	.L225:
1329:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3:
1330:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCR3(timer_peripheral) = value;
 3771              		.loc 1 1330 3
 3772 0054 FB68     		ldr	r3, [r7, #12]
 3773 0056 3C33     		adds	r3, r3, #60
 3774 0058 1A46     		mov	r2, r3
 3775              		.loc 1 1330 30
 3776 005a 7B68     		ldr	r3, [r7, #4]
 3777 005c 1360     		str	r3, [r2]
1331:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3778              		.loc 1 1331 3
 3779 005e 06E0     		b	.L221
 3780              	.L222:
1332:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC4:
1333:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCR4(timer_peripheral) = value;
 3781              		.loc 1 1333 3
 3782 0060 FB68     		ldr	r3, [r7, #12]
 3783 0062 4033     		adds	r3, r3, #64
 3784 0064 1A46     		mov	r2, r3
 3785              		.loc 1 1333 30
 3786 0066 7B68     		ldr	r3, [r7, #4]
 3787 0068 1360     		str	r3, [r2]
1334:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3788              		.loc 1 1334 3
 3789 006a 00E0     		b	.L221
 3790              	.L229:
1335:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC1N:
1336:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC2N:
1337:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_OC3N:
1338:../libopencm3/lib/stm32/common/timer_common_all.c **** 		/* Ignoring as this option applies to the whole channel. */
1339:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 3791              		.loc 1 1339 3
 3792 006c 00BF     		nop
 3793              	.L221:
 3794              	.L228:
1340:../libopencm3/lib/stm32/common/timer_common_all.c **** 	}
1341:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 3795              		.loc 1 1341 1
 3796 006e 00BF     		nop
 3797 0070 1437     		adds	r7, r7, #20
 3798              		.cfi_def_cfa_offset 4
 3799 0072 BD46     		mov	sp, r7
 3800              		.cfi_def_cfa_register 13
 3801              		@ sp needed
 3802 0074 80BC     		pop	{r7}
 3803              		.cfi_restore 7
 3804              		.cfi_def_cfa_offset 0
 3805 0076 7047     		bx	lr
 3806              		.cfi_endproc
 3807              	.LFE47:
 3809              		.section	.text.timer_enable_break_main_output,"ax",%progbits
 3810              		.align	1
 3811              		.global	timer_enable_break_main_output
 3812              		.syntax unified
 3813              		.thumb
 3814              		.thumb_func
 3815              		.fpu softvfp
 3817              	timer_enable_break_main_output:
 3818              	.LFB48:
1342:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1343:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1344:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Enable Output in Break
1345:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1346:../libopencm3/lib/stm32/common/timer_common_all.c **** Enables the output in the Break feature of an advanced timer. This does not
1347:../libopencm3/lib/stm32/common/timer_common_all.c **** enable the break functionality itself but only sets the Master Output Enable in
1348:../libopencm3/lib/stm32/common/timer_common_all.c **** the Break and Deadtime Register.
1349:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1350:../libopencm3/lib/stm32/common/timer_common_all.c **** @note Not all timers support Break/Deadtime features
1351:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1352:../libopencm3/lib/stm32/common/timer_common_all.c **** @note It is necessary to call this function to enable the output on an advanced
1353:../libopencm3/lib/stm32/common/timer_common_all.c **** timer <b>even if break or deadtime features are not being used</b>.
1354:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1355:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base TIM1 or
1356:../libopencm3/lib/stm32/common/timer_common_all.c **** TIM8
1357:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1358:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1359:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_enable_break_main_output(uint32_t timer_peripheral)
1360:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 3819              		.loc 1 1360 1
 3820              		.cfi_startproc
 3821              		@ args = 0, pretend = 0, frame = 8
 3822              		@ frame_needed = 1, uses_anonymous_args = 0
 3823              		@ link register save eliminated.
 3824 0000 80B4     		push	{r7}
 3825              		.cfi_def_cfa_offset 4
 3826              		.cfi_offset 7, -4
 3827 0002 83B0     		sub	sp, sp, #12
 3828              		.cfi_def_cfa_offset 16
 3829 0004 00AF     		add	r7, sp, #0
 3830              		.cfi_def_cfa_register 7
 3831 0006 7860     		str	r0, [r7, #4]
1361:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_BDTR(timer_peripheral) |= TIM_BDTR_MOE;
 3832              		.loc 1 1361 29
 3833 0008 7B68     		ldr	r3, [r7, #4]
 3834 000a 4433     		adds	r3, r3, #68
 3835 000c 1B68     		ldr	r3, [r3]
 3836 000e 7A68     		ldr	r2, [r7, #4]
 3837 0010 4432     		adds	r2, r2, #68
 3838 0012 43F40043 		orr	r3, r3, #32768
 3839 0016 1360     		str	r3, [r2]
1362:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 3840              		.loc 1 1362 1
 3841 0018 00BF     		nop
 3842 001a 0C37     		adds	r7, r7, #12
 3843              		.cfi_def_cfa_offset 4
 3844 001c BD46     		mov	sp, r7
 3845              		.cfi_def_cfa_register 13
 3846              		@ sp needed
 3847 001e 80BC     		pop	{r7}
 3848              		.cfi_restore 7
 3849              		.cfi_def_cfa_offset 0
 3850 0020 7047     		bx	lr
 3851              		.cfi_endproc
 3852              	.LFE48:
 3854              		.section	.text.timer_disable_break_main_output,"ax",%progbits
 3855              		.align	1
 3856              		.global	timer_disable_break_main_output
 3857              		.syntax unified
 3858              		.thumb
 3859              		.thumb_func
 3860              		.fpu softvfp
 3862              	timer_disable_break_main_output:
 3863              	.LFB49:
1363:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1364:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1365:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Disable Output in Break
1366:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1367:../libopencm3/lib/stm32/common/timer_common_all.c **** Disables the output in the Break feature of an advanced timer. This clears
1368:../libopencm3/lib/stm32/common/timer_common_all.c **** the Master Output Enable in the Break and Deadtime Register.
1369:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1370:../libopencm3/lib/stm32/common/timer_common_all.c **** @note Not all timers support Break/Deadtime features
1371:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1372:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base TIM1 or
1373:../libopencm3/lib/stm32/common/timer_common_all.c **** TIM8
1374:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1375:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1376:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_disable_break_main_output(uint32_t timer_peripheral)
1377:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 3864              		.loc 1 1377 1
 3865              		.cfi_startproc
 3866              		@ args = 0, pretend = 0, frame = 8
 3867              		@ frame_needed = 1, uses_anonymous_args = 0
 3868              		@ link register save eliminated.
 3869 0000 80B4     		push	{r7}
 3870              		.cfi_def_cfa_offset 4
 3871              		.cfi_offset 7, -4
 3872 0002 83B0     		sub	sp, sp, #12
 3873              		.cfi_def_cfa_offset 16
 3874 0004 00AF     		add	r7, sp, #0
 3875              		.cfi_def_cfa_register 7
 3876 0006 7860     		str	r0, [r7, #4]
1378:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_BDTR(timer_peripheral) &= ~TIM_BDTR_MOE;
 3877              		.loc 1 1378 29
 3878 0008 7B68     		ldr	r3, [r7, #4]
 3879 000a 4433     		adds	r3, r3, #68
 3880 000c 1B68     		ldr	r3, [r3]
 3881 000e 7A68     		ldr	r2, [r7, #4]
 3882 0010 4432     		adds	r2, r2, #68
 3883 0012 23F40043 		bic	r3, r3, #32768
 3884 0016 1360     		str	r3, [r2]
1379:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 3885              		.loc 1 1379 1
 3886 0018 00BF     		nop
 3887 001a 0C37     		adds	r7, r7, #12
 3888              		.cfi_def_cfa_offset 4
 3889 001c BD46     		mov	sp, r7
 3890              		.cfi_def_cfa_register 13
 3891              		@ sp needed
 3892 001e 80BC     		pop	{r7}
 3893              		.cfi_restore 7
 3894              		.cfi_def_cfa_offset 0
 3895 0020 7047     		bx	lr
 3896              		.cfi_endproc
 3897              	.LFE49:
 3899              		.section	.text.timer_enable_break_automatic_output,"ax",%progbits
 3900              		.align	1
 3901              		.global	timer_enable_break_automatic_output
 3902              		.syntax unified
 3903              		.thumb
 3904              		.thumb_func
 3905              		.fpu softvfp
 3907              	timer_enable_break_automatic_output:
 3908              	.LFB50:
1380:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1381:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1382:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Enable Automatic Output in Break
1383:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1384:../libopencm3/lib/stm32/common/timer_common_all.c **** Enables the automatic output feature of the Break function of an advanced
1385:../libopencm3/lib/stm32/common/timer_common_all.c **** timer so that the output is re-enabled at the next update event following a
1386:../libopencm3/lib/stm32/common/timer_common_all.c **** break event.
1387:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1388:../libopencm3/lib/stm32/common/timer_common_all.c **** @note Not all timers support Break/Deadtime features
1389:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1390:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base TIM1 or
1391:../libopencm3/lib/stm32/common/timer_common_all.c **** TIM8
1392:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1393:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1394:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_enable_break_automatic_output(uint32_t timer_peripheral)
1395:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 3909              		.loc 1 1395 1
 3910              		.cfi_startproc
 3911              		@ args = 0, pretend = 0, frame = 8
 3912              		@ frame_needed = 1, uses_anonymous_args = 0
 3913              		@ link register save eliminated.
 3914 0000 80B4     		push	{r7}
 3915              		.cfi_def_cfa_offset 4
 3916              		.cfi_offset 7, -4
 3917 0002 83B0     		sub	sp, sp, #12
 3918              		.cfi_def_cfa_offset 16
 3919 0004 00AF     		add	r7, sp, #0
 3920              		.cfi_def_cfa_register 7
 3921 0006 7860     		str	r0, [r7, #4]
1396:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_BDTR(timer_peripheral) |= TIM_BDTR_AOE;
 3922              		.loc 1 1396 29
 3923 0008 7B68     		ldr	r3, [r7, #4]
 3924 000a 4433     		adds	r3, r3, #68
 3925 000c 1B68     		ldr	r3, [r3]
 3926 000e 7A68     		ldr	r2, [r7, #4]
 3927 0010 4432     		adds	r2, r2, #68
 3928 0012 43F48043 		orr	r3, r3, #16384
 3929 0016 1360     		str	r3, [r2]
1397:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 3930              		.loc 1 1397 1
 3931 0018 00BF     		nop
 3932 001a 0C37     		adds	r7, r7, #12
 3933              		.cfi_def_cfa_offset 4
 3934 001c BD46     		mov	sp, r7
 3935              		.cfi_def_cfa_register 13
 3936              		@ sp needed
 3937 001e 80BC     		pop	{r7}
 3938              		.cfi_restore 7
 3939              		.cfi_def_cfa_offset 0
 3940 0020 7047     		bx	lr
 3941              		.cfi_endproc
 3942              	.LFE50:
 3944              		.section	.text.timer_disable_break_automatic_output,"ax",%progbits
 3945              		.align	1
 3946              		.global	timer_disable_break_automatic_output
 3947              		.syntax unified
 3948              		.thumb
 3949              		.thumb_func
 3950              		.fpu softvfp
 3952              	timer_disable_break_automatic_output:
 3953              	.LFB51:
1398:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1399:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1400:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Disable Automatic Output in Break
1401:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1402:../libopencm3/lib/stm32/common/timer_common_all.c **** Disables the automatic output feature of the Break function of an advanced
1403:../libopencm3/lib/stm32/common/timer_common_all.c **** timer so that the output is re-enabled at the next update event following a
1404:../libopencm3/lib/stm32/common/timer_common_all.c **** break event.
1405:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1406:../libopencm3/lib/stm32/common/timer_common_all.c **** @note Not all timers support Break/Deadtime features
1407:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1408:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base TIM1 or
1409:../libopencm3/lib/stm32/common/timer_common_all.c **** TIM8
1410:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1411:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1412:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_disable_break_automatic_output(uint32_t timer_peripheral)
1413:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 3954              		.loc 1 1413 1
 3955              		.cfi_startproc
 3956              		@ args = 0, pretend = 0, frame = 8
 3957              		@ frame_needed = 1, uses_anonymous_args = 0
 3958              		@ link register save eliminated.
 3959 0000 80B4     		push	{r7}
 3960              		.cfi_def_cfa_offset 4
 3961              		.cfi_offset 7, -4
 3962 0002 83B0     		sub	sp, sp, #12
 3963              		.cfi_def_cfa_offset 16
 3964 0004 00AF     		add	r7, sp, #0
 3965              		.cfi_def_cfa_register 7
 3966 0006 7860     		str	r0, [r7, #4]
1414:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_BDTR(timer_peripheral) &= ~TIM_BDTR_AOE;
 3967              		.loc 1 1414 29
 3968 0008 7B68     		ldr	r3, [r7, #4]
 3969 000a 4433     		adds	r3, r3, #68
 3970 000c 1B68     		ldr	r3, [r3]
 3971 000e 7A68     		ldr	r2, [r7, #4]
 3972 0010 4432     		adds	r2, r2, #68
 3973 0012 23F48043 		bic	r3, r3, #16384
 3974 0016 1360     		str	r3, [r2]
1415:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 3975              		.loc 1 1415 1
 3976 0018 00BF     		nop
 3977 001a 0C37     		adds	r7, r7, #12
 3978              		.cfi_def_cfa_offset 4
 3979 001c BD46     		mov	sp, r7
 3980              		.cfi_def_cfa_register 13
 3981              		@ sp needed
 3982 001e 80BC     		pop	{r7}
 3983              		.cfi_restore 7
 3984              		.cfi_def_cfa_offset 0
 3985 0020 7047     		bx	lr
 3986              		.cfi_endproc
 3987              	.LFE51:
 3989              		.section	.text.timer_set_break_polarity_high,"ax",%progbits
 3990              		.align	1
 3991              		.global	timer_set_break_polarity_high
 3992              		.syntax unified
 3993              		.thumb
 3994              		.thumb_func
 3995              		.fpu softvfp
 3997              	timer_set_break_polarity_high:
 3998              	.LFB52:
1416:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1417:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1418:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Activate Break when Input High
1419:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1420:../libopencm3/lib/stm32/common/timer_common_all.c **** Sets the break function to activate when the break input becomes high.
1421:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1422:../libopencm3/lib/stm32/common/timer_common_all.c **** @note Not all timers support Break/Deadtime features
1423:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1424:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base TIM1 or
1425:../libopencm3/lib/stm32/common/timer_common_all.c **** TIM8
1426:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1427:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1428:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_break_polarity_high(uint32_t timer_peripheral)
1429:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 3999              		.loc 1 1429 1
 4000              		.cfi_startproc
 4001              		@ args = 0, pretend = 0, frame = 8
 4002              		@ frame_needed = 1, uses_anonymous_args = 0
 4003              		@ link register save eliminated.
 4004 0000 80B4     		push	{r7}
 4005              		.cfi_def_cfa_offset 4
 4006              		.cfi_offset 7, -4
 4007 0002 83B0     		sub	sp, sp, #12
 4008              		.cfi_def_cfa_offset 16
 4009 0004 00AF     		add	r7, sp, #0
 4010              		.cfi_def_cfa_register 7
 4011 0006 7860     		str	r0, [r7, #4]
1430:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_BDTR(timer_peripheral) |= TIM_BDTR_BKP;
 4012              		.loc 1 1430 29
 4013 0008 7B68     		ldr	r3, [r7, #4]
 4014 000a 4433     		adds	r3, r3, #68
 4015 000c 1B68     		ldr	r3, [r3]
 4016 000e 7A68     		ldr	r2, [r7, #4]
 4017 0010 4432     		adds	r2, r2, #68
 4018 0012 43F40053 		orr	r3, r3, #8192
 4019 0016 1360     		str	r3, [r2]
1431:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 4020              		.loc 1 1431 1
 4021 0018 00BF     		nop
 4022 001a 0C37     		adds	r7, r7, #12
 4023              		.cfi_def_cfa_offset 4
 4024 001c BD46     		mov	sp, r7
 4025              		.cfi_def_cfa_register 13
 4026              		@ sp needed
 4027 001e 80BC     		pop	{r7}
 4028              		.cfi_restore 7
 4029              		.cfi_def_cfa_offset 0
 4030 0020 7047     		bx	lr
 4031              		.cfi_endproc
 4032              	.LFE52:
 4034              		.section	.text.timer_set_break_polarity_low,"ax",%progbits
 4035              		.align	1
 4036              		.global	timer_set_break_polarity_low
 4037              		.syntax unified
 4038              		.thumb
 4039              		.thumb_func
 4040              		.fpu softvfp
 4042              	timer_set_break_polarity_low:
 4043              	.LFB53:
1432:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1433:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1434:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Activate Break when Input Low
1435:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1436:../libopencm3/lib/stm32/common/timer_common_all.c **** Sets the break function to activate when the break input becomes low.
1437:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1438:../libopencm3/lib/stm32/common/timer_common_all.c **** @note Not all timers support Break/Deadtime features
1439:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1440:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base TIM1 or
1441:../libopencm3/lib/stm32/common/timer_common_all.c **** TIM8
1442:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1443:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1444:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_break_polarity_low(uint32_t timer_peripheral)
1445:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 4044              		.loc 1 1445 1
 4045              		.cfi_startproc
 4046              		@ args = 0, pretend = 0, frame = 8
 4047              		@ frame_needed = 1, uses_anonymous_args = 0
 4048              		@ link register save eliminated.
 4049 0000 80B4     		push	{r7}
 4050              		.cfi_def_cfa_offset 4
 4051              		.cfi_offset 7, -4
 4052 0002 83B0     		sub	sp, sp, #12
 4053              		.cfi_def_cfa_offset 16
 4054 0004 00AF     		add	r7, sp, #0
 4055              		.cfi_def_cfa_register 7
 4056 0006 7860     		str	r0, [r7, #4]
1446:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_BDTR(timer_peripheral) &= ~TIM_BDTR_BKP;
 4057              		.loc 1 1446 29
 4058 0008 7B68     		ldr	r3, [r7, #4]
 4059 000a 4433     		adds	r3, r3, #68
 4060 000c 1B68     		ldr	r3, [r3]
 4061 000e 7A68     		ldr	r2, [r7, #4]
 4062 0010 4432     		adds	r2, r2, #68
 4063 0012 23F40053 		bic	r3, r3, #8192
 4064 0016 1360     		str	r3, [r2]
1447:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 4065              		.loc 1 1447 1
 4066 0018 00BF     		nop
 4067 001a 0C37     		adds	r7, r7, #12
 4068              		.cfi_def_cfa_offset 4
 4069 001c BD46     		mov	sp, r7
 4070              		.cfi_def_cfa_register 13
 4071              		@ sp needed
 4072 001e 80BC     		pop	{r7}
 4073              		.cfi_restore 7
 4074              		.cfi_def_cfa_offset 0
 4075 0020 7047     		bx	lr
 4076              		.cfi_endproc
 4077              	.LFE53:
 4079              		.section	.text.timer_enable_break,"ax",%progbits
 4080              		.align	1
 4081              		.global	timer_enable_break
 4082              		.syntax unified
 4083              		.thumb
 4084              		.thumb_func
 4085              		.fpu softvfp
 4087              	timer_enable_break:
 4088              	.LFB54:
1448:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1449:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1450:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Enable Break
1451:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1452:../libopencm3/lib/stm32/common/timer_common_all.c **** Enables the break function of an advanced timer.
1453:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1454:../libopencm3/lib/stm32/common/timer_common_all.c **** @note Not all timers support Break/Deadtime features
1455:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1456:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base TIM1 or
1457:../libopencm3/lib/stm32/common/timer_common_all.c **** TIM8
1458:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1459:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1460:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_enable_break(uint32_t timer_peripheral)
1461:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 4089              		.loc 1 1461 1
 4090              		.cfi_startproc
 4091              		@ args = 0, pretend = 0, frame = 8
 4092              		@ frame_needed = 1, uses_anonymous_args = 0
 4093              		@ link register save eliminated.
 4094 0000 80B4     		push	{r7}
 4095              		.cfi_def_cfa_offset 4
 4096              		.cfi_offset 7, -4
 4097 0002 83B0     		sub	sp, sp, #12
 4098              		.cfi_def_cfa_offset 16
 4099 0004 00AF     		add	r7, sp, #0
 4100              		.cfi_def_cfa_register 7
 4101 0006 7860     		str	r0, [r7, #4]
1462:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_BDTR(timer_peripheral) |= TIM_BDTR_BKE;
 4102              		.loc 1 1462 29
 4103 0008 7B68     		ldr	r3, [r7, #4]
 4104 000a 4433     		adds	r3, r3, #68
 4105 000c 1B68     		ldr	r3, [r3]
 4106 000e 7A68     		ldr	r2, [r7, #4]
 4107 0010 4432     		adds	r2, r2, #68
 4108 0012 43F48053 		orr	r3, r3, #4096
 4109 0016 1360     		str	r3, [r2]
1463:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 4110              		.loc 1 1463 1
 4111 0018 00BF     		nop
 4112 001a 0C37     		adds	r7, r7, #12
 4113              		.cfi_def_cfa_offset 4
 4114 001c BD46     		mov	sp, r7
 4115              		.cfi_def_cfa_register 13
 4116              		@ sp needed
 4117 001e 80BC     		pop	{r7}
 4118              		.cfi_restore 7
 4119              		.cfi_def_cfa_offset 0
 4120 0020 7047     		bx	lr
 4121              		.cfi_endproc
 4122              	.LFE54:
 4124              		.section	.text.timer_disable_break,"ax",%progbits
 4125              		.align	1
 4126              		.global	timer_disable_break
 4127              		.syntax unified
 4128              		.thumb
 4129              		.thumb_func
 4130              		.fpu softvfp
 4132              	timer_disable_break:
 4133              	.LFB55:
1464:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1465:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1466:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Disable Break
1467:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1468:../libopencm3/lib/stm32/common/timer_common_all.c **** Disables the break function of an advanced timer.
1469:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1470:../libopencm3/lib/stm32/common/timer_common_all.c **** @note Not all timers support Break/Deadtime features
1471:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1472:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base TIM1 or
1473:../libopencm3/lib/stm32/common/timer_common_all.c **** TIM8
1474:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1475:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1476:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_disable_break(uint32_t timer_peripheral)
1477:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 4134              		.loc 1 1477 1
 4135              		.cfi_startproc
 4136              		@ args = 0, pretend = 0, frame = 8
 4137              		@ frame_needed = 1, uses_anonymous_args = 0
 4138              		@ link register save eliminated.
 4139 0000 80B4     		push	{r7}
 4140              		.cfi_def_cfa_offset 4
 4141              		.cfi_offset 7, -4
 4142 0002 83B0     		sub	sp, sp, #12
 4143              		.cfi_def_cfa_offset 16
 4144 0004 00AF     		add	r7, sp, #0
 4145              		.cfi_def_cfa_register 7
 4146 0006 7860     		str	r0, [r7, #4]
1478:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_BDTR(timer_peripheral) &= ~TIM_BDTR_BKE;
 4147              		.loc 1 1478 29
 4148 0008 7B68     		ldr	r3, [r7, #4]
 4149 000a 4433     		adds	r3, r3, #68
 4150 000c 1B68     		ldr	r3, [r3]
 4151 000e 7A68     		ldr	r2, [r7, #4]
 4152 0010 4432     		adds	r2, r2, #68
 4153 0012 23F48053 		bic	r3, r3, #4096
 4154 0016 1360     		str	r3, [r2]
1479:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 4155              		.loc 1 1479 1
 4156 0018 00BF     		nop
 4157 001a 0C37     		adds	r7, r7, #12
 4158              		.cfi_def_cfa_offset 4
 4159 001c BD46     		mov	sp, r7
 4160              		.cfi_def_cfa_register 13
 4161              		@ sp needed
 4162 001e 80BC     		pop	{r7}
 4163              		.cfi_restore 7
 4164              		.cfi_def_cfa_offset 0
 4165 0020 7047     		bx	lr
 4166              		.cfi_endproc
 4167              	.LFE55:
 4169              		.section	.text.timer_set_enabled_off_state_in_run_mode,"ax",%progbits
 4170              		.align	1
 4171              		.global	timer_set_enabled_off_state_in_run_mode
 4172              		.syntax unified
 4173              		.thumb
 4174              		.thumb_func
 4175              		.fpu softvfp
 4177              	timer_set_enabled_off_state_in_run_mode:
 4178              	.LFB56:
1480:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1481:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1482:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Enable Off-State in Run Mode
1483:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1484:../libopencm3/lib/stm32/common/timer_common_all.c **** Enables the off-state in run mode for the break function of an advanced
1485:../libopencm3/lib/stm32/common/timer_common_all.c **** timer in which the complementary outputs have been configured. It has no effect
1486:../libopencm3/lib/stm32/common/timer_common_all.c **** if no complementary output is present. When the capture-compare output is
1487:../libopencm3/lib/stm32/common/timer_common_all.c **** disabled while the complementary output is enabled, the output is set to its
1488:../libopencm3/lib/stm32/common/timer_common_all.c **** inactive level as defined by the output polarity.
1489:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1490:../libopencm3/lib/stm32/common/timer_common_all.c **** @note Not all timers support Break/Deadtime features
1491:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1492:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base TIM1 or
1493:../libopencm3/lib/stm32/common/timer_common_all.c **** TIM8
1494:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1495:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1496:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_enabled_off_state_in_run_mode(uint32_t timer_peripheral)
1497:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 4179              		.loc 1 1497 1
 4180              		.cfi_startproc
 4181              		@ args = 0, pretend = 0, frame = 8
 4182              		@ frame_needed = 1, uses_anonymous_args = 0
 4183              		@ link register save eliminated.
 4184 0000 80B4     		push	{r7}
 4185              		.cfi_def_cfa_offset 4
 4186              		.cfi_offset 7, -4
 4187 0002 83B0     		sub	sp, sp, #12
 4188              		.cfi_def_cfa_offset 16
 4189 0004 00AF     		add	r7, sp, #0
 4190              		.cfi_def_cfa_register 7
 4191 0006 7860     		str	r0, [r7, #4]
1498:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_BDTR(timer_peripheral) |= TIM_BDTR_OSSR;
 4192              		.loc 1 1498 29
 4193 0008 7B68     		ldr	r3, [r7, #4]
 4194 000a 4433     		adds	r3, r3, #68
 4195 000c 1B68     		ldr	r3, [r3]
 4196 000e 7A68     		ldr	r2, [r7, #4]
 4197 0010 4432     		adds	r2, r2, #68
 4198 0012 43F40063 		orr	r3, r3, #2048
 4199 0016 1360     		str	r3, [r2]
1499:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 4200              		.loc 1 1499 1
 4201 0018 00BF     		nop
 4202 001a 0C37     		adds	r7, r7, #12
 4203              		.cfi_def_cfa_offset 4
 4204 001c BD46     		mov	sp, r7
 4205              		.cfi_def_cfa_register 13
 4206              		@ sp needed
 4207 001e 80BC     		pop	{r7}
 4208              		.cfi_restore 7
 4209              		.cfi_def_cfa_offset 0
 4210 0020 7047     		bx	lr
 4211              		.cfi_endproc
 4212              	.LFE56:
 4214              		.section	.text.timer_set_disabled_off_state_in_run_mode,"ax",%progbits
 4215              		.align	1
 4216              		.global	timer_set_disabled_off_state_in_run_mode
 4217              		.syntax unified
 4218              		.thumb
 4219              		.thumb_func
 4220              		.fpu softvfp
 4222              	timer_set_disabled_off_state_in_run_mode:
 4223              	.LFB57:
1500:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1501:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1502:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Disable Off-State in Run Mode
1503:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1504:../libopencm3/lib/stm32/common/timer_common_all.c **** Disables the off-state in run mode for the break function of an advanced
1505:../libopencm3/lib/stm32/common/timer_common_all.c **** timer in which the complementary outputs have been configured. It has no effect
1506:../libopencm3/lib/stm32/common/timer_common_all.c **** if no complementary output is present. When the capture-compare output is
1507:../libopencm3/lib/stm32/common/timer_common_all.c **** disabled, the output is also disabled.
1508:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1509:../libopencm3/lib/stm32/common/timer_common_all.c **** @note Not all timers support Break/Deadtime features
1510:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1511:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base TIM1 or
1512:../libopencm3/lib/stm32/common/timer_common_all.c **** TIM8
1513:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1514:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1515:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_disabled_off_state_in_run_mode(uint32_t timer_peripheral)
1516:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 4224              		.loc 1 1516 1
 4225              		.cfi_startproc
 4226              		@ args = 0, pretend = 0, frame = 8
 4227              		@ frame_needed = 1, uses_anonymous_args = 0
 4228              		@ link register save eliminated.
 4229 0000 80B4     		push	{r7}
 4230              		.cfi_def_cfa_offset 4
 4231              		.cfi_offset 7, -4
 4232 0002 83B0     		sub	sp, sp, #12
 4233              		.cfi_def_cfa_offset 16
 4234 0004 00AF     		add	r7, sp, #0
 4235              		.cfi_def_cfa_register 7
 4236 0006 7860     		str	r0, [r7, #4]
1517:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_BDTR(timer_peripheral) &= ~TIM_BDTR_OSSR;
 4237              		.loc 1 1517 29
 4238 0008 7B68     		ldr	r3, [r7, #4]
 4239 000a 4433     		adds	r3, r3, #68
 4240 000c 1B68     		ldr	r3, [r3]
 4241 000e 7A68     		ldr	r2, [r7, #4]
 4242 0010 4432     		adds	r2, r2, #68
 4243 0012 23F40063 		bic	r3, r3, #2048
 4244 0016 1360     		str	r3, [r2]
1518:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 4245              		.loc 1 1518 1
 4246 0018 00BF     		nop
 4247 001a 0C37     		adds	r7, r7, #12
 4248              		.cfi_def_cfa_offset 4
 4249 001c BD46     		mov	sp, r7
 4250              		.cfi_def_cfa_register 13
 4251              		@ sp needed
 4252 001e 80BC     		pop	{r7}
 4253              		.cfi_restore 7
 4254              		.cfi_def_cfa_offset 0
 4255 0020 7047     		bx	lr
 4256              		.cfi_endproc
 4257              	.LFE57:
 4259              		.section	.text.timer_set_enabled_off_state_in_idle_mode,"ax",%progbits
 4260              		.align	1
 4261              		.global	timer_set_enabled_off_state_in_idle_mode
 4262              		.syntax unified
 4263              		.thumb
 4264              		.thumb_func
 4265              		.fpu softvfp
 4267              	timer_set_enabled_off_state_in_idle_mode:
 4268              	.LFB58:
1519:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1520:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1521:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Enable Off-State in Idle Mode
1522:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1523:../libopencm3/lib/stm32/common/timer_common_all.c **** Enables the off-state in idle mode for the break function of an advanced
1524:../libopencm3/lib/stm32/common/timer_common_all.c **** timer. When the master output is disabled the output is set to its
1525:../libopencm3/lib/stm32/common/timer_common_all.c **** inactive level as defined by the output polarity.
1526:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1527:../libopencm3/lib/stm32/common/timer_common_all.c **** @note Not all timers support Break/Deadtime features
1528:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1529:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base TIM1 or
1530:../libopencm3/lib/stm32/common/timer_common_all.c **** TIM8
1531:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1532:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1533:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_enabled_off_state_in_idle_mode(uint32_t timer_peripheral)
1534:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 4269              		.loc 1 1534 1
 4270              		.cfi_startproc
 4271              		@ args = 0, pretend = 0, frame = 8
 4272              		@ frame_needed = 1, uses_anonymous_args = 0
 4273              		@ link register save eliminated.
 4274 0000 80B4     		push	{r7}
 4275              		.cfi_def_cfa_offset 4
 4276              		.cfi_offset 7, -4
 4277 0002 83B0     		sub	sp, sp, #12
 4278              		.cfi_def_cfa_offset 16
 4279 0004 00AF     		add	r7, sp, #0
 4280              		.cfi_def_cfa_register 7
 4281 0006 7860     		str	r0, [r7, #4]
1535:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_BDTR(timer_peripheral) |= TIM_BDTR_OSSI;
 4282              		.loc 1 1535 29
 4283 0008 7B68     		ldr	r3, [r7, #4]
 4284 000a 4433     		adds	r3, r3, #68
 4285 000c 1B68     		ldr	r3, [r3]
 4286 000e 7A68     		ldr	r2, [r7, #4]
 4287 0010 4432     		adds	r2, r2, #68
 4288 0012 43F48063 		orr	r3, r3, #1024
 4289 0016 1360     		str	r3, [r2]
1536:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 4290              		.loc 1 1536 1
 4291 0018 00BF     		nop
 4292 001a 0C37     		adds	r7, r7, #12
 4293              		.cfi_def_cfa_offset 4
 4294 001c BD46     		mov	sp, r7
 4295              		.cfi_def_cfa_register 13
 4296              		@ sp needed
 4297 001e 80BC     		pop	{r7}
 4298              		.cfi_restore 7
 4299              		.cfi_def_cfa_offset 0
 4300 0020 7047     		bx	lr
 4301              		.cfi_endproc
 4302              	.LFE58:
 4304              		.section	.text.timer_set_disabled_off_state_in_idle_mode,"ax",%progbits
 4305              		.align	1
 4306              		.global	timer_set_disabled_off_state_in_idle_mode
 4307              		.syntax unified
 4308              		.thumb
 4309              		.thumb_func
 4310              		.fpu softvfp
 4312              	timer_set_disabled_off_state_in_idle_mode:
 4313              	.LFB59:
1537:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1538:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1539:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Disable Off-State in Idle Mode
1540:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1541:../libopencm3/lib/stm32/common/timer_common_all.c **** Disables the off-state in idle mode for the break function of an advanced
1542:../libopencm3/lib/stm32/common/timer_common_all.c **** timer. When the master output is disabled the output is also disabled.
1543:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1544:../libopencm3/lib/stm32/common/timer_common_all.c **** @note Not all timers support Break/Deadtime features
1545:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1546:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base TIM1 or
1547:../libopencm3/lib/stm32/common/timer_common_all.c **** TIM8
1548:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1549:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1550:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_disabled_off_state_in_idle_mode(uint32_t timer_peripheral)
1551:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 4314              		.loc 1 1551 1
 4315              		.cfi_startproc
 4316              		@ args = 0, pretend = 0, frame = 8
 4317              		@ frame_needed = 1, uses_anonymous_args = 0
 4318              		@ link register save eliminated.
 4319 0000 80B4     		push	{r7}
 4320              		.cfi_def_cfa_offset 4
 4321              		.cfi_offset 7, -4
 4322 0002 83B0     		sub	sp, sp, #12
 4323              		.cfi_def_cfa_offset 16
 4324 0004 00AF     		add	r7, sp, #0
 4325              		.cfi_def_cfa_register 7
 4326 0006 7860     		str	r0, [r7, #4]
1552:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_BDTR(timer_peripheral) &= ~TIM_BDTR_OSSI;
 4327              		.loc 1 1552 29
 4328 0008 7B68     		ldr	r3, [r7, #4]
 4329 000a 4433     		adds	r3, r3, #68
 4330 000c 1B68     		ldr	r3, [r3]
 4331 000e 7A68     		ldr	r2, [r7, #4]
 4332 0010 4432     		adds	r2, r2, #68
 4333 0012 23F48063 		bic	r3, r3, #1024
 4334 0016 1360     		str	r3, [r2]
1553:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 4335              		.loc 1 1553 1
 4336 0018 00BF     		nop
 4337 001a 0C37     		adds	r7, r7, #12
 4338              		.cfi_def_cfa_offset 4
 4339 001c BD46     		mov	sp, r7
 4340              		.cfi_def_cfa_register 13
 4341              		@ sp needed
 4342 001e 80BC     		pop	{r7}
 4343              		.cfi_restore 7
 4344              		.cfi_def_cfa_offset 0
 4345 0020 7047     		bx	lr
 4346              		.cfi_endproc
 4347              	.LFE59:
 4349              		.section	.text.timer_set_break_lock,"ax",%progbits
 4350              		.align	1
 4351              		.global	timer_set_break_lock
 4352              		.syntax unified
 4353              		.thumb
 4354              		.thumb_func
 4355              		.fpu softvfp
 4357              	timer_set_break_lock:
 4358              	.LFB60:
1554:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1555:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1556:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Set Lock Bits
1557:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1558:../libopencm3/lib/stm32/common/timer_common_all.c **** Set the lock bits for an advanced timer. Three levels of lock providing
1559:../libopencm3/lib/stm32/common/timer_common_all.c **** protection against software errors. Once written they cannot be changed until a
1560:../libopencm3/lib/stm32/common/timer_common_all.c **** timer reset has occurred.
1561:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1562:../libopencm3/lib/stm32/common/timer_common_all.c **** @note Not all timers support Break/Deadtime features
1563:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1564:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base TIM1 or
1565:../libopencm3/lib/stm32/common/timer_common_all.c **** TIM8
1566:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] lock Unsigned int32. Lock specification @ref tim_lock
1567:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1568:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1569:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_break_lock(uint32_t timer_peripheral, uint32_t lock)
1570:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 4359              		.loc 1 1570 1
 4360              		.cfi_startproc
 4361              		@ args = 0, pretend = 0, frame = 8
 4362              		@ frame_needed = 1, uses_anonymous_args = 0
 4363              		@ link register save eliminated.
 4364 0000 80B4     		push	{r7}
 4365              		.cfi_def_cfa_offset 4
 4366              		.cfi_offset 7, -4
 4367 0002 83B0     		sub	sp, sp, #12
 4368              		.cfi_def_cfa_offset 16
 4369 0004 00AF     		add	r7, sp, #0
 4370              		.cfi_def_cfa_register 7
 4371 0006 7860     		str	r0, [r7, #4]
 4372 0008 3960     		str	r1, [r7]
1571:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_BDTR(timer_peripheral) |= lock;
 4373              		.loc 1 1571 29
 4374 000a 7B68     		ldr	r3, [r7, #4]
 4375 000c 4433     		adds	r3, r3, #68
 4376 000e 1A68     		ldr	r2, [r3]
 4377 0010 7B68     		ldr	r3, [r7, #4]
 4378 0012 4433     		adds	r3, r3, #68
 4379 0014 1946     		mov	r1, r3
 4380 0016 3B68     		ldr	r3, [r7]
 4381 0018 1343     		orrs	r3, r3, r2
 4382 001a 0B60     		str	r3, [r1]
1572:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 4383              		.loc 1 1572 1
 4384 001c 00BF     		nop
 4385 001e 0C37     		adds	r7, r7, #12
 4386              		.cfi_def_cfa_offset 4
 4387 0020 BD46     		mov	sp, r7
 4388              		.cfi_def_cfa_register 13
 4389              		@ sp needed
 4390 0022 80BC     		pop	{r7}
 4391              		.cfi_restore 7
 4392              		.cfi_def_cfa_offset 0
 4393 0024 7047     		bx	lr
 4394              		.cfi_endproc
 4395              	.LFE60:
 4397              		.section	.text.timer_set_deadtime,"ax",%progbits
 4398              		.align	1
 4399              		.global	timer_set_deadtime
 4400              		.syntax unified
 4401              		.thumb
 4402              		.thumb_func
 4403              		.fpu softvfp
 4405              	timer_set_deadtime:
 4406              	.LFB61:
1573:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1574:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1575:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Set Deadtime
1576:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1577:../libopencm3/lib/stm32/common/timer_common_all.c **** The deadtime and sampling clock (DTSC) is set in the clock division ratio part
1578:../libopencm3/lib/stm32/common/timer_common_all.c **** of the timer mode settings. The deadtime count is an 8 bit value defined in
1579:../libopencm3/lib/stm32/common/timer_common_all.c **** terms of the number of DTSC cycles:
1580:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1581:../libopencm3/lib/stm32/common/timer_common_all.c **** @li Bit 7 = 0, deadtime = bits(6:0)
1582:../libopencm3/lib/stm32/common/timer_common_all.c **** @li Bits 7:6 = 10, deadtime = 2x(64+bits(5:0))
1583:../libopencm3/lib/stm32/common/timer_common_all.c **** @li Bits 7:5 = 110, deadtime = 8x(32+bits(5:0))
1584:../libopencm3/lib/stm32/common/timer_common_all.c **** @li Bits 7:5 = 111, deadtime = 16x(32+bits(5:0))
1585:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1586:../libopencm3/lib/stm32/common/timer_common_all.c **** @note Not all timers support Break/Deadtime features
1587:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1588:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base TIM1 or
1589:../libopencm3/lib/stm32/common/timer_common_all.c **** TIM8
1590:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] deadtime Unsigned int32. Deadtime count specification as defined
1591:../libopencm3/lib/stm32/common/timer_common_all.c **** above.
1592:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1593:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1594:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_deadtime(uint32_t timer_peripheral, uint32_t deadtime)
1595:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 4407              		.loc 1 1595 1
 4408              		.cfi_startproc
 4409              		@ args = 0, pretend = 0, frame = 8
 4410              		@ frame_needed = 1, uses_anonymous_args = 0
 4411              		@ link register save eliminated.
 4412 0000 80B4     		push	{r7}
 4413              		.cfi_def_cfa_offset 4
 4414              		.cfi_offset 7, -4
 4415 0002 83B0     		sub	sp, sp, #12
 4416              		.cfi_def_cfa_offset 16
 4417 0004 00AF     		add	r7, sp, #0
 4418              		.cfi_def_cfa_register 7
 4419 0006 7860     		str	r0, [r7, #4]
 4420 0008 3960     		str	r1, [r7]
1596:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_BDTR(timer_peripheral) |= deadtime;
 4421              		.loc 1 1596 29
 4422 000a 7B68     		ldr	r3, [r7, #4]
 4423 000c 4433     		adds	r3, r3, #68
 4424 000e 1A68     		ldr	r2, [r3]
 4425 0010 7B68     		ldr	r3, [r7, #4]
 4426 0012 4433     		adds	r3, r3, #68
 4427 0014 1946     		mov	r1, r3
 4428 0016 3B68     		ldr	r3, [r7]
 4429 0018 1343     		orrs	r3, r3, r2
 4430 001a 0B60     		str	r3, [r1]
1597:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 4431              		.loc 1 1597 1
 4432 001c 00BF     		nop
 4433 001e 0C37     		adds	r7, r7, #12
 4434              		.cfi_def_cfa_offset 4
 4435 0020 BD46     		mov	sp, r7
 4436              		.cfi_def_cfa_register 13
 4437              		@ sp needed
 4438 0022 80BC     		pop	{r7}
 4439              		.cfi_restore 7
 4440              		.cfi_def_cfa_offset 0
 4441 0024 7047     		bx	lr
 4442              		.cfi_endproc
 4443              	.LFE61:
 4445              		.section	.text.timer_generate_event,"ax",%progbits
 4446              		.align	1
 4447              		.global	timer_generate_event
 4448              		.syntax unified
 4449              		.thumb
 4450              		.thumb_func
 4451              		.fpu softvfp
 4453              	timer_generate_event:
 4454              	.LFB62:
1598:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1599:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1600:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Force generate a timer event.
1601:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1602:../libopencm3/lib/stm32/common/timer_common_all.c **** The event specification consists of 8 possible events that can be forced on the
1603:../libopencm3/lib/stm32/common/timer_common_all.c **** timer. The forced events are automatically cleared by hardware. The UG event is
1604:../libopencm3/lib/stm32/common/timer_common_all.c **** useful to cause shadow registers to be preloaded before the timer is started to
1605:../libopencm3/lib/stm32/common/timer_common_all.c **** avoid uncertainties in the first cycle in case an update event may never be
1606:../libopencm3/lib/stm32/common/timer_common_all.c **** generated.
1607:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1608:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base
1609:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] event Unsigned int32. Event specification @ref tim_event_gen
1610:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1611:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1612:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_generate_event(uint32_t timer_peripheral, uint32_t event)
1613:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 4455              		.loc 1 1613 1
 4456              		.cfi_startproc
 4457              		@ args = 0, pretend = 0, frame = 8
 4458              		@ frame_needed = 1, uses_anonymous_args = 0
 4459              		@ link register save eliminated.
 4460 0000 80B4     		push	{r7}
 4461              		.cfi_def_cfa_offset 4
 4462              		.cfi_offset 7, -4
 4463 0002 83B0     		sub	sp, sp, #12
 4464              		.cfi_def_cfa_offset 16
 4465 0004 00AF     		add	r7, sp, #0
 4466              		.cfi_def_cfa_register 7
 4467 0006 7860     		str	r0, [r7, #4]
 4468 0008 3960     		str	r1, [r7]
1614:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_EGR(timer_peripheral) |= event;
 4469              		.loc 1 1614 28
 4470 000a 7B68     		ldr	r3, [r7, #4]
 4471 000c 1433     		adds	r3, r3, #20
 4472 000e 1A68     		ldr	r2, [r3]
 4473 0010 7B68     		ldr	r3, [r7, #4]
 4474 0012 1433     		adds	r3, r3, #20
 4475 0014 1946     		mov	r1, r3
 4476 0016 3B68     		ldr	r3, [r7]
 4477 0018 1343     		orrs	r3, r3, r2
 4478 001a 0B60     		str	r3, [r1]
1615:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 4479              		.loc 1 1615 1
 4480 001c 00BF     		nop
 4481 001e 0C37     		adds	r7, r7, #12
 4482              		.cfi_def_cfa_offset 4
 4483 0020 BD46     		mov	sp, r7
 4484              		.cfi_def_cfa_register 13
 4485              		@ sp needed
 4486 0022 80BC     		pop	{r7}
 4487              		.cfi_restore 7
 4488              		.cfi_def_cfa_offset 0
 4489 0024 7047     		bx	lr
 4490              		.cfi_endproc
 4491              	.LFE62:
 4493              		.section	.text.timer_get_counter,"ax",%progbits
 4494              		.align	1
 4495              		.global	timer_get_counter
 4496              		.syntax unified
 4497              		.thumb
 4498              		.thumb_func
 4499              		.fpu softvfp
 4501              	timer_get_counter:
 4502              	.LFB63:
1616:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1617:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1618:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Read Counter
1619:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1620:../libopencm3/lib/stm32/common/timer_common_all.c **** Read back the value of a timer's counter register contents
1621:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1622:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base
1623:../libopencm3/lib/stm32/common/timer_common_all.c **** @returns Unsigned int32. Counter value.
1624:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1625:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1626:../libopencm3/lib/stm32/common/timer_common_all.c **** uint32_t timer_get_counter(uint32_t timer_peripheral)
1627:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 4503              		.loc 1 1627 1
 4504              		.cfi_startproc
 4505              		@ args = 0, pretend = 0, frame = 8
 4506              		@ frame_needed = 1, uses_anonymous_args = 0
 4507              		@ link register save eliminated.
 4508 0000 80B4     		push	{r7}
 4509              		.cfi_def_cfa_offset 4
 4510              		.cfi_offset 7, -4
 4511 0002 83B0     		sub	sp, sp, #12
 4512              		.cfi_def_cfa_offset 16
 4513 0004 00AF     		add	r7, sp, #0
 4514              		.cfi_def_cfa_register 7
 4515 0006 7860     		str	r0, [r7, #4]
1628:../libopencm3/lib/stm32/common/timer_common_all.c **** 	return TIM_CNT(timer_peripheral);
 4516              		.loc 1 1628 9
 4517 0008 7B68     		ldr	r3, [r7, #4]
 4518 000a 2433     		adds	r3, r3, #36
 4519 000c 1B68     		ldr	r3, [r3]
1629:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 4520              		.loc 1 1629 1
 4521 000e 1846     		mov	r0, r3
 4522 0010 0C37     		adds	r7, r7, #12
 4523              		.cfi_def_cfa_offset 4
 4524 0012 BD46     		mov	sp, r7
 4525              		.cfi_def_cfa_register 13
 4526              		@ sp needed
 4527 0014 80BC     		pop	{r7}
 4528              		.cfi_restore 7
 4529              		.cfi_def_cfa_offset 0
 4530 0016 7047     		bx	lr
 4531              		.cfi_endproc
 4532              	.LFE63:
 4534              		.section	.text.timer_set_counter,"ax",%progbits
 4535              		.align	1
 4536              		.global	timer_set_counter
 4537              		.syntax unified
 4538              		.thumb
 4539              		.thumb_func
 4540              		.fpu softvfp
 4542              	timer_set_counter:
 4543              	.LFB64:
1630:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1631:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1632:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Set Counter
1633:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1634:../libopencm3/lib/stm32/common/timer_common_all.c **** Set the value of a timer's counter register contents.
1635:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1636:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base
1637:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] count Unsigned int32. Counter value.
1638:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1639:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1640:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_set_counter(uint32_t timer_peripheral, uint32_t count)
1641:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 4544              		.loc 1 1641 1
 4545              		.cfi_startproc
 4546              		@ args = 0, pretend = 0, frame = 8
 4547              		@ frame_needed = 1, uses_anonymous_args = 0
 4548              		@ link register save eliminated.
 4549 0000 80B4     		push	{r7}
 4550              		.cfi_def_cfa_offset 4
 4551              		.cfi_offset 7, -4
 4552 0002 83B0     		sub	sp, sp, #12
 4553              		.cfi_def_cfa_offset 16
 4554 0004 00AF     		add	r7, sp, #0
 4555              		.cfi_def_cfa_register 7
 4556 0006 7860     		str	r0, [r7, #4]
 4557 0008 3960     		str	r1, [r7]
1642:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CNT(timer_peripheral) = count;
 4558              		.loc 1 1642 2
 4559 000a 7B68     		ldr	r3, [r7, #4]
 4560 000c 2433     		adds	r3, r3, #36
 4561 000e 1A46     		mov	r2, r3
 4562              		.loc 1 1642 28
 4563 0010 3B68     		ldr	r3, [r7]
 4564 0012 1360     		str	r3, [r2]
1643:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 4565              		.loc 1 1643 1
 4566 0014 00BF     		nop
 4567 0016 0C37     		adds	r7, r7, #12
 4568              		.cfi_def_cfa_offset 4
 4569 0018 BD46     		mov	sp, r7
 4570              		.cfi_def_cfa_register 13
 4571              		@ sp needed
 4572 001a 80BC     		pop	{r7}
 4573              		.cfi_restore 7
 4574              		.cfi_def_cfa_offset 0
 4575 001c 7047     		bx	lr
 4576              		.cfi_endproc
 4577              	.LFE64:
 4579              		.section	.text.timer_ic_set_filter,"ax",%progbits
 4580              		.align	1
 4581              		.global	timer_ic_set_filter
 4582              		.syntax unified
 4583              		.thumb
 4584              		.thumb_func
 4585              		.fpu softvfp
 4587              	timer_ic_set_filter:
 4588              	.LFB65:
1644:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1645:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1646:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Set Input Capture Filter Parameters
1647:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1648:../libopencm3/lib/stm32/common/timer_common_all.c **** Set the input filter parameters for an input channel, specifying:
1649:../libopencm3/lib/stm32/common/timer_common_all.c **** @li the frequency of sampling from the Deadtime and Sampling clock
1650:../libopencm3/lib/stm32/common/timer_common_all.c **** (@see @ref timer_set_clock_division)
1651:../libopencm3/lib/stm32/common/timer_common_all.c **** @li the number of events that must occur before a transition is considered
1652:../libopencm3/lib/stm32/common/timer_common_all.c **** valid.
1653:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1654:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base
1655:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] ic ::tim_ic_id. Input Capture channel designator.
1656:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] flt ::tim_ic_filter. Input Capture Filter identifier.
1657:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1658:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1659:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_ic_set_filter(uint32_t timer_peripheral, enum tim_ic_id ic,
1660:../libopencm3/lib/stm32/common/timer_common_all.c **** 			 enum tim_ic_filter flt)
1661:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 4589              		.loc 1 1661 1
 4590              		.cfi_startproc
 4591              		@ args = 0, pretend = 0, frame = 8
 4592              		@ frame_needed = 1, uses_anonymous_args = 0
 4593              		@ link register save eliminated.
 4594 0000 80B4     		push	{r7}
 4595              		.cfi_def_cfa_offset 4
 4596              		.cfi_offset 7, -4
 4597 0002 83B0     		sub	sp, sp, #12
 4598              		.cfi_def_cfa_offset 16
 4599 0004 00AF     		add	r7, sp, #0
 4600              		.cfi_def_cfa_register 7
 4601 0006 7860     		str	r0, [r7, #4]
 4602 0008 0B46     		mov	r3, r1
 4603 000a FB70     		strb	r3, [r7, #3]
 4604 000c 1346     		mov	r3, r2
 4605 000e BB70     		strb	r3, [r7, #2]
1662:../libopencm3/lib/stm32/common/timer_common_all.c **** 	switch (ic) {
 4606              		.loc 1 1662 2
 4607 0010 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 4608 0012 032B     		cmp	r3, #3
 4609 0014 58D8     		bhi	.L255
 4610 0016 02A2     		adr	r2, .L251
 4611 0018 52F82330 		ldr	r3, [r2, r3, lsl #2]
 4612 001c 1A44     		add	r2, r2, r3
 4613 001e 1047     		bx	r2
 4614              		.p2align 2
 4615              	.L251:
 4616 0020 11000000 		.word	.L254+1-.L251
 4617 0024 37000000 		.word	.L253+1-.L251
 4618 0028 5D000000 		.word	.L252+1-.L251
 4619 002c 83000000 		.word	.L250+1-.L251
 4620              		.p2align 1
 4621              	.L254:
1663:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_IC1:
1664:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) &= ~TIM_CCMR1_IC1F_MASK;
 4622              		.loc 1 1664 31
 4623 0030 7B68     		ldr	r3, [r7, #4]
 4624 0032 1833     		adds	r3, r3, #24
 4625 0034 1B68     		ldr	r3, [r3]
 4626 0036 7A68     		ldr	r2, [r7, #4]
 4627 0038 1832     		adds	r2, r2, #24
 4628 003a 23F0F003 		bic	r3, r3, #240
 4629 003e 1360     		str	r3, [r2]
1665:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) |= flt << 4;
 4630              		.loc 1 1665 31
 4631 0040 7B68     		ldr	r3, [r7, #4]
 4632 0042 1833     		adds	r3, r3, #24
 4633 0044 1B68     		ldr	r3, [r3]
 4634              		.loc 1 1665 38
 4635 0046 BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
 4636 0048 1201     		lsls	r2, r2, #4
 4637 004a 1146     		mov	r1, r2
 4638              		.loc 1 1665 31
 4639 004c 7A68     		ldr	r2, [r7, #4]
 4640 004e 1832     		adds	r2, r2, #24
 4641 0050 0B43     		orrs	r3, r3, r1
 4642 0052 1360     		str	r3, [r2]
1666:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 4643              		.loc 1 1666 3
 4644 0054 38E0     		b	.L249
 4645              	.L253:
1667:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_IC2:
1668:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) &= ~TIM_CCMR1_IC2F_MASK;
 4646              		.loc 1 1668 31
 4647 0056 7B68     		ldr	r3, [r7, #4]
 4648 0058 1833     		adds	r3, r3, #24
 4649 005a 1B68     		ldr	r3, [r3]
 4650 005c 7A68     		ldr	r2, [r7, #4]
 4651 005e 1832     		adds	r2, r2, #24
 4652 0060 23F47043 		bic	r3, r3, #61440
 4653 0064 1360     		str	r3, [r2]
1669:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) |= flt << 12;
 4654              		.loc 1 1669 31
 4655 0066 7B68     		ldr	r3, [r7, #4]
 4656 0068 1833     		adds	r3, r3, #24
 4657 006a 1B68     		ldr	r3, [r3]
 4658              		.loc 1 1669 38
 4659 006c BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
 4660 006e 1203     		lsls	r2, r2, #12
 4661 0070 1146     		mov	r1, r2
 4662              		.loc 1 1669 31
 4663 0072 7A68     		ldr	r2, [r7, #4]
 4664 0074 1832     		adds	r2, r2, #24
 4665 0076 0B43     		orrs	r3, r3, r1
 4666 0078 1360     		str	r3, [r2]
1670:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 4667              		.loc 1 1670 3
 4668 007a 25E0     		b	.L249
 4669              	.L252:
1671:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_IC3:
1672:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) &= ~TIM_CCMR2_IC3F_MASK;
 4670              		.loc 1 1672 31
 4671 007c 7B68     		ldr	r3, [r7, #4]
 4672 007e 1C33     		adds	r3, r3, #28
 4673 0080 1B68     		ldr	r3, [r3]
 4674 0082 7A68     		ldr	r2, [r7, #4]
 4675 0084 1C32     		adds	r2, r2, #28
 4676 0086 23F0F003 		bic	r3, r3, #240
 4677 008a 1360     		str	r3, [r2]
1673:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) |= flt << 4;
 4678              		.loc 1 1673 31
 4679 008c 7B68     		ldr	r3, [r7, #4]
 4680 008e 1C33     		adds	r3, r3, #28
 4681 0090 1B68     		ldr	r3, [r3]
 4682              		.loc 1 1673 38
 4683 0092 BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
 4684 0094 1201     		lsls	r2, r2, #4
 4685 0096 1146     		mov	r1, r2
 4686              		.loc 1 1673 31
 4687 0098 7A68     		ldr	r2, [r7, #4]
 4688 009a 1C32     		adds	r2, r2, #28
 4689 009c 0B43     		orrs	r3, r3, r1
 4690 009e 1360     		str	r3, [r2]
1674:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 4691              		.loc 1 1674 3
 4692 00a0 12E0     		b	.L249
 4693              	.L250:
1675:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_IC4:
1676:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) &= ~TIM_CCMR2_IC4F_MASK;
 4694              		.loc 1 1676 31
 4695 00a2 7B68     		ldr	r3, [r7, #4]
 4696 00a4 1C33     		adds	r3, r3, #28
 4697 00a6 1B68     		ldr	r3, [r3]
 4698 00a8 7A68     		ldr	r2, [r7, #4]
 4699 00aa 1C32     		adds	r2, r2, #28
 4700 00ac 23F47043 		bic	r3, r3, #61440
 4701 00b0 1360     		str	r3, [r2]
1677:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) |= flt << 12;
 4702              		.loc 1 1677 31
 4703 00b2 7B68     		ldr	r3, [r7, #4]
 4704 00b4 1C33     		adds	r3, r3, #28
 4705 00b6 1B68     		ldr	r3, [r3]
 4706              		.loc 1 1677 38
 4707 00b8 BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
 4708 00ba 1203     		lsls	r2, r2, #12
 4709 00bc 1146     		mov	r1, r2
 4710              		.loc 1 1677 31
 4711 00be 7A68     		ldr	r2, [r7, #4]
 4712 00c0 1C32     		adds	r2, r2, #28
 4713 00c2 0B43     		orrs	r3, r3, r1
 4714 00c4 1360     		str	r3, [r2]
1678:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 4715              		.loc 1 1678 3
 4716 00c6 00BF     		nop
 4717              	.L249:
 4718              	.L255:
1679:../libopencm3/lib/stm32/common/timer_common_all.c **** 	}
1680:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 4719              		.loc 1 1680 1
 4720 00c8 00BF     		nop
 4721 00ca 0C37     		adds	r7, r7, #12
 4722              		.cfi_def_cfa_offset 4
 4723 00cc BD46     		mov	sp, r7
 4724              		.cfi_def_cfa_register 13
 4725              		@ sp needed
 4726 00ce 80BC     		pop	{r7}
 4727              		.cfi_restore 7
 4728              		.cfi_def_cfa_offset 0
 4729 00d0 7047     		bx	lr
 4730              		.cfi_endproc
 4731              	.LFE65:
 4733 00d2 00BF     		.section	.text.timer_ic_set_prescaler,"ax",%progbits
 4734              		.align	1
 4735              		.global	timer_ic_set_prescaler
 4736              		.syntax unified
 4737              		.thumb
 4738              		.thumb_func
 4739              		.fpu softvfp
 4741              	timer_ic_set_prescaler:
 4742              	.LFB66:
1681:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1682:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1683:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Set Input Capture Prescaler
1684:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1685:../libopencm3/lib/stm32/common/timer_common_all.c **** Set the number of events between each capture.
1686:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1687:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base
1688:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] ic ::tim_ic_id. Input Capture channel designator.
1689:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] psc ::tim_ic_psc. Input Capture sample clock prescaler.
1690:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1691:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1692:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_ic_set_prescaler(uint32_t timer_peripheral, enum tim_ic_id ic,
1693:../libopencm3/lib/stm32/common/timer_common_all.c **** 			    enum tim_ic_psc psc)
1694:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 4743              		.loc 1 1694 1
 4744              		.cfi_startproc
 4745              		@ args = 0, pretend = 0, frame = 8
 4746              		@ frame_needed = 1, uses_anonymous_args = 0
 4747              		@ link register save eliminated.
 4748 0000 80B4     		push	{r7}
 4749              		.cfi_def_cfa_offset 4
 4750              		.cfi_offset 7, -4
 4751 0002 83B0     		sub	sp, sp, #12
 4752              		.cfi_def_cfa_offset 16
 4753 0004 00AF     		add	r7, sp, #0
 4754              		.cfi_def_cfa_register 7
 4755 0006 7860     		str	r0, [r7, #4]
 4756 0008 0B46     		mov	r3, r1
 4757 000a FB70     		strb	r3, [r7, #3]
 4758 000c 1346     		mov	r3, r2
 4759 000e BB70     		strb	r3, [r7, #2]
1695:../libopencm3/lib/stm32/common/timer_common_all.c **** 	switch (ic) {
 4760              		.loc 1 1695 2
 4761 0010 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 4762 0012 032B     		cmp	r3, #3
 4763 0014 58D8     		bhi	.L263
 4764 0016 02A2     		adr	r2, .L259
 4765 0018 52F82330 		ldr	r3, [r2, r3, lsl #2]
 4766 001c 1A44     		add	r2, r2, r3
 4767 001e 1047     		bx	r2
 4768              		.p2align 2
 4769              	.L259:
 4770 0020 11000000 		.word	.L262+1-.L259
 4771 0024 37000000 		.word	.L261+1-.L259
 4772 0028 5D000000 		.word	.L260+1-.L259
 4773 002c 83000000 		.word	.L258+1-.L259
 4774              		.p2align 1
 4775              	.L262:
1696:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_IC1:
1697:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) &= ~TIM_CCMR1_IC1PSC_MASK;
 4776              		.loc 1 1697 31
 4777 0030 7B68     		ldr	r3, [r7, #4]
 4778 0032 1833     		adds	r3, r3, #24
 4779 0034 1B68     		ldr	r3, [r3]
 4780 0036 7A68     		ldr	r2, [r7, #4]
 4781 0038 1832     		adds	r2, r2, #24
 4782 003a 23F00C03 		bic	r3, r3, #12
 4783 003e 1360     		str	r3, [r2]
1698:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) |= psc << 2;
 4784              		.loc 1 1698 31
 4785 0040 7B68     		ldr	r3, [r7, #4]
 4786 0042 1833     		adds	r3, r3, #24
 4787 0044 1B68     		ldr	r3, [r3]
 4788              		.loc 1 1698 38
 4789 0046 BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
 4790 0048 9200     		lsls	r2, r2, #2
 4791 004a 1146     		mov	r1, r2
 4792              		.loc 1 1698 31
 4793 004c 7A68     		ldr	r2, [r7, #4]
 4794 004e 1832     		adds	r2, r2, #24
 4795 0050 0B43     		orrs	r3, r3, r1
 4796 0052 1360     		str	r3, [r2]
1699:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 4797              		.loc 1 1699 3
 4798 0054 38E0     		b	.L257
 4799              	.L261:
1700:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_IC2:
1701:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) &= ~TIM_CCMR1_IC2PSC_MASK;
 4800              		.loc 1 1701 31
 4801 0056 7B68     		ldr	r3, [r7, #4]
 4802 0058 1833     		adds	r3, r3, #24
 4803 005a 1B68     		ldr	r3, [r3]
 4804 005c 7A68     		ldr	r2, [r7, #4]
 4805 005e 1832     		adds	r2, r2, #24
 4806 0060 23F44063 		bic	r3, r3, #3072
 4807 0064 1360     		str	r3, [r2]
1702:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) |= psc << 10;
 4808              		.loc 1 1702 31
 4809 0066 7B68     		ldr	r3, [r7, #4]
 4810 0068 1833     		adds	r3, r3, #24
 4811 006a 1B68     		ldr	r3, [r3]
 4812              		.loc 1 1702 38
 4813 006c BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
 4814 006e 9202     		lsls	r2, r2, #10
 4815 0070 1146     		mov	r1, r2
 4816              		.loc 1 1702 31
 4817 0072 7A68     		ldr	r2, [r7, #4]
 4818 0074 1832     		adds	r2, r2, #24
 4819 0076 0B43     		orrs	r3, r3, r1
 4820 0078 1360     		str	r3, [r2]
1703:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 4821              		.loc 1 1703 3
 4822 007a 25E0     		b	.L257
 4823              	.L260:
1704:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_IC3:
1705:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) &= ~TIM_CCMR2_IC3PSC_MASK;
 4824              		.loc 1 1705 31
 4825 007c 7B68     		ldr	r3, [r7, #4]
 4826 007e 1C33     		adds	r3, r3, #28
 4827 0080 1B68     		ldr	r3, [r3]
 4828 0082 7A68     		ldr	r2, [r7, #4]
 4829 0084 1C32     		adds	r2, r2, #28
 4830 0086 23F00C03 		bic	r3, r3, #12
 4831 008a 1360     		str	r3, [r2]
1706:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) |= psc << 2;
 4832              		.loc 1 1706 31
 4833 008c 7B68     		ldr	r3, [r7, #4]
 4834 008e 1C33     		adds	r3, r3, #28
 4835 0090 1B68     		ldr	r3, [r3]
 4836              		.loc 1 1706 38
 4837 0092 BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
 4838 0094 9200     		lsls	r2, r2, #2
 4839 0096 1146     		mov	r1, r2
 4840              		.loc 1 1706 31
 4841 0098 7A68     		ldr	r2, [r7, #4]
 4842 009a 1C32     		adds	r2, r2, #28
 4843 009c 0B43     		orrs	r3, r3, r1
 4844 009e 1360     		str	r3, [r2]
1707:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 4845              		.loc 1 1707 3
 4846 00a0 12E0     		b	.L257
 4847              	.L258:
1708:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_IC4:
1709:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) &= ~TIM_CCMR2_IC4PSC_MASK;
 4848              		.loc 1 1709 31
 4849 00a2 7B68     		ldr	r3, [r7, #4]
 4850 00a4 1C33     		adds	r3, r3, #28
 4851 00a6 1B68     		ldr	r3, [r3]
 4852 00a8 7A68     		ldr	r2, [r7, #4]
 4853 00aa 1C32     		adds	r2, r2, #28
 4854 00ac 23F44063 		bic	r3, r3, #3072
 4855 00b0 1360     		str	r3, [r2]
1710:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) |= psc << 10;
 4856              		.loc 1 1710 31
 4857 00b2 7B68     		ldr	r3, [r7, #4]
 4858 00b4 1C33     		adds	r3, r3, #28
 4859 00b6 1B68     		ldr	r3, [r3]
 4860              		.loc 1 1710 38
 4861 00b8 BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
 4862 00ba 9202     		lsls	r2, r2, #10
 4863 00bc 1146     		mov	r1, r2
 4864              		.loc 1 1710 31
 4865 00be 7A68     		ldr	r2, [r7, #4]
 4866 00c0 1C32     		adds	r2, r2, #28
 4867 00c2 0B43     		orrs	r3, r3, r1
 4868 00c4 1360     		str	r3, [r2]
1711:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 4869              		.loc 1 1711 3
 4870 00c6 00BF     		nop
 4871              	.L257:
 4872              	.L263:
1712:../libopencm3/lib/stm32/common/timer_common_all.c **** 	}
1713:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 4873              		.loc 1 1713 1
 4874 00c8 00BF     		nop
 4875 00ca 0C37     		adds	r7, r7, #12
 4876              		.cfi_def_cfa_offset 4
 4877 00cc BD46     		mov	sp, r7
 4878              		.cfi_def_cfa_register 13
 4879              		@ sp needed
 4880 00ce 80BC     		pop	{r7}
 4881              		.cfi_restore 7
 4882              		.cfi_def_cfa_offset 0
 4883 00d0 7047     		bx	lr
 4884              		.cfi_endproc
 4885              	.LFE66:
 4887 00d2 00BF     		.section	.text.timer_ic_set_input,"ax",%progbits
 4888              		.align	1
 4889              		.global	timer_ic_set_input
 4890              		.syntax unified
 4891              		.thumb
 4892              		.thumb_func
 4893              		.fpu softvfp
 4895              	timer_ic_set_input:
 4896              	.LFB67:
1714:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1715:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1716:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Set Capture/Compare Channel Direction/Input
1717:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1718:../libopencm3/lib/stm32/common/timer_common_all.c **** The Capture/Compare channel is defined as output (compare) or input with the
1719:../libopencm3/lib/stm32/common/timer_common_all.c **** input mapping specified:
1720:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1721:../libopencm3/lib/stm32/common/timer_common_all.c **** @li channel is configured as output
1722:../libopencm3/lib/stm32/common/timer_common_all.c **** @li channel is configured as input and mapped on corresponding input
1723:../libopencm3/lib/stm32/common/timer_common_all.c **** @li channel is configured as input and mapped on alternate input
1724:../libopencm3/lib/stm32/common/timer_common_all.c **** (TI2 for channel 1, TI1 for channel 2, TI4 for channel 3, TI3 for channel 4)
1725:../libopencm3/lib/stm32/common/timer_common_all.c **** @li channel is configured as input and is mapped on TRC (requires an
1726:../libopencm3/lib/stm32/common/timer_common_all.c **** internal trigger input selected through TS bit
1727:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1728:../libopencm3/lib/stm32/common/timer_common_all.c **** @note not all combinations of the input and channel are valid, see datasheets.
1729:../libopencm3/lib/stm32/common/timer_common_all.c **** @note these parameters are writable only when the channel is off.
1730:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1731:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base
1732:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] ic ::tim_ic_id. Input Capture channel designator.
1733:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] in ::tim_ic_input. Input Capture channel direction and source input.
1734:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1735:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1736:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_ic_set_input(uint32_t timer_peripheral, enum tim_ic_id ic,
1737:../libopencm3/lib/stm32/common/timer_common_all.c **** 			enum tim_ic_input in)
1738:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 4897              		.loc 1 1738 1
 4898              		.cfi_startproc
 4899              		@ args = 0, pretend = 0, frame = 8
 4900              		@ frame_needed = 1, uses_anonymous_args = 0
 4901              		@ link register save eliminated.
 4902 0000 80B4     		push	{r7}
 4903              		.cfi_def_cfa_offset 4
 4904              		.cfi_offset 7, -4
 4905 0002 83B0     		sub	sp, sp, #12
 4906              		.cfi_def_cfa_offset 16
 4907 0004 00AF     		add	r7, sp, #0
 4908              		.cfi_def_cfa_register 7
 4909 0006 7860     		str	r0, [r7, #4]
 4910 0008 0B46     		mov	r3, r1
 4911 000a FB70     		strb	r3, [r7, #3]
 4912 000c 1346     		mov	r3, r2
 4913 000e BB70     		strb	r3, [r7, #2]
1739:../libopencm3/lib/stm32/common/timer_common_all.c **** 	in &= 3;
 4914              		.loc 1 1739 5
 4915 0010 BB78     		ldrb	r3, [r7, #2]
 4916 0012 03F00303 		and	r3, r3, #3
 4917 0016 BB70     		strb	r3, [r7, #2]
1740:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1741:../libopencm3/lib/stm32/common/timer_common_all.c **** 	if (((ic == TIM_IC2) || (ic == TIM_IC4)) &&
 4918              		.loc 1 1741 5
 4919 0018 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 4920 001a 012B     		cmp	r3, #1
 4921 001c 02D0     		beq	.L265
 4922              		.loc 1 1741 23 discriminator 2
 4923 001e FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 4924 0020 032B     		cmp	r3, #3
 4925 0022 09D1     		bne	.L266
 4926              	.L265:
 4927              		.loc 1 1741 43 discriminator 3
 4928 0024 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 4929 0026 012B     		cmp	r3, #1
 4930 0028 02D0     		beq	.L267
1742:../libopencm3/lib/stm32/common/timer_common_all.c **** 	    ((in == TIM_IC_IN_TI1) || (in == TIM_IC_IN_TI2))) {
 4931              		.loc 1 1742 29
 4932 002a BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 4933 002c 022B     		cmp	r3, #2
 4934 002e 03D1     		bne	.L266
 4935              	.L267:
1743:../libopencm3/lib/stm32/common/timer_common_all.c **** 		/* Input select bits are flipped for these combinations */
1744:../libopencm3/lib/stm32/common/timer_common_all.c **** 		in ^= 3;
 4936              		.loc 1 1744 6
 4937 0030 BB78     		ldrb	r3, [r7, #2]
 4938 0032 83F00303 		eor	r3, r3, #3
 4939 0036 BB70     		strb	r3, [r7, #2]
 4940              	.L266:
1745:../libopencm3/lib/stm32/common/timer_common_all.c **** 	}
1746:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1747:../libopencm3/lib/stm32/common/timer_common_all.c **** 	switch (ic) {
 4941              		.loc 1 1747 2
 4942 0038 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 4943 003a 032B     		cmp	r3, #3
 4944 003c 54D8     		bhi	.L274
 4945 003e 02A2     		adr	r2, .L270
 4946 0040 52F82330 		ldr	r3, [r2, r3, lsl #2]
 4947 0044 1A44     		add	r2, r2, r3
 4948 0046 1047     		bx	r2
 4949              		.p2align 2
 4950              	.L270:
 4951 0048 11000000 		.word	.L273+1-.L270
 4952 004c 33000000 		.word	.L272+1-.L270
 4953 0050 59000000 		.word	.L271+1-.L270
 4954 0054 7B000000 		.word	.L269+1-.L270
 4955              		.p2align 1
 4956              	.L273:
1748:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_IC1:
1749:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) &= ~TIM_CCMR1_CC1S_MASK;
 4957              		.loc 1 1749 31
 4958 0058 7B68     		ldr	r3, [r7, #4]
 4959 005a 1833     		adds	r3, r3, #24
 4960 005c 1B68     		ldr	r3, [r3]
 4961 005e 7A68     		ldr	r2, [r7, #4]
 4962 0060 1832     		adds	r2, r2, #24
 4963 0062 23F00303 		bic	r3, r3, #3
 4964 0066 1360     		str	r3, [r2]
1750:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) |= in;
 4965              		.loc 1 1750 31
 4966 0068 7B68     		ldr	r3, [r7, #4]
 4967 006a 1833     		adds	r3, r3, #24
 4968 006c 1A68     		ldr	r2, [r3]
 4969 006e BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 4970 0070 7968     		ldr	r1, [r7, #4]
 4971 0072 1831     		adds	r1, r1, #24
 4972 0074 1343     		orrs	r3, r3, r2
 4973 0076 0B60     		str	r3, [r1]
1751:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 4974              		.loc 1 1751 3
 4975 0078 36E0     		b	.L268
 4976              	.L272:
1752:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_IC2:
1753:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) &= ~TIM_CCMR1_CC2S_MASK;
 4977              		.loc 1 1753 31
 4978 007a 7B68     		ldr	r3, [r7, #4]
 4979 007c 1833     		adds	r3, r3, #24
 4980 007e 1B68     		ldr	r3, [r3]
 4981 0080 7A68     		ldr	r2, [r7, #4]
 4982 0082 1832     		adds	r2, r2, #24
 4983 0084 23F44073 		bic	r3, r3, #768
 4984 0088 1360     		str	r3, [r2]
1754:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR1(timer_peripheral) |= in << 8;
 4985              		.loc 1 1754 31
 4986 008a 7B68     		ldr	r3, [r7, #4]
 4987 008c 1833     		adds	r3, r3, #24
 4988 008e 1B68     		ldr	r3, [r3]
 4989              		.loc 1 1754 37
 4990 0090 BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
 4991 0092 1202     		lsls	r2, r2, #8
 4992 0094 1146     		mov	r1, r2
 4993              		.loc 1 1754 31
 4994 0096 7A68     		ldr	r2, [r7, #4]
 4995 0098 1832     		adds	r2, r2, #24
 4996 009a 0B43     		orrs	r3, r3, r1
 4997 009c 1360     		str	r3, [r2]
1755:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 4998              		.loc 1 1755 3
 4999 009e 23E0     		b	.L268
 5000              	.L271:
1756:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_IC3:
1757:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) &= ~TIM_CCMR2_CC3S_MASK;
 5001              		.loc 1 1757 31
 5002 00a0 7B68     		ldr	r3, [r7, #4]
 5003 00a2 1C33     		adds	r3, r3, #28
 5004 00a4 1B68     		ldr	r3, [r3]
 5005 00a6 7A68     		ldr	r2, [r7, #4]
 5006 00a8 1C32     		adds	r2, r2, #28
 5007 00aa 23F00303 		bic	r3, r3, #3
 5008 00ae 1360     		str	r3, [r2]
1758:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) |= in;
 5009              		.loc 1 1758 31
 5010 00b0 7B68     		ldr	r3, [r7, #4]
 5011 00b2 1C33     		adds	r3, r3, #28
 5012 00b4 1A68     		ldr	r2, [r3]
 5013 00b6 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 5014 00b8 7968     		ldr	r1, [r7, #4]
 5015 00ba 1C31     		adds	r1, r1, #28
 5016 00bc 1343     		orrs	r3, r3, r2
 5017 00be 0B60     		str	r3, [r1]
1759:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 5018              		.loc 1 1759 3
 5019 00c0 12E0     		b	.L268
 5020              	.L269:
1760:../libopencm3/lib/stm32/common/timer_common_all.c **** 	case TIM_IC4:
1761:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) &= ~TIM_CCMR2_CC4S_MASK;
 5021              		.loc 1 1761 31
 5022 00c2 7B68     		ldr	r3, [r7, #4]
 5023 00c4 1C33     		adds	r3, r3, #28
 5024 00c6 1B68     		ldr	r3, [r3]
 5025 00c8 7A68     		ldr	r2, [r7, #4]
 5026 00ca 1C32     		adds	r2, r2, #28
 5027 00cc 23F44073 		bic	r3, r3, #768
 5028 00d0 1360     		str	r3, [r2]
1762:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_CCMR2(timer_peripheral) |= in << 8;
 5029              		.loc 1 1762 31
 5030 00d2 7B68     		ldr	r3, [r7, #4]
 5031 00d4 1C33     		adds	r3, r3, #28
 5032 00d6 1B68     		ldr	r3, [r3]
 5033              		.loc 1 1762 37
 5034 00d8 BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
 5035 00da 1202     		lsls	r2, r2, #8
 5036 00dc 1146     		mov	r1, r2
 5037              		.loc 1 1762 31
 5038 00de 7A68     		ldr	r2, [r7, #4]
 5039 00e0 1C32     		adds	r2, r2, #28
 5040 00e2 0B43     		orrs	r3, r3, r1
 5041 00e4 1360     		str	r3, [r2]
1763:../libopencm3/lib/stm32/common/timer_common_all.c **** 		break;
 5042              		.loc 1 1763 3
 5043 00e6 00BF     		nop
 5044              	.L268:
 5045              	.L274:
1764:../libopencm3/lib/stm32/common/timer_common_all.c **** 	}
1765:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 5046              		.loc 1 1765 1
 5047 00e8 00BF     		nop
 5048 00ea 0C37     		adds	r7, r7, #12
 5049              		.cfi_def_cfa_offset 4
 5050 00ec BD46     		mov	sp, r7
 5051              		.cfi_def_cfa_register 13
 5052              		@ sp needed
 5053 00ee 80BC     		pop	{r7}
 5054              		.cfi_restore 7
 5055              		.cfi_def_cfa_offset 0
 5056 00f0 7047     		bx	lr
 5057              		.cfi_endproc
 5058              	.LFE67:
 5060 00f2 00BF     		.section	.text.timer_ic_enable,"ax",%progbits
 5061              		.align	1
 5062              		.global	timer_ic_enable
 5063              		.syntax unified
 5064              		.thumb
 5065              		.thumb_func
 5066              		.fpu softvfp
 5068              	timer_ic_enable:
 5069              	.LFB68:
1766:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1767:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1768:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Enable Timer Input Capture
1769:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1770:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base
1771:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] ic ::tim_ic_id. Input Capture channel designator.
1772:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1773:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1774:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_ic_enable(uint32_t timer_peripheral, enum tim_ic_id ic)
1775:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 5070              		.loc 1 1775 1
 5071              		.cfi_startproc
 5072              		@ args = 0, pretend = 0, frame = 8
 5073              		@ frame_needed = 1, uses_anonymous_args = 0
 5074              		@ link register save eliminated.
 5075 0000 80B4     		push	{r7}
 5076              		.cfi_def_cfa_offset 4
 5077              		.cfi_offset 7, -4
 5078 0002 83B0     		sub	sp, sp, #12
 5079              		.cfi_def_cfa_offset 16
 5080 0004 00AF     		add	r7, sp, #0
 5081              		.cfi_def_cfa_register 7
 5082 0006 7860     		str	r0, [r7, #4]
 5083 0008 0B46     		mov	r3, r1
 5084 000a FB70     		strb	r3, [r7, #3]
1776:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CCER(timer_peripheral) |= (0x1 << (ic * 4));
 5085              		.loc 1 1776 29
 5086 000c 7B68     		ldr	r3, [r7, #4]
 5087 000e 2033     		adds	r3, r3, #32
 5088 0010 1B68     		ldr	r3, [r3]
 5089              		.loc 1 1776 44
 5090 0012 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 5091 0014 9200     		lsls	r2, r2, #2
 5092              		.loc 1 1776 37
 5093 0016 0121     		movs	r1, #1
 5094 0018 01FA02F2 		lsl	r2, r1, r2
 5095 001c 1146     		mov	r1, r2
 5096              		.loc 1 1776 29
 5097 001e 7A68     		ldr	r2, [r7, #4]
 5098 0020 2032     		adds	r2, r2, #32
 5099 0022 0B43     		orrs	r3, r3, r1
 5100 0024 1360     		str	r3, [r2]
1777:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 5101              		.loc 1 1777 1
 5102 0026 00BF     		nop
 5103 0028 0C37     		adds	r7, r7, #12
 5104              		.cfi_def_cfa_offset 4
 5105 002a BD46     		mov	sp, r7
 5106              		.cfi_def_cfa_register 13
 5107              		@ sp needed
 5108 002c 80BC     		pop	{r7}
 5109              		.cfi_restore 7
 5110              		.cfi_def_cfa_offset 0
 5111 002e 7047     		bx	lr
 5112              		.cfi_endproc
 5113              	.LFE68:
 5115              		.section	.text.timer_ic_disable,"ax",%progbits
 5116              		.align	1
 5117              		.global	timer_ic_disable
 5118              		.syntax unified
 5119              		.thumb
 5120              		.thumb_func
 5121              		.fpu softvfp
 5123              	timer_ic_disable:
 5124              	.LFB69:
1778:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1779:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1780:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Disable Timer Input Capture
1781:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1782:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base
1783:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] ic ::tim_ic_id. Input Capture channel designator.
1784:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1785:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1786:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_ic_disable(uint32_t timer_peripheral, enum tim_ic_id ic)
1787:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 5125              		.loc 1 1787 1
 5126              		.cfi_startproc
 5127              		@ args = 0, pretend = 0, frame = 8
 5128              		@ frame_needed = 1, uses_anonymous_args = 0
 5129              		@ link register save eliminated.
 5130 0000 80B4     		push	{r7}
 5131              		.cfi_def_cfa_offset 4
 5132              		.cfi_offset 7, -4
 5133 0002 83B0     		sub	sp, sp, #12
 5134              		.cfi_def_cfa_offset 16
 5135 0004 00AF     		add	r7, sp, #0
 5136              		.cfi_def_cfa_register 7
 5137 0006 7860     		str	r0, [r7, #4]
 5138 0008 0B46     		mov	r3, r1
 5139 000a FB70     		strb	r3, [r7, #3]
1788:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_CCER(timer_peripheral) &= ~(0x1 << (ic * 4));
 5140              		.loc 1 1788 29
 5141 000c 7B68     		ldr	r3, [r7, #4]
 5142 000e 2033     		adds	r3, r3, #32
 5143 0010 1B68     		ldr	r3, [r3]
 5144              		.loc 1 1788 45
 5145 0012 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 5146 0014 9200     		lsls	r2, r2, #2
 5147              		.loc 1 1788 38
 5148 0016 0121     		movs	r1, #1
 5149 0018 01FA02F2 		lsl	r2, r1, r2
 5150              		.loc 1 1788 32
 5151 001c D243     		mvns	r2, r2
 5152 001e 1146     		mov	r1, r2
 5153              		.loc 1 1788 29
 5154 0020 7A68     		ldr	r2, [r7, #4]
 5155 0022 2032     		adds	r2, r2, #32
 5156 0024 0B40     		ands	r3, r3, r1
 5157 0026 1360     		str	r3, [r2]
1789:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 5158              		.loc 1 1789 1
 5159 0028 00BF     		nop
 5160 002a 0C37     		adds	r7, r7, #12
 5161              		.cfi_def_cfa_offset 4
 5162 002c BD46     		mov	sp, r7
 5163              		.cfi_def_cfa_register 13
 5164              		@ sp needed
 5165 002e 80BC     		pop	{r7}
 5166              		.cfi_restore 7
 5167              		.cfi_def_cfa_offset 0
 5168 0030 7047     		bx	lr
 5169              		.cfi_endproc
 5170              	.LFE69:
 5172              		.section	.text.timer_slave_set_filter,"ax",%progbits
 5173              		.align	1
 5174              		.global	timer_slave_set_filter
 5175              		.syntax unified
 5176              		.thumb
 5177              		.thumb_func
 5178              		.fpu softvfp
 5180              	timer_slave_set_filter:
 5181              	.LFB70:
1790:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1791:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1792:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Set External Trigger Filter Parameters for Slave
1793:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1794:../libopencm3/lib/stm32/common/timer_common_all.c **** Set the input filter parameters for the external trigger, specifying:
1795:../libopencm3/lib/stm32/common/timer_common_all.c **** @li the frequency of sampling from the Deadtime and Sampling clock
1796:../libopencm3/lib/stm32/common/timer_common_all.c **** (@see @ref timer_set_clock_division)
1797:../libopencm3/lib/stm32/common/timer_common_all.c **** @li the number of events that must occur before a transition is considered
1798:../libopencm3/lib/stm32/common/timer_common_all.c **** valid.
1799:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1800:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base
1801:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] flt ::tim_ic_filter. Input Capture Filter identifier.
1802:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1803:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1804:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_slave_set_filter(uint32_t timer_peripheral, enum tim_ic_filter flt)
1805:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 5182              		.loc 1 1805 1
 5183              		.cfi_startproc
 5184              		@ args = 0, pretend = 0, frame = 8
 5185              		@ frame_needed = 1, uses_anonymous_args = 0
 5186              		@ link register save eliminated.
 5187 0000 80B4     		push	{r7}
 5188              		.cfi_def_cfa_offset 4
 5189              		.cfi_offset 7, -4
 5190 0002 83B0     		sub	sp, sp, #12
 5191              		.cfi_def_cfa_offset 16
 5192 0004 00AF     		add	r7, sp, #0
 5193              		.cfi_def_cfa_register 7
 5194 0006 7860     		str	r0, [r7, #4]
 5195 0008 0B46     		mov	r3, r1
 5196 000a FB70     		strb	r3, [r7, #3]
1806:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_SMCR(timer_peripheral) &= ~TIM_SMCR_ETF_MASK;
 5197              		.loc 1 1806 29
 5198 000c 7B68     		ldr	r3, [r7, #4]
 5199 000e 0833     		adds	r3, r3, #8
 5200 0010 1B68     		ldr	r3, [r3]
 5201 0012 7A68     		ldr	r2, [r7, #4]
 5202 0014 0832     		adds	r2, r2, #8
 5203 0016 23F47063 		bic	r3, r3, #3840
 5204 001a 1360     		str	r3, [r2]
1807:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_SMCR(timer_peripheral) |= flt << 8;
 5205              		.loc 1 1807 29
 5206 001c 7B68     		ldr	r3, [r7, #4]
 5207 001e 0833     		adds	r3, r3, #8
 5208 0020 1B68     		ldr	r3, [r3]
 5209              		.loc 1 1807 36
 5210 0022 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 5211 0024 1202     		lsls	r2, r2, #8
 5212 0026 1146     		mov	r1, r2
 5213              		.loc 1 1807 29
 5214 0028 7A68     		ldr	r2, [r7, #4]
 5215 002a 0832     		adds	r2, r2, #8
 5216 002c 0B43     		orrs	r3, r3, r1
 5217 002e 1360     		str	r3, [r2]
1808:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 5218              		.loc 1 1808 1
 5219 0030 00BF     		nop
 5220 0032 0C37     		adds	r7, r7, #12
 5221              		.cfi_def_cfa_offset 4
 5222 0034 BD46     		mov	sp, r7
 5223              		.cfi_def_cfa_register 13
 5224              		@ sp needed
 5225 0036 80BC     		pop	{r7}
 5226              		.cfi_restore 7
 5227              		.cfi_def_cfa_offset 0
 5228 0038 7047     		bx	lr
 5229              		.cfi_endproc
 5230              	.LFE70:
 5232              		.section	.text.timer_slave_set_prescaler,"ax",%progbits
 5233              		.align	1
 5234              		.global	timer_slave_set_prescaler
 5235              		.syntax unified
 5236              		.thumb
 5237              		.thumb_func
 5238              		.fpu softvfp
 5240              	timer_slave_set_prescaler:
 5241              	.LFB71:
1809:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1810:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1811:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Set External Trigger Prescaler for Slave
1812:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1813:../libopencm3/lib/stm32/common/timer_common_all.c **** Set the external trigger frequency division ratio.
1814:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1815:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base
1816:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] psc ::tim_ic_psc. Input Capture sample clock prescaler.
1817:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1818:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1819:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_slave_set_prescaler(uint32_t timer_peripheral, enum tim_ic_psc psc)
1820:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 5242              		.loc 1 1820 1
 5243              		.cfi_startproc
 5244              		@ args = 0, pretend = 0, frame = 8
 5245              		@ frame_needed = 1, uses_anonymous_args = 0
 5246              		@ link register save eliminated.
 5247 0000 80B4     		push	{r7}
 5248              		.cfi_def_cfa_offset 4
 5249              		.cfi_offset 7, -4
 5250 0002 83B0     		sub	sp, sp, #12
 5251              		.cfi_def_cfa_offset 16
 5252 0004 00AF     		add	r7, sp, #0
 5253              		.cfi_def_cfa_register 7
 5254 0006 7860     		str	r0, [r7, #4]
 5255 0008 0B46     		mov	r3, r1
 5256 000a FB70     		strb	r3, [r7, #3]
1821:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_SMCR(timer_peripheral) &= ~TIM_SMCR_ETPS_MASK;
 5257              		.loc 1 1821 29
 5258 000c 7B68     		ldr	r3, [r7, #4]
 5259 000e 0833     		adds	r3, r3, #8
 5260 0010 1B68     		ldr	r3, [r3]
 5261 0012 7A68     		ldr	r2, [r7, #4]
 5262 0014 0832     		adds	r2, r2, #8
 5263 0016 23F44053 		bic	r3, r3, #12288
 5264 001a 1360     		str	r3, [r2]
1822:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_SMCR(timer_peripheral) |= psc << 12;
 5265              		.loc 1 1822 29
 5266 001c 7B68     		ldr	r3, [r7, #4]
 5267 001e 0833     		adds	r3, r3, #8
 5268 0020 1B68     		ldr	r3, [r3]
 5269              		.loc 1 1822 36
 5270 0022 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 5271 0024 1203     		lsls	r2, r2, #12
 5272 0026 1146     		mov	r1, r2
 5273              		.loc 1 1822 29
 5274 0028 7A68     		ldr	r2, [r7, #4]
 5275 002a 0832     		adds	r2, r2, #8
 5276 002c 0B43     		orrs	r3, r3, r1
 5277 002e 1360     		str	r3, [r2]
1823:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 5278              		.loc 1 1823 1
 5279 0030 00BF     		nop
 5280 0032 0C37     		adds	r7, r7, #12
 5281              		.cfi_def_cfa_offset 4
 5282 0034 BD46     		mov	sp, r7
 5283              		.cfi_def_cfa_register 13
 5284              		@ sp needed
 5285 0036 80BC     		pop	{r7}
 5286              		.cfi_restore 7
 5287              		.cfi_def_cfa_offset 0
 5288 0038 7047     		bx	lr
 5289              		.cfi_endproc
 5290              	.LFE71:
 5292              		.section	.text.timer_slave_set_polarity,"ax",%progbits
 5293              		.align	1
 5294              		.global	timer_slave_set_polarity
 5295              		.syntax unified
 5296              		.thumb
 5297              		.thumb_func
 5298              		.fpu softvfp
 5300              	timer_slave_set_polarity:
 5301              	.LFB72:
1824:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1825:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1826:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Set External Trigger Polarity for Slave
1827:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1828:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base
1829:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] pol ::tim_et_pol. Slave External Trigger polarity.
1830:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1831:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1832:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_slave_set_polarity(uint32_t timer_peripheral, enum tim_et_pol pol)
1833:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 5302              		.loc 1 1833 1
 5303              		.cfi_startproc
 5304              		@ args = 0, pretend = 0, frame = 8
 5305              		@ frame_needed = 1, uses_anonymous_args = 0
 5306              		@ link register save eliminated.
 5307 0000 80B4     		push	{r7}
 5308              		.cfi_def_cfa_offset 4
 5309              		.cfi_offset 7, -4
 5310 0002 83B0     		sub	sp, sp, #12
 5311              		.cfi_def_cfa_offset 16
 5312 0004 00AF     		add	r7, sp, #0
 5313              		.cfi_def_cfa_register 7
 5314 0006 7860     		str	r0, [r7, #4]
 5315 0008 0B46     		mov	r3, r1
 5316 000a FB70     		strb	r3, [r7, #3]
1834:../libopencm3/lib/stm32/common/timer_common_all.c **** 	if (pol) {
 5317              		.loc 1 1834 5
 5318 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5319 000e 002B     		cmp	r3, #0
 5320 0010 08D0     		beq	.L280
1835:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_SMCR(timer_peripheral) |= TIM_SMCR_ETP;
 5321              		.loc 1 1835 30
 5322 0012 7B68     		ldr	r3, [r7, #4]
 5323 0014 0833     		adds	r3, r3, #8
 5324 0016 1B68     		ldr	r3, [r3]
 5325 0018 7A68     		ldr	r2, [r7, #4]
 5326 001a 0832     		adds	r2, r2, #8
 5327 001c 43F40043 		orr	r3, r3, #32768
 5328 0020 1360     		str	r3, [r2]
1836:../libopencm3/lib/stm32/common/timer_common_all.c **** 	} else {
1837:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_SMCR(timer_peripheral) &= ~TIM_SMCR_ETP;
1838:../libopencm3/lib/stm32/common/timer_common_all.c **** 	}
1839:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 5329              		.loc 1 1839 1
 5330 0022 07E0     		b	.L282
 5331              	.L280:
1837:../libopencm3/lib/stm32/common/timer_common_all.c **** 	}
 5332              		.loc 1 1837 30
 5333 0024 7B68     		ldr	r3, [r7, #4]
 5334 0026 0833     		adds	r3, r3, #8
 5335 0028 1B68     		ldr	r3, [r3]
 5336 002a 7A68     		ldr	r2, [r7, #4]
 5337 002c 0832     		adds	r2, r2, #8
 5338 002e 23F40043 		bic	r3, r3, #32768
 5339 0032 1360     		str	r3, [r2]
 5340              	.L282:
 5341              		.loc 1 1839 1
 5342 0034 00BF     		nop
 5343 0036 0C37     		adds	r7, r7, #12
 5344              		.cfi_def_cfa_offset 4
 5345 0038 BD46     		mov	sp, r7
 5346              		.cfi_def_cfa_register 13
 5347              		@ sp needed
 5348 003a 80BC     		pop	{r7}
 5349              		.cfi_restore 7
 5350              		.cfi_def_cfa_offset 0
 5351 003c 7047     		bx	lr
 5352              		.cfi_endproc
 5353              	.LFE72:
 5355              		.section	.text.timer_slave_set_mode,"ax",%progbits
 5356              		.align	1
 5357              		.global	timer_slave_set_mode
 5358              		.syntax unified
 5359              		.thumb
 5360              		.thumb_func
 5361              		.fpu softvfp
 5363              	timer_slave_set_mode:
 5364              	.LFB73:
1840:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1841:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1842:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Set Slave Mode
1843:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1844:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base
1845:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] mode Unsigned int8. Slave mode @ref tim_sms
1846:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1847:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1848:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_slave_set_mode(uint32_t timer_peripheral, uint8_t mode)
1849:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 5365              		.loc 1 1849 1
 5366              		.cfi_startproc
 5367              		@ args = 0, pretend = 0, frame = 8
 5368              		@ frame_needed = 1, uses_anonymous_args = 0
 5369              		@ link register save eliminated.
 5370 0000 80B4     		push	{r7}
 5371              		.cfi_def_cfa_offset 4
 5372              		.cfi_offset 7, -4
 5373 0002 83B0     		sub	sp, sp, #12
 5374              		.cfi_def_cfa_offset 16
 5375 0004 00AF     		add	r7, sp, #0
 5376              		.cfi_def_cfa_register 7
 5377 0006 7860     		str	r0, [r7, #4]
 5378 0008 0B46     		mov	r3, r1
 5379 000a FB70     		strb	r3, [r7, #3]
1850:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_SMCR(timer_peripheral) &= ~TIM_SMCR_SMS_MASK;
 5380              		.loc 1 1850 29
 5381 000c 7B68     		ldr	r3, [r7, #4]
 5382 000e 0833     		adds	r3, r3, #8
 5383 0010 1B68     		ldr	r3, [r3]
 5384 0012 7A68     		ldr	r2, [r7, #4]
 5385 0014 0832     		adds	r2, r2, #8
 5386 0016 23F00703 		bic	r3, r3, #7
 5387 001a 1360     		str	r3, [r2]
1851:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_SMCR(timer_peripheral) |= mode;
 5388              		.loc 1 1851 29
 5389 001c 7B68     		ldr	r3, [r7, #4]
 5390 001e 0833     		adds	r3, r3, #8
 5391 0020 1A68     		ldr	r2, [r3]
 5392 0022 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5393 0024 7968     		ldr	r1, [r7, #4]
 5394 0026 0831     		adds	r1, r1, #8
 5395 0028 1343     		orrs	r3, r3, r2
 5396 002a 0B60     		str	r3, [r1]
1852:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 5397              		.loc 1 1852 1
 5398 002c 00BF     		nop
 5399 002e 0C37     		adds	r7, r7, #12
 5400              		.cfi_def_cfa_offset 4
 5401 0030 BD46     		mov	sp, r7
 5402              		.cfi_def_cfa_register 13
 5403              		@ sp needed
 5404 0032 80BC     		pop	{r7}
 5405              		.cfi_restore 7
 5406              		.cfi_def_cfa_offset 0
 5407 0034 7047     		bx	lr
 5408              		.cfi_endproc
 5409              	.LFE73:
 5411              		.section	.text.timer_slave_set_trigger,"ax",%progbits
 5412              		.align	1
 5413              		.global	timer_slave_set_trigger
 5414              		.syntax unified
 5415              		.thumb
 5416              		.thumb_func
 5417              		.fpu softvfp
 5419              	timer_slave_set_trigger:
 5420              	.LFB74:
1853:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1854:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1855:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Set Slave Trigger Source
1856:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1857:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base
1858:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] trigger Unsigned int8. Slave trigger source @ref tim_ts
1859:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1860:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1861:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_slave_set_trigger(uint32_t timer_peripheral, uint8_t trigger)
1862:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 5421              		.loc 1 1862 1
 5422              		.cfi_startproc
 5423              		@ args = 0, pretend = 0, frame = 8
 5424              		@ frame_needed = 1, uses_anonymous_args = 0
 5425              		@ link register save eliminated.
 5426 0000 80B4     		push	{r7}
 5427              		.cfi_def_cfa_offset 4
 5428              		.cfi_offset 7, -4
 5429 0002 83B0     		sub	sp, sp, #12
 5430              		.cfi_def_cfa_offset 16
 5431 0004 00AF     		add	r7, sp, #0
 5432              		.cfi_def_cfa_register 7
 5433 0006 7860     		str	r0, [r7, #4]
 5434 0008 0B46     		mov	r3, r1
 5435 000a FB70     		strb	r3, [r7, #3]
1863:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_SMCR(timer_peripheral) &= ~TIM_SMCR_TS_MASK;
 5436              		.loc 1 1863 29
 5437 000c 7B68     		ldr	r3, [r7, #4]
 5438 000e 0833     		adds	r3, r3, #8
 5439 0010 1B68     		ldr	r3, [r3]
 5440 0012 7A68     		ldr	r2, [r7, #4]
 5441 0014 0832     		adds	r2, r2, #8
 5442 0016 23F07003 		bic	r3, r3, #112
 5443 001a 1360     		str	r3, [r2]
1864:../libopencm3/lib/stm32/common/timer_common_all.c **** 	TIM_SMCR(timer_peripheral) |= trigger;
 5444              		.loc 1 1864 29
 5445 001c 7B68     		ldr	r3, [r7, #4]
 5446 001e 0833     		adds	r3, r3, #8
 5447 0020 1A68     		ldr	r2, [r3]
 5448 0022 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5449 0024 7968     		ldr	r1, [r7, #4]
 5450 0026 0831     		adds	r1, r1, #8
 5451 0028 1343     		orrs	r3, r3, r2
 5452 002a 0B60     		str	r3, [r1]
1865:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 5453              		.loc 1 1865 1
 5454 002c 00BF     		nop
 5455 002e 0C37     		adds	r7, r7, #12
 5456              		.cfi_def_cfa_offset 4
 5457 0030 BD46     		mov	sp, r7
 5458              		.cfi_def_cfa_register 13
 5459              		@ sp needed
 5460 0032 80BC     		pop	{r7}
 5461              		.cfi_restore 7
 5462              		.cfi_def_cfa_offset 0
 5463 0034 7047     		bx	lr
 5464              		.cfi_endproc
 5465              	.LFE74:
 5467              		.section	.text.timer_slave_set_extclockmode2,"ax",%progbits
 5468              		.align	1
 5469              		.global	timer_slave_set_extclockmode2
 5470              		.syntax unified
 5471              		.thumb
 5472              		.thumb_func
 5473              		.fpu softvfp
 5475              	timer_slave_set_extclockmode2:
 5476              	.LFB75:
1866:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1867:../libopencm3/lib/stm32/common/timer_common_all.c **** /*---------------------------------------------------------------------------*/
1868:../libopencm3/lib/stm32/common/timer_common_all.c **** /** @brief Set External Clock Mode 2
1869:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1870:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] timer_peripheral Unsigned int32. Timer register address base
1871:../libopencm3/lib/stm32/common/timer_common_all.c **** @param[in] state ::tim_ecm2_state. External Clock Mode 2 state
1872:../libopencm3/lib/stm32/common/timer_common_all.c **** */
1873:../libopencm3/lib/stm32/common/timer_common_all.c **** 
1874:../libopencm3/lib/stm32/common/timer_common_all.c **** void timer_slave_set_extclockmode2(uint32_t timer_peripheral,
1875:../libopencm3/lib/stm32/common/timer_common_all.c ****             enum tim_ecm2_state state)
1876:../libopencm3/lib/stm32/common/timer_common_all.c **** {
 5477              		.loc 1 1876 1
 5478              		.cfi_startproc
 5479              		@ args = 0, pretend = 0, frame = 8
 5480              		@ frame_needed = 1, uses_anonymous_args = 0
 5481              		@ link register save eliminated.
 5482 0000 80B4     		push	{r7}
 5483              		.cfi_def_cfa_offset 4
 5484              		.cfi_offset 7, -4
 5485 0002 83B0     		sub	sp, sp, #12
 5486              		.cfi_def_cfa_offset 16
 5487 0004 00AF     		add	r7, sp, #0
 5488              		.cfi_def_cfa_register 7
 5489 0006 7860     		str	r0, [r7, #4]
 5490 0008 0B46     		mov	r3, r1
 5491 000a FB70     		strb	r3, [r7, #3]
1877:../libopencm3/lib/stm32/common/timer_common_all.c **** 	if (state) {
 5492              		.loc 1 1877 5
 5493 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5494 000e 002B     		cmp	r3, #0
 5495 0010 08D0     		beq	.L286
1878:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_SMCR(timer_peripheral) |= TIM_SMCR_ECE;
 5496              		.loc 1 1878 30
 5497 0012 7B68     		ldr	r3, [r7, #4]
 5498 0014 0833     		adds	r3, r3, #8
 5499 0016 1B68     		ldr	r3, [r3]
 5500 0018 7A68     		ldr	r2, [r7, #4]
 5501 001a 0832     		adds	r2, r2, #8
 5502 001c 43F48043 		orr	r3, r3, #16384
 5503 0020 1360     		str	r3, [r2]
1879:../libopencm3/lib/stm32/common/timer_common_all.c **** 	} else {
1880:../libopencm3/lib/stm32/common/timer_common_all.c **** 		TIM_SMCR(timer_peripheral) &= ~TIM_SMCR_ECE;
1881:../libopencm3/lib/stm32/common/timer_common_all.c **** 	}
1882:../libopencm3/lib/stm32/common/timer_common_all.c **** }
 5504              		.loc 1 1882 1
 5505 0022 07E0     		b	.L288
 5506              	.L286:
1880:../libopencm3/lib/stm32/common/timer_common_all.c **** 	}
 5507              		.loc 1 1880 30
 5508 0024 7B68     		ldr	r3, [r7, #4]
 5509 0026 0833     		adds	r3, r3, #8
 5510 0028 1B68     		ldr	r3, [r3]
 5511 002a 7A68     		ldr	r2, [r7, #4]
 5512 002c 0832     		adds	r2, r2, #8
 5513 002e 23F48043 		bic	r3, r3, #16384
 5514 0032 1360     		str	r3, [r2]
 5515              	.L288:
 5516              		.loc 1 1882 1
 5517 0034 00BF     		nop
 5518 0036 0C37     		adds	r7, r7, #12
 5519              		.cfi_def_cfa_offset 4
 5520 0038 BD46     		mov	sp, r7
 5521              		.cfi_def_cfa_register 13
 5522              		@ sp needed
 5523 003a 80BC     		pop	{r7}
 5524              		.cfi_restore 7
 5525              		.cfi_def_cfa_offset 0
 5526 003c 7047     		bx	lr
 5527              		.cfi_endproc
 5528              	.LFE75:
 5530              		.text
 5531              	.Letext0:
 5532              		.file 2 "/home/toolchain/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/machine/_default
 5533              		.file 3 "/home/toolchain/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/sys/_stdint.h"
 5534              		.file 4 "/home/src/eclipse-workspace/stm32f1_dfu/libopencm3/include/libopencm3/stm32/common/timer_
 5535              		.file 5 "/home/src/eclipse-workspace/stm32f1_dfu/libopencm3/include/libopencm3/stm32/f1/rcc.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 timer_common_all.c
     /tmp/cco0uf1D.s:16     .text.timer_enable_irq:0000000000000000 $t
     /tmp/cco0uf1D.s:24     .text.timer_enable_irq:0000000000000000 timer_enable_irq
     /tmp/cco0uf1D.s:66     .text.timer_disable_irq:0000000000000000 $t
     /tmp/cco0uf1D.s:73     .text.timer_disable_irq:0000000000000000 timer_disable_irq
     /tmp/cco0uf1D.s:116    .text.timer_interrupt_source:0000000000000000 $t
     /tmp/cco0uf1D.s:123    .text.timer_interrupt_source:0000000000000000 timer_interrupt_source
     /tmp/cco0uf1D.s:182    .text.timer_get_flag:0000000000000000 $t
     /tmp/cco0uf1D.s:189    .text.timer_get_flag:0000000000000000 timer_get_flag
     /tmp/cco0uf1D.s:237    .text.timer_clear_flag:0000000000000000 $t
     /tmp/cco0uf1D.s:244    .text.timer_clear_flag:0000000000000000 timer_clear_flag
     /tmp/cco0uf1D.s:284    .text.timer_set_mode:0000000000000000 $t
     /tmp/cco0uf1D.s:291    .text.timer_set_mode:0000000000000000 timer_set_mode
     /tmp/cco0uf1D.s:349    .text.timer_set_clock_division:0000000000000000 $t
     /tmp/cco0uf1D.s:356    .text.timer_set_clock_division:0000000000000000 timer_set_clock_division
     /tmp/cco0uf1D.s:404    .text.timer_enable_preload:0000000000000000 $t
     /tmp/cco0uf1D.s:411    .text.timer_enable_preload:0000000000000000 timer_enable_preload
     /tmp/cco0uf1D.s:447    .text.timer_disable_preload:0000000000000000 $t
     /tmp/cco0uf1D.s:454    .text.timer_disable_preload:0000000000000000 timer_disable_preload
     /tmp/cco0uf1D.s:490    .text.timer_set_alignment:0000000000000000 $t
     /tmp/cco0uf1D.s:497    .text.timer_set_alignment:0000000000000000 timer_set_alignment
     /tmp/cco0uf1D.s:545    .text.timer_direction_up:0000000000000000 $t
     /tmp/cco0uf1D.s:552    .text.timer_direction_up:0000000000000000 timer_direction_up
     /tmp/cco0uf1D.s:588    .text.timer_direction_down:0000000000000000 $t
     /tmp/cco0uf1D.s:595    .text.timer_direction_down:0000000000000000 timer_direction_down
     /tmp/cco0uf1D.s:631    .text.timer_one_shot_mode:0000000000000000 $t
     /tmp/cco0uf1D.s:638    .text.timer_one_shot_mode:0000000000000000 timer_one_shot_mode
     /tmp/cco0uf1D.s:674    .text.timer_continuous_mode:0000000000000000 $t
     /tmp/cco0uf1D.s:681    .text.timer_continuous_mode:0000000000000000 timer_continuous_mode
     /tmp/cco0uf1D.s:717    .text.timer_update_on_any:0000000000000000 $t
     /tmp/cco0uf1D.s:724    .text.timer_update_on_any:0000000000000000 timer_update_on_any
     /tmp/cco0uf1D.s:760    .text.timer_update_on_overflow:0000000000000000 $t
     /tmp/cco0uf1D.s:767    .text.timer_update_on_overflow:0000000000000000 timer_update_on_overflow
     /tmp/cco0uf1D.s:803    .text.timer_enable_update_event:0000000000000000 $t
     /tmp/cco0uf1D.s:810    .text.timer_enable_update_event:0000000000000000 timer_enable_update_event
     /tmp/cco0uf1D.s:846    .text.timer_disable_update_event:0000000000000000 $t
     /tmp/cco0uf1D.s:853    .text.timer_disable_update_event:0000000000000000 timer_disable_update_event
     /tmp/cco0uf1D.s:889    .text.timer_enable_counter:0000000000000000 $t
     /tmp/cco0uf1D.s:896    .text.timer_enable_counter:0000000000000000 timer_enable_counter
     /tmp/cco0uf1D.s:932    .text.timer_disable_counter:0000000000000000 $t
     /tmp/cco0uf1D.s:939    .text.timer_disable_counter:0000000000000000 timer_disable_counter
     /tmp/cco0uf1D.s:975    .text.timer_set_output_idle_state:0000000000000000 $t
     /tmp/cco0uf1D.s:982    .text.timer_set_output_idle_state:0000000000000000 timer_set_output_idle_state
     /tmp/cco0uf1D.s:1025   .text.timer_reset_output_idle_state:0000000000000000 $t
     /tmp/cco0uf1D.s:1032   .text.timer_reset_output_idle_state:0000000000000000 timer_reset_output_idle_state
     /tmp/cco0uf1D.s:1077   .text.timer_set_ti1_ch123_xor:0000000000000000 $t
     /tmp/cco0uf1D.s:1084   .text.timer_set_ti1_ch123_xor:0000000000000000 timer_set_ti1_ch123_xor
     /tmp/cco0uf1D.s:1122   .text.timer_set_ti1_ch1:0000000000000000 $t
     /tmp/cco0uf1D.s:1129   .text.timer_set_ti1_ch1:0000000000000000 timer_set_ti1_ch1
     /tmp/cco0uf1D.s:1167   .text.timer_set_master_mode:0000000000000000 $t
     /tmp/cco0uf1D.s:1174   .text.timer_set_master_mode:0000000000000000 timer_set_master_mode
     /tmp/cco0uf1D.s:1223   .text.timer_set_dma_on_compare_event:0000000000000000 $t
     /tmp/cco0uf1D.s:1230   .text.timer_set_dma_on_compare_event:0000000000000000 timer_set_dma_on_compare_event
     /tmp/cco0uf1D.s:1268   .text.timer_set_dma_on_update_event:0000000000000000 $t
     /tmp/cco0uf1D.s:1275   .text.timer_set_dma_on_update_event:0000000000000000 timer_set_dma_on_update_event
     /tmp/cco0uf1D.s:1313   .text.timer_enable_compare_control_update_on_trigger:0000000000000000 $t
     /tmp/cco0uf1D.s:1320   .text.timer_enable_compare_control_update_on_trigger:0000000000000000 timer_enable_compare_control_update_on_trigger
     /tmp/cco0uf1D.s:1358   .text.timer_disable_compare_control_update_on_trigger:0000000000000000 $t
     /tmp/cco0uf1D.s:1365   .text.timer_disable_compare_control_update_on_trigger:0000000000000000 timer_disable_compare_control_update_on_trigger
     /tmp/cco0uf1D.s:1403   .text.timer_enable_preload_complementry_enable_bits:0000000000000000 $t
     /tmp/cco0uf1D.s:1410   .text.timer_enable_preload_complementry_enable_bits:0000000000000000 timer_enable_preload_complementry_enable_bits
     /tmp/cco0uf1D.s:1448   .text.timer_disable_preload_complementry_enable_bits:0000000000000000 $t
     /tmp/cco0uf1D.s:1455   .text.timer_disable_preload_complementry_enable_bits:0000000000000000 timer_disable_preload_complementry_enable_bits
     /tmp/cco0uf1D.s:1493   .text.timer_set_prescaler:0000000000000000 $t
     /tmp/cco0uf1D.s:1500   .text.timer_set_prescaler:0000000000000000 timer_set_prescaler
     /tmp/cco0uf1D.s:1538   .text.timer_set_repetition_counter:0000000000000000 $t
     /tmp/cco0uf1D.s:1545   .text.timer_set_repetition_counter:0000000000000000 timer_set_repetition_counter
     /tmp/cco0uf1D.s:1583   .text.timer_set_period:0000000000000000 $t
     /tmp/cco0uf1D.s:1590   .text.timer_set_period:0000000000000000 timer_set_period
     /tmp/cco0uf1D.s:1628   .text.timer_enable_oc_clear:0000000000000000 $t
     /tmp/cco0uf1D.s:1635   .text.timer_enable_oc_clear:0000000000000000 timer_enable_oc_clear
     /tmp/cco0uf1D.s:1662   .text.timer_enable_oc_clear:000000000000001c $d
     /tmp/cco0uf1D.s:1669   .text.timer_enable_oc_clear:0000000000000038 $t
     /tmp/cco0uf1D.s:1734   .text.timer_disable_oc_clear:0000000000000000 $t
     /tmp/cco0uf1D.s:1741   .text.timer_disable_oc_clear:0000000000000000 timer_disable_oc_clear
     /tmp/cco0uf1D.s:1768   .text.timer_disable_oc_clear:000000000000001c $d
     /tmp/cco0uf1D.s:1775   .text.timer_disable_oc_clear:0000000000000038 $t
     /tmp/cco0uf1D.s:1840   .text.timer_set_oc_fast_mode:0000000000000000 $t
     /tmp/cco0uf1D.s:1847   .text.timer_set_oc_fast_mode:0000000000000000 timer_set_oc_fast_mode
     /tmp/cco0uf1D.s:1874   .text.timer_set_oc_fast_mode:000000000000001c $d
     /tmp/cco0uf1D.s:1881   .text.timer_set_oc_fast_mode:0000000000000038 $t
     /tmp/cco0uf1D.s:1946   .text.timer_set_oc_slow_mode:0000000000000000 $t
     /tmp/cco0uf1D.s:1953   .text.timer_set_oc_slow_mode:0000000000000000 timer_set_oc_slow_mode
     /tmp/cco0uf1D.s:1980   .text.timer_set_oc_slow_mode:000000000000001c $d
     /tmp/cco0uf1D.s:1987   .text.timer_set_oc_slow_mode:0000000000000038 $t
     /tmp/cco0uf1D.s:2052   .text.timer_set_oc_mode:0000000000000000 $t
     /tmp/cco0uf1D.s:2059   .text.timer_set_oc_mode:0000000000000000 timer_set_oc_mode
     /tmp/cco0uf1D.s:2088   .text.timer_set_oc_mode:0000000000000024 $d
     /tmp/cco0uf1D.s:2095   .text.timer_set_oc_mode:0000000000000040 $t
     /tmp/cco0uf1D.s:2132   .text.timer_set_oc_mode:0000000000000084 $d
     /tmp/cco0uf1D.s:2140   .text.timer_set_oc_mode:00000000000000a4 $t
     /tmp/cco0uf1D.s:2269   .text.timer_set_oc_mode:0000000000000178 $d
     /tmp/cco0uf1D.s:2277   .text.timer_set_oc_mode:0000000000000198 $t
     /tmp/cco0uf1D.s:2406   .text.timer_set_oc_mode:000000000000026c $d
     /tmp/cco0uf1D.s:2414   .text.timer_set_oc_mode:000000000000028c $t
     /tmp/cco0uf1D.s:2543   .text.timer_set_oc_mode:0000000000000360 $d
     /tmp/cco0uf1D.s:2551   .text.timer_set_oc_mode:0000000000000380 $t
     /tmp/cco0uf1D.s:2679   .text.timer_enable_oc_preload:0000000000000000 $t
     /tmp/cco0uf1D.s:2686   .text.timer_enable_oc_preload:0000000000000000 timer_enable_oc_preload
     /tmp/cco0uf1D.s:2713   .text.timer_enable_oc_preload:000000000000001c $d
     /tmp/cco0uf1D.s:2720   .text.timer_enable_oc_preload:0000000000000038 $t
     /tmp/cco0uf1D.s:2785   .text.timer_disable_oc_preload:0000000000000000 $t
     /tmp/cco0uf1D.s:2792   .text.timer_disable_oc_preload:0000000000000000 timer_disable_oc_preload
     /tmp/cco0uf1D.s:2819   .text.timer_disable_oc_preload:000000000000001c $d
     /tmp/cco0uf1D.s:2826   .text.timer_disable_oc_preload:0000000000000038 $t
     /tmp/cco0uf1D.s:2891   .text.timer_set_oc_polarity_high:0000000000000000 $t
     /tmp/cco0uf1D.s:2898   .text.timer_set_oc_polarity_high:0000000000000000 timer_set_oc_polarity_high
     /tmp/cco0uf1D.s:2925   .text.timer_set_oc_polarity_high:000000000000001c $d
     /tmp/cco0uf1D.s:2932   .text.timer_set_oc_polarity_high:0000000000000038 $t
     /tmp/cco0uf1D.s:3027   .text.timer_set_oc_polarity_low:0000000000000000 $t
     /tmp/cco0uf1D.s:3034   .text.timer_set_oc_polarity_low:0000000000000000 timer_set_oc_polarity_low
     /tmp/cco0uf1D.s:3061   .text.timer_set_oc_polarity_low:000000000000001c $d
     /tmp/cco0uf1D.s:3068   .text.timer_set_oc_polarity_low:0000000000000038 $t
     /tmp/cco0uf1D.s:3163   .text.timer_enable_oc_output:0000000000000000 $t
     /tmp/cco0uf1D.s:3170   .text.timer_enable_oc_output:0000000000000000 timer_enable_oc_output
     /tmp/cco0uf1D.s:3197   .text.timer_enable_oc_output:000000000000001c $d
     /tmp/cco0uf1D.s:3204   .text.timer_enable_oc_output:0000000000000038 $t
     /tmp/cco0uf1D.s:3299   .text.timer_disable_oc_output:0000000000000000 $t
     /tmp/cco0uf1D.s:3306   .text.timer_disable_oc_output:0000000000000000 timer_disable_oc_output
     /tmp/cco0uf1D.s:3333   .text.timer_disable_oc_output:000000000000001c $d
     /tmp/cco0uf1D.s:3340   .text.timer_disable_oc_output:0000000000000038 $t
     /tmp/cco0uf1D.s:3435   .text.timer_set_oc_idle_state_set:0000000000000000 $t
     /tmp/cco0uf1D.s:3442   .text.timer_set_oc_idle_state_set:0000000000000000 timer_set_oc_idle_state_set
     /tmp/cco0uf1D.s:3469   .text.timer_set_oc_idle_state_set:000000000000001c $d
     /tmp/cco0uf1D.s:3476   .text.timer_set_oc_idle_state_set:0000000000000038 $t
     /tmp/cco0uf1D.s:3571   .text.timer_set_oc_idle_state_unset:0000000000000000 $t
     /tmp/cco0uf1D.s:3578   .text.timer_set_oc_idle_state_unset:0000000000000000 timer_set_oc_idle_state_unset
     /tmp/cco0uf1D.s:3605   .text.timer_set_oc_idle_state_unset:000000000000001c $d
     /tmp/cco0uf1D.s:3612   .text.timer_set_oc_idle_state_unset:0000000000000038 $t
     /tmp/cco0uf1D.s:3707   .text.timer_set_oc_value:0000000000000000 $t
     /tmp/cco0uf1D.s:3714   .text.timer_set_oc_value:0000000000000000 timer_set_oc_value
     /tmp/cco0uf1D.s:3742   .text.timer_set_oc_value:0000000000000020 $d
     /tmp/cco0uf1D.s:3749   .text.timer_set_oc_value:000000000000003c $t
     /tmp/cco0uf1D.s:3810   .text.timer_enable_break_main_output:0000000000000000 $t
     /tmp/cco0uf1D.s:3817   .text.timer_enable_break_main_output:0000000000000000 timer_enable_break_main_output
     /tmp/cco0uf1D.s:3855   .text.timer_disable_break_main_output:0000000000000000 $t
     /tmp/cco0uf1D.s:3862   .text.timer_disable_break_main_output:0000000000000000 timer_disable_break_main_output
     /tmp/cco0uf1D.s:3900   .text.timer_enable_break_automatic_output:0000000000000000 $t
     /tmp/cco0uf1D.s:3907   .text.timer_enable_break_automatic_output:0000000000000000 timer_enable_break_automatic_output
     /tmp/cco0uf1D.s:3945   .text.timer_disable_break_automatic_output:0000000000000000 $t
     /tmp/cco0uf1D.s:3952   .text.timer_disable_break_automatic_output:0000000000000000 timer_disable_break_automatic_output
     /tmp/cco0uf1D.s:3990   .text.timer_set_break_polarity_high:0000000000000000 $t
     /tmp/cco0uf1D.s:3997   .text.timer_set_break_polarity_high:0000000000000000 timer_set_break_polarity_high
     /tmp/cco0uf1D.s:4035   .text.timer_set_break_polarity_low:0000000000000000 $t
     /tmp/cco0uf1D.s:4042   .text.timer_set_break_polarity_low:0000000000000000 timer_set_break_polarity_low
     /tmp/cco0uf1D.s:4080   .text.timer_enable_break:0000000000000000 $t
     /tmp/cco0uf1D.s:4087   .text.timer_enable_break:0000000000000000 timer_enable_break
     /tmp/cco0uf1D.s:4125   .text.timer_disable_break:0000000000000000 $t
     /tmp/cco0uf1D.s:4132   .text.timer_disable_break:0000000000000000 timer_disable_break
     /tmp/cco0uf1D.s:4170   .text.timer_set_enabled_off_state_in_run_mode:0000000000000000 $t
     /tmp/cco0uf1D.s:4177   .text.timer_set_enabled_off_state_in_run_mode:0000000000000000 timer_set_enabled_off_state_in_run_mode
     /tmp/cco0uf1D.s:4215   .text.timer_set_disabled_off_state_in_run_mode:0000000000000000 $t
     /tmp/cco0uf1D.s:4222   .text.timer_set_disabled_off_state_in_run_mode:0000000000000000 timer_set_disabled_off_state_in_run_mode
     /tmp/cco0uf1D.s:4260   .text.timer_set_enabled_off_state_in_idle_mode:0000000000000000 $t
     /tmp/cco0uf1D.s:4267   .text.timer_set_enabled_off_state_in_idle_mode:0000000000000000 timer_set_enabled_off_state_in_idle_mode
     /tmp/cco0uf1D.s:4305   .text.timer_set_disabled_off_state_in_idle_mode:0000000000000000 $t
     /tmp/cco0uf1D.s:4312   .text.timer_set_disabled_off_state_in_idle_mode:0000000000000000 timer_set_disabled_off_state_in_idle_mode
     /tmp/cco0uf1D.s:4350   .text.timer_set_break_lock:0000000000000000 $t
     /tmp/cco0uf1D.s:4357   .text.timer_set_break_lock:0000000000000000 timer_set_break_lock
     /tmp/cco0uf1D.s:4398   .text.timer_set_deadtime:0000000000000000 $t
     /tmp/cco0uf1D.s:4405   .text.timer_set_deadtime:0000000000000000 timer_set_deadtime
     /tmp/cco0uf1D.s:4446   .text.timer_generate_event:0000000000000000 $t
     /tmp/cco0uf1D.s:4453   .text.timer_generate_event:0000000000000000 timer_generate_event
     /tmp/cco0uf1D.s:4494   .text.timer_get_counter:0000000000000000 $t
     /tmp/cco0uf1D.s:4501   .text.timer_get_counter:0000000000000000 timer_get_counter
     /tmp/cco0uf1D.s:4535   .text.timer_set_counter:0000000000000000 $t
     /tmp/cco0uf1D.s:4542   .text.timer_set_counter:0000000000000000 timer_set_counter
     /tmp/cco0uf1D.s:4580   .text.timer_ic_set_filter:0000000000000000 $t
     /tmp/cco0uf1D.s:4587   .text.timer_ic_set_filter:0000000000000000 timer_ic_set_filter
     /tmp/cco0uf1D.s:4616   .text.timer_ic_set_filter:0000000000000020 $d
     /tmp/cco0uf1D.s:4620   .text.timer_ic_set_filter:0000000000000030 $t
     /tmp/cco0uf1D.s:4734   .text.timer_ic_set_prescaler:0000000000000000 $t
     /tmp/cco0uf1D.s:4741   .text.timer_ic_set_prescaler:0000000000000000 timer_ic_set_prescaler
     /tmp/cco0uf1D.s:4770   .text.timer_ic_set_prescaler:0000000000000020 $d
     /tmp/cco0uf1D.s:4774   .text.timer_ic_set_prescaler:0000000000000030 $t
     /tmp/cco0uf1D.s:4888   .text.timer_ic_set_input:0000000000000000 $t
     /tmp/cco0uf1D.s:4895   .text.timer_ic_set_input:0000000000000000 timer_ic_set_input
     /tmp/cco0uf1D.s:4951   .text.timer_ic_set_input:0000000000000048 $d
     /tmp/cco0uf1D.s:4955   .text.timer_ic_set_input:0000000000000058 $t
     /tmp/cco0uf1D.s:5061   .text.timer_ic_enable:0000000000000000 $t
     /tmp/cco0uf1D.s:5068   .text.timer_ic_enable:0000000000000000 timer_ic_enable
     /tmp/cco0uf1D.s:5116   .text.timer_ic_disable:0000000000000000 $t
     /tmp/cco0uf1D.s:5123   .text.timer_ic_disable:0000000000000000 timer_ic_disable
     /tmp/cco0uf1D.s:5173   .text.timer_slave_set_filter:0000000000000000 $t
     /tmp/cco0uf1D.s:5180   .text.timer_slave_set_filter:0000000000000000 timer_slave_set_filter
     /tmp/cco0uf1D.s:5233   .text.timer_slave_set_prescaler:0000000000000000 $t
     /tmp/cco0uf1D.s:5240   .text.timer_slave_set_prescaler:0000000000000000 timer_slave_set_prescaler
     /tmp/cco0uf1D.s:5293   .text.timer_slave_set_polarity:0000000000000000 $t
     /tmp/cco0uf1D.s:5300   .text.timer_slave_set_polarity:0000000000000000 timer_slave_set_polarity
     /tmp/cco0uf1D.s:5356   .text.timer_slave_set_mode:0000000000000000 $t
     /tmp/cco0uf1D.s:5363   .text.timer_slave_set_mode:0000000000000000 timer_slave_set_mode
     /tmp/cco0uf1D.s:5412   .text.timer_slave_set_trigger:0000000000000000 $t
     /tmp/cco0uf1D.s:5419   .text.timer_slave_set_trigger:0000000000000000 timer_slave_set_trigger
     /tmp/cco0uf1D.s:5468   .text.timer_slave_set_extclockmode2:0000000000000000 $t
     /tmp/cco0uf1D.s:5475   .text.timer_slave_set_extclockmode2:0000000000000000 timer_slave_set_extclockmode2
                           .group:0000000000000000 wm4.0.5634517379934ab330ad1f3d5297a544
                           .group:0000000000000000 wm4.common.h.21.c9066c2f6b12c71b40226ea6107829a4
                           .group:0000000000000000 wm4._newlib_version.h.4.9ba035841e762c3308916a0ce96032e7
                           .group:0000000000000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:0000000000000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:0000000000000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:0000000000000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:0000000000000000 wm4.common.h.67.5c568a1f62c8e726909b04e29f9e1fc0
                           .group:0000000000000000 wm4.memorymap.h.21.8c90486dae5eea2d8efddd23fe5d09d9
                           .group:0000000000000000 wm4.memorymap.h.28.604d7358fc0612658e4a83c212b80b62
                           .group:0000000000000000 wm4.timer_common_all.h.38.0a1f642293b7899eb57e7a7f4569c40b
                           .group:0000000000000000 wm4.rcc.h.41.95732b09c707a3cd05d8e73deda4763f

NO UNDEFINED SYMBOLS
