###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID EEX109)
#  Generated on:      Wed May 16 11:33:11 2018
#  Design:            FIR
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix FIR_preCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin MAC_inst_4/op_1_reg_4_/CK 
Endpoint:   MAC_inst_4/op_1_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.167
+ Phase Shift                  50.000
= Required Time                49.833
- Arrival Time                 12.157
= Slack Time                   37.676
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.676 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.711 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.857 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.185 |   47.861 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.446 |   48.123 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.447 |   48.123 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.549 |   48.226 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.550 |   48.226 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.463 |  11.013 |   48.689 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.016 |   48.692 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.081 |   48.757 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.081 |   48.757 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.320 |   48.996 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.321 |   48.997 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.326 |  11.648 |   49.324 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.649 |   49.325 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.216 |  11.864 |   49.540 | 
     | MAC_inst_4/U55/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.009 |  11.873 |   49.549 | 
     | MAC_inst_4/U55/ZN          |   ^   | MAC_inst_4/n199          | AOI22_X1  | 0.229 |  12.102 |   49.778 | 
     | MAC_inst_4/U53/A1          |   ^   | MAC_inst_4/n199          | NAND2_X1  | 0.000 |  12.102 |   49.778 | 
     | MAC_inst_4/U53/ZN          |   v   | MAC_inst_4/n140          | NAND2_X1  | 0.055 |  12.157 |   49.833 | 
     | MAC_inst_4/op_1_reg_4_/D   |   v   | MAC_inst_4/n140          | DFF_X1    | 0.000 |  12.157 |   49.833 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.676 | 
     | MAC_inst_4/op_1_reg_4_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.676 | 
     +---------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin MAC_inst_4/op_2_reg_2_/CK 
Endpoint:   MAC_inst_4/op_2_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.166
+ Phase Shift                  50.000
= Required Time                49.834
- Arrival Time                 12.155
= Slack Time                   37.679
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.679 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.714 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.860 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.185 |   47.864 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.446 |   48.126 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.447 |   48.126 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.549 |   48.228 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.550 |   48.229 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.463 |  11.013 |   48.692 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.016 |   48.695 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.081 |   48.760 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.081 |   48.760 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.320 |   48.999 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.321 |   49.000 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.326 |  11.648 |   49.327 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.649 |   49.328 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.216 |  11.864 |   49.543 | 
     | MAC_inst_4/U70/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.010 |  11.874 |   49.553 | 
     | MAC_inst_4/U70/ZN          |   ^   | MAC_inst_4/n187          | AOI22_X1  | 0.227 |  12.101 |   49.780 | 
     | MAC_inst_4/U68/A1          |   ^   | MAC_inst_4/n187          | NAND2_X1  | 0.000 |  12.101 |   49.780 | 
     | MAC_inst_4/U68/ZN          |   v   | MAC_inst_4/n134          | NAND2_X1  | 0.054 |  12.155 |   49.834 | 
     | MAC_inst_4/op_2_reg_2_/D   |   v   | MAC_inst_4/n134          | DFF_X1    | 0.000 |  12.155 |   49.834 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.679 | 
     | MAC_inst_4/op_2_reg_2_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.679 | 
     +---------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin MAC_inst_4/op_2_reg_1_/CK 
Endpoint:   MAC_inst_4/op_2_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.167
+ Phase Shift                  50.000
= Required Time                49.833
- Arrival Time                 12.154
= Slack Time                   37.680
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.680 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.714 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.860 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.185 |   47.865 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.447 |   48.126 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.447 |   48.126 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.549 |   48.229 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.550 |   48.229 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.463 |  11.013 |   48.693 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.016 |   48.696 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.081 |   48.761 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.081 |   48.761 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.320 |   49.000 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.321 |   49.001 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.326 |  11.648 |   49.327 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.649 |   49.328 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.216 |  11.864 |   49.544 | 
     | MAC_inst_4/U67/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.010 |  11.874 |   49.554 | 
     | MAC_inst_4/U67/ZN          |   ^   | MAC_inst_4/n189          | AOI22_X1  | 0.227 |  12.101 |   49.780 | 
     | MAC_inst_4/U65/A1          |   ^   | MAC_inst_4/n189          | NAND2_X1  | 0.000 |  12.101 |   49.781 | 
     | MAC_inst_4/U65/ZN          |   v   | MAC_inst_4/n135          | NAND2_X1  | 0.053 |  12.154 |   49.833 | 
     | MAC_inst_4/op_2_reg_1_/D   |   v   | MAC_inst_4/n135          | DFF_X1    | 0.000 |  12.154 |   49.833 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.680 | 
     | MAC_inst_4/op_2_reg_1_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.680 | 
     +---------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin MAC_inst_4/op_1_reg_0_/CK 
Endpoint:   MAC_inst_4/op_1_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.168
+ Phase Shift                  50.000
= Required Time                49.832
- Arrival Time                 12.150
= Slack Time                   37.682
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.682 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.717 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.863 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.185 |   47.867 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.447 |   48.129 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.447 |   48.129 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.549 |   48.232 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.550 |   48.232 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.463 |  11.013 |   48.695 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.016 |   48.698 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.081 |   48.763 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.081 |   48.763 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.320 |   49.002 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.321 |   49.003 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.326 |  11.648 |   49.330 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.649 |   49.331 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.216 |  11.864 |   49.546 | 
     | MAC_inst_4/U43/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.009 |  11.873 |   49.555 | 
     | MAC_inst_4/U43/ZN          |   ^   | MAC_inst_4/n210          | AOI22_X1  | 0.222 |  12.095 |   49.777 | 
     | MAC_inst_4/U41/A1          |   ^   | MAC_inst_4/n210          | NAND2_X1  | 0.000 |  12.095 |   49.777 | 
     | MAC_inst_4/U41/ZN          |   v   | MAC_inst_4/n144          | NAND2_X1  | 0.054 |  12.150 |   49.832 | 
     | MAC_inst_4/op_1_reg_0_/D   |   v   | MAC_inst_4/n144          | DFF_X1    | 0.000 |  12.150 |   49.832 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.682 | 
     | MAC_inst_4/op_1_reg_0_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.682 | 
     +---------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin MAC_inst_4/op_1_reg_5_/CK 
Endpoint:   MAC_inst_4/op_1_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.171
+ Phase Shift                  50.000
= Required Time                49.829
- Arrival Time                 12.146
= Slack Time                   37.682
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.683 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.717 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.863 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.185 |   47.867 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.447 |   48.129 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.447 |   48.129 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.549 |   48.232 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.550 |   48.232 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.463 |  11.013 |   48.695 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.016 |   48.699 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.081 |   48.764 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.081 |   48.764 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.320 |   49.003 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.321 |   49.004 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.326 |  11.648 |   49.330 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.649 |   49.331 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.216 |  11.864 |   49.547 | 
     | MAC_inst_4/U58/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.009 |  11.873 |   49.555 | 
     | MAC_inst_4/U58/ZN          |   ^   | MAC_inst_4/n197          | AOI22_X1  | 0.221 |  12.094 |   49.776 | 
     | MAC_inst_4/U56/A1          |   ^   | MAC_inst_4/n197          | NAND2_X1  | 0.000 |  12.094 |   49.776 | 
     | MAC_inst_4/U56/ZN          |   v   | MAC_inst_4/n139          | NAND2_X1  | 0.053 |  12.146 |   49.829 | 
     | MAC_inst_4/op_1_reg_5_/D   |   v   | MAC_inst_4/n139          | DFF_X1    | 0.000 |  12.146 |   49.829 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.682 | 
     | MAC_inst_4/op_1_reg_5_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.682 | 
     +---------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin MAC_inst_4/op_1_reg_3_/CK 
Endpoint:   MAC_inst_4/op_1_reg_3_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.170
+ Phase Shift                  50.000
= Required Time                49.830
- Arrival Time                 12.147
= Slack Time                   37.683
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.683 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.717 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.863 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.185 |   47.868 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.447 |   48.129 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.447 |   48.129 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.549 |   48.232 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.550 |   48.232 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.463 |  11.013 |   48.696 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.016 |   48.699 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.081 |   48.764 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.081 |   48.764 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.320 |   49.003 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.321 |   49.004 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.326 |  11.648 |   49.330 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.649 |   49.331 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.216 |  11.864 |   49.547 | 
     | MAC_inst_4/U52/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.009 |  11.873 |   49.556 | 
     | MAC_inst_4/U52/ZN          |   ^   | MAC_inst_4/n201          | AOI22_X1  | 0.221 |  12.094 |   49.777 | 
     | MAC_inst_4/U50/A1          |   ^   | MAC_inst_4/n201          | NAND2_X1  | 0.000 |  12.095 |   49.777 | 
     | MAC_inst_4/U50/ZN          |   v   | MAC_inst_4/n141          | NAND2_X1  | 0.053 |  12.147 |   49.830 | 
     | MAC_inst_4/op_1_reg_3_/D   |   v   | MAC_inst_4/n141          | DFF_X1    | 0.000 |  12.147 |   49.830 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.683 | 
     | MAC_inst_4/op_1_reg_3_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.683 | 
     +---------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin MAC_inst_4/op_2_reg_5_/CK 
Endpoint:   MAC_inst_4/op_2_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.168
+ Phase Shift                  50.000
= Required Time                49.832
- Arrival Time                 12.149
= Slack Time                   37.683
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.683 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.718 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.864 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.185 |   47.868 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.447 |   48.130 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.447 |   48.130 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.549 |   48.233 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.550 |   48.233 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.463 |  11.013 |   48.696 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.016 |   48.699 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.081 |   48.764 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.081 |   48.764 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.320 |   49.003 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.321 |   49.004 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.326 |  11.648 |   49.331 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.649 |   49.332 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.216 |  11.864 |   49.547 | 
     | MAC_inst_4/U79/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.010 |  11.874 |   49.557 | 
     | MAC_inst_4/U79/ZN          |   ^   | MAC_inst_4/n181          | AOI22_X1  | 0.220 |  12.094 |   49.777 | 
     | MAC_inst_4/U77/A1          |   ^   | MAC_inst_4/n181          | NAND2_X1  | 0.000 |  12.094 |   49.777 | 
     | MAC_inst_4/U77/ZN          |   v   | MAC_inst_4/n131          | NAND2_X1  | 0.055 |  12.149 |   49.832 | 
     | MAC_inst_4/op_2_reg_5_/D   |   v   | MAC_inst_4/n131          | DFF_X1    | 0.000 |  12.149 |   49.832 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.683 | 
     | MAC_inst_4/op_2_reg_5_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.683 | 
     +---------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin MAC_inst_4/op_2_reg_7_/CK 
Endpoint:   MAC_inst_4/op_2_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.170
+ Phase Shift                  50.000
= Required Time                49.830
- Arrival Time                 12.147
= Slack Time                   37.683
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.683 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.718 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.864 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.185 |   47.868 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.447 |   48.130 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.447 |   48.130 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.549 |   48.233 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.550 |   48.233 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.463 |  11.013 |   48.696 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.016 |   48.699 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.081 |   48.765 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.081 |   48.765 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.320 |   49.003 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.321 |   49.004 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.326 |  11.648 |   49.331 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.649 |   49.332 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.216 |  11.864 |   49.547 | 
     | MAC_inst_4/U27/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.010 |  11.874 |   49.557 | 
     | MAC_inst_4/U27/ZN          |   ^   | MAC_inst_4/n177          | AOI22_X1  | 0.220 |  12.094 |   49.777 | 
     | MAC_inst_4/U25/A1          |   ^   | MAC_inst_4/n177          | NAND2_X1  | 0.000 |  12.094 |   49.777 | 
     | MAC_inst_4/U25/ZN          |   v   | MAC_inst_4/n129          | NAND2_X1  | 0.053 |  12.147 |   49.830 | 
     | MAC_inst_4/op_2_reg_7_/D   |   v   | MAC_inst_4/n129          | DFF_X1    | 0.000 |  12.147 |   49.830 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.683 | 
     | MAC_inst_4/op_2_reg_7_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.683 | 
     +---------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin MAC_inst_4/op_2_reg_6_/CK 
Endpoint:   MAC_inst_4/op_2_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.168
+ Phase Shift                  50.000
= Required Time                49.832
- Arrival Time                 12.148
= Slack Time                   37.684
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.684 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.719 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.865 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.185 |   47.869 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.447 |   48.131 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.447 |   48.131 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.549 |   48.234 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.550 |   48.234 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.463 |  11.013 |   48.697 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.016 |   48.700 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.081 |   48.766 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.081 |   48.766 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.320 |   49.004 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.321 |   49.006 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.326 |  11.648 |   49.332 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.649 |   49.333 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.216 |  11.864 |   49.549 | 
     | MAC_inst_4/U83/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.010 |  11.874 |   49.558 | 
     | MAC_inst_4/U83/ZN          |   ^   | MAC_inst_4/n179          | AOI22_X1  | 0.221 |  12.095 |   49.779 | 
     | MAC_inst_4/U80/A1          |   ^   | MAC_inst_4/n179          | NAND2_X1  | 0.000 |  12.095 |   49.779 | 
     | MAC_inst_4/U80/ZN          |   v   | MAC_inst_4/n130          | NAND2_X1  | 0.053 |  12.148 |   49.832 | 
     | MAC_inst_4/op_2_reg_6_/D   |   v   | MAC_inst_4/n130          | DFF_X1    | 0.000 |  12.148 |   49.832 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.684 | 
     | MAC_inst_4/op_2_reg_6_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.684 | 
     +---------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin MAC_inst_4/op_2_reg_0_/CK 
Endpoint:   MAC_inst_4/op_2_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.168
+ Phase Shift                  50.000
= Required Time                49.832
- Arrival Time                 12.147
= Slack Time                   37.685
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.685 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.720 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.866 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.185 |   47.870 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.447 |   48.131 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.447 |   48.132 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.549 |   48.234 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.550 |   48.235 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.463 |  11.013 |   48.698 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.016 |   48.701 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.081 |   48.766 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.081 |   48.766 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.320 |   49.005 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.321 |   49.006 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.326 |  11.648 |   49.333 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.649 |   49.333 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.216 |  11.864 |   49.549 | 
     | MAC_inst_4/U64/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.010 |  11.874 |   49.559 | 
     | MAC_inst_4/U64/ZN          |   ^   | MAC_inst_4/n191          | AOI22_X1  | 0.220 |  12.094 |   49.779 | 
     | MAC_inst_4/U62/A1          |   ^   | MAC_inst_4/n191          | NAND2_X1  | 0.000 |  12.094 |   49.779 | 
     | MAC_inst_4/U62/ZN          |   v   | MAC_inst_4/n136          | NAND2_X1  | 0.053 |  12.147 |   49.832 | 
     | MAC_inst_4/op_2_reg_0_/D   |   v   | MAC_inst_4/n136          | DFF_X1    | 0.000 |  12.147 |   49.832 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.685 | 
     | MAC_inst_4/op_2_reg_0_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.685 | 
     +---------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin MAC_inst_4/op_2_reg_3_/CK 
Endpoint:   MAC_inst_4/op_2_reg_3_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.168
+ Phase Shift                  50.000
= Required Time                49.832
- Arrival Time                 12.146
= Slack Time                   37.686
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.687 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.721 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.867 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.185 |   47.871 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.447 |   48.133 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.447 |   48.133 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.549 |   48.236 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.550 |   48.236 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.463 |  11.013 |   48.699 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.016 |   48.702 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.081 |   48.768 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.081 |   48.768 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.320 |   49.007 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.321 |   49.008 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.326 |  11.648 |   49.334 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.649 |   49.335 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.216 |  11.864 |   49.551 | 
     | MAC_inst_4/U73/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.010 |  11.874 |   49.561 | 
     | MAC_inst_4/U73/ZN          |   ^   | MAC_inst_4/n185          | AOI22_X1  | 0.219 |  12.093 |   49.780 | 
     | MAC_inst_4/U71/A1          |   ^   | MAC_inst_4/n185          | NAND2_X1  | 0.000 |  12.094 |   49.780 | 
     | MAC_inst_4/U71/ZN          |   v   | MAC_inst_4/n133          | NAND2_X1  | 0.052 |  12.146 |   49.832 | 
     | MAC_inst_4/op_2_reg_3_/D   |   v   | MAC_inst_4/n133          | DFF_X1    | 0.000 |  12.146 |   49.832 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.686 | 
     | MAC_inst_4/op_2_reg_3_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.686 | 
     +---------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin MAC_inst_4/op_1_reg_2_/CK 
Endpoint:   MAC_inst_4/op_1_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.170
+ Phase Shift                  50.000
= Required Time                49.830
- Arrival Time                 12.143
= Slack Time                   37.687
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.687 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.721 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.867 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.185 |   47.872 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.447 |   48.133 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.447 |   48.133 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.549 |   48.236 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.550 |   48.237 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.463 |  11.013 |   48.700 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.016 |   48.703 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.081 |   48.768 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.081 |   48.768 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.320 |   49.007 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.321 |   49.008 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.326 |  11.648 |   49.334 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.649 |   49.335 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.216 |  11.864 |   49.551 | 
     | MAC_inst_4/U49/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.009 |  11.873 |   49.560 | 
     | MAC_inst_4/U49/ZN          |   ^   | MAC_inst_4/n203          | AOI22_X1  | 0.216 |  12.090 |   49.776 | 
     | MAC_inst_4/U47/A1          |   ^   | MAC_inst_4/n203          | NAND2_X1  | 0.000 |  12.090 |   49.776 | 
     | MAC_inst_4/U47/ZN          |   v   | MAC_inst_4/n142          | NAND2_X1  | 0.054 |  12.143 |   49.830 | 
     | MAC_inst_4/op_1_reg_2_/D   |   v   | MAC_inst_4/n142          | DFF_X1    | 0.000 |  12.143 |   49.830 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.687 | 
     | MAC_inst_4/op_1_reg_2_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.687 | 
     +---------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin MAC_inst_4/op_2_reg_4_/CK 
Endpoint:   MAC_inst_4/op_2_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.168
+ Phase Shift                  50.000
= Required Time                49.832
- Arrival Time                 12.146
= Slack Time                   37.687
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.687 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.721 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.867 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.185 |   47.872 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.446 |   48.133 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.447 |   48.133 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.549 |   48.236 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.550 |   48.236 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.463 |  11.013 |   48.700 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.016 |   48.703 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.081 |   48.768 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.081 |   48.768 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.320 |   49.007 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.321 |   49.008 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.326 |  11.648 |   49.334 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.649 |   49.335 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.216 |  11.864 |   49.551 | 
     | MAC_inst_4/U76/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.010 |  11.874 |   49.561 | 
     | MAC_inst_4/U76/ZN          |   ^   | MAC_inst_4/n183          | AOI22_X1  | 0.218 |  12.093 |   49.779 | 
     | MAC_inst_4/U74/A1          |   ^   | MAC_inst_4/n183          | NAND2_X1  | 0.000 |  12.093 |   49.779 | 
     | MAC_inst_4/U74/ZN          |   v   | MAC_inst_4/n132          | NAND2_X1  | 0.053 |  12.145 |   49.832 | 
     | MAC_inst_4/op_2_reg_4_/D   |   v   | MAC_inst_4/n132          | DFF_X1    | 0.000 |  12.146 |   49.832 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.687 | 
     | MAC_inst_4/op_2_reg_4_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.687 | 
     +---------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin MAC_inst_4/op_1_reg_7_/CK 
Endpoint:   MAC_inst_4/op_1_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.168
+ Phase Shift                  50.000
= Required Time                49.832
- Arrival Time                 12.144
= Slack Time                   37.688
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.688 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.723 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.869 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.185 |   47.873 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.447 |   48.135 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.447 |   48.135 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.549 |   48.237 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.550 |   48.238 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.463 |  11.013 |   48.701 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.016 |   48.704 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.081 |   48.769 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.081 |   48.769 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.320 |   49.008 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.321 |   49.009 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.326 |  11.648 |   49.336 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.649 |   49.337 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.216 |  11.864 |   49.552 | 
     | MAC_inst_4/U40/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.009 |  11.873 |   49.561 | 
     | MAC_inst_4/U40/ZN          |   ^   | MAC_inst_4/n193          | AOI22_X1  | 0.219 |  12.092 |   49.780 | 
     | MAC_inst_4/U38/A1          |   ^   | MAC_inst_4/n193          | NAND2_X1  | 0.000 |  12.092 |   49.780 | 
     | MAC_inst_4/U38/ZN          |   v   | MAC_inst_4/n137          | NAND2_X1  | 0.052 |  12.144 |   49.832 | 
     | MAC_inst_4/op_1_reg_7_/D   |   v   | MAC_inst_4/n137          | DFF_X1    | 0.000 |  12.144 |   49.832 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.688 | 
     | MAC_inst_4/op_1_reg_7_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.688 | 
     +---------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin MAC_inst_4/op_1_reg_6_/CK 
Endpoint:   MAC_inst_4/op_1_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.167
+ Phase Shift                  50.000
= Required Time                49.833
- Arrival Time                 12.145
= Slack Time                   37.688
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.688 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.723 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.869 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.185 |   47.873 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.446 |   48.135 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.447 |   48.135 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.549 |   48.238 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.550 |   48.238 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.463 |  11.013 |   48.701 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.016 |   48.704 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.081 |   48.770 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.081 |   48.770 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.320 |   49.008 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.321 |   49.010 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.326 |  11.648 |   49.336 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.648 |   49.337 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.216 |  11.864 |   49.552 | 
     | MAC_inst_4/U61/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.009 |  11.873 |   49.561 | 
     | MAC_inst_4/U61/ZN          |   ^   | MAC_inst_4/n195          | AOI22_X1  | 0.220 |  12.093 |   49.781 | 
     | MAC_inst_4/U59/A1          |   ^   | MAC_inst_4/n195          | NAND2_X1  | 0.000 |  12.093 |   49.781 | 
     | MAC_inst_4/U59/ZN          |   v   | MAC_inst_4/n138          | NAND2_X1  | 0.052 |  12.145 |   49.833 | 
     | MAC_inst_4/op_1_reg_6_/D   |   v   | MAC_inst_4/n138          | DFF_X1    | 0.000 |  12.145 |   49.833 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.688 | 
     | MAC_inst_4/op_1_reg_6_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.688 | 
     +---------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin MAC_inst_4/op_1_reg_1_/CK 
Endpoint:   MAC_inst_4/op_1_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.169
+ Phase Shift                  50.000
= Required Time                49.831
- Arrival Time                 12.142
= Slack Time                   37.689
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.689 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.723 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.869 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.185 |   47.874 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.446 |   48.135 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.447 |   48.135 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.549 |   48.238 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.550 |   48.238 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.463 |  11.013 |   48.702 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.016 |   48.705 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.081 |   48.770 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.081 |   48.770 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.320 |   49.009 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.321 |   49.010 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.326 |  11.648 |   49.336 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.649 |   49.337 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.216 |  11.864 |   49.553 | 
     | MAC_inst_4/U46/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.009 |  11.873 |   49.562 | 
     | MAC_inst_4/U46/ZN          |   ^   | MAC_inst_4/n205          | AOI22_X1  | 0.217 |  12.090 |   49.779 | 
     | MAC_inst_4/U44/A1          |   ^   | MAC_inst_4/n205          | NAND2_X1  | 0.000 |  12.090 |   49.779 | 
     | MAC_inst_4/U44/ZN          |   v   | MAC_inst_4/n143          | NAND2_X1  | 0.052 |  12.142 |   49.831 | 
     | MAC_inst_4/op_1_reg_1_/D   |   v   | MAC_inst_4/n143          | DFF_X1    | 0.000 |  12.142 |   49.831 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.689 | 
     | MAC_inst_4/op_1_reg_1_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.689 | 
     +---------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin MAC_inst_1/op_1_reg_5_/CK 
Endpoint:   MAC_inst_1/op_1_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.168
+ Phase Shift                  50.000
= Required Time                49.832
- Arrival Time                 12.097
= Slack Time                   37.735
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.000 |   47.735 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.035 |   47.770 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.146 |  10.181 |   47.916 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.185 |   47.920 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.259 |  10.445 |   48.179 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.445 |   48.179 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.540 |   48.274 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.540 |   48.274 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.441 |  10.981 |   48.715 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  10.982 |   48.717 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.066 |  11.048 |   48.782 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.048 |   48.782 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.230 |  11.278 |   49.013 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.001 |  11.279 |   49.014 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.316 |  11.595 |   49.329 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.000 |  11.595 |   49.330 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.215 |  11.810 |   49.545 | 
     | MAC_inst_1/U58/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.010 |  11.820 |   49.555 | 
     | MAC_inst_1/U58/ZN         |   ^   | MAC_inst_1/n60          | AOI22_X1  | 0.221 |  12.040 |   49.775 | 
     | MAC_inst_1/U56/A1         |   ^   | MAC_inst_1/n60          | NAND2_X1  | 0.000 |  12.040 |   49.775 | 
     | MAC_inst_1/U56/ZN         |   v   | MAC_inst_1/n118         | NAND2_X1  | 0.057 |  12.097 |   49.832 | 
     | MAC_inst_1/op_1_reg_5_/D  |   v   | MAC_inst_1/n118         | DFF_X1    | 0.000 |  12.097 |   49.832 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.735 | 
     | MAC_inst_1/op_1_reg_5_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.735 | 
     +---------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin MAC_inst_1/op_2_reg_2_/CK 
Endpoint:   MAC_inst_1/op_2_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.168
+ Phase Shift                  50.000
= Required Time                49.832
- Arrival Time                 12.095
= Slack Time                   37.737
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.000 |   47.737 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.035 |   47.771 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.146 |  10.181 |   47.917 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.185 |   47.922 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.259 |  10.444 |   48.181 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.445 |   48.181 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.539 |   48.276 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.540 |   48.276 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.441 |  10.981 |   48.717 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  10.982 |   48.719 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.066 |  11.048 |   48.784 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.048 |   48.784 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.230 |  11.278 |   49.015 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.001 |  11.279 |   49.015 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.316 |  11.594 |   49.331 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.000 |  11.595 |   49.332 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.215 |  11.810 |   49.546 | 
     | MAC_inst_1/U70/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.012 |  11.822 |   49.558 | 
     | MAC_inst_1/U70/ZN         |   ^   | MAC_inst_1/n70          | AOI22_X1  | 0.221 |  12.043 |   49.780 | 
     | MAC_inst_1/U68/A1         |   ^   | MAC_inst_1/n70          | NAND2_X1  | 0.000 |  12.043 |   49.780 | 
     | MAC_inst_1/U68/ZN         |   v   | MAC_inst_1/n123         | NAND2_X1  | 0.052 |  12.095 |   49.831 | 
     | MAC_inst_1/op_2_reg_2_/D  |   v   | MAC_inst_1/n123         | DFF_X1    | 0.000 |  12.095 |   49.832 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.737 | 
     | MAC_inst_1/op_2_reg_2_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.737 | 
     +---------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin MAC_inst_1/op_2_reg_7_/CK 
Endpoint:   MAC_inst_1/op_2_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.168
+ Phase Shift                  50.000
= Required Time                49.832
- Arrival Time                 12.095
= Slack Time                   37.737
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.000 |   47.737 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.035 |   47.772 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.146 |  10.181 |   47.918 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.185 |   47.922 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.259 |  10.444 |   48.182 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.445 |   48.182 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.539 |   48.277 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.540 |   48.277 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.441 |  10.981 |   48.718 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  10.982 |   48.719 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.066 |  11.048 |   48.785 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.048 |   48.785 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.230 |  11.278 |   49.015 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.001 |  11.279 |   49.016 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.316 |  11.594 |   49.332 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.000 |  11.595 |   49.332 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.215 |  11.810 |   49.547 | 
     | MAC_inst_1/U27/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.011 |  11.821 |   49.558 | 
     | MAC_inst_1/U27/ZN         |   ^   | MAC_inst_1/n80          | AOI22_X1  | 0.221 |  12.042 |   49.779 | 
     | MAC_inst_1/U25/A1         |   ^   | MAC_inst_1/n80          | NAND2_X1  | 0.000 |  12.042 |   49.779 | 
     | MAC_inst_1/U25/ZN         |   v   | MAC_inst_1/n128         | NAND2_X1  | 0.053 |  12.095 |   49.832 | 
     | MAC_inst_1/op_2_reg_7_/D  |   v   | MAC_inst_1/n128         | DFF_X1    | 0.000 |  12.095 |   49.832 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.737 | 
     | MAC_inst_1/op_2_reg_7_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.737 | 
     +---------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin MAC_inst_1/op_1_reg_4_/CK 
Endpoint:   MAC_inst_1/op_1_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.169
+ Phase Shift                  50.000
= Required Time                49.831
- Arrival Time                 12.092
= Slack Time                   37.739
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.000 |   47.739 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.035 |   47.774 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.146 |  10.181 |   47.920 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.185 |   47.924 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.259 |  10.444 |   48.183 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.445 |   48.183 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.539 |   48.278 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.540 |   48.278 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.441 |  10.981 |   48.719 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  10.982 |   48.721 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.066 |  11.048 |   48.786 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.048 |   48.786 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.230 |  11.278 |   49.017 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.001 |  11.279 |   49.017 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.316 |  11.594 |   49.333 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.000 |  11.595 |   49.334 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.215 |  11.810 |   49.549 | 
     | MAC_inst_1/U55/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.010 |  11.820 |   49.558 | 
     | MAC_inst_1/U55/ZN         |   ^   | MAC_inst_1/n58          | AOI22_X1  | 0.219 |  12.038 |   49.777 | 
     | MAC_inst_1/U53/A1         |   ^   | MAC_inst_1/n58          | NAND2_X1  | 0.000 |  12.038 |   49.777 | 
     | MAC_inst_1/U53/ZN         |   v   | MAC_inst_1/n117         | NAND2_X1  | 0.054 |  12.092 |   49.831 | 
     | MAC_inst_1/op_1_reg_4_/D  |   v   | MAC_inst_1/n117         | DFF_X1    | 0.000 |  12.092 |   49.831 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.739 | 
     | MAC_inst_1/op_1_reg_4_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.739 | 
     +---------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin MAC_inst_1/op_2_reg_0_/CK 
Endpoint:   MAC_inst_1/op_2_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.166
+ Phase Shift                  50.000
= Required Time                49.834
- Arrival Time                 12.094
= Slack Time                   37.739
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.000 |   47.739 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.035 |   47.774 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.146 |  10.181 |   47.920 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.185 |   47.924 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.259 |  10.444 |   48.184 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.445 |   48.184 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.539 |   48.279 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.540 |   48.279 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.441 |  10.981 |   48.720 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  10.982 |   48.721 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.066 |  11.048 |   48.787 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.048 |   48.787 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.230 |  11.278 |   49.017 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.001 |  11.279 |   49.018 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.316 |  11.594 |   49.334 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.000 |  11.595 |   49.334 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.215 |  11.810 |   49.549 | 
     | MAC_inst_1/U64/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.012 |  11.822 |   49.561 | 
     | MAC_inst_1/U64/ZN         |   ^   | MAC_inst_1/n66          | AOI22_X1  | 0.220 |  12.042 |   49.781 | 
     | MAC_inst_1/U62/A1         |   ^   | MAC_inst_1/n66          | NAND2_X1  | 0.000 |  12.042 |   49.781 | 
     | MAC_inst_1/U62/ZN         |   v   | MAC_inst_1/n121         | NAND2_X1  | 0.052 |  12.094 |   49.833 | 
     | MAC_inst_1/op_2_reg_0_/D  |   v   | MAC_inst_1/n121         | DFF_X1    | 0.000 |  12.094 |   49.834 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.739 | 
     | MAC_inst_1/op_2_reg_0_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.739 | 
     +---------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin MAC_inst_1/op_1_reg_2_/CK 
Endpoint:   MAC_inst_1/op_1_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.166
+ Phase Shift                  50.000
= Required Time                49.834
- Arrival Time                 12.094
= Slack Time                   37.739
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.000 |   47.739 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.035 |   47.774 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.146 |  10.181 |   47.920 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.185 |   47.924 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.259 |  10.445 |   48.184 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.445 |   48.184 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.540 |   48.279 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.540 |   48.279 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.441 |  10.981 |   48.720 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  10.982 |   48.721 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.066 |  11.048 |   48.787 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.048 |   48.787 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.230 |  11.278 |   49.017 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.001 |  11.279 |   49.018 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.316 |  11.595 |   49.334 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.000 |  11.595 |   49.334 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.215 |  11.810 |   49.549 | 
     | MAC_inst_1/U49/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.008 |  11.818 |   49.558 | 
     | MAC_inst_1/U49/ZN         |   ^   | MAC_inst_1/n54          | AOI22_X1  | 0.221 |  12.040 |   49.779 | 
     | MAC_inst_1/U47/A1         |   ^   | MAC_inst_1/n54          | NAND2_X1  | 0.000 |  12.040 |   49.779 | 
     | MAC_inst_1/U47/ZN         |   v   | MAC_inst_1/n115         | NAND2_X1  | 0.054 |  12.094 |   49.833 | 
     | MAC_inst_1/op_1_reg_2_/D  |   v   | MAC_inst_1/n115         | DFF_X1    | 0.000 |  12.094 |   49.834 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.739 | 
     | MAC_inst_1/op_1_reg_2_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.739 | 
     +---------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin MAC_inst_1/op_1_reg_0_/CK 
Endpoint:   MAC_inst_1/op_1_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.167
+ Phase Shift                  50.000
= Required Time                49.833
- Arrival Time                 12.093
= Slack Time                   37.740
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.000 |   47.740 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.035 |   47.775 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.146 |  10.181 |   47.921 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.185 |   47.925 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.259 |  10.445 |   48.185 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.445 |   48.185 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.540 |   48.280 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.540 |   48.280 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.441 |  10.981 |   48.721 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  10.982 |   48.722 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.066 |  11.048 |   48.788 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.048 |   48.788 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.230 |  11.278 |   49.018 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.001 |  11.279 |   49.019 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.316 |  11.595 |   49.335 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.000 |  11.595 |   49.335 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.215 |  11.810 |   49.550 | 
     | MAC_inst_1/U43/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.009 |  11.819 |   49.560 | 
     | MAC_inst_1/U43/ZN         |   ^   | MAC_inst_1/n47          | AOI22_X1  | 0.221 |  12.040 |   49.781 | 
     | MAC_inst_1/U41/A1         |   ^   | MAC_inst_1/n47          | NAND2_X1  | 0.000 |  12.041 |   49.781 | 
     | MAC_inst_1/U41/ZN         |   v   | MAC_inst_1/n113         | NAND2_X1  | 0.052 |  12.093 |   49.833 | 
     | MAC_inst_1/op_1_reg_0_/D  |   v   | MAC_inst_1/n113         | DFF_X1    | 0.000 |  12.093 |   49.833 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.740 | 
     | MAC_inst_1/op_1_reg_0_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.740 | 
     +---------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin MAC_inst_1/op_1_reg_7_/CK 
Endpoint:   MAC_inst_1/op_1_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.166
+ Phase Shift                  50.000
= Required Time                49.834
- Arrival Time                 12.093
= Slack Time                   37.741
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.000 |   47.741 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.035 |   47.776 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.146 |  10.181 |   47.922 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.185 |   47.926 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.259 |  10.444 |   48.185 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.445 |   48.185 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.539 |   48.280 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.540 |   48.280 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.441 |  10.981 |   48.721 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  10.982 |   48.723 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.066 |  11.048 |   48.788 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.048 |   48.788 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.230 |  11.278 |   49.019 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.001 |  11.279 |   49.020 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.316 |  11.595 |   49.335 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.000 |  11.595 |   49.336 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.215 |  11.810 |   49.551 | 
     | MAC_inst_1/U40/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.008 |  11.818 |   49.559 | 
     | MAC_inst_1/U40/ZN         |   ^   | MAC_inst_1/n64          | AOI22_X1  | 0.221 |  12.038 |   49.779 | 
     | MAC_inst_1/U38/A1         |   ^   | MAC_inst_1/n64          | NAND2_X1  | 0.000 |  12.039 |   49.779 | 
     | MAC_inst_1/U38/ZN         |   v   | MAC_inst_1/n120         | NAND2_X1  | 0.054 |  12.093 |   49.833 | 
     | MAC_inst_1/op_1_reg_7_/D  |   v   | MAC_inst_1/n120         | DFF_X1    | 0.000 |  12.093 |   49.834 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.741 | 
     | MAC_inst_1/op_1_reg_7_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.741 | 
     +---------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin MAC_inst_1/op_2_reg_1_/CK 
Endpoint:   MAC_inst_1/op_2_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.166
+ Phase Shift                  50.000
= Required Time                49.834
- Arrival Time                 12.093
= Slack Time                   37.741
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.000 |   47.741 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.035 |   47.776 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.146 |  10.181 |   47.922 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.185 |   47.926 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.259 |  10.444 |   48.185 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.445 |   48.185 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.539 |   48.280 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.540 |   48.280 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.441 |  10.981 |   48.721 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  10.982 |   48.723 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.066 |  11.048 |   48.788 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.048 |   48.788 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.230 |  11.278 |   49.019 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.001 |  11.279 |   49.020 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.316 |  11.595 |   49.335 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.000 |  11.595 |   49.336 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.215 |  11.810 |   49.551 | 
     | MAC_inst_1/U67/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.011 |  11.821 |   49.562 | 
     | MAC_inst_1/U67/ZN         |   ^   | MAC_inst_1/n68          | AOI22_X1  | 0.219 |  12.040 |   49.781 | 
     | MAC_inst_1/U65/A1         |   ^   | MAC_inst_1/n68          | NAND2_X1  | 0.000 |  12.040 |   49.781 | 
     | MAC_inst_1/U65/ZN         |   v   | MAC_inst_1/n122         | NAND2_X1  | 0.052 |  12.093 |   49.834 | 
     | MAC_inst_1/op_2_reg_1_/D  |   v   | MAC_inst_1/n122         | DFF_X1    | 0.000 |  12.093 |   49.834 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.741 | 
     | MAC_inst_1/op_2_reg_1_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.741 | 
     +---------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin MAC_inst_1/op_1_reg_3_/CK 
Endpoint:   MAC_inst_1/op_1_reg_3_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.168
+ Phase Shift                  50.000
= Required Time                49.832
- Arrival Time                 12.091
= Slack Time                   37.741
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.000 |   47.741 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.035 |   47.776 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.146 |  10.181 |   47.922 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.185 |   47.926 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.259 |  10.444 |   48.185 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.445 |   48.185 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.539 |   48.280 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.540 |   48.281 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.441 |  10.981 |   48.722 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  10.982 |   48.723 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.066 |  11.048 |   48.788 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.048 |   48.788 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.230 |  11.278 |   49.019 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.001 |  11.279 |   49.020 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.316 |  11.595 |   49.335 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.000 |  11.595 |   49.336 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.215 |  11.810 |   49.551 | 
     | MAC_inst_1/U52/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.010 |  11.820 |   49.561 | 
     | MAC_inst_1/U52/ZN         |   ^   | MAC_inst_1/n56          | AOI22_X1  | 0.220 |  12.039 |   49.780 | 
     | MAC_inst_1/U50/A1         |   ^   | MAC_inst_1/n56          | NAND2_X1  | 0.000 |  12.040 |   49.780 | 
     | MAC_inst_1/U50/ZN         |   v   | MAC_inst_1/n116         | NAND2_X1  | 0.052 |  12.091 |   49.832 | 
     | MAC_inst_1/op_1_reg_3_/D  |   v   | MAC_inst_1/n116         | DFF_X1    | 0.000 |  12.091 |   49.832 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.741 | 
     | MAC_inst_1/op_1_reg_3_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.741 | 
     +---------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin MAC_inst_1/op_2_reg_4_/CK 
Endpoint:   MAC_inst_1/op_2_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.166
+ Phase Shift                  50.000
= Required Time                49.834
- Arrival Time                 12.093
= Slack Time                   37.741
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.000 |   47.741 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.035 |   47.776 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.146 |  10.181 |   47.922 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.185 |   47.926 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.259 |  10.444 |   48.186 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.445 |   48.186 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.539 |   48.281 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.540 |   48.281 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.441 |  10.981 |   48.722 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  10.982 |   48.723 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.066 |  11.048 |   48.789 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.048 |   48.789 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.230 |  11.278 |   49.019 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.001 |  11.279 |   49.020 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.316 |  11.594 |   49.336 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.000 |  11.595 |   49.336 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.215 |  11.810 |   49.551 | 
     | MAC_inst_1/U76/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.012 |  11.821 |   49.563 | 
     | MAC_inst_1/U76/ZN         |   ^   | MAC_inst_1/n74          | AOI22_X1  | 0.220 |  12.041 |   49.782 | 
     | MAC_inst_1/U74/A1         |   ^   | MAC_inst_1/n74          | NAND2_X1  | 0.000 |  12.041 |   49.782 | 
     | MAC_inst_1/U74/ZN         |   v   | MAC_inst_1/n125         | NAND2_X1  | 0.052 |  12.093 |   49.834 | 
     | MAC_inst_1/op_2_reg_4_/D  |   v   | MAC_inst_1/n125         | DFF_X1    | 0.000 |  12.093 |   49.834 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.741 | 
     | MAC_inst_1/op_2_reg_4_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.741 | 
     +---------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin MAC_inst_1/op_2_reg_5_/CK 
Endpoint:   MAC_inst_1/op_2_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.166
+ Phase Shift                  50.000
= Required Time                49.834
- Arrival Time                 12.092
= Slack Time                   37.741
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.000 |   47.741 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.035 |   47.776 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.146 |  10.181 |   47.922 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.185 |   47.926 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.259 |  10.444 |   48.186 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.445 |   48.186 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.539 |   48.281 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.540 |   48.281 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.441 |  10.981 |   48.722 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  10.982 |   48.723 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.066 |  11.048 |   48.789 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.048 |   48.789 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.230 |  11.278 |   49.019 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.001 |  11.279 |   49.020 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.316 |  11.595 |   49.336 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.000 |  11.595 |   49.336 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.215 |  11.810 |   49.551 | 
     | MAC_inst_1/U79/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.011 |  11.821 |   49.562 | 
     | MAC_inst_1/U79/ZN         |   ^   | MAC_inst_1/n76          | AOI22_X1  | 0.219 |  12.040 |   49.782 | 
     | MAC_inst_1/U77/A1         |   ^   | MAC_inst_1/n76          | NAND2_X1  | 0.000 |  12.041 |   49.782 | 
     | MAC_inst_1/U77/ZN         |   v   | MAC_inst_1/n126         | NAND2_X1  | 0.052 |  12.092 |   49.834 | 
     | MAC_inst_1/op_2_reg_5_/D  |   v   | MAC_inst_1/n126         | DFF_X1    | 0.000 |  12.092 |   49.834 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.741 | 
     | MAC_inst_1/op_2_reg_5_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.741 | 
     +---------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin MAC_inst_1/op_2_reg_3_/CK 
Endpoint:   MAC_inst_1/op_2_reg_3_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.166
+ Phase Shift                  50.000
= Required Time                49.834
- Arrival Time                 12.091
= Slack Time                   37.743
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.000 |   47.743 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.035 |   47.777 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.146 |  10.181 |   47.923 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.185 |   47.928 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.259 |  10.444 |   48.187 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.445 |   48.187 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.539 |   48.282 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.540 |   48.282 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.441 |  10.981 |   48.723 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  10.982 |   48.724 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.066 |  11.048 |   48.790 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.048 |   48.790 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.230 |  11.278 |   49.021 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.001 |  11.279 |   49.021 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.316 |  11.595 |   49.337 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.000 |  11.595 |   49.337 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.215 |  11.810 |   49.552 | 
     | MAC_inst_1/U73/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.012 |  11.822 |   49.564 | 
     | MAC_inst_1/U73/ZN         |   ^   | MAC_inst_1/n72          | AOI22_X1  | 0.217 |  12.038 |   49.781 | 
     | MAC_inst_1/U71/A1         |   ^   | MAC_inst_1/n72          | NAND2_X1  | 0.000 |  12.038 |   49.781 | 
     | MAC_inst_1/U71/ZN         |   v   | MAC_inst_1/n124         | NAND2_X1  | 0.053 |  12.091 |   49.833 | 
     | MAC_inst_1/op_2_reg_3_/D  |   v   | MAC_inst_1/n124         | DFF_X1    | 0.000 |  12.091 |   49.834 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.743 | 
     | MAC_inst_1/op_2_reg_3_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.743 | 
     +---------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin MAC_inst_1/op_1_reg_1_/CK 
Endpoint:   MAC_inst_1/op_1_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.166
+ Phase Shift                  50.000
= Required Time                49.834
- Arrival Time                 12.091
= Slack Time                   37.743
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.000 |   47.743 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.035 |   47.777 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.146 |  10.181 |   47.923 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.185 |   47.928 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.259 |  10.444 |   48.187 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.445 |   48.187 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.539 |   48.282 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.540 |   48.282 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.441 |  10.981 |   48.723 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  10.982 |   48.725 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.066 |  11.048 |   48.790 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.048 |   48.790 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.230 |  11.278 |   49.021 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.001 |  11.279 |   49.021 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.316 |  11.594 |   49.337 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.000 |  11.595 |   49.338 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.215 |  11.810 |   49.553 | 
     | MAC_inst_1/U46/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.007 |  11.817 |   49.560 | 
     | MAC_inst_1/U46/ZN         |   ^   | MAC_inst_1/n52          | AOI22_X1  | 0.220 |  12.038 |   49.780 | 
     | MAC_inst_1/U44/A1         |   ^   | MAC_inst_1/n52          | NAND2_X1  | 0.000 |  12.038 |   49.781 | 
     | MAC_inst_1/U44/ZN         |   v   | MAC_inst_1/n114         | NAND2_X1  | 0.053 |  12.091 |   49.834 | 
     | MAC_inst_1/op_1_reg_1_/D  |   v   | MAC_inst_1/n114         | DFF_X1    | 0.000 |  12.091 |   49.834 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.743 | 
     | MAC_inst_1/op_1_reg_1_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.743 | 
     +---------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin MAC_inst_3/op_1_reg_2_/CK 
Endpoint:   MAC_inst_3/op_1_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.169
+ Phase Shift                  50.000
= Required Time                49.831
- Arrival Time                 12.088
= Slack Time                   37.743
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.743 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.778 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.924 | 
     | MAC_inst_3/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.184 |   47.927 | 
     | MAC_inst_3/U9/ZN           |   ^   | MAC_inst_3/n171          | NOR3_X1   | 0.264 |  10.449 |   48.192 | 
     | MAC_inst_3/U12/A1          |   ^   | MAC_inst_3/n171          | NAND2_X1  | 0.000 |  10.449 |   48.192 | 
     | MAC_inst_3/U12/ZN          |   v   | MAC_inst_3/n174          | NAND2_X1  | 0.095 |  10.544 |   48.287 | 
     | MAC_inst_3/U8/A1           |   v   | MAC_inst_3/n174          | NOR2_X2   | 0.000 |  10.545 |   48.287 | 
     | MAC_inst_3/U8/ZN           |   ^   | MAC_inst_3/n207          | NOR2_X2   | 0.427 |  10.971 |   48.714 | 
     | MAC_inst_3/U82/A3          |   ^   | MAC_inst_3/n207          | NOR3_X1   | 0.001 |  10.973 |   48.716 | 
     | MAC_inst_3/U82/ZN          |   v   | MAC_inst_3/n211          | NOR3_X1   | 0.065 |  11.038 |   48.781 | 
     | MAC_inst_3/FE_OFC13_n211/A |   v   | MAC_inst_3/n211          | CLKBUF_X1 | 0.000 |  11.038 |   48.781 | 
     | MAC_inst_3/FE_OFC13_n211/Z |   v   | MAC_inst_3/FE_OFN13_n211 | CLKBUF_X1 | 0.234 |  11.272 |   49.015 | 
     | MAC_inst_3/U5/A3           |   v   | MAC_inst_3/FE_OFN13_n211 | NAND3_X1  | 0.000 |  11.272 |   49.015 | 
     | MAC_inst_3/U5/ZN           |   ^   | MAC_inst_3/n212          | NAND3_X1  | 0.327 |  11.599 |   49.342 | 
     | MAC_inst_3/U4/A            |   ^   | MAC_inst_3/n212          | INV_X1    | 0.001 |  11.600 |   49.343 | 
     | MAC_inst_3/U4/ZN           |   v   | MAC_inst_3/n27           | INV_X1    | 0.210 |  11.810 |   49.553 | 
     | MAC_inst_3/U49/B2          |   v   | MAC_inst_3/n27           | AOI22_X1  | 0.004 |  11.815 |   49.558 | 
     | MAC_inst_3/U49/ZN          |   ^   | MAC_inst_3/n203          | AOI22_X1  | 0.218 |  12.032 |   49.775 | 
     | MAC_inst_3/U47/A1          |   ^   | MAC_inst_3/n203          | NAND2_X1  | 0.000 |  12.032 |   49.775 | 
     | MAC_inst_3/U47/ZN          |   v   | MAC_inst_3/n142          | NAND2_X1  | 0.055 |  12.088 |   49.830 | 
     | MAC_inst_3/op_1_reg_2_/D   |   v   | MAC_inst_3/n142          | DFF_X1    | 0.000 |  12.088 |   49.831 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.743 | 
     | MAC_inst_3/op_1_reg_2_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.743 | 
     +---------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin MAC_inst_3/op_1_reg_6_/CK 
Endpoint:   MAC_inst_3/op_1_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.169
+ Phase Shift                  50.000
= Required Time                49.831
- Arrival Time                 12.087
= Slack Time                   37.744
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.744 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.779 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.925 | 
     | MAC_inst_3/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.184 |   47.929 | 
     | MAC_inst_3/U9/ZN           |   ^   | MAC_inst_3/n171          | NOR3_X1   | 0.264 |  10.449 |   48.193 | 
     | MAC_inst_3/U12/A1          |   ^   | MAC_inst_3/n171          | NAND2_X1  | 0.000 |  10.449 |   48.193 | 
     | MAC_inst_3/U12/ZN          |   v   | MAC_inst_3/n174          | NAND2_X1  | 0.095 |  10.544 |   48.288 | 
     | MAC_inst_3/U8/A1           |   v   | MAC_inst_3/n174          | NOR2_X2   | 0.000 |  10.545 |   48.289 | 
     | MAC_inst_3/U8/ZN           |   ^   | MAC_inst_3/n207          | NOR2_X2   | 0.427 |  10.971 |   48.715 | 
     | MAC_inst_3/U82/A3          |   ^   | MAC_inst_3/n207          | NOR3_X1   | 0.001 |  10.973 |   48.717 | 
     | MAC_inst_3/U82/ZN          |   v   | MAC_inst_3/n211          | NOR3_X1   | 0.065 |  11.038 |   48.782 | 
     | MAC_inst_3/FE_OFC13_n211/A |   v   | MAC_inst_3/n211          | CLKBUF_X1 | 0.000 |  11.038 |   48.782 | 
     | MAC_inst_3/FE_OFC13_n211/Z |   v   | MAC_inst_3/FE_OFN13_n211 | CLKBUF_X1 | 0.234 |  11.272 |   49.016 | 
     | MAC_inst_3/U5/A3           |   v   | MAC_inst_3/FE_OFN13_n211 | NAND3_X1  | 0.000 |  11.272 |   49.016 | 
     | MAC_inst_3/U5/ZN           |   ^   | MAC_inst_3/n212          | NAND3_X1  | 0.327 |  11.599 |   49.343 | 
     | MAC_inst_3/U4/A            |   ^   | MAC_inst_3/n212          | INV_X1    | 0.001 |  11.600 |   49.344 | 
     | MAC_inst_3/U4/ZN           |   v   | MAC_inst_3/n27           | INV_X1    | 0.210 |  11.810 |   49.555 | 
     | MAC_inst_3/U61/B2          |   v   | MAC_inst_3/n27           | AOI22_X1  | 0.005 |  11.815 |   49.559 | 
     | MAC_inst_3/U61/ZN          |   ^   | MAC_inst_3/n195          | AOI22_X1  | 0.216 |  12.031 |   49.776 | 
     | MAC_inst_3/U59/A1          |   ^   | MAC_inst_3/n195          | NAND2_X1  | 0.000 |  12.032 |   49.776 | 
     | MAC_inst_3/U59/ZN          |   v   | MAC_inst_3/n138          | NAND2_X1  | 0.055 |  12.087 |   49.831 | 
     | MAC_inst_3/op_1_reg_6_/D   |   v   | MAC_inst_3/n138          | DFF_X1    | 0.000 |  12.087 |   49.831 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.744 | 
     | MAC_inst_3/op_1_reg_6_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.744 | 
     +---------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin MAC_inst_1/op_1_reg_6_/CK 
Endpoint:   MAC_inst_1/op_1_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.167
+ Phase Shift                  50.000
= Required Time                49.833
- Arrival Time                 12.089
= Slack Time                   37.745
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.000 |   47.745 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.035 |   47.780 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.146 |  10.181 |   47.926 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.185 |   47.930 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.259 |  10.445 |   48.189 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.445 |   48.189 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.540 |   48.284 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.540 |   48.285 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.441 |  10.981 |   48.726 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  10.982 |   48.727 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.066 |  11.048 |   48.792 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.048 |   48.792 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.230 |  11.278 |   49.023 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.001 |  11.279 |   49.024 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.316 |  11.595 |   49.339 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.000 |  11.595 |   49.340 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.215 |  11.810 |   49.555 | 
     | MAC_inst_1/U61/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.006 |  11.816 |   49.560 | 
     | MAC_inst_1/U61/ZN         |   ^   | MAC_inst_1/n62          | AOI22_X1  | 0.219 |  12.034 |   49.779 | 
     | MAC_inst_1/U59/A1         |   ^   | MAC_inst_1/n62          | NAND2_X1  | 0.000 |  12.034 |   49.779 | 
     | MAC_inst_1/U59/ZN         |   v   | MAC_inst_1/n119         | NAND2_X1  | 0.054 |  12.088 |   49.833 | 
     | MAC_inst_1/op_1_reg_6_/D  |   v   | MAC_inst_1/n119         | DFF_X1    | 0.000 |  12.089 |   49.833 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.745 | 
     | MAC_inst_1/op_1_reg_6_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.745 | 
     +---------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin MAC_inst_3/op_1_reg_7_/CK 
Endpoint:   MAC_inst_3/op_1_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.169
+ Phase Shift                  50.000
= Required Time                49.831
- Arrival Time                 12.086
= Slack Time                   37.745
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.746 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.780 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.926 | 
     | MAC_inst_3/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.184 |   47.930 | 
     | MAC_inst_3/U9/ZN           |   ^   | MAC_inst_3/n171          | NOR3_X1   | 0.264 |  10.449 |   48.194 | 
     | MAC_inst_3/U12/A1          |   ^   | MAC_inst_3/n171          | NAND2_X1  | 0.000 |  10.449 |   48.195 | 
     | MAC_inst_3/U12/ZN          |   v   | MAC_inst_3/n174          | NAND2_X1  | 0.095 |  10.544 |   48.290 | 
     | MAC_inst_3/U8/A1           |   v   | MAC_inst_3/n174          | NOR2_X2   | 0.000 |  10.545 |   48.290 | 
     | MAC_inst_3/U8/ZN           |   ^   | MAC_inst_3/n207          | NOR2_X2   | 0.427 |  10.971 |   48.717 | 
     | MAC_inst_3/U82/A3          |   ^   | MAC_inst_3/n207          | NOR3_X1   | 0.001 |  10.973 |   48.718 | 
     | MAC_inst_3/U82/ZN          |   v   | MAC_inst_3/n211          | NOR3_X1   | 0.065 |  11.038 |   48.783 | 
     | MAC_inst_3/FE_OFC13_n211/A |   v   | MAC_inst_3/n211          | CLKBUF_X1 | 0.000 |  11.038 |   48.783 | 
     | MAC_inst_3/FE_OFC13_n211/Z |   v   | MAC_inst_3/FE_OFN13_n211 | CLKBUF_X1 | 0.234 |  11.272 |   49.017 | 
     | MAC_inst_3/U5/A3           |   v   | MAC_inst_3/FE_OFN13_n211 | NAND3_X1  | 0.000 |  11.272 |   49.018 | 
     | MAC_inst_3/U5/ZN           |   ^   | MAC_inst_3/n212          | NAND3_X1  | 0.327 |  11.599 |   49.345 | 
     | MAC_inst_3/U4/A            |   ^   | MAC_inst_3/n212          | INV_X1    | 0.001 |  11.600 |   49.346 | 
     | MAC_inst_3/U4/ZN           |   v   | MAC_inst_3/n27           | INV_X1    | 0.210 |  11.810 |   49.556 | 
     | MAC_inst_3/U40/B2          |   v   | MAC_inst_3/n27           | AOI22_X1  | 0.004 |  11.815 |   49.560 | 
     | MAC_inst_3/U40/ZN          |   ^   | MAC_inst_3/n193          | AOI22_X1  | 0.217 |  12.032 |   49.777 | 
     | MAC_inst_3/U38/A1          |   ^   | MAC_inst_3/n193          | NAND2_X1  | 0.000 |  12.032 |   49.778 | 
     | MAC_inst_3/U38/ZN          |   v   | MAC_inst_3/n137          | NAND2_X1  | 0.053 |  12.085 |   49.831 | 
     | MAC_inst_3/op_1_reg_7_/D   |   v   | MAC_inst_3/n137          | DFF_X1    | 0.000 |  12.086 |   49.831 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.745 | 
     | MAC_inst_3/op_1_reg_7_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.745 | 
     +---------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin MAC_inst_3/op_2_reg_2_/CK 
Endpoint:   MAC_inst_3/op_2_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.167
+ Phase Shift                  50.000
= Required Time                49.833
- Arrival Time                 12.087
= Slack Time                   37.747
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.747 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.781 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.927 | 
     | MAC_inst_3/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.184 |   47.931 | 
     | MAC_inst_3/U9/ZN           |   ^   | MAC_inst_3/n171          | NOR3_X1   | 0.264 |  10.449 |   48.195 | 
     | MAC_inst_3/U12/A1          |   ^   | MAC_inst_3/n171          | NAND2_X1  | 0.000 |  10.449 |   48.196 | 
     | MAC_inst_3/U12/ZN          |   v   | MAC_inst_3/n174          | NAND2_X1  | 0.095 |  10.544 |   48.291 | 
     | MAC_inst_3/U8/A1           |   v   | MAC_inst_3/n174          | NOR2_X2   | 0.000 |  10.545 |   48.291 | 
     | MAC_inst_3/U8/ZN           |   ^   | MAC_inst_3/n207          | NOR2_X2   | 0.427 |  10.971 |   48.718 | 
     | MAC_inst_3/U82/A3          |   ^   | MAC_inst_3/n207          | NOR3_X1   | 0.001 |  10.973 |   48.719 | 
     | MAC_inst_3/U82/ZN          |   v   | MAC_inst_3/n211          | NOR3_X1   | 0.065 |  11.038 |   48.785 | 
     | MAC_inst_3/FE_OFC13_n211/A |   v   | MAC_inst_3/n211          | CLKBUF_X1 | 0.000 |  11.038 |   48.785 | 
     | MAC_inst_3/FE_OFC13_n211/Z |   v   | MAC_inst_3/FE_OFN13_n211 | CLKBUF_X1 | 0.234 |  11.272 |   49.018 | 
     | MAC_inst_3/U5/A3           |   v   | MAC_inst_3/FE_OFN13_n211 | NAND3_X1  | 0.000 |  11.272 |   49.019 | 
     | MAC_inst_3/U5/ZN           |   ^   | MAC_inst_3/n212          | NAND3_X1  | 0.327 |  11.599 |   49.346 | 
     | MAC_inst_3/U4/A            |   ^   | MAC_inst_3/n212          | INV_X1    | 0.001 |  11.600 |   49.347 | 
     | MAC_inst_3/U4/ZN           |   v   | MAC_inst_3/n27           | INV_X1    | 0.210 |  11.810 |   49.557 | 
     | MAC_inst_3/U70/B2          |   v   | MAC_inst_3/n27           | AOI22_X1  | 0.003 |  11.814 |   49.560 | 
     | MAC_inst_3/U70/ZN          |   ^   | MAC_inst_3/n187          | AOI22_X1  | 0.220 |  12.034 |   49.780 | 
     | MAC_inst_3/U68/A1          |   ^   | MAC_inst_3/n187          | NAND2_X1  | 0.000 |  12.034 |   49.780 | 
     | MAC_inst_3/U68/ZN          |   v   | MAC_inst_3/n134          | NAND2_X1  | 0.053 |  12.087 |   49.833 | 
     | MAC_inst_3/op_2_reg_2_/D   |   v   | MAC_inst_3/n134          | DFF_X1    | 0.000 |  12.087 |   49.833 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.747 | 
     | MAC_inst_3/op_2_reg_2_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.747 | 
     +---------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin MAC_inst_3/op_1_reg_4_/CK 
Endpoint:   MAC_inst_3/op_1_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.168
+ Phase Shift                  50.000
= Required Time                49.832
- Arrival Time                 12.086
= Slack Time                   37.747
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.747 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.782 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.928 | 
     | MAC_inst_3/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.184 |   47.931 | 
     | MAC_inst_3/U9/ZN           |   ^   | MAC_inst_3/n171          | NOR3_X1   | 0.264 |  10.449 |   48.196 | 
     | MAC_inst_3/U12/A1          |   ^   | MAC_inst_3/n171          | NAND2_X1  | 0.000 |  10.449 |   48.196 | 
     | MAC_inst_3/U12/ZN          |   v   | MAC_inst_3/n174          | NAND2_X1  | 0.095 |  10.544 |   48.291 | 
     | MAC_inst_3/U8/A1           |   v   | MAC_inst_3/n174          | NOR2_X2   | 0.000 |  10.544 |   48.291 | 
     | MAC_inst_3/U8/ZN           |   ^   | MAC_inst_3/n207          | NOR2_X2   | 0.427 |  10.971 |   48.718 | 
     | MAC_inst_3/U82/A3          |   ^   | MAC_inst_3/n207          | NOR3_X1   | 0.001 |  10.973 |   48.719 | 
     | MAC_inst_3/U82/ZN          |   v   | MAC_inst_3/n211          | NOR3_X1   | 0.065 |  11.038 |   48.785 | 
     | MAC_inst_3/FE_OFC13_n211/A |   v   | MAC_inst_3/n211          | CLKBUF_X1 | 0.000 |  11.038 |   48.785 | 
     | MAC_inst_3/FE_OFC13_n211/Z |   v   | MAC_inst_3/FE_OFN13_n211 | CLKBUF_X1 | 0.234 |  11.272 |   49.018 | 
     | MAC_inst_3/U5/A3           |   v   | MAC_inst_3/FE_OFN13_n211 | NAND3_X1  | 0.000 |  11.272 |   49.019 | 
     | MAC_inst_3/U5/ZN           |   ^   | MAC_inst_3/n212          | NAND3_X1  | 0.327 |  11.599 |   49.346 | 
     | MAC_inst_3/U4/A            |   ^   | MAC_inst_3/n212          | INV_X1    | 0.001 |  11.600 |   49.347 | 
     | MAC_inst_3/U4/ZN           |   v   | MAC_inst_3/n27           | INV_X1    | 0.210 |  11.810 |   49.557 | 
     | MAC_inst_3/U55/B2          |   v   | MAC_inst_3/n27           | AOI22_X1  | 0.004 |  11.815 |   49.561 | 
     | MAC_inst_3/U55/ZN          |   ^   | MAC_inst_3/n199          | AOI22_X1  | 0.217 |  12.032 |   49.779 | 
     | MAC_inst_3/U53/A1          |   ^   | MAC_inst_3/n199          | NAND2_X1  | 0.000 |  12.032 |   49.779 | 
     | MAC_inst_3/U53/ZN          |   v   | MAC_inst_3/n140          | NAND2_X1  | 0.054 |  12.086 |   49.832 | 
     | MAC_inst_3/op_1_reg_4_/D   |   v   | MAC_inst_3/n140          | DFF_X1    | 0.000 |  12.086 |   49.832 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.747 | 
     | MAC_inst_3/op_1_reg_4_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.747 | 
     +---------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin MAC_inst_3/op_2_reg_4_/CK 
Endpoint:   MAC_inst_3/op_2_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.168
+ Phase Shift                  50.000
= Required Time                49.832
- Arrival Time                 12.085
= Slack Time                   37.747
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.747 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.782 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.928 | 
     | MAC_inst_3/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.184 |   47.932 | 
     | MAC_inst_3/U9/ZN           |   ^   | MAC_inst_3/n171          | NOR3_X1   | 0.264 |  10.449 |   48.196 | 
     | MAC_inst_3/U12/A1          |   ^   | MAC_inst_3/n171          | NAND2_X1  | 0.000 |  10.449 |   48.196 | 
     | MAC_inst_3/U12/ZN          |   v   | MAC_inst_3/n174          | NAND2_X1  | 0.095 |  10.544 |   48.292 | 
     | MAC_inst_3/U8/A1           |   v   | MAC_inst_3/n174          | NOR2_X2   | 0.000 |  10.545 |   48.292 | 
     | MAC_inst_3/U8/ZN           |   ^   | MAC_inst_3/n207          | NOR2_X2   | 0.427 |  10.971 |   48.719 | 
     | MAC_inst_3/U82/A3          |   ^   | MAC_inst_3/n207          | NOR3_X1   | 0.001 |  10.973 |   48.720 | 
     | MAC_inst_3/U82/ZN          |   v   | MAC_inst_3/n211          | NOR3_X1   | 0.065 |  11.038 |   48.785 | 
     | MAC_inst_3/FE_OFC13_n211/A |   v   | MAC_inst_3/n211          | CLKBUF_X1 | 0.000 |  11.038 |   48.785 | 
     | MAC_inst_3/FE_OFC13_n211/Z |   v   | MAC_inst_3/FE_OFN13_n211 | CLKBUF_X1 | 0.234 |  11.272 |   49.019 | 
     | MAC_inst_3/U5/A3           |   v   | MAC_inst_3/FE_OFN13_n211 | NAND3_X1  | 0.000 |  11.272 |   49.019 | 
     | MAC_inst_3/U5/ZN           |   ^   | MAC_inst_3/n212          | NAND3_X1  | 0.327 |  11.599 |   49.347 | 
     | MAC_inst_3/U4/A            |   ^   | MAC_inst_3/n212          | INV_X1    | 0.001 |  11.600 |   49.348 | 
     | MAC_inst_3/U4/ZN           |   v   | MAC_inst_3/n27           | INV_X1    | 0.210 |  11.810 |   49.558 | 
     | MAC_inst_3/U76/B2          |   v   | MAC_inst_3/n27           | AOI22_X1  | 0.001 |  11.812 |   49.559 | 
     | MAC_inst_3/U76/ZN          |   ^   | MAC_inst_3/n183          | AOI22_X1  | 0.220 |  12.032 |   49.779 | 
     | MAC_inst_3/U74/A1          |   ^   | MAC_inst_3/n183          | NAND2_X1  | 0.000 |  12.032 |   49.780 | 
     | MAC_inst_3/U74/ZN          |   v   | MAC_inst_3/n132          | NAND2_X1  | 0.053 |  12.085 |   49.832 | 
     | MAC_inst_3/op_2_reg_4_/D   |   v   | MAC_inst_3/n132          | DFF_X1    | 0.000 |  12.085 |   49.832 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.747 | 
     | MAC_inst_3/op_2_reg_4_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.747 | 
     +---------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin MAC_inst_1/op_2_reg_6_/CK 
Endpoint:   MAC_inst_1/op_2_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.167
+ Phase Shift                  50.000
= Required Time                49.833
- Arrival Time                 12.085
= Slack Time                   37.748
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.000 |   47.747 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.035 |   47.782 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.146 |  10.181 |   47.928 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.185 |   47.932 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.259 |  10.444 |   48.192 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.445 |   48.192 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.539 |   48.287 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.540 |   48.287 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.441 |  10.981 |   48.728 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  10.982 |   48.729 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.066 |  11.048 |   48.795 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.048 |   48.795 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.230 |  11.278 |   49.025 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.001 |  11.279 |   49.026 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.316 |  11.594 |   49.342 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.000 |  11.595 |   49.342 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.215 |  11.810 |   49.557 | 
     | MAC_inst_1/U83/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.001 |  11.811 |   49.558 | 
     | MAC_inst_1/U83/ZN         |   ^   | MAC_inst_1/n78          | AOI22_X1  | 0.221 |  12.032 |   49.779 | 
     | MAC_inst_1/U80/A1         |   ^   | MAC_inst_1/n78          | NAND2_X1  | 0.000 |  12.032 |   49.779 | 
     | MAC_inst_1/U80/ZN         |   v   | MAC_inst_1/n127         | NAND2_X1  | 0.053 |  12.085 |   49.833 | 
     | MAC_inst_1/op_2_reg_6_/D  |   v   | MAC_inst_1/n127         | DFF_X1    | 0.000 |  12.085 |   49.833 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.748 | 
     | MAC_inst_1/op_2_reg_6_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.748 | 
     +---------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin MAC_inst_3/op_1_reg_0_/CK 
Endpoint:   MAC_inst_3/op_1_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.167
+ Phase Shift                  50.000
= Required Time                49.833
- Arrival Time                 12.085
= Slack Time                   37.748
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.748 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.783 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.929 | 
     | MAC_inst_3/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.184 |   47.932 | 
     | MAC_inst_3/U9/ZN           |   ^   | MAC_inst_3/n171          | NOR3_X1   | 0.264 |  10.449 |   48.197 | 
     | MAC_inst_3/U12/A1          |   ^   | MAC_inst_3/n171          | NAND2_X1  | 0.000 |  10.449 |   48.197 | 
     | MAC_inst_3/U12/ZN          |   v   | MAC_inst_3/n174          | NAND2_X1  | 0.095 |  10.544 |   48.292 | 
     | MAC_inst_3/U8/A1           |   v   | MAC_inst_3/n174          | NOR2_X2   | 0.000 |  10.544 |   48.292 | 
     | MAC_inst_3/U8/ZN           |   ^   | MAC_inst_3/n207          | NOR2_X2   | 0.427 |  10.971 |   48.719 | 
     | MAC_inst_3/U82/A3          |   ^   | MAC_inst_3/n207          | NOR3_X1   | 0.001 |  10.973 |   48.721 | 
     | MAC_inst_3/U82/ZN          |   v   | MAC_inst_3/n211          | NOR3_X1   | 0.065 |  11.038 |   48.786 | 
     | MAC_inst_3/FE_OFC13_n211/A |   v   | MAC_inst_3/n211          | CLKBUF_X1 | 0.000 |  11.038 |   48.786 | 
     | MAC_inst_3/FE_OFC13_n211/Z |   v   | MAC_inst_3/FE_OFN13_n211 | CLKBUF_X1 | 0.234 |  11.272 |   49.019 | 
     | MAC_inst_3/U5/A3           |   v   | MAC_inst_3/FE_OFN13_n211 | NAND3_X1  | 0.000 |  11.272 |   49.020 | 
     | MAC_inst_3/U5/ZN           |   ^   | MAC_inst_3/n212          | NAND3_X1  | 0.327 |  11.599 |   49.347 | 
     | MAC_inst_3/U4/A            |   ^   | MAC_inst_3/n212          | INV_X1    | 0.001 |  11.600 |   49.348 | 
     | MAC_inst_3/U4/ZN           |   v   | MAC_inst_3/n27           | INV_X1    | 0.210 |  11.810 |   49.558 | 
     | MAC_inst_3/U43/B2          |   v   | MAC_inst_3/n27           | AOI22_X1  | 0.005 |  11.815 |   49.563 | 
     | MAC_inst_3/U43/ZN          |   ^   | MAC_inst_3/n210          | AOI22_X1  | 0.217 |  12.032 |   49.780 | 
     | MAC_inst_3/U41/A1          |   ^   | MAC_inst_3/n210          | NAND2_X1  | 0.000 |  12.032 |   49.780 | 
     | MAC_inst_3/U41/ZN          |   v   | MAC_inst_3/n144          | NAND2_X1  | 0.053 |  12.085 |   49.833 | 
     | MAC_inst_3/op_1_reg_0_/D   |   v   | MAC_inst_3/n144          | DFF_X1    | 0.000 |  12.085 |   49.833 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.748 | 
     | MAC_inst_3/op_1_reg_0_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.748 | 
     +---------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin CONFIG_inst/h_2_reg_6_/CK 
Endpoint:   CONFIG_inst/h_2_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.193
+ Phase Shift                  50.000
= Required Time                49.807
- Arrival Time                 12.058
= Slack Time                   37.749
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.000 |   47.749 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.001 |   47.750 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.157 |  10.157 |   47.906 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.002 |  10.160 |   47.909 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.219 |  10.378 |   48.127 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.001 |  10.379 |   48.128 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.326 |  10.705 |   48.454 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.045 |  10.751 |   48.500 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.146 |  10.897 |   48.646 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  10.897 |   48.646 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.435 |  11.331 |   49.081 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.005 |  11.336 |   49.085 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.537 |  11.873 |   49.623 | 
     | CONFIG_inst/U37/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.030 |  11.904 |   49.653 | 
     | CONFIG_inst/U37/ZN          |   v   | CONFIG_inst/n254          | OAI221_X1 | 0.154 |  12.058 |   49.807 | 
     | CONFIG_inst/h_2_reg_6_/D    |   v   | CONFIG_inst/n254          | DFF_X1    | 0.000 |  12.058 |   49.807 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.749 | 
     | CONFIG_inst/h_2_reg_6_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.749 | 
     +---------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin MAC_inst_3/op_2_reg_5_/CK 
Endpoint:   MAC_inst_3/op_2_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.168
+ Phase Shift                  50.000
= Required Time                49.832
- Arrival Time                 12.082
= Slack Time                   37.750
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.750 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.784 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.930 | 
     | MAC_inst_3/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.184 |   47.934 | 
     | MAC_inst_3/U9/ZN           |   ^   | MAC_inst_3/n171          | NOR3_X1   | 0.264 |  10.449 |   48.199 | 
     | MAC_inst_3/U12/A1          |   ^   | MAC_inst_3/n171          | NAND2_X1  | 0.000 |  10.449 |   48.199 | 
     | MAC_inst_3/U12/ZN          |   v   | MAC_inst_3/n174          | NAND2_X1  | 0.095 |  10.544 |   48.294 | 
     | MAC_inst_3/U8/A1           |   v   | MAC_inst_3/n174          | NOR2_X2   | 0.000 |  10.545 |   48.294 | 
     | MAC_inst_3/U8/ZN           |   ^   | MAC_inst_3/n207          | NOR2_X2   | 0.427 |  10.971 |   48.721 | 
     | MAC_inst_3/U82/A3          |   ^   | MAC_inst_3/n207          | NOR3_X1   | 0.001 |  10.973 |   48.722 | 
     | MAC_inst_3/U82/ZN          |   v   | MAC_inst_3/n211          | NOR3_X1   | 0.065 |  11.038 |   48.788 | 
     | MAC_inst_3/FE_OFC13_n211/A |   v   | MAC_inst_3/n211          | CLKBUF_X1 | 0.000 |  11.038 |   48.788 | 
     | MAC_inst_3/FE_OFC13_n211/Z |   v   | MAC_inst_3/FE_OFN13_n211 | CLKBUF_X1 | 0.234 |  11.272 |   49.021 | 
     | MAC_inst_3/U5/A3           |   v   | MAC_inst_3/FE_OFN13_n211 | NAND3_X1  | 0.000 |  11.272 |   49.022 | 
     | MAC_inst_3/U5/ZN           |   ^   | MAC_inst_3/n212          | NAND3_X1  | 0.327 |  11.599 |   49.349 | 
     | MAC_inst_3/U4/A            |   ^   | MAC_inst_3/n212          | INV_X1    | 0.001 |  11.600 |   49.350 | 
     | MAC_inst_3/U4/ZN           |   v   | MAC_inst_3/n27           | INV_X1    | 0.210 |  11.810 |   49.560 | 
     | MAC_inst_3/U79/B2          |   v   | MAC_inst_3/n27           | AOI22_X1  | 0.001 |  11.812 |   49.561 | 
     | MAC_inst_3/U79/ZN          |   ^   | MAC_inst_3/n181          | AOI22_X1  | 0.219 |  12.030 |   49.780 | 
     | MAC_inst_3/U77/A1          |   ^   | MAC_inst_3/n181          | NAND2_X1  | 0.000 |  12.030 |   49.780 | 
     | MAC_inst_3/U77/ZN          |   v   | MAC_inst_3/n131          | NAND2_X1  | 0.052 |  12.082 |   49.832 | 
     | MAC_inst_3/op_2_reg_5_/D   |   v   | MAC_inst_3/n131          | DFF_X1    | 0.000 |  12.082 |   49.832 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.750 | 
     | MAC_inst_3/op_2_reg_5_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.750 | 
     +---------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin MAC_inst_3/op_1_reg_5_/CK 
Endpoint:   MAC_inst_3/op_1_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.166
+ Phase Shift                  50.000
= Required Time                49.834
- Arrival Time                 12.084
= Slack Time                   37.750
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.750 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.785 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.931 | 
     | MAC_inst_3/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.184 |   47.934 | 
     | MAC_inst_3/U9/ZN           |   ^   | MAC_inst_3/n171          | NOR3_X1   | 0.264 |  10.449 |   48.199 | 
     | MAC_inst_3/U12/A1          |   ^   | MAC_inst_3/n171          | NAND2_X1  | 0.000 |  10.449 |   48.199 | 
     | MAC_inst_3/U12/ZN          |   v   | MAC_inst_3/n174          | NAND2_X1  | 0.095 |  10.544 |   48.294 | 
     | MAC_inst_3/U8/A1           |   v   | MAC_inst_3/n174          | NOR2_X2   | 0.000 |  10.544 |   48.294 | 
     | MAC_inst_3/U8/ZN           |   ^   | MAC_inst_3/n207          | NOR2_X2   | 0.427 |  10.971 |   48.721 | 
     | MAC_inst_3/U82/A3          |   ^   | MAC_inst_3/n207          | NOR3_X1   | 0.001 |  10.973 |   48.723 | 
     | MAC_inst_3/U82/ZN          |   v   | MAC_inst_3/n211          | NOR3_X1   | 0.065 |  11.038 |   48.788 | 
     | MAC_inst_3/FE_OFC13_n211/A |   v   | MAC_inst_3/n211          | CLKBUF_X1 | 0.000 |  11.038 |   48.788 | 
     | MAC_inst_3/FE_OFC13_n211/Z |   v   | MAC_inst_3/FE_OFN13_n211 | CLKBUF_X1 | 0.234 |  11.272 |   49.021 | 
     | MAC_inst_3/U5/A3           |   v   | MAC_inst_3/FE_OFN13_n211 | NAND3_X1  | 0.000 |  11.272 |   49.022 | 
     | MAC_inst_3/U5/ZN           |   ^   | MAC_inst_3/n212          | NAND3_X1  | 0.327 |  11.599 |   49.349 | 
     | MAC_inst_3/U4/A            |   ^   | MAC_inst_3/n212          | INV_X1    | 0.001 |  11.600 |   49.350 | 
     | MAC_inst_3/U4/ZN           |   v   | MAC_inst_3/n27           | INV_X1    | 0.210 |  11.810 |   49.560 | 
     | MAC_inst_3/U58/B2          |   v   | MAC_inst_3/n27           | AOI22_X1  | 0.004 |  11.815 |   49.564 | 
     | MAC_inst_3/U58/ZN          |   ^   | MAC_inst_3/n197          | AOI22_X1  | 0.216 |  12.031 |   49.781 | 
     | MAC_inst_3/U56/A1          |   ^   | MAC_inst_3/n197          | NAND2_X1  | 0.000 |  12.031 |   49.781 | 
     | MAC_inst_3/U56/ZN          |   v   | MAC_inst_3/n139          | NAND2_X1  | 0.052 |  12.084 |   49.834 | 
     | MAC_inst_3/op_1_reg_5_/D   |   v   | MAC_inst_3/n139          | DFF_X1    | 0.000 |  12.084 |   49.834 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.750 | 
     | MAC_inst_3/op_1_reg_5_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.750 | 
     +---------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin MAC_inst_3/op_1_reg_1_/CK 
Endpoint:   MAC_inst_3/op_1_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.169
+ Phase Shift                  50.000
= Required Time                49.831
- Arrival Time                 12.081
= Slack Time                   37.750
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.750 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.785 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.931 | 
     | MAC_inst_3/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.184 |   47.935 | 
     | MAC_inst_3/U9/ZN           |   ^   | MAC_inst_3/n171          | NOR3_X1   | 0.264 |  10.449 |   48.199 | 
     | MAC_inst_3/U12/A1          |   ^   | MAC_inst_3/n171          | NAND2_X1  | 0.000 |  10.449 |   48.199 | 
     | MAC_inst_3/U12/ZN          |   v   | MAC_inst_3/n174          | NAND2_X1  | 0.095 |  10.544 |   48.294 | 
     | MAC_inst_3/U8/A1           |   v   | MAC_inst_3/n174          | NOR2_X2   | 0.000 |  10.545 |   48.295 | 
     | MAC_inst_3/U8/ZN           |   ^   | MAC_inst_3/n207          | NOR2_X2   | 0.427 |  10.971 |   48.722 | 
     | MAC_inst_3/U82/A3          |   ^   | MAC_inst_3/n207          | NOR3_X1   | 0.001 |  10.973 |   48.723 | 
     | MAC_inst_3/U82/ZN          |   v   | MAC_inst_3/n211          | NOR3_X1   | 0.065 |  11.038 |   48.788 | 
     | MAC_inst_3/FE_OFC13_n211/A |   v   | MAC_inst_3/n211          | CLKBUF_X1 | 0.000 |  11.038 |   48.788 | 
     | MAC_inst_3/FE_OFC13_n211/Z |   v   | MAC_inst_3/FE_OFN13_n211 | CLKBUF_X1 | 0.234 |  11.272 |   49.022 | 
     | MAC_inst_3/U5/A3           |   v   | MAC_inst_3/FE_OFN13_n211 | NAND3_X1  | 0.000 |  11.272 |   49.022 | 
     | MAC_inst_3/U5/ZN           |   ^   | MAC_inst_3/n212          | NAND3_X1  | 0.327 |  11.599 |   49.349 | 
     | MAC_inst_3/U4/A            |   ^   | MAC_inst_3/n212          | INV_X1    | 0.001 |  11.600 |   49.350 | 
     | MAC_inst_3/U4/ZN           |   v   | MAC_inst_3/n27           | INV_X1    | 0.210 |  11.810 |   49.561 | 
     | MAC_inst_3/U46/B2          |   v   | MAC_inst_3/n27           | AOI22_X1  | 0.004 |  11.815 |   49.565 | 
     | MAC_inst_3/U46/ZN          |   ^   | MAC_inst_3/n205          | AOI22_X1  | 0.213 |  12.028 |   49.778 | 
     | MAC_inst_3/U44/A1          |   ^   | MAC_inst_3/n205          | NAND2_X1  | 0.000 |  12.028 |   49.778 | 
     | MAC_inst_3/U44/ZN          |   v   | MAC_inst_3/n143          | NAND2_X1  | 0.052 |  12.081 |   49.831 | 
     | MAC_inst_3/op_1_reg_1_/D   |   v   | MAC_inst_3/n143          | DFF_X1    | 0.000 |  12.081 |   49.831 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.750 | 
     | MAC_inst_3/op_1_reg_1_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.750 | 
     +---------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin MAC_inst_3/op_1_reg_3_/CK 
Endpoint:   MAC_inst_3/op_1_reg_3_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.168
+ Phase Shift                  50.000
= Required Time                49.832
- Arrival Time                 12.081
= Slack Time                   37.751
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.752 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.786 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.932 | 
     | MAC_inst_3/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.184 |   47.936 | 
     | MAC_inst_3/U9/ZN           |   ^   | MAC_inst_3/n171          | NOR3_X1   | 0.264 |  10.449 |   48.200 | 
     | MAC_inst_3/U12/A1          |   ^   | MAC_inst_3/n171          | NAND2_X1  | 0.000 |  10.449 |   48.201 | 
     | MAC_inst_3/U12/ZN          |   v   | MAC_inst_3/n174          | NAND2_X1  | 0.095 |  10.544 |   48.296 | 
     | MAC_inst_3/U8/A1           |   v   | MAC_inst_3/n174          | NOR2_X2   | 0.000 |  10.545 |   48.296 | 
     | MAC_inst_3/U8/ZN           |   ^   | MAC_inst_3/n207          | NOR2_X2   | 0.427 |  10.971 |   48.723 | 
     | MAC_inst_3/U82/A3          |   ^   | MAC_inst_3/n207          | NOR3_X1   | 0.001 |  10.973 |   48.724 | 
     | MAC_inst_3/U82/ZN          |   v   | MAC_inst_3/n211          | NOR3_X1   | 0.065 |  11.038 |   48.789 | 
     | MAC_inst_3/FE_OFC13_n211/A |   v   | MAC_inst_3/n211          | CLKBUF_X1 | 0.000 |  11.038 |   48.789 | 
     | MAC_inst_3/FE_OFC13_n211/Z |   v   | MAC_inst_3/FE_OFN13_n211 | CLKBUF_X1 | 0.234 |  11.272 |   49.023 | 
     | MAC_inst_3/U5/A3           |   v   | MAC_inst_3/FE_OFN13_n211 | NAND3_X1  | 0.000 |  11.272 |   49.023 | 
     | MAC_inst_3/U5/ZN           |   ^   | MAC_inst_3/n212          | NAND3_X1  | 0.327 |  11.599 |   49.351 | 
     | MAC_inst_3/U4/A            |   ^   | MAC_inst_3/n212          | INV_X1    | 0.001 |  11.600 |   49.352 | 
     | MAC_inst_3/U4/ZN           |   v   | MAC_inst_3/n27           | INV_X1    | 0.210 |  11.810 |   49.562 | 
     | MAC_inst_3/U52/B2          |   v   | MAC_inst_3/n27           | AOI22_X1  | 0.004 |  11.815 |   49.566 | 
     | MAC_inst_3/U52/ZN          |   ^   | MAC_inst_3/n201          | AOI22_X1  | 0.214 |  12.028 |   49.780 | 
     | MAC_inst_3/U50/A1          |   ^   | MAC_inst_3/n201          | NAND2_X1  | 0.000 |  12.028 |   49.780 | 
     | MAC_inst_3/U50/ZN          |   v   | MAC_inst_3/n141          | NAND2_X1  | 0.052 |  12.081 |   49.832 | 
     | MAC_inst_3/op_1_reg_3_/D   |   v   | MAC_inst_3/n141          | DFF_X1    | 0.000 |  12.081 |   49.832 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.751 | 
     | MAC_inst_3/op_1_reg_3_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.751 | 
     +---------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin MAC_inst_3/op_2_reg_0_/CK 
Endpoint:   MAC_inst_3/op_2_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.167
+ Phase Shift                  50.000
= Required Time                49.833
- Arrival Time                 12.081
= Slack Time                   37.752
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.000 |   47.752 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.035 |   47.786 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.146 |  10.181 |   47.932 | 
     | MAC_inst_3/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.184 |   47.936 | 
     | MAC_inst_3/U9/ZN           |   ^   | MAC_inst_3/n171          | NOR3_X1   | 0.264 |  10.449 |   48.200 | 
     | MAC_inst_3/U12/A1          |   ^   | MAC_inst_3/n171          | NAND2_X1  | 0.000 |  10.449 |   48.201 | 
     | MAC_inst_3/U12/ZN          |   v   | MAC_inst_3/n174          | NAND2_X1  | 0.095 |  10.544 |   48.296 | 
     | MAC_inst_3/U8/A1           |   v   | MAC_inst_3/n174          | NOR2_X2   | 0.000 |  10.544 |   48.296 | 
     | MAC_inst_3/U8/ZN           |   ^   | MAC_inst_3/n207          | NOR2_X2   | 0.427 |  10.971 |   48.723 | 
     | MAC_inst_3/U82/A3          |   ^   | MAC_inst_3/n207          | NOR3_X1   | 0.001 |  10.973 |   48.724 | 
     | MAC_inst_3/U82/ZN          |   v   | MAC_inst_3/n211          | NOR3_X1   | 0.065 |  11.038 |   48.789 | 
     | MAC_inst_3/FE_OFC13_n211/A |   v   | MAC_inst_3/n211          | CLKBUF_X1 | 0.000 |  11.038 |   48.789 | 
     | MAC_inst_3/FE_OFC13_n211/Z |   v   | MAC_inst_3/FE_OFN13_n211 | CLKBUF_X1 | 0.234 |  11.272 |   49.023 | 
     | MAC_inst_3/U5/A3           |   v   | MAC_inst_3/FE_OFN13_n211 | NAND3_X1  | 0.000 |  11.272 |   49.024 | 
     | MAC_inst_3/U5/ZN           |   ^   | MAC_inst_3/n212          | NAND3_X1  | 0.327 |  11.599 |   49.351 | 
     | MAC_inst_3/U4/A            |   ^   | MAC_inst_3/n212          | INV_X1    | 0.001 |  11.600 |   49.352 | 
     | MAC_inst_3/U4/ZN           |   v   | MAC_inst_3/n27           | INV_X1    | 0.210 |  11.810 |   49.562 | 
     | MAC_inst_3/U64/B2          |   v   | MAC_inst_3/n27           | AOI22_X1  | 0.003 |  11.814 |   49.565 | 
     | MAC_inst_3/U64/ZN          |   ^   | MAC_inst_3/n191          | AOI22_X1  | 0.216 |  12.030 |   49.781 | 
     | MAC_inst_3/U62/A1          |   ^   | MAC_inst_3/n191          | NAND2_X1  | 0.000 |  12.030 |   49.782 | 
     | MAC_inst_3/U62/ZN          |   v   | MAC_inst_3/n136          | NAND2_X1  | 0.052 |  12.081 |   49.833 | 
     | MAC_inst_3/op_2_reg_0_/D   |   v   | MAC_inst_3/n136          | DFF_X1    | 0.000 |  12.081 |   49.833 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.752 | 
     | MAC_inst_3/op_2_reg_0_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.752 | 
     +---------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin CONFIG_inst/h_1_reg_6_/CK 
Endpoint:   CONFIG_inst/h_1_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.193
+ Phase Shift                  50.000
= Required Time                49.807
- Arrival Time                 12.055
= Slack Time                   37.752
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.000 |   47.752 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.001 |   47.753 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.157 |  10.157 |   47.909 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.002 |  10.160 |   47.912 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.219 |  10.378 |   48.130 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.001 |  10.379 |   48.131 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.326 |  10.705 |   48.457 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.045 |  10.751 |   48.503 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.146 |  10.897 |   48.649 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  10.897 |   48.649 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.435 |  11.331 |   49.083 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.005 |  11.336 |   49.088 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.537 |  11.873 |   49.625 | 
     | CONFIG_inst/U38/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.029 |  11.903 |   49.655 | 
     | CONFIG_inst/U38/ZN          |   v   | CONFIG_inst/n262          | OAI221_X1 | 0.153 |  12.055 |   49.807 | 
     | CONFIG_inst/h_1_reg_6_/D    |   v   | CONFIG_inst/n262          | DFF_X1    | 0.000 |  12.055 |   49.807 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.752 | 
     | CONFIG_inst/h_1_reg_6_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.752 | 
     +---------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin CONFIG_inst/h_7_reg_6_/CK 
Endpoint:   CONFIG_inst/h_7_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.197
+ Phase Shift                  50.000
= Required Time                49.803
- Arrival Time                 12.051
= Slack Time                   37.752
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.000 |   47.753 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.001 |   47.753 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.157 |  10.157 |   47.910 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.002 |  10.160 |   47.912 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.219 |  10.378 |   48.131 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.001 |  10.379 |   48.132 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.326 |  10.705 |   48.458 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.045 |  10.751 |   48.503 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.146 |  10.897 |   48.649 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  10.897 |   48.649 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.435 |  11.331 |   49.084 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.005 |  11.336 |   49.089 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.537 |  11.873 |   49.626 | 
     | CONFIG_inst/U32/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.024 |  11.898 |   49.650 | 
     | CONFIG_inst/U32/ZN          |   v   | CONFIG_inst/n214          | OAI221_X1 | 0.153 |  12.051 |   49.803 | 
     | CONFIG_inst/h_7_reg_6_/D    |   v   | CONFIG_inst/n214          | DFF_X1    | 0.000 |  12.051 |   49.803 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.752 | 
     | CONFIG_inst/h_7_reg_6_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.752 | 
     +---------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin CONFIG_inst/h_5_reg_6_/CK 
Endpoint:   CONFIG_inst/h_5_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.196
+ Phase Shift                  50.000
= Required Time                49.804
- Arrival Time                 12.052
= Slack Time                   37.753
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.000 |   47.753 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.001 |   47.753 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.157 |  10.157 |   47.910 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.002 |  10.160 |   47.912 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.219 |  10.378 |   48.131 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.001 |  10.379 |   48.132 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.326 |  10.705 |   48.458 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.045 |  10.751 |   48.503 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.146 |  10.897 |   48.649 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  10.897 |   48.649 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.435 |  11.331 |   49.084 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.005 |  11.336 |   49.089 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.537 |  11.873 |   49.626 | 
     | CONFIG_inst/U34/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.028 |  11.902 |   49.654 | 
     | CONFIG_inst/U34/ZN          |   v   | CONFIG_inst/n230          | OAI221_X1 | 0.150 |  12.052 |   49.804 | 
     | CONFIG_inst/h_5_reg_6_/D    |   v   | CONFIG_inst/n230          | DFF_X1    | 0.000 |  12.052 |   49.804 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.753 | 
     | CONFIG_inst/h_5_reg_6_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.753 | 
     +---------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin CONFIG_inst/h_0_reg_6_/CK 
Endpoint:   CONFIG_inst/h_0_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.196
+ Phase Shift                  50.000
= Required Time                49.804
- Arrival Time                 12.051
= Slack Time                   37.753
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.000 |   47.753 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.001 |   47.753 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.157 |  10.157 |   47.910 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.002 |  10.160 |   47.912 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.219 |  10.378 |   48.131 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.001 |  10.379 |   48.132 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.326 |  10.705 |   48.458 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.045 |  10.751 |   48.503 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.146 |  10.897 |   48.649 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  10.897 |   48.649 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.435 |  11.331 |   49.084 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.005 |  11.336 |   49.089 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.537 |  11.873 |   49.626 | 
     | CONFIG_inst/U18/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.026 |  11.900 |   49.653 | 
     | CONFIG_inst/U18/ZN          |   v   | CONFIG_inst/n275          | OAI221_X1 | 0.151 |  12.051 |   49.804 | 
     | CONFIG_inst/h_0_reg_6_/D    |   v   | CONFIG_inst/n275          | DFF_X1    | 0.000 |  12.051 |   49.804 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.753 | 
     | CONFIG_inst/h_0_reg_6_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.753 | 
     +---------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin CONFIG_inst/h_3_reg_6_/CK 
Endpoint:   CONFIG_inst/h_3_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.192
+ Phase Shift                  50.000
= Required Time                49.808
- Arrival Time                 12.054
= Slack Time                   37.754
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.000 |   47.754 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.001 |   47.755 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.157 |  10.157 |   47.911 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.002 |  10.160 |   47.914 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.219 |  10.378 |   48.132 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.001 |  10.379 |   48.133 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.326 |  10.705 |   48.459 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.045 |  10.751 |   48.505 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.146 |  10.897 |   48.651 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  10.897 |   48.651 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.435 |  11.331 |   49.085 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.005 |  11.336 |   49.090 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.537 |  11.873 |   49.627 | 
     | CONFIG_inst/U36/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.031 |  11.904 |   49.658 | 
     | CONFIG_inst/U36/ZN          |   v   | CONFIG_inst/n246          | OAI221_X1 | 0.150 |  12.054 |   49.808 | 
     | CONFIG_inst/h_3_reg_6_/D    |   v   | CONFIG_inst/n246          | DFF_X1    | 0.000 |  12.054 |   49.808 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                       |   ^   | clk   |        |       |   0.000 |  -37.754 | 
     | CONFIG_inst/h_3_reg_6_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -37.754 | 
     +---------------------------------------------------------------------------------+ 

