Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/egkatastasi/Vivado/2015.1/bin/unwrapped/win64.o/xelab.exe -wto 5f26150efc004123b8fe9841469bd027 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Division_vhdl_tb_behav xil_defaultlib.Division_vhdl_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Division_vhdl [division_vhdl_default]
Compiling architecture bench of entity xil_defaultlib.division_vhdl_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Division_vhdl_tb_behav
