Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Sat May 30 17:05:49 2020
| Host             : DESKTOP-T22NVQ5 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.306 |
| Dynamic (W)              | 0.179 |
| Device Static (W)        | 0.127 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 81.5  |
| Junction Temperature (C) | 28.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.024 |        9 |       --- |             --- |
| Slice Logic              |     0.009 |    25338 |       --- |             --- |
|   LUT as Logic           |     0.008 |    13860 |     53200 |           26.05 |
|   LUT as Shift Register  |    <0.001 |      329 |     17400 |            1.89 |
|   CARRY4                 |    <0.001 |     2275 |     13300 |           17.11 |
|   Register               |    <0.001 |     4735 |    106400 |            4.45 |
|   F7/F8 Muxes            |    <0.001 |      948 |     53200 |            1.78 |
|   LUT as Distributed RAM |    <0.001 |       24 |     17400 |            0.14 |
|   Others                 |     0.000 |      640 |       --- |             --- |
| Signals                  |     0.010 |    28592 |       --- |             --- |
| Block RAM                |     0.024 |     70.5 |       140 |           50.36 |
| MMCM                     |     0.106 |        1 |         4 |           25.00 |
| DSPs                     |     0.004 |      205 |       220 |           93.18 |
| I/O                      |     0.002 |       47 |       125 |           37.60 |
| Static Power             |     0.127 |          |           |                 |
| Total                    |     0.306 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.079 |       0.070 |      0.009 |
| Vccaux    |       1.800 |     0.078 |       0.059 |      0.019 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.002 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------+---------------------------------------------------------+-----------------+
| Clock                                                                   | Domain                                                  | Constraint (ns) |
+-------------------------------------------------------------------------+---------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_0_0                                           | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |            10.0 |
| clk_out1_design_1_clk_wiz_0_0_1                                         | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |            10.0 |
| clkfbout_design_1_clk_wiz_0_0                                           | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |             8.0 |
| clkfbout_design_1_clk_wiz_0_0_1                                         | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |             8.0 |
| dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs       |            33.0 |
| sys_clk_pin                                                             | sys_clock                                               |             8.0 |
| sys_clock                                                               | sys_clock                                               |             8.0 |
+-------------------------------------------------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------+-----------+
| Name                                                                             | Power (W) |
+----------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                 |     0.179 |
|   dbg_hub                                                                        |     0.003 |
|     inst                                                                         |     0.003 |
|       CORE_XSDB.UUT_MASTER                                                       |     0.003 |
|         U_ICON_INTERFACE                                                         |     0.002 |
|           U_CMD1                                                                 |    <0.001 |
|           U_CMD2                                                                 |    <0.001 |
|           U_CMD3                                                                 |    <0.001 |
|           U_CMD4                                                                 |    <0.001 |
|           U_CMD5                                                                 |    <0.001 |
|           U_CMD6_RD                                                              |    <0.001 |
|             U_RD_FIFO                                                            |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst                              |    <0.001 |
|                 inst_fifo_gen                                                    |    <0.001 |
|                   gconvfifo.rf                                                   |    <0.001 |
|                     grf.rf                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                         gr1.gr1_int.rfwft                                        |    <0.001 |
|                         gras.rsts                                                |    <0.001 |
|                         rpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                         gwas.wsts                                                |    <0.001 |
|                         wpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                      |    <0.001 |
|                         gdm.dm_gen.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                       |    <0.001 |
|                           RAM_reg_0_15_12_15                                     |    <0.001 |
|                           RAM_reg_0_15_6_11                                      |    <0.001 |
|                       rstblk                                                     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|           U_CMD6_WR                                                              |    <0.001 |
|             U_WR_FIFO                                                            |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst                              |    <0.001 |
|                 inst_fifo_gen                                                    |    <0.001 |
|                   gconvfifo.rf                                                   |    <0.001 |
|                     grf.rf                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                         gras.rsts                                                |    <0.001 |
|                         rpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                         gwas.wsts                                                |    <0.001 |
|                         wpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                      |    <0.001 |
|                         gdm.dm_gen.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                       |    <0.001 |
|                           RAM_reg_0_15_12_15                                     |    <0.001 |
|                           RAM_reg_0_15_6_11                                      |    <0.001 |
|                       rstblk                                                     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|           U_CMD7_CTL                                                             |    <0.001 |
|           U_CMD7_STAT                                                            |    <0.001 |
|           U_STATIC_STATUS                                                        |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                    |    <0.001 |
|           U_RD_ABORT_FLAG                                                        |    <0.001 |
|           U_RD_REQ_FLAG                                                          |    <0.001 |
|           U_TIMER                                                                |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|           U_RD_DIN_BUS_MUX                                                       |    <0.001 |
|       CORE_XSDB.U_ICON                                                           |    <0.001 |
|         U_CMD                                                                    |    <0.001 |
|         U_STAT                                                                   |    <0.001 |
|         U_SYNC                                                                   |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
|   design_1_i                                                                     |     0.174 |
|     ADC_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|     Controler_0                                                                  |     0.008 |
|       U0                                                                         |     0.008 |
|         current_ctrl                                                             |     0.005 |
|           uut_optg                                                               |     0.004 |
|           uut_predic_ik1                                                         |     0.000 |
|             uut_ciab1                                                            |     0.000 |
|             uut_ik1                                                              |     0.000 |
|             uut_vectorVk                                                         |     0.000 |
|           uut_predic_ik2                                                         |     0.000 |
|             uut1                                                                 |     0.000 |
|             uut2                                                                 |     0.000 |
|             uut3                                                                 |     0.000 |
|             uut4                                                                 |     0.000 |
|             uut5                                                                 |     0.000 |
|             uut6                                                                 |     0.000 |
|             uut7                                                                 |     0.000 |
|             uut_Cia                                                              |     0.000 |
|           uut_sample                                                             |     0.001 |
|           uut_selectVk                                                           |     0.000 |
|             uut1                                                                 |     0.000 |
|             uut2                                                                 |     0.000 |
|             uut3                                                                 |     0.000 |
|             uut4                                                                 |     0.000 |
|             uut5                                                                 |     0.000 |
|             uut6                                                                 |     0.000 |
|             uut7                                                                 |     0.000 |
|           uut_vector_lienke                                                      |     0.000 |
|         idq2abref                                                                |     0.000 |
|         uut_loc_w                                                                |     0.002 |
|         uut_mhtt                                                                 |     0.000 |
|           iabk_2_idqk                                                            |     0.000 |
|           phiD2ab_k1                                                             |     0.000 |
|           predic_prd_theta                                                       |     0.000 |
|           sample_uut                                                             |     0.000 |
|           sincos_k1                                                              |     0.000 |
|         uut_piphi                                                                |     0.000 |
|         uut_piw                                                                  |     0.000 |
|     SwitchCOntroller_0                                                           |     0.003 |
|       U0                                                                         |     0.003 |
|         uut1                                                                     |     0.002 |
|         uutA                                                                     |     0.001 |
|         uutB                                                                     |    <0.001 |
|         uutC                                                                     |    <0.001 |
|     ab2alphabeta_0                                                               |     0.003 |
|       U0                                                                         |     0.003 |
|     clk_wiz_0                                                                    |     0.107 |
|       inst                                                                       |     0.107 |
|     datalimit_0                                                                  |    <0.001 |
|       U0                                                                         |    <0.001 |
|     datalimit_1                                                                  |    <0.001 |
|       U0                                                                         |    <0.001 |
|     encoder_0                                                                    |     0.002 |
|       U0                                                                         |     0.002 |
|     fix_clk_i_w_0                                                                |    <0.001 |
|       U0                                                                         |    <0.001 |
|     ila_0                                                                        |     0.040 |
|       U0                                                                         |     0.040 |
|         ila_core_inst                                                            |     0.040 |
|           ila_trace_memory_inst                                                  |     0.024 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                             |     0.024 |
|               inst_blk_mem_gen                                                   |     0.024 |
|                 gnbram.gnativebmg.native_blk_mem_gen                             |     0.024 |
|                   valid.cstr                                                     |     0.024 |
|                     has_mux_b.B                                                  |    <0.001 |
|                     ramloop[0].ram.r                                             |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[10].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[11].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[12].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[13].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[14].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[15].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[16].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[17].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[18].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[19].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[1].ram.r                                             |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[20].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[21].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[22].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[23].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[24].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[25].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[26].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[27].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[28].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[29].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[2].ram.r                                             |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[30].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[31].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[32].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[33].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[34].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[35].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[36].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[37].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[38].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[39].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[3].ram.r                                             |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[40].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[41].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[42].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[43].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[44].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[45].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[46].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[47].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[48].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[49].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[4].ram.r                                             |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[50].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[51].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[52].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[53].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[54].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[55].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[56].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[57].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[58].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[59].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[5].ram.r                                             |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[60].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[61].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[62].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[63].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[64].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[65].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[66].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[67].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[68].ram.r                                            |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[6].ram.r                                             |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[7].ram.r                                             |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[8].ram.r                                             |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[9].ram.r                                             |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|           u_ila_cap_ctrl                                                         |     0.002 |
|             U_CDONE                                                              |    <0.001 |
|             U_NS0                                                                |    <0.001 |
|             U_NS1                                                                |    <0.001 |
|             u_cap_addrgen                                                        |     0.002 |
|               U_CMPRESET                                                         |    <0.001 |
|               u_cap_sample_counter                                               |    <0.001 |
|                 U_SCE                                                            |    <0.001 |
|                 U_SCMPCE                                                         |    <0.001 |
|                 U_SCRST                                                          |    <0.001 |
|                 u_scnt_cmp                                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                     DUT                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|               u_cap_window_counter                                               |    <0.001 |
|                 U_WCE                                                            |    <0.001 |
|                 U_WHCMPCE                                                        |    <0.001 |
|                 U_WLCMPCE                                                        |    <0.001 |
|                 u_wcnt_hcmp                                                      |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                     DUT                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                 u_wcnt_lcmp                                                      |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                     DUT                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|           u_ila_regs                                                             |     0.005 |
|             MU_SRL[0].mu_srl_reg                                                 |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                 |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                 |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                 |    <0.001 |
|             MU_SRL[40].mu_srl_reg                                                |    <0.001 |
|             MU_SRL[41].mu_srl_reg                                                |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                 |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                                 |    <0.001 |
|             STRG_QUAL.qual_strg_srl_reg                                          |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                 |    <0.001 |
|             U_XSDB_SLAVE                                                         |    <0.001 |
|             reg_15                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_16                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_17                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_18                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_19                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_1a                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_6                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_7                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_8                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             reg_80                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_81                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_82                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_83                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_84                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_85                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_887                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             reg_88d                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             reg_890                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             reg_9                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             reg_srl_fff                                                          |    <0.001 |
|             reg_stream_ffd                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_stream_ffe                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|           u_ila_reset_ctrl                                                       |    <0.001 |
|             arm_detection_inst                                                   |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                           |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                          |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                          |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                         |    <0.001 |
|             halt_detection_inst                                                  |    <0.001 |
|           u_trig                                                                 |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             STRG_QUAL.U_STRG_QUAL                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             U_TM                                                                 |    <0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[40].U_M                                           |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[41].U_M                                           |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|           xsdb_memory_read_inst                                                  |     0.002 |
|     ila_1                                                                        |     0.007 |
|       U0                                                                         |     0.007 |
|         ila_core_inst                                                            |     0.007 |
|           ila_trace_memory_inst                                                  |     0.001 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                             |     0.001 |
|               inst_blk_mem_gen                                                   |     0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                             |     0.001 |
|                   valid.cstr                                                     |     0.001 |
|                     ramloop[0].ram.r                                             |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[1].ram.r                                             |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|           u_ila_cap_ctrl                                                         |     0.001 |
|             U_CDONE                                                              |    <0.001 |
|             U_NS0                                                                |    <0.001 |
|             U_NS1                                                                |    <0.001 |
|             u_cap_addrgen                                                        |    <0.001 |
|               U_CMPRESET                                                         |    <0.001 |
|               u_cap_sample_counter                                               |    <0.001 |
|                 U_SCE                                                            |    <0.001 |
|                 U_SCMPCE                                                         |    <0.001 |
|                 U_SCRST                                                          |    <0.001 |
|                 u_scnt_cmp                                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                     DUT                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|               u_cap_window_counter                                               |    <0.001 |
|                 U_WCE                                                            |    <0.001 |
|                 U_WHCMPCE                                                        |    <0.001 |
|                 U_WLCMPCE                                                        |    <0.001 |
|                 u_wcnt_hcmp                                                      |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                     DUT                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                 u_wcnt_lcmp                                                      |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                     DUT                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|           u_ila_regs                                                             |     0.003 |
|             TC_SRL[0].tc_srl_reg                                                 |    <0.001 |
|             U_XSDB_SLAVE                                                         |    <0.001 |
|             reg_15                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_16                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_17                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_18                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_19                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_1a                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_6                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_7                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_8                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             reg_80                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_81                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_82                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_83                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_84                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_85                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_887                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             reg_88d                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             reg_890                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             reg_9                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             reg_srl_fff                                                          |    <0.001 |
|             reg_stream_ffd                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_stream_ffe                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|           u_ila_reset_ctrl                                                       |    <0.001 |
|             arm_detection_inst                                                   |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                           |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                          |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                          |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                         |    <0.001 |
|             halt_detection_inst                                                  |    <0.001 |
|           u_trig                                                                 |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|           xsdb_memory_read_inst                                                  |    <0.001 |
|     input_ctrl_0                                                                 |    <0.001 |
|       U0                                                                         |    <0.001 |
|     protect_van_0                                                                |     0.002 |
|       U0                                                                         |     0.002 |
|     srcClk_0                                                                     |    <0.001 |
|       U0                                                                         |    <0.001 |
|     usample_0                                                                    |     0.000 |
|       U0                                                                         |     0.000 |
|     usample_1                                                                    |     0.000 |
|       U0                                                                         |     0.000 |
|     usample_2                                                                    |     0.000 |
|       U0                                                                         |     0.000 |
|     usample_3                                                                    |     0.000 |
|       U0                                                                         |     0.000 |
|     usample_4                                                                    |     0.000 |
|       U0                                                                         |     0.000 |
|     usample_5                                                                    |     0.000 |
|       U0                                                                         |     0.000 |
|     usample_6                                                                    |     0.000 |
|       U0                                                                         |     0.000 |
|     usample_7                                                                    |     0.000 |
|       U0                                                                         |     0.000 |
+----------------------------------------------------------------------------------+-----------+


