read -sv run_verilog_mid/adder_32b_9_94_47fb39894795777f81f0a517147e729c.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_94_47fb39894795777f81f0a517147e729c_yosys.v
