<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20190509171902990\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20190509171902990/COMMON/Appnotes/Layout_Guide/xtalk_sas4_pcie4/?><?path2project ..\..\..\..\out\diffed\pdf\?><?path2project-uri ../../../../out/diffed/pdf/?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" ditaarch:DITAArchVersion="1.2" class="- topic/topic " xml:lang="en-US" base="base" id="xtalk_sas4_pcie4_via_coupling" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)   " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="topic:1;11:27">
   <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="title:1;14:26">PCB via coupling in the BGA breakout area</title>
   <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="body:1;17:24">
      <note audience="MSCCInternal" class="- topic/note " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="note:1;21:27">
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="p:1;24:24">Source material: <xref href="http://bby1dms01.pmc-sierra.internal/docmgmt/fileinfo.cfm?file_id=449348" scope="external" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="xref:1;28:33"><?ditaot usertext?>http://bby1dms01.pmc-sierra.internal/docmgmt/fileinfo.cfm?file_id=449348 </xref>
         </p>
      </note>
      <note class="- topic/note " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="note:2;33:27">
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="p:2;36:24">If implementing skip vias on a PCB of 100mil or less, there is no concern with via coupling described in this chapter.</p>
      </note>
      <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="p:3;40:21">Crosstalk arises from the coupling of signals on the tightly packed vias in the BGA breakout region of the device. PCB via coupling is strongly dependent on the length of the PCB via. The length of the PCB via depends on the type of via used and the thickness of the PCB. Therefore there are two ways to minimize crosstalk in the breakout vias under the BGA:</p>
      <ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="ul:1;43:23">
         <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="li:1;46:26">
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="p:4;49:27">Reduce the thickness of the PCB </p>
         </li>
         <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="li:2;53:26">
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="p:5;56:27">Keep the length of the via short </p>
         </li>
      </ul>
      <section id="section_Standard_Plated_Through_Hole_vias_PTH__0jtj9yxri" class="- topic/section " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="section:1;62:33">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="title:2;65:32">Standard Plated Through Hole vias (PTH)</title>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="p:6;68:24">Standard Plated Through Hole (PTH) Vias are commonly used in PCB design. These vias pass through the entire PCB, and because of this, their length is roughly the same as that of the PCB thickness. This is illustrated in <xref href="#xtalk_sas4_pcie4_via_coupling/fig_Cross_section_of_a_PCB_using_PTH_vias_1jtj9yxri" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="xref:2;71:33" type="fig"><?ditaot gentext?>Figure 1</xref> below. Reducing crosstalk when using PTH via technology requires a reduction in the board thickness.</p>
         <fig id="fig_Cross_section_of_a_PCB_using_PTH_vias_1jtj9yxri" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="fig:1;75:28">
            <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="title:3;78:35">Cross section of a PCB using PTH vias</title>
            <image href="graphics/generic_xtalk_guidance_pth_example.png" width="4in" placement="inline" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="image:1;84:36"/>
         </fig>
      </section>
      <section id="section_Skip_vias_2jtja2ehk" class="- topic/section " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="section:2;90:33">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="title:4;93:32">Skip vias</title>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="p:7;96:24">Skip vias are connect the top of the PCB to the 3rd metal layer in the PCB stackup as illustrated in<xref href="#xtalk_sas4_pcie4_via_coupling/fig_Cross_section_of_a_PCB_using_skip_vias_3jtja2ehk" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="xref:3;99:33" type="fig"><?ditaot gentext?>Figure 2</xref>. Skip vias have the added advantage in that they only use space in the top 3 metal layers. Skip vias can significantly reduce PCB via coupling as they are only a fraction of the length of a standard PTH via.</p>
         <fig id="fig_Cross_section_of_a_PCB_using_skip_vias_3jtja2ehk" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="fig:2;103:28">
            <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="title:5;106:35">Cross section of a PCB using skip vias</title>
            <image href="graphics/generic_xtalk_guidance_skip_via_example.png" width="4in" placement="inline" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_via_coupling.xml" xtrc="image:2;112:36"/>
         </fig>
      </section>
   </body>
</topic>