// Seed: 1398028666
module module_0 ();
  reg id_1;
  always @(id_1 or posedge -1) begin : LABEL_0
    if (-1) begin : LABEL_1
      id_1 <= id_1 == 1 - (id_1);
      if (-1 && 1 === 1 == 1 && 1 && 1 === 1 - 1) id_1 <= id_1;
      else id_1 <= -1'b0;
    end else id_1 = id_1;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd5
) (
    output supply1 id_0,
    input  supply1 _id_1,
    input  supply0 id_2,
    output supply0 id_3
);
  logic [7:0][{  id_1  ,  id_1  } : id_1  +  id_1] id_5;
  logic id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_5[-1] = -1;
  assign id_0 = id_6;
endmodule
