<html> 
<head> 
<title>Problems saved on Mon Nov 14 20:16:56 GMT 2022</title> 
<head> 
<body> 
<table border="1"> 
<tr> <th> Message</th>
 <th> Level</th> 
<th> Rule id</th> 
<th> Origin</th> 
<th> Resource</th> 
<th> Time</th> </tr> 
<tr><td>System Analysis (SystemAnalysis) does not realize Operational Analysis (Operational Analysis does not exist).</td><td>Error</td><td>TJ_SA_04</td><td>Capella/Transition/Justification/System Analysis</td><td>/obc-model/obc-model/System Analysis
</td><td>8:16:56 PM</td></tr><tr><td>Root "Root System Function"(System Function)  does not realize the Operational Analysis (Not Found), Please create Operational Analysis.</td><td>Error</td><td>TC_DF_15</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/System Analysis/System Functions/Root System Function
</td><td>8:16:56 PM</td></tr><tr><td>Mode Change (Capability) is not exploited by any Mission.</td><td>Warning</td><td>DCOV_02</td><td>Capella/Design/Coverage</td><td>/obc-model/obc-model/System Analysis/Capabilities/Mode Change
</td><td>8:16:56 PM</td></tr><tr><td>Mode Change (Capability) does not involve any Actor.</td><td>Warning</td><td>DCOV_07</td><td>Capella/Design/Coverage</td><td>/obc-model/obc-model/System Analysis/Capabilities/Mode Change
</td><td>8:16:56 PM</td></tr><tr><td>Commanded Mode Change (Capability) is not exploited by any Mission.</td><td>Warning</td><td>DCOV_02</td><td>Capella/Design/Coverage</td><td>/obc-model/obc-model/System Analysis/Capabilities/Commanded Mode Change
</td><td>8:16:56 PM</td></tr><tr><td>[ES] Commanded, OBC-Relayed Mode Change Scenario (Scenario) is not realized by any Scenario</td><td>Warning</td><td>TC_DS_03</td><td>Capella/Transition/Consistency/Scenarios</td><td>/obc-model/obc-model/System Analysis/Capabilities/Commanded Mode Change/[ES] Commanded, OBC-Relayed Mode Change Scenario
</td><td>8:16:56 PM</td></tr><tr><td>Autonomous Mode Change (Capability) is not exploited by any Mission.</td><td>Warning</td><td>DCOV_02</td><td>Capella/Design/Coverage</td><td>/obc-model/obc-model/System Analysis/Capabilities/Autonomous Mode Change
</td><td>8:16:56 PM</td></tr><tr><td>Autonomous Mode Change (Capability) does not involve any Actor.</td><td>Warning</td><td>DCOV_07</td><td>Capella/Design/Coverage</td><td>/obc-model/obc-model/System Analysis/Capabilities/Autonomous Mode Change
</td><td>8:16:56 PM</td></tr><tr><td>Ground Station (System Component) [Actor] does not realize any Entity.</td><td>Warning</td><td>TJ_SA_02</td><td>Capella/Transition/Justification/System Analysis</td><td>/obc-model/obc-model/System Analysis/Structure/Ground Station
</td><td>8:16:56 PM</td></tr><tr><td>Ground Station Operator (System Component) [Actor] does not realize any Entity.</td><td>Warning</td><td>TJ_SA_02</td><td>Capella/Transition/Justification/System Analysis</td><td>/obc-model/obc-model/System Analysis/Structure/Ground Station Operator
</td><td>8:16:56 PM</td></tr><tr><td>Leaf Function Allocation Consistency error for Change mode.</td><td>Error</td><td>DWF_DC_15</td><td>Capella/Design/Well-Formedness/Components</td><td>/obc-model/obc-model/Logical Architecture/Logical Functions/Root Logical Function/Change mode
</td><td>8:16:56 PM</td></tr><tr><td>The source of "Mode change telemetry transmission" (Functional Exchange) is not delegated to a leaf Logical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Logical Architecture/Logical Functions/Root Logical Function/Mode change telemetry transmission
</td><td>8:16:56 PM</td></tr><tr><td>Mode change telemetry parse (Functional Exchange)  is defined between Receive mode change outcome telemetry and Display mode change outcome telemetry, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td>/obc-model/obc-model/Logical Architecture/Logical Functions/Root Logical Function/Mode change telemetry parse
</td><td>8:16:56 PM</td></tr><tr><td>Mode Change (CapabilityRealization) is not realized by any CapabilityRealization</td><td>Warning</td><td>DWF_UC_02</td><td>Capella/Design/Well-Formedness/Use Cases</td><td>/obc-model/obc-model/Logical Architecture/Capabilities/Mode Change
</td><td>8:16:56 PM</td></tr><tr><td>Mode Change (Capability Realization) has Logical System (Logical Component)  that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td>/obc-model/obc-model/Logical Architecture/Capabilities/Mode Change
/obc-model/obc-model/Logical Architecture/Structure/Logical System
</td><td>8:16:56 PM</td></tr><tr><td>Commanded Mode Change (CapabilityRealization) is not realized by any CapabilityRealization</td><td>Warning</td><td>DWF_UC_02</td><td>Capella/Design/Well-Formedness/Use Cases</td><td>/obc-model/obc-model/Logical Architecture/Capabilities/Commanded Mode Change
</td><td>8:16:56 PM</td></tr><tr><td>Commanded Mode Change (Capability Realization) has Logical System (Logical Component)  that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td>/obc-model/obc-model/Logical Architecture/Capabilities/Commanded Mode Change
/obc-model/obc-model/Logical Architecture/Structure/Logical System
</td><td>8:16:56 PM</td></tr><tr><td>Commanded Mode Change (Capability Realization) has Ground Station Operator (Logical Component) [Actor] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td>/obc-model/obc-model/Logical Architecture/Capabilities/Commanded Mode Change
/obc-model/obc-model/Logical Architecture/Structure/Ground Station Operator
</td><td>8:16:56 PM</td></tr><tr><td>[ES] Commanded, OBC-Relayed Mode Change Scenario (Scenario) is not realized by any Scenario</td><td>Warning</td><td>TC_DS_03</td><td>Capella/Transition/Consistency/Scenarios</td><td>/obc-model/obc-model/Logical Architecture/Capabilities/Commanded Mode Change/[ES] Commanded, OBC-Relayed Mode Change Scenario
</td><td>8:16:56 PM</td></tr><tr><td>[ES] Commanded, OBC-Bypassing Mode Change Scenario (Scenario) is not realized by any Scenario</td><td>Warning</td><td>TC_DS_03</td><td>Capella/Transition/Consistency/Scenarios</td><td>/obc-model/obc-model/Logical Architecture/Capabilities/Commanded Mode Change/[ES] Commanded, OBC-Bypassing Mode Change Scenario
</td><td>8:16:56 PM</td></tr><tr><td>Autonomous Mode Change (CapabilityRealization) is not realized by any CapabilityRealization</td><td>Warning</td><td>DWF_UC_02</td><td>Capella/Design/Well-Formedness/Use Cases</td><td>/obc-model/obc-model/Logical Architecture/Capabilities/Autonomous Mode Change
</td><td>8:16:56 PM</td></tr><tr><td>Autonomous Mode Change (Capability Realization) has Logical System (Logical Component)  that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td>/obc-model/obc-model/Logical Architecture/Capabilities/Autonomous Mode Change
/obc-model/obc-model/Logical Architecture/Structure/Logical System
</td><td>8:16:56 PM</td></tr><tr><td>On-Board Computer Subsystem (Logical Component)  allocates the non leaf function Change mode.</td><td>Error</td><td>DWF_DC_09</td><td>Capella/Design/Well-Formedness/Components</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/On-Board Computer Subsystem
</td><td>8:16:56 PM</td></tr><tr><td>Root Physical Function contains 2 elements with conflicting names: Commanded, OBC-Relayed Mode Change, Commanded, OBC-Relayed Mode Change</td><td>Error</td><td>I_19</td><td>Capella/Integrity</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function
/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Commanded, OBC-Relayed Mode Change
/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Commanded, OBC-Relayed Mode Change
</td><td>8:16:56 PM</td></tr><tr><td>Root Physical Function contains 2 elements with conflicting names: Commanded, OBC-Bypassing Mode Change, Commanded, OBC-Bypassing Mode Change</td><td>Error</td><td>I_19</td><td>Capella/Integrity</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function
/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Commanded, OBC-Bypassing Mode Change
/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Commanded, OBC-Relayed Mode Change
/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Commanded, OBC-Bypassing Mode Change
/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Commanded, OBC-Relayed Mode Change
</td><td>8:16:56 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Relay-issue mode change signal/FIP 1
</td><td>8:16:56 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Relay-issue mode change signal/FOP 1
</td><td>8:16:56 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Relay-issue mode change signal/Signal mode change upon request/FIP 1
</td><td>8:16:56 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Relay-issue mode change signal/Signal mode change upon request/FOP 1
</td><td>8:16:56 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Relay-issue mode change signal/Send mode change signal relay request/FOP 1
</td><td>8:16:56 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Relay-issue mode change signal/Send mode change signal relay request/FOP 2
</td><td>8:16:56 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Relay-issue mode change signal/Receive mode change signal relay request/FIP 1
</td><td>8:16:56 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Relay-issue mode change signal/Receive mode change signal relay request/FOP 1
</td><td>8:16:56 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Direct-issue mode change signal/FIP 1
</td><td>8:16:56 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Direct-issue mode change signal/FOP 1
</td><td>8:16:56 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Direct-issue mode change signal/Signal mode change directly/FIP 1
</td><td>8:16:56 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Direct-issue mode change signal/Signal mode change directly/FOP 1
</td><td>8:16:56 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Issue mode change telecommand/FOP 1
</td><td>8:16:56 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change telecommand/FIP 1
</td><td>8:16:56 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change telecommand/FOP 1
</td><td>8:16:56 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Receive mode change telecommand/FIP 1
</td><td>8:16:56 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Receive mode change telecommand/FOP 1
</td><td>8:16:56 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Receive mode change telecommand/FOP 2
</td><td>8:16:56 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change outcome telemetry/FOP 1
</td><td>8:16:56 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change outcome telemetry/Send mode change outcome full telemetry/FIP 1
</td><td>8:16:56 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change outcome telemetry/Send mode change outcome full telemetry/FOP 1
</td><td>8:16:56 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change outcome telemetry/Send mode change outcome full telemetry/Listen for communicated telemetry/FIP 1
</td><td>8:16:56 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change outcome telemetry/Send mode change outcome full telemetry/Listen for communicated telemetry/FOP 1
</td><td>8:16:56 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change outcome telemetry/Send mode change outcome full telemetry/Collect sensor data/FIP 1
</td><td>8:16:56 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change outcome telemetry/Send mode change outcome full telemetry/Collect sensor data/FOP 1
</td><td>8:16:56 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change outcome telemetry/Send mode change outcome full telemetry/Store telemetry history/Write to disk/FIP 1
</td><td>8:16:56 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change outcome telemetry/Send mode change outcome full telemetry/Store telemetry history/Write to disk/FOP 1
</td><td>8:16:56 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change outcome telemetry/Send mode change outcome full telemetry/Store telemetry history/Read from disk/FIP 2
</td><td>8:16:56 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change outcome telemetry/Send mode change outcome full telemetry/Store telemetry history/Read from disk/FOP 2
</td><td>8:16:56 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change outcome telemetry/Send mode change outcome full telemetry/Read telemetry history/FIP 2
</td><td>8:16:56 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change outcome telemetry/Send mode change outcome full telemetry/Read telemetry history/FOP 2
</td><td>8:16:56 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change outcome telemetry/Send mode change outcome full telemetry/Write telemetry history/FIP 2
</td><td>8:16:56 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change outcome telemetry/Send mode change outcome full telemetry/Write telemetry history/FOP 1
</td><td>8:16:56 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change outcome telemetry/Send mode change outcome full telemetry/Bundle full telemetry/FIP 1
</td><td>8:16:56 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change outcome telemetry/Send mode change outcome full telemetry/Bundle full telemetry/FOP 2
</td><td>8:16:56 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change outcome telemetry/Send mode change outcome full telemetry/Report full telemetry/FIP 1
</td><td>8:16:56 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change outcome telemetry/Send mode change outcome full telemetry/Report full telemetry/FOP 1
</td><td>8:16:56 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change outcome telemetry/Send mode change outcome minimal telemetry/FIP 1
</td><td>8:16:56 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change outcome telemetry/Send mode change outcome minimal telemetry/FOP 1
</td><td>8:16:56 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change outcome telemetry/Send mode change outcome minimal telemetry/Listen for communicated telemetry/FIP 1
</td><td>8:16:56 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change outcome telemetry/Send mode change outcome minimal telemetry/Listen for communicated telemetry/FOP 1
</td><td>8:16:56 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change outcome telemetry/Transmit telemetry/FIP 2
</td><td>8:16:56 PM</td></tr><tr><td>FIP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change outcome telemetry/Transmit telemetry/FIP 3
</td><td>8:16:56 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Receive mode change outcome telemetry/FIP 1
</td><td>8:16:56 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Receive mode change outcome telemetry/FIP 2
</td><td>8:16:56 PM</td></tr><tr><td>FIP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Receive mode change outcome telemetry/FIP 3
</td><td>8:16:56 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Receive mode change outcome telemetry/FOP 1
</td><td>8:16:56 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Validate outcome of mode change signal/FIP 1
</td><td>8:16:56 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Validate outcome of mode change signal/FOP 1
</td><td>8:16:56 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Validate outcome of mode change signal/Validate communicated telemetry against sensor data/FIP 1
</td><td>8:16:56 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Validate outcome of mode change signal/Validate communicated telemetry against sensor data/FOP 1
</td><td>8:16:56 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Validate outcome of mode change signal/Validate communicated telemetry against telemetry history/FIP 1
</td><td>8:16:56 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Validate outcome of mode change signal/Validate communicated telemetry against telemetry history/FOP 1
</td><td>8:16:56 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Display mode change outcome telemetry/FIP 1
</td><td>8:16:56 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Display mode change outcome telemetry/FOP 1
</td><td>8:16:56 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Interpret mode change telemetry/FIP 1
</td><td>8:16:56 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Provide measurement of physical quantity/FIP 1
</td><td>8:16:56 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Provide measurement of physical quantity/FOP 2
</td><td>8:16:56 PM</td></tr><tr><td>The target of "Mode change signal relay request" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Mode change signal relay request
</td><td>8:16:56 PM</td></tr><tr><td>The target of "Mode change signal relay request timeout" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Mode change signal relay request timeout
</td><td>8:16:56 PM</td></tr><tr><td>Both source and target of "Mode change signal outcome report" (Functional Exchange) are not delegated to leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Mode change signal outcome report
</td><td>8:16:56 PM</td></tr><tr><td>The source of "Mode change minimal telemetry transmission" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Mode change minimal telemetry transmission
</td><td>8:16:56 PM</td></tr><tr><td>Both source and target of "Mode change signal relayed execution" (Functional Exchange) are not delegated to leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Mode change signal relayed execution
</td><td>8:16:56 PM</td></tr><tr><td>Both source and target of "Mode change signal direct execution" (Functional Exchange) are not delegated to leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Mode change signal direct execution
</td><td>8:16:56 PM</td></tr><tr><td>The source of "Mode change telemetry transmission" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Mode change telemetry transmission
</td><td>8:16:56 PM</td></tr><tr><td>The source of "Mode change full telemetry transmission" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Mode change full telemetry transmission
</td><td>8:16:56 PM</td></tr><tr><td>CapabilityRealization 1 (CapabilityRealization) is not realized by any CapabilityRealization</td><td>Warning</td><td>DWF_UC_02</td><td>Capella/Design/Well-Formedness/Use Cases</td><td>/obc-model/obc-model/Physical Architecture/Capabilities/CapabilityRealization 1
</td><td>8:16:56 PM</td></tr><tr><td>CapabilityRealization 1 (Capability Realization) has Communications Subsystem Process (Physical Component) [Behavior] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td>/obc-model/obc-model/Physical Architecture/Capabilities/CapabilityRealization 1
/obc-model/obc-model/Physical Architecture/Structure/Physical System/Communications Subsystem Process
</td><td>8:16:56 PM</td></tr><tr><td>CapabilityRealization 1 (Capability Realization) has Ground Station (Physical Component) [Actor][Node] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td>/obc-model/obc-model/Physical Architecture/Capabilities/CapabilityRealization 1
/obc-model/obc-model/Physical Architecture/Structure/Ground Station
</td><td>8:16:56 PM</td></tr><tr><td>CapabilityRealization 1 (Capability Realization) has On-Board Computer Subsystem Process (Physical Component) [Behavior] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td>/obc-model/obc-model/Physical Architecture/Capabilities/CapabilityRealization 1
/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process
</td><td>8:16:56 PM</td></tr><tr><td>CapabilityRealization 1 (Capability Realization) has OBC MCU (Physical Component) [Node] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td>/obc-model/obc-model/Physical Architecture/Capabilities/CapabilityRealization 1
/obc-model/obc-model/Physical Architecture/Structure/Physical System/OBC MCU
</td><td>8:16:56 PM</td></tr><tr><td>CapabilityRealization 1 (Capability Realization) has Non-Volatile memory unit (Physical Component) [Node] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td>/obc-model/obc-model/Physical Architecture/Capabilities/CapabilityRealization 1
/obc-model/obc-model/Physical Architecture/Structure/Physical System/Non-Volatile memory unit
</td><td>8:16:56 PM</td></tr><tr><td>CapabilityRealization 1 (Capability Realization) has Comms MCU (Physical Component) [Node] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td>/obc-model/obc-model/Physical Architecture/Capabilities/CapabilityRealization 1
/obc-model/obc-model/Physical Architecture/Structure/Physical System/Comms MCU
</td><td>8:16:56 PM</td></tr><tr><td>[ES] Commanded, OBC-Relayed Mode Change Scenario (Scenario) is not realized by any Scenario</td><td>Warning</td><td>TC_DS_03</td><td>Capella/Transition/Consistency/Scenarios</td><td>/obc-model/obc-model/Physical Architecture/Capabilities/CapabilityRealization 1/[ES] Commanded, OBC-Relayed Mode Change Scenario
</td><td>8:16:56 PM</td></tr><tr><td>[ES] Commanded, OBC-Bypassing Mode Change Scenario (Scenario) is not realized by any Scenario</td><td>Warning</td><td>TC_DS_03</td><td>Capella/Transition/Consistency/Scenarios</td><td>/obc-model/obc-model/Physical Architecture/Capabilities/CapabilityRealization 1/[ES] Commanded, OBC-Bypassing Mode Change Scenario
</td><td>8:16:56 PM</td></tr><tr><td>CAN 1 (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/CAN 1
</td><td>8:16:56 PM</td></tr><tr><td>CAN 2 (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/CAN 2
</td><td>8:16:56 PM</td></tr><tr><td>Analogue Link (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Analogue Link
</td><td>8:16:56 PM</td></tr><tr><td>I2C (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/I2C
</td><td>8:16:56 PM</td></tr><tr><td>QSPI (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/QSPI
</td><td>8:16:56 PM</td></tr><tr><td>Communications Subsystem Process (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Communications Subsystem Process
</td><td>8:16:56 PM</td></tr><tr><td>Mode change signal relay request routine (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Communications Subsystem Process/Mode change signal relay request routine
</td><td>8:16:56 PM</td></tr><tr><td>Mode change signal relay request routine (PhysicalComponent) of Nature BEHAVIOR should not be contained and deployed in the same parent Communications Subsystem Process (PhysicalComponent)</td><td>Warning</td><td>DWF_DC_44</td><td>Capella/Design/Well-Formedness/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Communications Subsystem Process/Mode change signal relay request routine
/obc-model/obc-model/Physical Architecture/Structure/Physical System/Communications Subsystem Process
</td><td>8:16:56 PM</td></tr><tr><td>Mode change signal relay request routine (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Communications Subsystem Process/Mode change signal relay request routine
</td><td>8:16:56 PM</td></tr><tr><td>Mode change signal issue routine (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Communications Subsystem Process/Mode change signal issue routine
</td><td>8:16:56 PM</td></tr><tr><td>Mode change signal issue routine (PhysicalComponent) of Nature BEHAVIOR should not be contained and deployed in the same parent Communications Subsystem Process (PhysicalComponent)</td><td>Warning</td><td>DWF_DC_44</td><td>Capella/Design/Well-Formedness/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Communications Subsystem Process/Mode change signal issue routine
/obc-model/obc-model/Physical Architecture/Structure/Physical System/Communications Subsystem Process
</td><td>8:16:56 PM</td></tr><tr><td>Mode change signal issue routine (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Communications Subsystem Process/Mode change signal issue routine
</td><td>8:16:56 PM</td></tr><tr><td>Minimal telemetry collection routine (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Communications Subsystem Process/Minimal telemetry collection routine
</td><td>8:16:56 PM</td></tr><tr><td>Minimal telemetry collection routine (PhysicalComponent) of Nature BEHAVIOR should not be contained and deployed in the same parent Communications Subsystem Process (PhysicalComponent)</td><td>Warning</td><td>DWF_DC_44</td><td>Capella/Design/Well-Formedness/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Communications Subsystem Process/Minimal telemetry collection routine
/obc-model/obc-model/Physical Architecture/Structure/Physical System/Communications Subsystem Process
</td><td>8:16:56 PM</td></tr><tr><td>Minimal telemetry collection routine (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Communications Subsystem Process/Minimal telemetry collection routine
</td><td>8:16:56 PM</td></tr><tr><td>Telemetry transmission routine (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Communications Subsystem Process/Telemetry transmission routine
</td><td>8:16:56 PM</td></tr><tr><td>Telemetry transmission routine (PhysicalComponent) of Nature BEHAVIOR should not be contained and deployed in the same parent Communications Subsystem Process (PhysicalComponent)</td><td>Warning</td><td>DWF_DC_44</td><td>Capella/Design/Well-Formedness/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Communications Subsystem Process/Telemetry transmission routine
/obc-model/obc-model/Physical Architecture/Structure/Physical System/Communications Subsystem Process
</td><td>8:16:56 PM</td></tr><tr><td>Telemetry transmission routine (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Communications Subsystem Process/Telemetry transmission routine
</td><td>8:16:56 PM</td></tr><tr><td>On-Board Computer Subsystem Process (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process
</td><td>8:16:56 PM</td></tr><tr><td>Mode change signal relay routine (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/Mode change signal relay routine
</td><td>8:16:56 PM</td></tr><tr><td>Mode change signal relay routine (PhysicalComponent) of Nature BEHAVIOR should not be contained and deployed in the same parent On-Board Computer Subsystem Process (PhysicalComponent)</td><td>Warning</td><td>DWF_DC_44</td><td>Capella/Design/Well-Formedness/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/Mode change signal relay routine
/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process
</td><td>8:16:56 PM</td></tr><tr><td>Mode change signal relay routine (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/Mode change signal relay routine
</td><td>8:16:56 PM</td></tr><tr><td>Full telemetry collection routine (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/Full telemetry collection routine
</td><td>8:16:56 PM</td></tr><tr><td>Full telemetry collection routine (PhysicalComponent) of Nature BEHAVIOR should not be contained and deployed in the same parent On-Board Computer Subsystem Process (PhysicalComponent)</td><td>Warning</td><td>DWF_DC_44</td><td>Capella/Design/Well-Formedness/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/Full telemetry collection routine
/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process
</td><td>8:16:56 PM</td></tr><tr><td>Full telemetry collection routine (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/Full telemetry collection routine
</td><td>8:16:56 PM</td></tr><tr><td>Telemetry history storage (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/Telemetry history storage
</td><td>8:16:56 PM</td></tr><tr><td>Telemetry history storage (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/Telemetry history storage
</td><td>8:16:56 PM</td></tr><tr><td>Telemetry validation routine (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/Telemetry validation routine
</td><td>8:16:56 PM</td></tr><tr><td>Telemetry validation routine (PhysicalComponent) of Nature BEHAVIOR should not be contained and deployed in the same parent On-Board Computer Subsystem Process (PhysicalComponent)</td><td>Warning</td><td>DWF_DC_44</td><td>Capella/Design/Well-Formedness/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/Telemetry validation routine
/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process
</td><td>8:16:56 PM</td></tr><tr><td>Telemetry validation routine (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/Telemetry validation routine
</td><td>8:16:56 PM</td></tr><tr><td>OBC MCU (Physical Component) [Node] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/OBC MCU
</td><td>8:16:56 PM</td></tr><tr><td>OBC MCU (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/OBC MCU
</td><td>8:16:56 PM</td></tr><tr><td>PP 1 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/OBC MCU/PP 1
</td><td>8:16:56 PM</td></tr><tr><td>PP 2 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/OBC MCU/PP 2
</td><td>8:16:56 PM</td></tr><tr><td>PP 3 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/OBC MCU/PP 3
</td><td>8:16:56 PM</td></tr><tr><td>PP 4 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/OBC MCU/PP 4
</td><td>8:16:56 PM</td></tr><tr><td>PP 5 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/OBC MCU/PP 5
</td><td>8:16:56 PM</td></tr><tr><td>Comms MCU (Physical Component) [Node] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Comms MCU
</td><td>8:16:56 PM</td></tr><tr><td>Comms MCU (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Comms MCU
</td><td>8:16:56 PM</td></tr><tr><td>PP 1 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Comms MCU/PP 1
</td><td>8:16:56 PM</td></tr><tr><td>PP 2 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Comms MCU/PP 2
</td><td>8:16:56 PM</td></tr><tr><td>Non-Volatile memory unit (Physical Component) [Node] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Non-Volatile memory unit
</td><td>8:16:56 PM</td></tr><tr><td>Non-Volatile memory unit (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Non-Volatile memory unit
</td><td>8:16:56 PM</td></tr><tr><td>PP 1 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Non-Volatile memory unit/PP 1
</td><td>8:16:56 PM</td></tr><tr><td>Sensors (Physical Component) [Node] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Sensors
</td><td>8:16:56 PM</td></tr><tr><td>Sensors (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Sensors
</td><td>8:16:56 PM</td></tr><tr><td>PP 1 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Sensors/PP 1
</td><td>8:16:56 PM</td></tr><tr><td>PP 2 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Sensors/PP 2
</td><td>8:16:56 PM</td></tr><tr><td>Parameter Sensing Process (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Parameter Sensing Process
</td><td>8:16:56 PM</td></tr><tr><td>Parameter Sensing Process (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Parameter Sensing Process
</td><td>8:16:56 PM</td></tr>