==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.11 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.293 seconds; peak allocated memory: 1.378 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.201 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.722 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.94 seconds; peak allocated memory: 1.448 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.697 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.149 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.222 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.721 seconds; peak allocated memory: 1.462 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.309 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.974 seconds; peak allocated memory: 1.450 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.211 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.87 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.891 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.319 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.777 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 8.58 seconds; peak allocated memory: 1.358 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.746 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.274 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.614 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.794 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.161 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 0 seconds. Total elapsed time: 3.415 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.133 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.537 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.165 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.516 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.237 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.636 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.129 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.507 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.088 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 0 seconds. Total elapsed time: 3.373 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.427 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.135 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 0 seconds. Total elapsed time: 3.38 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Analyzing design file 'hls_FIRN11MAXI/FIR.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.732 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base(unsigned long)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:263:77)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb0EEC2EDq65_j' into 'ap_int_base<65, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb0EEC2EDq65_j' into 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb0EEC2EDq65_j' into 'ap_int_base<65, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<64, false>::plus operator+<32, false, 64, false>(ap_int_base<32, false> const&, ap_int_base<64, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<64, false>::plus operator+<32, false, 64, false>(ap_int_base<32, false> const&, ap_int_base<64, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<32, false>::RType<64, false>::plus operator+<32, false, 64, false>(ap_int_base<32, false> const&, ap_int_base<64, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long)' into 'ap_int_base<32, false>::RType<($_0)64, false>::plus operator+<32, false>(ap_int_base<32, false> const&, unsigned long)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1682:1060)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<64, false>::plus operator+<32, false, 64, false>(ap_int_base<32, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<32, false>::RType<($_0)64, false>::plus operator+<32, false>(ap_int_base<32, false> const&, unsigned long)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1682:1058)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base(int)' into 'ap_int_base<65, false>::RType<64, false>::div operator/<65, false, 64, false>(ap_int_base<65, false> const&, ap_int_base<64, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559:337)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long)' into 'ap_int_base<65, false>::RType<($_0)64, false>::div operator/<65, false>(ap_int_base<65, false> const&, unsigned long)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1682:2162)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::RType<64, false>::div operator/<65, false, 64, false>(ap_int_base<65, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<65, false>::RType<($_0)64, false>::div operator/<65, false>(ap_int_base<65, false> const&, unsigned long)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1682:2160)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)64, false>::plus operator+<32, false>(ap_int_base<32, false> const&, unsigned long)' into 'fir_n11_maxi(int volatile*, int volatile*, int*, ap_uint<32>)' (hls_FIRN11MAXI/FIR.cpp:13:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::operator unsigned long long() const' into 'fir_n11_maxi(int volatile*, int volatile*, int*, ap_uint<32>)' (hls_FIRN11MAXI/FIR.cpp:13:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::RType<($_0)64, false>::div operator/<65, false>(ap_int_base<65, false> const&, unsigned long)' into 'fir_n11_maxi(int volatile*, int volatile*, int*, ap_uint<32>)' (hls_FIRN11MAXI/FIR.cpp:13:58)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.79 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-510] Pipelining loop 'XFER_LOOP' (hls_FIRN11MAXI/FIR.cpp:11) in function 'fir_n11_maxi' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'XFER_LOOP' (hls_FIRN11MAXI/FIR.cpp:11) in function 'fir_n11_maxi' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SHIFT_ACC_LOOP' (hls_FIRN11MAXI/FIR.cpp:6) in function 'fir_n11_maxi' completely with a factor of 11.
INFO: [XFORM 203-102] Partitioning array 'an32ShiftReg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir_n11_maxi' (hls_FIRN11MAXI/FIR.cpp:3)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (hls_FIRN11MAXI/FIR.cpp:17:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (hls_FIRN11MAXI/FIR.cpp:29:28). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir_n11_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_n11_maxi_Pipeline_XFER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XFER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'XFER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_n11_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_n11_maxi_Pipeline_XFER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_n11_maxi_Pipeline_XFER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_n11_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/pn32HPInput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/pn32HPOutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/an32Coef' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/regXferLeng' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir_n11_maxi' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pn32HPInput', 'pn32HPOutput', 'regXferLeng', 'an32Coef' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_n11_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 1.465 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir_n11_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for fir_n11_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 11.426 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.547 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.142 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.535 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.065 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 0 seconds. Total elapsed time: 3.478 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'hls_FIRN11MAXI/FIR.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.426 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base(unsigned long)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:263:77)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb0EEC2EDq65_j' into 'ap_int_base<65, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb0EEC2EDq65_j' into 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb0EEC2EDq65_j' into 'ap_int_base<65, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<64, false>::plus operator+<32, false, 64, false>(ap_int_base<32, false> const&, ap_int_base<64, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<64, false>::plus operator+<32, false, 64, false>(ap_int_base<32, false> const&, ap_int_base<64, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<32, false>::RType<64, false>::plus operator+<32, false, 64, false>(ap_int_base<32, false> const&, ap_int_base<64, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long)' into 'ap_int_base<32, false>::RType<($_0)64, false>::plus operator+<32, false>(ap_int_base<32, false> const&, unsigned long)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1682:1060)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<64, false>::plus operator+<32, false, 64, false>(ap_int_base<32, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<32, false>::RType<($_0)64, false>::plus operator+<32, false>(ap_int_base<32, false> const&, unsigned long)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1682:1058)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base(int)' into 'ap_int_base<65, false>::RType<64, false>::div operator/<65, false, 64, false>(ap_int_base<65, false> const&, ap_int_base<64, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559:337)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long)' into 'ap_int_base<65, false>::RType<($_0)64, false>::div operator/<65, false>(ap_int_base<65, false> const&, unsigned long)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1682:2162)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::RType<64, false>::div operator/<65, false, 64, false>(ap_int_base<65, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<65, false>::RType<($_0)64, false>::div operator/<65, false>(ap_int_base<65, false> const&, unsigned long)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1682:2160)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)64, false>::plus operator+<32, false>(ap_int_base<32, false> const&, unsigned long)' into 'fir_n11_maxi(int volatile*, int volatile*, int*, ap_uint<32>)' (hls_FIRN11MAXI/FIR.cpp:13:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::operator unsigned long long() const' into 'fir_n11_maxi(int volatile*, int volatile*, int*, ap_uint<32>)' (hls_FIRN11MAXI/FIR.cpp:13:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::RType<($_0)64, false>::div operator/<65, false>(ap_int_base<65, false> const&, unsigned long)' into 'fir_n11_maxi(int volatile*, int volatile*, int*, ap_uint<32>)' (hls_FIRN11MAXI/FIR.cpp:13:58)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.755 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'XFER_LOOP' (hls_FIRN11MAXI/FIR.cpp:11) in function 'fir_n11_maxi' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'XFER_LOOP' (hls_FIRN11MAXI/FIR.cpp:11) in function 'fir_n11_maxi' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SHIFT_ACC_LOOP' (hls_FIRN11MAXI/FIR.cpp:6) in function 'fir_n11_maxi' completely with a factor of 11.
INFO: [XFORM 203-102] Partitioning array 'an32ShiftReg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir_n11_maxi' (hls_FIRN11MAXI/FIR.cpp:3)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (hls_FIRN11MAXI/FIR.cpp:17:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (hls_FIRN11MAXI/FIR.cpp:29:28). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir_n11_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_n11_maxi_Pipeline_XFER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XFER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'XFER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_n11_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_n11_maxi_Pipeline_XFER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_n11_maxi_Pipeline_XFER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_n11_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/pn32HPInput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/pn32HPOutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/an32Coef' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/regXferLeng' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir_n11_maxi' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pn32HPInput', 'pn32HPOutput', 'regXferLeng', 'an32Coef' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_n11_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir_n11_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for fir_n11_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 7.277 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.59 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file hls_ip/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 28.315 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 30.682 seconds; peak allocated memory: 1.464 GB.
