ARM GAS  C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_it.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NMI_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	NMI_Handler
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	NMI_Handler:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_it.c"
   1:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_it.c **** /**
   3:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_it.c ****   * @file    stm32f1xx_it.c
   5:Core/Src/stm32f1xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f1xx_it.c ****   * @attention
   8:Core/Src/stm32f1xx_it.c ****   *
   9:Core/Src/stm32f1xx_it.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/stm32f1xx_it.c ****   * All rights reserved.
  11:Core/Src/stm32f1xx_it.c ****   *
  12:Core/Src/stm32f1xx_it.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32f1xx_it.c ****   * in the root directory of this software component.
  14:Core/Src/stm32f1xx_it.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32f1xx_it.c ****   *
  16:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
  17:Core/Src/stm32f1xx_it.c ****   */
  18:Core/Src/stm32f1xx_it.c **** /* USER CODE END Header */
  19:Core/Src/stm32f1xx_it.c **** 
  20:Core/Src/stm32f1xx_it.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32f1xx_it.c **** #include "main.h"
  22:Core/Src/stm32f1xx_it.c **** #include "stm32f1xx_it.h"
  23:Core/Src/stm32f1xx_it.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_it.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_it.c **** 
  27:Core/Src/stm32f1xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_it.c **** 
  30:Core/Src/stm32f1xx_it.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_it.c **** 
  32:Core/Src/stm32f1xx_it.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s 			page 2


  33:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PD */
  34:Core/Src/stm32f1xx_it.c **** 
  35:Core/Src/stm32f1xx_it.c **** /* USER CODE END PD */
  36:Core/Src/stm32f1xx_it.c **** 
  37:Core/Src/stm32f1xx_it.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PM */
  39:Core/Src/stm32f1xx_it.c **** 
  40:Core/Src/stm32f1xx_it.c **** /* USER CODE END PM */
  41:Core/Src/stm32f1xx_it.c **** 
  42:Core/Src/stm32f1xx_it.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_it.c **** 
  45:Core/Src/stm32f1xx_it.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_it.c **** 
  47:Core/Src/stm32f1xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_it.c **** 
  50:Core/Src/stm32f1xx_it.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_it.c **** 
  52:Core/Src/stm32f1xx_it.c **** /* Private user code ---------------------------------------------------------*/
  53:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN 0 */
  54:Core/Src/stm32f1xx_it.c **** 
  55:Core/Src/stm32f1xx_it.c **** /* USER CODE END 0 */
  56:Core/Src/stm32f1xx_it.c **** 
  57:Core/Src/stm32f1xx_it.c **** /* External variables --------------------------------------------------------*/
  58:Core/Src/stm32f1xx_it.c **** 
  59:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN EV */
  60:Core/Src/stm32f1xx_it.c **** 
  61:Core/Src/stm32f1xx_it.c **** /* USER CODE END EV */
  62:Core/Src/stm32f1xx_it.c **** 
  63:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  64:Core/Src/stm32f1xx_it.c **** /*           Cortex-M3 Processor Interruption and Exception Handlers          */
  65:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  66:Core/Src/stm32f1xx_it.c **** /**
  67:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Non maskable interrupt.
  68:Core/Src/stm32f1xx_it.c ****   */
  69:Core/Src/stm32f1xx_it.c **** void NMI_Handler(void)
  70:Core/Src/stm32f1xx_it.c **** {
  27              		.loc 1 70 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 00AF     		add	r7, sp, #0
  37              	.LCFI1:
  38              		.cfi_def_cfa_register 7
  39              	.L2:
  71:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  72:Core/Src/stm32f1xx_it.c **** 
  73:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  74:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  75:Core/Src/stm32f1xx_it.c ****   while (1)
  40              		.loc 1 75 9 discriminator 1
ARM GAS  C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s 			page 3


  41 0004 FEE7     		b	.L2
  42              		.cfi_endproc
  43              	.LFE65:
  45              		.section	.text.HardFault_Handler,"ax",%progbits
  46              		.align	1
  47              		.global	HardFault_Handler
  48              		.syntax unified
  49              		.thumb
  50              		.thumb_func
  51              		.fpu softvfp
  53              	HardFault_Handler:
  54              	.LFB66:
  76:Core/Src/stm32f1xx_it.c ****   {
  77:Core/Src/stm32f1xx_it.c ****   }
  78:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  79:Core/Src/stm32f1xx_it.c **** }
  80:Core/Src/stm32f1xx_it.c **** 
  81:Core/Src/stm32f1xx_it.c **** /**
  82:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Hard fault interrupt.
  83:Core/Src/stm32f1xx_it.c ****   */
  84:Core/Src/stm32f1xx_it.c **** void HardFault_Handler(void)
  85:Core/Src/stm32f1xx_it.c **** {
  55              		.loc 1 85 1
  56              		.cfi_startproc
  57              		@ args = 0, pretend = 0, frame = 0
  58              		@ frame_needed = 1, uses_anonymous_args = 0
  59              		@ link register save eliminated.
  60 0000 80B4     		push	{r7}
  61              	.LCFI2:
  62              		.cfi_def_cfa_offset 4
  63              		.cfi_offset 7, -4
  64 0002 00AF     		add	r7, sp, #0
  65              	.LCFI3:
  66              		.cfi_def_cfa_register 7
  67              	.L4:
  86:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  87:Core/Src/stm32f1xx_it.c **** 
  88:Core/Src/stm32f1xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  89:Core/Src/stm32f1xx_it.c ****   while (1)
  68              		.loc 1 89 9 discriminator 1
  69 0004 FEE7     		b	.L4
  70              		.cfi_endproc
  71              	.LFE66:
  73              		.section	.text.MemManage_Handler,"ax",%progbits
  74              		.align	1
  75              		.global	MemManage_Handler
  76              		.syntax unified
  77              		.thumb
  78              		.thumb_func
  79              		.fpu softvfp
  81              	MemManage_Handler:
  82              	.LFB67:
  90:Core/Src/stm32f1xx_it.c ****   {
  91:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  92:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  93:Core/Src/stm32f1xx_it.c ****   }
  94:Core/Src/stm32f1xx_it.c **** }
ARM GAS  C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s 			page 4


  95:Core/Src/stm32f1xx_it.c **** 
  96:Core/Src/stm32f1xx_it.c **** /**
  97:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Memory management fault.
  98:Core/Src/stm32f1xx_it.c ****   */
  99:Core/Src/stm32f1xx_it.c **** void MemManage_Handler(void)
 100:Core/Src/stm32f1xx_it.c **** {
  83              		.loc 1 100 1
  84              		.cfi_startproc
  85              		@ args = 0, pretend = 0, frame = 0
  86              		@ frame_needed = 1, uses_anonymous_args = 0
  87              		@ link register save eliminated.
  88 0000 80B4     		push	{r7}
  89              	.LCFI4:
  90              		.cfi_def_cfa_offset 4
  91              		.cfi_offset 7, -4
  92 0002 00AF     		add	r7, sp, #0
  93              	.LCFI5:
  94              		.cfi_def_cfa_register 7
  95              	.L6:
 101:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 102:Core/Src/stm32f1xx_it.c **** 
 103:Core/Src/stm32f1xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 104:Core/Src/stm32f1xx_it.c ****   while (1)
  96              		.loc 1 104 9 discriminator 1
  97 0004 FEE7     		b	.L6
  98              		.cfi_endproc
  99              	.LFE67:
 101              		.section	.text.BusFault_Handler,"ax",%progbits
 102              		.align	1
 103              		.global	BusFault_Handler
 104              		.syntax unified
 105              		.thumb
 106              		.thumb_func
 107              		.fpu softvfp
 109              	BusFault_Handler:
 110              	.LFB68:
 105:Core/Src/stm32f1xx_it.c ****   {
 106:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 107:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 108:Core/Src/stm32f1xx_it.c ****   }
 109:Core/Src/stm32f1xx_it.c **** }
 110:Core/Src/stm32f1xx_it.c **** 
 111:Core/Src/stm32f1xx_it.c **** /**
 112:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Prefetch fault, memory access fault.
 113:Core/Src/stm32f1xx_it.c ****   */
 114:Core/Src/stm32f1xx_it.c **** void BusFault_Handler(void)
 115:Core/Src/stm32f1xx_it.c **** {
 111              		.loc 1 115 1
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 0
 114              		@ frame_needed = 1, uses_anonymous_args = 0
 115              		@ link register save eliminated.
 116 0000 80B4     		push	{r7}
 117              	.LCFI6:
 118              		.cfi_def_cfa_offset 4
 119              		.cfi_offset 7, -4
 120 0002 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s 			page 5


 121              	.LCFI7:
 122              		.cfi_def_cfa_register 7
 123              	.L8:
 116:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 117:Core/Src/stm32f1xx_it.c **** 
 118:Core/Src/stm32f1xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 119:Core/Src/stm32f1xx_it.c ****   while (1)
 124              		.loc 1 119 9 discriminator 1
 125 0004 FEE7     		b	.L8
 126              		.cfi_endproc
 127              	.LFE68:
 129              		.section	.text.UsageFault_Handler,"ax",%progbits
 130              		.align	1
 131              		.global	UsageFault_Handler
 132              		.syntax unified
 133              		.thumb
 134              		.thumb_func
 135              		.fpu softvfp
 137              	UsageFault_Handler:
 138              	.LFB69:
 120:Core/Src/stm32f1xx_it.c ****   {
 121:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 122:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 123:Core/Src/stm32f1xx_it.c ****   }
 124:Core/Src/stm32f1xx_it.c **** }
 125:Core/Src/stm32f1xx_it.c **** 
 126:Core/Src/stm32f1xx_it.c **** /**
 127:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 128:Core/Src/stm32f1xx_it.c ****   */
 129:Core/Src/stm32f1xx_it.c **** void UsageFault_Handler(void)
 130:Core/Src/stm32f1xx_it.c **** {
 139              		.loc 1 130 1
 140              		.cfi_startproc
 141              		@ args = 0, pretend = 0, frame = 0
 142              		@ frame_needed = 1, uses_anonymous_args = 0
 143              		@ link register save eliminated.
 144 0000 80B4     		push	{r7}
 145              	.LCFI8:
 146              		.cfi_def_cfa_offset 4
 147              		.cfi_offset 7, -4
 148 0002 00AF     		add	r7, sp, #0
 149              	.LCFI9:
 150              		.cfi_def_cfa_register 7
 151              	.L10:
 131:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 132:Core/Src/stm32f1xx_it.c **** 
 133:Core/Src/stm32f1xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 134:Core/Src/stm32f1xx_it.c ****   while (1)
 152              		.loc 1 134 9 discriminator 1
 153 0004 FEE7     		b	.L10
 154              		.cfi_endproc
 155              	.LFE69:
 157              		.section	.text.SVC_Handler,"ax",%progbits
 158              		.align	1
 159              		.global	SVC_Handler
 160              		.syntax unified
 161              		.thumb
ARM GAS  C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s 			page 6


 162              		.thumb_func
 163              		.fpu softvfp
 165              	SVC_Handler:
 166              	.LFB70:
 135:Core/Src/stm32f1xx_it.c ****   {
 136:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 137:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 138:Core/Src/stm32f1xx_it.c ****   }
 139:Core/Src/stm32f1xx_it.c **** }
 140:Core/Src/stm32f1xx_it.c **** 
 141:Core/Src/stm32f1xx_it.c **** /**
 142:Core/Src/stm32f1xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 143:Core/Src/stm32f1xx_it.c ****   */
 144:Core/Src/stm32f1xx_it.c **** void SVC_Handler(void)
 145:Core/Src/stm32f1xx_it.c **** {
 167              		.loc 1 145 1
 168              		.cfi_startproc
 169              		@ args = 0, pretend = 0, frame = 0
 170              		@ frame_needed = 1, uses_anonymous_args = 0
 171              		@ link register save eliminated.
 172 0000 80B4     		push	{r7}
 173              	.LCFI10:
 174              		.cfi_def_cfa_offset 4
 175              		.cfi_offset 7, -4
 176 0002 00AF     		add	r7, sp, #0
 177              	.LCFI11:
 178              		.cfi_def_cfa_register 7
 146:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
 147:Core/Src/stm32f1xx_it.c **** 
 148:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 149:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 150:Core/Src/stm32f1xx_it.c **** 
 151:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 152:Core/Src/stm32f1xx_it.c **** }
 179              		.loc 1 152 1
 180 0004 00BF     		nop
 181 0006 BD46     		mov	sp, r7
 182              	.LCFI12:
 183              		.cfi_def_cfa_register 13
 184              		@ sp needed
 185 0008 80BC     		pop	{r7}
 186              	.LCFI13:
 187              		.cfi_restore 7
 188              		.cfi_def_cfa_offset 0
 189 000a 7047     		bx	lr
 190              		.cfi_endproc
 191              	.LFE70:
 193              		.section	.text.DebugMon_Handler,"ax",%progbits
 194              		.align	1
 195              		.global	DebugMon_Handler
 196              		.syntax unified
 197              		.thumb
 198              		.thumb_func
 199              		.fpu softvfp
 201              	DebugMon_Handler:
 202              	.LFB71:
 153:Core/Src/stm32f1xx_it.c **** 
ARM GAS  C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s 			page 7


 154:Core/Src/stm32f1xx_it.c **** /**
 155:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Debug monitor.
 156:Core/Src/stm32f1xx_it.c ****   */
 157:Core/Src/stm32f1xx_it.c **** void DebugMon_Handler(void)
 158:Core/Src/stm32f1xx_it.c **** {
 203              		.loc 1 158 1
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 0
 206              		@ frame_needed = 1, uses_anonymous_args = 0
 207              		@ link register save eliminated.
 208 0000 80B4     		push	{r7}
 209              	.LCFI14:
 210              		.cfi_def_cfa_offset 4
 211              		.cfi_offset 7, -4
 212 0002 00AF     		add	r7, sp, #0
 213              	.LCFI15:
 214              		.cfi_def_cfa_register 7
 159:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 160:Core/Src/stm32f1xx_it.c **** 
 161:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 162:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 163:Core/Src/stm32f1xx_it.c **** 
 164:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 165:Core/Src/stm32f1xx_it.c **** }
 215              		.loc 1 165 1
 216 0004 00BF     		nop
 217 0006 BD46     		mov	sp, r7
 218              	.LCFI16:
 219              		.cfi_def_cfa_register 13
 220              		@ sp needed
 221 0008 80BC     		pop	{r7}
 222              	.LCFI17:
 223              		.cfi_restore 7
 224              		.cfi_def_cfa_offset 0
 225 000a 7047     		bx	lr
 226              		.cfi_endproc
 227              	.LFE71:
 229              		.section	.text.PendSV_Handler,"ax",%progbits
 230              		.align	1
 231              		.global	PendSV_Handler
 232              		.syntax unified
 233              		.thumb
 234              		.thumb_func
 235              		.fpu softvfp
 237              	PendSV_Handler:
 238              	.LFB72:
 166:Core/Src/stm32f1xx_it.c **** 
 167:Core/Src/stm32f1xx_it.c **** /**
 168:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Pendable request for system service.
 169:Core/Src/stm32f1xx_it.c ****   */
 170:Core/Src/stm32f1xx_it.c **** void PendSV_Handler(void)
 171:Core/Src/stm32f1xx_it.c **** {
 239              		.loc 1 171 1
 240              		.cfi_startproc
 241              		@ args = 0, pretend = 0, frame = 0
 242              		@ frame_needed = 1, uses_anonymous_args = 0
 243              		@ link register save eliminated.
ARM GAS  C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s 			page 8


 244 0000 80B4     		push	{r7}
 245              	.LCFI18:
 246              		.cfi_def_cfa_offset 4
 247              		.cfi_offset 7, -4
 248 0002 00AF     		add	r7, sp, #0
 249              	.LCFI19:
 250              		.cfi_def_cfa_register 7
 172:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 173:Core/Src/stm32f1xx_it.c **** 
 174:Core/Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 175:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 176:Core/Src/stm32f1xx_it.c **** 
 177:Core/Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 178:Core/Src/stm32f1xx_it.c **** }
 251              		.loc 1 178 1
 252 0004 00BF     		nop
 253 0006 BD46     		mov	sp, r7
 254              	.LCFI20:
 255              		.cfi_def_cfa_register 13
 256              		@ sp needed
 257 0008 80BC     		pop	{r7}
 258              	.LCFI21:
 259              		.cfi_restore 7
 260              		.cfi_def_cfa_offset 0
 261 000a 7047     		bx	lr
 262              		.cfi_endproc
 263              	.LFE72:
 265              		.section	.text.SysTick_Handler,"ax",%progbits
 266              		.align	1
 267              		.global	SysTick_Handler
 268              		.syntax unified
 269              		.thumb
 270              		.thumb_func
 271              		.fpu softvfp
 273              	SysTick_Handler:
 274              	.LFB73:
 179:Core/Src/stm32f1xx_it.c **** 
 180:Core/Src/stm32f1xx_it.c **** /**
 181:Core/Src/stm32f1xx_it.c ****   * @brief This function handles System tick timer.
 182:Core/Src/stm32f1xx_it.c ****   */
 183:Core/Src/stm32f1xx_it.c **** void SysTick_Handler(void)
 184:Core/Src/stm32f1xx_it.c **** {
 275              		.loc 1 184 1
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 0
 278              		@ frame_needed = 1, uses_anonymous_args = 0
 279 0000 80B5     		push	{r7, lr}
 280              	.LCFI22:
 281              		.cfi_def_cfa_offset 8
 282              		.cfi_offset 7, -8
 283              		.cfi_offset 14, -4
 284 0002 00AF     		add	r7, sp, #0
 285              	.LCFI23:
 286              		.cfi_def_cfa_register 7
 185:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 186:Core/Src/stm32f1xx_it.c **** 
 187:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
ARM GAS  C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s 			page 9


 188:Core/Src/stm32f1xx_it.c ****   HAL_IncTick();
 287              		.loc 1 188 3
 288 0004 FFF7FEFF 		bl	HAL_IncTick
 189:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 190:Core/Src/stm32f1xx_it.c **** 
 191:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 192:Core/Src/stm32f1xx_it.c **** }
 289              		.loc 1 192 1
 290 0008 00BF     		nop
 291 000a 80BD     		pop	{r7, pc}
 292              		.cfi_endproc
 293              	.LFE73:
 295              		.text
 296              	.Letext0:
ARM GAS  C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_it.c
C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s:16     .text.NMI_Handler:00000000 $t
C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s:24     .text.NMI_Handler:00000000 NMI_Handler
C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s:46     .text.HardFault_Handler:00000000 $t
C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s:53     .text.HardFault_Handler:00000000 HardFault_Handler
C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s:74     .text.MemManage_Handler:00000000 $t
C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s:81     .text.MemManage_Handler:00000000 MemManage_Handler
C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s:102    .text.BusFault_Handler:00000000 $t
C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s:109    .text.BusFault_Handler:00000000 BusFault_Handler
C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s:130    .text.UsageFault_Handler:00000000 $t
C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s:137    .text.UsageFault_Handler:00000000 UsageFault_Handler
C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s:158    .text.SVC_Handler:00000000 $t
C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s:165    .text.SVC_Handler:00000000 SVC_Handler
C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s:194    .text.DebugMon_Handler:00000000 $t
C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s:201    .text.DebugMon_Handler:00000000 DebugMon_Handler
C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s:230    .text.PendSV_Handler:00000000 $t
C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s:237    .text.PendSV_Handler:00000000 PendSV_Handler
C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s:266    .text.SysTick_Handler:00000000 $t
C:\Users\ben96\AppData\Local\Temp\ccIJvnci.s:273    .text.SysTick_Handler:00000000 SysTick_Handler

UNDEFINED SYMBOLS
HAL_IncTick
