# Reading pref.tcl
# do mod_12_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sahil/Desktop/Maven/Programs/Lab\ 4/MOD_12 {C:/Users/Sahil/Desktop/Maven/Programs/Lab 4/MOD_12/mod_12.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:29 on Oct 20,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sahil/Desktop/Maven/Programs/Lab 4/MOD_12" C:/Users/Sahil/Desktop/Maven/Programs/Lab 4/MOD_12/mod_12.v 
# -- Compiling module mod_12
# 
# Top level modules:
# 	mod_12
# End time: 16:50:29 on Oct 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sahil/Desktop/Maven/Programs/Lab\ 4/MOD_12 {C:/Users/Sahil/Desktop/Maven/Programs/Lab 4/MOD_12/mod_12_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:29 on Oct 20,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sahil/Desktop/Maven/Programs/Lab 4/MOD_12" C:/Users/Sahil/Desktop/Maven/Programs/Lab 4/MOD_12/mod_12_tb.v 
# -- Compiling module mod_12_tb
# 
# Top level modules:
# 	mod_12_tb
# End time: 16:50:29 on Oct 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs="+acc"  mod_12_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs=""+acc"" mod_12_tb 
# Start time: 16:50:29 on Oct 20,2024
# Loading work.mod_12_tb
# Loading work.mod_12
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/Sahil/Desktop/Maven/Programs/Lab 4/MOD_12/mod_12_tb.v(41)
#    Time: 225 ps  Iteration: 1  Instance: /mod_12_tb
# 1
# Break in Module mod_12_tb at C:/Users/Sahil/Desktop/Maven/Programs/Lab 4/MOD_12/mod_12_tb.v line 41
# End time: 16:51:17 on Oct 20,2024, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
