
*** Running vivado
    with args -log design_1_matmul_wrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_matmul_wrapper_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_matmul_wrapper_0_0.tcl -notrace
Command: synth_design -top design_1_matmul_wrapper_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10352 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 412.562 ; gain = 103.660
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_matmul_wrapper_0_0' [c:/Projects/Matrix_SoC_v2/MVM/MVM.srcs/sources_1/bd/design_1/ip/design_1_matmul_wrapper_0_0/synth/design_1_matmul_wrapper_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'matmul_wrapper' [C:/Projects/Matrix_SoC_v2/rtl/matmul_wrapper.v:1]
	Parameter R1 bound to: 2 - type: integer 
	Parameter C1 bound to: 2 - type: integer 
	Parameter R2 bound to: 2 - type: integer 
	Parameter C2 bound to: 2 - type: integer 
	Parameter W_A bound to: 3 - type: integer 
	Parameter W_B bound to: 3 - type: integer 
	Parameter W_C bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matmul' [C:/Projects/Matrix_SoC_v2/rtl/matmul.sv:1]
	Parameter R1 bound to: 2 - type: integer 
	Parameter C1 bound to: 2 - type: integer 
	Parameter R2 bound to: 2 - type: integer 
	Parameter C2 bound to: 2 - type: integer 
	Parameter W_A bound to: 3 - type: integer 
	Parameter W_B bound to: 3 - type: integer 
	Parameter W_C bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matvec_mul' [C:/Projects/Matrix_SoC_v2/rtl/matvec_mul.sv:1]
	Parameter R bound to: 2 - type: integer 
	Parameter C bound to: 2 - type: integer 
	Parameter W_X bound to: 3 - type: integer 
	Parameter W_K bound to: 3 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter W_M bound to: 6 - type: integer 
	Parameter W_Y bound to: 7 - type: integer 
	Parameter C_PAD bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matvec_mul' (1#1) [C:/Projects/Matrix_SoC_v2/rtl/matvec_mul.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'matmul' (2#1) [C:/Projects/Matrix_SoC_v2/rtl/matmul.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'matmul_wrapper' (3#1) [C:/Projects/Matrix_SoC_v2/rtl/matmul_wrapper.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_matmul_wrapper_0_0' (4#1) [c:/Projects/Matrix_SoC_v2/MVM/MVM.srcs/sources_1/bd/design_1/ip/design_1_matmul_wrapper_0_0/synth/design_1_matmul_wrapper_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 467.699 ; gain = 158.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 467.699 ; gain = 158.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 467.699 ; gain = 158.797
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 812.441 ; gain = 2.664
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 812.441 ; gain = 503.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 812.441 ; gain = 503.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 812.441 ; gain = 503.539
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].genblk1[1].tree_reg[0][0][1] was removed.  [C:/Projects/Matrix_SoC_v2/rtl/matvec_mul.sv:23]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].genblk1[1].tree_reg[1][0][1] was removed.  [C:/Projects/Matrix_SoC_v2/rtl/matvec_mul.sv:23]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].genblk1[1].tree_reg[1][0][1] was removed.  [C:/Projects/Matrix_SoC_v2/rtl/matvec_mul.sv:23]
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].genblk1[1].tree_reg[0][0][1] was removed.  [C:/Projects/Matrix_SoC_v2/rtl/matvec_mul.sv:23]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 812.441 ; gain = 503.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module matvec_mul 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 812.441 ; gain = 503.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:03 . Memory (MB): peak = 816.500 ; gain = 507.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:03 . Memory (MB): peak = 816.574 ; gain = 507.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:01:03 . Memory (MB): peak = 821.668 ; gain = 512.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:01:04 . Memory (MB): peak = 822.797 ; gain = 513.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:01:04 . Memory (MB): peak = 822.797 ; gain = 513.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:01:04 . Memory (MB): peak = 822.797 ; gain = 513.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:01:04 . Memory (MB): peak = 822.797 ; gain = 513.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:01:04 . Memory (MB): peak = 822.797 ; gain = 513.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:01:04 . Memory (MB): peak = 822.797 ; gain = 513.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     4|
|3     |LUT2   |    32|
|4     |LUT4   |     8|
|5     |LUT6   |    32|
|6     |FDRE   |    76|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+---------------+------+
|      |Instance                 |Module         |Cells |
+------+-------------------------+---------------+------+
|1     |top                      |               |   160|
|2     |  inst                   |matmul_wrapper |   160|
|3     |    matmul_0             |matmul         |   160|
|4     |      \MVM_BLOCK[0].mvm  |matvec_mul     |    80|
|5     |      \MVM_BLOCK[1].mvm  |matvec_mul_0   |    80|
+------+-------------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:01:04 . Memory (MB): peak = 822.797 ; gain = 513.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 822.855 ; gain = 169.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:01:05 . Memory (MB): peak = 822.855 ; gain = 513.953
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:07 . Memory (MB): peak = 834.594 ; gain = 538.758
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Projects/Matrix_SoC_v2/MVM/MVM.runs/design_1_matmul_wrapper_0_0_synth_1/design_1_matmul_wrapper_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Projects/Matrix_SoC_v2/MVM/MVM.runs/design_1_matmul_wrapper_0_0_synth_1/design_1_matmul_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_matmul_wrapper_0_0_utilization_synth.rpt -pb design_1_matmul_wrapper_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 834.594 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 07:51:48 2023...
