Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd> with local file <C:/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "huffman_encode_testharness_0_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/huffman_encode_testharness_0_wrapper.ngc"

---- Source Options
Top Module Name                    : huffman_encode_testharness_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/huffman_encode_testharness_0_wrapper}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v2_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v2_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family.vhd" in Library proc_common_v2_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v2_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v2_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v2_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v2_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v2_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/valid_be.vhd" in Library proc_common_v2_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v2_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot.vhd" in Library proc_common_v2_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/down_counter.vhd" in Library proc_common_v2_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v2_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v2_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" in Library proc_common_v2_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/pf_dly1_mux.vhd" in Library wrpfifo_v1_01_b.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v1_01_b/hdl/vhdl/ipif_control_rd.vhd" in Library rdpfifo_v1_01_b.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v1_01_b/hdl/vhdl/rdpfifo_dp_cntl.vhd" in Library rdpfifo_v1_01_b.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/ipif_control_wr.vhd" in Library wrpfifo_v1_01_b.
Entity <ipif_control_wr> compiled.
Entity <ipif_control_wr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/wrpfifo_dp_cntl.vhd" in Library wrpfifo_v1_01_b.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_flex_addr_cntr.vhd" in Library opb_ipif_v3_01_a.
Entity <opb_flex_addr_cntr> compiled.
Entity <opb_flex_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/srl_fifo3.vhd" in Library opb_ipif_v3_01_a.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/write_buffer.vhd" in Library opb_ipif_v3_01_a.
Entity <write_buffer> compiled.
Entity <write_buffer> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/reset_mir.vhd" in Library opb_ipif_v3_01_a.
Entity <reset_mir> compiled.
Entity <reset_mir> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/brst_addr_cntr.vhd" in Library opb_ipif_v3_01_a.
Entity <brst_addr_cntr> compiled.
Entity <brst_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/brst_addr_cntr_reg.vhd" in Library opb_ipif_v3_01_a.
Entity <brst_addr_cntr_reg> compiled.
Entity <brst_addr_cntr_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_be_gen.vhd" in Library opb_ipif_v3_01_a.
Entity <opb_be_gen> compiled.
Entity <opb_be_gen> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v1_00_a/hdl/vhdl/interrupt_control.vhd" in Library interrupt_control_v1_00_a.
Entity <interrupt_control> compiled.
Entity <interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/wrpfifo_top.vhd" in Library wrpfifo_v1_01_b.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v1_01_b/hdl/vhdl/rdpfifo_top.vhd" in Library rdpfifo_v1_01_b.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" in Library opb_ipif_v3_01_a.
Entity <opb_bam> compiled.
Entity <opb_bam> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_ipif.vhd" in Library opb_ipif_v3_01_a.
Entity <opb_ipif> compiled.
Entity <opb_ipif> (Architecture <imp>) compiled.
Compiling vhdl file "E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/pcores/huffman_encode_testharness_v1_00_a/hdl/vhdl/huffman_encode_testharness.vhd" in Library huffman_encode_testharness_v1_00_a.
Entity <huffman_encode_testharness> compiled.
Entity <huffman_encode_testharness> (Architecture <IMP>) compiled.
Compiling vhdl file "E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/hdl/huffman_encode_testharness_0_wrapper.vhd" in Library work.
Entity <huffman_encode_testharness_0_wrapper> compiled.
Entity <huffman_encode_testharness_0_wrapper> (Architecture <STRUCTURE>) compiled.
Compiling verilog file "E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\pcores\huffman_encode_testharness_v1_00_a/hdl/verilog/user_logic.v" in library huffman_encode_testharness_v1_00_a
Module <user_logic> compiled
No errors in compilation
Analysis of file <"huffman_encode_testharness_0_wrapper_xst.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <huffman_encode_testharness_0_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <huffman_encode_testharness> in library <huffman_encode_testharness_v1_00_a> (architecture <IMP>) with generics.
	C_BASEADDR = "01111110101000000000000000000000"
	C_FAMILY = "virtex2p"
	C_HIGHADDR = "01111110101000001111111111111111"
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <opb_ipif> in library <opb_ipif_v3_01_a> (architecture <imp>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001111110101000000000000000000000",
	                          "0000000000000000000000000000000001111110101000000000000011111111",
	                          "0000000000000000000000000000000001111110101000000000000100000000",
	                          "0000000000000000000000000000000001111110101000000000000111111111",
	                          "0000000000000000000000000000000001111110101000000000001000000000",
	                          "0000000000000000000000000000000001111110101000000000001011111111",
	                          "0000000000000000000000000000000001111110101000000000001100000000",
	                          "0000000000000000000000000000000001111110101000000000001111111111",
	                          "0000000000000000000000000000000001111110101000000000010000000000",
	                          "0000000000000000000000000000000001111110101000000000010011111111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (16384,32,32,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (16384,32,32,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_ARD_DWIDTH_ARRAY = (32,32,32,32,32)
	C_ARD_ID_ARRAY = (100,7,8,5,6)
	C_ARD_NUM_CE_ARRAY = (2,2,1,2,1)
	C_DEV_BLK_ID = 0
	C_DEV_BURST_ENABLE = 0
	C_DEV_MIR_ENABLE = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_ADDR_CNTR = 0
	C_INCLUDE_WR_BUF = 0
	C_IP_INTR_MODE_ARRAY = (0)
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_PIPELINE_MODEL = 5
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <opb_bam> in library <opb_ipif_v3_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001111110101000000000000000000000",
	                          "0000000000000000000000000000000001111110101000000000000011111111",
	                          "0000000000000000000000000000000001111110101000000000000100000000",
	                          "0000000000000000000000000000000001111110101000000000000111111111",
	                          "0000000000000000000000000000000001111110101000000000001000000000",
	                          "0000000000000000000000000000000001111110101000000000001011111111",
	                          "0000000000000000000000000000000001111110101000000000001100000000",
	                          "0000000000000000000000000000000001111110101000000000001111111111",
	                          "0000000000000000000000000000000001111110101000000000010000000000",
	                          "0000000000000000000000000000000001111110101000000000010011111111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (16384,32,32,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (16384,32,32,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_ARD_DWIDTH_ARRAY = (32,32,32,32,32)
	C_ARD_ID_ARRAY = (100,7,8,5,6)
	C_ARD_NUM_CE_ARRAY = (2,2,1,2,1)
	C_DEV_BLK_ID = 0
	C_DEV_BURST_ENABLE = 0
	C_DEV_MIR_ENABLE = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_ADDR_CNTR = 0
	C_INCLUDE_WR_BUF = 0
	C_IP_INTR_MODE_ARRAY = (0)
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_PIPELINE_MODEL = 5
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 21
	C_AW = 32
	C_BAR = "01111110101000000000000000000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 3
	C_AW = 11
	C_BAR = "00000000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 1
	C_AW = 1
	C_BAR = "0"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 1
	C_AW = 1
	C_BAR = "1"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 3
	C_AW = 11
	C_BAR = "00100000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 3
	C_AW = 11
	C_BAR = "01000000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 3
	C_AW = 11
	C_BAR = "01100000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 3
	C_AW = 11
	C_BAR = "10000000000"

Analyzing hierarchy for entity <IPIF_Steer> in library <proc_common_v2_00_a> (architecture <IMP>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_SMALLEST = 32

Analyzing hierarchy for entity <or_muxcy> in library <proc_common_v2_00_a> (architecture <implementation>) with generics.
	C_NUM_BITS = 4

Analyzing hierarchy for entity <rdpfifo_top> in library <rdpfifo_v1_01_b> (architecture <implementation>) with generics.
	C_BLOCK_ID = 0
	C_FIFO_DEPTH_LOG2X = 9
	C_FIFO_WIDTH = 32
	C_INCLUDE_PACKET_MODE = false
	C_INCLUDE_VACANCY = true
	C_IPIF_DBUS_WIDTH = 32
	C_MIR_ENABLE = false
	C_SUPPORT_BURST = true
	C_VIRTEX_II = true

Analyzing hierarchy for entity <wrpfifo_top> in library <wrpfifo_v1_01_b> (architecture <implementation>) with generics.
	C_BLOCK_ID = 0
	C_FIFO_DEPTH_LOG2X = 9
	C_FIFO_WIDTH = 32
	C_INCLUDE_PACKET_MODE = false
	C_INCLUDE_VACANCY = true
	C_IPIF_DBUS_WIDTH = 32
	C_MIR_ENABLE = false
	C_SUPPORT_BURST = true
	C_VIRTEX_II = true

Analyzing hierarchy for entity <ipif_control_rd> in library <rdpfifo_v1_01_b> (architecture <implementation>) with generics.
	C_BLOCK_ID = 0
	C_DP_ADDRESS_WIDTH = 9
	C_FIFO_WIDTH = 32
	C_INTFC_TYPE = 2
	C_IPIF_DBUS_WIDTH = 32
	C_MIR_ENABLE = false
	C_SUPPORT_BURST = true
	C_VERSION_MAJOR = 1
	C_VERSION_MINOR = 1
	C_VERSION_REV = 1

Analyzing hierarchy for entity <rdpfifo_dp_cntl> in library <rdpfifo_v1_01_b> (architecture <implementation>) with generics.
	C_DP_ADDRESS_WIDTH = 9
	C_INCLUDE_PACKET_MODE = false
	C_INCLUDE_VACANCY = true

Analyzing hierarchy for entity <pf_dpram_select> in library <proc_common_v2_00_a> (architecture <implementation>) with generics.
	C_DP_ADDRESS_WIDTH = 9
	C_DP_DATA_WIDTH = 32
	C_VIRTEX_II = true

Analyzing hierarchy for entity <ipif_control_wr> in library <wrpfifo_v1_01_b> (architecture <implementation>) with generics.
	C_BLOCK_ID = 0
	C_DP_ADDRESS_WIDTH = 9
	C_FIFO_WIDTH = 32
	C_INTFC_TYPE = 3
	C_IPIF_DBUS_WIDTH = 32
	C_MIR_ENABLE = false
	C_SUPPORT_BURST = true
	C_VERSION_MAJOR = 1
	C_VERSION_MINOR = 1
	C_VERSION_REV = 1

Analyzing hierarchy for entity <wrpfifo_dp_cntl> in library <wrpfifo_v1_01_b> (architecture <implementation>) with generics.
	C_DP_ADDRESS_WIDTH = 9
	C_INCLUDE_PACKET_MODE = false
	C_INCLUDE_VACANCY = true

Analyzing hierarchy for entity <pf_occ_counter_top> in library <proc_common_v2_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 10

Analyzing hierarchy for entity <pf_counter_top> in library <proc_common_v2_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 9

Analyzing hierarchy for entity <pf_adder> in library <proc_common_v2_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 10
	C_REGISTERED_RESULT = false

Analyzing hierarchy for entity <pf_dly1_mux> in library <wrpfifo_v1_01_b> (architecture <implementation>) with generics.
	C_MUX_WIDTH = 12

Analyzing hierarchy for entity <pf_occ_counter> in library <proc_common_v2_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 10

Analyzing hierarchy for entity <pf_counter> in library <proc_common_v2_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 9

Analyzing hierarchy for entity <pf_adder_bit> in library <proc_common_v2_00_a> (architecture <implementation>) with generics.
	C_REGISTERED_RESULT = false

Analyzing hierarchy for entity <inferred_lut4> in library <proc_common_v2_00_a> (architecture <implementation>) with generics.
	INIT = "1111111000010000"

Analyzing hierarchy for entity <pf_counter_bit> in library <proc_common_v2_00_a> (architecture <implementation>).

Analyzing hierarchy for entity <inferred_lut4> in library <proc_common_v2_00_a> (architecture <implementation>) with generics.
	INIT = "0000000001101001"

Analyzing hierarchy for entity <inferred_lut4> in library <proc_common_v2_00_a> (architecture <implementation>) with generics.
	INIT = "0011011011000110"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <huffman_encode_testharness_0_wrapper> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <huffman_encode_testharness_0_wrapper> analyzed. Unit <huffman_encode_testharness_0_wrapper> generated.

Analyzing generic Entity <huffman_encode_testharness> in library <huffman_encode_testharness_v1_00_a> (Architecture <IMP>).
	C_BASEADDR = "01111110101000000000000000000000"
	C_FAMILY = "virtex2p"
	C_HIGHADDR = "01111110101000001111111111111111"
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/pcores/huffman_encode_testharness_v1_00_a/hdl/vhdl/huffman_encode_testharness.vhd" line 433: Unconnected output port 'Bus2IP_CS' of component 'opb_ipif'.
WARNING:Xst:753 - "E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/pcores/huffman_encode_testharness_v1_00_a/hdl/vhdl/huffman_encode_testharness.vhd" line 433: Unconnected output port 'Bus2IP_CE' of component 'opb_ipif'.
WARNING:Xst:753 - "E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/pcores/huffman_encode_testharness_v1_00_a/hdl/vhdl/huffman_encode_testharness.vhd" line 433: Unconnected output port 'Bus2IP_Addr' of component 'opb_ipif'.
WARNING:Xst:753 - "E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/pcores/huffman_encode_testharness_v1_00_a/hdl/vhdl/huffman_encode_testharness.vhd" line 433: Unconnected output port 'Bus2IP_AddrValid' of component 'opb_ipif'.
WARNING:Xst:753 - "E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/pcores/huffman_encode_testharness_v1_00_a/hdl/vhdl/huffman_encode_testharness.vhd" line 433: Unconnected output port 'Bus2IP_RNW' of component 'opb_ipif'.
WARNING:Xst:753 - "E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/pcores/huffman_encode_testharness_v1_00_a/hdl/vhdl/huffman_encode_testharness.vhd" line 433: Unconnected output port 'Bus2IP_Burst' of component 'opb_ipif'.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/pcores/huffman_encode_testharness_v1_00_a/hdl/vhdl/huffman_encode_testharness.vhd" line 433: Unconnected output port 'IP2INTC_Irpt' of component 'opb_ipif'.
WARNING:Xst:753 - "E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/pcores/huffman_encode_testharness_v1_00_a/hdl/vhdl/huffman_encode_testharness.vhd" line 433: Unconnected output port 'Bus2IP_Freeze' of component 'opb_ipif'.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:2211 - "E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/pcores/huffman_encode_testharness_v1_00_a/hdl/vhdl/huffman_encode_testharness.vhd" line 514: Instantiating black box module <user_logic>.
    Set user-defined property "c_dwidth =  00000020" for instance <USER_LOGIC_I> in unit <huffman_encode_testharness>.
    Set user-defined property "c_num_ce =  00000002" for instance <USER_LOGIC_I> in unit <huffman_encode_testharness>.
    Set user-defined property "c_rdfifo_depth =  00000200" for instance <USER_LOGIC_I> in unit <huffman_encode_testharness>.
    Set user-defined property "c_rdfifo_dwidth =  00000020" for instance <USER_LOGIC_I> in unit <huffman_encode_testharness>.
    Set user-defined property "c_width =  00000020" for instance <USER_LOGIC_I> in unit <huffman_encode_testharness>.
    Set user-defined property "c_wrfifo_depth =  00000200" for instance <USER_LOGIC_I> in unit <huffman_encode_testharness>.
    Set user-defined property "c_wrfifo_dwidth =  00000020" for instance <USER_LOGIC_I> in unit <huffman_encode_testharness>.
    Set user-defined property "cz_width =  00000020" for instance <USER_LOGIC_I> in unit <huffman_encode_testharness>.
    Set user-defined property "p_width =  00000020" for instance <USER_LOGIC_I> in unit <huffman_encode_testharness>.
    Set user-defined property "p_width_msb =  0000001F" for instance <USER_LOGIC_I> in unit <huffman_encode_testharness>.
Entity <huffman_encode_testharness> analyzed. Unit <huffman_encode_testharness> generated.

Analyzing generic Entity <opb_ipif> in library <opb_ipif_v3_01_a> (Architecture <imp>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001111110101000000000000000000000",
	                          "0000000000000000000000000000000001111110101000000000000011111111",
	                          "0000000000000000000000000000000001111110101000000000000100000000",
	                          "0000000000000000000000000000000001111110101000000000000111111111",
	                          "0000000000000000000000000000000001111110101000000000001000000000",
	                          "0000000000000000000000000000000001111110101000000000001011111111",
	                          "0000000000000000000000000000000001111110101000000000001100000000",
	                          "0000000000000000000000000000000001111110101000000000001111111111",
	                          "0000000000000000000000000000000001111110101000000000010000000000",
	                          "0000000000000000000000000000000001111110101000000000010011111111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (16384,32,32,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (16384,32,32,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_ARD_DWIDTH_ARRAY = (32,32,32,32,32)
	C_ARD_ID_ARRAY = (100,7,8,5,6)
	C_ARD_NUM_CE_ARRAY = (2,2,1,2,1)
	C_DEV_BLK_ID = 0
	C_DEV_BURST_ENABLE = 0
	C_DEV_MIR_ENABLE = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_ADDR_CNTR = 0
	C_INCLUDE_WR_BUF = 0
	C_IP_INTR_MODE_ARRAY = (0)
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_PIPELINE_MODEL = 5
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
Entity <opb_ipif> analyzed. Unit <opb_ipif> generated.

Analyzing generic Entity <opb_bam> in library <opb_ipif_v3_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001111110101000000000000000000000",
	                          "0000000000000000000000000000000001111110101000000000000011111111",
	                          "0000000000000000000000000000000001111110101000000000000100000000",
	                          "0000000000000000000000000000000001111110101000000000000111111111",
	                          "0000000000000000000000000000000001111110101000000000001000000000",
	                          "0000000000000000000000000000000001111110101000000000001011111111",
	                          "0000000000000000000000000000000001111110101000000000001100000000",
	                          "0000000000000000000000000000000001111110101000000000001111111111",
	                          "0000000000000000000000000000000001111110101000000000010000000000",
	                          "0000000000000000000000000000000001111110101000000000010011111111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (16384,32,32,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (16384,32,32,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_ARD_DWIDTH_ARRAY = (32,32,32,32,32)
	C_ARD_ID_ARRAY = (100,7,8,5,6)
	C_ARD_NUM_CE_ARRAY = (2,2,1,2,1)
	C_DEV_BLK_ID = 0
	C_DEV_BURST_ENABLE = 0
	C_DEV_MIR_ENABLE = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_ADDR_CNTR = 0
	C_INCLUDE_WR_BUF = 0
	C_IP_INTR_MODE_ARRAY = (0)
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_PIPELINE_MODEL = 5
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1610 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" line 2090: Width mismatch. <next_bit> has a width of 93 bits but assigned expression is 3-bit wide.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" line 2149: Unconnected output port 'Rd_Data_Out' of component 'IPIF_Steer'.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" line 2149: Unconnected output port 'BE_Out' of component 'IPIF_Steer'.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" line 2175: Unconnected output port 'Wr_Data_Out' of component 'IPIF_Steer'.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" line 2175: Unconnected output port 'Rd_Data_Out' of component 'IPIF_Steer'.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" line 2198: Unconnected output port 'Wr_Data_Out' of component 'IPIF_Steer'.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" line 2198: Unconnected output port 'BE_Out' of component 'IPIF_Steer'.
    Set user-defined property "INIT =  0" for instance <GEN_RDREQ_WREQ.RDREQ_HOLD_FF> in unit <opb_bam>.
    Set user-defined property "INIT =  0" for instance <GEN_RDREQ_WREQ.WRREQ_GEN_FOR_REST.WRREQ_HOLD_FF> in unit <opb_bam>.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" line 3003: Unconnected output port 'RFIFO2DMA_AlmostEmpty' of component 'rdpfifo_top'.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" line 3003: Unconnected output port 'RFIFO2DMA_Empty' of component 'rdpfifo_top'.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" line 3003: Unconnected output port 'RFIFO2DMA_Occupancy' of component 'rdpfifo_top'.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" line 3119: Unconnected output port 'WFIFO2DMA_AlmostFull' of component 'wrpfifo_top'.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" line 3119: Unconnected output port 'WFIFO2DMA_Full' of component 'wrpfifo_top'.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" line 3119: Unconnected output port 'WFIFO2DMA_Vacancy' of component 'wrpfifo_top'.
INFO:Xst:2679 - Register <opb_seqaddr_s0> in unit <opb_bam> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <opb_seqaddr_d1> in unit <opb_bam> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <opb_seqaddr_s0_d1> in unit <opb_bam> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <last_burstrd_xferack_d1> in unit <opb_bam> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bus2ip_burst_s1_d1> in unit <opb_bam> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <last_burstrd_xferack_d2> in unit <opb_bam> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <opb_bam> analyzed. Unit <opb_bam> generated.

Analyzing generic Entity <pselect.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 21
	C_AW = 32
	C_BAR = "01111110101000000000000000000000"
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.1> analyzed. Unit <pselect.1> generated.

Analyzing generic Entity <pselect.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 3
	C_AW = 11
	C_BAR = "00000000000"
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.2> analyzed. Unit <pselect.2> generated.

Analyzing generic Entity <pselect.3> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 1
	C_AW = 1
	C_BAR = "0"
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.3> analyzed. Unit <pselect.3> generated.

Analyzing generic Entity <pselect.4> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 1
	C_AW = 1
	C_BAR = "1"
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.4> analyzed. Unit <pselect.4> generated.

Analyzing generic Entity <pselect.5> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 3
	C_AW = 11
	C_BAR = "00100000000"
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.5> analyzed. Unit <pselect.5> generated.

Analyzing generic Entity <pselect.6> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 3
	C_AW = 11
	C_BAR = "01000000000"
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.6> analyzed. Unit <pselect.6> generated.

Analyzing generic Entity <pselect.7> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 3
	C_AW = 11
	C_BAR = "01100000000"
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.7> analyzed. Unit <pselect.7> generated.

Analyzing generic Entity <pselect.8> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 3
	C_AW = 11
	C_BAR = "10000000000"
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.8> analyzed. Unit <pselect.8> generated.

Analyzing generic Entity <IPIF_Steer> in library <proc_common_v2_00_a> (Architecture <IMP>).
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_SMALLEST = 32
Entity <IPIF_Steer> analyzed. Unit <IPIF_Steer> generated.

Analyzing generic Entity <or_muxcy> in library <proc_common_v2_00_a> (Architecture <implementation>).
	C_NUM_BITS = 4
Entity <or_muxcy> analyzed. Unit <or_muxcy> generated.

Analyzing generic Entity <rdpfifo_top> in library <rdpfifo_v1_01_b> (Architecture <implementation>).
	C_BLOCK_ID = 0
	C_FIFO_DEPTH_LOG2X = 9
	C_FIFO_WIDTH = 32
	C_INCLUDE_PACKET_MODE = false
	C_INCLUDE_VACANCY = true
	C_IPIF_DBUS_WIDTH = 32
	C_MIR_ENABLE = false
	C_SUPPORT_BURST = true
	C_VIRTEX_II = true
Entity <rdpfifo_top> analyzed. Unit <rdpfifo_top> generated.

Analyzing generic Entity <ipif_control_rd> in library <rdpfifo_v1_01_b> (Architecture <implementation>).
	C_BLOCK_ID = 0
	C_DP_ADDRESS_WIDTH = 9
	C_FIFO_WIDTH = 32
	C_INTFC_TYPE = 2
	C_IPIF_DBUS_WIDTH = 32
	C_MIR_ENABLE = false
	C_SUPPORT_BURST = true
	C_VERSION_MAJOR = 1
	C_VERSION_MINOR = 1
	C_VERSION_REV = 1
Entity <ipif_control_rd> analyzed. Unit <ipif_control_rd> generated.

Analyzing generic Entity <rdpfifo_dp_cntl> in library <rdpfifo_v1_01_b> (Architecture <implementation>).
	C_DP_ADDRESS_WIDTH = 9
	C_INCLUDE_PACKET_MODE = false
	C_INCLUDE_VACANCY = true
Entity <rdpfifo_dp_cntl> analyzed. Unit <rdpfifo_dp_cntl> generated.

Analyzing generic Entity <pf_occ_counter_top> in library <proc_common_v2_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 10
Entity <pf_occ_counter_top> analyzed. Unit <pf_occ_counter_top> generated.

Analyzing generic Entity <pf_occ_counter> in library <proc_common_v2_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 10
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd" line 154: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd" line 182: Instantiating black box module <MUXCY>.
Entity <pf_occ_counter> analyzed. Unit <pf_occ_counter> generated.

Analyzing Entity <pf_counter_bit> in library <proc_common_v2_00_a> (Architecture <implementation>).
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" line 190: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" line 197: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" line 203: Instantiating black box module <FDRE>.
Entity <pf_counter_bit> analyzed. Unit <pf_counter_bit> generated.

Analyzing generic Entity <inferred_lut4.3> in library <proc_common_v2_00_a> (Architecture <implementation>).
	INIT = "0011011011000110"
Entity <inferred_lut4.3> analyzed. Unit <inferred_lut4.3> generated.

Analyzing generic Entity <pf_counter_top> in library <proc_common_v2_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 9
Entity <pf_counter_top> analyzed. Unit <pf_counter_top> generated.

Analyzing generic Entity <pf_counter> in library <proc_common_v2_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 9
    Set user-defined property "INIT =  0" for instance <I_CARRY_OUT> in unit <pf_counter>.
Entity <pf_counter> analyzed. Unit <pf_counter> generated.

Analyzing generic Entity <pf_adder> in library <proc_common_v2_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 10
	C_REGISTERED_RESULT = false
Entity <pf_adder> analyzed. Unit <pf_adder> generated.

Analyzing generic Entity <pf_adder_bit> in library <proc_common_v2_00_a> (Architecture <implementation>).
	C_REGISTERED_RESULT = false
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd" line 192: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd" line 199: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd" line 205: Instantiating black box module <FDRE>.
Entity <pf_adder_bit> analyzed. Unit <pf_adder_bit> generated.

Analyzing generic Entity <inferred_lut4.2> in library <proc_common_v2_00_a> (Architecture <implementation>).
	INIT = "0000000001101001"
Entity <inferred_lut4.2> analyzed. Unit <inferred_lut4.2> generated.

Analyzing generic Entity <pf_dpram_select> in library <proc_common_v2_00_a> (Architecture <implementation>).
	C_DP_ADDRESS_WIDTH = 9
	C_DP_DATA_WIDTH = 32
	C_VIRTEX_II = true
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" line 725: Instantiating black box module <RAMB16_S36_S36>.
Entity <pf_dpram_select> analyzed. Unit <pf_dpram_select> generated.

Analyzing generic Entity <wrpfifo_top> in library <wrpfifo_v1_01_b> (Architecture <implementation>).
	C_BLOCK_ID = 0
	C_FIFO_DEPTH_LOG2X = 9
	C_FIFO_WIDTH = 32
	C_INCLUDE_PACKET_MODE = false
	C_INCLUDE_VACANCY = true
	C_IPIF_DBUS_WIDTH = 32
	C_MIR_ENABLE = false
	C_SUPPORT_BURST = true
	C_VIRTEX_II = true
Entity <wrpfifo_top> analyzed. Unit <wrpfifo_top> generated.

Analyzing generic Entity <ipif_control_wr> in library <wrpfifo_v1_01_b> (Architecture <implementation>).
	C_BLOCK_ID = 0
	C_DP_ADDRESS_WIDTH = 9
	C_FIFO_WIDTH = 32
	C_INTFC_TYPE = 3
	C_IPIF_DBUS_WIDTH = 32
	C_MIR_ENABLE = false
	C_SUPPORT_BURST = true
	C_VERSION_MAJOR = 1
	C_VERSION_MINOR = 1
	C_VERSION_REV = 1
Entity <ipif_control_wr> analyzed. Unit <ipif_control_wr> generated.

Analyzing generic Entity <wrpfifo_dp_cntl> in library <wrpfifo_v1_01_b> (Architecture <implementation>).
	C_DP_ADDRESS_WIDTH = 9
	C_INCLUDE_PACKET_MODE = false
	C_INCLUDE_VACANCY = true
Entity <wrpfifo_dp_cntl> analyzed. Unit <wrpfifo_dp_cntl> generated.

Analyzing generic Entity <pf_dly1_mux> in library <wrpfifo_v1_01_b> (Architecture <implementation>).
	C_MUX_WIDTH = 12
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[0].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[1].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[2].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[3].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[4].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[5].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[6].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[7].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[8].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[9].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[10].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[11].FDRE_I> in unit <pf_dly1_mux>.
Entity <pf_dly1_mux> analyzed. Unit <pf_dly1_mux> generated.

Analyzing generic Entity <inferred_lut4.1> in library <proc_common_v2_00_a> (Architecture <implementation>).
	INIT = "1111111000010000"
Entity <inferred_lut4.1> analyzed. Unit <inferred_lut4.1> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <IPIF_Steer>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd".
WARNING:Xst:647 - Input <Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Decode_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <IPIF_Steer> synthesized.


Synthesizing Unit <or_muxcy>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd".
Unit <or_muxcy> synthesized.


Synthesizing Unit <ipif_control_rd>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v1_01_b/hdl/vhdl/ipif_control_rd.vhd".
WARNING:Xst:647 - Input <Bus_WrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <fifo_rd_req> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Fifo_rst>.
    Found 1-bit register for signal <burst_rd_xfer>.
    Found 1-bit register for signal <fifo_errack_inhibit>.
    Found 1-bit register for signal <rd_access_error>.
    Found 1-bit register for signal <reg_almostempty>.
    Found 1-bit register for signal <reg_deadlock>.
    Found 1-bit register for signal <reg_empty>.
    Found 10-bit register for signal <reg_occupancy>.
    Found 1-bit register for signal <reg_rdce2>.
    Found 1-bit register for signal <reg_rdreq>.
    Found 1-bit register for signal <reg_read_ack>.
    Found 1-bit register for signal <reg_read_req>.
    Found 1-bit register for signal <reg_wrce1>.
    Found 1-bit register for signal <sw_reset_error>.
    Found 1-bit register for signal <wr_access_error>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <ipif_control_rd> synthesized.


Synthesizing Unit <inferred_lut4_3>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd".
    Found 16x1-bit ROM for signal <O$rom0000> created at line 89.
    Summary:
	inferred   1 ROM(s).
Unit <inferred_lut4_3> synthesized.


Synthesizing Unit <inferred_lut4_2>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd".
    Found 16x1-bit ROM for signal <O$rom0000> created at line 89.
    Summary:
	inferred   1 ROM(s).
Unit <inferred_lut4_2> synthesized.


Synthesizing Unit <ipif_control_wr>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/ipif_control_wr.vhd".
WARNING:Xst:646 - Signal <reg_write_req> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_wrce3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_wrce2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_rdreq> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_rdce3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_rdce1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Fifo_Reset>.
    Found 1-bit register for signal <burst_wr_xfer>.
    Found 1-bit register for signal <fifo_errack_inhibit>.
    Found 1-bit register for signal <rd_access_error>.
    Found 1-bit register for signal <reg_almostfull>.
    Found 1-bit register for signal <reg_deadlock>.
    Found 1-bit register for signal <reg_full>.
    Found 1-bit register for signal <reg_rdce2>.
    Found 1-bit register for signal <reg_read_ack>.
    Found 1-bit register for signal <reg_read_req>.
    Found 10-bit register for signal <reg_vacancy>.
    Found 1-bit register for signal <reg_wrce1>.
    Found 1-bit register for signal <reg_wrreq>.
    Found 1-bit register for signal <sw_reset_error>.
    Found 1-bit register for signal <wr_access_error>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <ipif_control_wr> synthesized.


Synthesizing Unit <inferred_lut4_1>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd".
    Found 16x1-bit ROM for signal <O$rom0000> created at line 89.
    Summary:
	inferred   1 ROM(s).
Unit <inferred_lut4_1> synthesized.


Synthesizing Unit <pselect_1>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<21:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<6>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_1> synthesized.


Synthesizing Unit <pselect_2>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<3:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_2> synthesized.


Synthesizing Unit <pselect_3>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_3> synthesized.


Synthesizing Unit <pselect_4>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_4> synthesized.


Synthesizing Unit <pselect_5>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<3:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_5> synthesized.


Synthesizing Unit <pselect_6>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<3:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_6> synthesized.


Synthesizing Unit <pselect_7>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<3:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_7> synthesized.


Synthesizing Unit <pselect_8>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<3:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_8> synthesized.


Synthesizing Unit <pf_dpram_select>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd".
WARNING:Xst:646 - Signal <port_b_data_out<35:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <port_b_data_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <port_a_data_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <pf_dpram_select> synthesized.


Synthesizing Unit <pf_counter_bit>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd".
Unit <pf_counter_bit> synthesized.


Synthesizing Unit <pf_adder_bit>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd".
WARNING:Xst:646 - Signal <addsub_result_Reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <pf_adder_bit> synthesized.


Synthesizing Unit <pf_dly1_mux>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/pf_dly1_mux.vhd".
WARNING:Xst:1780 - Signal <count_Result_Reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pf_dly1_mux> synthesized.


Synthesizing Unit <pf_adder>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd".
WARNING:Xst:646 - Signal <alu_cy<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <pf_adder> synthesized.


Synthesizing Unit <pf_occ_counter>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd".
WARNING:Xst:646 - Signal <alu_cy<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <carry_out_select_di>.
    Found 1-bit xor2 for signal <carry_start>.
Unit <pf_occ_counter> synthesized.


Synthesizing Unit <pf_counter>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd".
    Found 1-bit xor2 for signal <carry_active_high>.
Unit <pf_counter> synthesized.


Synthesizing Unit <pf_occ_counter_top>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd".
WARNING:Xst:646 - Signal <sig_going_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_carry_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <sig_cnt_enable>.
Unit <pf_occ_counter_top> synthesized.


Synthesizing Unit <pf_counter_top>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd".
WARNING:Xst:646 - Signal <sig_carry_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <sig_cnt_enable>.
Unit <pf_counter_top> synthesized.


Synthesizing Unit <rdpfifo_dp_cntl>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v1_01_b/hdl/vhdl/rdpfifo_dp_cntl.vhd".
WARNING:Xst:647 - Input <Release> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Restore> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Mark> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <int_almost_empty_dly1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dummy_full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dummy_empty> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dummy_almost_full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dummy_almost_empty> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <int_empty_dly1>.
    Found 1-bit register for signal <int_full_dly1>.
    Found 1-bit register for signal <int_full_dly2>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <rdpfifo_dp_cntl> synthesized.


Synthesizing Unit <wrpfifo_dp_cntl>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/wrpfifo_dp_cntl.vhd".
WARNING:Xst:647 - Input <Burst_wr_xfer> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Release> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Restore> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Mark> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rdreq_dly1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <int_almost_empty_dly1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <back_to_back_rd>.
    Found 1-bit register for signal <bkup_recover>.
    Found 1-bit register for signal <int_empty_dly1>.
    Found 1-bit register for signal <int_full_dly1>.
    Found 1-bit register for signal <int_full_dly2>.
    Found 1-bit register for signal <int_rdack>.
    Found 1-bit register for signal <rdack_dly1>.
    Found 1-bit register for signal <valid_read>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <wrpfifo_dp_cntl> synthesized.


Synthesizing Unit <rdpfifo_top>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v1_01_b/hdl/vhdl/rdpfifo_top.vhd".
WARNING:Xst:647 - Input <Bus_DBus<0:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_srl_rdreq> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <rdpfifo_top> synthesized.


Synthesizing Unit <wrpfifo_top>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/wrpfifo_top.vhd".
Unit <wrpfifo_top> synthesized.


Synthesizing Unit <opb_bam>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd".
WARNING:Xst:647 - Input <IP2Bus_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_AddrAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_IntrEvent<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OPB_seqAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wrfifo2intr_deadlock> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wrdata_ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wrbuf_xferack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wrbuf_retry> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wrbuf_errack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wrbuf_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wrbuf_addrcntr_rst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wrbuf_addrcntr_en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wrbuf_addrack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reset2bus_toutsup> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reset2bus_retry> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reset2bus_postedwrinh> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reset2bus_error> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reset2bus_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reset2bus_ack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rdfifo2intr_deadlock> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <opb_xfer_start> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <opb_xfer_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <opb_seqaddr_s0_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <next_opb_addr_cntr_out<0:28>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <next_opb_addr_cntr_out<30:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <last_xferack_s0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <last_xferack_d2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <last_pw_xferack_d2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <last_burstrd_xferack_d2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipic_pstage_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <intr2bus_toutsup> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <intr2bus_retry> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <intr2bus_postedwrinh> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <intr2bus_error> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <intr2bus_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <intr2bus_ack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <devicesel_s0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cycle_active> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cycle_abort_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_to_or_for_dsize_bit<0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cs_to_or_for_dsize_bit<1:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_cs_s0_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_be_s0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_addr_s0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <address_load> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_WrReq> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_RdReq> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit register for signal <bus2ip_cs_hit_s0>.
    Found 5-bit register for signal <bus2ip_cs_hit_s0_d1>.
    Found 5-bit register for signal <ip2bus_postedwrinh_s2>.
    Found 5-bit register for signal <ip2bus_postedwrinh_s2_d1>.
    Found 5-bit register for signal <ip2bus_postedwrinh_s2_d2>.
    Found 1-bit register for signal <last_pw_xferack_d1>.
    Found 1-bit register for signal <last_xferack_d1>.
    Found 1-bit register for signal <last_xferack_d1_s0>.
    Found 5-bit register for signal <new_pw_s0_d1>.
    Found 32-bit register for signal <opb_abus_s0>.
    Found 4-bit register for signal <opb_be_s0>.
    Found 32-bit register for signal <opb_dbus_s0>.
    Found 1-bit register for signal <opb_rnw_s0>.
    Found 1-bit register for signal <opb_select_s0>.
    Found 1-bit register for signal <postedwrack_s2>.
    Found 32-bit register for signal <sln_dbus_s2>.
    Found 1-bit register for signal <sln_errack_s2>.
    Found 1-bit register for signal <sln_retry_s1_d1>.
    Found 1-bit register for signal <sln_retry_s1_d2>.
    Found 1-bit register for signal <sln_retry_s2>.
    Found 1-bit register for signal <sln_toutsup_s2>.
    Found 1-bit register for signal <sln_xferack_s1_d1>.
    Found 1-bit register for signal <sln_xferack_s1_d2>.
    Found 1-bit register for signal <sln_xferack_s2>.
    Summary:
	inferred 144 D-type flip-flop(s).
Unit <opb_bam> synthesized.


Synthesizing Unit <opb_ipif>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_ipif.vhd".
Unit <opb_ipif> synthesized.


Synthesizing Unit <huffman_encode_testharness>.
    Related source file is "E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/pcores/huffman_encode_testharness_v1_00_a/hdl/vhdl/huffman_encode_testharness.vhd".
WARNING:Xst:646 - Signal <iBus2IP_WrCE<2:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <iBus2IP_RdCE<2:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ZERO_IP2Bus_PostedWrInh> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:653 - Signal <ZERO_IP2Bus_IntrEvent<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <huffman_encode_testharness> synthesized.


Synthesizing Unit <huffman_encode_testharness_0_wrapper>.
    Related source file is "E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/hdl/huffman_encode_testharness_0_wrapper.vhd".
Unit <huffman_encode_testharness_0_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 88
 16x1-bit ROM                                          : 88
# Registers                                            : 65
 1-bit register                                        : 53
 10-bit register                                       : 2
 32-bit register                                       : 3
 4-bit register                                        : 1
 5-bit register                                        : 6
# Xors                                                 : 14
 1-bit xor2                                            : 14

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/huffman_encode_testharness_0_wrapper/user_logic.ngc>.
Loading core <user_logic> for timing and area information for instance <USER_LOGIC_I>.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx\10.1\ISE;C:\Xilinx\10.1\EDK.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 88
 16x1-bit ROM                                          : 88
# Registers                                            : 297
 Flip-Flops                                            : 297
# Xors                                                 : 14
 1-bit xor2                                            : 14

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <ip2bus_postedwrinh_s2_4> in Unit <opb_bam> is equivalent to the following 4 FFs/Latches, which will be removed : <ip2bus_postedwrinh_s2_3> <ip2bus_postedwrinh_s2_2> <ip2bus_postedwrinh_s2_1> <ip2bus_postedwrinh_s2_0> 
INFO:Xst:2261 - The FF/Latch <ip2bus_postedwrinh_s2_d1_4> in Unit <opb_bam> is equivalent to the following 4 FFs/Latches, which will be removed : <ip2bus_postedwrinh_s2_d1_3> <ip2bus_postedwrinh_s2_d1_2> <ip2bus_postedwrinh_s2_d1_1> <ip2bus_postedwrinh_s2_d1_0> 
WARNING:Xst:1710 - FF/Latch <ip2bus_postedwrinh_s2_4> (without init value) has a constant value of 0 in block <opb_bam>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip2bus_postedwrinh_s2_d1_4> (without init value) has a constant value of 0 in block <opb_bam>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip2bus_postedwrinh_s2_d2_4> (without init value) has a constant value of 0 in block <opb_bam>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip2bus_postedwrinh_s2_d2_3> (without init value) has a constant value of 0 in block <opb_bam>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip2bus_postedwrinh_s2_d2_2> (without init value) has a constant value of 0 in block <opb_bam>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip2bus_postedwrinh_s2_d2_1> (without init value) has a constant value of 0 in block <opb_bam>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip2bus_postedwrinh_s2_d2_0> (without init value) has a constant value of 0 in block <opb_bam>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <huffman_encode_testharness_0_wrapper> ...

Optimizing unit <ipif_control_rd> ...

Optimizing unit <ipif_control_wr> ...

Optimizing unit <pf_dly1_mux> ...

Optimizing unit <pf_occ_counter> ...

Optimizing unit <wrpfifo_dp_cntl> ...

Optimizing unit <opb_bam> ...
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_wrreq> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/burst_wr_xfer> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_0> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_1> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_2> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_3> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_4> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_5> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_6> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_7> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_8> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_9> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_10> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_11> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_12> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_13> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_14> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_15> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_16> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_17> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_18> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_19> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_20> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_21> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_22> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_23> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_24> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_25> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_26> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_27> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_28> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_30> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_31> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
WARNING:Xst:2677 - Node <huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_wrce1> of sequential type is unconnected in block <huffman_encode_testharness_0_wrapper>.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 248
 Flip-Flops                                            : 248

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/huffman_encode_testharness_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 109

Cell Usage :
# BELS                             : 4538
#      GND                         : 5
#      INV                         : 29
#      LUT1                        : 22
#      LUT1_L                      : 1
#      LUT2                        : 275
#      LUT2_D                      : 2
#      LUT2_L                      : 119
#      LUT3                        : 1683
#      LUT3_D                      : 3
#      LUT3_L                      : 217
#      LUT4                        : 878
#      LUT4_D                      : 9
#      LUT4_L                      : 509
#      MULT_AND                    : 9
#      MUXCY                       : 104
#      MUXCY_L                     : 237
#      MUXF5                       : 169
#      MUXF6                       : 2
#      VCC                         : 5
#      XORCY                       : 260
# FlipFlops/Latches                : 829
#      FD                          : 55
#      FDC                         : 26
#      FDCE                        : 42
#      FDE                         : 459
#      FDP                         : 4
#      FDPE                        : 2
#      FDR                         : 41
#      FDRE                        : 159
#      FDRS                        : 33
#      LD_1                        : 8
# RAMS                             : 2
#      RAMB16_S36_S36              : 2
# Shift Registers                  : 1
#      SRL16                       : 1
# Others                           : 2
#      ROM128X1                    : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                     2024  out of  13696    14%  
 Number of Slice Flip Flops:            829  out of  27392     3%  
 Number of 4 input LUTs:               3764  out of  27392    13%  
    Number used as logic:              3747
    Number used as Shift registers:       1
    Number used as ROMs:                 16
 Number of IOs:                         109
 Number of bonded IOBs:                   0  out of    556     0%  
 Number of BRAMs:                         2  out of    136     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                       | Load  |
-----------------------------------+-------------------------------------------------------------+-------+
OPB_Clk                            | NONE(huffman_encode_testharness_0/USER_LOGIC_I/result_rd[0])| 832   |
-----------------------------------+-------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                              | Buffer(FF name)                                                                                                                     | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------+
OPB_Rst                                                                                                                                                                                                                                     | NONE                                                                                                                                | 65    |
huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/Fifo_Reset(huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/Fifo_Reset:Q)| NONE(huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/int_full_dly2)| 6     |
huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/Fifo_rst(huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/Fifo_rst:Q)              | NONE(huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/int_empty_dly1)    | 3     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 8.368ns (Maximum Frequency: 119.505MHz)
   Minimum input arrival time before clock: 5.382ns
   Maximum output required time after clock: 1.178ns
   Maximum combinational path delay: 0.373ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'OPB_Clk'
  Clock period: 8.368ns (frequency: 119.505MHz)
  Total number of paths / destination ports: 170641 / 1687
-------------------------------------------------------------------------
Delay:               8.368ns (Levels of Logic = 11)
  Source:            huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_select_s0 (FF)
  Destination:       huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/GEN_RDREQ_WREQ.WRREQ_GEN_FOR_REST.WRREQ_HOLD_FF (FF)
  Source Clock:      OPB_Clk rising
  Destination Clock: OPB_Clk rising

  Data Path: huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_select_s0 to huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/GEN_RDREQ_WREQ.WRREQ_GEN_FOR_REST.WRREQ_HOLD_FF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.370   0.483  huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_select_s0 (huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_select_s0)
     LUT4:I2->O            1   0.275   0.370  huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_s0_0_and0000_SW0_SW0_SW0 (N139)
     LUT4:I3->O            5   0.275   0.428  huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_s0_0_and0000 (huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/Bus2IP_CS<0>)
     MUXCY:CI->O           2   0.416   0.476  huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/XST_WA.GEN_DECODE[0].MUXCY_I (huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/Bus2IP_CE<0>)
     LUT2:I1->O           33   0.275   0.809  huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/bus2ip_rdce_s0_0_and00001 (huffman_encode_testharness_0/iBus2IP_RdCE<0>)
     begin scope: 'huffman_encode_testharness_0/USER_LOGIC_I'
     LUT4:I0->O            1   0.275   0.349  bus2ip_wrce_RNI8G44[0] (ip2bus_ack)
     end scope: 'huffman_encode_testharness_0/USER_LOGIC_I'
     LUT4:I2->O            1   0.275   0.349  huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/ipic_xferack12 (huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/ipic_xferack12)
     LUT4_L:I2->LO         1   0.275   0.118  huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/ipic_xferack67 (huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/ipic_xferack67)
     LUT4:I2->O            2   0.275   0.396  huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/ipic_xferack152 (huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/ipic_xferack)
     LUT4:I2->O            3   0.275   0.415  huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1 (huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1)
     LUT4:I2->O            2   0.275   0.378  huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/rdreq_hold_rst1 (huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/rdreq_hold_rst)
     FDRE:R                    0.536          huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/GEN_RDREQ_WREQ.RDREQ_HOLD_FF
    ----------------------------------------
    Total                      8.368ns (3.797ns logic, 4.571ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OPB_Clk'
  Total number of paths / destination ports: 1565 / 629
-------------------------------------------------------------------------
Offset:              5.382ns (Levels of Logic = 15)
  Source:            huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/MuxSel0_1:O (PAD)
  Destination:       huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[67] (FF)
  Destination Clock: OPB_Clk rising

  Data Path: huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/MuxSel0_1:O to huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[67]
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ROM128X1:O            89   0.000   0.000  MuxSel0_1 (MuxSel0_1)
     begin scope: 'mux2e__DivOpA__68_0'
     LUT3:I1->O            1   0.275   0.468  un91_dout_i[61] (N_25_i)
     LUT3:I0->O            2   0.275   0.476  un91_dout_i_RNIMV43[61] (Si_60)
     end scope: 'mux2e__DivOpA__68_0'
     begin scope: 'etl1__CH__61_0'
     LUT3:I1->O            1   0.275   0.349  q_RNIBA77[59] (Carry_61)
     end scope: 'etl1__CH__61_0'
     begin scope: 'etl1__XH__67_0'
     LUT4:I2->O            2   0.275   0.000  q_RNIIK8I[61] (N_6467)
     end scope: 'etl1__XH__67_0'
     MUXCY_L:S->LO         1   0.334   0.000  XH_in_1_cry_0_0 (XH_in_1_cry_0)
     MUXCY_L:CI->LO        1   0.036   0.000  XH_in_1_cry_1_0 (XH_in_1_cry_1)
     MUXCY_L:CI->LO        1   0.036   0.000  XH_in_1_cry_2_0 (XH_in_1_cry_2)
     MUXCY_L:CI->LO        1   0.036   0.000  XH_in_1_cry_3_0 (XH_in_1_cry_3)
     MUXCY_L:CI->LO        0   0.036   0.000  XH_in_1_cry_4_0 (XH_in_1_cry_4)
     XORCY:CI->O           1   0.708   0.468  XH_in_1_s_5 (N_3318)
     begin scope: 'etl1__XH__67_0'
     LUT4_L:I0->LO         1   0.275   0.000  q_32[67] (q_32[67])
     FDE:D                     0.208          q[67]
    ----------------------------------------
    Total                      5.382ns (3.621ns logic, 1.761ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OPB_Clk'
  Total number of paths / destination ports: 50 / 50
-------------------------------------------------------------------------
Offset:              1.178ns (Levels of Logic = 1)
  Source:            huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2 (FF)
  Destination:       Sl_xferAck (PAD)
  Source Clock:      OPB_Clk rising

  Data Path: huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2 to Sl_xferAck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.370   0.533  huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2 (huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2)
     LUT2:I0->O            0   0.275   0.000  huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/Sln_xferAck1 (Sl_xferAck)
    ----------------------------------------
    Total                      1.178ns (0.645ns logic, 0.533ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               0.373ns (Levels of Logic = 1)
  Source:            OPB_select (PAD)
  Destination:       Sl_xferAck (PAD)

  Data Path: OPB_select to Sl_xferAck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I1->O            0   0.275   0.000  huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/Sln_xferAck1 (Sl_xferAck)
    ----------------------------------------
    Total                      0.373ns (0.373ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
WARNING:Xst:616 - Invalid property "c_dwidth 00000020": Did not attach to huffman_encode_testharness_0/USER_LOGIC_I.
WARNING:Xst:616 - Invalid property "c_num_ce 00000002": Did not attach to huffman_encode_testharness_0/USER_LOGIC_I.
WARNING:Xst:616 - Invalid property "c_rdfifo_depth 00000200": Did not attach to huffman_encode_testharness_0/USER_LOGIC_I.
WARNING:Xst:616 - Invalid property "c_rdfifo_dwidth 00000020": Did not attach to huffman_encode_testharness_0/USER_LOGIC_I.
WARNING:Xst:616 - Invalid property "c_width 00000020": Did not attach to huffman_encode_testharness_0/USER_LOGIC_I.
WARNING:Xst:616 - Invalid property "c_wrfifo_depth 00000200": Did not attach to huffman_encode_testharness_0/USER_LOGIC_I.
WARNING:Xst:616 - Invalid property "c_wrfifo_dwidth 00000020": Did not attach to huffman_encode_testharness_0/USER_LOGIC_I.
WARNING:Xst:616 - Invalid property "cz_width 00000020": Did not attach to huffman_encode_testharness_0/USER_LOGIC_I.
WARNING:Xst:616 - Invalid property "p_width 00000020": Did not attach to huffman_encode_testharness_0/USER_LOGIC_I.
WARNING:Xst:616 - Invalid property "p_width_msb 0000001F": Did not attach to huffman_encode_testharness_0/USER_LOGIC_I.


Total REAL time to Xst completion: 53.00 secs
Total CPU time to Xst completion: 53.02 secs
 
--> 

Total memory usage is 249880 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  268 (   0 filtered)
Number of infos    :    9 (   0 filtered)

