Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  2 18:34:22 2025
| Host              : H410M-H-V3 running 64-bit Linux Mint 20.2
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  146         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (66)
6. checking no_output_delay (71)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (71)
--------------------------------
 There are 71 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.495        0.000                      0                 8420        0.039        0.000                      0                 8420        3.458        0.000                       0                  2399  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.495        0.000                      0                 8420        0.039        0.000                      0                 8420        3.458        0.000                       0                  2399  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.495ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 1.325ns (39.461%)  route 2.033ns (60.539%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.076     0.076    bd_0_i/hls_inst/inst/L_ACF_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[16])
                                                      0.857     0.933 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/DOUTBDOUT[16]
                         net (fo=11, routed)          1.012     1.945    bd_0_i/hls_inst/inst/L_ACF_U/q0[16]
    SLICE_X70Y61         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     2.068 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_8_8_i_3/O
                         net (fo=3, routed)           0.263     2.332    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_8_8_i_3_n_12
    SLICE_X71Y62         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     2.490 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_12_12_i_3/O
                         net (fo=3, routed)           0.222     2.712    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_12_12_i_3_n_12
    SLICE_X71Y62         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.802 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_14_14_i_2__0/O
                         net (fo=2, routed)           0.156     2.958    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_14_14_i_2__0_n_12
    SLICE_X71Y63         LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     3.055 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_15_15_i_1__0/O
                         net (fo=1, routed)           0.379     3.434    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_15_15/D
    SLICE_X71Y68         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.043     8.043    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_15_15/WCLK
    SLICE_X71Y68         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_15_15/SP/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    SLICE_X71Y68         RAMS32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.079     7.929    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_15_15/SP
  -------------------------------------------------------------------
                         required time                          7.929    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  4.495    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_14_14/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 1.316ns (41.453%)  route 1.859ns (58.547%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.076     0.076    bd_0_i/hls_inst/inst/L_ACF_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[16])
                                                      0.857     0.933 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/DOUTBDOUT[16]
                         net (fo=11, routed)          1.012     1.945    bd_0_i/hls_inst/inst/L_ACF_U/q0[16]
    SLICE_X70Y61         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     2.068 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_8_8_i_3/O
                         net (fo=3, routed)           0.263     2.332    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_8_8_i_3_n_12
    SLICE_X71Y62         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     2.490 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_12_12_i_3/O
                         net (fo=3, routed)           0.222     2.712    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_12_12_i_3_n_12
    SLICE_X71Y62         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.802 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_14_14_i_2__0/O
                         net (fo=2, routed)           0.156     2.958    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_14_14_i_2__0_n_12
    SLICE_X71Y63         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     3.046 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_14_14_i_1__0/O
                         net (fo=1, routed)           0.205     3.251    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_14_14/D
    SLICE_X71Y68         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.043     8.043    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_14_14/WCLK
    SLICE_X71Y68         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_14_14/SP/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    SLICE_X71Y68         RAMS32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.057     7.951    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_14_14/SP
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_12_12/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 1.288ns (40.901%)  route 1.861ns (59.099%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.076     0.076    bd_0_i/hls_inst/inst/L_ACF_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[16])
                                                      0.857     0.933 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/DOUTBDOUT[16]
                         net (fo=11, routed)          1.012     1.945    bd_0_i/hls_inst/inst/L_ACF_U/q0[16]
    SLICE_X70Y61         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     2.068 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_8_8_i_3/O
                         net (fo=3, routed)           0.263     2.332    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_8_8_i_3_n_12
    SLICE_X71Y62         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     2.490 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_12_12_i_3/O
                         net (fo=3, routed)           0.293     2.783    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_12_12_i_3_n_12
    SLICE_X71Y64         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     2.933 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_12_12_i_1__1/O
                         net (fo=1, routed)           0.292     3.225    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_12_12/D
    SLICE_X71Y68         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_12_12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.043     8.043    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_12_12/WCLK
    SLICE_X71Y68         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_12_12/SP/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    SLICE_X71Y68         RAMS32 (Setup_G5LUT_SLICEM_CLK_I)
                                                     -0.056     7.952    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_12_12/SP
  -------------------------------------------------------------------
                         required time                          7.952    
                         arrival time                          -3.225    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 1.229ns (39.955%)  route 1.847ns (60.045%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.076     0.076    bd_0_i/hls_inst/inst/L_ACF_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[16])
                                                      0.857     0.933 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/DOUTBDOUT[16]
                         net (fo=11, routed)          1.012     1.945    bd_0_i/hls_inst/inst/L_ACF_U/q0[16]
    SLICE_X70Y61         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     2.068 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_8_8_i_3/O
                         net (fo=3, routed)           0.289     2.357    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_8_8_i_3_n_12
    SLICE_X71Y63         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.447 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_10_10_i_2__0/O
                         net (fo=2, routed)           0.170     2.617    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_10_10_i_2__0_n_12
    SLICE_X71Y64         LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.159     2.776 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_11_11_i_1__0/O
                         net (fo=1, routed)           0.376     3.152    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_11_11/D
    SLICE_X71Y68         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.043     8.043    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_11_11/WCLK
    SLICE_X71Y68         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_11_11/SP/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    SLICE_X71Y68         RAMS32 (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.079     7.929    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_11_11/SP
  -------------------------------------------------------------------
                         required time                          7.929    
                         arrival time                          -3.152    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 1.275ns (41.527%)  route 1.795ns (58.473%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.076     0.076    bd_0_i/hls_inst/inst/L_ACF_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[14])
                                                      0.869     0.945 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/DOUTBDOUT[14]
                         net (fo=13, routed)          0.974     1.919    bd_0_i/hls_inst/inst/L_ACF_U/q0[14]
    SLICE_X69Y63         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     2.018 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_0_0_i_12/O
                         net (fo=1, routed)           0.043     2.061    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_0_0_i_12_n_12
    SLICE_X69Y63         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     2.160 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_0_0_i_9__0/O
                         net (fo=1, routed)           0.186     2.346    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_0_0_i_9__0_n_12
    SLICE_X70Y63         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     2.503 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_0_0_i_6__0/O
                         net (fo=2, routed)           0.254     2.757    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_0_0_i_6__0_n_12
    SLICE_X70Y63         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     2.808 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_0_0_i_1__0/O
                         net (fo=1, routed)           0.338     3.146    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_0_0/D
    SLICE_X71Y68         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.043     8.043    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_0_0/WCLK
    SLICE_X71Y68         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_0_0/SP/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    SLICE_X71Y68         RAMS32 (Setup_H6LUT_SLICEM_CLK_I)
                                                     -0.072     7.936    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -3.146    
  -------------------------------------------------------------------
                         slack                                  4.789    

Slack (MET) :             4.797ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/P_load_1_reg_1229_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/K_U/ram_reg_0_15_3_3/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 1.060ns (33.951%)  route 2.062ns (66.049%))
  Logic Levels:           9  (CARRY8=4 LUT1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X71Y74         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/P_load_1_reg_1229_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y74         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.110 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/P_load_1_reg_1229_reg[4]/Q
                         net (fo=5, routed)           0.435     0.545    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/K_U/add_ln39_4_fu_889_p2_carry_i_9_0[4]
    SLICE_X70Y77         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     0.635 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/K_U/add_ln39_4_fu_889_p2_carry_i_10/O
                         net (fo=1, routed)           0.231     0.866    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/K_U/add_ln39_4_fu_889_p2_carry_i_10_n_12
    SLICE_X70Y72         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.016 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/K_U/add_ln39_4_fu_889_p2_carry_i_9/O
                         net (fo=33, routed)          0.268     1.284    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U81/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/sum_2_fu_894_p2_carry__0
    SLICE_X72Y71         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     1.433 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U81/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/sum_2_fu_894_p2_carry_i_7/O
                         net (fo=1, routed)           0.016     1.449    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U81_n_46
    SLICE_X72Y71         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     1.639 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/sum_2_fu_894_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     1.665    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/sum_2_fu_894_p2_carry_n_12
    SLICE_X72Y72         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.680 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/sum_2_fu_894_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.706    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U81/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/CO[0]
    SLICE_X72Y73         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     1.758 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U81/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_7__0/CO[0]
                         net (fo=17, routed)          0.411     2.169    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U81/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_7__0_n_19
    SLICE_X70Y71         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     2.317 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U81/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln40_4_fu_900_p2_carry_i_2/O
                         net (fo=1, routed)           0.009     2.326    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/sum_2_fu_894_p2[16]
    SLICE_X70Y71         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[1])
                                                      0.088     2.414 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln40_4_fu_900_p2_carry/CO[1]
                         net (fo=16, routed)          0.264     2.678    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U81/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/q0_reg[14][0]
    SLICE_X71Y69         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     2.776 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U81/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/ram_reg_0_15_3_3_i_1__0/O
                         net (fo=1, routed)           0.376     3.152    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/K_U/ram_reg_0_15_3_3/D
    SLICE_X71Y70         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/K_U/ram_reg_0_15_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.043     8.043    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/K_U/ram_reg_0_15_3_3/WCLK
    SLICE_X71Y70         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/K_U/ram_reg_0_15_3_3/SP/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    SLICE_X71Y70         RAMS32 (Setup_D5LUT_SLICEM_CLK_I)
                                                     -0.058     7.950    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/K_U/ram_reg_0_15_3_3/SP
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -3.152    
  -------------------------------------------------------------------
                         slack                                  4.797    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 2.141ns (68.442%)  route 0.987ns (31.558%))
  Logic Levels:           14  (CARRY8=7 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/CLK
    DSP48E2_X8Y17        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y17        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[11])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X8Y17        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X8Y17        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[10])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_MULTIPLIER.V<10>
    DSP48E2_X8Y17        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_M_DATA.V_DATA<10>
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X8Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.596     2.276    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product_n_107
    SLICE_X61Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     2.344 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_6/O
                         net (fo=2, routed)           0.184     2.528    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_6_n_12
    SLICE_X61Y58         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     2.627 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_14/O
                         net (fo=1, routed)           0.025     2.652    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_14_n_12
    SLICE_X61Y58         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.815 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.841    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[15]_i_1_n_12
    SLICE_X61Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.856 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.882    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[23]_i_1_n_12
    SLICE_X61Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.897 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.923    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X61Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.938 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.964    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[39]_i_1_n_12
    SLICE_X61Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.979 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.005    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[47]_i_1_n_12
    SLICE_X61Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.020 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.046    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[55]_i_1_n_12
    SLICE_X61Y64         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     3.162 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[63]_i_1/O[7]
                         net (fo=1, routed)           0.026     3.188    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[63]_0[31]
    SLICE_X61Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X61Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[63]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y64         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[63]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.823ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 2.141ns (68.464%)  route 0.986ns (31.536%))
  Logic Levels:           14  (CARRY8=7 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/CLK
    DSP48E2_X8Y17        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y17        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[11])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X8Y17        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X8Y17        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[10])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_MULTIPLIER.V<10>
    DSP48E2_X8Y17        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_M_DATA.V_DATA<10>
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X8Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.596     2.276    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product_n_107
    SLICE_X61Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     2.344 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_6/O
                         net (fo=2, routed)           0.184     2.528    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_6_n_12
    SLICE_X61Y58         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     2.627 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_14/O
                         net (fo=1, routed)           0.025     2.652    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_14_n_12
    SLICE_X61Y58         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.815 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.841    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[15]_i_1_n_12
    SLICE_X61Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.856 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.882    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[23]_i_1_n_12
    SLICE_X61Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.897 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.923    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X61Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.938 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.964    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[39]_i_1_n_12
    SLICE_X61Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.979 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.005    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[47]_i_1_n_12
    SLICE_X61Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.020 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.046    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[55]_i_1_n_12
    SLICE_X61Y64         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     3.162 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[63]_i_1/O[5]
                         net (fo=1, routed)           0.025     3.187    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[63]_0[29]
    SLICE_X61Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X61Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[61]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y64         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[61]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.187    
  -------------------------------------------------------------------
                         slack                                  4.823    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 2.128ns (68.310%)  route 0.987ns (31.690%))
  Logic Levels:           14  (CARRY8=7 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/CLK
    DSP48E2_X8Y17        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y17        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[11])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X8Y17        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X8Y17        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[10])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_MULTIPLIER.V<10>
    DSP48E2_X8Y17        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_M_DATA.V_DATA<10>
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X8Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.596     2.276    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product_n_107
    SLICE_X61Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     2.344 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_6/O
                         net (fo=2, routed)           0.184     2.528    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_6_n_12
    SLICE_X61Y58         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     2.627 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_14/O
                         net (fo=1, routed)           0.025     2.652    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_14_n_12
    SLICE_X61Y58         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.815 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.841    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[15]_i_1_n_12
    SLICE_X61Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.856 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.882    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[23]_i_1_n_12
    SLICE_X61Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.897 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.923    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X61Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.938 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.964    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[39]_i_1_n_12
    SLICE_X61Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.979 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.005    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[47]_i_1_n_12
    SLICE_X61Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.020 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.046    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[55]_i_1_n_12
    SLICE_X61Y64         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     3.149 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[63]_i_1/O[6]
                         net (fo=1, routed)           0.026     3.175    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[63]_0[30]
    SLICE_X61Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X61Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[62]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y64         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[62]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 2.111ns (68.158%)  route 0.986ns (31.842%))
  Logic Levels:           14  (CARRY8=7 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/CLK
    DSP48E2_X8Y17        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y17        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[11])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X8Y17        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X8Y17        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[10])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_MULTIPLIER.V<10>
    DSP48E2_X8Y17        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_M_DATA.V_DATA<10>
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X8Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.596     2.276    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product_n_107
    SLICE_X61Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     2.344 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_6/O
                         net (fo=2, routed)           0.184     2.528    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_6_n_12
    SLICE_X61Y58         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     2.627 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_14/O
                         net (fo=1, routed)           0.025     2.652    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_14_n_12
    SLICE_X61Y58         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.815 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.841    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[15]_i_1_n_12
    SLICE_X61Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.856 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.882    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[23]_i_1_n_12
    SLICE_X61Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.897 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.923    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X61Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.938 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.964    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[39]_i_1_n_12
    SLICE_X61Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.979 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.005    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[47]_i_1_n_12
    SLICE_X61Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.020 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.046    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[55]_i_1_n_12
    SLICE_X61Y64         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     3.132 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[63]_i_1/O[4]
                         net (fo=1, routed)           0.025     3.157    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[63]_0[28]
    SLICE_X61Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X61Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[60]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y64         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[60]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.157    
  -------------------------------------------------------------------
                         slack                                  4.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y15        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[0])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[0]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<0>
    DSP48E2_X9Y15        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[0]_AD[0])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[0]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<0>
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y15        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[0])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[10]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y15        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[10])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[10]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<10>
    DSP48E2_X9Y15        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[10]_AD[10])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[10]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<10>
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y15        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[10])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[11]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y15        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[11])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[11]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<11>
    DSP48E2_X9Y15        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[11]_AD[11])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[11]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<11>
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y15        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[11])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[12]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y15        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[12])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[12]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<12>
    DSP48E2_X9Y15        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[12]_AD[12])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[12]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<12>
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y15        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[12])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[13]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y15        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[13])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[13]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<13>
    DSP48E2_X9Y15        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[13]_AD[13])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[13]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<13>
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y15        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[13])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[14]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y15        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[14])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[14]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<14>
    DSP48E2_X9Y15        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[14]_AD[14])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[14]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<14>
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y15        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[14])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[15]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y15        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[15])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[15]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<15>
    DSP48E2_X9Y15        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[15]_AD[15])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[15]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<15>
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y15        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[15])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[16]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y15        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[16])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[16]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<16>
    DSP48E2_X9Y15        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[16]_AD[16])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[16]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<16>
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y15        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[16])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[17]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y15        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[17])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[17]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<17>
    DSP48E2_X9Y15        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[17]_AD[17])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[17]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<17>
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y15        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[17])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[18]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y15        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[18])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[18]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<18>
    DSP48E2_X9Y15        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[18]_AD[18])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[18]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<18>
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y15        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[18])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y10  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y10  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y11  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y11  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X77Y68  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_335/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X77Y72  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_335/indata_addr_reg_180_pp0_iter2_reg_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X77Y75  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_335/indata_addr_reg_180_pp0_iter2_reg_reg[1]_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X77Y75  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_335/indata_addr_reg_180_pp0_iter2_reg_reg[2]_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X77Y75  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_335/indata_addr_reg_180_pp0_iter2_reg_reg[3]_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X77Y75  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_335/indata_addr_reg_180_pp0_iter2_reg_reg[4]_srl2/CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y10  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y10  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y10  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y10  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y11  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y11  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y11  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y11  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         4.000       3.468      SLICE_X77Y68  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_335/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         4.000       3.468      SLICE_X77Y68  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_335/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y10  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y10  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y10  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y10  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y11  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y11  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y11  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y11  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         4.000       3.468      SLICE_X77Y68  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_335/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         4.000       3.468      SLICE_X77Y68  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_335/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LARc_q1[3]
                            (input port)
  Destination:            LARc_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.282ns  (logic 1.233ns (37.570%)  route 2.049ns (62.430%))
  Logic Levels:           11  (CARRY8=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[3] (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_q1[3]
    SLICE_X69Y81         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.122 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_12/O
                         net (fo=19, routed)          0.318     0.440    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_12_n_12
    SLICE_X66Y85         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.597 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0_i_6/O
                         net (fo=7, routed)           0.229     0.826    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0_i_6_n_12
    SLICE_X66Y85         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     0.976 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_5/O
                         net (fo=9, routed)           0.227     1.203    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_5_n_12
    SLICE_X67Y84         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     1.327 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_26/O
                         net (fo=1, routed)           0.170     1.497    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_26_n_12
    SLICE_X67Y83         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.090     1.587 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_11/CO[7]
                         net (fo=22, routed)          0.342     1.929    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/p_0_in
    SLICE_X69Y84         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     2.052 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.200     2.252    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_7_n_12
    SLICE_X69Y84         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     2.287 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_3/O
                         net (fo=2, routed)           0.218     2.505    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_3_n_12
    SLICE_X69Y83         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.651 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[9]_INST_0_i_2/O
                         net (fo=6, routed)           0.156     2.807    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[9]_INST_0_i_2_n_12
    SLICE_X68Y82         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     2.906 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_3/O
                         net (fo=2, routed)           0.143     3.049    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_3_n_12
    SLICE_X67Y81         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     3.172 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.010     3.182    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[15]_INST_0_i_2_n_12
    SLICE_X67Y81         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     3.246 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[15]_INST_0/O
                         net (fo=0)                   0.036     3.282    LARc_d0[15]
                                                                      r  LARc_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[3]
                            (input port)
  Destination:            LARc_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.257ns  (logic 1.228ns (37.706%)  route 2.029ns (62.294%))
  Logic Levels:           10  (CARRY8=1 LUT4=1 LUT5=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[3] (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_q1[3]
    SLICE_X69Y81         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.122 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_12/O
                         net (fo=19, routed)          0.318     0.440    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_12_n_12
    SLICE_X66Y85         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.597 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0_i_6/O
                         net (fo=7, routed)           0.229     0.826    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0_i_6_n_12
    SLICE_X66Y85         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     0.976 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_5/O
                         net (fo=9, routed)           0.227     1.203    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_5_n_12
    SLICE_X67Y84         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     1.327 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_26/O
                         net (fo=1, routed)           0.170     1.497    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_26_n_12
    SLICE_X67Y83         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.090     1.587 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_11/CO[7]
                         net (fo=22, routed)          0.342     1.929    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/p_0_in
    SLICE_X69Y84         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     2.052 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.200     2.252    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_7_n_12
    SLICE_X69Y84         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     2.287 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_3/O
                         net (fo=2, routed)           0.218     2.505    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_3_n_12
    SLICE_X69Y83         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.651 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[9]_INST_0_i_2/O
                         net (fo=6, routed)           0.153     2.804    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[9]_INST_0_i_2_n_12
    SLICE_X68Y82         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.937 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.172     3.109    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[13]_INST_0_i_2_n_12
    SLICE_X68Y82         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     3.257 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[13]_INST_0/O
                         net (fo=0)                   0.000     3.257    LARc_d0[13]
                                                                      r  LARc_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[3]
                            (input port)
  Destination:            LARc_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.162ns  (logic 1.196ns (37.826%)  route 1.966ns (62.174%))
  Logic Levels:           10  (CARRY8=1 LUT4=1 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[3] (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_q1[3]
    SLICE_X69Y81         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.122 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_12/O
                         net (fo=19, routed)          0.318     0.440    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_12_n_12
    SLICE_X66Y85         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.597 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0_i_6/O
                         net (fo=7, routed)           0.229     0.826    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0_i_6_n_12
    SLICE_X66Y85         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     0.976 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_5/O
                         net (fo=9, routed)           0.227     1.203    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_5_n_12
    SLICE_X67Y84         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     1.327 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_26/O
                         net (fo=1, routed)           0.170     1.497    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_26_n_12
    SLICE_X67Y83         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.090     1.587 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_11/CO[7]
                         net (fo=22, routed)          0.342     1.929    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/p_0_in
    SLICE_X69Y84         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     2.052 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.200     2.252    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_7_n_12
    SLICE_X69Y84         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     2.287 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_3/O
                         net (fo=2, routed)           0.218     2.505    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_3_n_12
    SLICE_X69Y83         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.651 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[9]_INST_0_i_2/O
                         net (fo=6, routed)           0.156     2.807    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[9]_INST_0_i_2_n_12
    SLICE_X68Y82         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     2.906 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_3/O
                         net (fo=2, routed)           0.106     3.012    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_3_n_12
    SLICE_X67Y82         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     3.162 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0/O
                         net (fo=0)                   0.000     3.162    LARc_d0[14]
                                                                      r  LARc_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[3]
                            (input port)
  Destination:            LARc_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.159ns  (logic 1.102ns (34.885%)  route 2.057ns (65.115%))
  Logic Levels:           10  (CARRY8=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[3] (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_q1[3]
    SLICE_X69Y81         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.122 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_12/O
                         net (fo=19, routed)          0.318     0.440    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_12_n_12
    SLICE_X66Y85         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.597 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0_i_6/O
                         net (fo=7, routed)           0.229     0.826    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0_i_6_n_12
    SLICE_X66Y85         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     0.976 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_5/O
                         net (fo=9, routed)           0.227     1.203    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_5_n_12
    SLICE_X67Y84         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     1.327 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_26/O
                         net (fo=1, routed)           0.170     1.497    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_26_n_12
    SLICE_X67Y83         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.090     1.587 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_11/CO[7]
                         net (fo=22, routed)          0.342     1.929    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/p_0_in
    SLICE_X69Y84         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     2.052 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.200     2.252    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_7_n_12
    SLICE_X69Y84         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     2.287 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_3/O
                         net (fo=2, routed)           0.218     2.505    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_3_n_12
    SLICE_X69Y83         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.651 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[9]_INST_0_i_2/O
                         net (fo=6, routed)           0.154     2.805    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[9]_INST_0_i_2_n_12
    SLICE_X68Y82         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.065     2.870 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.199     3.069    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0_i_2_n_12
    SLICE_X68Y82         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     3.159 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0/O
                         net (fo=0)                   0.000     3.159    LARc_d0[11]
                                                                      r  LARc_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[3]
                            (input port)
  Destination:            LARc_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.099ns  (logic 1.104ns (35.627%)  route 1.995ns (64.373%))
  Logic Levels:           10  (CARRY8=1 LUT4=2 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[3] (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_q1[3]
    SLICE_X69Y81         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.122 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_12/O
                         net (fo=19, routed)          0.318     0.440    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_12_n_12
    SLICE_X66Y85         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.597 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0_i_6/O
                         net (fo=7, routed)           0.229     0.826    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0_i_6_n_12
    SLICE_X66Y85         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     0.976 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_5/O
                         net (fo=9, routed)           0.227     1.203    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_5_n_12
    SLICE_X67Y84         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     1.327 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_26/O
                         net (fo=1, routed)           0.170     1.497    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_26_n_12
    SLICE_X67Y83         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.090     1.587 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_11/CO[7]
                         net (fo=22, routed)          0.342     1.929    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/p_0_in
    SLICE_X69Y84         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     2.052 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.200     2.252    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_7_n_12
    SLICE_X69Y84         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     2.287 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_3/O
                         net (fo=2, routed)           0.218     2.505    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_3_n_12
    SLICE_X69Y83         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.651 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[9]_INST_0_i_2/O
                         net (fo=6, routed)           0.153     2.804    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[9]_INST_0_i_2_n_12
    SLICE_X68Y82         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     2.926 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.138     3.064    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[12]_INST_0_i_2_n_12
    SLICE_X68Y82         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     3.099 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[12]_INST_0/O
                         net (fo=0)                   0.000     3.099    LARc_d0[12]
                                                                      r  LARc_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[3]
                            (input port)
  Destination:            LARc_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.026ns  (logic 1.121ns (37.046%)  route 1.905ns (62.954%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT4=1 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[3] (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_q1[3]
    SLICE_X69Y81         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.122 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_12/O
                         net (fo=19, routed)          0.318     0.440    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_12_n_12
    SLICE_X66Y85         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.597 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0_i_6/O
                         net (fo=7, routed)           0.229     0.826    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0_i_6_n_12
    SLICE_X66Y85         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     0.976 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_5/O
                         net (fo=9, routed)           0.227     1.203    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_5_n_12
    SLICE_X67Y84         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     1.327 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_26/O
                         net (fo=1, routed)           0.170     1.497    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_26_n_12
    SLICE_X67Y83         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.090     1.587 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_11/CO[7]
                         net (fo=22, routed)          0.342     1.929    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/p_0_in
    SLICE_X69Y84         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     2.052 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.200     2.252    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_7_n_12
    SLICE_X69Y84         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     2.287 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_3/O
                         net (fo=2, routed)           0.218     2.505    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_3_n_12
    SLICE_X69Y83         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.651 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[9]_INST_0_i_2/O
                         net (fo=6, routed)           0.154     2.805    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[9]_INST_0_i_2_n_12
    SLICE_X68Y82         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     2.856 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.047     2.903    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_2_n_12
    SLICE_X68Y82         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     3.026 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0/O
                         net (fo=0)                   0.000     3.026    LARc_d0[10]
                                                                      r  LARc_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[3]
                            (input port)
  Destination:            LARc_d0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.932ns  (logic 1.156ns (39.427%)  route 1.776ns (60.573%))
  Logic Levels:           9  (CARRY8=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[3] (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_q1[3]
    SLICE_X69Y81         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.122 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_12/O
                         net (fo=19, routed)          0.318     0.440    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_12_n_12
    SLICE_X66Y85         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.597 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0_i_6/O
                         net (fo=7, routed)           0.229     0.826    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0_i_6_n_12
    SLICE_X66Y85         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     0.976 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_5/O
                         net (fo=9, routed)           0.227     1.203    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_5_n_12
    SLICE_X67Y84         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     1.327 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_26/O
                         net (fo=1, routed)           0.170     1.497    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_26_n_12
    SLICE_X67Y83         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.090     1.587 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_11/CO[7]
                         net (fo=22, routed)          0.293     1.880    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/p_0_in
    SLICE_X68Y83         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     1.976 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.176     2.152    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_q1[0]_0
    SLICE_X70Y83         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     2.288 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[4]_INST_0_i_3/O
                         net (fo=6, routed)           0.174     2.462    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_q1_15_sn_1
    SLICE_X69Y82         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.595 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.189     2.784    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[7]_INST_0_i_2_n_12
    SLICE_X69Y82         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.932 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[7]_INST_0/O
                         net (fo=0)                   0.000     2.932    LARc_d0[7]
                                                                      r  LARc_d0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[3]
                            (input port)
  Destination:            LARc_d0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.925ns  (logic 1.037ns (35.451%)  route 1.888ns (64.549%))
  Logic Levels:           9  (CARRY8=1 LUT4=1 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[3] (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_q1[3]
    SLICE_X69Y81         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.122 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_12/O
                         net (fo=19, routed)          0.318     0.440    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_12_n_12
    SLICE_X66Y85         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.597 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0_i_6/O
                         net (fo=7, routed)           0.229     0.826    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0_i_6_n_12
    SLICE_X66Y85         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     0.976 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_5/O
                         net (fo=9, routed)           0.227     1.203    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_5_n_12
    SLICE_X67Y84         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     1.327 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_26/O
                         net (fo=1, routed)           0.170     1.497    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_26_n_12
    SLICE_X67Y83         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.090     1.587 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_11/CO[7]
                         net (fo=22, routed)          0.342     1.929    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/p_0_in
    SLICE_X69Y84         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     2.052 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.200     2.252    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_7_n_12
    SLICE_X69Y84         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     2.287 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_3/O
                         net (fo=2, routed)           0.218     2.505    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_3_n_12
    SLICE_X69Y83         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.651 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[9]_INST_0_i_2/O
                         net (fo=6, routed)           0.184     2.835    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[9]_INST_0_i_2_n_12
    SLICE_X68Y82         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     2.925 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[9]_INST_0/O
                         net (fo=0)                   0.000     2.925    LARc_d0[9]
                                                                      r  LARc_d0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[3]
                            (input port)
  Destination:            LARc_d0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.823ns  (logic 1.095ns (38.789%)  route 1.728ns (61.211%))
  Logic Levels:           9  (CARRY8=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[3] (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_q1[3]
    SLICE_X69Y81         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.122 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_12/O
                         net (fo=19, routed)          0.318     0.440    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_12_n_12
    SLICE_X66Y85         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.597 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0_i_6/O
                         net (fo=7, routed)           0.229     0.826    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0_i_6_n_12
    SLICE_X66Y85         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     0.976 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_5/O
                         net (fo=9, routed)           0.227     1.203    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_5_n_12
    SLICE_X67Y84         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     1.327 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_26/O
                         net (fo=1, routed)           0.170     1.497    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_26_n_12
    SLICE_X67Y83         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.090     1.587 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_11/CO[7]
                         net (fo=22, routed)          0.293     1.880    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/p_0_in
    SLICE_X68Y83         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     1.976 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.176     2.152    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_q1[0]_0
    SLICE_X70Y83         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     2.288 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[4]_INST_0_i_3/O
                         net (fo=6, routed)           0.227     2.515    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_q1_15_sn_1
    SLICE_X69Y82         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.639 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.088     2.727    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0_i_2_n_12
    SLICE_X69Y82         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     2.823 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0/O
                         net (fo=0)                   0.000     2.823    LARc_d0[8]
                                                                      r  LARc_d0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[3]
                            (input port)
  Destination:            LARc_d0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.737ns  (logic 1.063ns (38.834%)  route 1.674ns (61.166%))
  Logic Levels:           9  (CARRY8=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[3] (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_q1[3]
    SLICE_X69Y81         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.122 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_12/O
                         net (fo=19, routed)          0.318     0.440    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_12_n_12
    SLICE_X66Y85         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.597 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0_i_6/O
                         net (fo=7, routed)           0.229     0.826    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0_i_6_n_12
    SLICE_X66Y85         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     0.976 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_5/O
                         net (fo=9, routed)           0.227     1.203    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_5_n_12
    SLICE_X67Y84         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     1.327 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_26/O
                         net (fo=1, routed)           0.170     1.497    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_26_n_12
    SLICE_X67Y83         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.090     1.587 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0_i_11/CO[7]
                         net (fo=22, routed)          0.293     1.880    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/p_0_in
    SLICE_X68Y83         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     1.976 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.176     2.152    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_q1[0]_0
    SLICE_X70Y83         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     2.288 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[4]_INST_0_i_3/O
                         net (fo=6, routed)           0.221     2.508    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_q1_15_sn_1
    SLICE_X70Y82         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     2.606 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.041     2.647    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[5]_INST_0_i_1_n_12
    SLICE_X70Y82         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     2.737 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[5]_INST_0/O
                         net (fo=0)                   0.000     2.737    LARc_d0[5]
                                                                      r  LARc_d0[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=87, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_q1[15]
    SLICE_X68Y82         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[10]
                                                                      r  LARc_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=87, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_q1[15]
    SLICE_X68Y82         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[12]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[12]
                                                                      r  LARc_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=87, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_q1[15]
    SLICE_X69Y82         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[7]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[7]
                                                                      r  LARc_d0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=87, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_q1[15]
    SLICE_X69Y82         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[8]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[8]
                                                                      r  LARc_d0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=87, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_q1[15]
    SLICE_X68Y82         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[9]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[9]
                                                                      r  LARc_d0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.023ns  (logic 0.023ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=87, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_q1[15]
    SLICE_X68Y82         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     0.023 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0/O
                         net (fo=0)                   0.000     0.023    LARc_d0[11]
                                                                      r  LARc_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.023ns  (logic 0.023ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=87, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_q1[15]
    SLICE_X67Y82         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     0.023 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[14]_INST_0/O
                         net (fo=0)                   0.000     0.023    LARc_d0[14]
                                                                      r  LARc_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.035ns  (logic 0.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=87, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_q1[15]
    SLICE_X68Y82         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     0.035 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[13]_INST_0/O
                         net (fo=0)                   0.000     0.035    LARc_d0[13]
                                                                      r  LARc_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.040ns  (logic 0.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=87, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_q1[15]
    SLICE_X70Y83         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     0.040 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[2]_INST_0/O
                         net (fo=0)                   0.000     0.040    LARc_d0[2]
                                                                      r  LARc_d0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.046ns  (logic 0.032ns (69.565%)  route 0.014ns (30.435%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X70Y84         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.032     0.032 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.014     0.046    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.320ns  (logic 0.751ns (32.364%)  route 1.569ns (67.636%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X73Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y68         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.109 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_ap_start_reg_reg/Q
                         net (fo=157, routed)         0.368     0.477    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_ap_start_reg
    SLICE_X69Y67         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     0.587 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[3]_INST_0_i_4/O
                         net (fo=32, routed)          0.518     1.104    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[3]_INST_0_i_4_n_12
    SLICE_X74Y71         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     1.239 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.235     1.474    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[2]_INST_0_i_6_n_12
    SLICE_X74Y72         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     1.564 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.048     1.612    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[2]_INST_0_i_4_n_12
    SLICE_X74Y72         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     1.665 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.256     1.921    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_335/flow_control_loop_pipe_sequential_init_U/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_indata_address1[1]
    SLICE_X77Y71         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     2.056 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_335/flow_control_loop_pipe_sequential_init_U/indata_address1[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.145     2.201    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_381/flow_control_loop_pipe_sequential_init_U/indata_address1[2]_0
    SLICE_X77Y70         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     2.349 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_381/flow_control_loop_pipe_sequential_init_U/indata_address1[2]_INST_0/O
                         net (fo=0)                   0.000     2.349    indata_address1[2]
                                                                      r  indata_address1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/sext_ln126_reg_213_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.315ns  (logic 0.868ns (37.495%)  route 1.447ns (62.505%))
  Logic Levels:           8  (CARRY8=2 LUT3=2 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/ap_clk
    SLICE_X68Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/sext_ln126_reg_213_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/sext_ln126_reg_213_reg[16]/Q
                         net (fo=54, routed)          0.356     0.464    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/sext_ln121_reg_218[16]
    SLICE_X65Y77         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     0.589 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/icmp_ln144_fu_143_p2_carry__1_i_15/O
                         net (fo=1, routed)           0.016     0.605    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/icmp_ln144_fu_143_p2_carry__1_i_15_n_12
    SLICE_X65Y77         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     0.795 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/icmp_ln144_fu_143_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     0.821    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/icmp_ln144_fu_143_p2_carry__1_n_12
    SLICE_X65Y78         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     0.843 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/icmp_ln144_fu_143_p2_carry__2/CO[7]
                         net (fo=66, routed)          0.278     1.120    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/icmp_ln144_fu_143_p2
    SLICE_X71Y79         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     1.217 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[0]_INST_0_i_2/O
                         net (fo=11, routed)          0.150     1.367    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/B[0]
    SLICE_X71Y80         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     1.491 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/p_reg_reg_i_13__0/O
                         net (fo=1, routed)           0.044     1.535    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/p_reg_reg_i_13__0_n_12
    SLICE_X71Y80         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.099     1.634 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/p_reg_reg_i_8__0/O
                         net (fo=4, routed)           0.368     2.002    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/B[5]
    SLICE_X70Y82         LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     2.098 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.210     2.308    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[5]_INST_0_i_3_n_12
    SLICE_X70Y82         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     2.344 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[5]_INST_0/O
                         net (fo=0)                   0.000     2.344    LARc_d0[5]
                                                                      r  LARc_d0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/sext_ln126_reg_213_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.295ns  (logic 0.909ns (39.608%)  route 1.386ns (60.392%))
  Logic Levels:           7  (CARRY8=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/ap_clk
    SLICE_X68Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/sext_ln126_reg_213_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/sext_ln126_reg_213_reg[16]/Q
                         net (fo=54, routed)          0.356     0.464    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/sext_ln121_reg_218[16]
    SLICE_X65Y77         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     0.589 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/icmp_ln144_fu_143_p2_carry__1_i_15/O
                         net (fo=1, routed)           0.016     0.605    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/icmp_ln144_fu_143_p2_carry__1_i_15_n_12
    SLICE_X65Y77         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     0.795 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/icmp_ln144_fu_143_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     0.821    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/icmp_ln144_fu_143_p2_carry__1_n_12
    SLICE_X65Y78         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     0.843 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/icmp_ln144_fu_143_p2_carry__2/CO[7]
                         net (fo=66, routed)          0.278     1.120    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/icmp_ln144_fu_143_p2
    SLICE_X71Y79         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     1.217 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[0]_INST_0_i_2/O
                         net (fo=11, routed)          0.173     1.390    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/B[0]
    SLICE_X71Y78         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.542 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/p_reg_reg_i_9__0/O
                         net (fo=4, routed)           0.271     1.813    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/B[4]
    SLICE_X70Y83         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096     1.909 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.267     2.176    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[4]_INST_0_i_4_n_12
    SLICE_X70Y83         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     2.324 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[4]_INST_0/O
                         net (fo=0)                   0.000     2.324    LARc_d0[4]
                                                                      r  LARc_d0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.293ns  (logic 0.741ns (32.320%)  route 1.552ns (67.680%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X73Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y68         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.109 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_ap_start_reg_reg/Q
                         net (fo=157, routed)         0.368     0.477    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_ap_start_reg
    SLICE_X69Y67         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     0.587 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[3]_INST_0_i_4/O
                         net (fo=32, routed)          0.624     1.211    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[3]_INST_0_i_4_n_12
    SLICE_X74Y72         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068     1.279 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[6]_INST_0_i_8/O
                         net (fo=7, routed)           0.260     1.539    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[6]_INST_0_i_8_n_12
    SLICE_X76Y71         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     1.674 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address0[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.200     1.874    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address0[3]_INST_0_i_4_n_12
    SLICE_X76Y71         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.148     2.022 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address0[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.059     2.081    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_indata_address0[3]
    SLICE_X76Y71         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.229 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address0[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.041     2.270    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address0[3]_INST_0_i_1_n_12
    SLICE_X76Y71         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     2.322 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address0[3]_INST_0/O
                         net (fo=0)                   0.000     2.322    indata_address0[3]
                                                                      r  indata_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.270ns  (logic 0.659ns (29.026%)  route 1.611ns (70.974%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X73Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y68         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.109 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_ap_start_reg_reg/Q
                         net (fo=157, routed)         0.368     0.477    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_ap_start_reg
    SLICE_X69Y67         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     0.587 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[3]_INST_0_i_4/O
                         net (fo=32, routed)          0.624     1.211    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[3]_INST_0_i_4_n_12
    SLICE_X74Y72         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068     1.279 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[6]_INST_0_i_8/O
                         net (fo=7, routed)           0.259     1.538    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[6]_INST_0_i_8_n_12
    SLICE_X76Y73         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     1.661 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address0[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.047     1.708    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address0[5]_INST_0_i_3_n_12
    SLICE_X76Y73         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     1.809 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address0[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.145     1.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_indata_address0[5]
    SLICE_X77Y72         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     2.042 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address0[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.168     2.210    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address0[5]_INST_0_i_1_n_12
    SLICE_X77Y71         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.299 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address0[5]_INST_0/O
                         net (fo=0)                   0.000     2.299    indata_address0[5]
                                                                      r  indata_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.251ns  (logic 0.703ns (31.225%)  route 1.548ns (68.775%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X73Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y68         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.109 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_ap_start_reg_reg/Q
                         net (fo=157, routed)         0.368     0.477    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_ap_start_reg
    SLICE_X69Y67         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     0.587 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[3]_INST_0_i_4/O
                         net (fo=32, routed)          0.624     1.211    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[3]_INST_0_i_4_n_12
    SLICE_X74Y72         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068     1.279 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[6]_INST_0_i_8/O
                         net (fo=7, routed)           0.258     1.537    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[6]_INST_0_i_8_n_12
    SLICE_X76Y73         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     1.659 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.204     1.863    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[7]_INST_0_i_6_n_12
    SLICE_X77Y73         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     2.011 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.041     2.052    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[7]_INST_0_i_3_n_12
    SLICE_X77Y73         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     2.104 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.053     2.157    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_381/flow_control_loop_pipe_sequential_init_U/indata_address1[7]_1
    SLICE_X77Y73         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     2.280 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_381/flow_control_loop_pipe_sequential_init_U/indata_address1[7]_INST_0/O
                         net (fo=0)                   0.000     2.280    indata_address1[7]
                                                                      r  indata_address1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.250ns  (logic 0.566ns (25.159%)  route 1.684ns (74.841%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X73Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y68         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.109 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_ap_start_reg_reg/Q
                         net (fo=157, routed)         0.368     0.477    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_ap_start_reg
    SLICE_X69Y67         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     0.587 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[3]_INST_0_i_4/O
                         net (fo=32, routed)          0.624     1.211    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[3]_INST_0_i_4_n_12
    SLICE_X74Y72         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068     1.279 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[6]_INST_0_i_8/O
                         net (fo=7, routed)           0.308     1.587    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[6]_INST_0_i_8_n_12
    SLICE_X76Y72         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     1.697 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.181     1.878    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[6]_INST_0_i_4_n_12
    SLICE_X76Y72         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.026 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.203     2.229    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_335/flow_control_loop_pipe_sequential_init_U/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_indata_address1[3]
    SLICE_X78Y72         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     2.279 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_335/flow_control_loop_pipe_sequential_init_U/indata_address1[6]_INST_0/O
                         net (fo=0)                   0.000     2.279    indata_address1[6]
                                                                      r  indata_address1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/sext_ln126_reg_213_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.242ns  (logic 0.912ns (40.674%)  route 1.330ns (59.326%))
  Logic Levels:           8  (CARRY8=2 LUT3=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/ap_clk
    SLICE_X68Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/sext_ln126_reg_213_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/sext_ln126_reg_213_reg[16]/Q
                         net (fo=54, routed)          0.356     0.464    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/sext_ln121_reg_218[16]
    SLICE_X65Y77         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     0.589 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/icmp_ln144_fu_143_p2_carry__1_i_15/O
                         net (fo=1, routed)           0.016     0.605    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/icmp_ln144_fu_143_p2_carry__1_i_15_n_12
    SLICE_X65Y77         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     0.795 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/icmp_ln144_fu_143_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     0.821    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/icmp_ln144_fu_143_p2_carry__1_n_12
    SLICE_X65Y78         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     0.843 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/icmp_ln144_fu_143_p2_carry__2/CO[7]
                         net (fo=66, routed)          0.278     1.120    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/icmp_ln144_fu_143_p2
    SLICE_X71Y79         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     1.217 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[0]_INST_0_i_2/O
                         net (fo=11, routed)          0.210     1.427    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/B[0]
    SLICE_X71Y80         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     1.575 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/p_reg_reg_i_12__0/O
                         net (fo=1, routed)           0.087     1.662    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/p_reg_reg_i_12__0_n_12
    SLICE_X71Y80         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     1.713 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/p_reg_reg_i_7__0/O
                         net (fo=4, routed)           0.206     1.919    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/B[6]
    SLICE_X70Y82         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     1.970 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.152     2.122    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[6]_INST_0_i_3_n_12
    SLICE_X69Y82         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     2.271 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[6]_INST_0/O
                         net (fo=0)                   0.000     2.271    LARc_d0[6]
                                                                      r  LARc_d0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.232ns  (logic 0.639ns (28.630%)  route 1.593ns (71.370%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X73Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y68         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.109 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_ap_start_reg_reg/Q
                         net (fo=157, routed)         0.368     0.477    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_ap_start_reg
    SLICE_X69Y67         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     0.587 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[3]_INST_0_i_4/O
                         net (fo=32, routed)          0.591     1.178    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address1[3]_INST_0_i_4_n_12
    SLICE_X74Y73         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     1.266 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address0[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.045     1.311    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address0[2]_INST_0_i_6_n_12
    SLICE_X74Y73         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     1.412 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address0[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.155     1.567    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address0[2]_INST_0_i_3_n_12
    SLICE_X75Y73         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     1.665 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address0[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.255     1.920    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350_indata_address0[2]
    SLICE_X77Y73         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     1.957 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address0[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.179     2.136    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address0[2]_INST_0_i_1_n_12
    SLICE_X77Y71         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.261 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address0[2]_INST_0/O
                         net (fo=0)                   0.000     2.261    indata_address0[2]
                                                                      r  indata_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/sext_ln126_reg_213_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.176ns  (logic 0.894ns (41.076%)  route 1.282ns (58.924%))
  Logic Levels:           8  (CARRY8=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/ap_clk
    SLICE_X68Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/sext_ln126_reg_213_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/sext_ln126_reg_213_reg[16]/Q
                         net (fo=54, routed)          0.356     0.464    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/sext_ln121_reg_218[16]
    SLICE_X65Y77         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     0.589 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/icmp_ln144_fu_143_p2_carry__1_i_15/O
                         net (fo=1, routed)           0.016     0.605    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/icmp_ln144_fu_143_p2_carry__1_i_15_n_12
    SLICE_X65Y77         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     0.795 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/icmp_ln144_fu_143_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     0.821    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/icmp_ln144_fu_143_p2_carry__1_n_12
    SLICE_X65Y78         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     0.843 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/icmp_ln144_fu_143_p2_carry__2/CO[7]
                         net (fo=66, routed)          0.330     1.172    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/icmp_ln144_fu_143_p2
    SLICE_X71Y80         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     1.262 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.048     1.310    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_8_n_12
    SLICE_X71Y80         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     1.363 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.103     1.466    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[10]_INST_0_i_4_n_12
    SLICE_X71Y81         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     1.589 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.203     1.792    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0_i_4_n_12
    SLICE_X71Y81         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     1.880 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0_i_1/O
                         net (fo=4, routed)           0.201     2.081    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/B[11]
    SLICE_X68Y82         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     2.205 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_d0[11]_INST_0/O
                         net (fo=0)                   0.000     2.205    LARc_d0[11]
                                                                      r  LARc_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln289_1_reg_1449_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.097ns  (logic 0.074ns (76.289%)  route 0.023ns (23.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X75Y86         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln289_1_reg_1449_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y86         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln289_1_reg_1449_reg[4]/Q
                         net (fo=1, routed)           0.023     0.075    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln289_1_reg_1449_reg_n_12_[4]
    SLICE_X75Y86         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     0.110 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d1[4]_INST_0/O
                         net (fo=0)                   0.000     0.110    LARc_d1[4]
                                                                      r  LARc_d1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/LARc_addr_reg_317_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.109ns  (logic 0.062ns (56.881%)  route 0.047ns (43.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X66Y82         FDRE                                         r  bd_0_i/hls_inst/inst/LARc_addr_reg_317_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/LARc_addr_reg_317_reg[1]/Q
                         net (fo=1, routed)           0.047     0.099    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_address0[2][0]
    SLICE_X66Y82         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     0.122 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_address0[1]_INST_0/O
                         net (fo=0)                   0.000     0.122    LARc_address0[1]
                                                                      r  LARc_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_381/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_we0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.120ns  (logic 0.088ns (73.324%)  route 0.032ns (26.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_381/ap_clk
    SLICE_X77Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_381/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y69         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_381/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=2, routed)           0.032     0.083    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_381/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_381_indata_ce0
    SLICE_X77Y69         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.050     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_381/indata_we0_INST_0/O
                         net (fo=0)                   0.000     0.133    indata_we0
                                                                      r  indata_we0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln289_1_reg_1449_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.125ns  (logic 0.074ns (59.200%)  route 0.051ns (40.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X75Y87         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln289_1_reg_1449_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y87         FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln289_1_reg_1449_reg[5]/Q
                         net (fo=1, routed)           0.051     0.103    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln289_1_reg_1449_reg_n_12_[5]
    SLICE_X75Y88         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.035     0.138 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d1[5]_INST_0/O
                         net (fo=0)                   0.000     0.138    LARc_d1[5]
                                                                      r  LARc_d1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/k_fu_98_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.128ns  (logic 0.063ns (49.126%)  route 0.065ns (50.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X78Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/k_fu_98_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y71         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/k_fu_98_reg[4]/Q
                         net (fo=5, routed)           0.065     0.118    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address0[7][4]
    SLICE_X77Y71         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.022     0.140 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address0[4]_INST_0/O
                         net (fo=0)                   0.000     0.140    indata_address0[4]
                                                                      r  indata_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/k_fu_98_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.127ns  (logic 0.053ns (41.629%)  route 0.074ns (58.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X78Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/k_fu_98_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y71         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/k_fu_98_reg[6]/Q
                         net (fo=4, routed)           0.074     0.126    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address0[7][6]
    SLICE_X77Y71         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.014     0.140 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_350/flow_control_loop_pipe_sequential_init_U/indata_address0[6]_INST_0/O
                         net (fo=0)                   0.000     0.140    indata_address0[6]
                                                                      r  indata_address0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.129ns  (logic 0.060ns (46.519%)  route 0.069ns (53.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X67Y80         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/Q
                         net (fo=23, routed)          0.055     0.106    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_address0[0][2]
    SLICE_X67Y81         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     0.127 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_address0[0]_INST_0/O
                         net (fo=0)                   0.014     0.141    LARc_address0[0]
                                                                      r  LARc_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/idx_fu_74_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_address1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.132ns  (logic 0.098ns (74.190%)  route 0.034ns (25.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X66Y82         FDRE                                         r  bd_0_i/hls_inst/inst/idx_fu_74_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/idx_fu_74_reg[1]/Q
                         net (fo=4, routed)           0.034     0.085    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_address1[2][0]
    SLICE_X66Y82         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.059     0.144 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_address1[1]_INST_0/O
                         net (fo=0)                   0.000     0.144    LARc_address1[1]
                                                                      r  LARc_address1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.134ns  (logic 0.061ns (45.440%)  route 0.073ns (54.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X70Y84         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y84         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=21, routed)          0.073     0.124    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_address0[0][3]
    SLICE_X70Y84         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.022     0.146 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_308/LARc_ce0_INST_0/O
                         net (fo=0)                   0.000     0.146    LARc_ce0
                                                                      r  LARc_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/idx_fu_74_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_address1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.135ns  (logic 0.063ns (46.560%)  route 0.072ns (53.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X66Y82         FDRE                                         r  bd_0_i/hls_inst/inst/idx_fu_74_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  bd_0_i/hls_inst/inst/idx_fu_74_reg[2]/Q
                         net (fo=3, routed)           0.072     0.125    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_address1[2][1]
    SLICE_X66Y82         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.022     0.147 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_address1[2]_INST_0/O
                         net (fo=0)                   0.000     0.147    LARc_address1[2]
                                                                      r  LARc_address1[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           907 Endpoints
Min Delay           907 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LARc_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_18_reg_1529_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.520ns  (logic 2.202ns (62.559%)  route 1.318ns (37.441%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q0[15] (IN)
                         net (fo=23, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/A[17]
    DSP48E2_X10Y26       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[17]_A2_DATA[17])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_A_B_DATA_INST/A2_DATA[17]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_A_B_DATA.A2_DATA<17>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[17]_A2A1[17])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_PREADD_DATA_INST/A2A1[17]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_PREADD_DATA.A2A1<17>
    DSP48E2_X10Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[17]_U[18])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_MULTIPLIER.U<18>
    DSP48E2_X10Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[18]_U_DATA[18])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_M_DATA.U_DATA<18>
    DSP48E2_X10Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[18]_ALU_OUT[18])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_ALU.ALU_OUT<18>
    DSP48E2_X10Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_OUTPUT_INST/P[18]
                         net (fo=2, routed)           0.172     1.686    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/sext_ln39_16_fu_1239_p1[3]
    SLICE_X76Y82         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     1.834 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_4/O
                         net (fo=4, routed)           0.332     2.166    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_4_n_12
    SLICE_X75Y83         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.299 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_3/O
                         net (fo=5, routed)           0.179     2.478    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_3_n_12
    SLICE_X76Y84         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.578 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/icmp_ln40_17_fu_1249_p2_carry_i_3/O
                         net (fo=1, routed)           0.013     2.591    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88_n_21
    SLICE_X76Y84         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[1])
                                                      0.109     2.700 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_17_fu_1249_p2_carry/CO[1]
                         net (fo=10, routed)          0.201     2.901    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/CO[0]
    SLICE_X76Y82         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.051     2.952 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[5]_i_2/O
                         net (fo=5, routed)           0.152     3.104    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[5]_i_2_n_12
    SLICE_X76Y83         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     3.141 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/icmp_ln40_18_reg_1529[0]_i_3/O
                         net (fo=1, routed)           0.239     3.380    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/icmp_ln40_18_reg_1529[0]_i_3_n_12
    SLICE_X76Y83         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.110     3.490 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/icmp_ln40_18_reg_1529[0]_i_1/O
                         net (fo=1, routed)           0.030     3.520    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88_n_19
    SLICE_X76Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_18_reg_1529_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X76Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_18_reg_1529_reg[0]/C

Slack:                    inf
  Source:                 LARc_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.513ns  (logic 2.328ns (66.269%)  route 1.185ns (33.731%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q0[15] (IN)
                         net (fo=23, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/A[17]
    DSP48E2_X10Y26       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[17]_A2_DATA[17])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_A_B_DATA_INST/A2_DATA[17]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_A_B_DATA.A2_DATA<17>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[17]_A2A1[17])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_PREADD_DATA_INST/A2A1[17]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_PREADD_DATA.A2A1<17>
    DSP48E2_X10Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[17]_U[18])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_MULTIPLIER.U<18>
    DSP48E2_X10Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[18]_U_DATA[18])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_M_DATA.U_DATA<18>
    DSP48E2_X10Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[18]_ALU_OUT[18])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_ALU.ALU_OUT<18>
    DSP48E2_X10Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_OUTPUT_INST/P[18]
                         net (fo=2, routed)           0.172     1.686    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/sext_ln39_16_fu_1239_p1[3]
    SLICE_X76Y82         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     1.834 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_4/O
                         net (fo=4, routed)           0.332     2.166    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_4_n_12
    SLICE_X75Y83         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.299 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_3/O
                         net (fo=5, routed)           0.179     2.478    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_3_n_12
    SLICE_X76Y84         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.578 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/icmp_ln40_17_fu_1249_p2_carry_i_3/O
                         net (fo=1, routed)           0.013     2.591    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88_n_21
    SLICE_X76Y84         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[1])
                                                      0.109     2.700 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_17_fu_1249_p2_carry/CO[1]
                         net (fo=10, routed)          0.201     2.901    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/CO[0]
    SLICE_X76Y82         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.051     2.952 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[5]_i_2/O
                         net (fo=5, routed)           0.158     3.110    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[5]_i_2_n_12
    SLICE_X76Y83         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     3.233 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_2/O
                         net (fo=1, routed)           0.071     3.304    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_2_n_12
    SLICE_X76Y83         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     3.454 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_1/O
                         net (fo=1, routed)           0.059     3.513    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/sum_15_fu_1271_p2[15]
    SLICE_X76Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X76Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[6]/C

Slack:                    inf
  Source:                 LARc_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.304ns  (logic 2.191ns (66.320%)  route 1.113ns (33.680%))
  Logic Levels:           12  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q0[15] (IN)
                         net (fo=23, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/A[17]
    DSP48E2_X10Y26       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[17]_A2_DATA[17])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_A_B_DATA_INST/A2_DATA[17]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_A_B_DATA.A2_DATA<17>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[17]_A2A1[17])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_PREADD_DATA_INST/A2A1[17]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_PREADD_DATA.A2A1<17>
    DSP48E2_X10Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[17]_U[18])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_MULTIPLIER.U<18>
    DSP48E2_X10Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[18]_U_DATA[18])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_M_DATA.U_DATA<18>
    DSP48E2_X10Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[18]_ALU_OUT[18])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_ALU.ALU_OUT<18>
    DSP48E2_X10Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_OUTPUT_INST/P[18]
                         net (fo=2, routed)           0.172     1.686    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/sext_ln39_16_fu_1239_p1[3]
    SLICE_X76Y82         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     1.834 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_4/O
                         net (fo=4, routed)           0.332     2.166    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_4_n_12
    SLICE_X75Y83         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.299 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_3/O
                         net (fo=5, routed)           0.179     2.478    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_3_n_12
    SLICE_X76Y84         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.578 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/icmp_ln40_17_fu_1249_p2_carry_i_3/O
                         net (fo=1, routed)           0.013     2.591    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88_n_21
    SLICE_X76Y84         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[1])
                                                      0.109     2.700 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_17_fu_1249_p2_carry/CO[1]
                         net (fo=10, routed)          0.201     2.901    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/CO[0]
    SLICE_X76Y82         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.051     2.952 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[5]_i_2/O
                         net (fo=5, routed)           0.200     3.152    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[5]_i_2_n_12
    SLICE_X75Y83         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     3.288 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[3]_i_1/O
                         net (fo=1, routed)           0.016     3.304    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/p_0_in[3]
    SLICE_X75Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X75Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[3]/C

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_16_reg_1519_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.266ns  (logic 2.142ns (65.578%)  route 1.124ns (34.422%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[15] (IN)
                         net (fo=87, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_product/A[19]
    DSP48E2_X10Y25       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[19]_A2_DATA[19])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_product/DSP_A_B_DATA_INST/A2_DATA[19]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_product/DSP_A_B_DATA.A2_DATA<19>
    DSP48E2_X10Y25       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[19]_A2A1[19])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_product/DSP_PREADD_DATA_INST/A2A1[19]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_product/DSP_PREADD_DATA.A2A1<19>
    DSP48E2_X10Y25       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[19]_U[20])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_product/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_product/DSP_MULTIPLIER.U<20>
    DSP48E2_X10Y25       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_product/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_product/DSP_M_DATA.U_DATA<20>
    DSP48E2_X10Y25       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_product/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_product/DSP_ALU.ALU_OUT<20>
    DSP48E2_X10Y25       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_product/DSP_OUTPUT_INST/P[20]
                         net (fo=1, routed)           0.268     1.782    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/sext_ln39_14_fu_1155_p1[5]
    SLICE_X76Y77         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     1.907 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_6_reg_1524[2]_i_3/O
                         net (fo=1, routed)           0.042     1.949    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_6_reg_1524[2]_i_3_n_12
    SLICE_X76Y77         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     1.986 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_6_reg_1524[2]_i_2/O
                         net (fo=6, routed)           0.099     2.085    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_6_reg_1524[2]_i_2_n_12
    SLICE_X76Y78         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     2.186 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/icmp_ln40_15_fu_1165_p2_carry_i_4/O
                         net (fo=4, routed)           0.102     2.288    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/icmp_ln40_15_fu_1165_p2_carry_i_4_n_12
    SLICE_X76Y78         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     2.341 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/icmp_ln40_15_fu_1165_p2_carry_i_3/O
                         net (fo=1, routed)           0.013     2.354    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87_n_21
    SLICE_X76Y78         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[1])
                                                      0.109     2.463 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_15_fu_1165_p2_carry/CO[1]
                         net (fo=9, routed)           0.195     2.657    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/CO[0]
    SLICE_X76Y79         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     2.710 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_6_reg_1524[5]_i_2/O
                         net (fo=4, routed)           0.095     2.805    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_6_reg_1524[5]_i_2_n_12
    SLICE_X76Y80         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     2.856 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_6_reg_1524[6]_i_2/O
                         net (fo=2, routed)           0.239     3.095    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_6_reg_1524[6]_i_2_n_12
    SLICE_X76Y80         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     3.194 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/icmp_ln40_16_reg_1519[0]_i_1/O
                         net (fo=1, routed)           0.072     3.266    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87_n_19
    SLICE_X76Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_16_reg_1519_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X76Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_16_reg_1519_reg[0]/C

Slack:                    inf
  Source:                 LARc_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.263ns  (logic 2.196ns (67.307%)  route 1.067ns (32.693%))
  Logic Levels:           12  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q0[15] (IN)
                         net (fo=23, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/A[17]
    DSP48E2_X10Y26       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[17]_A2_DATA[17])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_A_B_DATA_INST/A2_DATA[17]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_A_B_DATA.A2_DATA<17>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[17]_A2A1[17])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_PREADD_DATA_INST/A2A1[17]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_PREADD_DATA.A2A1<17>
    DSP48E2_X10Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[17]_U[18])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_MULTIPLIER.U<18>
    DSP48E2_X10Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[18]_U_DATA[18])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_M_DATA.U_DATA<18>
    DSP48E2_X10Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[18]_ALU_OUT[18])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_ALU.ALU_OUT<18>
    DSP48E2_X10Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_OUTPUT_INST/P[18]
                         net (fo=2, routed)           0.172     1.686    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/sext_ln39_16_fu_1239_p1[3]
    SLICE_X76Y82         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     1.834 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_4/O
                         net (fo=4, routed)           0.332     2.166    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_4_n_12
    SLICE_X75Y83         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.299 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_3/O
                         net (fo=5, routed)           0.179     2.478    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_3_n_12
    SLICE_X76Y84         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.578 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/icmp_ln40_17_fu_1249_p2_carry_i_3/O
                         net (fo=1, routed)           0.013     2.591    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88_n_21
    SLICE_X76Y84         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[1])
                                                      0.109     2.700 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_17_fu_1249_p2_carry/CO[1]
                         net (fo=10, routed)          0.201     2.901    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/CO[0]
    SLICE_X76Y82         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.051     2.952 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[5]_i_2/O
                         net (fo=5, routed)           0.152     3.104    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[5]_i_2_n_12
    SLICE_X75Y83         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     3.245 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[4]_i_1/O
                         net (fo=1, routed)           0.018     3.263    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/p_0_in[4]
    SLICE_X75Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X75Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[4]/C

Slack:                    inf
  Source:                 LARc_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.256ns  (logic 2.145ns (65.881%)  route 1.111ns (34.119%))
  Logic Levels:           12  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q0[15] (IN)
                         net (fo=23, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/A[17]
    DSP48E2_X10Y26       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[17]_A2_DATA[17])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_A_B_DATA_INST/A2_DATA[17]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_A_B_DATA.A2_DATA<17>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[17]_A2A1[17])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_PREADD_DATA_INST/A2A1[17]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_PREADD_DATA.A2A1<17>
    DSP48E2_X10Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[17]_U[18])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_MULTIPLIER.U<18>
    DSP48E2_X10Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[18]_U_DATA[18])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_M_DATA.U_DATA<18>
    DSP48E2_X10Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[18]_ALU_OUT[18])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_ALU.ALU_OUT<18>
    DSP48E2_X10Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_OUTPUT_INST/P[18]
                         net (fo=2, routed)           0.172     1.686    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/sext_ln39_16_fu_1239_p1[3]
    SLICE_X76Y82         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     1.834 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_4/O
                         net (fo=4, routed)           0.332     2.166    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_4_n_12
    SLICE_X75Y83         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.299 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_3/O
                         net (fo=5, routed)           0.179     2.478    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_3_n_12
    SLICE_X76Y84         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.578 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/icmp_ln40_17_fu_1249_p2_carry_i_3/O
                         net (fo=1, routed)           0.013     2.591    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88_n_21
    SLICE_X76Y84         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[1])
                                                      0.109     2.700 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_17_fu_1249_p2_carry/CO[1]
                         net (fo=10, routed)          0.201     2.901    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/CO[0]
    SLICE_X76Y82         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.051     2.952 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[5]_i_2/O
                         net (fo=5, routed)           0.156     3.108    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[5]_i_2_n_12
    SLICE_X76Y83         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     3.198 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[5]_i_1/O
                         net (fo=1, routed)           0.058     3.256    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/p_0_in[5]
    SLICE_X76Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X76Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[5]/C

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.235ns  (logic 2.153ns (66.546%)  route 1.082ns (33.454%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[15] (IN)
                         net (fo=87, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_product/A[19]
    DSP48E2_X10Y25       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[19]_A2_DATA[19])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_product/DSP_A_B_DATA_INST/A2_DATA[19]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_product/DSP_A_B_DATA.A2_DATA<19>
    DSP48E2_X10Y25       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[19]_A2A1[19])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_product/DSP_PREADD_DATA_INST/A2A1[19]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_product/DSP_PREADD_DATA.A2A1<19>
    DSP48E2_X10Y25       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[19]_U[20])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_product/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_product/DSP_MULTIPLIER.U<20>
    DSP48E2_X10Y25       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_product/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_product/DSP_M_DATA.U_DATA<20>
    DSP48E2_X10Y25       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_product/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_product/DSP_ALU.ALU_OUT<20>
    DSP48E2_X10Y25       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_product/DSP_OUTPUT_INST/P[20]
                         net (fo=1, routed)           0.268     1.782    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/sext_ln39_14_fu_1155_p1[5]
    SLICE_X76Y77         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     1.907 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_6_reg_1524[2]_i_3/O
                         net (fo=1, routed)           0.042     1.949    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_6_reg_1524[2]_i_3_n_12
    SLICE_X76Y77         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     1.986 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_6_reg_1524[2]_i_2/O
                         net (fo=6, routed)           0.099     2.085    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_6_reg_1524[2]_i_2_n_12
    SLICE_X76Y78         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     2.186 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/icmp_ln40_15_fu_1165_p2_carry_i_4/O
                         net (fo=4, routed)           0.102     2.288    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/icmp_ln40_15_fu_1165_p2_carry_i_4_n_12
    SLICE_X76Y78         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     2.341 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/icmp_ln40_15_fu_1165_p2_carry_i_3/O
                         net (fo=1, routed)           0.013     2.354    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87_n_21
    SLICE_X76Y78         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[1])
                                                      0.109     2.463 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_15_fu_1165_p2_carry/CO[1]
                         net (fo=9, routed)           0.195     2.657    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/CO[0]
    SLICE_X76Y79         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     2.710 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_6_reg_1524[5]_i_2/O
                         net (fo=4, routed)           0.095     2.805    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_6_reg_1524[5]_i_2_n_12
    SLICE_X76Y80         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     2.856 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_6_reg_1524[6]_i_2/O
                         net (fo=2, routed)           0.239     3.095    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_6_reg_1524[6]_i_2_n_12
    SLICE_X76Y80         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     3.205 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U87/tmp_6_reg_1524[6]_i_1/O
                         net (fo=1, routed)           0.030     3.235    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/sum_13_fu_1187_p2[15]
    SLICE_X76Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X76Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[6]/C

Slack:                    inf
  Source:                 LARc_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.068ns  (logic 2.105ns (68.610%)  route 0.963ns (31.390%))
  Logic Levels:           11  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q0[15] (IN)
                         net (fo=23, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/A[17]
    DSP48E2_X10Y26       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[17]_A2_DATA[17])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_A_B_DATA_INST/A2_DATA[17]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_A_B_DATA.A2_DATA<17>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[17]_A2A1[17])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_PREADD_DATA_INST/A2A1[17]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_PREADD_DATA.A2A1<17>
    DSP48E2_X10Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[17]_U[18])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_MULTIPLIER.U<18>
    DSP48E2_X10Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[18]_U_DATA[18])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_M_DATA.U_DATA<18>
    DSP48E2_X10Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[18]_ALU_OUT[18])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_ALU.ALU_OUT<18>
    DSP48E2_X10Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_OUTPUT_INST/P[18]
                         net (fo=2, routed)           0.172     1.686    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/sext_ln39_16_fu_1239_p1[3]
    SLICE_X76Y82         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     1.834 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_4/O
                         net (fo=4, routed)           0.332     2.166    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_4_n_12
    SLICE_X75Y83         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.299 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_3/O
                         net (fo=5, routed)           0.179     2.478    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_3_n_12
    SLICE_X76Y84         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.578 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/icmp_ln40_17_fu_1249_p2_carry_i_3/O
                         net (fo=1, routed)           0.013     2.591    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88_n_21
    SLICE_X76Y84         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[1])
                                                      0.109     2.700 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_17_fu_1249_p2_carry/CO[1]
                         net (fo=10, routed)          0.209     2.909    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/CO[0]
    SLICE_X76Y82         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.010 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[0]_i_1/O
                         net (fo=1, routed)           0.058     3.068    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/p_0_in[0]
    SLICE_X76Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X76Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[0]/C

Slack:                    inf
  Source:                 LARc_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.064ns  (logic 2.104ns (68.667%)  route 0.960ns (31.333%))
  Logic Levels:           11  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q0[15] (IN)
                         net (fo=23, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/A[17]
    DSP48E2_X10Y26       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[17]_A2_DATA[17])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_A_B_DATA_INST/A2_DATA[17]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_A_B_DATA.A2_DATA<17>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[17]_A2A1[17])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_PREADD_DATA_INST/A2A1[17]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_PREADD_DATA.A2A1<17>
    DSP48E2_X10Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[17]_U[18])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_MULTIPLIER.U<18>
    DSP48E2_X10Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[18]_U_DATA[18])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_M_DATA.U_DATA<18>
    DSP48E2_X10Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[18]_ALU_OUT[18])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_ALU.ALU_OUT<18>
    DSP48E2_X10Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_OUTPUT_INST/P[18]
                         net (fo=2, routed)           0.172     1.686    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/sext_ln39_16_fu_1239_p1[3]
    SLICE_X76Y82         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     1.834 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_4/O
                         net (fo=4, routed)           0.332     2.166    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_4_n_12
    SLICE_X75Y83         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.299 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_3/O
                         net (fo=5, routed)           0.179     2.478    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_3_n_12
    SLICE_X76Y84         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.578 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/icmp_ln40_17_fu_1249_p2_carry_i_3/O
                         net (fo=1, routed)           0.013     2.591    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88_n_21
    SLICE_X76Y84         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[1])
                                                      0.109     2.700 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_17_fu_1249_p2_carry/CO[1]
                         net (fo=10, routed)          0.205     2.905    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/CO[0]
    SLICE_X76Y82         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     3.005 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[2]_i_1/O
                         net (fo=1, routed)           0.059     3.064    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/p_0_in[2]
    SLICE_X76Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X76Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[2]/C

Slack:                    inf
  Source:                 LARc_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.036ns  (logic 2.113ns (69.597%)  route 0.923ns (30.403%))
  Logic Levels:           11  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q0[15] (IN)
                         net (fo=23, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/A[17]
    DSP48E2_X10Y26       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[17]_A2_DATA[17])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_A_B_DATA_INST/A2_DATA[17]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_A_B_DATA.A2_DATA<17>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[17]_A2A1[17])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_PREADD_DATA_INST/A2A1[17]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_PREADD_DATA.A2A1<17>
    DSP48E2_X10Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[17]_U[18])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_MULTIPLIER.U<18>
    DSP48E2_X10Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[18]_U_DATA[18])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_M_DATA.U_DATA<18>
    DSP48E2_X10Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[18]_ALU_OUT[18])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_ALU.ALU_OUT<18>
    DSP48E2_X10Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_product/DSP_OUTPUT_INST/P[18]
                         net (fo=2, routed)           0.172     1.686    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/sext_ln39_16_fu_1239_p1[3]
    SLICE_X76Y82         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     1.834 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_4/O
                         net (fo=4, routed)           0.332     2.166    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_4_n_12
    SLICE_X75Y83         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.299 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_3/O
                         net (fo=5, routed)           0.179     2.478    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[6]_i_3_n_12
    SLICE_X76Y84         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.578 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/icmp_ln40_17_fu_1249_p2_carry_i_3/O
                         net (fo=1, routed)           0.013     2.591    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88_n_21
    SLICE_X76Y84         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[1])
                                                      0.109     2.700 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_17_fu_1249_p2_carry/CO[1]
                         net (fo=10, routed)          0.209     2.909    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/CO[0]
    SLICE_X76Y82         LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.109     3.018 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U88/tmp_7_reg_1534[1]_i_1/O
                         net (fo=1, routed)           0.018     3.036    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/p_0_in[1]
    SLICE_X76Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X76Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 indata_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[0] (IN)
                         net (fo=33, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[0]
    SLICE_X71Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X71Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[0]/C

Slack:                    inf
  Source:                 indata_q0[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[10] (IN)
                         net (fo=25, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[10]
    SLICE_X71Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X71Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[10]/C

Slack:                    inf
  Source:                 indata_q0[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[12] (IN)
                         net (fo=28, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[12]
    SLICE_X71Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X71Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[12]/C

Slack:                    inf
  Source:                 indata_q0[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[13] (IN)
                         net (fo=27, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[13]
    SLICE_X71Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X71Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[13]/C

Slack:                    inf
  Source:                 indata_q0[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[14] (IN)
                         net (fo=26, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[14]
    SLICE_X71Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X71Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[14]/C

Slack:                    inf
  Source:                 indata_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[1] (IN)
                         net (fo=30, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[1]
    SLICE_X71Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X71Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[1]/C

Slack:                    inf
  Source:                 indata_q0[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[2] (IN)
                         net (fo=28, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[2]
    SLICE_X71Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X71Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[2]/C

Slack:                    inf
  Source:                 indata_q0[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[3] (IN)
                         net (fo=26, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[3]
    SLICE_X71Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X71Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[3]/C

Slack:                    inf
  Source:                 indata_q0[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[4] (IN)
                         net (fo=30, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[4]
    SLICE_X71Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X71Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[4]/C

Slack:                    inf
  Source:                 indata_q0[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[6] (IN)
                         net (fo=26, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[6]
    SLICE_X71Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X71Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1207_reg[6]/C





