# system info system_design on 2022.09.02.11:03:00
system_info:
name,value
DEVICE,10CX220YF780E5G
DEVICE_FAMILY,Cyclone 10 GX
GENERATION_ID,0
#
#
# Files generated for system_design on 2022.09.02.11:03:00
files:
filepath,kind,attributes,module,is_top
sim/system_design.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,system_design,true
altera_mm_interconnect_1920/sim/system_design_altera_mm_interconnect_1920_schtjcy.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,system_design_altera_mm_interconnect_1920_schtjcy,false
altera_mm_interconnect_1920/sim/system_design_altera_mm_interconnect_1920_mk2km6i.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,system_design_altera_mm_interconnect_1920_mk2km6i,false
altera_mm_interconnect_1920/sim/system_design_altera_mm_interconnect_1920_ijvwamq.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,system_design_altera_mm_interconnect_1920_ijvwamq,false
altera_mm_interconnect_1920/sim/system_design_altera_mm_interconnect_1920_3keutaa.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,system_design_altera_mm_interconnect_1920_3keutaa,false
altera_reset_controller_1921/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1921/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1921/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_master_translator_191/sim/system_design_altera_merlin_master_translator_191_g7h47bq.sv,SYSTEM_VERILOG,,system_design_altera_merlin_master_translator_191_g7h47bq,false
altera_merlin_slave_translator_191/sim/system_design_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,system_design_altera_merlin_slave_translator_191_x56fcki,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
system_design.clock_50_out,clock_50_out
system_design.init_mac,init_mac
system_design.mem_1,mem_1
system_design.mem_2,mem_0
system_design.mem_rcv_1,mem_3
system_design.mem_rcv_2,mem_rcv_0
system_design.pll,pll
system_design.receive_packet_1,receive_packet_1
system_design.receive_packet_2,receive_packet_0
system_design.reset_main,reset_main
system_design.reset_mod,reset_mod
system_design.send_packet_1,send_packet_1
system_design.send_packet_2,send_packet_1
system_design.tse,tse
system_design.xcvr_pll,xcvr_pll
system_design.mm_interconnect_1,system_design_altera_mm_interconnect_1920_schtjcy
system_design.mm_interconnect_1.send_packet_1_avalon_master_translator,system_design_altera_merlin_master_translator_191_g7h47bq
system_design.mm_interconnect_1.mem_1_s1_translator,system_design_altera_merlin_slave_translator_191_x56fcki
system_design.mm_interconnect_2,system_design_altera_mm_interconnect_1920_mk2km6i
system_design.mm_interconnect_2.send_packet_2_avalon_master_translator,system_design_altera_merlin_master_translator_191_g7h47bq
system_design.mm_interconnect_2.mem_2_s1_translator,system_design_altera_merlin_slave_translator_191_x56fcki
system_design.mm_interconnect_3,system_design_altera_mm_interconnect_1920_ijvwamq
system_design.mm_interconnect_3.receive_packet_1_avalon_master_translator,system_design_altera_merlin_master_translator_191_g7h47bq
system_design.mm_interconnect_3.mem_rcv_1_s1_translator,system_design_altera_merlin_slave_translator_191_x56fcki
system_design.mm_interconnect_4,system_design_altera_mm_interconnect_1920_3keutaa
system_design.mm_interconnect_4.receive_packet_2_avalon_master_translator,system_design_altera_merlin_master_translator_191_g7h47bq
system_design.mm_interconnect_4.mem_rcv_2_s1_translator,system_design_altera_merlin_slave_translator_191_x56fcki
system_design.rst_controller,altera_reset_controller
system_design.rst_controller_001,altera_reset_controller
system_design.rst_controller_002,altera_reset_controller
system_design.rst_controller_003,altera_reset_controller
system_design.rst_controller_004,altera_reset_controller
