Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Dec 10 21:12:10 2025
| Host         : zhaowenheng running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_key_led_timing_summary_routed.rpt -pb top_key_led_timing_summary_routed.pb -rpx top_key_led_timing_summary_routed.rpx -warn_on_violation
| Design       : top_key_led
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.231        0.000                      0                   42        0.175        0.000                      0                   42        9.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        16.231        0.000                      0                   42        0.175        0.000                      0                   42        9.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       16.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.231ns  (required time - arrival time)
  Source:                 u_debounce/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_debounce/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.964ns (25.785%)  route 2.775ns (74.215%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.740     5.447    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  u_debounce/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.419     5.866 f  u_debounce/cnt_reg[9]/Q
                         net (fo=3, routed)           0.833     6.699    u_debounce/cnt[9]
    SLICE_X42Y61         LUT4 (Prop_lut4_I0_O)        0.297     6.996 f  u_debounce/cnt[19]_i_10/O
                         net (fo=2, routed)           0.939     7.936    u_debounce/cnt[19]_i_10_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.060 f  u_debounce/cnt[15]_i_2/O
                         net (fo=12, routed)          1.002     9.062    u_debounce/cnt[15]_i_2_n_0
    SLICE_X41Y59         LUT2 (Prop_lut2_I1_O)        0.124     9.186 r  u_debounce/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     9.186    u_debounce/p_1_in[1]
    SLICE_X41Y59         FDCE                                         r  u_debounce/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564    24.994    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  u_debounce/cnt_reg[1]/C
                         clock pessimism              0.429    25.423    
                         clock uncertainty           -0.035    25.388    
    SLICE_X41Y59         FDCE (Setup_fdce_C_D)        0.029    25.417    u_debounce/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.417    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                 16.231    

Slack (MET) :             16.249ns  (required time - arrival time)
  Source:                 u_debounce/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_debounce/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.992ns (26.337%)  route 2.775ns (73.663%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.740     5.447    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  u_debounce/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.419     5.866 f  u_debounce/cnt_reg[9]/Q
                         net (fo=3, routed)           0.833     6.699    u_debounce/cnt[9]
    SLICE_X42Y61         LUT4 (Prop_lut4_I0_O)        0.297     6.996 f  u_debounce/cnt[19]_i_10/O
                         net (fo=2, routed)           0.939     7.936    u_debounce/cnt[19]_i_10_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.060 f  u_debounce/cnt[15]_i_2/O
                         net (fo=12, routed)          1.002     9.062    u_debounce/cnt[15]_i_2_n_0
    SLICE_X41Y59         LUT2 (Prop_lut2_I1_O)        0.152     9.214 r  u_debounce/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     9.214    u_debounce/p_1_in[3]
    SLICE_X41Y59         FDCE                                         r  u_debounce/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564    24.994    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  u_debounce/cnt_reg[3]/C
                         clock pessimism              0.429    25.423    
                         clock uncertainty           -0.035    25.388    
    SLICE_X41Y59         FDCE (Setup_fdce_C_D)        0.075    25.463    u_debounce/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         25.463    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                 16.249    

Slack (MET) :             16.321ns  (required time - arrival time)
  Source:                 u_debounce/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_debounce/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.828ns (22.530%)  route 2.847ns (77.470%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 24.993 - 20.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.740     5.447    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  u_debounce/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.456     5.903 r  u_debounce/cnt_reg[10]/Q
                         net (fo=2, routed)           0.859     6.762    u_debounce/cnt[10]
    SLICE_X41Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.886 f  u_debounce/cnt[19]_i_4/O
                         net (fo=4, routed)           0.836     7.722    u_debounce/cnt[19]_i_4_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.846 f  u_debounce/cnt[19]_i_9/O
                         net (fo=10, routed)          1.152     8.998    u_debounce/cnt[19]_i_9_n_0
    SLICE_X41Y61         LUT3 (Prop_lut3_I2_O)        0.124     9.122 r  u_debounce/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     9.122    u_debounce/p_1_in[16]
    SLICE_X41Y61         FDCE                                         r  u_debounce/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.563    24.993    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  u_debounce/cnt_reg[16]/C
                         clock pessimism              0.454    25.447    
                         clock uncertainty           -0.035    25.412    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)        0.031    25.443    u_debounce/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         25.443    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                 16.321    

Slack (MET) :             16.335ns  (required time - arrival time)
  Source:                 u_debounce/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_debounce/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.858ns (23.158%)  route 2.847ns (76.842%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 24.993 - 20.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.740     5.447    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  u_debounce/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.456     5.903 r  u_debounce/cnt_reg[10]/Q
                         net (fo=2, routed)           0.859     6.762    u_debounce/cnt[10]
    SLICE_X41Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.886 f  u_debounce/cnt[19]_i_4/O
                         net (fo=4, routed)           0.836     7.722    u_debounce/cnt[19]_i_4_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.846 f  u_debounce/cnt[19]_i_9/O
                         net (fo=10, routed)          1.152     8.998    u_debounce/cnt[19]_i_9_n_0
    SLICE_X41Y61         LUT3 (Prop_lut3_I2_O)        0.154     9.152 r  u_debounce/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     9.152    u_debounce/p_1_in[9]
    SLICE_X41Y61         FDCE                                         r  u_debounce/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.563    24.993    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  u_debounce/cnt_reg[9]/C
                         clock pessimism              0.454    25.447    
                         clock uncertainty           -0.035    25.412    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)        0.075    25.487    u_debounce/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         25.487    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                 16.335    

Slack (MET) :             16.383ns  (required time - arrival time)
  Source:                 u_debounce/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_debounce/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.964ns (26.864%)  route 2.624ns (73.136%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.740     5.447    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  u_debounce/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.419     5.866 f  u_debounce/cnt_reg[9]/Q
                         net (fo=3, routed)           0.833     6.699    u_debounce/cnt[9]
    SLICE_X42Y61         LUT4 (Prop_lut4_I0_O)        0.297     6.996 f  u_debounce/cnt[19]_i_10/O
                         net (fo=2, routed)           0.939     7.936    u_debounce/cnt[19]_i_10_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.060 f  u_debounce/cnt[15]_i_2/O
                         net (fo=12, routed)          0.852     8.912    u_debounce/cnt[15]_i_2_n_0
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.124     9.036 r  u_debounce/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     9.036    u_debounce/p_1_in[5]
    SLICE_X41Y60         FDCE                                         r  u_debounce/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564    24.994    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y60         FDCE                                         r  u_debounce/cnt_reg[5]/C
                         clock pessimism              0.429    25.423    
                         clock uncertainty           -0.035    25.388    
    SLICE_X41Y60         FDCE (Setup_fdce_C_D)        0.031    25.419    u_debounce/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         25.419    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 16.383    

Slack (MET) :             16.399ns  (required time - arrival time)
  Source:                 u_debounce/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_debounce/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.992ns (27.430%)  route 2.624ns (72.570%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.740     5.447    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  u_debounce/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.419     5.866 f  u_debounce/cnt_reg[9]/Q
                         net (fo=3, routed)           0.833     6.699    u_debounce/cnt[9]
    SLICE_X42Y61         LUT4 (Prop_lut4_I0_O)        0.297     6.996 f  u_debounce/cnt[19]_i_10/O
                         net (fo=2, routed)           0.939     7.936    u_debounce/cnt[19]_i_10_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.060 f  u_debounce/cnt[15]_i_2/O
                         net (fo=12, routed)          0.852     8.912    u_debounce/cnt[15]_i_2_n_0
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.152     9.064 r  u_debounce/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     9.064    u_debounce/p_1_in[7]
    SLICE_X41Y60         FDCE                                         r  u_debounce/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564    24.994    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y60         FDCE                                         r  u_debounce/cnt_reg[7]/C
                         clock pessimism              0.429    25.423    
                         clock uncertainty           -0.035    25.388    
    SLICE_X41Y60         FDCE (Setup_fdce_C_D)        0.075    25.463    u_debounce/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         25.463    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                 16.399    

Slack (MET) :             16.400ns  (required time - arrival time)
  Source:                 u_debounce/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_debounce/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.963ns (26.978%)  route 2.607ns (73.022%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 24.993 - 20.000 ) 
    Source Clock Delay      (SCD):    5.448ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.741     5.448    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y60         FDCE                                         r  u_debounce/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDCE (Prop_fdce_C_Q)         0.419     5.867 f  u_debounce/cnt_reg[7]/Q
                         net (fo=3, routed)           0.820     6.687    u_debounce/cnt[7]
    SLICE_X42Y61         LUT4 (Prop_lut4_I2_O)        0.296     6.983 f  u_debounce/cnt[19]_i_10/O
                         net (fo=2, routed)           0.939     7.922    u_debounce/cnt[19]_i_10_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.046 f  u_debounce/cnt[15]_i_2/O
                         net (fo=12, routed)          0.848     8.894    u_debounce/cnt[15]_i_2_n_0
    SLICE_X41Y61         LUT2 (Prop_lut2_I1_O)        0.124     9.018 r  u_debounce/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     9.018    u_debounce/p_1_in[11]
    SLICE_X41Y61         FDCE                                         r  u_debounce/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.563    24.993    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  u_debounce/cnt_reg[11]/C
                         clock pessimism              0.429    25.422    
                         clock uncertainty           -0.035    25.387    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)        0.031    25.418    u_debounce/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         25.418    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 16.400    

Slack (MET) :             16.400ns  (required time - arrival time)
  Source:                 u_debounce/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_debounce/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 0.963ns (26.993%)  route 2.605ns (73.007%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 24.993 - 20.000 ) 
    Source Clock Delay      (SCD):    5.448ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.741     5.448    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y60         FDCE                                         r  u_debounce/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDCE (Prop_fdce_C_Q)         0.419     5.867 f  u_debounce/cnt_reg[7]/Q
                         net (fo=3, routed)           0.820     6.687    u_debounce/cnt[7]
    SLICE_X42Y61         LUT4 (Prop_lut4_I2_O)        0.296     6.983 f  u_debounce/cnt[19]_i_10/O
                         net (fo=2, routed)           0.939     7.922    u_debounce/cnt[19]_i_10_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.046 f  u_debounce/cnt[15]_i_2/O
                         net (fo=12, routed)          0.846     8.892    u_debounce/cnt[15]_i_2_n_0
    SLICE_X41Y61         LUT2 (Prop_lut2_I1_O)        0.124     9.016 r  u_debounce/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     9.016    u_debounce/p_1_in[10]
    SLICE_X41Y61         FDCE                                         r  u_debounce/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.563    24.993    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  u_debounce/cnt_reg[10]/C
                         clock pessimism              0.429    25.422    
                         clock uncertainty           -0.035    25.387    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)        0.029    25.416    u_debounce/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         25.416    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                 16.400    

Slack (MET) :             16.416ns  (required time - arrival time)
  Source:                 u_debounce/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_debounce/cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.828ns (24.943%)  route 2.492ns (75.057%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.740     5.447    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  u_debounce/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.456     5.903 f  u_debounce/cnt_reg[10]/Q
                         net (fo=2, routed)           0.859     6.762    u_debounce/cnt[10]
    SLICE_X41Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.886 r  u_debounce/cnt[19]_i_4/O
                         net (fo=4, routed)           0.836     7.722    u_debounce/cnt[19]_i_4_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.846 r  u_debounce/cnt[19]_i_9/O
                         net (fo=10, routed)          0.286     8.132    u_debounce/cnt[19]_i_9_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.256 r  u_debounce/cnt[19]_i_1/O
                         net (fo=20, routed)          0.511     8.767    u_debounce/cnt[19]_i_1_n_0
    SLICE_X41Y59         FDCE                                         r  u_debounce/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564    24.994    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  u_debounce/cnt_reg[1]/C
                         clock pessimism              0.429    25.423    
                         clock uncertainty           -0.035    25.388    
    SLICE_X41Y59         FDCE (Setup_fdce_C_CE)      -0.205    25.183    u_debounce/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.183    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                 16.416    

Slack (MET) :             16.416ns  (required time - arrival time)
  Source:                 u_debounce/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_debounce/cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.828ns (24.943%)  route 2.492ns (75.057%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.740     5.447    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  u_debounce/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.456     5.903 f  u_debounce/cnt_reg[10]/Q
                         net (fo=2, routed)           0.859     6.762    u_debounce/cnt[10]
    SLICE_X41Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.886 r  u_debounce/cnt[19]_i_4/O
                         net (fo=4, routed)           0.836     7.722    u_debounce/cnt[19]_i_4_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.846 r  u_debounce/cnt[19]_i_9/O
                         net (fo=10, routed)          0.286     8.132    u_debounce/cnt[19]_i_9_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.256 r  u_debounce/cnt[19]_i_1/O
                         net (fo=20, routed)          0.511     8.767    u_debounce/cnt[19]_i_1_n_0
    SLICE_X41Y59         FDCE                                         r  u_debounce/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564    24.994    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  u_debounce/cnt_reg[2]/C
                         clock pessimism              0.429    25.423    
                         clock uncertainty           -0.035    25.388    
    SLICE_X41Y59         FDCE (Setup_fdce_C_CE)      -0.205    25.183    u_debounce/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         25.183    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                 16.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_debounce/key_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_out_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.787%)  route 0.147ns (44.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.586     1.536    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X39Y61         FDCE                                         r  u_debounce/key_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDCE (Prop_fdce_C_Q)         0.141     1.677 r  u_debounce/key_flag_reg/Q
                         net (fo=1, routed)           0.147     1.825    u_debounce/key_flag
    SLICE_X42Y61         LUT2 (Prop_lut2_I0_O)        0.045     1.870 r  u_debounce/led_out_i_1/O
                         net (fo=1, routed)           0.000     1.870    u_debounce_n_1
    SLICE_X42Y61         FDPE                                         r  led_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.858     2.056    sys_clk_IBUF_BUFG
    SLICE_X42Y61         FDPE                                         r  led_out_reg/C
                         clock pessimism             -0.482     1.574    
    SLICE_X42Y61         FDPE (Hold_fdpe_C_D)         0.120     1.694    led_out_reg
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_debounce/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_debounce/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.588     1.538    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y60         FDCE                                         r  u_debounce/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDCE (Prop_fdce_C_Q)         0.141     1.679 f  u_debounce/cnt_reg[0]/Q
                         net (fo=3, routed)           0.168     1.848    u_debounce/cnt[0]
    SLICE_X41Y60         LUT3 (Prop_lut3_I0_O)        0.045     1.893 r  u_debounce/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.893    u_debounce/p_1_in[0]
    SLICE_X41Y60         FDCE                                         r  u_debounce/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.858     2.056    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y60         FDCE                                         r  u_debounce/cnt_reg[0]/C
                         clock pessimism             -0.518     1.538    
    SLICE_X41Y60         FDCE (Hold_fdce_C_D)         0.091     1.629    u_debounce/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 u_debounce/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_debounce/key_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.272ns (48.067%)  route 0.294ns (51.933%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.588     1.538    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  u_debounce/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.128     1.666 f  u_debounce/cnt_reg[12]/Q
                         net (fo=2, routed)           0.155     1.821    u_debounce/cnt[12]
    SLICE_X41Y61         LUT4 (Prop_lut4_I3_O)        0.099     1.920 r  u_debounce/cnt[19]_i_4/O
                         net (fo=4, routed)           0.139     2.059    u_debounce/cnt[19]_i_4_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.045     2.104 r  u_debounce/key_flag_i_1/O
                         net (fo=1, routed)           0.000     2.104    u_debounce/key_flag_i_1_n_0
    SLICE_X39Y61         FDCE                                         r  u_debounce/key_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.856     2.054    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X39Y61         FDCE                                         r  u_debounce/key_flag_reg/C
                         clock pessimism             -0.482     1.572    
    SLICE_X39Y61         FDCE (Hold_fdce_C_D)         0.091     1.663    u_debounce/key_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 u_debounce/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_debounce/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.235ns (41.511%)  route 0.331ns (58.489%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.587     1.537    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  u_debounce/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDCE (Prop_fdce_C_Q)         0.141     1.678 r  u_debounce/cnt_reg[14]/Q
                         net (fo=4, routed)           0.145     1.823    u_debounce/cnt[14]
    SLICE_X39Y61         LUT6 (Prop_lut6_I3_O)        0.045     1.868 f  u_debounce/cnt[19]_i_9/O
                         net (fo=10, routed)          0.187     2.054    u_debounce/cnt[19]_i_9_n_0
    SLICE_X41Y62         LUT3 (Prop_lut3_I2_O)        0.049     2.103 r  u_debounce/cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     2.103    u_debounce/p_1_in[17]
    SLICE_X41Y62         FDCE                                         r  u_debounce/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.856     2.054    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  u_debounce/cnt_reg[17]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X41Y62         FDCE (Hold_fdce_C_D)         0.107     1.644    u_debounce/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 u_debounce/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_debounce/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.231ns (41.094%)  route 0.331ns (58.906%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.587     1.537    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  u_debounce/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDCE (Prop_fdce_C_Q)         0.141     1.678 r  u_debounce/cnt_reg[14]/Q
                         net (fo=4, routed)           0.145     1.823    u_debounce/cnt[14]
    SLICE_X39Y61         LUT6 (Prop_lut6_I3_O)        0.045     1.868 f  u_debounce/cnt[19]_i_9/O
                         net (fo=10, routed)          0.187     2.054    u_debounce/cnt[19]_i_9_n_0
    SLICE_X41Y62         LUT3 (Prop_lut3_I2_O)        0.045     2.099 r  u_debounce/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     2.099    u_debounce/p_1_in[14]
    SLICE_X41Y62         FDCE                                         r  u_debounce/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.856     2.054    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  u_debounce/cnt_reg[14]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X41Y62         FDCE (Hold_fdce_C_D)         0.092     1.629    u_debounce/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 u_debounce/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_debounce/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.360ns (60.972%)  route 0.230ns (39.028%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.588     1.538    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  u_debounce/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  u_debounce/cnt_reg[11]/Q
                         net (fo=2, routed)           0.069     1.749    u_debounce/cnt[11]
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  u_debounce/cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.161     2.021    u_debounce/cnt0[11]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.108     2.129 r  u_debounce/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     2.129    u_debounce/p_1_in[11]
    SLICE_X41Y61         FDCE                                         r  u_debounce/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.858     2.056    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  u_debounce/cnt_reg[11]/C
                         clock pessimism             -0.518     1.538    
    SLICE_X41Y61         FDCE (Hold_fdce_C_D)         0.092     1.630    u_debounce/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 u_debounce/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_debounce/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.234ns (36.943%)  route 0.399ns (63.057%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.587     1.537    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  u_debounce/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDCE (Prop_fdce_C_Q)         0.141     1.678 r  u_debounce/cnt_reg[14]/Q
                         net (fo=4, routed)           0.145     1.823    u_debounce/cnt[14]
    SLICE_X39Y61         LUT6 (Prop_lut6_I3_O)        0.045     1.868 f  u_debounce/cnt[19]_i_9/O
                         net (fo=10, routed)          0.255     2.123    u_debounce/cnt[19]_i_9_n_0
    SLICE_X41Y60         LUT3 (Prop_lut3_I2_O)        0.048     2.171 r  u_debounce/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.171    u_debounce/p_1_in[6]
    SLICE_X41Y60         FDCE                                         r  u_debounce/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.858     2.056    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y60         FDCE                                         r  u_debounce/cnt_reg[6]/C
                         clock pessimism             -0.502     1.554    
    SLICE_X41Y60         FDCE (Hold_fdce_C_D)         0.107     1.661    u_debounce/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 u_debounce/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_debounce/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.358ns (57.085%)  route 0.269ns (42.915%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.587     1.537    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  u_debounce/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDCE (Prop_fdce_C_Q)         0.141     1.678 r  u_debounce/cnt_reg[18]/Q
                         net (fo=2, routed)           0.125     1.803    u_debounce/cnt[18]
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.913 r  u_debounce/cnt0_carry__3/O[1]
                         net (fo=1, routed)           0.144     2.057    u_debounce/cnt0[18]
    SLICE_X41Y62         LUT3 (Prop_lut3_I1_O)        0.107     2.164 r  u_debounce/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.164    u_debounce/p_1_in[18]
    SLICE_X41Y62         FDCE                                         r  u_debounce/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.856     2.054    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  u_debounce/cnt_reg[18]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X41Y62         FDCE (Hold_fdce_C_D)         0.092     1.629    u_debounce/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 u_debounce/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_debounce/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.399ns (60.871%)  route 0.256ns (39.129%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.589     1.539    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  u_debounce/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  u_debounce/cnt_reg[1]/Q
                         net (fo=2, routed)           0.109     1.789    u_debounce/cnt[1]
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.940 r  u_debounce/cnt0_carry/O[1]
                         net (fo=1, routed)           0.147     2.088    u_debounce/cnt0[2]
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.107     2.195 r  u_debounce/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.195    u_debounce/p_1_in[2]
    SLICE_X41Y59         FDCE                                         r  u_debounce/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.859     2.057    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  u_debounce/cnt_reg[2]/C
                         clock pessimism             -0.518     1.539    
    SLICE_X41Y59         FDCE (Hold_fdce_C_D)         0.092     1.631    u_debounce/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 u_debounce/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_debounce/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.471ns (67.340%)  route 0.228ns (32.660%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.588     1.538    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  u_debounce/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  u_debounce/cnt_reg[11]/Q
                         net (fo=2, routed)           0.069     1.749    u_debounce/cnt[11]
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.909 r  u_debounce/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.909    u_debounce/cnt0_carry__1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.974 r  u_debounce/cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.159     2.133    u_debounce/cnt0[15]
    SLICE_X41Y62         LUT2 (Prop_lut2_I0_O)        0.105     2.238 r  u_debounce/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     2.238    u_debounce/p_1_in[15]
    SLICE_X41Y62         FDCE                                         r  u_debounce/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.856     2.054    u_debounce/sys_clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  u_debounce/cnt_reg[15]/C
                         clock pessimism             -0.502     1.552    
    SLICE_X41Y62         FDCE (Hold_fdce_C_D)         0.107     1.659    u_debounce/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.578    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X42Y61   led_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y60   u_debounce/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y61   u_debounce/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y61   u_debounce/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y61   u_debounce/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y62   u_debounce/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y62   u_debounce/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y62   u_debounce/cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y61   u_debounce/cnt_reg[16]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X42Y61   led_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y60   u_debounce/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y61   u_debounce/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y61   u_debounce/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y61   u_debounce/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y62   u_debounce/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y62   u_debounce/cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y62   u_debounce/cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y61   u_debounce/cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y62   u_debounce/cnt_reg[17]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X42Y61   led_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y60   u_debounce/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y61   u_debounce/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y61   u_debounce/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y61   u_debounce/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y62   u_debounce/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y62   u_debounce/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y62   u_debounce/cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y61   u_debounce/cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y62   u_debounce/cnt_reg[17]/C



