Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 20:15:12 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 353 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 140 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.170       -0.542                      6                 3040        0.155        0.000                      0                 3040        3.000        0.000                       0                  1321  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.170       -0.542                      6                 3040        0.155        0.000                      0                 3040        3.000        0.000                       0                  1321  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            6  Failing Endpoints,  Worst Slack       -0.170ns,  Total Violation       -0.542ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.170ns  (required time - arrival time)
  Source:                 fsm1/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite00/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.148ns  (logic 3.717ns (52.003%)  route 3.431ns (47.997%))
  Logic Levels:           15  (CARRY4=9 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.973     0.973    fsm1/clk
    SLICE_X41Y65         FDRE                                         r  fsm1/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[10]/Q
                         net (fo=3, routed)           0.806     2.235    fsm1/fsm1_out[10]
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.124     2.359 f  fsm1/v2_addr0[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.288     2.648    fsm1/v2_addr0[3]_INST_0_i_10_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.772 f  fsm1/v2_addr0[3]_INST_0_i_6/O
                         net (fo=2, routed)           0.521     3.292    fsm1/v2_addr0[3]_INST_0_i_6_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.416 f  fsm1/v2_addr0[3]_INST_0_i_2/O
                         net (fo=43, routed)          0.389     3.805    fsm0/out_reg[31]_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.929 f  fsm0/out[31]_i_11__4/O
                         net (fo=126, routed)         0.845     4.774    add0/out_reg[31]
    SLICE_X43Y63         LUT3 (Prop_lut3_I1_O)        0.124     4.898 r  add0/out[3]_i_17/O
                         net (fo=1, routed)           0.000     4.898    add0/out[3]_i_17_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.448 r  add0/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.448    add0/out_reg[3]_i_10_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.562 r  add0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.562    add0/out_reg[7]_i_10_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.676 r  add0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.676    add0/out_reg[11]_i_10_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  add0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.790    add0/out_reg[15]_i_10_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.124 r  add0/out_reg[19]_i_10/O[1]
                         net (fo=2, routed)           0.582     6.706    add1/out_reg[31][17]
    SLICE_X44Y67         LUT3 (Prop_lut3_I0_O)        0.303     7.009 r  add1/out[19]_i_8/O
                         net (fo=1, routed)           0.000     7.009    add1/out[19]_i_8_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.559 r  add1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.559    add1/out_reg[19]_i_1_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  add1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.673    add1/out_reg[23]_i_1_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  add1/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.787    add1/out_reg[27]_i_1_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.121 r  add1/out_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     8.121    AWrite00/out[29]
    SLICE_X44Y70         FDRE                                         r  AWrite00/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1326, unset)         0.924     7.924    AWrite00/clk
    SLICE_X44Y70         FDRE                                         r  AWrite00/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y70         FDRE (Setup_fdre_C_D)        0.062     7.951    AWrite00/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                 -0.170    

Slack (VIOLATED) :        -0.149ns  (required time - arrival time)
  Source:                 fsm1/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite00/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 3.696ns (51.862%)  route 3.431ns (48.138%))
  Logic Levels:           15  (CARRY4=9 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.973     0.973    fsm1/clk
    SLICE_X41Y65         FDRE                                         r  fsm1/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[10]/Q
                         net (fo=3, routed)           0.806     2.235    fsm1/fsm1_out[10]
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.124     2.359 f  fsm1/v2_addr0[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.288     2.648    fsm1/v2_addr0[3]_INST_0_i_10_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.772 f  fsm1/v2_addr0[3]_INST_0_i_6/O
                         net (fo=2, routed)           0.521     3.292    fsm1/v2_addr0[3]_INST_0_i_6_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.416 f  fsm1/v2_addr0[3]_INST_0_i_2/O
                         net (fo=43, routed)          0.389     3.805    fsm0/out_reg[31]_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.929 f  fsm0/out[31]_i_11__4/O
                         net (fo=126, routed)         0.845     4.774    add0/out_reg[31]
    SLICE_X43Y63         LUT3 (Prop_lut3_I1_O)        0.124     4.898 r  add0/out[3]_i_17/O
                         net (fo=1, routed)           0.000     4.898    add0/out[3]_i_17_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.448 r  add0/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.448    add0/out_reg[3]_i_10_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.562 r  add0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.562    add0/out_reg[7]_i_10_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.676 r  add0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.676    add0/out_reg[11]_i_10_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  add0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.790    add0/out_reg[15]_i_10_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.124 r  add0/out_reg[19]_i_10/O[1]
                         net (fo=2, routed)           0.582     6.706    add1/out_reg[31][17]
    SLICE_X44Y67         LUT3 (Prop_lut3_I0_O)        0.303     7.009 r  add1/out[19]_i_8/O
                         net (fo=1, routed)           0.000     7.009    add1/out[19]_i_8_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.559 r  add1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.559    add1/out_reg[19]_i_1_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  add1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.673    add1/out_reg[23]_i_1_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  add1/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.787    add1/out_reg[27]_i_1_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.100 r  add1/out_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     8.100    AWrite00/out[31]
    SLICE_X44Y70         FDRE                                         r  AWrite00/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1326, unset)         0.924     7.924    AWrite00/clk
    SLICE_X44Y70         FDRE                                         r  AWrite00/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y70         FDRE (Setup_fdre_C_D)        0.062     7.951    AWrite00/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 fsm1/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite00/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.053ns  (logic 3.622ns (51.357%)  route 3.431ns (48.643%))
  Logic Levels:           15  (CARRY4=9 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.973     0.973    fsm1/clk
    SLICE_X41Y65         FDRE                                         r  fsm1/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[10]/Q
                         net (fo=3, routed)           0.806     2.235    fsm1/fsm1_out[10]
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.124     2.359 f  fsm1/v2_addr0[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.288     2.648    fsm1/v2_addr0[3]_INST_0_i_10_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.772 f  fsm1/v2_addr0[3]_INST_0_i_6/O
                         net (fo=2, routed)           0.521     3.292    fsm1/v2_addr0[3]_INST_0_i_6_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.416 f  fsm1/v2_addr0[3]_INST_0_i_2/O
                         net (fo=43, routed)          0.389     3.805    fsm0/out_reg[31]_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.929 f  fsm0/out[31]_i_11__4/O
                         net (fo=126, routed)         0.845     4.774    add0/out_reg[31]
    SLICE_X43Y63         LUT3 (Prop_lut3_I1_O)        0.124     4.898 r  add0/out[3]_i_17/O
                         net (fo=1, routed)           0.000     4.898    add0/out[3]_i_17_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.448 r  add0/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.448    add0/out_reg[3]_i_10_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.562 r  add0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.562    add0/out_reg[7]_i_10_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.676 r  add0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.676    add0/out_reg[11]_i_10_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  add0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.790    add0/out_reg[15]_i_10_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.124 r  add0/out_reg[19]_i_10/O[1]
                         net (fo=2, routed)           0.582     6.706    add1/out_reg[31][17]
    SLICE_X44Y67         LUT3 (Prop_lut3_I0_O)        0.303     7.009 r  add1/out[19]_i_8/O
                         net (fo=1, routed)           0.000     7.009    add1/out[19]_i_8_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.559 r  add1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.559    add1/out_reg[19]_i_1_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  add1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.673    add1/out_reg[23]_i_1_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  add1/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.787    add1/out_reg[27]_i_1_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.026 r  add1/out_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     8.026    AWrite00/out[30]
    SLICE_X44Y70         FDRE                                         r  AWrite00/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1326, unset)         0.924     7.924    AWrite00/clk
    SLICE_X44Y70         FDRE                                         r  AWrite00/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y70         FDRE (Setup_fdre_C_D)        0.062     7.951    AWrite00/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -8.026    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.059ns  (required time - arrival time)
  Source:                 fsm1/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite00/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.037ns  (logic 3.606ns (51.246%)  route 3.431ns (48.754%))
  Logic Levels:           15  (CARRY4=9 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.973     0.973    fsm1/clk
    SLICE_X41Y65         FDRE                                         r  fsm1/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[10]/Q
                         net (fo=3, routed)           0.806     2.235    fsm1/fsm1_out[10]
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.124     2.359 f  fsm1/v2_addr0[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.288     2.648    fsm1/v2_addr0[3]_INST_0_i_10_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.772 f  fsm1/v2_addr0[3]_INST_0_i_6/O
                         net (fo=2, routed)           0.521     3.292    fsm1/v2_addr0[3]_INST_0_i_6_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.416 f  fsm1/v2_addr0[3]_INST_0_i_2/O
                         net (fo=43, routed)          0.389     3.805    fsm0/out_reg[31]_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.929 f  fsm0/out[31]_i_11__4/O
                         net (fo=126, routed)         0.845     4.774    add0/out_reg[31]
    SLICE_X43Y63         LUT3 (Prop_lut3_I1_O)        0.124     4.898 r  add0/out[3]_i_17/O
                         net (fo=1, routed)           0.000     4.898    add0/out[3]_i_17_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.448 r  add0/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.448    add0/out_reg[3]_i_10_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.562 r  add0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.562    add0/out_reg[7]_i_10_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.676 r  add0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.676    add0/out_reg[11]_i_10_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  add0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.790    add0/out_reg[15]_i_10_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.124 r  add0/out_reg[19]_i_10/O[1]
                         net (fo=2, routed)           0.582     6.706    add1/out_reg[31][17]
    SLICE_X44Y67         LUT3 (Prop_lut3_I0_O)        0.303     7.009 r  add1/out[19]_i_8/O
                         net (fo=1, routed)           0.000     7.009    add1/out[19]_i_8_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.559 r  add1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.559    add1/out_reg[19]_i_1_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  add1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.673    add1/out_reg[23]_i_1_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  add1/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.787    add1/out_reg[27]_i_1_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.010 r  add1/out_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     8.010    AWrite00/out[28]
    SLICE_X44Y70         FDRE                                         r  AWrite00/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1326, unset)         0.924     7.924    AWrite00/clk
    SLICE_X44Y70         FDRE                                         r  AWrite00/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y70         FDRE (Setup_fdre_C_D)        0.062     7.951    AWrite00/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                 -0.059    

Slack (VIOLATED) :        -0.056ns  (required time - arrival time)
  Source:                 fsm1/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite00/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 3.603ns (51.226%)  route 3.431ns (48.774%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.973     0.973    fsm1/clk
    SLICE_X41Y65         FDRE                                         r  fsm1/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[10]/Q
                         net (fo=3, routed)           0.806     2.235    fsm1/fsm1_out[10]
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.124     2.359 f  fsm1/v2_addr0[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.288     2.648    fsm1/v2_addr0[3]_INST_0_i_10_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.772 f  fsm1/v2_addr0[3]_INST_0_i_6/O
                         net (fo=2, routed)           0.521     3.292    fsm1/v2_addr0[3]_INST_0_i_6_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.416 f  fsm1/v2_addr0[3]_INST_0_i_2/O
                         net (fo=43, routed)          0.389     3.805    fsm0/out_reg[31]_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.929 f  fsm0/out[31]_i_11__4/O
                         net (fo=126, routed)         0.845     4.774    add0/out_reg[31]
    SLICE_X43Y63         LUT3 (Prop_lut3_I1_O)        0.124     4.898 r  add0/out[3]_i_17/O
                         net (fo=1, routed)           0.000     4.898    add0/out[3]_i_17_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.448 r  add0/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.448    add0/out_reg[3]_i_10_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.562 r  add0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.562    add0/out_reg[7]_i_10_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.676 r  add0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.676    add0/out_reg[11]_i_10_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  add0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.790    add0/out_reg[15]_i_10_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.124 r  add0/out_reg[19]_i_10/O[1]
                         net (fo=2, routed)           0.582     6.706    add1/out_reg[31][17]
    SLICE_X44Y67         LUT3 (Prop_lut3_I0_O)        0.303     7.009 r  add1/out[19]_i_8/O
                         net (fo=1, routed)           0.000     7.009    add1/out[19]_i_8_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.559 r  add1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.559    add1/out_reg[19]_i_1_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  add1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.673    add1/out_reg[23]_i_1_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.007 r  add1/out_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.007    AWrite00/out[25]
    SLICE_X44Y69         FDRE                                         r  AWrite00/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1326, unset)         0.924     7.924    AWrite00/clk
    SLICE_X44Y69         FDRE                                         r  AWrite00/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y69         FDRE (Setup_fdre_C_D)        0.062     7.951    AWrite00/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.035ns  (required time - arrival time)
  Source:                 fsm1/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite00/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.013ns  (logic 3.582ns (51.080%)  route 3.431ns (48.921%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.973     0.973    fsm1/clk
    SLICE_X41Y65         FDRE                                         r  fsm1/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[10]/Q
                         net (fo=3, routed)           0.806     2.235    fsm1/fsm1_out[10]
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.124     2.359 f  fsm1/v2_addr0[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.288     2.648    fsm1/v2_addr0[3]_INST_0_i_10_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.772 f  fsm1/v2_addr0[3]_INST_0_i_6/O
                         net (fo=2, routed)           0.521     3.292    fsm1/v2_addr0[3]_INST_0_i_6_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.416 f  fsm1/v2_addr0[3]_INST_0_i_2/O
                         net (fo=43, routed)          0.389     3.805    fsm0/out_reg[31]_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.929 f  fsm0/out[31]_i_11__4/O
                         net (fo=126, routed)         0.845     4.774    add0/out_reg[31]
    SLICE_X43Y63         LUT3 (Prop_lut3_I1_O)        0.124     4.898 r  add0/out[3]_i_17/O
                         net (fo=1, routed)           0.000     4.898    add0/out[3]_i_17_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.448 r  add0/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.448    add0/out_reg[3]_i_10_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.562 r  add0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.562    add0/out_reg[7]_i_10_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.676 r  add0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.676    add0/out_reg[11]_i_10_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  add0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.790    add0/out_reg[15]_i_10_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.124 r  add0/out_reg[19]_i_10/O[1]
                         net (fo=2, routed)           0.582     6.706    add1/out_reg[31][17]
    SLICE_X44Y67         LUT3 (Prop_lut3_I0_O)        0.303     7.009 r  add1/out[19]_i_8/O
                         net (fo=1, routed)           0.000     7.009    add1/out[19]_i_8_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.559 r  add1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.559    add1/out_reg[19]_i_1_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  add1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.673    add1/out_reg[23]_i_1_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.986 r  add1/out_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.986    AWrite00/out[27]
    SLICE_X44Y69         FDRE                                         r  AWrite00/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1326, unset)         0.924     7.924    AWrite00/clk
    SLICE_X44Y69         FDRE                                         r  AWrite00/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y69         FDRE (Setup_fdre_C_D)        0.062     7.951    AWrite00/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 fsm1/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite00/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 3.508ns (50.558%)  route 3.431ns (49.442%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.973     0.973    fsm1/clk
    SLICE_X41Y65         FDRE                                         r  fsm1/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[10]/Q
                         net (fo=3, routed)           0.806     2.235    fsm1/fsm1_out[10]
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.124     2.359 f  fsm1/v2_addr0[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.288     2.648    fsm1/v2_addr0[3]_INST_0_i_10_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.772 f  fsm1/v2_addr0[3]_INST_0_i_6/O
                         net (fo=2, routed)           0.521     3.292    fsm1/v2_addr0[3]_INST_0_i_6_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.416 f  fsm1/v2_addr0[3]_INST_0_i_2/O
                         net (fo=43, routed)          0.389     3.805    fsm0/out_reg[31]_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.929 f  fsm0/out[31]_i_11__4/O
                         net (fo=126, routed)         0.845     4.774    add0/out_reg[31]
    SLICE_X43Y63         LUT3 (Prop_lut3_I1_O)        0.124     4.898 r  add0/out[3]_i_17/O
                         net (fo=1, routed)           0.000     4.898    add0/out[3]_i_17_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.448 r  add0/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.448    add0/out_reg[3]_i_10_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.562 r  add0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.562    add0/out_reg[7]_i_10_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.676 r  add0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.676    add0/out_reg[11]_i_10_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  add0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.790    add0/out_reg[15]_i_10_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.124 r  add0/out_reg[19]_i_10/O[1]
                         net (fo=2, routed)           0.582     6.706    add1/out_reg[31][17]
    SLICE_X44Y67         LUT3 (Prop_lut3_I0_O)        0.303     7.009 r  add1/out[19]_i_8/O
                         net (fo=1, routed)           0.000     7.009    add1/out[19]_i_8_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.559 r  add1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.559    add1/out_reg[19]_i_1_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  add1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.673    add1/out_reg[23]_i_1_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.912 r  add1/out_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.912    AWrite00/out[26]
    SLICE_X44Y69         FDRE                                         r  AWrite00/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1326, unset)         0.924     7.924    AWrite00/clk
    SLICE_X44Y69         FDRE                                         r  AWrite00/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y69         FDRE (Setup_fdre_C_D)        0.062     7.951    AWrite00/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 fsm1/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite00/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.923ns  (logic 3.492ns (50.444%)  route 3.431ns (49.557%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.973     0.973    fsm1/clk
    SLICE_X41Y65         FDRE                                         r  fsm1/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[10]/Q
                         net (fo=3, routed)           0.806     2.235    fsm1/fsm1_out[10]
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.124     2.359 f  fsm1/v2_addr0[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.288     2.648    fsm1/v2_addr0[3]_INST_0_i_10_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.772 f  fsm1/v2_addr0[3]_INST_0_i_6/O
                         net (fo=2, routed)           0.521     3.292    fsm1/v2_addr0[3]_INST_0_i_6_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.416 f  fsm1/v2_addr0[3]_INST_0_i_2/O
                         net (fo=43, routed)          0.389     3.805    fsm0/out_reg[31]_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.929 f  fsm0/out[31]_i_11__4/O
                         net (fo=126, routed)         0.845     4.774    add0/out_reg[31]
    SLICE_X43Y63         LUT3 (Prop_lut3_I1_O)        0.124     4.898 r  add0/out[3]_i_17/O
                         net (fo=1, routed)           0.000     4.898    add0/out[3]_i_17_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.448 r  add0/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.448    add0/out_reg[3]_i_10_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.562 r  add0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.562    add0/out_reg[7]_i_10_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.676 r  add0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.676    add0/out_reg[11]_i_10_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  add0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.790    add0/out_reg[15]_i_10_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.124 r  add0/out_reg[19]_i_10/O[1]
                         net (fo=2, routed)           0.582     6.706    add1/out_reg[31][17]
    SLICE_X44Y67         LUT3 (Prop_lut3_I0_O)        0.303     7.009 r  add1/out[19]_i_8/O
                         net (fo=1, routed)           0.000     7.009    add1/out[19]_i_8_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.559 r  add1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.559    add1/out_reg[19]_i_1_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  add1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.673    add1/out_reg[23]_i_1_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.896 r  add1/out_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.896    AWrite00/out[24]
    SLICE_X44Y69         FDRE                                         r  AWrite00/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1326, unset)         0.924     7.924    AWrite00/clk
    SLICE_X44Y69         FDRE                                         r  AWrite00/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y69         FDRE (Setup_fdre_C_D)        0.062     7.951    AWrite00/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 fsm1/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite00/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 3.489ns (50.422%)  route 3.431ns (49.578%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.973     0.973    fsm1/clk
    SLICE_X41Y65         FDRE                                         r  fsm1/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[10]/Q
                         net (fo=3, routed)           0.806     2.235    fsm1/fsm1_out[10]
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.124     2.359 f  fsm1/v2_addr0[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.288     2.648    fsm1/v2_addr0[3]_INST_0_i_10_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.772 f  fsm1/v2_addr0[3]_INST_0_i_6/O
                         net (fo=2, routed)           0.521     3.292    fsm1/v2_addr0[3]_INST_0_i_6_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.416 f  fsm1/v2_addr0[3]_INST_0_i_2/O
                         net (fo=43, routed)          0.389     3.805    fsm0/out_reg[31]_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.929 f  fsm0/out[31]_i_11__4/O
                         net (fo=126, routed)         0.845     4.774    add0/out_reg[31]
    SLICE_X43Y63         LUT3 (Prop_lut3_I1_O)        0.124     4.898 r  add0/out[3]_i_17/O
                         net (fo=1, routed)           0.000     4.898    add0/out[3]_i_17_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.448 r  add0/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.448    add0/out_reg[3]_i_10_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.562 r  add0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.562    add0/out_reg[7]_i_10_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.676 r  add0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.676    add0/out_reg[11]_i_10_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  add0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.790    add0/out_reg[15]_i_10_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.124 r  add0/out_reg[19]_i_10/O[1]
                         net (fo=2, routed)           0.582     6.706    add1/out_reg[31][17]
    SLICE_X44Y67         LUT3 (Prop_lut3_I0_O)        0.303     7.009 r  add1/out[19]_i_8/O
                         net (fo=1, routed)           0.000     7.009    add1/out[19]_i_8_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.559 r  add1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.559    add1/out_reg[19]_i_1_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.893 r  add1/out_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.893    AWrite00/out[21]
    SLICE_X44Y68         FDRE                                         r  AWrite00/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1326, unset)         0.924     7.924    AWrite00/clk
    SLICE_X44Y68         FDRE                                         r  AWrite00/out_reg[21]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y68         FDRE (Setup_fdre_C_D)        0.062     7.951    AWrite00/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 fsm1/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite00/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 3.468ns (50.271%)  route 3.431ns (49.729%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.973     0.973    fsm1/clk
    SLICE_X41Y65         FDRE                                         r  fsm1/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[10]/Q
                         net (fo=3, routed)           0.806     2.235    fsm1/fsm1_out[10]
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.124     2.359 f  fsm1/v2_addr0[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.288     2.648    fsm1/v2_addr0[3]_INST_0_i_10_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.772 f  fsm1/v2_addr0[3]_INST_0_i_6/O
                         net (fo=2, routed)           0.521     3.292    fsm1/v2_addr0[3]_INST_0_i_6_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.416 f  fsm1/v2_addr0[3]_INST_0_i_2/O
                         net (fo=43, routed)          0.389     3.805    fsm0/out_reg[31]_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.929 f  fsm0/out[31]_i_11__4/O
                         net (fo=126, routed)         0.845     4.774    add0/out_reg[31]
    SLICE_X43Y63         LUT3 (Prop_lut3_I1_O)        0.124     4.898 r  add0/out[3]_i_17/O
                         net (fo=1, routed)           0.000     4.898    add0/out[3]_i_17_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.448 r  add0/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.448    add0/out_reg[3]_i_10_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.562 r  add0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.562    add0/out_reg[7]_i_10_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.676 r  add0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.676    add0/out_reg[11]_i_10_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  add0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.790    add0/out_reg[15]_i_10_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.124 r  add0/out_reg[19]_i_10/O[1]
                         net (fo=2, routed)           0.582     6.706    add1/out_reg[31][17]
    SLICE_X44Y67         LUT3 (Prop_lut3_I0_O)        0.303     7.009 r  add1/out[19]_i_8/O
                         net (fo=1, routed)           0.000     7.009    add1/out[19]_i_8_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.559 r  add1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.559    add1/out_reg[19]_i_1_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.872 r  add1/out_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.872    AWrite00/out[23]
    SLICE_X44Y68         FDRE                                         r  AWrite00/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1326, unset)         0.924     7.924    AWrite00/clk
    SLICE_X44Y68         FDRE                                         r  AWrite00/out_reg[23]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y68         FDRE (Setup_fdre_C_D)        0.062     7.951    AWrite00/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.872    
  -------------------------------------------------------------------
                         slack                                  0.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.410     0.410    mult1/clk
    SLICE_X41Y68         FDRE                                         r  mult1/out_tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_tmp_reg[14]/Q
                         net (fo=1, routed)           0.102     0.653    mult1/p_1_in[14]
    SLICE_X43Y68         FDRE                                         r  mult1/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.432     0.432    mult1/clk
    SLICE_X43Y68         FDRE                                         r  mult1/out_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y68         FDRE (Hold_fdre_C_D)         0.066     0.498    mult1/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult4/out_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult4/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.033%)  route 0.057ns (27.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.410     0.410    mult4/clk
    SLICE_X34Y46         FDRE                                         r  mult4/out_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult4/out_tmp_reg[7]/Q
                         net (fo=1, routed)           0.057     0.616    mult4/p_1_in[7]
    SLICE_X34Y46         FDRE                                         r  mult4/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.432     0.432    mult4/clk
    SLICE_X34Y46         FDRE                                         r  mult4/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023     0.455    mult4/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.410     0.410    mult1/clk
    SLICE_X43Y68         FDRE                                         r  mult1/out_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_tmp_reg[12]/Q
                         net (fo=1, routed)           0.113     0.664    mult1/p_1_in[12]
    SLICE_X43Y68         FDRE                                         r  mult1/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.432     0.432    mult1/clk
    SLICE_X43Y68         FDRE                                         r  mult1/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y68         FDRE (Hold_fdre_C_D)         0.070     0.502    mult1/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mult5/done_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult5/done_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.410     0.410    mult5/clk
    SLICE_X28Y48         FDRE                                         r  mult5/done_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult5/done_buf_reg[0]/Q
                         net (fo=1, routed)           0.114     0.665    mult5/done_buf_reg[0]__0
    SLICE_X29Y47         FDRE                                         r  mult5/done_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.432     0.432    mult5/clk
    SLICE_X29Y47         FDRE                                         r  mult5/done_buf_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y47         FDRE (Hold_fdre_C_D)         0.070     0.502    mult5/done_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.410     0.410    mult1/clk
    SLICE_X37Y68         FDRE                                         r  mult1/out_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_tmp_reg[15]/Q
                         net (fo=1, routed)           0.116     0.667    mult1/p_1_in[15]
    SLICE_X37Y68         FDRE                                         r  mult1/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.432     0.432    mult1/clk
    SLICE_X37Y68         FDRE                                         r  mult1/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y68         FDRE (Hold_fdre_C_D)         0.070     0.502    mult1/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.410     0.410    mult2/clk
    SLICE_X87Y55         FDRE                                         r  mult2/out_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/out_tmp_reg[1]/Q
                         net (fo=1, routed)           0.116     0.667    mult2/p_1_in[1]
    SLICE_X87Y55         FDRE                                         r  mult2/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.432     0.432    mult2/clk
    SLICE_X87Y55         FDRE                                         r  mult2/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X87Y55         FDRE (Hold_fdre_C_D)         0.070     0.502    mult2/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mult4/out_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult4/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.410     0.410    mult4/clk
    SLICE_X37Y48         FDRE                                         r  mult4/out_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult4/out_tmp_reg[12]/Q
                         net (fo=1, routed)           0.116     0.667    mult4/p_1_in[12]
    SLICE_X37Y48         FDRE                                         r  mult4/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.432     0.432    mult4/clk
    SLICE_X37Y48         FDRE                                         r  mult4/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.070     0.502    mult4/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mult3/out_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.410     0.410    mult3/clk
    SLICE_X48Y55         FDRE                                         r  mult3/out_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult3/out_tmp_reg[0]/Q
                         net (fo=1, routed)           0.118     0.669    mult3/p_1_in[0]
    SLICE_X49Y55         FDRE                                         r  mult3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.432     0.432    mult3/clk
    SLICE_X49Y55         FDRE                                         r  mult3/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X49Y55         FDRE (Hold_fdre_C_D)         0.070     0.502    mult3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mult5/out_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult5/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.410     0.410    mult5/clk
    SLICE_X24Y48         FDRE                                         r  mult5/out_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult5/out_tmp_reg[13]/Q
                         net (fo=1, routed)           0.118     0.669    mult5/p_1_in[13]
    SLICE_X25Y48         FDRE                                         r  mult5/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.432     0.432    mult5/clk
    SLICE_X25Y48         FDRE                                         r  mult5/out_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X25Y48         FDRE (Hold_fdre_C_D)         0.070     0.502    mult5/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult4/out_tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult4/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.410     0.410    mult4/clk
    SLICE_X35Y46         FDRE                                         r  mult4/out_tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult4/out_tmp_reg[8]/Q
                         net (fo=1, routed)           0.055     0.593    mult4/p_1_in[8]
    SLICE_X35Y46         FDRE                                         r  mult4/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1326, unset)         0.432     0.432    mult4/clk
    SLICE_X35Y46         FDRE                                         r  mult4/out_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult4/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X3Y23   mult2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y17   mult4/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y28   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y22   mult3/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y25   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y27   mult1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X1Y19   mult5/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X3Y22   mult2/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y20   mult4/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y30   mult0/out_tmp_reg__0/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X44Y57  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X44Y57  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X40Y57  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X42Y57  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X42Y57  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X48Y56  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X40Y57  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X44Y57  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X47Y53  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X47Y53  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X44Y57  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X44Y57  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X40Y57  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X42Y57  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X42Y57  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X48Y56  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X40Y57  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X44Y57  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X47Y53  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X47Y53  ARead00/out_reg[18]/C



