###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       199976   # Number of WRITE/WRITEP commands
num_reads_done                 =       732790   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       551842   # Number of read row buffer hits
num_read_cmds                  =       732784   # Number of READ/READP commands
num_writes_done                =       199976   # Number of read requests issued
num_write_row_hits             =       167082   # Number of write row buffer hits
num_act_cmds                   =       214828   # Number of ACT commands
num_pre_cmds                   =       214797   # Number of PRE commands
num_ondemand_pres              =       190132   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9487545   # Cyles of rank active rank.0
rank_active_cycles.1           =      9203074   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       512455   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       796926   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       885209   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9071   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4511   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1921   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          904   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1102   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1508   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1525   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2327   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3958   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20730   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           21   # Write cmd latency (cycles)
write_latency[20-39]           =          285   # Write cmd latency (cycles)
write_latency[40-59]           =          490   # Write cmd latency (cycles)
write_latency[60-79]           =          857   # Write cmd latency (cycles)
write_latency[80-99]           =         1582   # Write cmd latency (cycles)
write_latency[100-119]         =         2720   # Write cmd latency (cycles)
write_latency[120-139]         =         4553   # Write cmd latency (cycles)
write_latency[140-159]         =         6476   # Write cmd latency (cycles)
write_latency[160-179]         =         7847   # Write cmd latency (cycles)
write_latency[180-199]         =         8359   # Write cmd latency (cycles)
write_latency[200-]            =       166786   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       250148   # Read request latency (cycles)
read_latency[40-59]            =        84631   # Read request latency (cycles)
read_latency[60-79]            =       106791   # Read request latency (cycles)
read_latency[80-99]            =        47390   # Read request latency (cycles)
read_latency[100-119]          =        36081   # Read request latency (cycles)
read_latency[120-139]          =        29858   # Read request latency (cycles)
read_latency[140-159]          =        18913   # Read request latency (cycles)
read_latency[160-179]          =        14780   # Read request latency (cycles)
read_latency[180-199]          =        11973   # Read request latency (cycles)
read_latency[200-]             =       132219   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   9.9828e+08   # Write energy
read_energy                    =  2.95459e+09   # Read energy
act_energy                     =  5.87769e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.45978e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.82524e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92023e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74272e+09   # Active standby energy rank.1
average_read_latency           =       144.79   # Average read request latency (cycles)
average_interarrival           =      10.7205   # Average request interarrival latency (cycles)
total_energy                   =  1.75367e+10   # Total energy (pJ)
average_power                  =      1753.67   # Average power (mW)
average_bandwidth              =       7.9596   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       203167   # Number of WRITE/WRITEP commands
num_reads_done                 =       714169   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       521143   # Number of read row buffer hits
num_read_cmds                  =       714167   # Number of READ/READP commands
num_writes_done                =       203167   # Number of read requests issued
num_write_row_hits             =       158021   # Number of write row buffer hits
num_act_cmds                   =       239179   # Number of ACT commands
num_pre_cmds                   =       239151   # Number of PRE commands
num_ondemand_pres              =       215460   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9377185   # Cyles of rank active rank.0
rank_active_cycles.1           =      9282117   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       622815   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       717883   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       868330   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10435   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4764   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1694   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          941   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1127   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1540   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1551   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2379   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         4030   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20545   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           29   # Write cmd latency (cycles)
write_latency[20-39]           =          349   # Write cmd latency (cycles)
write_latency[40-59]           =          561   # Write cmd latency (cycles)
write_latency[60-79]           =          882   # Write cmd latency (cycles)
write_latency[80-99]           =         1729   # Write cmd latency (cycles)
write_latency[100-119]         =         2922   # Write cmd latency (cycles)
write_latency[120-139]         =         4756   # Write cmd latency (cycles)
write_latency[140-159]         =         6653   # Write cmd latency (cycles)
write_latency[160-179]         =         8043   # Write cmd latency (cycles)
write_latency[180-199]         =         8920   # Write cmd latency (cycles)
write_latency[200-]            =       168323   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       251731   # Read request latency (cycles)
read_latency[40-59]            =        82734   # Read request latency (cycles)
read_latency[60-79]            =       116160   # Read request latency (cycles)
read_latency[80-99]            =        49653   # Read request latency (cycles)
read_latency[100-119]          =        37968   # Read request latency (cycles)
read_latency[120-139]          =        30708   # Read request latency (cycles)
read_latency[140-159]          =        18410   # Read request latency (cycles)
read_latency[160-179]          =        13793   # Read request latency (cycles)
read_latency[180-199]          =        11037   # Read request latency (cycles)
read_latency[200-]             =       101974   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.01421e+09   # Write energy
read_energy                    =  2.87952e+09   # Read energy
act_energy                     =  6.54394e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.98951e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.44584e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85136e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79204e+09   # Active standby energy rank.1
average_read_latency           =      118.689   # Average read request latency (cycles)
average_interarrival           =      10.9008   # Average request interarrival latency (cycles)
total_energy                   =  1.75397e+10   # Total energy (pJ)
average_power                  =      1753.97   # Average power (mW)
average_bandwidth              =      7.82793   # Average bandwidth
