Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5c9849b5cc2c4989a85bbd85829eb353 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot aluTB_behav xil_defaultlib.aluTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sllN [\sllN(n=32,d=2)\]
Compiling architecture behavioral of entity xil_defaultlib.srlN [\srlN(n=32,d=2)\]
Compiling architecture behavioral of entity xil_defaultlib.sraN [\sraN(n=32,d=2)\]
Compiling architecture behavioral of entity xil_defaultlib.alu_and [\alu_and(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.alu_or [\alu_or(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.alu_xor [\alu_xor(n=32)\]
Compiling architecture behavior of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.RippleCarryFullAdder [ripplecarryfulladder_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture structural of entity xil_defaultlib.alu4 [alu4_default]
Compiling architecture tb of entity xil_defaultlib.alutb
Built simulation snapshot aluTB_behav
