   1              		.cpu cortex-a9
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.file	"r_vdc_interrupt.c"
  13              		.section	.text.VDC_Ch0_s0_vi_vsync_ISR,"ax",%progbits
  14              		.align	2
  15              		.syntax unified
  16              		.arm
  17              		.fpu neon
  19              	VDC_Ch0_s0_vi_vsync_ISR:
  20              		@ args = 0, pretend = 0, frame = 0
  21              		@ frame_needed = 0, uses_anonymous_args = 0
  22 0000 003000E3 		movw	r3, #:lower16:vdc_regaddr_system_ctrl
  23 0004 70402DE9 		push	{r4, r5, r6, lr}
  24 0008 003040E3 		movt	r3, #:upper16:vdc_regaddr_system_ctrl
  25 000c 082093E5 		ldr	r2, [r3, #8]
  26 0010 004092E5 		ldr	r4, [r2]
  27 0014 010014E3 		tst	r4, #1
  28 0018 7080BD08 		popeq	{r4, r5, r6, pc}
  29 001c 005093E5 		ldr	r5, [r3]
  30 0020 003095E5 		ldr	r3, [r5]
  31 0024 010013E3 		tst	r3, #1
  32 0028 7080BD08 		popeq	{r4, r5, r6, pc}
  33 002c 003000E3 		movw	r3, #:lower16:.LANCHOR0
  34 0030 0120C4E3 		bic	r2, r4, #1
  35 0034 003040E3 		movt	r3, #:upper16:.LANCHOR0
  36 0038 002085E5 		str	r2, [r5]
  37 003c 003093E5 		ldr	r3, [r3]
  38 0040 000053E3 		cmp	r3, #0
  39 0044 0100000A 		beq	.L3
  40 0048 0000A0E3 		mov	r0, #0
  41 004c 33FF2FE1 		blx	r3
  42              	.L3:
  43 0050 004085E5 		str	r4, [r5]
  44 0054 7080BDE8 		pop	{r4, r5, r6, pc}
  46              		.section	.text.VDC_Ch0_s0_lo_vsync_ISR,"ax",%progbits
  47              		.align	2
  48              		.syntax unified
  49              		.arm
  50              		.fpu neon
  52              	VDC_Ch0_s0_lo_vsync_ISR:
  53              		@ args = 0, pretend = 0, frame = 0
  54              		@ frame_needed = 0, uses_anonymous_args = 0
  55 0000 003000E3 		movw	r3, #:lower16:vdc_regaddr_system_ctrl
  56 0004 70402DE9 		push	{r4, r5, r6, lr}
  57 0008 003040E3 		movt	r3, #:upper16:vdc_regaddr_system_ctrl
  58 000c 082093E5 		ldr	r2, [r3, #8]
  59 0010 004092E5 		ldr	r4, [r2]
  60 0014 100014E3 		tst	r4, #16
  61 0018 7080BD08 		popeq	{r4, r5, r6, pc}
  62 001c 005093E5 		ldr	r5, [r3]
  63 0020 003095E5 		ldr	r3, [r5]
  64 0024 100013E3 		tst	r3, #16
  65 0028 7080BD08 		popeq	{r4, r5, r6, pc}
  66 002c 003000E3 		movw	r3, #:lower16:.LANCHOR0
  67 0030 1020C4E3 		bic	r2, r4, #16
  68 0034 003040E3 		movt	r3, #:upper16:.LANCHOR0
  69 0038 002085E5 		str	r2, [r5]
  70 003c 043093E5 		ldr	r3, [r3, #4]
  71 0040 000053E3 		cmp	r3, #0
  72 0044 0100000A 		beq	.L17
  73 0048 0100A0E3 		mov	r0, #1
  74 004c 33FF2FE1 		blx	r3
  75              	.L17:
  76 0050 004085E5 		str	r4, [r5]
  77 0054 7080BDE8 		pop	{r4, r5, r6, pc}
  79              		.section	.text.VDC_Ch0_s0_vsyncerr_ISR,"ax",%progbits
  80              		.align	2
  81              		.syntax unified
  82              		.arm
  83              		.fpu neon
  85              	VDC_Ch0_s0_vsyncerr_ISR:
  86              		@ args = 0, pretend = 0, frame = 0
  87              		@ frame_needed = 0, uses_anonymous_args = 0
  88 0000 003000E3 		movw	r3, #:lower16:vdc_regaddr_system_ctrl
  89 0004 70402DE9 		push	{r4, r5, r6, lr}
  90 0008 003040E3 		movt	r3, #:upper16:vdc_regaddr_system_ctrl
  91 000c 082093E5 		ldr	r2, [r3, #8]
  92 0010 004092E5 		ldr	r4, [r2]
  93 0014 010C14E3 		tst	r4, #256
  94 0018 7080BD08 		popeq	{r4, r5, r6, pc}
  95 001c 005093E5 		ldr	r5, [r3]
  96 0020 003095E5 		ldr	r3, [r5]
  97 0024 010C13E3 		tst	r3, #256
  98 0028 7080BD08 		popeq	{r4, r5, r6, pc}
  99 002c 003000E3 		movw	r3, #:lower16:.LANCHOR0
 100 0030 012CC4E3 		bic	r2, r4, #256
 101 0034 003040E3 		movt	r3, #:upper16:.LANCHOR0
 102 0038 002085E5 		str	r2, [r5]
 103 003c 083093E5 		ldr	r3, [r3, #8]
 104 0040 000053E3 		cmp	r3, #0
 105 0044 0100000A 		beq	.L30
 106 0048 0200A0E3 		mov	r0, #2
 107 004c 33FF2FE1 		blx	r3
 108              	.L30:
 109 0050 004085E5 		str	r4, [r5]
 110 0054 7080BDE8 		pop	{r4, r5, r6, pc}
 112              		.section	.text.VDC_Ch0_vline_ISR,"ax",%progbits
 113              		.align	2
 114              		.syntax unified
 115              		.arm
 116              		.fpu neon
 118              	VDC_Ch0_vline_ISR:
 119              		@ args = 0, pretend = 0, frame = 0
 120              		@ frame_needed = 0, uses_anonymous_args = 0
 121 0000 003000E3 		movw	r3, #:lower16:vdc_regaddr_system_ctrl
 122 0004 70402DE9 		push	{r4, r5, r6, lr}
 123 0008 003040E3 		movt	r3, #:upper16:vdc_regaddr_system_ctrl
 124 000c 082093E5 		ldr	r2, [r3, #8]
 125 0010 004092E5 		ldr	r4, [r2]
 126 0014 010A14E3 		tst	r4, #4096
 127 0018 7080BD08 		popeq	{r4, r5, r6, pc}
 128 001c 005093E5 		ldr	r5, [r3]
 129 0020 003095E5 		ldr	r3, [r5]
 130 0024 010A13E3 		tst	r3, #4096
 131 0028 7080BD08 		popeq	{r4, r5, r6, pc}
 132 002c 003000E3 		movw	r3, #:lower16:.LANCHOR0
 133 0030 012AC4E3 		bic	r2, r4, #4096
 134 0034 003040E3 		movt	r3, #:upper16:.LANCHOR0
 135 0038 002085E5 		str	r2, [r5]
 136 003c 0C3093E5 		ldr	r3, [r3, #12]
 137 0040 000053E3 		cmp	r3, #0
 138 0044 0100000A 		beq	.L43
 139 0048 0300A0E3 		mov	r0, #3
 140 004c 33FF2FE1 		blx	r3
 141              	.L43:
 142 0050 004085E5 		str	r4, [r5]
 143 0054 7080BDE8 		pop	{r4, r5, r6, pc}
 145              		.section	.text.VDC_Ch0_s0_vfield_ISR,"ax",%progbits
 146              		.align	2
 147              		.syntax unified
 148              		.arm
 149              		.fpu neon
 151              	VDC_Ch0_s0_vfield_ISR:
 152              		@ args = 0, pretend = 0, frame = 0
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154 0000 003000E3 		movw	r3, #:lower16:vdc_regaddr_system_ctrl
 155 0004 70402DE9 		push	{r4, r5, r6, lr}
 156 0008 003040E3 		movt	r3, #:upper16:vdc_regaddr_system_ctrl
 157 000c 082093E5 		ldr	r2, [r3, #8]
 158 0010 004092E5 		ldr	r4, [r2]
 159 0014 010814E3 		tst	r4, #65536
 160 0018 7080BD08 		popeq	{r4, r5, r6, pc}
 161 001c 005093E5 		ldr	r5, [r3]
 162 0020 003095E5 		ldr	r3, [r5]
 163 0024 010813E3 		tst	r3, #65536
 164 0028 7080BD08 		popeq	{r4, r5, r6, pc}
 165 002c 003000E3 		movw	r3, #:lower16:.LANCHOR0
 166 0030 0128C4E3 		bic	r2, r4, #65536
 167 0034 003040E3 		movt	r3, #:upper16:.LANCHOR0
 168 0038 002085E5 		str	r2, [r5]
 169 003c 103093E5 		ldr	r3, [r3, #16]
 170 0040 000053E3 		cmp	r3, #0
 171 0044 0100000A 		beq	.L56
 172 0048 0400A0E3 		mov	r0, #4
 173 004c 33FF2FE1 		blx	r3
 174              	.L56:
 175 0050 004085E5 		str	r4, [r5]
 176 0054 7080BDE8 		pop	{r4, r5, r6, pc}
 178              		.section	.text.VDC_Ch0_iv1_vbuferr_ISR,"ax",%progbits
 179              		.align	2
 180              		.syntax unified
 181              		.arm
 182              		.fpu neon
 184              	VDC_Ch0_iv1_vbuferr_ISR:
 185              		@ args = 0, pretend = 0, frame = 0
 186              		@ frame_needed = 0, uses_anonymous_args = 0
 187 0000 003000E3 		movw	r3, #:lower16:vdc_regaddr_system_ctrl
 188 0004 70402DE9 		push	{r4, r5, r6, lr}
 189 0008 003040E3 		movt	r3, #:upper16:vdc_regaddr_system_ctrl
 190 000c 082093E5 		ldr	r2, [r3, #8]
 191 0010 004092E5 		ldr	r4, [r2]
 192 0014 010614E3 		tst	r4, #1048576
 193 0018 7080BD08 		popeq	{r4, r5, r6, pc}
 194 001c 005093E5 		ldr	r5, [r3]
 195 0020 003095E5 		ldr	r3, [r5]
 196 0024 010613E3 		tst	r3, #1048576
 197 0028 7080BD08 		popeq	{r4, r5, r6, pc}
 198 002c 003000E3 		movw	r3, #:lower16:.LANCHOR0
 199 0030 0126C4E3 		bic	r2, r4, #1048576
 200 0034 003040E3 		movt	r3, #:upper16:.LANCHOR0
 201 0038 002085E5 		str	r2, [r5]
 202 003c 143093E5 		ldr	r3, [r3, #20]
 203 0040 000053E3 		cmp	r3, #0
 204 0044 0100000A 		beq	.L69
 205 0048 0500A0E3 		mov	r0, #5
 206 004c 33FF2FE1 		blx	r3
 207              	.L69:
 208 0050 004085E5 		str	r4, [r5]
 209 0054 7080BDE8 		pop	{r4, r5, r6, pc}
 211              		.section	.text.VDC_Ch0_iv3_vbuferr_ISR,"ax",%progbits
 212              		.align	2
 213              		.syntax unified
 214              		.arm
 215              		.fpu neon
 217              	VDC_Ch0_iv3_vbuferr_ISR:
 218              		@ args = 0, pretend = 0, frame = 0
 219              		@ frame_needed = 0, uses_anonymous_args = 0
 220 0000 003000E3 		movw	r3, #:lower16:vdc_regaddr_system_ctrl
 221 0004 70402DE9 		push	{r4, r5, r6, lr}
 222 0008 003040E3 		movt	r3, #:upper16:vdc_regaddr_system_ctrl
 223 000c 082093E5 		ldr	r2, [r3, #8]
 224 0010 004092E5 		ldr	r4, [r2]
 225 0014 010414E3 		tst	r4, #16777216
 226 0018 7080BD08 		popeq	{r4, r5, r6, pc}
 227 001c 005093E5 		ldr	r5, [r3]
 228 0020 003095E5 		ldr	r3, [r5]
 229 0024 010413E3 		tst	r3, #16777216
 230 0028 7080BD08 		popeq	{r4, r5, r6, pc}
 231 002c 003000E3 		movw	r3, #:lower16:.LANCHOR0
 232 0030 0124C4E3 		bic	r2, r4, #16777216
 233 0034 003040E3 		movt	r3, #:upper16:.LANCHOR0
 234 0038 002085E5 		str	r2, [r5]
 235 003c 183093E5 		ldr	r3, [r3, #24]
 236 0040 000053E3 		cmp	r3, #0
 237 0044 0100000A 		beq	.L82
 238 0048 0600A0E3 		mov	r0, #6
 239 004c 33FF2FE1 		blx	r3
 240              	.L82:
 241 0050 004085E5 		str	r4, [r5]
 242 0054 7080BDE8 		pop	{r4, r5, r6, pc}
 244              		.section	.text.VDC_Ch0_iv5_vbuferr_ISR,"ax",%progbits
 245              		.align	2
 246              		.syntax unified
 247              		.arm
 248              		.fpu neon
 250              	VDC_Ch0_iv5_vbuferr_ISR:
 251              		@ args = 0, pretend = 0, frame = 0
 252              		@ frame_needed = 0, uses_anonymous_args = 0
 253 0000 003000E3 		movw	r3, #:lower16:vdc_regaddr_system_ctrl
 254 0004 70402DE9 		push	{r4, r5, r6, lr}
 255 0008 003040E3 		movt	r3, #:upper16:vdc_regaddr_system_ctrl
 256 000c 082093E5 		ldr	r2, [r3, #8]
 257 0010 004092E5 		ldr	r4, [r2]
 258 0014 010214E3 		tst	r4, #268435456
 259 0018 7080BD08 		popeq	{r4, r5, r6, pc}
 260 001c 005093E5 		ldr	r5, [r3]
 261 0020 003095E5 		ldr	r3, [r5]
 262 0024 010213E3 		tst	r3, #268435456
 263 0028 7080BD08 		popeq	{r4, r5, r6, pc}
 264 002c 003000E3 		movw	r3, #:lower16:.LANCHOR0
 265 0030 0122C4E3 		bic	r2, r4, #268435456
 266 0034 003040E3 		movt	r3, #:upper16:.LANCHOR0
 267 0038 002085E5 		str	r2, [r5]
 268 003c 1C3093E5 		ldr	r3, [r3, #28]
 269 0040 000053E3 		cmp	r3, #0
 270 0044 0100000A 		beq	.L95
 271 0048 0700A0E3 		mov	r0, #7
 272 004c 33FF2FE1 		blx	r3
 273              	.L95:
 274 0050 004085E5 		str	r4, [r5]
 275 0054 7080BDE8 		pop	{r4, r5, r6, pc}
 277              		.section	.text.VDC_Ch0_iv6_vbuferr_ISR,"ax",%progbits
 278              		.align	2
 279              		.syntax unified
 280              		.arm
 281              		.fpu neon
 283              	VDC_Ch0_iv6_vbuferr_ISR:
 284              		@ args = 0, pretend = 0, frame = 0
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286 0000 003000E3 		movw	r3, #:lower16:vdc_regaddr_system_ctrl
 287 0004 70402DE9 		push	{r4, r5, r6, lr}
 288 0008 003040E3 		movt	r3, #:upper16:vdc_regaddr_system_ctrl
 289 000c 0C2093E5 		ldr	r2, [r3, #12]
 290 0010 004092E5 		ldr	r4, [r2]
 291 0014 010014E3 		tst	r4, #1
 292 0018 7080BD08 		popeq	{r4, r5, r6, pc}
 293 001c 045093E5 		ldr	r5, [r3, #4]
 294 0020 003095E5 		ldr	r3, [r5]
 295 0024 010013E3 		tst	r3, #1
 296 0028 7080BD08 		popeq	{r4, r5, r6, pc}
 297 002c 003000E3 		movw	r3, #:lower16:.LANCHOR0
 298 0030 0120C4E3 		bic	r2, r4, #1
 299 0034 003040E3 		movt	r3, #:upper16:.LANCHOR0
 300 0038 002085E5 		str	r2, [r5]
 301 003c 203093E5 		ldr	r3, [r3, #32]
 302 0040 000053E3 		cmp	r3, #0
 303 0044 0100000A 		beq	.L108
 304 0048 0800A0E3 		mov	r0, #8
 305 004c 33FF2FE1 		blx	r3
 306              	.L108:
 307 0050 004085E5 		str	r4, [r5]
 308 0054 7080BDE8 		pop	{r4, r5, r6, pc}
 310              		.section	.text.VDC_Ch0_s0_wline_ISR,"ax",%progbits
 311              		.align	2
 312              		.syntax unified
 313              		.arm
 314              		.fpu neon
 316              	VDC_Ch0_s0_wline_ISR:
 317              		@ args = 0, pretend = 0, frame = 0
 318              		@ frame_needed = 0, uses_anonymous_args = 0
 319 0000 003000E3 		movw	r3, #:lower16:vdc_regaddr_system_ctrl
 320 0004 70402DE9 		push	{r4, r5, r6, lr}
 321 0008 003040E3 		movt	r3, #:upper16:vdc_regaddr_system_ctrl
 322 000c 0C2093E5 		ldr	r2, [r3, #12]
 323 0010 004092E5 		ldr	r4, [r2]
 324 0014 100014E3 		tst	r4, #16
 325 0018 7080BD08 		popeq	{r4, r5, r6, pc}
 326 001c 045093E5 		ldr	r5, [r3, #4]
 327 0020 003095E5 		ldr	r3, [r5]
 328 0024 100013E3 		tst	r3, #16
 329 0028 7080BD08 		popeq	{r4, r5, r6, pc}
 330 002c 003000E3 		movw	r3, #:lower16:.LANCHOR0
 331 0030 1020C4E3 		bic	r2, r4, #16
 332 0034 003040E3 		movt	r3, #:upper16:.LANCHOR0
 333 0038 002085E5 		str	r2, [r5]
 334 003c 243093E5 		ldr	r3, [r3, #36]
 335 0040 000053E3 		cmp	r3, #0
 336 0044 0100000A 		beq	.L121
 337 0048 0900A0E3 		mov	r0, #9
 338 004c 33FF2FE1 		blx	r3
 339              	.L121:
 340 0050 004085E5 		str	r4, [r5]
 341 0054 7080BDE8 		pop	{r4, r5, r6, pc}
 343              		.section	.text.R_VDC_GetISR,"ax",%progbits
 344              		.align	2
 345              		.global	R_VDC_GetISR
 346              		.syntax unified
 347              		.arm
 348              		.fpu neon
 350              	R_VDC_GetISR:
 351              		@ args = 0, pretend = 0, frame = 0
 352              		@ frame_needed = 0, uses_anonymous_args = 0
 353              		@ link register save eliminated.
 354 0000 003000E3 		movw	r3, #:lower16:.LANCHOR1
 355 0004 090051E3 		cmp	r1, #9
 356 0008 00005093 		cmpls	r0, #0
 357 000c 003040E3 		movt	r3, #:upper16:.LANCHOR1
 358 0010 010193E7 		ldr	r0, [r3, r1, lsl #2]
 359 0014 0000A013 		movne	r0, #0
 360 0018 1EFF2FE1 		bx	lr
 362              		.section	.text.VDC_Int_Disable,"ax",%progbits
 363              		.align	2
 364              		.global	VDC_Int_Disable
 365              		.syntax unified
 366              		.arm
 367              		.fpu neon
 369              	VDC_Int_Disable:
 370              		@ args = 0, pretend = 0, frame = 0
 371              		@ frame_needed = 0, uses_anonymous_args = 0
 372 0000 000000E3 		movw	r0, #:lower16:.LANCHOR0
 373 0004 2820A0E3 		mov	r2, #40
 374 0008 0010A0E3 		mov	r1, #0
 375 000c 10402DE9 		push	{r4, lr}
 376 0010 000040E3 		movt	r0, #:upper16:.LANCHOR0
 377 0014 FEFFFFEB 		bl	memset
 378 0018 003000E3 		movw	r3, #:lower16:vdc_regaddr_system_ctrl
 379 001c 0020A0E3 		mov	r2, #0
 380 0020 003040E3 		movt	r3, #:upper16:vdc_regaddr_system_ctrl
 381 0024 081093E5 		ldr	r1, [r3, #8]
 382 0028 0C3093E5 		ldr	r3, [r3, #12]
 383 002c 002081E5 		str	r2, [r1]
 384 0030 002083E5 		str	r2, [r3]
 385 0034 1080BDE8 		pop	{r4, pc}
 387              		.section	.text.VDC_Int_SetInterrupt,"ax",%progbits
 388              		.align	2
 389              		.global	VDC_Int_SetInterrupt
 390              		.syntax unified
 391              		.arm
 392              		.fpu neon
 394              	VDC_Int_SetInterrupt:
 395              		@ args = 0, pretend = 0, frame = 0
 396              		@ frame_needed = 0, uses_anonymous_args = 0
 397 0000 003000E3 		movw	r3, #:lower16:vdc_regaddr_system_ctrl
 398 0004 0010D0E5 		ldrb	r1, [r0]	@ zero_extendqisi2
 399 0008 003040E3 		movt	r3, #:upper16:vdc_regaddr_system_ctrl
 400 000c 30402DE9 		push	{r4, r5, lr}
 401 0010 084093E5 		ldr	r4, [r3, #8]
 402 0014 00C000E3 		movw	ip, #:lower16:.LANCHOR0
 403 0018 070051E3 		cmp	r1, #7
 404 001c 00C040E3 		movt	ip, #:upper16:.LANCHOR0
 405 0020 04E090E5 		ldr	lr, [r0, #4]
 406 0024 0C2093E5 		ldr	r2, [r3, #12]
 407 0028 005093E5 		ldr	r5, [r3]
 408 002c 01E18CE7 		str	lr, [ip, r1, lsl #2]
 409 0030 00C000E3 		movw	ip, #:lower16:.LANCHOR2
 410 0034 04E093E5 		ldr	lr, [r3, #4]
 411 0038 0430A091 		movls	r3, r4
 412 003c 044090E5 		ldr	r4, [r0, #4]
 413 0040 0230A081 		movhi	r3, r2
 414 0044 05E0A091 		movls	lr, r5
 415 0048 00C040E3 		movt	ip, #:upper16:.LANCHOR2
 416 004c 01219CE7 		ldr	r2, [ip, r1, lsl #2]
 417 0050 000054E3 		cmp	r4, #0
 418 0054 2400000A 		beq	.L140
 419 0058 00C093E5 		ldr	ip, [r3]
 420 005c 0C0012E1 		tst	r2, ip
 421 0060 00C09305 		ldreq	ip, [r3]
 422 0064 0C208201 		orreq	r2, r2, ip
 423 0068 00208305 		streq	r2, [r3]
 424 006c 00309305 		ldreq	r3, [r3]
 425 0070 00308E05 		streq	r3, [lr]
 426 0074 030051E3 		cmp	r1, #3
 427 0078 0B00000A 		beq	.L145
 428 007c 090051E3 		cmp	r1, #9
 429 0080 3080BD18 		popne	{r4, r5, pc}
 430 0084 003000E3 		movw	r3, #:lower16:vdc_regaddr_scaler
 431 0088 B800D0E1 		ldrh	r0, [r0, #8]
 432 008c 003040E3 		movt	r3, #:upper16:vdc_regaddr_scaler
 433 0090 281093E5 		ldr	r1, [r3, #40]
 434 0094 002093E5 		ldr	r2, [r3]
 435 0098 B000C1E1 		strh	r0, [r1]	@ movhi
 436 009c 003092E5 		ldr	r3, [r2]
 437 00a0 013083E3 		orr	r3, r3, #1
 438 00a4 003082E5 		str	r3, [r2]
 439 00a8 3080BDE8 		pop	{r4, r5, pc}
 440              	.L145:
 441 00ac 003000E3 		movw	r3, #:lower16:vdc_regaddr_img_synthesizer
 442 00b0 B810D0E1 		ldrh	r1, [r0, #8]
 443 00b4 003040E3 		movt	r3, #:upper16:vdc_regaddr_img_synthesizer
 444 00b8 002193E5 		ldr	r2, [r3, #256]
 445 00bc B00093E5 		ldr	r0, [r3, #176]
 446 00c0 003092E5 		ldr	r3, [r2]
 447 00c4 7F3EC3E3 		bic	r3, r3, #2032
 448 00c8 0F30C3E3 		bic	r3, r3, #15
 449 00cc 003082E5 		str	r3, [r2]
 450 00d0 003092E5 		ldr	r3, [r2]
 451 00d4 033081E1 		orr	r3, r1, r3
 452 00d8 003082E5 		str	r3, [r2]
 453 00dc 003090E5 		ldr	r3, [r0]
 454 00e0 103083E3 		orr	r3, r3, #16
 455 00e4 003080E5 		str	r3, [r0]
 456 00e8 3080BDE8 		pop	{r4, r5, pc}
 457              	.L140:
 458 00ec 001093E5 		ldr	r1, [r3]
 459 00f0 0220C1E1 		bic	r2, r1, r2
 460 00f4 002083E5 		str	r2, [r3]
 461 00f8 003093E5 		ldr	r3, [r3]
 462 00fc 00308EE5 		str	r3, [lr]
 463 0100 3080BDE8 		pop	{r4, r5, pc}
 465              		.section	.bss.vdc_int_callback,"aw",%nobits
 466              		.align	3
 467              		.set	.LANCHOR0,. + 0
 470              	vdc_int_callback:
 471 0000 00000000 		.space	40
 471      00000000 
 471      00000000 
 471      00000000 
 471      00000000 
 472              		.section	.rodata.interrupt_bit_table.69663,"a",%progbits
 473              		.align	3
 474              		.set	.LANCHOR2,. + 0
 477              	interrupt_bit_table.69663:
 478 0000 01000000 		.word	1
 479 0004 10000000 		.word	16
 480 0008 00010000 		.word	256
 481 000c 00100000 		.word	4096
 482 0010 00000100 		.word	65536
 483 0014 00001000 		.word	1048576
 484 0018 00000001 		.word	16777216
 485 001c 00000010 		.word	268435456
 486 0020 01000000 		.word	1
 487 0024 10000000 		.word	16
 488              		.section	.rodata.isr_table.69642,"a",%progbits
 489              		.align	3
 490              		.set	.LANCHOR1,. + 0
 493              	isr_table.69642:
 494 0000 00000000 		.word	VDC_Ch0_s0_vi_vsync_ISR
 495 0004 00000000 		.word	VDC_Ch0_s0_lo_vsync_ISR
 496 0008 00000000 		.word	VDC_Ch0_s0_vsyncerr_ISR
 497 000c 00000000 		.word	VDC_Ch0_vline_ISR
 498 0010 00000000 		.word	VDC_Ch0_s0_vfield_ISR
 499 0014 00000000 		.word	VDC_Ch0_iv1_vbuferr_ISR
 500 0018 00000000 		.word	VDC_Ch0_iv3_vbuferr_ISR
 501 001c 00000000 		.word	VDC_Ch0_iv5_vbuferr_ISR
 502 0020 00000000 		.word	VDC_Ch0_iv6_vbuferr_ISR
 503 0024 00000000 		.word	VDC_Ch0_s0_wline_ISR
 504              		.ident	"GCC: (GNU Tools for ARM Embedded Processors 6-2017-q2-update) 6.3.1 20170620 (release) [AR
DEFINED SYMBOLS
                            *ABS*:00000000 r_vdc_interrupt.c
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:14     .text.VDC_Ch0_s0_vi_vsync_ISR:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:19     .text.VDC_Ch0_s0_vi_vsync_ISR:00000000 VDC_Ch0_s0_vi_vsync_ISR
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:467    .bss.vdc_int_callback:00000000 .LANCHOR0
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:47     .text.VDC_Ch0_s0_lo_vsync_ISR:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:52     .text.VDC_Ch0_s0_lo_vsync_ISR:00000000 VDC_Ch0_s0_lo_vsync_ISR
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:80     .text.VDC_Ch0_s0_vsyncerr_ISR:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:85     .text.VDC_Ch0_s0_vsyncerr_ISR:00000000 VDC_Ch0_s0_vsyncerr_ISR
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:113    .text.VDC_Ch0_vline_ISR:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:118    .text.VDC_Ch0_vline_ISR:00000000 VDC_Ch0_vline_ISR
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:146    .text.VDC_Ch0_s0_vfield_ISR:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:151    .text.VDC_Ch0_s0_vfield_ISR:00000000 VDC_Ch0_s0_vfield_ISR
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:179    .text.VDC_Ch0_iv1_vbuferr_ISR:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:184    .text.VDC_Ch0_iv1_vbuferr_ISR:00000000 VDC_Ch0_iv1_vbuferr_ISR
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:212    .text.VDC_Ch0_iv3_vbuferr_ISR:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:217    .text.VDC_Ch0_iv3_vbuferr_ISR:00000000 VDC_Ch0_iv3_vbuferr_ISR
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:245    .text.VDC_Ch0_iv5_vbuferr_ISR:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:250    .text.VDC_Ch0_iv5_vbuferr_ISR:00000000 VDC_Ch0_iv5_vbuferr_ISR
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:278    .text.VDC_Ch0_iv6_vbuferr_ISR:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:283    .text.VDC_Ch0_iv6_vbuferr_ISR:00000000 VDC_Ch0_iv6_vbuferr_ISR
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:311    .text.VDC_Ch0_s0_wline_ISR:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:316    .text.VDC_Ch0_s0_wline_ISR:00000000 VDC_Ch0_s0_wline_ISR
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:344    .text.R_VDC_GetISR:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:350    .text.R_VDC_GetISR:00000000 R_VDC_GetISR
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:490    .rodata.isr_table.69642:00000000 .LANCHOR1
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:363    .text.VDC_Int_Disable:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:369    .text.VDC_Int_Disable:00000000 VDC_Int_Disable
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:388    .text.VDC_Int_SetInterrupt:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:394    .text.VDC_Int_SetInterrupt:00000000 VDC_Int_SetInterrupt
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:474    .rodata.interrupt_bit_table.69663:00000000 .LANCHOR2
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:466    .bss.vdc_int_callback:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:470    .bss.vdc_int_callback:00000000 vdc_int_callback
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:473    .rodata.interrupt_bit_table.69663:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:477    .rodata.interrupt_bit_table.69663:00000000 interrupt_bit_table.69663
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:489    .rodata.isr_table.69642:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccgEs33p.s:493    .rodata.isr_table.69642:00000000 isr_table.69642

UNDEFINED SYMBOLS
vdc_regaddr_system_ctrl
memset
vdc_regaddr_scaler
vdc_regaddr_img_synthesizer
