-- Copyright (C) 2024  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

-- DATE "12/02/2025 07:09:23"

-- 
-- Device: Altera EP2AGX45DF25I3 Package FBGA572
-- 

-- 
-- This VHDL file should be used for Questa Intel FPGA (VHDL) only
-- 

LIBRARY ARRIAII;
LIBRARY IEEE;
USE ARRIAII.ARRIAII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	ExecUnit IS
    PORT (
	A : IN std_logic_vector(63 DOWNTO 0);
	B : IN std_logic_vector(63 DOWNTO 0);
	FuncClass : IN std_logic_vector(1 DOWNTO 0);
	LogicFN : IN std_logic_vector(1 DOWNTO 0);
	ShiftFN : IN std_logic_vector(1 DOWNTO 0);
	AddnSub : IN std_logic;
	ExtWord : IN std_logic;
	Y : OUT std_logic_vector(63 DOWNTO 0);
	Zero : OUT std_logic;
	AltB : OUT std_logic;
	AltBu : OUT std_logic
	);
END ExecUnit;

-- Design Ports Information
-- Y[0]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[1]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[2]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[3]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[4]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[5]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[6]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[7]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[8]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[9]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[10]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[11]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[12]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[13]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[14]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[15]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[16]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[17]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[18]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[19]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[20]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[21]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[22]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[23]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[24]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[25]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[26]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[27]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[28]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[29]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[30]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[31]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[32]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[33]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[34]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[35]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[36]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[37]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[38]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[39]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[40]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[41]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[42]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[43]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[44]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[45]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[46]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[47]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[48]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[49]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[50]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[51]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[52]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[53]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[54]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[55]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[56]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[57]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[58]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[59]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[60]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[61]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[62]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[63]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Zero	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AltB	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AltBu	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddnSub	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[63]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[63]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FuncClass[1]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FuncClass[0]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[60]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[60]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[61]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[61]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[58]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[58]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[59]	=>  Location: PIN_AD16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[59]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[56]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[56]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[57]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[57]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[54]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[54]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[55]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[55]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[52]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[52]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[53]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[53]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[51]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[51]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[48]	=>  Location: PIN_AC13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[48]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[49]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[49]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[50]	=>  Location: PIN_AC6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[50]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[62]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[62]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[30]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[30]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[31]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[31]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[28]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[28]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[29]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[29]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[26]	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[26]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[27]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[27]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[24]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[24]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[25]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[25]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[22]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[22]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[23]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[23]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[20]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[20]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[21]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[21]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[18]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[18]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[19]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[19]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[16]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[16]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[17]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[17]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[15]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[15]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[14]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[14]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[12]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[12]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[13]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[13]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[11]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[11]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[10]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[10]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[9]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[9]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[8]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[8]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[7]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[7]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[6]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[6]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[3]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[3]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[2]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[2]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[1]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[1]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[0]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[0]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[4]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[5]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[5]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[47]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[47]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[46]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[46]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[44]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[44]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[45]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[45]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[35]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[35]	=>  Location: PIN_AD6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[34]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[34]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[33]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[33]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[32]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[32]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[43]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[43]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[42]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[42]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[41]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[41]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[40]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[40]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[39]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[39]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[38]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[38]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[36]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[36]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[37]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[37]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LogicFN[1]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LogicFN[0]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ShiftFN[0]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ShiftFN[1]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ExtWord	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF ExecUnit IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_A : std_logic_vector(63 DOWNTO 0);
SIGNAL ww_B : std_logic_vector(63 DOWNTO 0);
SIGNAL ww_FuncClass : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_LogicFN : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ShiftFN : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_AddnSub : std_logic;
SIGNAL ww_ExtWord : std_logic;
SIGNAL ww_Y : std_logic_vector(63 DOWNTO 0);
SIGNAL ww_Zero : std_logic;
SIGNAL ww_AltB : std_logic;
SIGNAL ww_AltBu : std_logic;
SIGNAL \Y[0]~output_o\ : std_logic;
SIGNAL \Y[1]~output_o\ : std_logic;
SIGNAL \Y[2]~output_o\ : std_logic;
SIGNAL \Y[3]~output_o\ : std_logic;
SIGNAL \Y[4]~output_o\ : std_logic;
SIGNAL \Y[5]~output_o\ : std_logic;
SIGNAL \Y[6]~output_o\ : std_logic;
SIGNAL \Y[7]~output_o\ : std_logic;
SIGNAL \Y[8]~output_o\ : std_logic;
SIGNAL \Y[9]~output_o\ : std_logic;
SIGNAL \Y[10]~output_o\ : std_logic;
SIGNAL \Y[11]~output_o\ : std_logic;
SIGNAL \Y[12]~output_o\ : std_logic;
SIGNAL \Y[13]~output_o\ : std_logic;
SIGNAL \Y[14]~output_o\ : std_logic;
SIGNAL \Y[15]~output_o\ : std_logic;
SIGNAL \Y[16]~output_o\ : std_logic;
SIGNAL \Y[17]~output_o\ : std_logic;
SIGNAL \Y[18]~output_o\ : std_logic;
SIGNAL \Y[19]~output_o\ : std_logic;
SIGNAL \Y[20]~output_o\ : std_logic;
SIGNAL \Y[21]~output_o\ : std_logic;
SIGNAL \Y[22]~output_o\ : std_logic;
SIGNAL \Y[23]~output_o\ : std_logic;
SIGNAL \Y[24]~output_o\ : std_logic;
SIGNAL \Y[25]~output_o\ : std_logic;
SIGNAL \Y[26]~output_o\ : std_logic;
SIGNAL \Y[27]~output_o\ : std_logic;
SIGNAL \Y[28]~output_o\ : std_logic;
SIGNAL \Y[29]~output_o\ : std_logic;
SIGNAL \Y[30]~output_o\ : std_logic;
SIGNAL \Y[31]~output_o\ : std_logic;
SIGNAL \Y[32]~output_o\ : std_logic;
SIGNAL \Y[33]~output_o\ : std_logic;
SIGNAL \Y[34]~output_o\ : std_logic;
SIGNAL \Y[35]~output_o\ : std_logic;
SIGNAL \Y[36]~output_o\ : std_logic;
SIGNAL \Y[37]~output_o\ : std_logic;
SIGNAL \Y[38]~output_o\ : std_logic;
SIGNAL \Y[39]~output_o\ : std_logic;
SIGNAL \Y[40]~output_o\ : std_logic;
SIGNAL \Y[41]~output_o\ : std_logic;
SIGNAL \Y[42]~output_o\ : std_logic;
SIGNAL \Y[43]~output_o\ : std_logic;
SIGNAL \Y[44]~output_o\ : std_logic;
SIGNAL \Y[45]~output_o\ : std_logic;
SIGNAL \Y[46]~output_o\ : std_logic;
SIGNAL \Y[47]~output_o\ : std_logic;
SIGNAL \Y[48]~output_o\ : std_logic;
SIGNAL \Y[49]~output_o\ : std_logic;
SIGNAL \Y[50]~output_o\ : std_logic;
SIGNAL \Y[51]~output_o\ : std_logic;
SIGNAL \Y[52]~output_o\ : std_logic;
SIGNAL \Y[53]~output_o\ : std_logic;
SIGNAL \Y[54]~output_o\ : std_logic;
SIGNAL \Y[55]~output_o\ : std_logic;
SIGNAL \Y[56]~output_o\ : std_logic;
SIGNAL \Y[57]~output_o\ : std_logic;
SIGNAL \Y[58]~output_o\ : std_logic;
SIGNAL \Y[59]~output_o\ : std_logic;
SIGNAL \Y[60]~output_o\ : std_logic;
SIGNAL \Y[61]~output_o\ : std_logic;
SIGNAL \Y[62]~output_o\ : std_logic;
SIGNAL \Y[63]~output_o\ : std_logic;
SIGNAL \Zero~output_o\ : std_logic;
SIGNAL \AltB~output_o\ : std_logic;
SIGNAL \AltBu~output_o\ : std_logic;
SIGNAL \ShiftFN[1]~input_o\ : std_logic;
SIGNAL \ShiftFN[0]~input_o\ : std_logic;
SIGNAL \B[5]~input_o\ : std_logic;
SIGNAL \B[4]~input_o\ : std_logic;
SIGNAL \ExtWord~input_o\ : std_logic;
SIGNAL \Shifter|Equal9~0_combout\ : std_logic;
SIGNAL \Shifter|Equal2~0_combout\ : std_logic;
SIGNAL \A[18]~input_o\ : std_logic;
SIGNAL \A[45]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[18]~12_combout\ : std_logic;
SIGNAL \A[46]~input_o\ : std_logic;
SIGNAL \A[17]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[17]~14_combout\ : std_logic;
SIGNAL \A[44]~input_o\ : std_logic;
SIGNAL \A[19]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[19]~13_combout\ : std_logic;
SIGNAL \A[16]~input_o\ : std_logic;
SIGNAL \A[47]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[16]~15_combout\ : std_logic;
SIGNAL \B[1]~input_o\ : std_logic;
SIGNAL \B[0]~input_o\ : std_logic;
SIGNAL \Shifter|stage[1][16]~3_combout\ : std_logic;
SIGNAL \B[2]~input_o\ : std_logic;
SIGNAL \A[37]~input_o\ : std_logic;
SIGNAL \A[26]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[26]~0_combout\ : std_logic;
SIGNAL \A[24]~input_o\ : std_logic;
SIGNAL \A[39]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[24]~3_combout\ : std_logic;
SIGNAL \A[27]~input_o\ : std_logic;
SIGNAL \A[36]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[27]~1_combout\ : std_logic;
SIGNAL \A[25]~input_o\ : std_logic;
SIGNAL \A[38]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[25]~2_combout\ : std_logic;
SIGNAL \Shifter|stage[1][24]~0_combout\ : std_logic;
SIGNAL \B[3]~input_o\ : std_logic;
SIGNAL \A[30]~input_o\ : std_logic;
SIGNAL \A[33]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[30]~4_combout\ : std_logic;
SIGNAL \A[35]~input_o\ : std_logic;
SIGNAL \A[28]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[28]~7_combout\ : std_logic;
SIGNAL \A[34]~input_o\ : std_logic;
SIGNAL \A[29]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[29]~6_combout\ : std_logic;
SIGNAL \A[31]~input_o\ : std_logic;
SIGNAL \A[32]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[31]~5_combout\ : std_logic;
SIGNAL \Shifter|stage[1][28]~1_combout\ : std_logic;
SIGNAL \A[40]~input_o\ : std_logic;
SIGNAL \A[23]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[23]~9_combout\ : std_logic;
SIGNAL \A[42]~input_o\ : std_logic;
SIGNAL \A[21]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[21]~10_combout\ : std_logic;
SIGNAL \A[20]~input_o\ : std_logic;
SIGNAL \A[43]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[20]~11_combout\ : std_logic;
SIGNAL \A[22]~input_o\ : std_logic;
SIGNAL \A[41]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[22]~8_combout\ : std_logic;
SIGNAL \Shifter|stage[1][20]~2_combout\ : std_logic;
SIGNAL \Shifter|stage[2][16]~4_combout\ : std_logic;
SIGNAL \A[55]~input_o\ : std_logic;
SIGNAL \Shifter|InputExtended[35]~0_combout\ : std_logic;
SIGNAL \Shifter|InputExtended[63]~1_combout\ : std_logic;
SIGNAL \A[8]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[55]~41_combout\ : std_logic;
SIGNAL \A[11]~input_o\ : std_logic;
SIGNAL \A[52]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[52]~43_combout\ : std_logic;
SIGNAL \A[9]~input_o\ : std_logic;
SIGNAL \A[54]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[54]~40_combout\ : std_logic;
SIGNAL \A[53]~input_o\ : std_logic;
SIGNAL \A[10]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[53]~42_combout\ : std_logic;
SIGNAL \Shifter|stage[1][52]~12_combout\ : std_logic;
SIGNAL \A[51]~input_o\ : std_logic;
SIGNAL \A[12]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[51]~45_combout\ : std_logic;
SIGNAL \A[50]~input_o\ : std_logic;
SIGNAL \A[13]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[50]~44_combout\ : std_logic;
SIGNAL \A[48]~input_o\ : std_logic;
SIGNAL \A[15]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[48]~47_combout\ : std_logic;
SIGNAL \A[14]~input_o\ : std_logic;
SIGNAL \A[49]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[49]~46_combout\ : std_logic;
SIGNAL \Shifter|stage[1][48]~13_combout\ : std_logic;
SIGNAL \A[0]~input_o\ : std_logic;
SIGNAL \A[63]~input_o\ : std_logic;
SIGNAL \Shifter|InputExtended[63]~2_combout\ : std_logic;
SIGNAL \Shifter|stage_in[63]~37_combout\ : std_logic;
SIGNAL \A[3]~input_o\ : std_logic;
SIGNAL \A[60]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[60]~39_combout\ : std_logic;
SIGNAL \A[1]~input_o\ : std_logic;
SIGNAL \A[62]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[62]~36_combout\ : std_logic;
SIGNAL \A[61]~input_o\ : std_logic;
SIGNAL \A[2]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[61]~38_combout\ : std_logic;
SIGNAL \Shifter|stage[1][60]~11_combout\ : std_logic;
SIGNAL \A[5]~input_o\ : std_logic;
SIGNAL \A[58]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[58]~32_combout\ : std_logic;
SIGNAL \A[56]~input_o\ : std_logic;
SIGNAL \A[7]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[56]~35_combout\ : std_logic;
SIGNAL \A[57]~input_o\ : std_logic;
SIGNAL \A[6]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[57]~34_combout\ : std_logic;
SIGNAL \A[4]~input_o\ : std_logic;
SIGNAL \A[59]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[59]~33_combout\ : std_logic;
SIGNAL \Shifter|stage[1][56]~10_combout\ : std_logic;
SIGNAL \Shifter|stage[2][48]~14_combout\ : std_logic;
SIGNAL \Shifter|stage_in[35]~29_combout\ : std_logic;
SIGNAL \Shifter|stage_in[34]~28_combout\ : std_logic;
SIGNAL \Shifter|stage_in[32]~31_combout\ : std_logic;
SIGNAL \Shifter|stage_in[33]~30_combout\ : std_logic;
SIGNAL \Shifter|stage[1][32]~8_combout\ : std_logic;
SIGNAL \Shifter|stage_in[36]~27_combout\ : std_logic;
SIGNAL \Shifter|stage_in[38]~24_combout\ : std_logic;
SIGNAL \Shifter|stage_in[37]~26_combout\ : std_logic;
SIGNAL \Shifter|stage_in[39]~25_combout\ : std_logic;
SIGNAL \Shifter|stage[1][36]~7_combout\ : std_logic;
SIGNAL \Shifter|stage_in[44]~23_combout\ : std_logic;
SIGNAL \Shifter|stage_in[47]~21_combout\ : std_logic;
SIGNAL \Shifter|stage_in[46]~20_combout\ : std_logic;
SIGNAL \Shifter|stage_in[45]~22_combout\ : std_logic;
SIGNAL \Shifter|stage[1][44]~6_combout\ : std_logic;
SIGNAL \Shifter|stage_in[41]~18_combout\ : std_logic;
SIGNAL \Shifter|stage_in[40]~19_combout\ : std_logic;
SIGNAL \Shifter|stage_in[42]~16_combout\ : std_logic;
SIGNAL \Shifter|stage_in[43]~17_combout\ : std_logic;
SIGNAL \Shifter|stage[1][40]~5_combout\ : std_logic;
SIGNAL \Shifter|stage[2][32]~9_combout\ : std_logic;
SIGNAL \Shifter|Equal10~0_combout\ : std_logic;
SIGNAL \Shifter|stage~15_combout\ : std_logic;
SIGNAL \Shifter|Equal11~0_combout\ : std_logic;
SIGNAL \Shifter|stage[2][63]~21_combout\ : std_logic;
SIGNAL \Shifter|stage[2][63]~22_combout\ : std_logic;
SIGNAL \Shifter|stage_in[6]~56_combout\ : std_logic;
SIGNAL \Shifter|stage_in[5]~58_combout\ : std_logic;
SIGNAL \Shifter|stage_in[7]~57_combout\ : std_logic;
SIGNAL \Shifter|stage_in[4]~59_combout\ : std_logic;
SIGNAL \Shifter|stage[1][4]~18_combout\ : std_logic;
SIGNAL \Shifter|stage_in[10]~52_combout\ : std_logic;
SIGNAL \Shifter|stage_in[9]~54_combout\ : std_logic;
SIGNAL \Shifter|stage_in[11]~53_combout\ : std_logic;
SIGNAL \Shifter|stage_in[8]~55_combout\ : std_logic;
SIGNAL \Shifter|stage[1][8]~17_combout\ : std_logic;
SIGNAL \Shifter|stage_in[12]~63_combout\ : std_logic;
SIGNAL \Shifter|stage_in[13]~62_combout\ : std_logic;
SIGNAL \Shifter|stage_in[14]~60_combout\ : std_logic;
SIGNAL \Shifter|stage_in[15]~61_combout\ : std_logic;
SIGNAL \Shifter|stage[1][12]~19_combout\ : std_logic;
SIGNAL \Shifter|stage_in[1]~50_combout\ : std_logic;
SIGNAL \Shifter|stage_in[0]~48_combout\ : std_logic;
SIGNAL \Shifter|stage_in[2]~49_combout\ : std_logic;
SIGNAL \Shifter|stage_in[3]~51_combout\ : std_logic;
SIGNAL \Shifter|stage[1][0]~16_combout\ : std_logic;
SIGNAL \Shifter|stage[2][0]~20_combout\ : std_logic;
SIGNAL \Shifter|Output[0]~0_combout\ : std_logic;
SIGNAL \Shifter|Output[0]~1_combout\ : std_logic;
SIGNAL \AddnSub~input_o\ : std_logic;
SIGNAL \B[63]~input_o\ : std_logic;
SIGNAL \LogicFN[0]~input_o\ : std_logic;
SIGNAL \LogicFN[1]~input_o\ : std_logic;
SIGNAL \LogicUnit|Mux63~0_combout\ : std_logic;
SIGNAL \FuncClass[1]~input_o\ : std_logic;
SIGNAL \FuncClass[0]~input_o\ : std_logic;
SIGNAL \B[62]~input_o\ : std_logic;
SIGNAL \B[53]~input_o\ : std_logic;
SIGNAL \B[52]~input_o\ : std_logic;
SIGNAL \Adder|G_array~1_combout\ : std_logic;
SIGNAL \B[55]~input_o\ : std_logic;
SIGNAL \B[54]~input_o\ : std_logic;
SIGNAL \Adder|G_array~0_combout\ : std_logic;
SIGNAL \B[49]~input_o\ : std_logic;
SIGNAL \B[50]~input_o\ : std_logic;
SIGNAL \Adder|P_array[2][51]~2_combout\ : std_logic;
SIGNAL \B[48]~input_o\ : std_logic;
SIGNAL \Adder|P_array[2][51]~3_combout\ : std_logic;
SIGNAL \B[51]~input_o\ : std_logic;
SIGNAL \Adder|P_array[2][51]~4_combout\ : std_logic;
SIGNAL \Adder|carry[56]~0_combout\ : std_logic;
SIGNAL \B[56]~input_o\ : std_logic;
SIGNAL \B[57]~input_o\ : std_logic;
SIGNAL \Adder|P_array[2][59]~0_combout\ : std_logic;
SIGNAL \B[59]~input_o\ : std_logic;
SIGNAL \B[58]~input_o\ : std_logic;
SIGNAL \Adder|P_array[1][59]~combout\ : std_logic;
SIGNAL \Adder|P_array[2][59]~1_combout\ : std_logic;
SIGNAL \B[61]~input_o\ : std_logic;
SIGNAL \B[60]~input_o\ : std_logic;
SIGNAL \Adder|P_array[1][61]~combout\ : std_logic;
SIGNAL \Adder|P_array[4][63]~5_combout\ : std_logic;
SIGNAL \B[42]~input_o\ : std_logic;
SIGNAL \B[43]~input_o\ : std_logic;
SIGNAL \Adder|G_array[1][43]~133_combout\ : std_logic;
SIGNAL \B[46]~input_o\ : std_logic;
SIGNAL \B[47]~input_o\ : std_logic;
SIGNAL \Adder|G_array~27_combout\ : std_logic;
SIGNAL \B[44]~input_o\ : std_logic;
SIGNAL \B[45]~input_o\ : std_logic;
SIGNAL \Adder|G_array~28_combout\ : std_logic;
SIGNAL \Adder|P_array[2][47]~15_combout\ : std_logic;
SIGNAL \B[41]~input_o\ : std_logic;
SIGNAL \B[40]~input_o\ : std_logic;
SIGNAL \Adder|G_array[1][41]~132_combout\ : std_logic;
SIGNAL \Adder|G_array[1][47]~134_combout\ : std_logic;
SIGNAL \Adder|G_array~31_combout\ : std_logic;
SIGNAL \Adder|G_array[3][47]~36_combout\ : std_logic;
SIGNAL \Adder|G_array[1][45]~135_combout\ : std_logic;
SIGNAL \Adder|G_array[3][47]~combout\ : std_logic;
SIGNAL \B[34]~input_o\ : std_logic;
SIGNAL \B[35]~input_o\ : std_logic;
SIGNAL \Adder|G_array[1][35]~129_combout\ : std_logic;
SIGNAL \B[39]~input_o\ : std_logic;
SIGNAL \B[38]~input_o\ : std_logic;
SIGNAL \Adder|G_array[1][39]~130_combout\ : std_logic;
SIGNAL \B[37]~input_o\ : std_logic;
SIGNAL \B[36]~input_o\ : std_logic;
SIGNAL \Adder|G_array~34_combout\ : std_logic;
SIGNAL \Adder|G_array~33_combout\ : std_logic;
SIGNAL \Adder|P_array[2][39]~18_combout\ : std_logic;
SIGNAL \B[33]~input_o\ : std_logic;
SIGNAL \B[32]~input_o\ : std_logic;
SIGNAL \Adder|G_array[1][33]~128_combout\ : std_logic;
SIGNAL \Adder|G_array~29_combout\ : std_logic;
SIGNAL \Adder|G_array[3][39]~37_combout\ : std_logic;
SIGNAL \Adder|G_array[1][37]~131_combout\ : std_logic;
SIGNAL \Adder|G_array[3][39]~combout\ : std_logic;
SIGNAL \Adder|G_array~32_combout\ : std_logic;
SIGNAL \Adder|P_array[2][43]~17_combout\ : std_logic;
SIGNAL \Adder|G_array~38_combout\ : std_logic;
SIGNAL \Adder|G_array[1][63]~136_combout\ : std_logic;
SIGNAL \Adder|Cout~4_combout\ : std_logic;
SIGNAL \B[27]~input_o\ : std_logic;
SIGNAL \B[26]~input_o\ : std_logic;
SIGNAL \Adder|G_array~6_combout\ : std_logic;
SIGNAL \B[25]~input_o\ : std_logic;
SIGNAL \B[24]~input_o\ : std_logic;
SIGNAL \Adder|G_array~7_combout\ : std_logic;
SIGNAL \Adder|P_array[2][27]~7_combout\ : std_logic;
SIGNAL \B[30]~input_o\ : std_logic;
SIGNAL \B[31]~input_o\ : std_logic;
SIGNAL \Adder|G_array~4_combout\ : std_logic;
SIGNAL \B[29]~input_o\ : std_logic;
SIGNAL \B[28]~input_o\ : std_logic;
SIGNAL \Adder|G_array~5_combout\ : std_logic;
SIGNAL \Adder|P_array[2][31]~6_combout\ : std_logic;
SIGNAL \Adder|G_array~8_combout\ : std_logic;
SIGNAL \Adder|carry~4_combout\ : std_logic;
SIGNAL \Adder|P_array[6][3]~13_combout\ : std_logic;
SIGNAL \Adder|P_array[6][3]~14_combout\ : std_logic;
SIGNAL \B[6]~input_o\ : std_logic;
SIGNAL \Adder|G_array~18_combout\ : std_logic;
SIGNAL \B[7]~input_o\ : std_logic;
SIGNAL \Adder|G_array~19_combout\ : std_logic;
SIGNAL \Adder|carry~5_combout\ : std_logic;
SIGNAL \B[9]~input_o\ : std_logic;
SIGNAL \B[8]~input_o\ : std_logic;
SIGNAL \Adder|G_array~16_combout\ : std_logic;
SIGNAL \B[10]~input_o\ : std_logic;
SIGNAL \B[11]~input_o\ : std_logic;
SIGNAL \Adder|G_array~15_combout\ : std_logic;
SIGNAL \Adder|P_array[2][11]~12_combout\ : std_logic;
SIGNAL \B[14]~input_o\ : std_logic;
SIGNAL \B[15]~input_o\ : std_logic;
SIGNAL \Adder|G_array~13_combout\ : std_logic;
SIGNAL \B[13]~input_o\ : std_logic;
SIGNAL \B[12]~input_o\ : std_logic;
SIGNAL \Adder|G_array~14_combout\ : std_logic;
SIGNAL \Adder|P_array[2][15]~11_combout\ : std_logic;
SIGNAL \Adder|carry~2_combout\ : std_logic;
SIGNAL \B[19]~input_o\ : std_logic;
SIGNAL \B[18]~input_o\ : std_logic;
SIGNAL \Adder|G_array~11_combout\ : std_logic;
SIGNAL \B[16]~input_o\ : std_logic;
SIGNAL \B[17]~input_o\ : std_logic;
SIGNAL \Adder|G_array~12_combout\ : std_logic;
SIGNAL \Adder|P_array[2][19]~9_combout\ : std_logic;
SIGNAL \B[20]~input_o\ : std_logic;
SIGNAL \B[21]~input_o\ : std_logic;
SIGNAL \Adder|G_array~10_combout\ : std_logic;
SIGNAL \B[23]~input_o\ : std_logic;
SIGNAL \B[22]~input_o\ : std_logic;
SIGNAL \Adder|G_array~9_combout\ : std_logic;
SIGNAL \Adder|P_array[2][23]~8_combout\ : std_logic;
SIGNAL \Adder|P_array[4][31]~10_combout\ : std_logic;
SIGNAL \Adder|G_array[1][25]~138_combout\ : std_logic;
SIGNAL \Adder|G_array~26_combout\ : std_logic;
SIGNAL \Adder|G_array[1][27]~139_combout\ : std_logic;
SIGNAL \Adder|G_array[1][29]~137_combout\ : std_logic;
SIGNAL \Adder|G_array[1][31]~140_combout\ : std_logic;
SIGNAL \Adder|G_array[3][31]~combout\ : std_logic;
SIGNAL \Adder|G_array[1][13]~141_combout\ : std_logic;
SIGNAL \Adder|G_array~25_combout\ : std_logic;
SIGNAL \Adder|G_array[1][15]~144_combout\ : std_logic;
SIGNAL \Adder|G_array[1][11]~143_combout\ : std_logic;
SIGNAL \Adder|G_array[1][9]~142_combout\ : std_logic;
SIGNAL \Adder|G_array~24_combout\ : std_logic;
SIGNAL \Adder|G_array[3][15]~combout\ : std_logic;
SIGNAL \Adder|Cout~2_combout\ : std_logic;
SIGNAL \Adder|G_array[1][19]~147_combout\ : std_logic;
SIGNAL \Adder|G_array[1][17]~146_combout\ : std_logic;
SIGNAL \Adder|G_array~22_combout\ : std_logic;
SIGNAL \Adder|G_array[1][21]~145_combout\ : std_logic;
SIGNAL \Adder|G_array~23_combout\ : std_logic;
SIGNAL \Adder|G_array[1][23]~148_combout\ : std_logic;
SIGNAL \Adder|G_array[3][23]~combout\ : std_logic;
SIGNAL \Adder|G_array[1][7]~151_combout\ : std_logic;
SIGNAL \Adder|G_array~21_combout\ : std_logic;
SIGNAL \Adder|G_array[1][3]~150_combout\ : std_logic;
SIGNAL \Adder|carry[10]~3_combout\ : std_logic;
SIGNAL \Adder|G_array[6][0]~combout\ : std_logic;
SIGNAL \Adder|G_array[6][1]~17_combout\ : std_logic;
SIGNAL \Adder|G_array~20_combout\ : std_logic;
SIGNAL \Adder|G_array[1][5]~149_combout\ : std_logic;
SIGNAL \Adder|G_array[6][7]~combout\ : std_logic;
SIGNAL \Adder|Cout~3_combout\ : std_logic;
SIGNAL \Adder|G_array[1][61]~158_combout\ : std_logic;
SIGNAL \Adder|G_array[1][55]~157_combout\ : std_logic;
SIGNAL \Adder|G_array[1][53]~154_combout\ : std_logic;
SIGNAL \Adder|G_array[1][49]~155_combout\ : std_logic;
SIGNAL \Adder|G_array[1][51]~156_combout\ : std_logic;
SIGNAL \Adder|G_array[3][51]~2_combout\ : std_logic;
SIGNAL \Adder|G_array[3][55]~3_combout\ : std_logic;
SIGNAL \Adder|G_array[1][57]~152_combout\ : std_logic;
SIGNAL \Adder|G_array[1][59]~153_combout\ : std_logic;
SIGNAL \Adder|carry[60]~1_combout\ : std_logic;
SIGNAL \Adder|Cout~0_combout\ : std_logic;
SIGNAL \Adder|Cout~1_combout\ : std_logic;
SIGNAL \Adder|G_array~35_combout\ : std_logic;
SIGNAL \Adder|G_array~30_combout\ : std_logic;
SIGNAL \Adder|P_array[2][35]~16_combout\ : std_logic;
SIGNAL \Adder|P_array[4][47]~19_combout\ : std_logic;
SIGNAL \Adder|Cout~5_combout\ : std_logic;
SIGNAL \Y_internal~1_combout\ : std_logic;
SIGNAL \Y_internal~0_combout\ : std_logic;
SIGNAL \Y_internal~5_combout\ : std_logic;
SIGNAL \Y_internal~3_combout\ : std_logic;
SIGNAL \Y_internal~2_combout\ : std_logic;
SIGNAL \Y_internal~4_combout\ : std_logic;
SIGNAL \Shifter|sign_bit~0_combout\ : std_logic;
SIGNAL \Shifter|stage[1][62]~44_combout\ : std_logic;
SIGNAL \Shifter|stage[2][62]~45_combout\ : std_logic;
SIGNAL \Shifter|stage[1][41]~28_combout\ : std_logic;
SIGNAL \Shifter|stage[1][45]~29_combout\ : std_logic;
SIGNAL \Shifter|stage[1][37]~30_combout\ : std_logic;
SIGNAL \Shifter|stage[1][33]~31_combout\ : std_logic;
SIGNAL \Shifter|stage[2][33]~32_combout\ : std_logic;
SIGNAL \Shifter|stage[1][61]~34_combout\ : std_logic;
SIGNAL \Shifter|stage[1][49]~36_combout\ : std_logic;
SIGNAL \Shifter|stage[1][57]~33_combout\ : std_logic;
SIGNAL \Shifter|stage[1][53]~35_combout\ : std_logic;
SIGNAL \Shifter|stage[2][49]~37_combout\ : std_logic;
SIGNAL \Shifter|stage[1][17]~26_combout\ : std_logic;
SIGNAL \Shifter|stage[1][25]~23_combout\ : std_logic;
SIGNAL \Shifter|stage[1][21]~25_combout\ : std_logic;
SIGNAL \Shifter|stage[1][29]~24_combout\ : std_logic;
SIGNAL \Shifter|stage[2][17]~27_combout\ : std_logic;
SIGNAL \Shifter|stage~38_combout\ : std_logic;
SIGNAL \Shifter|stage[1][5]~41_combout\ : std_logic;
SIGNAL \Shifter|stage[1][13]~40_combout\ : std_logic;
SIGNAL \Shifter|stage[1][9]~39_combout\ : std_logic;
SIGNAL \Shifter|stage[2][1]~42_combout\ : std_logic;
SIGNAL \Shifter|stage[2][1]~43_combout\ : std_logic;
SIGNAL \Y_internal~6_combout\ : std_logic;
SIGNAL \Y_internal~7_combout\ : std_logic;
SIGNAL \Y_internal~8_combout\ : std_logic;
SIGNAL \Adder|carry[10]~6_combout\ : std_logic;
SIGNAL \Shifter|stage[1][6]~63_combout\ : std_logic;
SIGNAL \Shifter|stage[2][2]~64_combout\ : std_logic;
SIGNAL \Shifter|stage[1][14]~62_combout\ : std_logic;
SIGNAL \Shifter|stage[1][10]~61_combout\ : std_logic;
SIGNAL \Shifter|stage[2][2]~65_combout\ : std_logic;
SIGNAL \Shifter|stage[2][61]~66_combout\ : std_logic;
SIGNAL \Shifter|stage[1][50]~58_combout\ : std_logic;
SIGNAL \Shifter|stage[1][58]~56_combout\ : std_logic;
SIGNAL \Shifter|stage[1][54]~57_combout\ : std_logic;
SIGNAL \Shifter|stage[2][50]~59_combout\ : std_logic;
SIGNAL \Shifter|stage[1][22]~48_combout\ : std_logic;
SIGNAL \Shifter|stage[1][18]~49_combout\ : std_logic;
SIGNAL \Shifter|stage[1][30]~47_combout\ : std_logic;
SIGNAL \Shifter|stage[1][26]~46_combout\ : std_logic;
SIGNAL \Shifter|stage[2][18]~50_combout\ : std_logic;
SIGNAL \Shifter|stage[1][34]~54_combout\ : std_logic;
SIGNAL \Shifter|stage[1][42]~51_combout\ : std_logic;
SIGNAL \Shifter|stage[1][38]~53_combout\ : std_logic;
SIGNAL \Shifter|stage[1][46]~52_combout\ : std_logic;
SIGNAL \Shifter|stage[2][34]~55_combout\ : std_logic;
SIGNAL \Shifter|stage~60_combout\ : std_logic;
SIGNAL \Y_internal~9_combout\ : std_logic;
SIGNAL \Y_internal~10_combout\ : std_logic;
SIGNAL \Adder|G_array[1][2]~127_combout\ : std_logic;
SIGNAL \Adder|carry[11]~7_combout\ : std_logic;
SIGNAL \Y_internal~11_combout\ : std_logic;
SIGNAL \Shifter|stage[1][39]~74_combout\ : std_logic;
SIGNAL \Shifter|stage[1][35]~75_combout\ : std_logic;
SIGNAL \Shifter|stage[1][47]~73_combout\ : std_logic;
SIGNAL \Shifter|stage[1][43]~72_combout\ : std_logic;
SIGNAL \Shifter|stage[2][35]~76_combout\ : std_logic;
SIGNAL \Shifter|stage[1][55]~79_combout\ : std_logic;
SIGNAL \Shifter|stage[1][59]~77_combout\ : std_logic;
SIGNAL \Shifter|stage[1][63]~78_combout\ : std_logic;
SIGNAL \Shifter|stage[1][51]~80_combout\ : std_logic;
SIGNAL \Shifter|stage[2][51]~81_combout\ : std_logic;
SIGNAL \Shifter|stage[1][19]~70_combout\ : std_logic;
SIGNAL \Shifter|stage[1][23]~69_combout\ : std_logic;
SIGNAL \Shifter|stage[1][27]~67_combout\ : std_logic;
SIGNAL \Shifter|stage[1][31]~68_combout\ : std_logic;
SIGNAL \Shifter|stage[2][19]~71_combout\ : std_logic;
SIGNAL \Shifter|stage~82_combout\ : std_logic;
SIGNAL \Shifter|stage[2][3]~86_combout\ : std_logic;
SIGNAL \Shifter|stage[1][7]~85_combout\ : std_logic;
SIGNAL \Shifter|stage[1][15]~84_combout\ : std_logic;
SIGNAL \Shifter|stage[1][11]~83_combout\ : std_logic;
SIGNAL \Shifter|stage[2][3]~87_combout\ : std_logic;
SIGNAL \Shifter|stage[2][60]~88_combout\ : std_logic;
SIGNAL \Y_internal~12_combout\ : std_logic;
SIGNAL \Y_internal~13_combout\ : std_logic;
SIGNAL \Y_internal~14_combout\ : std_logic;
SIGNAL \Shifter|stage[2][4]~93_combout\ : std_logic;
SIGNAL \Shifter|stage[2][59]~94_combout\ : std_logic;
SIGNAL \Shifter|stage[2][36]~90_combout\ : std_logic;
SIGNAL \Shifter|stage[2][20]~89_combout\ : std_logic;
SIGNAL \Shifter|stage[2][52]~91_combout\ : std_logic;
SIGNAL \Shifter|stage~92_combout\ : std_logic;
SIGNAL \Y_internal~15_combout\ : std_logic;
SIGNAL \Y_internal~16_combout\ : std_logic;
SIGNAL \Y_internal~17_combout\ : std_logic;
SIGNAL \Shifter|stage[2][58]~100_combout\ : std_logic;
SIGNAL \Shifter|stage[2][37]~96_combout\ : std_logic;
SIGNAL \Shifter|stage[2][21]~95_combout\ : std_logic;
SIGNAL \Shifter|stage[2][53]~97_combout\ : std_logic;
SIGNAL \Shifter|stage~98_combout\ : std_logic;
SIGNAL \Shifter|stage[2][5]~99_combout\ : std_logic;
SIGNAL \Y_internal~18_combout\ : std_logic;
SIGNAL \Adder|G_array[1][4]~126_combout\ : std_logic;
SIGNAL \Adder|G_array~39_combout\ : std_logic;
SIGNAL \Adder|G_array~40_combout\ : std_logic;
SIGNAL \Y_internal~19_combout\ : std_logic;
SIGNAL \Shifter|stage[2][6]~105_combout\ : std_logic;
SIGNAL \Shifter|stage[2][57]~106_combout\ : std_logic;
SIGNAL \Shifter|stage[2][22]~101_combout\ : std_logic;
SIGNAL \Shifter|stage[2][54]~103_combout\ : std_logic;
SIGNAL \Shifter|stage[2][38]~102_combout\ : std_logic;
SIGNAL \Shifter|stage~104_combout\ : std_logic;
SIGNAL \Y_internal~21_combout\ : std_logic;
SIGNAL \Y_internal~20_combout\ : std_logic;
SIGNAL \Adder|G_array[6][5]~combout\ : std_logic;
SIGNAL \Adder|carry~8_combout\ : std_logic;
SIGNAL \Y_internal~22_combout\ : std_logic;
SIGNAL \Adder|carry~9_combout\ : std_logic;
SIGNAL \Adder|G_array~41_combout\ : std_logic;
SIGNAL \Adder|G_array~42_combout\ : std_logic;
SIGNAL \Adder|G_array[1][6]~125_combout\ : std_logic;
SIGNAL \Adder|G_array[6][6]~combout\ : std_logic;
SIGNAL \Shifter|stage[2][7]~111_combout\ : std_logic;
SIGNAL \Shifter|stage[2][56]~112_combout\ : std_logic;
SIGNAL \Shifter|stage[2][23]~107_combout\ : std_logic;
SIGNAL \Shifter|stage[2][55]~109_combout\ : std_logic;
SIGNAL \Shifter|stage[2][39]~108_combout\ : std_logic;
SIGNAL \Shifter|stage~110_combout\ : std_logic;
SIGNAL \Y_internal~24_combout\ : std_logic;
SIGNAL \Y_internal~23_combout\ : std_logic;
SIGNAL \Y_internal~259_combout\ : std_logic;
SIGNAL \Shifter|stage[2][8]~116_combout\ : std_logic;
SIGNAL \Shifter|stage[2][40]~114_combout\ : std_logic;
SIGNAL \Shifter|stage[2][24]~113_combout\ : std_logic;
SIGNAL \Shifter|stage~115_combout\ : std_logic;
SIGNAL \Y_internal~26_combout\ : std_logic;
SIGNAL \Y_internal~25_combout\ : std_logic;
SIGNAL \Y_internal~27_combout\ : std_logic;
SIGNAL \Adder|G_array[1][8]~124_combout\ : std_logic;
SIGNAL \Adder|P_array[2][8]~20_combout\ : std_logic;
SIGNAL \Adder|G_array~43_combout\ : std_logic;
SIGNAL \Adder|G_array[3][8]~combout\ : std_logic;
SIGNAL \Adder|carry[25]~10_combout\ : std_logic;
SIGNAL \Shifter|stage[2][9]~120_combout\ : std_logic;
SIGNAL \Shifter|stage[2][41]~118_combout\ : std_logic;
SIGNAL \Shifter|stage[2][25]~117_combout\ : std_logic;
SIGNAL \Shifter|stage~119_combout\ : std_logic;
SIGNAL \Y_internal~29_combout\ : std_logic;
SIGNAL \Y_internal~28_combout\ : std_logic;
SIGNAL \Y_internal~30_combout\ : std_logic;
SIGNAL \Shifter|stage[2][26]~121_combout\ : std_logic;
SIGNAL \Shifter|stage[2][42]~122_combout\ : std_logic;
SIGNAL \Shifter|stage~123_combout\ : std_logic;
SIGNAL \Shifter|stage[2][10]~124_combout\ : std_logic;
SIGNAL \Y_internal~32_combout\ : std_logic;
SIGNAL \Adder|P_array[2][9]~21_combout\ : std_logic;
SIGNAL \Adder|carry[26]~11_combout\ : std_logic;
SIGNAL \Adder|carry[10]~12_combout\ : std_logic;
SIGNAL \Adder|carry[26]~13_combout\ : std_logic;
SIGNAL \Y_internal~31_combout\ : std_logic;
SIGNAL \Y_internal~33_combout\ : std_logic;
SIGNAL \Y_internal~34_combout\ : std_logic;
SIGNAL \Shifter|stage[2][27]~125_combout\ : std_logic;
SIGNAL \Shifter|stage[2][43]~126_combout\ : std_logic;
SIGNAL \Shifter|stage~127_combout\ : std_logic;
SIGNAL \Shifter|stage[2][11]~128_combout\ : std_logic;
SIGNAL \Y_internal~35_combout\ : std_logic;
SIGNAL \Adder|P_array[2][10]~22_combout\ : std_logic;
SIGNAL \Adder|G_array[1][10]~123_combout\ : std_logic;
SIGNAL \Adder|carry[27]~14_combout\ : std_logic;
SIGNAL \Adder|G_array~44_combout\ : std_logic;
SIGNAL \Adder|carry[27]~15_combout\ : std_logic;
SIGNAL \Y_internal~36_combout\ : std_logic;
SIGNAL \Y_internal~38_combout\ : std_logic;
SIGNAL \Y_internal~39_combout\ : std_logic;
SIGNAL \Adder|carry[20]~16_combout\ : std_logic;
SIGNAL \Adder|carry[20]~17_combout\ : std_logic;
SIGNAL \Y_internal~40_combout\ : std_logic;
SIGNAL \Shifter|stage[2][12]~132_combout\ : std_logic;
SIGNAL \Shifter|stage[2][44]~130_combout\ : std_logic;
SIGNAL \Shifter|stage[2][28]~129_combout\ : std_logic;
SIGNAL \Shifter|stage~131_combout\ : std_logic;
SIGNAL \Y_internal~37_combout\ : std_logic;
SIGNAL \Y_internal~41_combout\ : std_logic;
SIGNAL \Shifter|stage[2][29]~133_combout\ : std_logic;
SIGNAL \Shifter|stage[2][45]~134_combout\ : std_logic;
SIGNAL \Shifter|stage~135_combout\ : std_logic;
SIGNAL \Shifter|stage[2][13]~136_combout\ : std_logic;
SIGNAL \Y_internal~42_combout\ : std_logic;
SIGNAL \Adder|G_array~45_combout\ : std_logic;
SIGNAL \Adder|P_array[2][12]~23_combout\ : std_logic;
SIGNAL \Adder|G_array[1][12]~122_combout\ : std_logic;
SIGNAL \Adder|carry[21]~19_combout\ : std_logic;
SIGNAL \Adder|carry[13]~18_combout\ : std_logic;
SIGNAL \Y_internal~43_combout\ : std_logic;
SIGNAL \Y_internal~44_combout\ : std_logic;
SIGNAL \Y_internal~46_combout\ : std_logic;
SIGNAL \Adder|P_array[2][13]~24_combout\ : std_logic;
SIGNAL \Adder|G_array~46_combout\ : std_logic;
SIGNAL \Adder|G_array[3][13]~47_combout\ : std_logic;
SIGNAL \Adder|G_array[3][13]~combout\ : std_logic;
SIGNAL \Shifter|stage[2][46]~138_combout\ : std_logic;
SIGNAL \Shifter|stage[2][30]~137_combout\ : std_logic;
SIGNAL \Shifter|stage~139_combout\ : std_logic;
SIGNAL \Shifter|stage[2][14]~140_combout\ : std_logic;
SIGNAL \Y_internal~45_combout\ : std_logic;
SIGNAL \Y_internal~47_combout\ : std_logic;
SIGNAL \Y_internal~49_combout\ : std_logic;
SIGNAL \Adder|P_array[2][14]~25_combout\ : std_logic;
SIGNAL \Adder|carry~20_combout\ : std_logic;
SIGNAL \Adder|G_array~48_combout\ : std_logic;
SIGNAL \Adder|G_array[1][14]~121_combout\ : std_logic;
SIGNAL \Adder|G_array[3][14]~combout\ : std_logic;
SIGNAL \Shifter|stage[2][31]~141_combout\ : std_logic;
SIGNAL \Shifter|stage[2][47]~142_combout\ : std_logic;
SIGNAL \Shifter|stage~143_combout\ : std_logic;
SIGNAL \Shifter|stage[2][15]~144_combout\ : std_logic;
SIGNAL \Y_internal~48_combout\ : std_logic;
SIGNAL \Y_internal~50_combout\ : std_logic;
SIGNAL \Shifter|stage~145_combout\ : std_logic;
SIGNAL \Shifter|stage~146_combout\ : std_logic;
SIGNAL \Y_internal~51_combout\ : std_logic;
SIGNAL \Y_internal~52_combout\ : std_logic;
SIGNAL \Y_internal~53_combout\ : std_logic;
SIGNAL \Y_internal~55_combout\ : std_logic;
SIGNAL \Shifter|stage~147_combout\ : std_logic;
SIGNAL \Shifter|stage~148_combout\ : std_logic;
SIGNAL \Y_internal~54_combout\ : std_logic;
SIGNAL \Adder|G_array[1][16]~120_combout\ : std_logic;
SIGNAL \Adder|G_array~49_combout\ : std_logic;
SIGNAL \Adder|P_array[2][16]~26_combout\ : std_logic;
SIGNAL \Adder|G_array[3][16]~combout\ : std_logic;
SIGNAL \Adder|carry[17]~21_combout\ : std_logic;
SIGNAL \Adder|carry[17]~22_combout\ : std_logic;
SIGNAL \Y_internal~56_combout\ : std_logic;
SIGNAL \Shifter|stage~150_combout\ : std_logic;
SIGNAL \Shifter|stage~149_combout\ : std_logic;
SIGNAL \Y_internal~57_combout\ : std_logic;
SIGNAL \Adder|P_array[2][17]~27_combout\ : std_logic;
SIGNAL \Adder|G_array[3][17]~50_combout\ : std_logic;
SIGNAL \Adder|G_array[3][17]~combout\ : std_logic;
SIGNAL \Adder|carry[34]~23_combout\ : std_logic;
SIGNAL \Y_internal~58_combout\ : std_logic;
SIGNAL \Y_internal~59_combout\ : std_logic;
SIGNAL \Shifter|stage~151_combout\ : std_logic;
SIGNAL \Shifter|stage~152_combout\ : std_logic;
SIGNAL \Y_internal~60_combout\ : std_logic;
SIGNAL \Adder|P_array[2][18]~28_combout\ : std_logic;
SIGNAL \Adder|G_array~51_combout\ : std_logic;
SIGNAL \Adder|G_array[1][18]~119_combout\ : std_logic;
SIGNAL \Adder|G_array[3][18]~combout\ : std_logic;
SIGNAL \Adder|carry[35]~24_combout\ : std_logic;
SIGNAL \Y_internal~61_combout\ : std_logic;
SIGNAL \Y_internal~62_combout\ : std_logic;
SIGNAL \Y_internal~64_combout\ : std_logic;
SIGNAL \Shifter|stage~153_combout\ : std_logic;
SIGNAL \Shifter|stage~154_combout\ : std_logic;
SIGNAL \Y_internal~63_combout\ : std_logic;
SIGNAL \Adder|G_array[3][19]~combout\ : std_logic;
SIGNAL \Adder|carry[20]~25_combout\ : std_logic;
SIGNAL \Y_internal~65_combout\ : std_logic;
SIGNAL \Adder|P_array[2][20]~29_combout\ : std_logic;
SIGNAL \Adder|carry[21]~26_combout\ : std_logic;
SIGNAL \Adder|G_array~52_combout\ : std_logic;
SIGNAL \Adder|G_array[1][20]~118_combout\ : std_logic;
SIGNAL \Adder|G_array[3][20]~combout\ : std_logic;
SIGNAL \Shifter|stage~155_combout\ : std_logic;
SIGNAL \Shifter|stage~156_combout\ : std_logic;
SIGNAL \Y_internal~66_combout\ : std_logic;
SIGNAL \Y_internal~67_combout\ : std_logic;
SIGNAL \Y_internal~68_combout\ : std_logic;
SIGNAL \Y_internal~70_combout\ : std_logic;
SIGNAL \Shifter|stage~158_combout\ : std_logic;
SIGNAL \Shifter|stage~157_combout\ : std_logic;
SIGNAL \Y_internal~69_combout\ : std_logic;
SIGNAL \Adder|P_array[2][21]~30_combout\ : std_logic;
SIGNAL \Adder|G_array~53_combout\ : std_logic;
SIGNAL \Adder|carry[38]~27_combout\ : std_logic;
SIGNAL \Adder|G_array[3][21]~55_combout\ : std_logic;
SIGNAL \Adder|G_array[3][21]~combout\ : std_logic;
SIGNAL \Adder|G_array~54_combout\ : std_logic;
SIGNAL \Adder|carry[22]~28_combout\ : std_logic;
SIGNAL \Y_internal~71_combout\ : std_logic;
SIGNAL \Shifter|stage~160_combout\ : std_logic;
SIGNAL \Shifter|stage~159_combout\ : std_logic;
SIGNAL \Y_internal~72_combout\ : std_logic;
SIGNAL \Y_internal~73_combout\ : std_logic;
SIGNAL \Adder|P_array[2][22]~31_combout\ : std_logic;
SIGNAL \Adder|G_array[1][22]~117_combout\ : std_logic;
SIGNAL \Adder|G_array~57_combout\ : std_logic;
SIGNAL \Adder|G_array[3][22]~combout\ : std_logic;
SIGNAL \Adder|G_array~56_combout\ : std_logic;
SIGNAL \Adder|carry[23]~30_combout\ : std_logic;
SIGNAL \Adder|carry[39]~29_combout\ : std_logic;
SIGNAL \Adder|carry[23]~31_combout\ : std_logic;
SIGNAL \Y_internal~74_combout\ : std_logic;
SIGNAL \Shifter|stage~161_combout\ : std_logic;
SIGNAL \Shifter|stage~162_combout\ : std_logic;
SIGNAL \Y_internal~75_combout\ : std_logic;
SIGNAL \Y_internal~76_combout\ : std_logic;
SIGNAL \Y_internal~77_combout\ : std_logic;
SIGNAL \Y_internal~79_combout\ : std_logic;
SIGNAL \Adder|G_array~59_combout\ : std_logic;
SIGNAL \Adder|G_array[1][24]~116_combout\ : std_logic;
SIGNAL \Adder|P_array[2][24]~32_combout\ : std_logic;
SIGNAL \Adder|G_array[3][24]~combout\ : std_logic;
SIGNAL \Adder|G_array~58_combout\ : std_logic;
SIGNAL \Adder|carry[25]~32_combout\ : std_logic;
SIGNAL \Shifter|stage~164_combout\ : std_logic;
SIGNAL \Shifter|stage~163_combout\ : std_logic;
SIGNAL \Y_internal~78_combout\ : std_logic;
SIGNAL \Y_internal~80_combout\ : std_logic;
SIGNAL \Shifter|stage~165_combout\ : std_logic;
SIGNAL \Shifter|stage~166_combout\ : std_logic;
SIGNAL \Y_internal~81_combout\ : std_logic;
SIGNAL \Y_internal~82_combout\ : std_logic;
SIGNAL \Adder|P_array[2][25]~33_combout\ : std_logic;
SIGNAL \Adder|carry[42]~33_combout\ : std_logic;
SIGNAL \Adder|G_array[3][25]~60_combout\ : std_logic;
SIGNAL \Adder|G_array[3][25]~combout\ : std_logic;
SIGNAL \Adder|carry[26]~34_combout\ : std_logic;
SIGNAL \Adder|carry[26]~35_combout\ : std_logic;
SIGNAL \Y_internal~83_combout\ : std_logic;
SIGNAL \Adder|P_array[2][26]~34_combout\ : std_logic;
SIGNAL \Adder|carry[43]~36_combout\ : std_logic;
SIGNAL \Adder|G_array~61_combout\ : std_logic;
SIGNAL \Adder|G_array[1][26]~115_combout\ : std_logic;
SIGNAL \Adder|G_array[3][26]~combout\ : std_logic;
SIGNAL \Adder|carry[27]~37_combout\ : std_logic;
SIGNAL \Adder|carry[27]~38_combout\ : std_logic;
SIGNAL \Y_internal~85_combout\ : std_logic;
SIGNAL \Shifter|stage~167_combout\ : std_logic;
SIGNAL \Shifter|stage~168_combout\ : std_logic;
SIGNAL \Y_internal~84_combout\ : std_logic;
SIGNAL \Y_internal~86_combout\ : std_logic;
SIGNAL \Shifter|stage~170_combout\ : std_logic;
SIGNAL \Shifter|stage~169_combout\ : std_logic;
SIGNAL \Y_internal~87_combout\ : std_logic;
SIGNAL \Y_internal~88_combout\ : std_logic;
SIGNAL \Adder|G_array[3][27]~combout\ : std_logic;
SIGNAL \Adder|carry[28]~40_combout\ : std_logic;
SIGNAL \Adder|carry[44]~39_combout\ : std_logic;
SIGNAL \Adder|carry[28]~41_combout\ : std_logic;
SIGNAL \Y_internal~89_combout\ : std_logic;
SIGNAL \Y_internal~91_combout\ : std_logic;
SIGNAL \Shifter|stage~171_combout\ : std_logic;
SIGNAL \Shifter|stage~172_combout\ : std_logic;
SIGNAL \Y_internal~90_combout\ : std_logic;
SIGNAL \Adder|P_array[2][28]~35_combout\ : std_logic;
SIGNAL \Adder|G_array[1][28]~114_combout\ : std_logic;
SIGNAL \Adder|G_array~62_combout\ : std_logic;
SIGNAL \Adder|G_array[3][28]~combout\ : std_logic;
SIGNAL \Adder|carry[29]~43_combout\ : std_logic;
SIGNAL \Adder|P_array[4][28]~36_combout\ : std_logic;
SIGNAL \Adder|carry[45]~42_combout\ : std_logic;
SIGNAL \Adder|carry[29]~44_combout\ : std_logic;
SIGNAL \Y_internal~92_combout\ : std_logic;
SIGNAL \Y_internal~94_combout\ : std_logic;
SIGNAL \Shifter|stage~174_combout\ : std_logic;
SIGNAL \Shifter|stage~173_combout\ : std_logic;
SIGNAL \Y_internal~93_combout\ : std_logic;
SIGNAL \Adder|P_array[2][29]~37_combout\ : std_logic;
SIGNAL \Adder|G_array~63_combout\ : std_logic;
SIGNAL \Adder|P_array[4][29]~38_combout\ : std_logic;
SIGNAL \Adder|carry[30]~45_combout\ : std_logic;
SIGNAL \Adder|G_array~65_combout\ : std_logic;
SIGNAL \Adder|G_array[3][29]~combout\ : std_logic;
SIGNAL \Adder|G_array~64_combout\ : std_logic;
SIGNAL \Y_internal~95_combout\ : std_logic;
SIGNAL \Shifter|stage~175_combout\ : std_logic;
SIGNAL \Shifter|stage~176_combout\ : std_logic;
SIGNAL \Shifter|stage_out[31]~0_combout\ : std_logic;
SIGNAL \Adder|G_array~69_combout\ : std_logic;
SIGNAL \Adder|P_array[2][30]~39_combout\ : std_logic;
SIGNAL \Adder|G_array[1][30]~113_combout\ : std_logic;
SIGNAL \Adder|G_array[3][30]~combout\ : std_logic;
SIGNAL \Adder|G_array~66_combout\ : std_logic;
SIGNAL \Adder|G_array~67_combout\ : std_logic;
SIGNAL \Adder|P_array[4][30]~40_combout\ : std_logic;
SIGNAL \Adder|G_array[6][30]~68_combout\ : std_logic;
SIGNAL \Adder|carry~46_combout\ : std_logic;
SIGNAL \LogicUnit|Mux32~0_combout\ : std_logic;
SIGNAL \Y_internal~96_combout\ : std_logic;
SIGNAL \Y_internal~97_combout\ : std_logic;
SIGNAL \Y_internal~98_combout\ : std_logic;
SIGNAL \Y_internal~99_combout\ : std_logic;
SIGNAL \Y_internal~100_combout\ : std_logic;
SIGNAL \Y_internal~101_combout\ : std_logic;
SIGNAL \Y_internal~102_combout\ : std_logic;
SIGNAL \Y_internal~103_combout\ : std_logic;
SIGNAL \Y_internal~105_combout\ : std_logic;
SIGNAL \Y_internal~104_combout\ : std_logic;
SIGNAL \Adder|G_array~70_combout\ : std_logic;
SIGNAL \Adder|G_array[1][32]~112_combout\ : std_logic;
SIGNAL \Adder|P_array[2][32]~41_combout\ : std_logic;
SIGNAL \Adder|G_array[3][32]~combout\ : std_logic;
SIGNAL \Adder|P_array[4][32]~42_combout\ : std_logic;
SIGNAL \Adder|carry[33]~47_combout\ : std_logic;
SIGNAL \Adder|carry[33]~48_combout\ : std_logic;
SIGNAL \Adder|carry[33]~49_combout\ : std_logic;
SIGNAL \Adder|G_array~71_combout\ : std_logic;
SIGNAL \Y_internal~106_combout\ : std_logic;
SIGNAL \Y_internal~107_combout\ : std_logic;
SIGNAL \Y_internal~108_combout\ : std_logic;
SIGNAL \Adder|P_array[2][33]~43_combout\ : std_logic;
SIGNAL \Adder|carry[50]~51_combout\ : std_logic;
SIGNAL \Adder|carry[50]~52_combout\ : std_logic;
SIGNAL \Adder|G_array~72_combout\ : std_logic;
SIGNAL \Adder|G_array[3][33]~combout\ : std_logic;
SIGNAL \Adder|carry[50]~50_combout\ : std_logic;
SIGNAL \Y_internal~111_combout\ : std_logic;
SIGNAL \Y_internal~112_combout\ : std_logic;
SIGNAL \Y_internal~110_combout\ : std_logic;
SIGNAL \Y_internal~109_combout\ : std_logic;
SIGNAL \Y_internal~113_combout\ : std_logic;
SIGNAL \Adder|P_array[2][34]~44_combout\ : std_logic;
SIGNAL \Adder|carry[51]~54_combout\ : std_logic;
SIGNAL \Adder|carry[51]~53_combout\ : std_logic;
SIGNAL \Adder|G_array~73_combout\ : std_logic;
SIGNAL \Adder|G_array[1][34]~111_combout\ : std_logic;
SIGNAL \Adder|G_array[3][34]~combout\ : std_logic;
SIGNAL \Y_internal~116_combout\ : std_logic;
SIGNAL \Y_internal~117_combout\ : std_logic;
SIGNAL \Y_internal~114_combout\ : std_logic;
SIGNAL \Y_internal~115_combout\ : std_logic;
SIGNAL \Y_internal~118_combout\ : std_logic;
SIGNAL \Y_internal~119_combout\ : std_logic;
SIGNAL \Y_internal~120_combout\ : std_logic;
SIGNAL \Adder|G_array[3][35]~74_combout\ : std_logic;
SIGNAL \Adder|G_array[3][35]~combout\ : std_logic;
SIGNAL \Adder|carry[36]~57_combout\ : std_logic;
SIGNAL \Adder|carry[52]~55_combout\ : std_logic;
SIGNAL \Adder|carry[52]~56_combout\ : std_logic;
SIGNAL \Y_internal~121_combout\ : std_logic;
SIGNAL \Y_internal~122_combout\ : std_logic;
SIGNAL \Y_internal~123_combout\ : std_logic;
SIGNAL \Y_internal~124_combout\ : std_logic;
SIGNAL \Y_internal~125_combout\ : std_logic;
SIGNAL \Adder|P_array[2][36]~45_combout\ : std_logic;
SIGNAL \Adder|P_array[4][36]~46_combout\ : std_logic;
SIGNAL \Adder|carry[53]~58_combout\ : std_logic;
SIGNAL \Adder|carry[53]~59_combout\ : std_logic;
SIGNAL \Adder|G_array~75_combout\ : std_logic;
SIGNAL \Adder|G_array[1][36]~110_combout\ : std_logic;
SIGNAL \Adder|G_array[3][36]~combout\ : std_logic;
SIGNAL \Adder|carry[37]~60_combout\ : std_logic;
SIGNAL \Y_internal~126_combout\ : std_logic;
SIGNAL \Y_internal~127_combout\ : std_logic;
SIGNAL \Y_internal~128_combout\ : std_logic;
SIGNAL \Y_internal~129_combout\ : std_logic;
SIGNAL \Y_internal~130_combout\ : std_logic;
SIGNAL \Adder|P_array[2][37]~47_combout\ : std_logic;
SIGNAL \Adder|P_array[4][37]~48_combout\ : std_logic;
SIGNAL \Adder|carry[38]~61_combout\ : std_logic;
SIGNAL \Adder|P_array[4][37]~49_combout\ : std_logic;
SIGNAL \Adder|G_array~76_combout\ : std_logic;
SIGNAL \Adder|G_array[3][37]~combout\ : std_logic;
SIGNAL \Y_internal~131_combout\ : std_logic;
SIGNAL \Y_internal~132_combout\ : std_logic;
SIGNAL \Y_internal~133_combout\ : std_logic;
SIGNAL \Adder|P_array[2][38]~50_combout\ : std_logic;
SIGNAL \Adder|P_array[4][38]~51_combout\ : std_logic;
SIGNAL \Adder|P_array[4][38]~52_combout\ : std_logic;
SIGNAL \Adder|carry[39]~62_combout\ : std_logic;
SIGNAL \Adder|G_array[1][38]~109_combout\ : std_logic;
SIGNAL \Adder|G_array~77_combout\ : std_logic;
SIGNAL \Adder|G_array[3][38]~combout\ : std_logic;
SIGNAL \Y_internal~136_combout\ : std_logic;
SIGNAL \Y_internal~137_combout\ : std_logic;
SIGNAL \Y_internal~135_combout\ : std_logic;
SIGNAL \Y_internal~134_combout\ : std_logic;
SIGNAL \Y_internal~138_combout\ : std_logic;
SIGNAL \Adder|G_array~78_combout\ : std_logic;
SIGNAL \Adder|P_array[4][39]~53_combout\ : std_logic;
SIGNAL \Adder|carry[40]~64_combout\ : std_logic;
SIGNAL \Adder|carry[40]~63_combout\ : std_logic;
SIGNAL \Y_internal~141_combout\ : std_logic;
SIGNAL \Y_internal~142_combout\ : std_logic;
SIGNAL \Y_internal~140_combout\ : std_logic;
SIGNAL \Y_internal~139_combout\ : std_logic;
SIGNAL \Y_internal~143_combout\ : std_logic;
SIGNAL \Adder|G_array~79_combout\ : std_logic;
SIGNAL \Adder|G_array[1][40]~108_combout\ : std_logic;
SIGNAL \Adder|P_array[2][40]~54_combout\ : std_logic;
SIGNAL \Adder|G_array[3][40]~combout\ : std_logic;
SIGNAL \Adder|carry[41]~65_combout\ : std_logic;
SIGNAL \Adder|P_array[4][40]~55_combout\ : std_logic;
SIGNAL \Adder|carry[41]~66_combout\ : std_logic;
SIGNAL \Y_internal~146_combout\ : std_logic;
SIGNAL \Y_internal~147_combout\ : std_logic;
SIGNAL \Y_internal~145_combout\ : std_logic;
SIGNAL \Y_internal~144_combout\ : std_logic;
SIGNAL \Y_internal~148_combout\ : std_logic;
SIGNAL \Y_internal~150_combout\ : std_logic;
SIGNAL \Adder|P_array[2][41]~56_combout\ : std_logic;
SIGNAL \Adder|G_array~80_combout\ : std_logic;
SIGNAL \Adder|P_array[4][41]~57_combout\ : std_logic;
SIGNAL \Adder|carry[42]~67_combout\ : std_logic;
SIGNAL \Adder|G_array~81_combout\ : std_logic;
SIGNAL \Adder|G_array[3][41]~combout\ : std_logic;
SIGNAL \Y_internal~151_combout\ : std_logic;
SIGNAL \Y_internal~152_combout\ : std_logic;
SIGNAL \Y_internal~149_combout\ : std_logic;
SIGNAL \Y_internal~153_combout\ : std_logic;
SIGNAL \Y_internal~155_combout\ : std_logic;
SIGNAL \Y_internal~154_combout\ : std_logic;
SIGNAL \Adder|P_array[2][42]~58_combout\ : std_logic;
SIGNAL \Adder|P_array[4][42]~59_combout\ : std_logic;
SIGNAL \Adder|carry[43]~69_combout\ : std_logic;
SIGNAL \Adder|G_array~82_combout\ : std_logic;
SIGNAL \Adder|G_array[1][42]~107_combout\ : std_logic;
SIGNAL \Adder|G_array[3][42]~combout\ : std_logic;
SIGNAL \Adder|carry[43]~68_combout\ : std_logic;
SIGNAL \Y_internal~156_combout\ : std_logic;
SIGNAL \Y_internal~157_combout\ : std_logic;
SIGNAL \Y_internal~158_combout\ : std_logic;
SIGNAL \Y_internal~160_combout\ : std_logic;
SIGNAL \Y_internal~159_combout\ : std_logic;
SIGNAL \Adder|G_array[3][43]~83_combout\ : std_logic;
SIGNAL \Adder|G_array[3][43]~combout\ : std_logic;
SIGNAL \Adder|P_array[4][43]~60_combout\ : std_logic;
SIGNAL \Adder|carry[44]~70_combout\ : std_logic;
SIGNAL \Y_internal~161_combout\ : std_logic;
SIGNAL \Y_internal~162_combout\ : std_logic;
SIGNAL \Y_internal~163_combout\ : std_logic;
SIGNAL \Adder|P_array[2][44]~61_combout\ : std_logic;
SIGNAL \Adder|G_array~84_combout\ : std_logic;
SIGNAL \Adder|P_array[4][44]~62_combout\ : std_logic;
SIGNAL \Adder|carry[45]~71_combout\ : std_logic;
SIGNAL \Adder|G_array[1][44]~106_combout\ : std_logic;
SIGNAL \Adder|G_array~85_combout\ : std_logic;
SIGNAL \Adder|G_array[3][44]~combout\ : std_logic;
SIGNAL \Y_internal~166_combout\ : std_logic;
SIGNAL \Y_internal~167_combout\ : std_logic;
SIGNAL \Y_internal~165_combout\ : std_logic;
SIGNAL \Y_internal~164_combout\ : std_logic;
SIGNAL \Y_internal~168_combout\ : std_logic;
SIGNAL \Y_internal~170_combout\ : std_logic;
SIGNAL \Adder|P_array[2][45]~63_combout\ : std_logic;
SIGNAL \Adder|G_array~86_combout\ : std_logic;
SIGNAL \Adder|P_array[4][45]~64_combout\ : std_logic;
SIGNAL \Adder|carry[46]~72_combout\ : std_logic;
SIGNAL \Adder|G_array~87_combout\ : std_logic;
SIGNAL \Adder|G_array[3][45]~combout\ : std_logic;
SIGNAL \Y_internal~171_combout\ : std_logic;
SIGNAL \Y_internal~172_combout\ : std_logic;
SIGNAL \Y_internal~169_combout\ : std_logic;
SIGNAL \Y_internal~173_combout\ : std_logic;
SIGNAL \Y_internal~174_combout\ : std_logic;
SIGNAL \Y_internal~175_combout\ : std_logic;
SIGNAL \Adder|P_array[2][46]~65_combout\ : std_logic;
SIGNAL \Adder|G_array~89_combout\ : std_logic;
SIGNAL \Adder|G_array[1][46]~105_combout\ : std_logic;
SIGNAL \Adder|G_array~88_combout\ : std_logic;
SIGNAL \Adder|G_array[3][46]~combout\ : std_logic;
SIGNAL \Adder|P_array[4][46]~66_combout\ : std_logic;
SIGNAL \Adder|carry[47]~73_combout\ : std_logic;
SIGNAL \Y_internal~176_combout\ : std_logic;
SIGNAL \Y_internal~177_combout\ : std_logic;
SIGNAL \Y_internal~178_combout\ : std_logic;
SIGNAL \Y_internal~180_combout\ : std_logic;
SIGNAL \Y_internal~179_combout\ : std_logic;
SIGNAL \Y_internal~181_combout\ : std_logic;
SIGNAL \Adder|carry[48]~74_combout\ : std_logic;
SIGNAL \Adder|carry[48]~75_combout\ : std_logic;
SIGNAL \Y_internal~182_combout\ : std_logic;
SIGNAL \Y_internal~183_combout\ : std_logic;
SIGNAL \Y_internal~185_combout\ : std_logic;
SIGNAL \Adder|P_array[2][48]~67_combout\ : std_logic;
SIGNAL \Adder|carry[49]~76_combout\ : std_logic;
SIGNAL \Adder|carry[49]~77_combout\ : std_logic;
SIGNAL \Adder|carry[49]~78_combout\ : std_logic;
SIGNAL \Adder|G_array[1][48]~104_combout\ : std_logic;
SIGNAL \Adder|G_array~90_combout\ : std_logic;
SIGNAL \Adder|G_array[3][48]~combout\ : std_logic;
SIGNAL \Adder|carry[49]~79_combout\ : std_logic;
SIGNAL \Y_internal~186_combout\ : std_logic;
SIGNAL \Y_internal~187_combout\ : std_logic;
SIGNAL \Y_internal~184_combout\ : std_logic;
SIGNAL \Y_internal~188_combout\ : std_logic;
SIGNAL \Adder|P_array[2][49]~68_combout\ : std_logic;
SIGNAL \Adder|carry[50]~80_combout\ : std_logic;
SIGNAL \Adder|G_array~91_combout\ : std_logic;
SIGNAL \Adder|G_array[3][49]~combout\ : std_logic;
SIGNAL \Adder|carry[50]~81_combout\ : std_logic;
SIGNAL \Y_internal~191_combout\ : std_logic;
SIGNAL \Y_internal~192_combout\ : std_logic;
SIGNAL \Y_internal~190_combout\ : std_logic;
SIGNAL \Y_internal~189_combout\ : std_logic;
SIGNAL \Y_internal~193_combout\ : std_logic;
SIGNAL \Y_internal~195_combout\ : std_logic;
SIGNAL \Adder|P_array[2][50]~69_combout\ : std_logic;
SIGNAL \Adder|carry[51]~82_combout\ : std_logic;
SIGNAL \Adder|G_array~92_combout\ : std_logic;
SIGNAL \Adder|G_array[1][50]~103_combout\ : std_logic;
SIGNAL \Adder|G_array[3][50]~combout\ : std_logic;
SIGNAL \Adder|carry[51]~83_combout\ : std_logic;
SIGNAL \Adder|carry[51]~84_combout\ : std_logic;
SIGNAL \Y_internal~196_combout\ : std_logic;
SIGNAL \Y_internal~197_combout\ : std_logic;
SIGNAL \Y_internal~194_combout\ : std_logic;
SIGNAL \Y_internal~198_combout\ : std_logic;
SIGNAL \Y_internal~201_combout\ : std_logic;
SIGNAL \Adder|carry[56]~85_combout\ : std_logic;
SIGNAL \Adder|carry[52]~87_combout\ : std_logic;
SIGNAL \Adder|G_array[3][51]~combout\ : std_logic;
SIGNAL \Adder|carry[52]~86_combout\ : std_logic;
SIGNAL \Y_internal~202_combout\ : std_logic;
SIGNAL \Y_internal~199_combout\ : std_logic;
SIGNAL \Y_internal~200_combout\ : std_logic;
SIGNAL \Y_internal~203_combout\ : std_logic;
SIGNAL \Y_internal~204_combout\ : std_logic;
SIGNAL \Y_internal~205_combout\ : std_logic;
SIGNAL \Adder|P_array[2][52]~70_combout\ : std_logic;
SIGNAL \Adder|G_array~93_combout\ : std_logic;
SIGNAL \Adder|G_array[1][52]~102_combout\ : std_logic;
SIGNAL \Adder|G_array[3][52]~combout\ : std_logic;
SIGNAL \Adder|carry[53]~88_combout\ : std_logic;
SIGNAL \Adder|carry[53]~89_combout\ : std_logic;
SIGNAL \Y_internal~206_combout\ : std_logic;
SIGNAL \Y_internal~207_combout\ : std_logic;
SIGNAL \Y_internal~208_combout\ : std_logic;
SIGNAL \Adder|P_array[2][53]~71_combout\ : std_logic;
SIGNAL \Adder|carry[58]~90_combout\ : std_logic;
SIGNAL \Adder|carry[54]~91_combout\ : std_logic;
SIGNAL \Adder|G_array[3][53]~combout\ : std_logic;
SIGNAL \Adder|carry[54]~92_combout\ : std_logic;
SIGNAL \Y_internal~211_combout\ : std_logic;
SIGNAL \Y_internal~212_combout\ : std_logic;
SIGNAL \Y_internal~209_combout\ : std_logic;
SIGNAL \Y_internal~210_combout\ : std_logic;
SIGNAL \Y_internal~213_combout\ : std_logic;
SIGNAL \Y_internal~215_combout\ : std_logic;
SIGNAL \Adder|P_array[2][54]~72_combout\ : std_logic;
SIGNAL \Adder|carry[55]~95_combout\ : std_logic;
SIGNAL \Adder|G_array~94_combout\ : std_logic;
SIGNAL \Adder|G_array[1][54]~101_combout\ : std_logic;
SIGNAL \Adder|G_array[3][54]~combout\ : std_logic;
SIGNAL \Adder|carry[55]~94_combout\ : std_logic;
SIGNAL \Adder|carry[55]~93_combout\ : std_logic;
SIGNAL \Y_internal~216_combout\ : std_logic;
SIGNAL \Y_internal~217_combout\ : std_logic;
SIGNAL \Y_internal~214_combout\ : std_logic;
SIGNAL \Y_internal~218_combout\ : std_logic;
SIGNAL \Adder|carry[56]~96_combout\ : std_logic;
SIGNAL \Adder|carry[56]~97_combout\ : std_logic;
SIGNAL \Adder|carry[56]~98_combout\ : std_logic;
SIGNAL \Y_internal~221_combout\ : std_logic;
SIGNAL \Y_internal~222_combout\ : std_logic;
SIGNAL \Y_internal~220_combout\ : std_logic;
SIGNAL \Y_internal~219_combout\ : std_logic;
SIGNAL \Y_internal~223_combout\ : std_logic;
SIGNAL \Y_internal~225_combout\ : std_logic;
SIGNAL \Adder|P_array[2][56]~73_combout\ : std_logic;
SIGNAL \Adder|G_array[1][56]~100_combout\ : std_logic;
SIGNAL \Adder|G_array~95_combout\ : std_logic;
SIGNAL \Adder|carry[57]~102_combout\ : std_logic;
SIGNAL \Adder|carry[57]~101_combout\ : std_logic;
SIGNAL \Adder|carry[57]~103_combout\ : std_logic;
SIGNAL \Adder|carry[57]~99_combout\ : std_logic;
SIGNAL \Adder|carry[57]~100_combout\ : std_logic;
SIGNAL \Y_internal~226_combout\ : std_logic;
SIGNAL \Y_internal~227_combout\ : std_logic;
SIGNAL \Y_internal~224_combout\ : std_logic;
SIGNAL \Y_internal~228_combout\ : std_logic;
SIGNAL \Y_internal~231_combout\ : std_logic;
SIGNAL \Adder|P_array[2][57]~74_combout\ : std_logic;
SIGNAL \Adder|carry[58]~104_combout\ : std_logic;
SIGNAL \Adder|carry[58]~105_combout\ : std_logic;
SIGNAL \Adder|carry[58]~106_combout\ : std_logic;
SIGNAL \Adder|carry[58]~107_combout\ : std_logic;
SIGNAL \Y_internal~232_combout\ : std_logic;
SIGNAL \Y_internal~229_combout\ : std_logic;
SIGNAL \Y_internal~230_combout\ : std_logic;
SIGNAL \Y_internal~233_combout\ : std_logic;
SIGNAL \Adder|P_array[1][58]~combout\ : std_logic;
SIGNAL \Adder|G_array[1][58]~99_combout\ : std_logic;
SIGNAL \Adder|P_array[2][58]~75_combout\ : std_logic;
SIGNAL \Adder|carry[59]~110_combout\ : std_logic;
SIGNAL \Adder|carry[59]~109_combout\ : std_logic;
SIGNAL \Adder|carry[59]~111_combout\ : std_logic;
SIGNAL \Adder|carry[59]~108_combout\ : std_logic;
SIGNAL \Y_internal~236_combout\ : std_logic;
SIGNAL \Y_internal~237_combout\ : std_logic;
SIGNAL \Y_internal~234_combout\ : std_logic;
SIGNAL \Y_internal~235_combout\ : std_logic;
SIGNAL \Y_internal~238_combout\ : std_logic;
SIGNAL \Adder|carry[60]~114_combout\ : std_logic;
SIGNAL \Adder|carry[60]~113_combout\ : std_logic;
SIGNAL \Adder|carry[60]~115_combout\ : std_logic;
SIGNAL \Adder|carry[60]~112_combout\ : std_logic;
SIGNAL \Y_internal~241_combout\ : std_logic;
SIGNAL \Y_internal~242_combout\ : std_logic;
SIGNAL \Y_internal~240_combout\ : std_logic;
SIGNAL \Y_internal~239_combout\ : std_logic;
SIGNAL \Y_internal~243_combout\ : std_logic;
SIGNAL \Y_internal~244_combout\ : std_logic;
SIGNAL \Y_internal~245_combout\ : std_logic;
SIGNAL \Adder|P_array[1][60]~combout\ : std_logic;
SIGNAL \Adder|carry[61]~116_combout\ : std_logic;
SIGNAL \Adder|carry[61]~117_combout\ : std_logic;
SIGNAL \Adder|G_array[1][60]~98_combout\ : std_logic;
SIGNAL \Adder|carry[61]~119_combout\ : std_logic;
SIGNAL \Adder|carry[53]~118_combout\ : std_logic;
SIGNAL \Adder|carry[61]~120_combout\ : std_logic;
SIGNAL \Y_internal~246_combout\ : std_logic;
SIGNAL \Y_internal~247_combout\ : std_logic;
SIGNAL \Y_internal~248_combout\ : std_logic;
SIGNAL \Y_internal~250_combout\ : std_logic;
SIGNAL \Y_internal~249_combout\ : std_logic;
SIGNAL \Adder|carry[62]~121_combout\ : std_logic;
SIGNAL \Adder|carry[62]~122_combout\ : std_logic;
SIGNAL \Adder|carry[62]~123_combout\ : std_logic;
SIGNAL \Adder|carry[62]~124_combout\ : std_logic;
SIGNAL \Adder|carry[62]~125_combout\ : std_logic;
SIGNAL \Y_internal~251_combout\ : std_logic;
SIGNAL \Y_internal~252_combout\ : std_logic;
SIGNAL \Y_internal~253_combout\ : std_logic;
SIGNAL \Adder|P_array[4][62]~76_combout\ : std_logic;
SIGNAL \Adder|P_array[4][62]~77_combout\ : std_logic;
SIGNAL \Adder|G_array[1][62]~97_combout\ : std_logic;
SIGNAL \Adder|carry[63]~127_combout\ : std_logic;
SIGNAL \Adder|carry[63]~126_combout\ : std_logic;
SIGNAL \Adder|G_array~96_combout\ : std_logic;
SIGNAL \Y_internal~256_combout\ : std_logic;
SIGNAL \Y_internal~257_combout\ : std_logic;
SIGNAL \Y_internal~254_combout\ : std_logic;
SIGNAL \Y_internal~255_combout\ : std_logic;
SIGNAL \Y_internal~258_combout\ : std_logic;
SIGNAL \Equal3~16_combout\ : std_logic;
SIGNAL \Equal3~12_combout\ : std_logic;
SIGNAL \Equal3~14_combout\ : std_logic;
SIGNAL \Equal3~13_combout\ : std_logic;
SIGNAL \Equal3~15_combout\ : std_logic;
SIGNAL \Equal3~9_combout\ : std_logic;
SIGNAL \Equal3~8_combout\ : std_logic;
SIGNAL \Equal3~10_combout\ : std_logic;
SIGNAL \Equal3~7_combout\ : std_logic;
SIGNAL \Equal3~5_combout\ : std_logic;
SIGNAL \Equal3~3_combout\ : std_logic;
SIGNAL \Equal3~4_combout\ : std_logic;
SIGNAL \Equal3~6_combout\ : std_logic;
SIGNAL \Equal3~11_combout\ : std_logic;
SIGNAL \Equal3~17_combout\ : std_logic;
SIGNAL \Equal3~1_combout\ : std_logic;
SIGNAL \Equal3~2_combout\ : std_logic;
SIGNAL \Equal3~18_combout\ : std_logic;
SIGNAL \Equal3~0_combout\ : std_logic;
SIGNAL \Equal3~19_combout\ : std_logic;
SIGNAL \AltB_sig~0_combout\ : std_logic;
SIGNAL \Adder|p\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Adder|S\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Adder|carry\ : std_logic_vector(64 DOWNTO 0);
SIGNAL \Adder|ALT_INV_carry[56]~0_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][51]~2_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_Cout~0_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_p\ : std_logic_vector(63 DOWNTO 3);
SIGNAL \Adder|ALT_INV_Cout~1_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~4_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][51]~2_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][51]~3_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[60]~1_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][55]~3_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_Output[0]~1_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[1][59]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~1_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][51]~4_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[4][63]~5_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[1][61]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][59]~0_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][59]~1_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~0_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~26_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[6][0]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_Cout~3_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~27_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~11_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~28_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~33_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][39]~18_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][47]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~7_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][39]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~35_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~15_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~38_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~8_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~12_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~6_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][11]~12_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[10]~3_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~21_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][39]~37_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][23]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_Cout~4_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][15]~11_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][31]~6_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~18_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~20_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[6][3]~13_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[6][3]~14_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~25_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~5_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~9_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~13_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~16_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry~2_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[6][7]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~24_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][15]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][31]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~10_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~29_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~30_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~14_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][27]~7_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][23]~8_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~19_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~23_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry~4_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][35]~16_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~31_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[6][1]~17_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~32_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_Cout~2_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][43]~17_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~34_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][19]~9_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[4][47]~19_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][47]~36_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~22_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[4][31]~10_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][47]~15_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry~5_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[30]~4_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][16]~4_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[46]~20_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[18]~12_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][28]~1_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_InputExtended[35]~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_InputExtended[63]~1_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[41]~18_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_Equal11~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[33]~30_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[17]~14_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[32]~31_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[21]~10_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_Equal9~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[34]~28_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[58]~32_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][36]~7_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[23]~9_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][32]~9_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[57]~34_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[47]~21_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[56]~35_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][24]~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[42]~16_combout\ : std_logic;
SIGNAL \LogicUnit|ALT_INV_Mux63~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][16]~3_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[40]~19_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[62]~36_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[26]~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_Equal10~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_InputExtended[63]~2_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[61]~38_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[60]~39_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_Cout~5_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[16]~15_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[29]~6_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[27]~1_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][40]~5_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[36]~27_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[35]~29_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[59]~33_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[63]~37_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[28]~7_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[45]~22_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[43]~17_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][56]~10_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[54]~40_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[53]~42_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[19]~13_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[20]~11_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[25]~2_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][20]~2_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[22]~8_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][44]~6_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[38]~24_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[39]~25_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[24]~3_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[37]~26_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][32]~8_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][60]~11_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[31]~5_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[44]~23_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[55]~41_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~3_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][0]~16_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[8]~55_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[49]~46_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~2_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][52]~12_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][29]~24_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][21]~25_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][45]~29_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][33]~31_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][33]~32_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][61]~34_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][48]~13_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[0]~48_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[6]~56_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[12]~63_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][0]~20_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~4_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][57]~33_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][4]~18_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[15]~61_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S\ : std_logic_vector(63 DOWNTO 1);
SIGNAL \Shifter|ALT_INV_stage_in[52]~43_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~15_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[7]~57_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][53]~35_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[1]~50_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][49]~37_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[50]~44_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][9]~39_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][41]~28_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[3]~51_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[13]~62_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[5]~58_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][25]~23_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][17]~26_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][17]~27_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[9]~54_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_sign_bit~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][49]~36_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~38_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[4]~59_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][63]~22_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~5_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][37]~30_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][13]~40_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][5]~41_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][1]~42_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[51]~45_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][1]~43_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[14]~60_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][62]~44_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[11]~53_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_Output[0]~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[48]~47_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[2]~49_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][8]~17_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][12]~19_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][63]~21_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][48]~14_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[10]~52_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][31]~68_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~9_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][2]~64_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][19]~70_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][19]~71_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][35]~76_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~82_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][7]~85_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][6]~63_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][30]~47_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][42]~51_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][23]~69_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][39]~74_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][46]~52_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][58]~56_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~11_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][55]~79_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][3]~87_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~12_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][50]~59_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][2]~65_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][59]~77_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][11]~83_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][51]~80_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~14_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry\ : std_logic_vector(30 DOWNTO 4);
SIGNAL \Shifter|ALT_INV_stage[1][18]~49_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][54]~57_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][51]~81_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][20]~89_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[10]~6_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~6_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][35]~75_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][50]~58_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][3]~86_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][60]~88_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][43]~72_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][15]~84_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][63]~78_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][10]~61_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][22]~48_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][36]~90_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][52]~91_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][47]~73_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~92_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][62]~45_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][18]~50_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][38]~53_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][34]~55_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][61]~66_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][26]~46_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~8_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][34]~54_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~60_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][14]~62_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[11]~7_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][27]~67_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~31_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][5]~99_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][58]~100_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][40]~114_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~15_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry~9_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[6][6]~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~20_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~24_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~40_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][6]~105_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][37]~96_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][59]~94_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][4]~93_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~39_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[6][5]~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~18_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][22]~101_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][38]~102_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~23_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~115_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][39]~108_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~28_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][8]~116_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~17_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~26_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][55]~109_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][21]~95_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~41_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][53]~97_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry~8_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~42_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[25]~10_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~43_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][23]~107_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][8]~combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~119_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~98_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~110_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][7]~111_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~104_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][57]~106_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][25]~117_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][9]~120_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][8]~20_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~29_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][54]~103_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~21_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][56]~112_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~25_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][24]~113_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][41]~118_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[27]~14_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][9]~21_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~32_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][45]~134_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~135_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~42_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~45_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~34_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~46_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][30]~137_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][13]~24_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[26]~11_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~139_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][31]~141_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][42]~122_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~127_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][12]~132_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[10]~12_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][26]~121_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][10]~124_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~38_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[20]~16_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~46_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][13]~combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][13]~136_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][29]~133_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~44_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][43]~126_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[20]~17_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~45_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][11]~128_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~40_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[21]~19_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][14]~140_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][13]~47_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~37_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][27]~125_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[27]~15_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][44]~130_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~39_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[13]~18_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][47]~142_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[26]~13_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~43_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][12]~23_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~35_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~123_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~131_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][10]~22_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][28]~129_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][46]~138_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~49_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~143_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][18]~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~61_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][14]~25_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~156_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~155_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~66_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~67_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[34]~23_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][15]~144_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~145_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~55_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][17]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[17]~22_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~151_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~152_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~51_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~153_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[35]~24_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~63_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][14]~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~51_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~150_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~147_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry~20_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][16]~26_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~60_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~54_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[17]~21_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~146_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~48_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~52_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~149_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][16]~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~49_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~48_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~154_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][19]~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~57_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][17]~27_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][17]~50_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][18]~28_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~148_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~64_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~58_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[20]~25_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][22]~combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~157_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[22]~28_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~163_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~59_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~164_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~52_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~160_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][22]~31_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~78_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~79_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][24]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[38]~27_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~73_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~54_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[23]~31_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~166_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~81_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~75_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][25]~60_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~76_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~165_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~58_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[21]~26_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][20]~combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~159_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~161_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~162_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[42]~33_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[23]~30_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][25]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[26]~34_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~158_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~57_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~56_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~82_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~53_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~69_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][24]~32_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][25]~33_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[26]~35_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[25]~32_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][21]~30_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][21]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][20]~29_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][21]~55_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~72_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[39]~29_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~70_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[43]~36_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[27]~37_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~94_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~88_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~90_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~61_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~64_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][29]~37_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][26]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[30]~45_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~167_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~172_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[4][29]~38_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~170_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~87_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][29]~combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~169_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][26]~34_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[27]~38_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~175_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_out[31]~0_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[28]~40_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[28]~41_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][28]~35_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[45]~42_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~93_combout\ : std_logic;
SIGNAL \LogicUnit|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][30]~39_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[44]~39_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~174_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~66_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~67_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[6][30]~68_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[4][28]~36_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~69_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~63_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~91_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~62_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry~46_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][28]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[4][30]~40_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~168_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~84_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[29]~44_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~65_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][27]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][30]~combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~171_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[29]~43_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~85_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~173_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~176_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~97_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~98_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~115_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~70_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~120_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~121_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~99_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[33]~48_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~111_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~112_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~101_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~104_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~102_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~107_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~73_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][32]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[33]~49_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~72_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~71_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~100_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][34]~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~116_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~119_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[52]~55_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~106_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~110_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][34]~44_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][35]~74_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[52]~56_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[36]~57_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][35]~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~124_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~125_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[51]~54_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[4][32]~42_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][32]~41_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~122_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~105_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[50]~51_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][36]~45_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[4][36]~46_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~109_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[50]~50_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[50]~52_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][33]~43_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][33]~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~117_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[53]~58_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[53]~59_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[33]~47_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[51]~53_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~114_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~147_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[40]~64_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][36]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[4][38]~52_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~78_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][40]~54_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~127_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~130_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][41]~56_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~75_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~126_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[37]~60_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~129_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~76_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~134_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][38]~50_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[40]~63_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~145_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[4][37]~49_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][37]~47_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[4][38]~51_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~146_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~150_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~80_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][41]~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~131_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~136_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~132_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~135_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~139_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[4][39]~53_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~144_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[4][40]~55_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[41]~65_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[41]~66_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~149_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][37]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~81_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~77_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~79_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~142_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][40]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[38]~61_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[4][37]~48_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][38]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[39]~62_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~137_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~140_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~141_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[4][45]~64_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~88_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~152_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][46]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][45]~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~164_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~89_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[43]~69_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~166_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~175_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][46]~65_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][42]~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~155_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][43]~83_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][43]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[4][42]~59_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~156_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~82_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][44]~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~171_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~172_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~160_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~84_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~161_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[43]~68_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~162_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~165_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~154_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[4][41]~57_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][44]~61_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[4][44]~62_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[45]~71_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~167_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~170_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][45]~63_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~159_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~86_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~87_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~151_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[46]~72_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[4][43]~60_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~169_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~174_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][42]~58_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[44]~70_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[42]~67_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~85_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~157_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[52]~87_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~201_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[49]~79_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~202_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[50]~80_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~204_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[48]~75_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~177_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[49]~78_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~91_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~185_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~192_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~180_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~186_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~195_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[51]~82_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~92_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[4][46]~66_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~181_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[49]~76_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][50]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[51]~83_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[51]~84_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~176_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~191_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[49]~77_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~196_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[48]~74_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][50]~69_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[47]~73_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~179_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~182_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][48]~67_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][49]~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~194_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~197_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~199_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[56]~85_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~184_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~90_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][48]~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~187_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~190_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][49]~68_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~200_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][51]~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~189_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[52]~86_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[50]~81_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][54]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[57]~99_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[53]~89_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[57]~101_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~215_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][57]~74_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[55]~95_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][56]~73_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~212_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~216_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~226_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~230_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~207_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~225_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[57]~103_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[53]~88_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~217_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[57]~100_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~227_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[58]~106_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[54]~92_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][53]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~94_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[55]~94_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~219_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[54]~91_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[56]~96_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[56]~98_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~221_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[58]~105_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~229_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~206_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~211_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[58]~90_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~220_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~222_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][53]~71_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[3][52]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[55]~93_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[57]~102_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][52]~70_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[58]~107_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][54]~72_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~224_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~95_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[58]~104_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~231_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~214_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~205_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~209_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[56]~97_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~93_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~210_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~1_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~234_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~246_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~235_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~236_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~232_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[59]~109_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[59]~108_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~249_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[61]~116_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~251_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[4][62]~77_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[1][58]~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~244_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[60]~112_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[60]~113_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~255_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~237_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[63]~127_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~257_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~2_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[2][58]~75_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[60]~114_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[62]~121_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~3_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~4_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~241_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[61]~120_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[61]~117_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[59]~110_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[60]~115_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~247_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~240_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[62]~123_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~252_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~254_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[4][62]~76_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[63]~126_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_P_array[1][60]~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[53]~118_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~245_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~242_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[61]~119_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~250_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[62]~124_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[62]~125_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[59]~111_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_carry[62]~122_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~239_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array~96_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~256_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~10_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][34]~111_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][15]~144_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][47]~134_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][32]~112_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~12_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][42]~107_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][41]~132_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][56]~100_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][45]~135_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][50]~103_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][43]~133_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][26]~115_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][35]~129_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~6_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~9_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][62]~97_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][54]~101_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~17_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][24]~116_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][40]~108_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][20]~118_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~8_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][18]~119_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~16_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][14]~121_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][6]~125_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][4]~126_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][39]~130_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~18_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~14_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][22]~117_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~13_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~5_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][16]~120_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][8]~124_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][52]~102_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][10]~123_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][33]~128_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][44]~106_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][30]~113_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][63]~136_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][58]~99_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~15_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~11_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][37]~131_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][29]~137_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][25]~138_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][46]~105_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~7_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][36]~110_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][28]~114_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][2]~127_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][27]~139_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][31]~140_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][13]~141_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][60]~98_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][48]~104_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][38]~109_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][12]~122_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][9]~142_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][11]~143_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][17]~146_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][59]~153_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][23]~148_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][19]~147_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][55]~157_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][61]~158_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][49]~155_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][57]~152_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][3]~150_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][7]~151_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][21]~145_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][51]~156_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][53]~154_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_G_array[1][5]~149_combout\ : std_logic;
SIGNAL \ALT_INV_B[27]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[58]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[28]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[55]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[60]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[50]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[31]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[30]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[48]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[63]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[60]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[59]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[56]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[61]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[59]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[57]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[63]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[54]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[54]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[55]~input_o\ : std_logic;
SIGNAL \ALT_INV_FuncClass[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[53]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[51]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[48]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[49]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[49]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[62]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[31]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[53]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[62]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[50]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[30]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[28]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[29]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[52]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[57]~input_o\ : std_logic;
SIGNAL \ALT_INV_AddnSub~input_o\ : std_logic;
SIGNAL \ALT_INV_FuncClass[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[56]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[61]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[26]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[58]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[51]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[26]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[27]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[52]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[29]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[20]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[16]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[23]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[21]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[17]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[22]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[18]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[21]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[19]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[18]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[47]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[47]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[46]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[44]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[16]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[35]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[23]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[35]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[34]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[22]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[17]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[34]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[44]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[25]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[46]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[45]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[45]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[19]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[20]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[25]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[38]~input_o\ : std_logic;
SIGNAL \ALT_INV_ShiftFN[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[32]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[43]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[40]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[39]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[37]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[33]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[37]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[33]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[38]~input_o\ : std_logic;
SIGNAL \ALT_INV_LogicFN[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[36]~input_o\ : std_logic;
SIGNAL \ALT_INV_LogicFN[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[42]~input_o\ : std_logic;
SIGNAL \ALT_INV_ShiftFN[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[43]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[39]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[32]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[42]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[41]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[40]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[36]~input_o\ : std_logic;
SIGNAL \ALT_INV_ExtWord~input_o\ : std_logic;
SIGNAL \ALT_INV_B[41]~input_o\ : std_logic;

BEGIN

ww_A <= A;
ww_B <= B;
ww_FuncClass <= FuncClass;
ww_LogicFN <= LogicFN;
ww_ShiftFN <= ShiftFN;
ww_AddnSub <= AddnSub;
ww_ExtWord <= ExtWord;
Y <= ww_Y;
Zero <= ww_Zero;
AltB <= ww_AltB;
AltBu <= ww_AltBu;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\Adder|ALT_INV_carry[56]~0_combout\ <= NOT \Adder|carry[56]~0_combout\;
\Adder|ALT_INV_G_array[3][51]~2_combout\ <= NOT \Adder|G_array[3][51]~2_combout\;
\Adder|ALT_INV_Cout~0_combout\ <= NOT \Adder|Cout~0_combout\;
\Adder|ALT_INV_p\(58) <= NOT \Adder|p\(58);
\Adder|ALT_INV_Cout~1_combout\ <= NOT \Adder|Cout~1_combout\;
\Adder|ALT_INV_G_array~4_combout\ <= NOT \Adder|G_array~4_combout\;
\Adder|ALT_INV_p\(62) <= NOT \Adder|p\(62);
\Adder|ALT_INV_p\(57) <= NOT \Adder|p\(57);
\Adder|ALT_INV_p\(60) <= NOT \Adder|p\(60);
\Adder|ALT_INV_p\(56) <= NOT \Adder|p\(56);
\Adder|ALT_INV_p\(53) <= NOT \Adder|p\(53);
\Adder|ALT_INV_p\(54) <= NOT \Adder|p\(54);
\Adder|ALT_INV_P_array[2][51]~2_combout\ <= NOT \Adder|P_array[2][51]~2_combout\;
\Adder|ALT_INV_P_array[2][51]~3_combout\ <= NOT \Adder|P_array[2][51]~3_combout\;
\Adder|ALT_INV_p\(59) <= NOT \Adder|p\(59);
\Adder|ALT_INV_carry[60]~1_combout\ <= NOT \Adder|carry[60]~1_combout\;
\Adder|ALT_INV_p\(52) <= NOT \Adder|p\(52);
\Adder|ALT_INV_p\(51) <= NOT \Adder|p\(51);
\Adder|ALT_INV_G_array[3][55]~3_combout\ <= NOT \Adder|G_array[3][55]~3_combout\;
\Adder|ALT_INV_p\(50) <= NOT \Adder|p\(50);
\Shifter|ALT_INV_Output[0]~1_combout\ <= NOT \Shifter|Output[0]~1_combout\;
\Adder|ALT_INV_P_array[1][59]~combout\ <= NOT \Adder|P_array[1][59]~combout\;
\Adder|ALT_INV_p\(55) <= NOT \Adder|p\(55);
\Adder|ALT_INV_G_array~1_combout\ <= NOT \Adder|G_array~1_combout\;
\Adder|ALT_INV_p\(63) <= NOT \Adder|p\(63);
\Adder|ALT_INV_p\(48) <= NOT \Adder|p\(48);
\Adder|ALT_INV_P_array[2][51]~4_combout\ <= NOT \Adder|P_array[2][51]~4_combout\;
\Adder|ALT_INV_P_array[4][63]~5_combout\ <= NOT \Adder|P_array[4][63]~5_combout\;
\Adder|ALT_INV_P_array[1][61]~combout\ <= NOT \Adder|P_array[1][61]~combout\;
\Adder|ALT_INV_P_array[2][59]~0_combout\ <= NOT \Adder|P_array[2][59]~0_combout\;
\Adder|ALT_INV_p\(61) <= NOT \Adder|p\(61);
\Adder|ALT_INV_P_array[2][59]~1_combout\ <= NOT \Adder|P_array[2][59]~1_combout\;
\Adder|ALT_INV_G_array~0_combout\ <= NOT \Adder|G_array~0_combout\;
\Adder|ALT_INV_G_array~26_combout\ <= NOT \Adder|G_array~26_combout\;
\Adder|ALT_INV_G_array[6][0]~combout\ <= NOT \Adder|G_array[6][0]~combout\;
\Adder|ALT_INV_Cout~3_combout\ <= NOT \Adder|Cout~3_combout\;
\Adder|ALT_INV_G_array~27_combout\ <= NOT \Adder|G_array~27_combout\;
\Adder|ALT_INV_G_array~11_combout\ <= NOT \Adder|G_array~11_combout\;
\Adder|ALT_INV_G_array~28_combout\ <= NOT \Adder|G_array~28_combout\;
\Adder|ALT_INV_G_array~33_combout\ <= NOT \Adder|G_array~33_combout\;
\Adder|ALT_INV_P_array[2][39]~18_combout\ <= NOT \Adder|P_array[2][39]~18_combout\;
\Adder|ALT_INV_G_array[3][47]~combout\ <= NOT \Adder|G_array[3][47]~combout\;
\Adder|ALT_INV_G_array~7_combout\ <= NOT \Adder|G_array~7_combout\;
\Adder|ALT_INV_G_array[3][39]~combout\ <= NOT \Adder|G_array[3][39]~combout\;
\Adder|ALT_INV_G_array~35_combout\ <= NOT \Adder|G_array~35_combout\;
\Adder|ALT_INV_G_array~15_combout\ <= NOT \Adder|G_array~15_combout\;
\Adder|ALT_INV_G_array~38_combout\ <= NOT \Adder|G_array~38_combout\;
\Adder|ALT_INV_G_array~8_combout\ <= NOT \Adder|G_array~8_combout\;
\Adder|ALT_INV_G_array~12_combout\ <= NOT \Adder|G_array~12_combout\;
\Adder|ALT_INV_G_array~6_combout\ <= NOT \Adder|G_array~6_combout\;
\Adder|ALT_INV_P_array[2][11]~12_combout\ <= NOT \Adder|P_array[2][11]~12_combout\;
\Adder|ALT_INV_carry[10]~3_combout\ <= NOT \Adder|carry[10]~3_combout\;
\Adder|ALT_INV_G_array~21_combout\ <= NOT \Adder|G_array~21_combout\;
\Adder|ALT_INV_G_array[3][39]~37_combout\ <= NOT \Adder|G_array[3][39]~37_combout\;
\Adder|ALT_INV_G_array[3][23]~combout\ <= NOT \Adder|G_array[3][23]~combout\;
\Adder|ALT_INV_Cout~4_combout\ <= NOT \Adder|Cout~4_combout\;
\Adder|ALT_INV_P_array[2][15]~11_combout\ <= NOT \Adder|P_array[2][15]~11_combout\;
\Adder|ALT_INV_P_array[2][31]~6_combout\ <= NOT \Adder|P_array[2][31]~6_combout\;
\Adder|ALT_INV_G_array~18_combout\ <= NOT \Adder|G_array~18_combout\;
\Adder|ALT_INV_G_array~20_combout\ <= NOT \Adder|G_array~20_combout\;
\Adder|ALT_INV_P_array[6][3]~13_combout\ <= NOT \Adder|P_array[6][3]~13_combout\;
\Adder|ALT_INV_P_array[6][3]~14_combout\ <= NOT \Adder|P_array[6][3]~14_combout\;
\Adder|ALT_INV_G_array~25_combout\ <= NOT \Adder|G_array~25_combout\;
\Adder|ALT_INV_G_array~5_combout\ <= NOT \Adder|G_array~5_combout\;
\Adder|ALT_INV_G_array~9_combout\ <= NOT \Adder|G_array~9_combout\;
\Adder|ALT_INV_G_array~13_combout\ <= NOT \Adder|G_array~13_combout\;
\Adder|ALT_INV_G_array~16_combout\ <= NOT \Adder|G_array~16_combout\;
\Adder|ALT_INV_carry~2_combout\ <= NOT \Adder|carry~2_combout\;
\Adder|ALT_INV_p\(3) <= NOT \Adder|p\(3);
\Adder|ALT_INV_G_array[6][7]~combout\ <= NOT \Adder|G_array[6][7]~combout\;
\Adder|ALT_INV_G_array~24_combout\ <= NOT \Adder|G_array~24_combout\;
\Adder|ALT_INV_G_array[3][15]~combout\ <= NOT \Adder|G_array[3][15]~combout\;
\Adder|ALT_INV_G_array[3][31]~combout\ <= NOT \Adder|G_array[3][31]~combout\;
\Adder|ALT_INV_G_array~10_combout\ <= NOT \Adder|G_array~10_combout\;
\Adder|ALT_INV_G_array~29_combout\ <= NOT \Adder|G_array~29_combout\;
\Adder|ALT_INV_G_array~30_combout\ <= NOT \Adder|G_array~30_combout\;
\Adder|ALT_INV_G_array~14_combout\ <= NOT \Adder|G_array~14_combout\;
\Adder|ALT_INV_P_array[2][27]~7_combout\ <= NOT \Adder|P_array[2][27]~7_combout\;
\Adder|ALT_INV_P_array[2][23]~8_combout\ <= NOT \Adder|P_array[2][23]~8_combout\;
\Adder|ALT_INV_p\(7) <= NOT \Adder|p\(7);
\Adder|ALT_INV_G_array~19_combout\ <= NOT \Adder|G_array~19_combout\;
\Adder|ALT_INV_G_array~23_combout\ <= NOT \Adder|G_array~23_combout\;
\Adder|ALT_INV_carry~4_combout\ <= NOT \Adder|carry~4_combout\;
\Adder|ALT_INV_P_array[2][35]~16_combout\ <= NOT \Adder|P_array[2][35]~16_combout\;
\Adder|ALT_INV_G_array~31_combout\ <= NOT \Adder|G_array~31_combout\;
\Adder|ALT_INV_G_array[6][1]~17_combout\ <= NOT \Adder|G_array[6][1]~17_combout\;
\Adder|ALT_INV_G_array~32_combout\ <= NOT \Adder|G_array~32_combout\;
\Adder|ALT_INV_Cout~2_combout\ <= NOT \Adder|Cout~2_combout\;
\Adder|ALT_INV_P_array[2][43]~17_combout\ <= NOT \Adder|P_array[2][43]~17_combout\;
\Adder|ALT_INV_G_array~34_combout\ <= NOT \Adder|G_array~34_combout\;
\Adder|ALT_INV_P_array[2][19]~9_combout\ <= NOT \Adder|P_array[2][19]~9_combout\;
\Adder|ALT_INV_P_array[4][47]~19_combout\ <= NOT \Adder|P_array[4][47]~19_combout\;
\Adder|ALT_INV_G_array[3][47]~36_combout\ <= NOT \Adder|G_array[3][47]~36_combout\;
\Adder|ALT_INV_G_array~22_combout\ <= NOT \Adder|G_array~22_combout\;
\Adder|ALT_INV_P_array[4][31]~10_combout\ <= NOT \Adder|P_array[4][31]~10_combout\;
\Adder|ALT_INV_P_array[2][47]~15_combout\ <= NOT \Adder|P_array[2][47]~15_combout\;
\Adder|ALT_INV_carry~5_combout\ <= NOT \Adder|carry~5_combout\;
\Shifter|ALT_INV_stage_in[30]~4_combout\ <= NOT \Shifter|stage_in[30]~4_combout\;
\Shifter|ALT_INV_stage[2][16]~4_combout\ <= NOT \Shifter|stage[2][16]~4_combout\;
\Shifter|ALT_INV_stage_in[46]~20_combout\ <= NOT \Shifter|stage_in[46]~20_combout\;
\Shifter|ALT_INV_stage_in[18]~12_combout\ <= NOT \Shifter|stage_in[18]~12_combout\;
\Shifter|ALT_INV_stage[1][28]~1_combout\ <= NOT \Shifter|stage[1][28]~1_combout\;
\Shifter|ALT_INV_InputExtended[35]~0_combout\ <= NOT \Shifter|InputExtended[35]~0_combout\;
\Shifter|ALT_INV_InputExtended[63]~1_combout\ <= NOT \Shifter|InputExtended[63]~1_combout\;
\Shifter|ALT_INV_stage_in[41]~18_combout\ <= NOT \Shifter|stage_in[41]~18_combout\;
\Shifter|ALT_INV_Equal11~0_combout\ <= NOT \Shifter|Equal11~0_combout\;
\Shifter|ALT_INV_stage_in[33]~30_combout\ <= NOT \Shifter|stage_in[33]~30_combout\;
\Shifter|ALT_INV_stage_in[17]~14_combout\ <= NOT \Shifter|stage_in[17]~14_combout\;
\Shifter|ALT_INV_stage_in[32]~31_combout\ <= NOT \Shifter|stage_in[32]~31_combout\;
\Shifter|ALT_INV_stage_in[21]~10_combout\ <= NOT \Shifter|stage_in[21]~10_combout\;
\Shifter|ALT_INV_Equal9~0_combout\ <= NOT \Shifter|Equal9~0_combout\;
\Shifter|ALT_INV_stage_in[34]~28_combout\ <= NOT \Shifter|stage_in[34]~28_combout\;
\Shifter|ALT_INV_stage_in[58]~32_combout\ <= NOT \Shifter|stage_in[58]~32_combout\;
\Shifter|ALT_INV_stage[1][36]~7_combout\ <= NOT \Shifter|stage[1][36]~7_combout\;
\Shifter|ALT_INV_stage_in[23]~9_combout\ <= NOT \Shifter|stage_in[23]~9_combout\;
\Shifter|ALT_INV_stage[2][32]~9_combout\ <= NOT \Shifter|stage[2][32]~9_combout\;
\Shifter|ALT_INV_stage_in[57]~34_combout\ <= NOT \Shifter|stage_in[57]~34_combout\;
\Shifter|ALT_INV_stage_in[47]~21_combout\ <= NOT \Shifter|stage_in[47]~21_combout\;
\Shifter|ALT_INV_stage_in[56]~35_combout\ <= NOT \Shifter|stage_in[56]~35_combout\;
\Shifter|ALT_INV_stage[1][24]~0_combout\ <= NOT \Shifter|stage[1][24]~0_combout\;
\Shifter|ALT_INV_stage_in[42]~16_combout\ <= NOT \Shifter|stage_in[42]~16_combout\;
\LogicUnit|ALT_INV_Mux63~0_combout\ <= NOT \LogicUnit|Mux63~0_combout\;
\Shifter|ALT_INV_stage[1][16]~3_combout\ <= NOT \Shifter|stage[1][16]~3_combout\;
\Shifter|ALT_INV_stage_in[40]~19_combout\ <= NOT \Shifter|stage_in[40]~19_combout\;
\Shifter|ALT_INV_stage_in[62]~36_combout\ <= NOT \Shifter|stage_in[62]~36_combout\;
\Shifter|ALT_INV_stage_in[26]~0_combout\ <= NOT \Shifter|stage_in[26]~0_combout\;
\Shifter|ALT_INV_Equal10~0_combout\ <= NOT \Shifter|Equal10~0_combout\;
\Shifter|ALT_INV_InputExtended[63]~2_combout\ <= NOT \Shifter|InputExtended[63]~2_combout\;
\Shifter|ALT_INV_stage_in[61]~38_combout\ <= NOT \Shifter|stage_in[61]~38_combout\;
\Shifter|ALT_INV_stage_in[60]~39_combout\ <= NOT \Shifter|stage_in[60]~39_combout\;
\Adder|ALT_INV_Cout~5_combout\ <= NOT \Adder|Cout~5_combout\;
\Shifter|ALT_INV_stage_in[16]~15_combout\ <= NOT \Shifter|stage_in[16]~15_combout\;
\Shifter|ALT_INV_stage_in[29]~6_combout\ <= NOT \Shifter|stage_in[29]~6_combout\;
\Shifter|ALT_INV_stage_in[27]~1_combout\ <= NOT \Shifter|stage_in[27]~1_combout\;
\Shifter|ALT_INV_stage[1][40]~5_combout\ <= NOT \Shifter|stage[1][40]~5_combout\;
\Shifter|ALT_INV_stage_in[36]~27_combout\ <= NOT \Shifter|stage_in[36]~27_combout\;
\Shifter|ALT_INV_stage_in[35]~29_combout\ <= NOT \Shifter|stage_in[35]~29_combout\;
\Shifter|ALT_INV_stage_in[59]~33_combout\ <= NOT \Shifter|stage_in[59]~33_combout\;
\Shifter|ALT_INV_stage_in[63]~37_combout\ <= NOT \Shifter|stage_in[63]~37_combout\;
\Shifter|ALT_INV_stage_in[28]~7_combout\ <= NOT \Shifter|stage_in[28]~7_combout\;
\Shifter|ALT_INV_stage_in[45]~22_combout\ <= NOT \Shifter|stage_in[45]~22_combout\;
\Shifter|ALT_INV_stage_in[43]~17_combout\ <= NOT \Shifter|stage_in[43]~17_combout\;
\Shifter|ALT_INV_stage[1][56]~10_combout\ <= NOT \Shifter|stage[1][56]~10_combout\;
\Shifter|ALT_INV_stage_in[54]~40_combout\ <= NOT \Shifter|stage_in[54]~40_combout\;
\Shifter|ALT_INV_stage_in[53]~42_combout\ <= NOT \Shifter|stage_in[53]~42_combout\;
\Shifter|ALT_INV_stage_in[19]~13_combout\ <= NOT \Shifter|stage_in[19]~13_combout\;
\Shifter|ALT_INV_stage_in[20]~11_combout\ <= NOT \Shifter|stage_in[20]~11_combout\;
\Shifter|ALT_INV_stage_in[25]~2_combout\ <= NOT \Shifter|stage_in[25]~2_combout\;
\Shifter|ALT_INV_stage[1][20]~2_combout\ <= NOT \Shifter|stage[1][20]~2_combout\;
\Shifter|ALT_INV_stage_in[22]~8_combout\ <= NOT \Shifter|stage_in[22]~8_combout\;
\Shifter|ALT_INV_stage[1][44]~6_combout\ <= NOT \Shifter|stage[1][44]~6_combout\;
\Shifter|ALT_INV_stage_in[38]~24_combout\ <= NOT \Shifter|stage_in[38]~24_combout\;
\Shifter|ALT_INV_stage_in[39]~25_combout\ <= NOT \Shifter|stage_in[39]~25_combout\;
\Shifter|ALT_INV_stage_in[24]~3_combout\ <= NOT \Shifter|stage_in[24]~3_combout\;
\Shifter|ALT_INV_stage_in[37]~26_combout\ <= NOT \Shifter|stage_in[37]~26_combout\;
\Shifter|ALT_INV_stage[1][32]~8_combout\ <= NOT \Shifter|stage[1][32]~8_combout\;
\Shifter|ALT_INV_Equal2~0_combout\ <= NOT \Shifter|Equal2~0_combout\;
\Shifter|ALT_INV_stage[1][60]~11_combout\ <= NOT \Shifter|stage[1][60]~11_combout\;
\Shifter|ALT_INV_stage_in[31]~5_combout\ <= NOT \Shifter|stage_in[31]~5_combout\;
\Shifter|ALT_INV_stage_in[44]~23_combout\ <= NOT \Shifter|stage_in[44]~23_combout\;
\Shifter|ALT_INV_stage_in[55]~41_combout\ <= NOT \Shifter|stage_in[55]~41_combout\;
\ALT_INV_Y_internal~3_combout\ <= NOT \Y_internal~3_combout\;
\Shifter|ALT_INV_stage[1][0]~16_combout\ <= NOT \Shifter|stage[1][0]~16_combout\;
\Shifter|ALT_INV_stage_in[8]~55_combout\ <= NOT \Shifter|stage_in[8]~55_combout\;
\Shifter|ALT_INV_stage_in[49]~46_combout\ <= NOT \Shifter|stage_in[49]~46_combout\;
\ALT_INV_Y_internal~2_combout\ <= NOT \Y_internal~2_combout\;
\Shifter|ALT_INV_stage[1][52]~12_combout\ <= NOT \Shifter|stage[1][52]~12_combout\;
\Shifter|ALT_INV_stage[1][29]~24_combout\ <= NOT \Shifter|stage[1][29]~24_combout\;
\Shifter|ALT_INV_stage[1][21]~25_combout\ <= NOT \Shifter|stage[1][21]~25_combout\;
\ALT_INV_Y_internal~0_combout\ <= NOT \Y_internal~0_combout\;
\Shifter|ALT_INV_stage[1][45]~29_combout\ <= NOT \Shifter|stage[1][45]~29_combout\;
\Shifter|ALT_INV_stage[1][33]~31_combout\ <= NOT \Shifter|stage[1][33]~31_combout\;
\Shifter|ALT_INV_stage[2][33]~32_combout\ <= NOT \Shifter|stage[2][33]~32_combout\;
\Shifter|ALT_INV_stage[1][61]~34_combout\ <= NOT \Shifter|stage[1][61]~34_combout\;
\Shifter|ALT_INV_stage[1][48]~13_combout\ <= NOT \Shifter|stage[1][48]~13_combout\;
\Shifter|ALT_INV_stage_in[0]~48_combout\ <= NOT \Shifter|stage_in[0]~48_combout\;
\Shifter|ALT_INV_stage_in[6]~56_combout\ <= NOT \Shifter|stage_in[6]~56_combout\;
\Shifter|ALT_INV_stage_in[12]~63_combout\ <= NOT \Shifter|stage_in[12]~63_combout\;
\Shifter|ALT_INV_stage[2][0]~20_combout\ <= NOT \Shifter|stage[2][0]~20_combout\;
\ALT_INV_Y_internal~4_combout\ <= NOT \Y_internal~4_combout\;
\Shifter|ALT_INV_stage[1][57]~33_combout\ <= NOT \Shifter|stage[1][57]~33_combout\;
\Shifter|ALT_INV_stage[1][4]~18_combout\ <= NOT \Shifter|stage[1][4]~18_combout\;
\Shifter|ALT_INV_stage_in[15]~61_combout\ <= NOT \Shifter|stage_in[15]~61_combout\;
\Adder|ALT_INV_S\(1) <= NOT \Adder|S\(1);
\Shifter|ALT_INV_stage_in[52]~43_combout\ <= NOT \Shifter|stage_in[52]~43_combout\;
\Shifter|ALT_INV_stage~15_combout\ <= NOT \Shifter|stage~15_combout\;
\Shifter|ALT_INV_stage_in[7]~57_combout\ <= NOT \Shifter|stage_in[7]~57_combout\;
\Shifter|ALT_INV_stage[1][53]~35_combout\ <= NOT \Shifter|stage[1][53]~35_combout\;
\Shifter|ALT_INV_stage_in[1]~50_combout\ <= NOT \Shifter|stage_in[1]~50_combout\;
\Shifter|ALT_INV_stage[2][49]~37_combout\ <= NOT \Shifter|stage[2][49]~37_combout\;
\Shifter|ALT_INV_stage_in[50]~44_combout\ <= NOT \Shifter|stage_in[50]~44_combout\;
\Shifter|ALT_INV_stage[1][9]~39_combout\ <= NOT \Shifter|stage[1][9]~39_combout\;
\Shifter|ALT_INV_stage[1][41]~28_combout\ <= NOT \Shifter|stage[1][41]~28_combout\;
\Shifter|ALT_INV_stage_in[3]~51_combout\ <= NOT \Shifter|stage_in[3]~51_combout\;
\Shifter|ALT_INV_stage_in[13]~62_combout\ <= NOT \Shifter|stage_in[13]~62_combout\;
\Shifter|ALT_INV_stage_in[5]~58_combout\ <= NOT \Shifter|stage_in[5]~58_combout\;
\Shifter|ALT_INV_stage[1][25]~23_combout\ <= NOT \Shifter|stage[1][25]~23_combout\;
\Shifter|ALT_INV_stage[1][17]~26_combout\ <= NOT \Shifter|stage[1][17]~26_combout\;
\Shifter|ALT_INV_stage[2][17]~27_combout\ <= NOT \Shifter|stage[2][17]~27_combout\;
\Shifter|ALT_INV_stage_in[9]~54_combout\ <= NOT \Shifter|stage_in[9]~54_combout\;
\Shifter|ALT_INV_sign_bit~0_combout\ <= NOT \Shifter|sign_bit~0_combout\;
\Shifter|ALT_INV_stage[1][49]~36_combout\ <= NOT \Shifter|stage[1][49]~36_combout\;
\Shifter|ALT_INV_stage~38_combout\ <= NOT \Shifter|stage~38_combout\;
\Shifter|ALT_INV_stage_in[4]~59_combout\ <= NOT \Shifter|stage_in[4]~59_combout\;
\Shifter|ALT_INV_stage[2][63]~22_combout\ <= NOT \Shifter|stage[2][63]~22_combout\;
\ALT_INV_Y_internal~5_combout\ <= NOT \Y_internal~5_combout\;
\Shifter|ALT_INV_stage[1][37]~30_combout\ <= NOT \Shifter|stage[1][37]~30_combout\;
\Shifter|ALT_INV_stage[1][13]~40_combout\ <= NOT \Shifter|stage[1][13]~40_combout\;
\Shifter|ALT_INV_stage[1][5]~41_combout\ <= NOT \Shifter|stage[1][5]~41_combout\;
\Shifter|ALT_INV_stage[2][1]~42_combout\ <= NOT \Shifter|stage[2][1]~42_combout\;
\Shifter|ALT_INV_stage_in[51]~45_combout\ <= NOT \Shifter|stage_in[51]~45_combout\;
\Shifter|ALT_INV_stage[2][1]~43_combout\ <= NOT \Shifter|stage[2][1]~43_combout\;
\Shifter|ALT_INV_stage_in[14]~60_combout\ <= NOT \Shifter|stage_in[14]~60_combout\;
\Shifter|ALT_INV_stage[1][62]~44_combout\ <= NOT \Shifter|stage[1][62]~44_combout\;
\Shifter|ALT_INV_stage_in[11]~53_combout\ <= NOT \Shifter|stage_in[11]~53_combout\;
\Shifter|ALT_INV_Output[0]~0_combout\ <= NOT \Shifter|Output[0]~0_combout\;
\Shifter|ALT_INV_stage_in[48]~47_combout\ <= NOT \Shifter|stage_in[48]~47_combout\;
\Shifter|ALT_INV_stage_in[2]~49_combout\ <= NOT \Shifter|stage_in[2]~49_combout\;
\Shifter|ALT_INV_stage[1][8]~17_combout\ <= NOT \Shifter|stage[1][8]~17_combout\;
\Shifter|ALT_INV_stage[1][12]~19_combout\ <= NOT \Shifter|stage[1][12]~19_combout\;
\Shifter|ALT_INV_stage[2][63]~21_combout\ <= NOT \Shifter|stage[2][63]~21_combout\;
\Shifter|ALT_INV_stage[2][48]~14_combout\ <= NOT \Shifter|stage[2][48]~14_combout\;
\Shifter|ALT_INV_stage_in[10]~52_combout\ <= NOT \Shifter|stage_in[10]~52_combout\;
\Shifter|ALT_INV_stage[1][31]~68_combout\ <= NOT \Shifter|stage[1][31]~68_combout\;
\ALT_INV_Y_internal~9_combout\ <= NOT \Y_internal~9_combout\;
\Shifter|ALT_INV_stage[2][2]~64_combout\ <= NOT \Shifter|stage[2][2]~64_combout\;
\Shifter|ALT_INV_stage[1][19]~70_combout\ <= NOT \Shifter|stage[1][19]~70_combout\;
\Adder|ALT_INV_S\(3) <= NOT \Adder|S\(3);
\Shifter|ALT_INV_stage[2][19]~71_combout\ <= NOT \Shifter|stage[2][19]~71_combout\;
\Shifter|ALT_INV_stage[2][35]~76_combout\ <= NOT \Shifter|stage[2][35]~76_combout\;
\Shifter|ALT_INV_stage~82_combout\ <= NOT \Shifter|stage~82_combout\;
\Shifter|ALT_INV_stage[1][7]~85_combout\ <= NOT \Shifter|stage[1][7]~85_combout\;
\Shifter|ALT_INV_stage[1][6]~63_combout\ <= NOT \Shifter|stage[1][6]~63_combout\;
\Shifter|ALT_INV_stage[1][30]~47_combout\ <= NOT \Shifter|stage[1][30]~47_combout\;
\Shifter|ALT_INV_stage[1][42]~51_combout\ <= NOT \Shifter|stage[1][42]~51_combout\;
\Shifter|ALT_INV_stage[1][23]~69_combout\ <= NOT \Shifter|stage[1][23]~69_combout\;
\Shifter|ALT_INV_stage[1][39]~74_combout\ <= NOT \Shifter|stage[1][39]~74_combout\;
\Shifter|ALT_INV_stage[1][46]~52_combout\ <= NOT \Shifter|stage[1][46]~52_combout\;
\Shifter|ALT_INV_stage[1][58]~56_combout\ <= NOT \Shifter|stage[1][58]~56_combout\;
\ALT_INV_Y_internal~11_combout\ <= NOT \Y_internal~11_combout\;
\Shifter|ALT_INV_stage[1][55]~79_combout\ <= NOT \Shifter|stage[1][55]~79_combout\;
\Shifter|ALT_INV_stage[2][3]~87_combout\ <= NOT \Shifter|stage[2][3]~87_combout\;
\ALT_INV_Y_internal~12_combout\ <= NOT \Y_internal~12_combout\;
\Shifter|ALT_INV_stage[2][50]~59_combout\ <= NOT \Shifter|stage[2][50]~59_combout\;
\Shifter|ALT_INV_stage[2][2]~65_combout\ <= NOT \Shifter|stage[2][2]~65_combout\;
\Shifter|ALT_INV_stage[1][59]~77_combout\ <= NOT \Shifter|stage[1][59]~77_combout\;
\Shifter|ALT_INV_stage[1][11]~83_combout\ <= NOT \Shifter|stage[1][11]~83_combout\;
\Shifter|ALT_INV_stage[1][51]~80_combout\ <= NOT \Shifter|stage[1][51]~80_combout\;
\ALT_INV_Y_internal~14_combout\ <= NOT \Y_internal~14_combout\;
\Adder|ALT_INV_carry\(4) <= NOT \Adder|carry\(4);
\Shifter|ALT_INV_stage[1][18]~49_combout\ <= NOT \Shifter|stage[1][18]~49_combout\;
\Shifter|ALT_INV_stage[1][54]~57_combout\ <= NOT \Shifter|stage[1][54]~57_combout\;
\Shifter|ALT_INV_stage[2][51]~81_combout\ <= NOT \Shifter|stage[2][51]~81_combout\;
\Shifter|ALT_INV_stage[2][20]~89_combout\ <= NOT \Shifter|stage[2][20]~89_combout\;
\Adder|ALT_INV_carry[10]~6_combout\ <= NOT \Adder|carry[10]~6_combout\;
\ALT_INV_Y_internal~6_combout\ <= NOT \Y_internal~6_combout\;
\Shifter|ALT_INV_stage[1][35]~75_combout\ <= NOT \Shifter|stage[1][35]~75_combout\;
\Shifter|ALT_INV_stage[1][50]~58_combout\ <= NOT \Shifter|stage[1][50]~58_combout\;
\Shifter|ALT_INV_stage[2][3]~86_combout\ <= NOT \Shifter|stage[2][3]~86_combout\;
\Shifter|ALT_INV_stage[2][60]~88_combout\ <= NOT \Shifter|stage[2][60]~88_combout\;
\Shifter|ALT_INV_stage[1][43]~72_combout\ <= NOT \Shifter|stage[1][43]~72_combout\;
\Shifter|ALT_INV_stage[1][15]~84_combout\ <= NOT \Shifter|stage[1][15]~84_combout\;
\Adder|ALT_INV_S\(4) <= NOT \Adder|S\(4);
\Shifter|ALT_INV_stage[1][63]~78_combout\ <= NOT \Shifter|stage[1][63]~78_combout\;
\Shifter|ALT_INV_stage[1][10]~61_combout\ <= NOT \Shifter|stage[1][10]~61_combout\;
\Shifter|ALT_INV_stage[1][22]~48_combout\ <= NOT \Shifter|stage[1][22]~48_combout\;
\Shifter|ALT_INV_stage[2][36]~90_combout\ <= NOT \Shifter|stage[2][36]~90_combout\;
\Shifter|ALT_INV_stage[2][52]~91_combout\ <= NOT \Shifter|stage[2][52]~91_combout\;
\Shifter|ALT_INV_stage[1][47]~73_combout\ <= NOT \Shifter|stage[1][47]~73_combout\;
\Shifter|ALT_INV_stage~92_combout\ <= NOT \Shifter|stage~92_combout\;
\Shifter|ALT_INV_stage[2][62]~45_combout\ <= NOT \Shifter|stage[2][62]~45_combout\;
\Shifter|ALT_INV_stage[2][18]~50_combout\ <= NOT \Shifter|stage[2][18]~50_combout\;
\Shifter|ALT_INV_stage[1][38]~53_combout\ <= NOT \Shifter|stage[1][38]~53_combout\;
\Shifter|ALT_INV_stage[2][34]~55_combout\ <= NOT \Shifter|stage[2][34]~55_combout\;
\Shifter|ALT_INV_stage[2][61]~66_combout\ <= NOT \Shifter|stage[2][61]~66_combout\;
\Shifter|ALT_INV_stage[1][26]~46_combout\ <= NOT \Shifter|stage[1][26]~46_combout\;
\Adder|ALT_INV_S\(2) <= NOT \Adder|S\(2);
\ALT_INV_Y_internal~8_combout\ <= NOT \Y_internal~8_combout\;
\Shifter|ALT_INV_stage[1][34]~54_combout\ <= NOT \Shifter|stage[1][34]~54_combout\;
\Shifter|ALT_INV_stage~60_combout\ <= NOT \Shifter|stage~60_combout\;
\Shifter|ALT_INV_stage[1][14]~62_combout\ <= NOT \Shifter|stage[1][14]~62_combout\;
\Adder|ALT_INV_carry[11]~7_combout\ <= NOT \Adder|carry[11]~7_combout\;
\Shifter|ALT_INV_stage[1][27]~67_combout\ <= NOT \Shifter|stage[1][27]~67_combout\;
\ALT_INV_Y_internal~31_combout\ <= NOT \Y_internal~31_combout\;
\Adder|ALT_INV_S\(5) <= NOT \Adder|S\(5);
\Shifter|ALT_INV_stage[2][5]~99_combout\ <= NOT \Shifter|stage[2][5]~99_combout\;
\Shifter|ALT_INV_stage[2][58]~100_combout\ <= NOT \Shifter|stage[2][58]~100_combout\;
\Shifter|ALT_INV_stage[2][40]~114_combout\ <= NOT \Shifter|stage[2][40]~114_combout\;
\ALT_INV_Y_internal~15_combout\ <= NOT \Y_internal~15_combout\;
\Adder|ALT_INV_carry~9_combout\ <= NOT \Adder|carry~9_combout\;
\Adder|ALT_INV_G_array[6][6]~combout\ <= NOT \Adder|G_array[6][6]~combout\;
\Adder|ALT_INV_S\(6) <= NOT \Adder|S\(6);
\ALT_INV_Y_internal~20_combout\ <= NOT \Y_internal~20_combout\;
\ALT_INV_Y_internal~24_combout\ <= NOT \Y_internal~24_combout\;
\Adder|ALT_INV_G_array~40_combout\ <= NOT \Adder|G_array~40_combout\;
\Shifter|ALT_INV_stage[2][6]~105_combout\ <= NOT \Shifter|stage[2][6]~105_combout\;
\Shifter|ALT_INV_stage[2][37]~96_combout\ <= NOT \Shifter|stage[2][37]~96_combout\;
\Shifter|ALT_INV_stage[2][59]~94_combout\ <= NOT \Shifter|stage[2][59]~94_combout\;
\Shifter|ALT_INV_stage[2][4]~93_combout\ <= NOT \Shifter|stage[2][4]~93_combout\;
\Adder|ALT_INV_G_array~39_combout\ <= NOT \Adder|G_array~39_combout\;
\Adder|ALT_INV_G_array[6][5]~combout\ <= NOT \Adder|G_array[6][5]~combout\;
\ALT_INV_Y_internal~18_combout\ <= NOT \Y_internal~18_combout\;
\Shifter|ALT_INV_stage[2][22]~101_combout\ <= NOT \Shifter|stage[2][22]~101_combout\;
\Shifter|ALT_INV_stage[2][38]~102_combout\ <= NOT \Shifter|stage[2][38]~102_combout\;
\ALT_INV_Y_internal~23_combout\ <= NOT \Y_internal~23_combout\;
\Shifter|ALT_INV_stage~115_combout\ <= NOT \Shifter|stage~115_combout\;
\Shifter|ALT_INV_stage[2][39]~108_combout\ <= NOT \Shifter|stage[2][39]~108_combout\;
\ALT_INV_Y_internal~28_combout\ <= NOT \Y_internal~28_combout\;
\Adder|ALT_INV_p\(9) <= NOT \Adder|p\(9);
\Adder|ALT_INV_p\(5) <= NOT \Adder|p\(5);
\Shifter|ALT_INV_stage[2][8]~116_combout\ <= NOT \Shifter|stage[2][8]~116_combout\;
\ALT_INV_Y_internal~17_combout\ <= NOT \Y_internal~17_combout\;
\ALT_INV_Y_internal~26_combout\ <= NOT \Y_internal~26_combout\;
\Shifter|ALT_INV_stage[2][55]~109_combout\ <= NOT \Shifter|stage[2][55]~109_combout\;
\Adder|ALT_INV_S\(8) <= NOT \Adder|S\(8);
\Shifter|ALT_INV_stage[2][21]~95_combout\ <= NOT \Shifter|stage[2][21]~95_combout\;
\Adder|ALT_INV_G_array~41_combout\ <= NOT \Adder|G_array~41_combout\;
\Shifter|ALT_INV_stage[2][53]~97_combout\ <= NOT \Shifter|stage[2][53]~97_combout\;
\Adder|ALT_INV_carry~8_combout\ <= NOT \Adder|carry~8_combout\;
\Adder|ALT_INV_G_array~42_combout\ <= NOT \Adder|G_array~42_combout\;
\Adder|ALT_INV_carry[25]~10_combout\ <= NOT \Adder|carry[25]~10_combout\;
\Adder|ALT_INV_G_array~43_combout\ <= NOT \Adder|G_array~43_combout\;
\Shifter|ALT_INV_stage[2][23]~107_combout\ <= NOT \Shifter|stage[2][23]~107_combout\;
\Adder|ALT_INV_G_array[3][8]~combout\ <= NOT \Adder|G_array[3][8]~combout\;
\Shifter|ALT_INV_stage~119_combout\ <= NOT \Shifter|stage~119_combout\;
\Shifter|ALT_INV_stage~98_combout\ <= NOT \Shifter|stage~98_combout\;
\Shifter|ALT_INV_stage~110_combout\ <= NOT \Shifter|stage~110_combout\;
\Shifter|ALT_INV_stage[2][7]~111_combout\ <= NOT \Shifter|stage[2][7]~111_combout\;
\Shifter|ALT_INV_stage~104_combout\ <= NOT \Shifter|stage~104_combout\;
\Shifter|ALT_INV_stage[2][57]~106_combout\ <= NOT \Shifter|stage[2][57]~106_combout\;
\Shifter|ALT_INV_stage[2][25]~117_combout\ <= NOT \Shifter|stage[2][25]~117_combout\;
\Shifter|ALT_INV_stage[2][9]~120_combout\ <= NOT \Shifter|stage[2][9]~120_combout\;
\Adder|ALT_INV_P_array[2][8]~20_combout\ <= NOT \Adder|P_array[2][8]~20_combout\;
\ALT_INV_Y_internal~29_combout\ <= NOT \Y_internal~29_combout\;
\Adder|ALT_INV_p\(10) <= NOT \Adder|p\(10);
\Shifter|ALT_INV_stage[2][54]~103_combout\ <= NOT \Shifter|stage[2][54]~103_combout\;
\ALT_INV_Y_internal~21_combout\ <= NOT \Y_internal~21_combout\;
\Shifter|ALT_INV_stage[2][56]~112_combout\ <= NOT \Shifter|stage[2][56]~112_combout\;
\ALT_INV_Y_internal~25_combout\ <= NOT \Y_internal~25_combout\;
\Shifter|ALT_INV_stage[2][24]~113_combout\ <= NOT \Shifter|stage[2][24]~113_combout\;
\Adder|ALT_INV_S\(9) <= NOT \Adder|S\(9);
\Shifter|ALT_INV_stage[2][41]~118_combout\ <= NOT \Shifter|stage[2][41]~118_combout\;
\Adder|ALT_INV_carry[27]~14_combout\ <= NOT \Adder|carry[27]~14_combout\;
\Adder|ALT_INV_P_array[2][9]~21_combout\ <= NOT \Adder|P_array[2][9]~21_combout\;
\ALT_INV_Y_internal~32_combout\ <= NOT \Y_internal~32_combout\;
\Shifter|ALT_INV_stage[2][45]~134_combout\ <= NOT \Shifter|stage[2][45]~134_combout\;
\Shifter|ALT_INV_stage~135_combout\ <= NOT \Shifter|stage~135_combout\;
\ALT_INV_Y_internal~42_combout\ <= NOT \Y_internal~42_combout\;
\ALT_INV_Y_internal~45_combout\ <= NOT \Y_internal~45_combout\;
\Adder|ALT_INV_S\(14) <= NOT \Adder|S\(14);
\ALT_INV_Y_internal~34_combout\ <= NOT \Y_internal~34_combout\;
\ALT_INV_Y_internal~46_combout\ <= NOT \Y_internal~46_combout\;
\Shifter|ALT_INV_stage[2][30]~137_combout\ <= NOT \Shifter|stage[2][30]~137_combout\;
\Adder|ALT_INV_P_array[2][13]~24_combout\ <= NOT \Adder|P_array[2][13]~24_combout\;
\Adder|ALT_INV_carry[26]~11_combout\ <= NOT \Adder|carry[26]~11_combout\;
\Shifter|ALT_INV_stage~139_combout\ <= NOT \Shifter|stage~139_combout\;
\Shifter|ALT_INV_stage[2][31]~141_combout\ <= NOT \Shifter|stage[2][31]~141_combout\;
\Shifter|ALT_INV_stage[2][42]~122_combout\ <= NOT \Shifter|stage[2][42]~122_combout\;
\Shifter|ALT_INV_stage~127_combout\ <= NOT \Shifter|stage~127_combout\;
\Shifter|ALT_INV_stage[2][12]~132_combout\ <= NOT \Shifter|stage[2][12]~132_combout\;
\Adder|ALT_INV_p\(13) <= NOT \Adder|p\(13);
\Adder|ALT_INV_S\(13) <= NOT \Adder|S\(13);
\Adder|ALT_INV_carry[10]~12_combout\ <= NOT \Adder|carry[10]~12_combout\;
\Shifter|ALT_INV_stage[2][26]~121_combout\ <= NOT \Shifter|stage[2][26]~121_combout\;
\Shifter|ALT_INV_stage[2][10]~124_combout\ <= NOT \Shifter|stage[2][10]~124_combout\;
\Adder|ALT_INV_p\(11) <= NOT \Adder|p\(11);
\Adder|ALT_INV_S\(11) <= NOT \Adder|S\(11);
\ALT_INV_Y_internal~38_combout\ <= NOT \Y_internal~38_combout\;
\Adder|ALT_INV_carry[20]~16_combout\ <= NOT \Adder|carry[20]~16_combout\;
\Adder|ALT_INV_S\(12) <= NOT \Adder|S\(12);
\Adder|ALT_INV_G_array~46_combout\ <= NOT \Adder|G_array~46_combout\;
\Adder|ALT_INV_G_array[3][13]~combout\ <= NOT \Adder|G_array[3][13]~combout\;
\Shifter|ALT_INV_stage[2][13]~136_combout\ <= NOT \Shifter|stage[2][13]~136_combout\;
\Shifter|ALT_INV_stage[2][29]~133_combout\ <= NOT \Shifter|stage[2][29]~133_combout\;
\Adder|ALT_INV_G_array~44_combout\ <= NOT \Adder|G_array~44_combout\;
\Shifter|ALT_INV_stage[2][43]~126_combout\ <= NOT \Shifter|stage[2][43]~126_combout\;
\Adder|ALT_INV_carry[20]~17_combout\ <= NOT \Adder|carry[20]~17_combout\;
\Adder|ALT_INV_G_array~45_combout\ <= NOT \Adder|G_array~45_combout\;
\Shifter|ALT_INV_stage[2][11]~128_combout\ <= NOT \Shifter|stage[2][11]~128_combout\;
\ALT_INV_Y_internal~40_combout\ <= NOT \Y_internal~40_combout\;
\Adder|ALT_INV_carry[21]~19_combout\ <= NOT \Adder|carry[21]~19_combout\;
\Shifter|ALT_INV_stage[2][14]~140_combout\ <= NOT \Shifter|stage[2][14]~140_combout\;
\Adder|ALT_INV_G_array[3][13]~47_combout\ <= NOT \Adder|G_array[3][13]~47_combout\;
\ALT_INV_Y_internal~37_combout\ <= NOT \Y_internal~37_combout\;
\Shifter|ALT_INV_stage[2][27]~125_combout\ <= NOT \Shifter|stage[2][27]~125_combout\;
\Adder|ALT_INV_carry[27]~15_combout\ <= NOT \Adder|carry[27]~15_combout\;
\Shifter|ALT_INV_stage[2][44]~130_combout\ <= NOT \Shifter|stage[2][44]~130_combout\;
\ALT_INV_Y_internal~39_combout\ <= NOT \Y_internal~39_combout\;
\Adder|ALT_INV_carry\(5) <= NOT \Adder|carry\(5);
\Adder|ALT_INV_carry[13]~18_combout\ <= NOT \Adder|carry[13]~18_combout\;
\Adder|ALT_INV_p\(14) <= NOT \Adder|p\(14);
\Shifter|ALT_INV_stage[2][47]~142_combout\ <= NOT \Shifter|stage[2][47]~142_combout\;
\Adder|ALT_INV_carry[26]~13_combout\ <= NOT \Adder|carry[26]~13_combout\;
\ALT_INV_Y_internal~43_combout\ <= NOT \Y_internal~43_combout\;
\Adder|ALT_INV_P_array[2][12]~23_combout\ <= NOT \Adder|P_array[2][12]~23_combout\;
\ALT_INV_Y_internal~35_combout\ <= NOT \Y_internal~35_combout\;
\Shifter|ALT_INV_stage~123_combout\ <= NOT \Shifter|stage~123_combout\;
\Shifter|ALT_INV_stage~131_combout\ <= NOT \Shifter|stage~131_combout\;
\Adder|ALT_INV_P_array[2][10]~22_combout\ <= NOT \Adder|P_array[2][10]~22_combout\;
\Shifter|ALT_INV_stage[2][28]~129_combout\ <= NOT \Shifter|stage[2][28]~129_combout\;
\Shifter|ALT_INV_stage[2][46]~138_combout\ <= NOT \Shifter|stage[2][46]~138_combout\;
\Adder|ALT_INV_G_array~49_combout\ <= NOT \Adder|G_array~49_combout\;
\Shifter|ALT_INV_stage~143_combout\ <= NOT \Shifter|stage~143_combout\;
\Adder|ALT_INV_G_array[3][18]~combout\ <= NOT \Adder|G_array[3][18]~combout\;
\Adder|ALT_INV_S\(20) <= NOT \Adder|S\(20);
\ALT_INV_Y_internal~61_combout\ <= NOT \Y_internal~61_combout\;
\Adder|ALT_INV_P_array[2][14]~25_combout\ <= NOT \Adder|P_array[2][14]~25_combout\;
\Shifter|ALT_INV_stage~156_combout\ <= NOT \Shifter|stage~156_combout\;
\Shifter|ALT_INV_stage~155_combout\ <= NOT \Shifter|stage~155_combout\;
\ALT_INV_Y_internal~66_combout\ <= NOT \Y_internal~66_combout\;
\ALT_INV_Y_internal~67_combout\ <= NOT \Y_internal~67_combout\;
\Adder|ALT_INV_p\(21) <= NOT \Adder|p\(21);
\Adder|ALT_INV_carry[34]~23_combout\ <= NOT \Adder|carry[34]~23_combout\;
\Adder|ALT_INV_carry\(16) <= NOT \Adder|carry\(16);
\Shifter|ALT_INV_stage[2][15]~144_combout\ <= NOT \Shifter|stage[2][15]~144_combout\;
\Adder|ALT_INV_p\(16) <= NOT \Adder|p\(16);
\Adder|ALT_INV_S\(15) <= NOT \Adder|S\(15);
\Shifter|ALT_INV_stage~145_combout\ <= NOT \Shifter|stage~145_combout\;
\ALT_INV_Y_internal~55_combout\ <= NOT \Y_internal~55_combout\;
\Adder|ALT_INV_G_array[3][17]~combout\ <= NOT \Adder|G_array[3][17]~combout\;
\Adder|ALT_INV_carry[17]~22_combout\ <= NOT \Adder|carry[17]~22_combout\;
\Shifter|ALT_INV_stage~151_combout\ <= NOT \Shifter|stage~151_combout\;
\Adder|ALT_INV_p\(18) <= NOT \Adder|p\(18);
\Shifter|ALT_INV_stage~152_combout\ <= NOT \Shifter|stage~152_combout\;
\Adder|ALT_INV_G_array~51_combout\ <= NOT \Adder|G_array~51_combout\;
\Adder|ALT_INV_S\(19) <= NOT \Adder|S\(19);
\Shifter|ALT_INV_stage~153_combout\ <= NOT \Shifter|stage~153_combout\;
\Adder|ALT_INV_carry[35]~24_combout\ <= NOT \Adder|carry[35]~24_combout\;
\ALT_INV_Y_internal~63_combout\ <= NOT \Y_internal~63_combout\;
\Adder|ALT_INV_G_array[3][14]~combout\ <= NOT \Adder|G_array[3][14]~combout\;
\ALT_INV_Y_internal~51_combout\ <= NOT \Y_internal~51_combout\;
\Shifter|ALT_INV_stage~150_combout\ <= NOT \Shifter|stage~150_combout\;
\Adder|ALT_INV_p\(15) <= NOT \Adder|p\(15);
\Shifter|ALT_INV_stage~147_combout\ <= NOT \Shifter|stage~147_combout\;
\Adder|ALT_INV_carry~20_combout\ <= NOT \Adder|carry~20_combout\;
\Adder|ALT_INV_P_array[2][16]~26_combout\ <= NOT \Adder|P_array[2][16]~26_combout\;
\ALT_INV_Y_internal~60_combout\ <= NOT \Y_internal~60_combout\;
\Adder|ALT_INV_p\(19) <= NOT \Adder|p\(19);
\ALT_INV_Y_internal~54_combout\ <= NOT \Y_internal~54_combout\;
\Adder|ALT_INV_carry[17]~21_combout\ <= NOT \Adder|carry[17]~21_combout\;
\Shifter|ALT_INV_stage~146_combout\ <= NOT \Shifter|stage~146_combout\;
\Adder|ALT_INV_G_array~48_combout\ <= NOT \Adder|G_array~48_combout\;
\ALT_INV_Y_internal~52_combout\ <= NOT \Y_internal~52_combout\;
\Adder|ALT_INV_p\(17) <= NOT \Adder|p\(17);
\Shifter|ALT_INV_stage~149_combout\ <= NOT \Shifter|stage~149_combout\;
\Adder|ALT_INV_G_array[3][16]~combout\ <= NOT \Adder|G_array[3][16]~combout\;
\ALT_INV_Y_internal~49_combout\ <= NOT \Y_internal~49_combout\;
\ALT_INV_Y_internal~48_combout\ <= NOT \Y_internal~48_combout\;
\Shifter|ALT_INV_stage~154_combout\ <= NOT \Shifter|stage~154_combout\;
\Adder|ALT_INV_p\(20) <= NOT \Adder|p\(20);
\Adder|ALT_INV_G_array[3][19]~combout\ <= NOT \Adder|G_array[3][19]~combout\;
\ALT_INV_Y_internal~57_combout\ <= NOT \Y_internal~57_combout\;
\Adder|ALT_INV_P_array[2][17]~27_combout\ <= NOT \Adder|P_array[2][17]~27_combout\;
\Adder|ALT_INV_G_array[3][17]~50_combout\ <= NOT \Adder|G_array[3][17]~50_combout\;
\Adder|ALT_INV_P_array[2][18]~28_combout\ <= NOT \Adder|P_array[2][18]~28_combout\;
\Shifter|ALT_INV_stage~148_combout\ <= NOT \Shifter|stage~148_combout\;
\ALT_INV_Y_internal~64_combout\ <= NOT \Y_internal~64_combout\;
\ALT_INV_Y_internal~58_combout\ <= NOT \Y_internal~58_combout\;
\Adder|ALT_INV_carry[20]~25_combout\ <= NOT \Adder|carry[20]~25_combout\;
\Adder|ALT_INV_G_array[3][22]~combout\ <= NOT \Adder|G_array[3][22]~combout\;
\Shifter|ALT_INV_stage~157_combout\ <= NOT \Shifter|stage~157_combout\;
\Adder|ALT_INV_carry[22]~28_combout\ <= NOT \Adder|carry[22]~28_combout\;
\Shifter|ALT_INV_stage~163_combout\ <= NOT \Shifter|stage~163_combout\;
\Adder|ALT_INV_p\(25) <= NOT \Adder|p\(25);
\Adder|ALT_INV_G_array~59_combout\ <= NOT \Adder|G_array~59_combout\;
\Adder|ALT_INV_S\(25) <= NOT \Adder|S\(25);
\Adder|ALT_INV_S\(22) <= NOT \Adder|S\(22);
\Adder|ALT_INV_p\(24) <= NOT \Adder|p\(24);
\Shifter|ALT_INV_stage~164_combout\ <= NOT \Shifter|stage~164_combout\;
\Adder|ALT_INV_p\(23) <= NOT \Adder|p\(23);
\Adder|ALT_INV_G_array~52_combout\ <= NOT \Adder|G_array~52_combout\;
\Shifter|ALT_INV_stage~160_combout\ <= NOT \Shifter|stage~160_combout\;
\Adder|ALT_INV_carry\(24) <= NOT \Adder|carry\(24);
\Adder|ALT_INV_P_array[2][22]~31_combout\ <= NOT \Adder|P_array[2][22]~31_combout\;
\ALT_INV_Y_internal~78_combout\ <= NOT \Y_internal~78_combout\;
\ALT_INV_Y_internal~79_combout\ <= NOT \Y_internal~79_combout\;
\Adder|ALT_INV_G_array[3][24]~combout\ <= NOT \Adder|G_array[3][24]~combout\;
\Adder|ALT_INV_carry[38]~27_combout\ <= NOT \Adder|carry[38]~27_combout\;
\ALT_INV_Y_internal~73_combout\ <= NOT \Y_internal~73_combout\;
\Adder|ALT_INV_p\(26) <= NOT \Adder|p\(26);
\Adder|ALT_INV_G_array~54_combout\ <= NOT \Adder|G_array~54_combout\;
\Adder|ALT_INV_carry[23]~31_combout\ <= NOT \Adder|carry[23]~31_combout\;
\Shifter|ALT_INV_stage~166_combout\ <= NOT \Shifter|stage~166_combout\;
\ALT_INV_Y_internal~81_combout\ <= NOT \Y_internal~81_combout\;
\ALT_INV_Y_internal~75_combout\ <= NOT \Y_internal~75_combout\;
\Adder|ALT_INV_G_array[3][25]~60_combout\ <= NOT \Adder|G_array[3][25]~60_combout\;
\ALT_INV_Y_internal~76_combout\ <= NOT \Y_internal~76_combout\;
\Shifter|ALT_INV_stage~165_combout\ <= NOT \Shifter|stage~165_combout\;
\Adder|ALT_INV_G_array~58_combout\ <= NOT \Adder|G_array~58_combout\;
\Adder|ALT_INV_carry[21]~26_combout\ <= NOT \Adder|carry[21]~26_combout\;
\Adder|ALT_INV_G_array[3][20]~combout\ <= NOT \Adder|G_array[3][20]~combout\;
\Shifter|ALT_INV_stage~159_combout\ <= NOT \Shifter|stage~159_combout\;
\Shifter|ALT_INV_stage~161_combout\ <= NOT \Shifter|stage~161_combout\;
\Shifter|ALT_INV_stage~162_combout\ <= NOT \Shifter|stage~162_combout\;
\Adder|ALT_INV_carry[42]~33_combout\ <= NOT \Adder|carry[42]~33_combout\;
\Adder|ALT_INV_carry[23]~30_combout\ <= NOT \Adder|carry[23]~30_combout\;
\Adder|ALT_INV_G_array[3][25]~combout\ <= NOT \Adder|G_array[3][25]~combout\;
\Adder|ALT_INV_carry[26]~34_combout\ <= NOT \Adder|carry[26]~34_combout\;
\Shifter|ALT_INV_stage~158_combout\ <= NOT \Shifter|stage~158_combout\;
\Adder|ALT_INV_G_array~57_combout\ <= NOT \Adder|G_array~57_combout\;
\Adder|ALT_INV_G_array~56_combout\ <= NOT \Adder|G_array~56_combout\;
\ALT_INV_Y_internal~82_combout\ <= NOT \Y_internal~82_combout\;
\Adder|ALT_INV_G_array~53_combout\ <= NOT \Adder|G_array~53_combout\;
\Adder|ALT_INV_S\(21) <= NOT \Adder|S\(21);
\ALT_INV_Y_internal~69_combout\ <= NOT \Y_internal~69_combout\;
\Adder|ALT_INV_P_array[2][24]~32_combout\ <= NOT \Adder|P_array[2][24]~32_combout\;
\Adder|ALT_INV_P_array[2][25]~33_combout\ <= NOT \Adder|P_array[2][25]~33_combout\;
\Adder|ALT_INV_carry[26]~35_combout\ <= NOT \Adder|carry[26]~35_combout\;
\Adder|ALT_INV_carry[25]~32_combout\ <= NOT \Adder|carry[25]~32_combout\;
\Adder|ALT_INV_P_array[2][21]~30_combout\ <= NOT \Adder|P_array[2][21]~30_combout\;
\Adder|ALT_INV_p\(27) <= NOT \Adder|p\(27);
\Adder|ALT_INV_G_array[3][21]~combout\ <= NOT \Adder|G_array[3][21]~combout\;
\Adder|ALT_INV_P_array[2][20]~29_combout\ <= NOT \Adder|P_array[2][20]~29_combout\;
\Adder|ALT_INV_G_array[3][21]~55_combout\ <= NOT \Adder|G_array[3][21]~55_combout\;
\ALT_INV_Y_internal~72_combout\ <= NOT \Y_internal~72_combout\;
\Adder|ALT_INV_carry[39]~29_combout\ <= NOT \Adder|carry[39]~29_combout\;
\ALT_INV_Y_internal~70_combout\ <= NOT \Y_internal~70_combout\;
\Adder|ALT_INV_carry[43]~36_combout\ <= NOT \Adder|carry[43]~36_combout\;
\Adder|ALT_INV_carry[27]~37_combout\ <= NOT \Adder|carry[27]~37_combout\;
\ALT_INV_Y_internal~94_combout\ <= NOT \Y_internal~94_combout\;
\ALT_INV_Y_internal~88_combout\ <= NOT \Y_internal~88_combout\;
\ALT_INV_Y_internal~90_combout\ <= NOT \Y_internal~90_combout\;
\Adder|ALT_INV_G_array~61_combout\ <= NOT \Adder|G_array~61_combout\;
\Adder|ALT_INV_G_array~64_combout\ <= NOT \Adder|G_array~64_combout\;
\Adder|ALT_INV_P_array[2][29]~37_combout\ <= NOT \Adder|P_array[2][29]~37_combout\;
\Adder|ALT_INV_G_array[3][26]~combout\ <= NOT \Adder|G_array[3][26]~combout\;
\Adder|ALT_INV_carry[30]~45_combout\ <= NOT \Adder|carry[30]~45_combout\;
\Shifter|ALT_INV_stage~167_combout\ <= NOT \Shifter|stage~167_combout\;
\Shifter|ALT_INV_stage~172_combout\ <= NOT \Shifter|stage~172_combout\;
\Adder|ALT_INV_P_array[4][29]~38_combout\ <= NOT \Adder|P_array[4][29]~38_combout\;
\Shifter|ALT_INV_stage~170_combout\ <= NOT \Shifter|stage~170_combout\;
\ALT_INV_Y_internal~87_combout\ <= NOT \Y_internal~87_combout\;
\Adder|ALT_INV_G_array[3][29]~combout\ <= NOT \Adder|G_array[3][29]~combout\;
\Shifter|ALT_INV_stage~169_combout\ <= NOT \Shifter|stage~169_combout\;
\Adder|ALT_INV_S\(30) <= NOT \Adder|S\(30);
\Adder|ALT_INV_P_array[2][26]~34_combout\ <= NOT \Adder|P_array[2][26]~34_combout\;
\Adder|ALT_INV_carry[27]~38_combout\ <= NOT \Adder|carry[27]~38_combout\;
\Shifter|ALT_INV_stage~175_combout\ <= NOT \Shifter|stage~175_combout\;
\Shifter|ALT_INV_stage_out[31]~0_combout\ <= NOT \Shifter|stage_out[31]~0_combout\;
\Adder|ALT_INV_carry[28]~40_combout\ <= NOT \Adder|carry[28]~40_combout\;
\Adder|ALT_INV_carry[28]~41_combout\ <= NOT \Adder|carry[28]~41_combout\;
\Adder|ALT_INV_p\(28) <= NOT \Adder|p\(28);
\Adder|ALT_INV_P_array[2][28]~35_combout\ <= NOT \Adder|P_array[2][28]~35_combout\;
\Adder|ALT_INV_carry[45]~42_combout\ <= NOT \Adder|carry[45]~42_combout\;
\ALT_INV_Y_internal~93_combout\ <= NOT \Y_internal~93_combout\;
\LogicUnit|ALT_INV_Mux32~0_combout\ <= NOT \LogicUnit|Mux32~0_combout\;
\Adder|ALT_INV_p\(31) <= NOT \Adder|p\(31);
\Adder|ALT_INV_p\(29) <= NOT \Adder|p\(29);
\Adder|ALT_INV_P_array[2][30]~39_combout\ <= NOT \Adder|P_array[2][30]~39_combout\;
\Adder|ALT_INV_carry[44]~39_combout\ <= NOT \Adder|carry[44]~39_combout\;
\Shifter|ALT_INV_stage~174_combout\ <= NOT \Shifter|stage~174_combout\;
\Adder|ALT_INV_G_array~66_combout\ <= NOT \Adder|G_array~66_combout\;
\Adder|ALT_INV_G_array~67_combout\ <= NOT \Adder|G_array~67_combout\;
\Adder|ALT_INV_G_array[6][30]~68_combout\ <= NOT \Adder|G_array[6][30]~68_combout\;
\Adder|ALT_INV_P_array[4][28]~36_combout\ <= NOT \Adder|P_array[4][28]~36_combout\;
\Adder|ALT_INV_G_array~69_combout\ <= NOT \Adder|G_array~69_combout\;
\Adder|ALT_INV_G_array~63_combout\ <= NOT \Adder|G_array~63_combout\;
\ALT_INV_Y_internal~91_combout\ <= NOT \Y_internal~91_combout\;
\Adder|ALT_INV_G_array~62_combout\ <= NOT \Adder|G_array~62_combout\;
\Adder|ALT_INV_carry~46_combout\ <= NOT \Adder|carry~46_combout\;
\Adder|ALT_INV_G_array[3][28]~combout\ <= NOT \Adder|G_array[3][28]~combout\;
\Adder|ALT_INV_P_array[4][30]~40_combout\ <= NOT \Adder|P_array[4][30]~40_combout\;
\Shifter|ALT_INV_stage~168_combout\ <= NOT \Shifter|stage~168_combout\;
\ALT_INV_Y_internal~84_combout\ <= NOT \Y_internal~84_combout\;
\Adder|ALT_INV_carry[29]~44_combout\ <= NOT \Adder|carry[29]~44_combout\;
\Adder|ALT_INV_G_array~65_combout\ <= NOT \Adder|G_array~65_combout\;
\Adder|ALT_INV_G_array[3][27]~combout\ <= NOT \Adder|G_array[3][27]~combout\;
\Adder|ALT_INV_G_array[3][30]~combout\ <= NOT \Adder|G_array[3][30]~combout\;
\Adder|ALT_INV_S\(31) <= NOT \Adder|S\(31);
\Shifter|ALT_INV_stage~171_combout\ <= NOT \Shifter|stage~171_combout\;
\Adder|ALT_INV_carry[29]~43_combout\ <= NOT \Adder|carry[29]~43_combout\;
\ALT_INV_Y_internal~85_combout\ <= NOT \Y_internal~85_combout\;
\Shifter|ALT_INV_stage~173_combout\ <= NOT \Shifter|stage~173_combout\;
\Shifter|ALT_INV_stage~176_combout\ <= NOT \Shifter|stage~176_combout\;
\ALT_INV_Y_internal~97_combout\ <= NOT \Y_internal~97_combout\;
\ALT_INV_Y_internal~98_combout\ <= NOT \Y_internal~98_combout\;
\ALT_INV_Y_internal~115_combout\ <= NOT \Y_internal~115_combout\;
\Adder|ALT_INV_G_array~70_combout\ <= NOT \Adder|G_array~70_combout\;
\ALT_INV_Y_internal~120_combout\ <= NOT \Y_internal~120_combout\;
\ALT_INV_Y_internal~121_combout\ <= NOT \Y_internal~121_combout\;
\ALT_INV_Y_internal~99_combout\ <= NOT \Y_internal~99_combout\;
\Adder|ALT_INV_carry[33]~48_combout\ <= NOT \Adder|carry[33]~48_combout\;
\ALT_INV_Y_internal~111_combout\ <= NOT \Y_internal~111_combout\;
\ALT_INV_Y_internal~112_combout\ <= NOT \Y_internal~112_combout\;
\ALT_INV_Y_internal~101_combout\ <= NOT \Y_internal~101_combout\;
\ALT_INV_Y_internal~104_combout\ <= NOT \Y_internal~104_combout\;
\ALT_INV_Y_internal~102_combout\ <= NOT \Y_internal~102_combout\;
\ALT_INV_Y_internal~107_combout\ <= NOT \Y_internal~107_combout\;
\Adder|ALT_INV_G_array~73_combout\ <= NOT \Adder|G_array~73_combout\;
\Adder|ALT_INV_G_array[3][32]~combout\ <= NOT \Adder|G_array[3][32]~combout\;
\Adder|ALT_INV_carry[33]~49_combout\ <= NOT \Adder|carry[33]~49_combout\;
\Adder|ALT_INV_G_array~72_combout\ <= NOT \Adder|G_array~72_combout\;
\Adder|ALT_INV_G_array~71_combout\ <= NOT \Adder|G_array~71_combout\;
\ALT_INV_Y_internal~100_combout\ <= NOT \Y_internal~100_combout\;
\Adder|ALT_INV_G_array[3][34]~combout\ <= NOT \Adder|G_array[3][34]~combout\;
\Adder|ALT_INV_S\(35) <= NOT \Adder|S\(35);
\ALT_INV_Y_internal~116_combout\ <= NOT \Y_internal~116_combout\;
\ALT_INV_Y_internal~119_combout\ <= NOT \Y_internal~119_combout\;
\Adder|ALT_INV_carry[52]~55_combout\ <= NOT \Adder|carry[52]~55_combout\;
\ALT_INV_Y_internal~106_combout\ <= NOT \Y_internal~106_combout\;
\ALT_INV_Y_internal~110_combout\ <= NOT \Y_internal~110_combout\;
\Adder|ALT_INV_P_array[2][34]~44_combout\ <= NOT \Adder|P_array[2][34]~44_combout\;
\Adder|ALT_INV_G_array[3][35]~74_combout\ <= NOT \Adder|G_array[3][35]~74_combout\;
\Adder|ALT_INV_carry[52]~56_combout\ <= NOT \Adder|carry[52]~56_combout\;
\Adder|ALT_INV_carry[36]~57_combout\ <= NOT \Adder|carry[36]~57_combout\;
\Adder|ALT_INV_G_array[3][35]~combout\ <= NOT \Adder|G_array[3][35]~combout\;
\Adder|ALT_INV_S\(36) <= NOT \Adder|S\(36);
\ALT_INV_Y_internal~124_combout\ <= NOT \Y_internal~124_combout\;
\ALT_INV_Y_internal~125_combout\ <= NOT \Y_internal~125_combout\;
\Adder|ALT_INV_carry[51]~54_combout\ <= NOT \Adder|carry[51]~54_combout\;
\Adder|ALT_INV_P_array[4][32]~42_combout\ <= NOT \Adder|P_array[4][32]~42_combout\;
\Adder|ALT_INV_P_array[2][32]~41_combout\ <= NOT \Adder|P_array[2][32]~41_combout\;
\Adder|ALT_INV_S\(34) <= NOT \Adder|S\(34);
\ALT_INV_Y_internal~122_combout\ <= NOT \Y_internal~122_combout\;
\Adder|ALT_INV_p\(37) <= NOT \Adder|p\(37);
\ALT_INV_Y_internal~105_combout\ <= NOT \Y_internal~105_combout\;
\Adder|ALT_INV_carry[50]~51_combout\ <= NOT \Adder|carry[50]~51_combout\;
\Adder|ALT_INV_P_array[2][36]~45_combout\ <= NOT \Adder|P_array[2][36]~45_combout\;
\Adder|ALT_INV_P_array[4][36]~46_combout\ <= NOT \Adder|P_array[4][36]~46_combout\;
\Adder|ALT_INV_S\(32) <= NOT \Adder|S\(32);
\ALT_INV_Y_internal~109_combout\ <= NOT \Y_internal~109_combout\;
\Adder|ALT_INV_S\(33) <= NOT \Adder|S\(33);
\Adder|ALT_INV_carry[50]~50_combout\ <= NOT \Adder|carry[50]~50_combout\;
\Adder|ALT_INV_carry[50]~52_combout\ <= NOT \Adder|carry[50]~52_combout\;
\Adder|ALT_INV_P_array[2][33]~43_combout\ <= NOT \Adder|P_array[2][33]~43_combout\;
\Adder|ALT_INV_G_array[3][33]~combout\ <= NOT \Adder|G_array[3][33]~combout\;
\ALT_INV_Y_internal~117_combout\ <= NOT \Y_internal~117_combout\;
\Adder|ALT_INV_carry[53]~58_combout\ <= NOT \Adder|carry[53]~58_combout\;
\Adder|ALT_INV_carry[53]~59_combout\ <= NOT \Adder|carry[53]~59_combout\;
\Adder|ALT_INV_carry[33]~47_combout\ <= NOT \Adder|carry[33]~47_combout\;
\Adder|ALT_INV_p\(36) <= NOT \Adder|p\(36);
\Adder|ALT_INV_carry[51]~53_combout\ <= NOT \Adder|carry[51]~53_combout\;
\ALT_INV_Y_internal~114_combout\ <= NOT \Y_internal~114_combout\;
\Adder|ALT_INV_p\(33) <= NOT \Adder|p\(33);
\Adder|ALT_INV_p\(35) <= NOT \Adder|p\(35);
\Adder|ALT_INV_p\(41) <= NOT \Adder|p\(41);
\ALT_INV_Y_internal~147_combout\ <= NOT \Y_internal~147_combout\;
\Adder|ALT_INV_carry[40]~64_combout\ <= NOT \Adder|carry[40]~64_combout\;
\Adder|ALT_INV_G_array[3][36]~combout\ <= NOT \Adder|G_array[3][36]~combout\;
\Adder|ALT_INV_P_array[4][38]~52_combout\ <= NOT \Adder|P_array[4][38]~52_combout\;
\Adder|ALT_INV_G_array~78_combout\ <= NOT \Adder|G_array~78_combout\;
\Adder|ALT_INV_P_array[2][40]~54_combout\ <= NOT \Adder|P_array[2][40]~54_combout\;
\Adder|ALT_INV_S\(41) <= NOT \Adder|S\(41);
\ALT_INV_Y_internal~127_combout\ <= NOT \Y_internal~127_combout\;
\ALT_INV_Y_internal~130_combout\ <= NOT \Y_internal~130_combout\;
\Adder|ALT_INV_P_array[2][41]~56_combout\ <= NOT \Adder|P_array[2][41]~56_combout\;
\Adder|ALT_INV_G_array~75_combout\ <= NOT \Adder|G_array~75_combout\;
\ALT_INV_Y_internal~126_combout\ <= NOT \Y_internal~126_combout\;
\Adder|ALT_INV_carry[37]~60_combout\ <= NOT \Adder|carry[37]~60_combout\;
\ALT_INV_Y_internal~129_combout\ <= NOT \Y_internal~129_combout\;
\Adder|ALT_INV_G_array~76_combout\ <= NOT \Adder|G_array~76_combout\;
\ALT_INV_Y_internal~134_combout\ <= NOT \Y_internal~134_combout\;
\Adder|ALT_INV_P_array[2][38]~50_combout\ <= NOT \Adder|P_array[2][38]~50_combout\;
\Adder|ALT_INV_carry[40]~63_combout\ <= NOT \Adder|carry[40]~63_combout\;
\ALT_INV_Y_internal~145_combout\ <= NOT \Y_internal~145_combout\;
\Adder|ALT_INV_S\(37) <= NOT \Adder|S\(37);
\Adder|ALT_INV_P_array[4][37]~49_combout\ <= NOT \Adder|P_array[4][37]~49_combout\;
\Adder|ALT_INV_P_array[2][37]~47_combout\ <= NOT \Adder|P_array[2][37]~47_combout\;
\Adder|ALT_INV_P_array[4][38]~51_combout\ <= NOT \Adder|P_array[4][38]~51_combout\;
\Adder|ALT_INV_S\(39) <= NOT \Adder|S\(39);
\ALT_INV_Y_internal~146_combout\ <= NOT \Y_internal~146_combout\;
\ALT_INV_Y_internal~150_combout\ <= NOT \Y_internal~150_combout\;
\Adder|ALT_INV_G_array~80_combout\ <= NOT \Adder|G_array~80_combout\;
\Adder|ALT_INV_G_array[3][41]~combout\ <= NOT \Adder|G_array[3][41]~combout\;
\ALT_INV_Y_internal~131_combout\ <= NOT \Y_internal~131_combout\;
\ALT_INV_Y_internal~136_combout\ <= NOT \Y_internal~136_combout\;
\ALT_INV_Y_internal~132_combout\ <= NOT \Y_internal~132_combout\;
\ALT_INV_Y_internal~135_combout\ <= NOT \Y_internal~135_combout\;
\Adder|ALT_INV_p\(38) <= NOT \Adder|p\(38);
\ALT_INV_Y_internal~139_combout\ <= NOT \Y_internal~139_combout\;
\Adder|ALT_INV_P_array[4][39]~53_combout\ <= NOT \Adder|P_array[4][39]~53_combout\;
\ALT_INV_Y_internal~144_combout\ <= NOT \Y_internal~144_combout\;
\Adder|ALT_INV_S\(38) <= NOT \Adder|S\(38);
\Adder|ALT_INV_P_array[4][40]~55_combout\ <= NOT \Adder|P_array[4][40]~55_combout\;
\Adder|ALT_INV_carry[41]~65_combout\ <= NOT \Adder|carry[41]~65_combout\;
\Adder|ALT_INV_carry[41]~66_combout\ <= NOT \Adder|carry[41]~66_combout\;
\ALT_INV_Y_internal~149_combout\ <= NOT \Y_internal~149_combout\;
\Adder|ALT_INV_p\(42) <= NOT \Adder|p\(42);
\Adder|ALT_INV_G_array[3][37]~combout\ <= NOT \Adder|G_array[3][37]~combout\;
\Adder|ALT_INV_G_array~81_combout\ <= NOT \Adder|G_array~81_combout\;
\Adder|ALT_INV_G_array~77_combout\ <= NOT \Adder|G_array~77_combout\;
\Adder|ALT_INV_S\(40) <= NOT \Adder|S\(40);
\Adder|ALT_INV_p\(40) <= NOT \Adder|p\(40);
\Adder|ALT_INV_G_array~79_combout\ <= NOT \Adder|G_array~79_combout\;
\ALT_INV_Y_internal~142_combout\ <= NOT \Y_internal~142_combout\;
\Adder|ALT_INV_G_array[3][40]~combout\ <= NOT \Adder|G_array[3][40]~combout\;
\Adder|ALT_INV_p\(39) <= NOT \Adder|p\(39);
\Adder|ALT_INV_carry[38]~61_combout\ <= NOT \Adder|carry[38]~61_combout\;
\Adder|ALT_INV_P_array[4][37]~48_combout\ <= NOT \Adder|P_array[4][37]~48_combout\;
\Adder|ALT_INV_G_array[3][38]~combout\ <= NOT \Adder|G_array[3][38]~combout\;
\Adder|ALT_INV_carry[39]~62_combout\ <= NOT \Adder|carry[39]~62_combout\;
\ALT_INV_Y_internal~137_combout\ <= NOT \Y_internal~137_combout\;
\ALT_INV_Y_internal~140_combout\ <= NOT \Y_internal~140_combout\;
\ALT_INV_Y_internal~141_combout\ <= NOT \Y_internal~141_combout\;
\Adder|ALT_INV_P_array[4][45]~64_combout\ <= NOT \Adder|P_array[4][45]~64_combout\;
\Adder|ALT_INV_G_array~88_combout\ <= NOT \Adder|G_array~88_combout\;
\ALT_INV_Y_internal~152_combout\ <= NOT \Y_internal~152_combout\;
\Adder|ALT_INV_G_array[3][46]~combout\ <= NOT \Adder|G_array[3][46]~combout\;
\Adder|ALT_INV_p\(46) <= NOT \Adder|p\(46);
\Adder|ALT_INV_G_array[3][45]~combout\ <= NOT \Adder|G_array[3][45]~combout\;
\ALT_INV_Y_internal~164_combout\ <= NOT \Y_internal~164_combout\;
\Adder|ALT_INV_G_array~89_combout\ <= NOT \Adder|G_array~89_combout\;
\Adder|ALT_INV_carry\(15) <= NOT \Adder|carry\(15);
\Adder|ALT_INV_carry[43]~69_combout\ <= NOT \Adder|carry[43]~69_combout\;
\ALT_INV_Y_internal~166_combout\ <= NOT \Y_internal~166_combout\;
\Adder|ALT_INV_S\(46) <= NOT \Adder|S\(46);
\ALT_INV_Y_internal~175_combout\ <= NOT \Y_internal~175_combout\;
\Adder|ALT_INV_P_array[2][46]~65_combout\ <= NOT \Adder|P_array[2][46]~65_combout\;
\Adder|ALT_INV_G_array[3][42]~combout\ <= NOT \Adder|G_array[3][42]~combout\;
\ALT_INV_Y_internal~155_combout\ <= NOT \Y_internal~155_combout\;
\Adder|ALT_INV_G_array[3][43]~83_combout\ <= NOT \Adder|G_array[3][43]~83_combout\;
\Adder|ALT_INV_G_array[3][43]~combout\ <= NOT \Adder|G_array[3][43]~combout\;
\Adder|ALT_INV_P_array[4][42]~59_combout\ <= NOT \Adder|P_array[4][42]~59_combout\;
\Adder|ALT_INV_carry\(14) <= NOT \Adder|carry\(14);
\ALT_INV_Y_internal~156_combout\ <= NOT \Y_internal~156_combout\;
\Adder|ALT_INV_G_array~82_combout\ <= NOT \Adder|G_array~82_combout\;
\Adder|ALT_INV_G_array[3][44]~combout\ <= NOT \Adder|G_array[3][44]~combout\;
\ALT_INV_Y_internal~171_combout\ <= NOT \Y_internal~171_combout\;
\ALT_INV_Y_internal~172_combout\ <= NOT \Y_internal~172_combout\;
\ALT_INV_Y_internal~160_combout\ <= NOT \Y_internal~160_combout\;
\Adder|ALT_INV_G_array~84_combout\ <= NOT \Adder|G_array~84_combout\;
\ALT_INV_Y_internal~161_combout\ <= NOT \Y_internal~161_combout\;
\Adder|ALT_INV_p\(43) <= NOT \Adder|p\(43);
\Adder|ALT_INV_carry[43]~68_combout\ <= NOT \Adder|carry[43]~68_combout\;
\Adder|ALT_INV_p\(44) <= NOT \Adder|p\(44);
\Adder|ALT_INV_S\(44) <= NOT \Adder|S\(44);
\ALT_INV_Y_internal~162_combout\ <= NOT \Y_internal~162_combout\;
\ALT_INV_Y_internal~165_combout\ <= NOT \Y_internal~165_combout\;
\Adder|ALT_INV_p\(45) <= NOT \Adder|p\(45);
\ALT_INV_Y_internal~154_combout\ <= NOT \Y_internal~154_combout\;
\Adder|ALT_INV_P_array[4][41]~57_combout\ <= NOT \Adder|P_array[4][41]~57_combout\;
\Adder|ALT_INV_P_array[2][44]~61_combout\ <= NOT \Adder|P_array[2][44]~61_combout\;
\Adder|ALT_INV_P_array[4][44]~62_combout\ <= NOT \Adder|P_array[4][44]~62_combout\;
\Adder|ALT_INV_S\(42) <= NOT \Adder|S\(42);
\Adder|ALT_INV_carry[45]~71_combout\ <= NOT \Adder|carry[45]~71_combout\;
\ALT_INV_Y_internal~167_combout\ <= NOT \Y_internal~167_combout\;
\ALT_INV_Y_internal~170_combout\ <= NOT \Y_internal~170_combout\;
\Adder|ALT_INV_P_array[2][45]~63_combout\ <= NOT \Adder|P_array[2][45]~63_combout\;
\ALT_INV_Y_internal~159_combout\ <= NOT \Y_internal~159_combout\;
\Adder|ALT_INV_S\(43) <= NOT \Adder|S\(43);
\Adder|ALT_INV_G_array~86_combout\ <= NOT \Adder|G_array~86_combout\;
\Adder|ALT_INV_G_array~87_combout\ <= NOT \Adder|G_array~87_combout\;
\ALT_INV_Y_internal~151_combout\ <= NOT \Y_internal~151_combout\;
\Adder|ALT_INV_carry[46]~72_combout\ <= NOT \Adder|carry[46]~72_combout\;
\Adder|ALT_INV_P_array[4][43]~60_combout\ <= NOT \Adder|P_array[4][43]~60_combout\;
\ALT_INV_Y_internal~169_combout\ <= NOT \Y_internal~169_combout\;
\ALT_INV_Y_internal~174_combout\ <= NOT \Y_internal~174_combout\;
\Adder|ALT_INV_P_array[2][42]~58_combout\ <= NOT \Adder|P_array[2][42]~58_combout\;
\Adder|ALT_INV_carry[44]~70_combout\ <= NOT \Adder|carry[44]~70_combout\;
\Adder|ALT_INV_carry[42]~67_combout\ <= NOT \Adder|carry[42]~67_combout\;
\Adder|ALT_INV_G_array~85_combout\ <= NOT \Adder|G_array~85_combout\;
\Adder|ALT_INV_S\(45) <= NOT \Adder|S\(45);
\ALT_INV_Y_internal~157_combout\ <= NOT \Y_internal~157_combout\;
\Adder|ALT_INV_carry[52]~87_combout\ <= NOT \Adder|carry[52]~87_combout\;
\Adder|ALT_INV_S\(52) <= NOT \Adder|S\(52);
\ALT_INV_Y_internal~201_combout\ <= NOT \Y_internal~201_combout\;
\Adder|ALT_INV_carry[49]~79_combout\ <= NOT \Adder|carry[49]~79_combout\;
\ALT_INV_Y_internal~202_combout\ <= NOT \Y_internal~202_combout\;
\Adder|ALT_INV_carry[50]~80_combout\ <= NOT \Adder|carry[50]~80_combout\;
\ALT_INV_Y_internal~204_combout\ <= NOT \Y_internal~204_combout\;
\Adder|ALT_INV_carry[48]~75_combout\ <= NOT \Adder|carry[48]~75_combout\;
\ALT_INV_Y_internal~177_combout\ <= NOT \Y_internal~177_combout\;
\Adder|ALT_INV_carry[49]~78_combout\ <= NOT \Adder|carry[49]~78_combout\;
\Adder|ALT_INV_G_array~91_combout\ <= NOT \Adder|G_array~91_combout\;
\ALT_INV_Y_internal~185_combout\ <= NOT \Y_internal~185_combout\;
\ALT_INV_Y_internal~192_combout\ <= NOT \Y_internal~192_combout\;
\ALT_INV_Y_internal~180_combout\ <= NOT \Y_internal~180_combout\;
\Adder|ALT_INV_S\(48) <= NOT \Adder|S\(48);
\ALT_INV_Y_internal~186_combout\ <= NOT \Y_internal~186_combout\;
\ALT_INV_Y_internal~195_combout\ <= NOT \Y_internal~195_combout\;
\Adder|ALT_INV_carry[51]~82_combout\ <= NOT \Adder|carry[51]~82_combout\;
\Adder|ALT_INV_G_array~92_combout\ <= NOT \Adder|G_array~92_combout\;
\Adder|ALT_INV_P_array[4][46]~66_combout\ <= NOT \Adder|P_array[4][46]~66_combout\;
\ALT_INV_Y_internal~181_combout\ <= NOT \Y_internal~181_combout\;
\Adder|ALT_INV_carry[49]~76_combout\ <= NOT \Adder|carry[49]~76_combout\;
\Adder|ALT_INV_G_array[3][50]~combout\ <= NOT \Adder|G_array[3][50]~combout\;
\Adder|ALT_INV_carry[51]~83_combout\ <= NOT \Adder|carry[51]~83_combout\;
\Adder|ALT_INV_carry[51]~84_combout\ <= NOT \Adder|carry[51]~84_combout\;
\ALT_INV_Y_internal~176_combout\ <= NOT \Y_internal~176_combout\;
\ALT_INV_Y_internal~191_combout\ <= NOT \Y_internal~191_combout\;
\Adder|ALT_INV_carry[49]~77_combout\ <= NOT \Adder|carry[49]~77_combout\;
\ALT_INV_Y_internal~196_combout\ <= NOT \Y_internal~196_combout\;
\Adder|ALT_INV_carry[48]~74_combout\ <= NOT \Adder|carry[48]~74_combout\;
\Adder|ALT_INV_S\(50) <= NOT \Adder|S\(50);
\Adder|ALT_INV_P_array[2][50]~69_combout\ <= NOT \Adder|P_array[2][50]~69_combout\;
\Adder|ALT_INV_carry[47]~73_combout\ <= NOT \Adder|carry[47]~73_combout\;
\ALT_INV_Y_internal~179_combout\ <= NOT \Y_internal~179_combout\;
\ALT_INV_Y_internal~182_combout\ <= NOT \Y_internal~182_combout\;
\Adder|ALT_INV_P_array[2][48]~67_combout\ <= NOT \Adder|P_array[2][48]~67_combout\;
\Adder|ALT_INV_G_array[3][49]~combout\ <= NOT \Adder|G_array[3][49]~combout\;
\ALT_INV_Y_internal~194_combout\ <= NOT \Y_internal~194_combout\;
\ALT_INV_Y_internal~197_combout\ <= NOT \Y_internal~197_combout\;
\ALT_INV_Y_internal~199_combout\ <= NOT \Y_internal~199_combout\;
\Adder|ALT_INV_carry[56]~85_combout\ <= NOT \Adder|carry[56]~85_combout\;
\Adder|ALT_INV_S\(49) <= NOT \Adder|S\(49);
\ALT_INV_Y_internal~184_combout\ <= NOT \Y_internal~184_combout\;
\Adder|ALT_INV_p\(49) <= NOT \Adder|p\(49);
\Adder|ALT_INV_G_array~90_combout\ <= NOT \Adder|G_array~90_combout\;
\Adder|ALT_INV_G_array[3][48]~combout\ <= NOT \Adder|G_array[3][48]~combout\;
\ALT_INV_Y_internal~187_combout\ <= NOT \Y_internal~187_combout\;
\ALT_INV_Y_internal~190_combout\ <= NOT \Y_internal~190_combout\;
\Adder|ALT_INV_P_array[2][49]~68_combout\ <= NOT \Adder|P_array[2][49]~68_combout\;
\ALT_INV_Y_internal~200_combout\ <= NOT \Y_internal~200_combout\;
\Adder|ALT_INV_G_array[3][51]~combout\ <= NOT \Adder|G_array[3][51]~combout\;
\ALT_INV_Y_internal~189_combout\ <= NOT \Y_internal~189_combout\;
\Adder|ALT_INV_carry[52]~86_combout\ <= NOT \Adder|carry[52]~86_combout\;
\Adder|ALT_INV_carry[50]~81_combout\ <= NOT \Adder|carry[50]~81_combout\;
\Adder|ALT_INV_S\(51) <= NOT \Adder|S\(51);
\Adder|ALT_INV_S\(47) <= NOT \Adder|S\(47);
\Adder|ALT_INV_G_array[3][54]~combout\ <= NOT \Adder|G_array[3][54]~combout\;
\Adder|ALT_INV_carry[57]~99_combout\ <= NOT \Adder|carry[57]~99_combout\;
\Adder|ALT_INV_carry[53]~89_combout\ <= NOT \Adder|carry[53]~89_combout\;
\Adder|ALT_INV_carry[57]~101_combout\ <= NOT \Adder|carry[57]~101_combout\;
\ALT_INV_Y_internal~215_combout\ <= NOT \Y_internal~215_combout\;
\Adder|ALT_INV_P_array[2][57]~74_combout\ <= NOT \Adder|P_array[2][57]~74_combout\;
\Adder|ALT_INV_carry[55]~95_combout\ <= NOT \Adder|carry[55]~95_combout\;
\Adder|ALT_INV_P_array[2][56]~73_combout\ <= NOT \Adder|P_array[2][56]~73_combout\;
\ALT_INV_Y_internal~212_combout\ <= NOT \Y_internal~212_combout\;
\ALT_INV_Y_internal~216_combout\ <= NOT \Y_internal~216_combout\;
\ALT_INV_Y_internal~226_combout\ <= NOT \Y_internal~226_combout\;
\ALT_INV_Y_internal~230_combout\ <= NOT \Y_internal~230_combout\;
\ALT_INV_Y_internal~207_combout\ <= NOT \Y_internal~207_combout\;
\ALT_INV_Y_internal~225_combout\ <= NOT \Y_internal~225_combout\;
\Adder|ALT_INV_carry[57]~103_combout\ <= NOT \Adder|carry[57]~103_combout\;
\Adder|ALT_INV_carry[53]~88_combout\ <= NOT \Adder|carry[53]~88_combout\;
\ALT_INV_Y_internal~217_combout\ <= NOT \Y_internal~217_combout\;
\Adder|ALT_INV_carry[57]~100_combout\ <= NOT \Adder|carry[57]~100_combout\;
\ALT_INV_Y_internal~227_combout\ <= NOT \Y_internal~227_combout\;
\Adder|ALT_INV_carry[58]~106_combout\ <= NOT \Adder|carry[58]~106_combout\;
\Adder|ALT_INV_carry[54]~92_combout\ <= NOT \Adder|carry[54]~92_combout\;
\Adder|ALT_INV_G_array[3][53]~combout\ <= NOT \Adder|G_array[3][53]~combout\;
\Adder|ALT_INV_G_array~94_combout\ <= NOT \Adder|G_array~94_combout\;
\Adder|ALT_INV_carry[55]~94_combout\ <= NOT \Adder|carry[55]~94_combout\;
\ALT_INV_Y_internal~219_combout\ <= NOT \Y_internal~219_combout\;
\Adder|ALT_INV_carry[54]~91_combout\ <= NOT \Adder|carry[54]~91_combout\;
\Adder|ALT_INV_carry[56]~96_combout\ <= NOT \Adder|carry[56]~96_combout\;
\Adder|ALT_INV_carry[56]~98_combout\ <= NOT \Adder|carry[56]~98_combout\;
\ALT_INV_Y_internal~221_combout\ <= NOT \Y_internal~221_combout\;
\Adder|ALT_INV_carry[58]~105_combout\ <= NOT \Adder|carry[58]~105_combout\;
\ALT_INV_Y_internal~229_combout\ <= NOT \Y_internal~229_combout\;
\ALT_INV_Y_internal~206_combout\ <= NOT \Y_internal~206_combout\;
\ALT_INV_Y_internal~211_combout\ <= NOT \Y_internal~211_combout\;
\Adder|ALT_INV_S\(55) <= NOT \Adder|S\(55);
\Adder|ALT_INV_carry[58]~90_combout\ <= NOT \Adder|carry[58]~90_combout\;
\ALT_INV_Y_internal~220_combout\ <= NOT \Y_internal~220_combout\;
\ALT_INV_Y_internal~222_combout\ <= NOT \Y_internal~222_combout\;
\Adder|ALT_INV_P_array[2][53]~71_combout\ <= NOT \Adder|P_array[2][53]~71_combout\;
\Adder|ALT_INV_G_array[3][52]~combout\ <= NOT \Adder|G_array[3][52]~combout\;
\Adder|ALT_INV_carry[55]~93_combout\ <= NOT \Adder|carry[55]~93_combout\;
\Adder|ALT_INV_S\(56) <= NOT \Adder|S\(56);
\Adder|ALT_INV_carry[57]~102_combout\ <= NOT \Adder|carry[57]~102_combout\;
\Adder|ALT_INV_P_array[2][52]~70_combout\ <= NOT \Adder|P_array[2][52]~70_combout\;
\Adder|ALT_INV_S\(54) <= NOT \Adder|S\(54);
\Adder|ALT_INV_carry[58]~107_combout\ <= NOT \Adder|carry[58]~107_combout\;
\Adder|ALT_INV_P_array[2][54]~72_combout\ <= NOT \Adder|P_array[2][54]~72_combout\;
\ALT_INV_Y_internal~224_combout\ <= NOT \Y_internal~224_combout\;
\Adder|ALT_INV_G_array~95_combout\ <= NOT \Adder|G_array~95_combout\;
\Adder|ALT_INV_S\(57) <= NOT \Adder|S\(57);
\Adder|ALT_INV_carry[58]~104_combout\ <= NOT \Adder|carry[58]~104_combout\;
\Adder|ALT_INV_S\(58) <= NOT \Adder|S\(58);
\ALT_INV_Y_internal~231_combout\ <= NOT \Y_internal~231_combout\;
\ALT_INV_Y_internal~214_combout\ <= NOT \Y_internal~214_combout\;
\ALT_INV_Y_internal~205_combout\ <= NOT \Y_internal~205_combout\;
\ALT_INV_Y_internal~209_combout\ <= NOT \Y_internal~209_combout\;
\Adder|ALT_INV_carry[56]~97_combout\ <= NOT \Adder|carry[56]~97_combout\;
\Adder|ALT_INV_S\(53) <= NOT \Adder|S\(53);
\Adder|ALT_INV_G_array~93_combout\ <= NOT \Adder|G_array~93_combout\;
\ALT_INV_Y_internal~210_combout\ <= NOT \Y_internal~210_combout\;
\ALT_INV_Equal3~1_combout\ <= NOT \Equal3~1_combout\;
\ALT_INV_Y_internal~234_combout\ <= NOT \Y_internal~234_combout\;
\ALT_INV_Y_internal~246_combout\ <= NOT \Y_internal~246_combout\;
\ALT_INV_Y_internal~235_combout\ <= NOT \Y_internal~235_combout\;
\ALT_INV_Y_internal~236_combout\ <= NOT \Y_internal~236_combout\;
\ALT_INV_Y_internal~232_combout\ <= NOT \Y_internal~232_combout\;
\Adder|ALT_INV_carry[59]~109_combout\ <= NOT \Adder|carry[59]~109_combout\;
\Adder|ALT_INV_S\(60) <= NOT \Adder|S\(60);
\Adder|ALT_INV_carry[59]~108_combout\ <= NOT \Adder|carry[59]~108_combout\;
\ALT_INV_Y_internal~249_combout\ <= NOT \Y_internal~249_combout\;
\Adder|ALT_INV_carry[61]~116_combout\ <= NOT \Adder|carry[61]~116_combout\;
\ALT_INV_Y_internal~251_combout\ <= NOT \Y_internal~251_combout\;
\Adder|ALT_INV_P_array[4][62]~77_combout\ <= NOT \Adder|P_array[4][62]~77_combout\;
\Adder|ALT_INV_S\(63) <= NOT \Adder|S\(63);
\Adder|ALT_INV_P_array[1][58]~combout\ <= NOT \Adder|P_array[1][58]~combout\;
\ALT_INV_Y_internal~244_combout\ <= NOT \Y_internal~244_combout\;
\Adder|ALT_INV_carry[60]~112_combout\ <= NOT \Adder|carry[60]~112_combout\;
\Adder|ALT_INV_carry[60]~113_combout\ <= NOT \Adder|carry[60]~113_combout\;
\ALT_INV_Y_internal~255_combout\ <= NOT \Y_internal~255_combout\;
\ALT_INV_Y_internal~237_combout\ <= NOT \Y_internal~237_combout\;
\Adder|ALT_INV_carry[63]~127_combout\ <= NOT \Adder|carry[63]~127_combout\;
\ALT_INV_Y_internal~257_combout\ <= NOT \Y_internal~257_combout\;
\ALT_INV_Equal3~0_combout\ <= NOT \Equal3~0_combout\;
\ALT_INV_Equal3~2_combout\ <= NOT \Equal3~2_combout\;
\Adder|ALT_INV_P_array[2][58]~75_combout\ <= NOT \Adder|P_array[2][58]~75_combout\;
\Adder|ALT_INV_carry[60]~114_combout\ <= NOT \Adder|carry[60]~114_combout\;
\Adder|ALT_INV_carry[62]~121_combout\ <= NOT \Adder|carry[62]~121_combout\;
\ALT_INV_Equal3~3_combout\ <= NOT \Equal3~3_combout\;
\ALT_INV_Equal3~4_combout\ <= NOT \Equal3~4_combout\;
\ALT_INV_Y_internal~241_combout\ <= NOT \Y_internal~241_combout\;
\Adder|ALT_INV_carry[61]~120_combout\ <= NOT \Adder|carry[61]~120_combout\;
\Adder|ALT_INV_carry[61]~117_combout\ <= NOT \Adder|carry[61]~117_combout\;
\Adder|ALT_INV_carry[59]~110_combout\ <= NOT \Adder|carry[59]~110_combout\;
\Adder|ALT_INV_carry[60]~115_combout\ <= NOT \Adder|carry[60]~115_combout\;
\ALT_INV_Y_internal~247_combout\ <= NOT \Y_internal~247_combout\;
\ALT_INV_Y_internal~240_combout\ <= NOT \Y_internal~240_combout\;
\Adder|ALT_INV_carry\(30) <= NOT \Adder|carry\(30);
\Adder|ALT_INV_carry[62]~123_combout\ <= NOT \Adder|carry[62]~123_combout\;
\Adder|ALT_INV_S\(62) <= NOT \Adder|S\(62);
\ALT_INV_Y_internal~252_combout\ <= NOT \Y_internal~252_combout\;
\ALT_INV_Y_internal~254_combout\ <= NOT \Y_internal~254_combout\;
\Adder|ALT_INV_P_array[4][62]~76_combout\ <= NOT \Adder|P_array[4][62]~76_combout\;
\Adder|ALT_INV_carry[63]~126_combout\ <= NOT \Adder|carry[63]~126_combout\;
\Adder|ALT_INV_P_array[1][60]~combout\ <= NOT \Adder|P_array[1][60]~combout\;
\Adder|ALT_INV_S\(59) <= NOT \Adder|S\(59);
\Adder|ALT_INV_carry[53]~118_combout\ <= NOT \Adder|carry[53]~118_combout\;
\ALT_INV_Y_internal~245_combout\ <= NOT \Y_internal~245_combout\;
\ALT_INV_Y_internal~242_combout\ <= NOT \Y_internal~242_combout\;
\Adder|ALT_INV_carry[61]~119_combout\ <= NOT \Adder|carry[61]~119_combout\;
\Adder|ALT_INV_S\(61) <= NOT \Adder|S\(61);
\ALT_INV_Y_internal~250_combout\ <= NOT \Y_internal~250_combout\;
\Adder|ALT_INV_carry[62]~124_combout\ <= NOT \Adder|carry[62]~124_combout\;
\Adder|ALT_INV_carry[62]~125_combout\ <= NOT \Adder|carry[62]~125_combout\;
\Adder|ALT_INV_carry[59]~111_combout\ <= NOT \Adder|carry[59]~111_combout\;
\Adder|ALT_INV_carry[62]~122_combout\ <= NOT \Adder|carry[62]~122_combout\;
\ALT_INV_Y_internal~239_combout\ <= NOT \Y_internal~239_combout\;
\Adder|ALT_INV_G_array~96_combout\ <= NOT \Adder|G_array~96_combout\;
\ALT_INV_Y_internal~256_combout\ <= NOT \Y_internal~256_combout\;
\ALT_INV_Equal3~10_combout\ <= NOT \Equal3~10_combout\;
\Adder|ALT_INV_G_array[1][34]~111_combout\ <= NOT \Adder|G_array[1][34]~111_combout\;
\Adder|ALT_INV_G_array[1][15]~144_combout\ <= NOT \Adder|G_array[1][15]~144_combout\;
\Adder|ALT_INV_G_array[1][47]~134_combout\ <= NOT \Adder|G_array[1][47]~134_combout\;
\Adder|ALT_INV_G_array[1][32]~112_combout\ <= NOT \Adder|G_array[1][32]~112_combout\;
\ALT_INV_Equal3~12_combout\ <= NOT \Equal3~12_combout\;
\Adder|ALT_INV_G_array[1][42]~107_combout\ <= NOT \Adder|G_array[1][42]~107_combout\;
\Adder|ALT_INV_G_array[1][41]~132_combout\ <= NOT \Adder|G_array[1][41]~132_combout\;
\Adder|ALT_INV_G_array[1][56]~100_combout\ <= NOT \Adder|G_array[1][56]~100_combout\;
\Adder|ALT_INV_G_array[1][45]~135_combout\ <= NOT \Adder|G_array[1][45]~135_combout\;
\Adder|ALT_INV_G_array[1][50]~103_combout\ <= NOT \Adder|G_array[1][50]~103_combout\;
\Adder|ALT_INV_G_array[1][43]~133_combout\ <= NOT \Adder|G_array[1][43]~133_combout\;
\Adder|ALT_INV_G_array[1][26]~115_combout\ <= NOT \Adder|G_array[1][26]~115_combout\;
\Adder|ALT_INV_G_array[1][35]~129_combout\ <= NOT \Adder|G_array[1][35]~129_combout\;
\ALT_INV_Equal3~6_combout\ <= NOT \Equal3~6_combout\;
\ALT_INV_Equal3~9_combout\ <= NOT \Equal3~9_combout\;
\Adder|ALT_INV_G_array[1][62]~97_combout\ <= NOT \Adder|G_array[1][62]~97_combout\;
\Adder|ALT_INV_G_array[1][54]~101_combout\ <= NOT \Adder|G_array[1][54]~101_combout\;
\ALT_INV_Equal3~17_combout\ <= NOT \Equal3~17_combout\;
\Adder|ALT_INV_G_array[1][24]~116_combout\ <= NOT \Adder|G_array[1][24]~116_combout\;
\Adder|ALT_INV_G_array[1][40]~108_combout\ <= NOT \Adder|G_array[1][40]~108_combout\;
\Adder|ALT_INV_G_array[1][20]~118_combout\ <= NOT \Adder|G_array[1][20]~118_combout\;
\ALT_INV_Equal3~8_combout\ <= NOT \Equal3~8_combout\;
\Adder|ALT_INV_G_array[1][18]~119_combout\ <= NOT \Adder|G_array[1][18]~119_combout\;
\ALT_INV_Equal3~16_combout\ <= NOT \Equal3~16_combout\;
\Adder|ALT_INV_G_array[1][14]~121_combout\ <= NOT \Adder|G_array[1][14]~121_combout\;
\Adder|ALT_INV_G_array[1][6]~125_combout\ <= NOT \Adder|G_array[1][6]~125_combout\;
\Adder|ALT_INV_G_array[1][4]~126_combout\ <= NOT \Adder|G_array[1][4]~126_combout\;
\Adder|ALT_INV_G_array[1][39]~130_combout\ <= NOT \Adder|G_array[1][39]~130_combout\;
\ALT_INV_Equal3~18_combout\ <= NOT \Equal3~18_combout\;
\ALT_INV_Equal3~14_combout\ <= NOT \Equal3~14_combout\;
\Adder|ALT_INV_G_array[1][22]~117_combout\ <= NOT \Adder|G_array[1][22]~117_combout\;
\ALT_INV_Equal3~13_combout\ <= NOT \Equal3~13_combout\;
\ALT_INV_Equal3~5_combout\ <= NOT \Equal3~5_combout\;
\Adder|ALT_INV_G_array[1][16]~120_combout\ <= NOT \Adder|G_array[1][16]~120_combout\;
\Adder|ALT_INV_G_array[1][8]~124_combout\ <= NOT \Adder|G_array[1][8]~124_combout\;
\Adder|ALT_INV_G_array[1][52]~102_combout\ <= NOT \Adder|G_array[1][52]~102_combout\;
\Adder|ALT_INV_G_array[1][10]~123_combout\ <= NOT \Adder|G_array[1][10]~123_combout\;
\Adder|ALT_INV_G_array[1][33]~128_combout\ <= NOT \Adder|G_array[1][33]~128_combout\;
\Adder|ALT_INV_G_array[1][44]~106_combout\ <= NOT \Adder|G_array[1][44]~106_combout\;
\Adder|ALT_INV_G_array[1][30]~113_combout\ <= NOT \Adder|G_array[1][30]~113_combout\;
\Adder|ALT_INV_G_array[1][63]~136_combout\ <= NOT \Adder|G_array[1][63]~136_combout\;
\Adder|ALT_INV_G_array[1][58]~99_combout\ <= NOT \Adder|G_array[1][58]~99_combout\;
\ALT_INV_Equal3~15_combout\ <= NOT \Equal3~15_combout\;
\ALT_INV_Equal3~11_combout\ <= NOT \Equal3~11_combout\;
\Adder|ALT_INV_G_array[1][37]~131_combout\ <= NOT \Adder|G_array[1][37]~131_combout\;
\Adder|ALT_INV_G_array[1][29]~137_combout\ <= NOT \Adder|G_array[1][29]~137_combout\;
\Adder|ALT_INV_G_array[1][25]~138_combout\ <= NOT \Adder|G_array[1][25]~138_combout\;
\Adder|ALT_INV_G_array[1][46]~105_combout\ <= NOT \Adder|G_array[1][46]~105_combout\;
\ALT_INV_Equal3~7_combout\ <= NOT \Equal3~7_combout\;
\Adder|ALT_INV_G_array[1][36]~110_combout\ <= NOT \Adder|G_array[1][36]~110_combout\;
\Adder|ALT_INV_G_array[1][28]~114_combout\ <= NOT \Adder|G_array[1][28]~114_combout\;
\Adder|ALT_INV_G_array[1][2]~127_combout\ <= NOT \Adder|G_array[1][2]~127_combout\;
\Adder|ALT_INV_G_array[1][27]~139_combout\ <= NOT \Adder|G_array[1][27]~139_combout\;
\Adder|ALT_INV_G_array[1][31]~140_combout\ <= NOT \Adder|G_array[1][31]~140_combout\;
\Adder|ALT_INV_G_array[1][13]~141_combout\ <= NOT \Adder|G_array[1][13]~141_combout\;
\Adder|ALT_INV_G_array[1][60]~98_combout\ <= NOT \Adder|G_array[1][60]~98_combout\;
\Adder|ALT_INV_G_array[1][48]~104_combout\ <= NOT \Adder|G_array[1][48]~104_combout\;
\Adder|ALT_INV_G_array[1][38]~109_combout\ <= NOT \Adder|G_array[1][38]~109_combout\;
\Adder|ALT_INV_G_array[1][12]~122_combout\ <= NOT \Adder|G_array[1][12]~122_combout\;
\Adder|ALT_INV_G_array[1][9]~142_combout\ <= NOT \Adder|G_array[1][9]~142_combout\;
\Adder|ALT_INV_G_array[1][11]~143_combout\ <= NOT \Adder|G_array[1][11]~143_combout\;
\Adder|ALT_INV_G_array[1][17]~146_combout\ <= NOT \Adder|G_array[1][17]~146_combout\;
\Adder|ALT_INV_G_array[1][59]~153_combout\ <= NOT \Adder|G_array[1][59]~153_combout\;
\Adder|ALT_INV_G_array[1][23]~148_combout\ <= NOT \Adder|G_array[1][23]~148_combout\;
\Adder|ALT_INV_G_array[1][19]~147_combout\ <= NOT \Adder|G_array[1][19]~147_combout\;
\Adder|ALT_INV_G_array[1][55]~157_combout\ <= NOT \Adder|G_array[1][55]~157_combout\;
\Adder|ALT_INV_G_array[1][61]~158_combout\ <= NOT \Adder|G_array[1][61]~158_combout\;
\Adder|ALT_INV_G_array[1][49]~155_combout\ <= NOT \Adder|G_array[1][49]~155_combout\;
\Adder|ALT_INV_G_array[1][57]~152_combout\ <= NOT \Adder|G_array[1][57]~152_combout\;
\Adder|ALT_INV_G_array[1][3]~150_combout\ <= NOT \Adder|G_array[1][3]~150_combout\;
\Adder|ALT_INV_G_array[1][7]~151_combout\ <= NOT \Adder|G_array[1][7]~151_combout\;
\Adder|ALT_INV_G_array[1][21]~145_combout\ <= NOT \Adder|G_array[1][21]~145_combout\;
\Adder|ALT_INV_G_array[1][51]~156_combout\ <= NOT \Adder|G_array[1][51]~156_combout\;
\Adder|ALT_INV_G_array[1][53]~154_combout\ <= NOT \Adder|G_array[1][53]~154_combout\;
\Adder|ALT_INV_G_array[1][5]~149_combout\ <= NOT \Adder|G_array[1][5]~149_combout\;
\ALT_INV_B[27]~input_o\ <= NOT \B[27]~input_o\;
\ALT_INV_B[58]~input_o\ <= NOT \B[58]~input_o\;
\ALT_INV_B[28]~input_o\ <= NOT \B[28]~input_o\;
\ALT_INV_A[55]~input_o\ <= NOT \A[55]~input_o\;
\ALT_INV_A[60]~input_o\ <= NOT \A[60]~input_o\;
\ALT_INV_A[50]~input_o\ <= NOT \A[50]~input_o\;
\ALT_INV_A[31]~input_o\ <= NOT \A[31]~input_o\;
\ALT_INV_B[30]~input_o\ <= NOT \B[30]~input_o\;
\ALT_INV_A[48]~input_o\ <= NOT \A[48]~input_o\;
\ALT_INV_B[63]~input_o\ <= NOT \B[63]~input_o\;
\ALT_INV_B[60]~input_o\ <= NOT \B[60]~input_o\;
\ALT_INV_B[59]~input_o\ <= NOT \B[59]~input_o\;
\ALT_INV_B[56]~input_o\ <= NOT \B[56]~input_o\;
\ALT_INV_B[61]~input_o\ <= NOT \B[61]~input_o\;
\ALT_INV_A[59]~input_o\ <= NOT \A[59]~input_o\;
\ALT_INV_B[57]~input_o\ <= NOT \B[57]~input_o\;
\ALT_INV_A[63]~input_o\ <= NOT \A[63]~input_o\;
\ALT_INV_A[54]~input_o\ <= NOT \A[54]~input_o\;
\ALT_INV_B[54]~input_o\ <= NOT \B[54]~input_o\;
\ALT_INV_B[55]~input_o\ <= NOT \B[55]~input_o\;
\ALT_INV_FuncClass[0]~input_o\ <= NOT \FuncClass[0]~input_o\;
\ALT_INV_A[53]~input_o\ <= NOT \A[53]~input_o\;
\ALT_INV_A[51]~input_o\ <= NOT \A[51]~input_o\;
\ALT_INV_B[48]~input_o\ <= NOT \B[48]~input_o\;
\ALT_INV_A[49]~input_o\ <= NOT \A[49]~input_o\;
\ALT_INV_B[49]~input_o\ <= NOT \B[49]~input_o\;
\ALT_INV_B[62]~input_o\ <= NOT \B[62]~input_o\;
\ALT_INV_B[31]~input_o\ <= NOT \B[31]~input_o\;
\ALT_INV_B[53]~input_o\ <= NOT \B[53]~input_o\;
\ALT_INV_A[62]~input_o\ <= NOT \A[62]~input_o\;
\ALT_INV_B[50]~input_o\ <= NOT \B[50]~input_o\;
\ALT_INV_A[30]~input_o\ <= NOT \A[30]~input_o\;
\ALT_INV_A[28]~input_o\ <= NOT \A[28]~input_o\;
\ALT_INV_A[29]~input_o\ <= NOT \A[29]~input_o\;
\ALT_INV_A[52]~input_o\ <= NOT \A[52]~input_o\;
\ALT_INV_A[57]~input_o\ <= NOT \A[57]~input_o\;
\ALT_INV_AddnSub~input_o\ <= NOT \AddnSub~input_o\;
\ALT_INV_FuncClass[1]~input_o\ <= NOT \FuncClass[1]~input_o\;
\ALT_INV_A[56]~input_o\ <= NOT \A[56]~input_o\;
\ALT_INV_A[61]~input_o\ <= NOT \A[61]~input_o\;
\ALT_INV_A[26]~input_o\ <= NOT \A[26]~input_o\;
\ALT_INV_A[58]~input_o\ <= NOT \A[58]~input_o\;
\ALT_INV_B[51]~input_o\ <= NOT \B[51]~input_o\;
\ALT_INV_B[26]~input_o\ <= NOT \B[26]~input_o\;
\ALT_INV_A[27]~input_o\ <= NOT \A[27]~input_o\;
\ALT_INV_B[52]~input_o\ <= NOT \B[52]~input_o\;
\ALT_INV_B[29]~input_o\ <= NOT \B[29]~input_o\;
\ALT_INV_B[3]~input_o\ <= NOT \B[3]~input_o\;
\ALT_INV_B[20]~input_o\ <= NOT \B[20]~input_o\;
\ALT_INV_B[12]~input_o\ <= NOT \B[12]~input_o\;
\ALT_INV_A[1]~input_o\ <= NOT \A[1]~input_o\;
\ALT_INV_A[14]~input_o\ <= NOT \A[14]~input_o\;
\ALT_INV_A[16]~input_o\ <= NOT \A[16]~input_o\;
\ALT_INV_A[23]~input_o\ <= NOT \A[23]~input_o\;
\ALT_INV_A[21]~input_o\ <= NOT \A[21]~input_o\;
\ALT_INV_B[17]~input_o\ <= NOT \B[17]~input_o\;
\ALT_INV_A[22]~input_o\ <= NOT \A[22]~input_o\;
\ALT_INV_B[18]~input_o\ <= NOT \B[18]~input_o\;
\ALT_INV_B[13]~input_o\ <= NOT \B[13]~input_o\;
\ALT_INV_A[10]~input_o\ <= NOT \A[10]~input_o\;
\ALT_INV_B[21]~input_o\ <= NOT \B[21]~input_o\;
\ALT_INV_A[24]~input_o\ <= NOT \A[24]~input_o\;
\ALT_INV_B[19]~input_o\ <= NOT \B[19]~input_o\;
\ALT_INV_B[15]~input_o\ <= NOT \B[15]~input_o\;
\ALT_INV_B[11]~input_o\ <= NOT \B[11]~input_o\;
\ALT_INV_A[11]~input_o\ <= NOT \A[11]~input_o\;
\ALT_INV_B[9]~input_o\ <= NOT \B[9]~input_o\;
\ALT_INV_B[6]~input_o\ <= NOT \B[6]~input_o\;
\ALT_INV_A[2]~input_o\ <= NOT \A[2]~input_o\;
\ALT_INV_B[10]~input_o\ <= NOT \B[10]~input_o\;
\ALT_INV_A[0]~input_o\ <= NOT \A[0]~input_o\;
\ALT_INV_B[14]~input_o\ <= NOT \B[14]~input_o\;
\ALT_INV_B[24]~input_o\ <= NOT \B[24]~input_o\;
\ALT_INV_A[18]~input_o\ <= NOT \A[18]~input_o\;
\ALT_INV_B[0]~input_o\ <= NOT \B[0]~input_o\;
\ALT_INV_B[4]~input_o\ <= NOT \B[4]~input_o\;
\ALT_INV_A[5]~input_o\ <= NOT \A[5]~input_o\;
\ALT_INV_B[5]~input_o\ <= NOT \B[5]~input_o\;
\ALT_INV_B[47]~input_o\ <= NOT \B[47]~input_o\;
\ALT_INV_A[47]~input_o\ <= NOT \A[47]~input_o\;
\ALT_INV_B[46]~input_o\ <= NOT \B[46]~input_o\;
\ALT_INV_B[2]~input_o\ <= NOT \B[2]~input_o\;
\ALT_INV_B[44]~input_o\ <= NOT \B[44]~input_o\;
\ALT_INV_B[16]~input_o\ <= NOT \B[16]~input_o\;
\ALT_INV_A[8]~input_o\ <= NOT \A[8]~input_o\;
\ALT_INV_B[35]~input_o\ <= NOT \B[35]~input_o\;
\ALT_INV_A[9]~input_o\ <= NOT \A[9]~input_o\;
\ALT_INV_B[23]~input_o\ <= NOT \B[23]~input_o\;
\ALT_INV_A[35]~input_o\ <= NOT \A[35]~input_o\;
\ALT_INV_A[4]~input_o\ <= NOT \A[4]~input_o\;
\ALT_INV_A[3]~input_o\ <= NOT \A[3]~input_o\;
\ALT_INV_A[34]~input_o\ <= NOT \A[34]~input_o\;
\ALT_INV_A[12]~input_o\ <= NOT \A[12]~input_o\;
\ALT_INV_B[22]~input_o\ <= NOT \B[22]~input_o\;
\ALT_INV_A[17]~input_o\ <= NOT \A[17]~input_o\;
\ALT_INV_B[8]~input_o\ <= NOT \B[8]~input_o\;
\ALT_INV_B[34]~input_o\ <= NOT \B[34]~input_o\;
\ALT_INV_A[44]~input_o\ <= NOT \A[44]~input_o\;
\ALT_INV_A[25]~input_o\ <= NOT \A[25]~input_o\;
\ALT_INV_A[13]~input_o\ <= NOT \A[13]~input_o\;
\ALT_INV_B[1]~input_o\ <= NOT \B[1]~input_o\;
\ALT_INV_A[46]~input_o\ <= NOT \A[46]~input_o\;
\ALT_INV_A[45]~input_o\ <= NOT \A[45]~input_o\;
\ALT_INV_B[45]~input_o\ <= NOT \B[45]~input_o\;
\ALT_INV_A[7]~input_o\ <= NOT \A[7]~input_o\;
\ALT_INV_A[19]~input_o\ <= NOT \A[19]~input_o\;
\ALT_INV_A[6]~input_o\ <= NOT \A[6]~input_o\;
\ALT_INV_A[20]~input_o\ <= NOT \A[20]~input_o\;
\ALT_INV_B[25]~input_o\ <= NOT \B[25]~input_o\;
\ALT_INV_A[15]~input_o\ <= NOT \A[15]~input_o\;
\ALT_INV_B[7]~input_o\ <= NOT \B[7]~input_o\;
\ALT_INV_B[38]~input_o\ <= NOT \B[38]~input_o\;
\ALT_INV_ShiftFN[1]~input_o\ <= NOT \ShiftFN[1]~input_o\;
\ALT_INV_B[32]~input_o\ <= NOT \B[32]~input_o\;
\ALT_INV_B[43]~input_o\ <= NOT \B[43]~input_o\;
\ALT_INV_B[40]~input_o\ <= NOT \B[40]~input_o\;
\ALT_INV_B[39]~input_o\ <= NOT \B[39]~input_o\;
\ALT_INV_A[37]~input_o\ <= NOT \A[37]~input_o\;
\ALT_INV_A[33]~input_o\ <= NOT \A[33]~input_o\;
\ALT_INV_B[37]~input_o\ <= NOT \B[37]~input_o\;
\ALT_INV_B[33]~input_o\ <= NOT \B[33]~input_o\;
\ALT_INV_A[38]~input_o\ <= NOT \A[38]~input_o\;
\ALT_INV_LogicFN[1]~input_o\ <= NOT \LogicFN[1]~input_o\;
\ALT_INV_A[36]~input_o\ <= NOT \A[36]~input_o\;
\ALT_INV_LogicFN[0]~input_o\ <= NOT \LogicFN[0]~input_o\;
\ALT_INV_B[42]~input_o\ <= NOT \B[42]~input_o\;
\ALT_INV_ShiftFN[0]~input_o\ <= NOT \ShiftFN[0]~input_o\;
\ALT_INV_A[43]~input_o\ <= NOT \A[43]~input_o\;
\ALT_INV_A[39]~input_o\ <= NOT \A[39]~input_o\;
\ALT_INV_A[32]~input_o\ <= NOT \A[32]~input_o\;
\ALT_INV_A[42]~input_o\ <= NOT \A[42]~input_o\;
\ALT_INV_A[41]~input_o\ <= NOT \A[41]~input_o\;
\ALT_INV_A[40]~input_o\ <= NOT \A[40]~input_o\;
\ALT_INV_B[36]~input_o\ <= NOT \B[36]~input_o\;
\ALT_INV_ExtWord~input_o\ <= NOT \ExtWord~input_o\;
\ALT_INV_B[41]~input_o\ <= NOT \B[41]~input_o\;

-- Location: IOOBUF_X43_Y0_N36
\Y[0]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~1_combout\,
	devoe => ww_devoe,
	o => \Y[0]~output_o\);

-- Location: IOOBUF_X23_Y56_N36
\Y[1]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~7_combout\,
	devoe => ww_devoe,
	o => \Y[1]~output_o\);

-- Location: IOOBUF_X7_Y56_N2
\Y[2]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~10_combout\,
	devoe => ww_devoe,
	o => \Y[2]~output_o\);

-- Location: IOOBUF_X8_Y56_N98
\Y[3]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~13_combout\,
	devoe => ww_devoe,
	o => \Y[3]~output_o\);

-- Location: IOOBUF_X8_Y56_N2
\Y[4]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~16_combout\,
	devoe => ww_devoe,
	o => \Y[4]~output_o\);

-- Location: IOOBUF_X33_Y0_N33
\Y[5]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~19_combout\,
	devoe => ww_devoe,
	o => \Y[5]~output_o\);

-- Location: IOOBUF_X3_Y56_N95
\Y[6]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~22_combout\,
	devoe => ww_devoe,
	o => \Y[6]~output_o\);

-- Location: IOOBUF_X56_Y56_N95
\Y[7]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~259_combout\,
	devoe => ww_devoe,
	o => \Y[7]~output_o\);

-- Location: IOOBUF_X28_Y56_N36
\Y[8]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~27_combout\,
	devoe => ww_devoe,
	o => \Y[8]~output_o\);

-- Location: IOOBUF_X28_Y56_N98
\Y[9]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~30_combout\,
	devoe => ww_devoe,
	o => \Y[9]~output_o\);

-- Location: IOOBUF_X7_Y56_N67
\Y[10]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~33_combout\,
	devoe => ww_devoe,
	o => \Y[10]~output_o\);

-- Location: IOOBUF_X7_Y56_N36
\Y[11]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~36_combout\,
	devoe => ww_devoe,
	o => \Y[11]~output_o\);

-- Location: IOOBUF_X21_Y56_N67
\Y[12]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~41_combout\,
	devoe => ww_devoe,
	o => \Y[12]~output_o\);

-- Location: IOOBUF_X28_Y56_N67
\Y[13]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~44_combout\,
	devoe => ww_devoe,
	o => \Y[13]~output_o\);

-- Location: IOOBUF_X32_Y0_N36
\Y[14]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~47_combout\,
	devoe => ww_devoe,
	o => \Y[14]~output_o\);

-- Location: IOOBUF_X23_Y56_N98
\Y[15]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~50_combout\,
	devoe => ww_devoe,
	o => \Y[15]~output_o\);

-- Location: IOOBUF_X33_Y56_N67
\Y[16]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~53_combout\,
	devoe => ww_devoe,
	o => \Y[16]~output_o\);

-- Location: IOOBUF_X19_Y56_N67
\Y[17]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~56_combout\,
	devoe => ww_devoe,
	o => \Y[17]~output_o\);

-- Location: IOOBUF_X30_Y0_N67
\Y[18]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~59_combout\,
	devoe => ww_devoe,
	o => \Y[18]~output_o\);

-- Location: IOOBUF_X3_Y56_N33
\Y[19]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~62_combout\,
	devoe => ww_devoe,
	o => \Y[19]~output_o\);

-- Location: IOOBUF_X21_Y56_N2
\Y[20]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~65_combout\,
	devoe => ww_devoe,
	o => \Y[20]~output_o\);

-- Location: IOOBUF_X48_Y56_N67
\Y[21]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~68_combout\,
	devoe => ww_devoe,
	o => \Y[21]~output_o\);

-- Location: IOOBUF_X30_Y0_N2
\Y[22]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~71_combout\,
	devoe => ww_devoe,
	o => \Y[22]~output_o\);

-- Location: IOOBUF_X44_Y56_N36
\Y[23]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~74_combout\,
	devoe => ww_devoe,
	o => \Y[23]~output_o\);

-- Location: IOOBUF_X46_Y56_N36
\Y[24]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~77_combout\,
	devoe => ww_devoe,
	o => \Y[24]~output_o\);

-- Location: IOOBUF_X43_Y0_N2
\Y[25]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~80_combout\,
	devoe => ww_devoe,
	o => \Y[25]~output_o\);

-- Location: IOOBUF_X48_Y56_N5
\Y[26]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~83_combout\,
	devoe => ww_devoe,
	o => \Y[26]~output_o\);

-- Location: IOOBUF_X29_Y0_N2
\Y[27]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~86_combout\,
	devoe => ww_devoe,
	o => \Y[27]~output_o\);

-- Location: IOOBUF_X46_Y56_N98
\Y[28]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~89_combout\,
	devoe => ww_devoe,
	o => \Y[28]~output_o\);

-- Location: IOOBUF_X43_Y0_N67
\Y[29]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~92_combout\,
	devoe => ww_devoe,
	o => \Y[29]~output_o\);

-- Location: IOOBUF_X42_Y56_N36
\Y[30]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~95_combout\,
	devoe => ww_devoe,
	o => \Y[30]~output_o\);

-- Location: IOOBUF_X10_Y56_N33
\Y[31]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~96_combout\,
	devoe => ww_devoe,
	o => \Y[31]~output_o\);

-- Location: IOOBUF_X59_Y9_N98
\Y[32]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~103_combout\,
	devoe => ww_devoe,
	o => \Y[32]~output_o\);

-- Location: IOOBUF_X10_Y56_N67
\Y[33]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~108_combout\,
	devoe => ww_devoe,
	o => \Y[33]~output_o\);

-- Location: IOOBUF_X56_Y0_N64
\Y[34]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~113_combout\,
	devoe => ww_devoe,
	o => \Y[34]~output_o\);

-- Location: IOOBUF_X47_Y0_N36
\Y[35]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~118_combout\,
	devoe => ww_devoe,
	o => \Y[35]~output_o\);

-- Location: IOOBUF_X59_Y18_N36
\Y[36]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~123_combout\,
	devoe => ww_devoe,
	o => \Y[36]~output_o\);

-- Location: IOOBUF_X59_Y16_N36
\Y[37]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~128_combout\,
	devoe => ww_devoe,
	o => \Y[37]~output_o\);

-- Location: IOOBUF_X47_Y0_N67
\Y[38]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~133_combout\,
	devoe => ww_devoe,
	o => \Y[38]~output_o\);

-- Location: IOOBUF_X59_Y7_N98
\Y[39]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~138_combout\,
	devoe => ww_devoe,
	o => \Y[39]~output_o\);

-- Location: IOOBUF_X59_Y30_N98
\Y[40]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~143_combout\,
	devoe => ww_devoe,
	o => \Y[40]~output_o\);

-- Location: IOOBUF_X48_Y56_N33
\Y[41]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~148_combout\,
	devoe => ww_devoe,
	o => \Y[41]~output_o\);

-- Location: IOOBUF_X59_Y51_N67
\Y[42]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~153_combout\,
	devoe => ww_devoe,
	o => \Y[42]~output_o\);

-- Location: IOOBUF_X56_Y56_N2
\Y[43]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~158_combout\,
	devoe => ww_devoe,
	o => \Y[43]~output_o\);

-- Location: IOOBUF_X48_Y56_N98
\Y[44]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~163_combout\,
	devoe => ww_devoe,
	o => \Y[44]~output_o\);

-- Location: IOOBUF_X59_Y7_N36
\Y[45]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~168_combout\,
	devoe => ww_devoe,
	o => \Y[45]~output_o\);

-- Location: IOOBUF_X59_Y6_N2
\Y[46]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~173_combout\,
	devoe => ww_devoe,
	o => \Y[46]~output_o\);

-- Location: IOOBUF_X33_Y0_N67
\Y[47]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~178_combout\,
	devoe => ww_devoe,
	o => \Y[47]~output_o\);

-- Location: IOOBUF_X29_Y0_N67
\Y[48]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~183_combout\,
	devoe => ww_devoe,
	o => \Y[48]~output_o\);

-- Location: IOOBUF_X59_Y25_N36
\Y[49]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~188_combout\,
	devoe => ww_devoe,
	o => \Y[49]~output_o\);

-- Location: IOOBUF_X59_Y9_N67
\Y[50]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~193_combout\,
	devoe => ww_devoe,
	o => \Y[50]~output_o\);

-- Location: IOOBUF_X45_Y0_N2
\Y[51]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~198_combout\,
	devoe => ww_devoe,
	o => \Y[51]~output_o\);

-- Location: IOOBUF_X59_Y4_N2
\Y[52]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~203_combout\,
	devoe => ww_devoe,
	o => \Y[52]~output_o\);

-- Location: IOOBUF_X56_Y0_N95
\Y[53]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~208_combout\,
	devoe => ww_devoe,
	o => \Y[53]~output_o\);

-- Location: IOOBUF_X59_Y21_N33
\Y[54]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~213_combout\,
	devoe => ww_devoe,
	o => \Y[54]~output_o\);

-- Location: IOOBUF_X32_Y0_N98
\Y[55]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~218_combout\,
	devoe => ww_devoe,
	o => \Y[55]~output_o\);

-- Location: IOOBUF_X48_Y0_N33
\Y[56]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~223_combout\,
	devoe => ww_devoe,
	o => \Y[56]~output_o\);

-- Location: IOOBUF_X59_Y21_N98
\Y[57]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~228_combout\,
	devoe => ww_devoe,
	o => \Y[57]~output_o\);

-- Location: IOOBUF_X48_Y0_N98
\Y[58]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~233_combout\,
	devoe => ww_devoe,
	o => \Y[58]~output_o\);

-- Location: IOOBUF_X59_Y7_N67
\Y[59]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~238_combout\,
	devoe => ww_devoe,
	o => \Y[59]~output_o\);

-- Location: IOOBUF_X59_Y6_N36
\Y[60]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~243_combout\,
	devoe => ww_devoe,
	o => \Y[60]~output_o\);

-- Location: IOOBUF_X59_Y34_N36
\Y[61]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~248_combout\,
	devoe => ww_devoe,
	o => \Y[61]~output_o\);

-- Location: IOOBUF_X8_Y56_N36
\Y[62]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~253_combout\,
	devoe => ww_devoe,
	o => \Y[62]~output_o\);

-- Location: IOOBUF_X32_Y0_N2
\Y[63]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~258_combout\,
	devoe => ww_devoe,
	o => \Y[63]~output_o\);

-- Location: IOOBUF_X45_Y0_N98
\Zero~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Equal3~19_combout\,
	devoe => ww_devoe,
	o => \Zero~output_o\);

-- Location: IOOBUF_X59_Y39_N67
\AltB~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AltB_sig~0_combout\,
	devoe => ww_devoe,
	o => \AltB~output_o\);

-- Location: IOOBUF_X59_Y16_N2
\AltBu~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Adder|ALT_INV_Cout~5_combout\,
	devoe => ww_devoe,
	o => \AltBu~output_o\);

-- Location: IOIBUF_X59_Y16_N63
\ShiftFN[1]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ShiftFN(1),
	o => \ShiftFN[1]~input_o\);

-- Location: IOIBUF_X59_Y19_N94
\ShiftFN[0]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ShiftFN(0),
	o => \ShiftFN[0]~input_o\);

-- Location: IOIBUF_X30_Y56_N1
\B[5]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(5),
	o => \B[5]~input_o\);

-- Location: IOIBUF_X30_Y56_N63
\B[4]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(4),
	o => \B[4]~input_o\);

-- Location: IOIBUF_X59_Y31_N94
\ExtWord~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ExtWord,
	o => \ExtWord~input_o\);

-- Location: MLABCELL_X37_Y34_N26
\Shifter|Equal9~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|Equal9~0_combout\ = ( !\ExtWord~input_o\ & ( (\B[5]~input_o\ & !\B[4]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000000000000000000110011000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[5]~input_o\,
	datad => \ALT_INV_B[4]~input_o\,
	datae => \ALT_INV_ExtWord~input_o\,
	combout => \Shifter|Equal9~0_combout\);

-- Location: LABCELL_X43_Y33_N10
\Shifter|Equal2~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|Equal2~0_combout\ = ( !\ShiftFN[1]~input_o\ & ( \ShiftFN[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ShiftFN[0]~input_o\,
	dataf => \ALT_INV_ShiftFN[1]~input_o\,
	combout => \Shifter|Equal2~0_combout\);

-- Location: IOIBUF_X59_Y36_N1
\A[18]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(18),
	o => \A[18]~input_o\);

-- Location: IOIBUF_X59_Y18_N94
\A[45]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(45),
	o => \A[45]~input_o\);

-- Location: LABCELL_X43_Y34_N14
\Shifter|stage_in[18]~12\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[18]~12_combout\ = ( \A[45]~input_o\ & ( (\A[18]~input_o\) # (\Shifter|Equal2~0_combout\) ) ) # ( !\A[45]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & \A[18]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[18]~input_o\,
	dataf => \ALT_INV_A[45]~input_o\,
	combout => \Shifter|stage_in[18]~12_combout\);

-- Location: IOIBUF_X59_Y22_N94
\A[46]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(46),
	o => \A[46]~input_o\);

-- Location: IOIBUF_X56_Y0_N32
\A[17]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(17),
	o => \A[17]~input_o\);

-- Location: MLABCELL_X42_Y33_N10
\Shifter|stage_in[17]~14\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[17]~14_combout\ = ( \A[17]~input_o\ & ( (!\Shifter|Equal2~0_combout\) # (\A[46]~input_o\) ) ) # ( !\A[17]~input_o\ & ( (\Shifter|Equal2~0_combout\ & \A[46]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[46]~input_o\,
	dataf => \ALT_INV_A[17]~input_o\,
	combout => \Shifter|stage_in[17]~14_combout\);

-- Location: IOIBUF_X59_Y34_N1
\A[44]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(44),
	o => \A[44]~input_o\);

-- Location: IOIBUF_X59_Y37_N94
\A[19]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(19),
	o => \A[19]~input_o\);

-- Location: MLABCELL_X42_Y33_N8
\Shifter|stage_in[19]~13\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[19]~13_combout\ = ( \A[19]~input_o\ & ( (!\Shifter|Equal2~0_combout\) # (\A[44]~input_o\) ) ) # ( !\A[19]~input_o\ & ( (\Shifter|Equal2~0_combout\ & \A[44]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[44]~input_o\,
	dataf => \ALT_INV_A[19]~input_o\,
	combout => \Shifter|stage_in[19]~13_combout\);

-- Location: IOIBUF_X59_Y49_N1
\A[16]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(16),
	o => \A[16]~input_o\);

-- Location: IOIBUF_X59_Y34_N63
\A[47]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(47),
	o => \A[47]~input_o\);

-- Location: LABCELL_X43_Y33_N8
\Shifter|stage_in[16]~15\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[16]~15_combout\ = ( \A[47]~input_o\ & ( (\A[16]~input_o\) # (\Shifter|Equal2~0_combout\) ) ) # ( !\A[47]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & \A[16]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[16]~input_o\,
	dataf => \ALT_INV_A[47]~input_o\,
	combout => \Shifter|stage_in[16]~15_combout\);

-- Location: IOIBUF_X59_Y30_N1
\B[1]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(1),
	o => \B[1]~input_o\);

-- Location: IOIBUF_X59_Y31_N32
\B[0]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(0),
	o => \B[0]~input_o\);

-- Location: MLABCELL_X42_Y33_N12
\Shifter|stage[1][16]~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][16]~3_combout\ = ( \B[1]~input_o\ & ( \B[0]~input_o\ & ( \Shifter|stage_in[19]~13_combout\ ) ) ) # ( !\B[1]~input_o\ & ( \B[0]~input_o\ & ( \Shifter|stage_in[17]~14_combout\ ) ) ) # ( \B[1]~input_o\ & ( !\B[0]~input_o\ & ( 
-- \Shifter|stage_in[18]~12_combout\ ) ) ) # ( !\B[1]~input_o\ & ( !\B[0]~input_o\ & ( \Shifter|stage_in[16]~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[18]~12_combout\,
	datab => \Shifter|ALT_INV_stage_in[17]~14_combout\,
	datac => \Shifter|ALT_INV_stage_in[19]~13_combout\,
	datad => \Shifter|ALT_INV_stage_in[16]~15_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][16]~3_combout\);

-- Location: IOIBUF_X31_Y56_N63
\B[2]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(2),
	o => \B[2]~input_o\);

-- Location: IOIBUF_X59_Y28_N32
\A[37]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(37),
	o => \A[37]~input_o\);

-- Location: IOIBUF_X59_Y48_N1
\A[26]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(26),
	o => \A[26]~input_o\);

-- Location: LABCELL_X43_Y33_N12
\Shifter|stage_in[26]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[26]~0_combout\ = ( \A[26]~input_o\ & ( (!\Shifter|Equal2~0_combout\) # (\A[37]~input_o\) ) ) # ( !\A[26]~input_o\ & ( (\Shifter|Equal2~0_combout\ & \A[37]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \ALT_INV_A[37]~input_o\,
	dataf => \ALT_INV_A[26]~input_o\,
	combout => \Shifter|stage_in[26]~0_combout\);

-- Location: IOIBUF_X59_Y33_N32
\A[24]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(24),
	o => \A[24]~input_o\);

-- Location: IOIBUF_X59_Y23_N1
\A[39]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(39),
	o => \A[39]~input_o\);

-- Location: LABCELL_X43_Y33_N20
\Shifter|stage_in[24]~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[24]~3_combout\ = (!\Shifter|Equal2~0_combout\ & (\A[24]~input_o\)) # (\Shifter|Equal2~0_combout\ & ((\A[39]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[24]~input_o\,
	datad => \ALT_INV_A[39]~input_o\,
	combout => \Shifter|stage_in[24]~3_combout\);

-- Location: IOIBUF_X59_Y23_N63
\A[27]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(27),
	o => \A[27]~input_o\);

-- Location: IOIBUF_X59_Y34_N94
\A[36]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(36),
	o => \A[36]~input_o\);

-- Location: LABCELL_X43_Y34_N24
\Shifter|stage_in[27]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[27]~1_combout\ = ( \A[36]~input_o\ & ( (\A[27]~input_o\) # (\Shifter|Equal2~0_combout\) ) ) # ( !\A[36]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & \A[27]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[27]~input_o\,
	dataf => \ALT_INV_A[36]~input_o\,
	combout => \Shifter|stage_in[27]~1_combout\);

-- Location: IOIBUF_X25_Y56_N63
\A[25]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(25),
	o => \A[25]~input_o\);

-- Location: IOIBUF_X59_Y22_N1
\A[38]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(38),
	o => \A[38]~input_o\);

-- Location: LABCELL_X43_Y33_N16
\Shifter|stage_in[25]~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[25]~2_combout\ = ( \A[38]~input_o\ & ( (\Shifter|Equal2~0_combout\) # (\A[25]~input_o\) ) ) # ( !\A[38]~input_o\ & ( (\A[25]~input_o\ & !\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[25]~input_o\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \ALT_INV_A[38]~input_o\,
	combout => \Shifter|stage_in[25]~2_combout\);

-- Location: MLABCELL_X42_Y31_N2
\Shifter|stage[1][24]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][24]~0_combout\ = ( \Shifter|stage_in[25]~2_combout\ & ( \B[0]~input_o\ & ( (!\B[1]~input_o\) # (\Shifter|stage_in[27]~1_combout\) ) ) ) # ( !\Shifter|stage_in[25]~2_combout\ & ( \B[0]~input_o\ & ( (\B[1]~input_o\ & 
-- \Shifter|stage_in[27]~1_combout\) ) ) ) # ( \Shifter|stage_in[25]~2_combout\ & ( !\B[0]~input_o\ & ( (!\B[1]~input_o\ & ((\Shifter|stage_in[24]~3_combout\))) # (\B[1]~input_o\ & (\Shifter|stage_in[26]~0_combout\)) ) ) ) # ( 
-- !\Shifter|stage_in[25]~2_combout\ & ( !\B[0]~input_o\ & ( (!\B[1]~input_o\ & ((\Shifter|stage_in[24]~3_combout\))) # (\B[1]~input_o\ & (\Shifter|stage_in[26]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[1]~input_o\,
	datab => \Shifter|ALT_INV_stage_in[26]~0_combout\,
	datac => \Shifter|ALT_INV_stage_in[24]~3_combout\,
	datad => \Shifter|ALT_INV_stage_in[27]~1_combout\,
	datae => \Shifter|ALT_INV_stage_in[25]~2_combout\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][24]~0_combout\);

-- Location: IOIBUF_X33_Y56_N1
\B[3]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(3),
	o => \B[3]~input_o\);

-- Location: IOIBUF_X30_Y0_N32
\A[30]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(30),
	o => \A[30]~input_o\);

-- Location: IOIBUF_X59_Y30_N32
\A[33]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(33),
	o => \A[33]~input_o\);

-- Location: LABCELL_X43_Y34_N26
\Shifter|stage_in[30]~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[30]~4_combout\ = (!\Shifter|Equal2~0_combout\ & (\A[30]~input_o\)) # (\Shifter|Equal2~0_combout\ & ((\A[33]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[30]~input_o\,
	datad => \ALT_INV_A[33]~input_o\,
	combout => \Shifter|stage_in[30]~4_combout\);

-- Location: IOIBUF_X48_Y0_N63
\A[35]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(35),
	o => \A[35]~input_o\);

-- Location: IOIBUF_X59_Y26_N94
\A[28]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(28),
	o => \A[28]~input_o\);

-- Location: LABCELL_X43_Y34_N10
\Shifter|stage_in[28]~7\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[28]~7_combout\ = ( \A[28]~input_o\ & ( (!\Shifter|Equal2~0_combout\) # (\A[35]~input_o\) ) ) # ( !\A[28]~input_o\ & ( (\Shifter|Equal2~0_combout\ & \A[35]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \ALT_INV_A[35]~input_o\,
	dataf => \ALT_INV_A[28]~input_o\,
	combout => \Shifter|stage_in[28]~7_combout\);

-- Location: IOIBUF_X59_Y28_N94
\A[34]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(34),
	o => \A[34]~input_o\);

-- Location: IOIBUF_X59_Y46_N63
\A[29]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(29),
	o => \A[29]~input_o\);

-- Location: LABCELL_X43_Y34_N8
\Shifter|stage_in[29]~6\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[29]~6_combout\ = ( \A[29]~input_o\ & ( (!\Shifter|Equal2~0_combout\) # (\A[34]~input_o\) ) ) # ( !\A[29]~input_o\ & ( (\Shifter|Equal2~0_combout\ & \A[34]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \ALT_INV_A[34]~input_o\,
	dataf => \ALT_INV_A[29]~input_o\,
	combout => \Shifter|stage_in[29]~6_combout\);

-- Location: IOIBUF_X59_Y25_N94
\A[31]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(31),
	o => \A[31]~input_o\);

-- Location: IOIBUF_X59_Y33_N94
\A[32]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(32),
	o => \A[32]~input_o\);

-- Location: LABCELL_X43_Y33_N22
\Shifter|stage_in[31]~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[31]~5_combout\ = ( \A[32]~input_o\ & ( (\A[31]~input_o\) # (\Shifter|Equal2~0_combout\) ) ) # ( !\A[32]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & \A[31]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \ALT_INV_A[31]~input_o\,
	dataf => \ALT_INV_A[32]~input_o\,
	combout => \Shifter|stage_in[31]~5_combout\);

-- Location: MLABCELL_X42_Y31_N4
\Shifter|stage[1][28]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][28]~1_combout\ = ( \Shifter|stage_in[31]~5_combout\ & ( \B[1]~input_o\ & ( (\B[0]~input_o\) # (\Shifter|stage_in[30]~4_combout\) ) ) ) # ( !\Shifter|stage_in[31]~5_combout\ & ( \B[1]~input_o\ & ( (\Shifter|stage_in[30]~4_combout\ & 
-- !\B[0]~input_o\) ) ) ) # ( \Shifter|stage_in[31]~5_combout\ & ( !\B[1]~input_o\ & ( (!\B[0]~input_o\ & (\Shifter|stage_in[28]~7_combout\)) # (\B[0]~input_o\ & ((\Shifter|stage_in[29]~6_combout\))) ) ) ) # ( !\Shifter|stage_in[31]~5_combout\ & ( 
-- !\B[1]~input_o\ & ( (!\B[0]~input_o\ & (\Shifter|stage_in[28]~7_combout\)) # (\B[0]~input_o\ & ((\Shifter|stage_in[29]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[30]~4_combout\,
	datab => \Shifter|ALT_INV_stage_in[28]~7_combout\,
	datac => \Shifter|ALT_INV_stage_in[29]~6_combout\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[31]~5_combout\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shifter|stage[1][28]~1_combout\);

-- Location: IOIBUF_X59_Y26_N32
\A[40]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(40),
	o => \A[40]~input_o\);

-- Location: IOIBUF_X59_Y36_N94
\A[23]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(23),
	o => \A[23]~input_o\);

-- Location: LABCELL_X43_Y33_N6
\Shifter|stage_in[23]~9\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[23]~9_combout\ = ( \A[23]~input_o\ & ( (!\Shifter|Equal2~0_combout\) # (\A[40]~input_o\) ) ) # ( !\A[23]~input_o\ & ( (\Shifter|Equal2~0_combout\ & \A[40]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \ALT_INV_A[40]~input_o\,
	dataf => \ALT_INV_A[23]~input_o\,
	combout => \Shifter|stage_in[23]~9_combout\);

-- Location: IOIBUF_X59_Y28_N1
\A[42]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(42),
	o => \A[42]~input_o\);

-- Location: IOIBUF_X59_Y39_N32
\A[21]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(21),
	o => \A[21]~input_o\);

-- Location: MLABCELL_X42_Y33_N22
\Shifter|stage_in[21]~10\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[21]~10_combout\ = ( \A[21]~input_o\ & ( (!\Shifter|Equal2~0_combout\) # (\A[42]~input_o\) ) ) # ( !\A[21]~input_o\ & ( (\Shifter|Equal2~0_combout\ & \A[42]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[42]~input_o\,
	dataf => \ALT_INV_A[21]~input_o\,
	combout => \Shifter|stage_in[21]~10_combout\);

-- Location: IOIBUF_X8_Y56_N63
\A[20]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(20),
	o => \A[20]~input_o\);

-- Location: IOIBUF_X59_Y33_N63
\A[43]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(43),
	o => \A[43]~input_o\);

-- Location: LABCELL_X43_Y34_N12
\Shifter|stage_in[20]~11\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[20]~11_combout\ = ( \A[43]~input_o\ & ( (\A[20]~input_o\) # (\Shifter|Equal2~0_combout\) ) ) # ( !\A[43]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & \A[20]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[20]~input_o\,
	dataf => \ALT_INV_A[43]~input_o\,
	combout => \Shifter|stage_in[20]~11_combout\);

-- Location: IOIBUF_X59_Y22_N32
\A[22]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(22),
	o => \A[22]~input_o\);

-- Location: IOIBUF_X59_Y33_N1
\A[41]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(41),
	o => \A[41]~input_o\);

-- Location: MLABCELL_X42_Y33_N20
\Shifter|stage_in[22]~8\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[22]~8_combout\ = ( \A[41]~input_o\ & ( (\A[22]~input_o\) # (\Shifter|Equal2~0_combout\) ) ) # ( !\A[41]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & \A[22]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \ALT_INV_A[22]~input_o\,
	dataf => \ALT_INV_A[41]~input_o\,
	combout => \Shifter|stage_in[22]~8_combout\);

-- Location: MLABCELL_X42_Y33_N6
\Shifter|stage[1][20]~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][20]~2_combout\ = ( \B[1]~input_o\ & ( \Shifter|stage_in[22]~8_combout\ & ( (!\B[0]~input_o\) # (\Shifter|stage_in[23]~9_combout\) ) ) ) # ( !\B[1]~input_o\ & ( \Shifter|stage_in[22]~8_combout\ & ( (!\B[0]~input_o\ & 
-- ((\Shifter|stage_in[20]~11_combout\))) # (\B[0]~input_o\ & (\Shifter|stage_in[21]~10_combout\)) ) ) ) # ( \B[1]~input_o\ & ( !\Shifter|stage_in[22]~8_combout\ & ( (\Shifter|stage_in[23]~9_combout\ & \B[0]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( 
-- !\Shifter|stage_in[22]~8_combout\ & ( (!\B[0]~input_o\ & ((\Shifter|stage_in[20]~11_combout\))) # (\B[0]~input_o\ & (\Shifter|stage_in[21]~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[23]~9_combout\,
	datab => \Shifter|ALT_INV_stage_in[21]~10_combout\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[20]~11_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[22]~8_combout\,
	combout => \Shifter|stage[1][20]~2_combout\);

-- Location: MLABCELL_X39_Y31_N2
\Shifter|stage[2][16]~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][16]~4_combout\ = ( \Shifter|stage[1][28]~1_combout\ & ( \Shifter|stage[1][20]~2_combout\ & ( ((!\B[3]~input_o\ & (\Shifter|stage[1][16]~3_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][24]~0_combout\)))) # (\B[2]~input_o\) ) ) ) # ( 
-- !\Shifter|stage[1][28]~1_combout\ & ( \Shifter|stage[1][20]~2_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\ & (\Shifter|stage[1][16]~3_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][24]~0_combout\))))) # (\B[2]~input_o\ & (((!\B[3]~input_o\)))) ) 
-- ) ) # ( \Shifter|stage[1][28]~1_combout\ & ( !\Shifter|stage[1][20]~2_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\ & (\Shifter|stage[1][16]~3_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][24]~0_combout\))))) # (\B[2]~input_o\ & 
-- (((\B[3]~input_o\)))) ) ) ) # ( !\Shifter|stage[1][28]~1_combout\ & ( !\Shifter|stage[1][20]~2_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\ & (\Shifter|stage[1][16]~3_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][24]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][16]~3_combout\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][24]~0_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \Shifter|ALT_INV_stage[1][28]~1_combout\,
	dataf => \Shifter|ALT_INV_stage[1][20]~2_combout\,
	combout => \Shifter|stage[2][16]~4_combout\);

-- Location: IOIBUF_X33_Y0_N1
\A[55]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(55),
	o => \A[55]~input_o\);

-- Location: MLABCELL_X42_Y32_N6
\Shifter|InputExtended[35]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|InputExtended[35]~0_combout\ = ( \ExtWord~input_o\ & ( \ShiftFN[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ShiftFN[1]~input_o\,
	dataf => \ALT_INV_ExtWord~input_o\,
	combout => \Shifter|InputExtended[35]~0_combout\);

-- Location: LABCELL_X40_Y33_N2
\Shifter|InputExtended[63]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|InputExtended[63]~1_combout\ = ( \A[31]~input_o\ & ( (\ShiftFN[0]~input_o\ & \Shifter|InputExtended[35]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftFN[0]~input_o\,
	datad => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	dataf => \ALT_INV_A[31]~input_o\,
	combout => \Shifter|InputExtended[63]~1_combout\);

-- Location: IOIBUF_X21_Y56_N94
\A[8]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(8),
	o => \A[8]~input_o\);

-- Location: MLABCELL_X37_Y33_N30
\Shifter|stage_in[55]~41\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[55]~41_combout\ = ( \A[8]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\ & ((!\A[55]~input_o\) # (\Shifter|InputExtended[35]~0_combout\)))) ) ) # ( !\A[8]~input_o\ & ( 
-- ((!\Shifter|InputExtended[63]~1_combout\ & ((!\A[55]~input_o\) # (\Shifter|InputExtended[35]~0_combout\)))) # (\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001111110011101100111111001110000000110000001000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[55]~input_o\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datad => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	dataf => \ALT_INV_A[8]~input_o\,
	combout => \Shifter|stage_in[55]~41_combout\);

-- Location: IOIBUF_X59_Y37_N32
\A[11]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(11),
	o => \A[11]~input_o\);

-- Location: IOIBUF_X47_Y0_N1
\A[52]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(52),
	o => \A[52]~input_o\);

-- Location: MLABCELL_X42_Y32_N36
\Shifter|stage_in[52]~43\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[52]~43_combout\ = ( \A[52]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\ & (\Shifter|InputExtended[35]~0_combout\))) # (\Shifter|Equal2~0_combout\ & (((!\A[11]~input_o\)))) ) ) # ( !\A[52]~input_o\ & 
-- ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\)) # (\Shifter|Equal2~0_combout\ & ((!\A[11]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110100000101011111010000000101111001000000010111100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datab => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \ALT_INV_A[11]~input_o\,
	dataf => \ALT_INV_A[52]~input_o\,
	combout => \Shifter|stage_in[52]~43_combout\);

-- Location: IOIBUF_X7_Y56_N94
\A[9]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(9),
	o => \A[9]~input_o\);

-- Location: IOIBUF_X59_Y7_N1
\A[54]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(54),
	o => \A[54]~input_o\);

-- Location: MLABCELL_X37_Y33_N26
\Shifter|stage_in[54]~40\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[54]~40_combout\ = ( \Shifter|InputExtended[63]~1_combout\ & ( (!\A[9]~input_o\ & \Shifter|Equal2~0_combout\) ) ) # ( !\Shifter|InputExtended[63]~1_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((!\A[54]~input_o\) # 
-- (\Shifter|InputExtended[35]~0_combout\)))) # (\Shifter|Equal2~0_combout\ & (!\A[9]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100101011111010110010101111101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[9]~input_o\,
	datab => \ALT_INV_A[54]~input_o\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	dataf => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	combout => \Shifter|stage_in[54]~40_combout\);

-- Location: IOIBUF_X59_Y9_N1
\A[53]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(53),
	o => \A[53]~input_o\);

-- Location: IOIBUF_X30_Y56_N94
\A[10]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(10),
	o => \A[10]~input_o\);

-- Location: MLABCELL_X37_Y33_N14
\Shifter|stage_in[53]~42\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[53]~42_combout\ = ( \A[10]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\ & ((!\A[53]~input_o\) # (\Shifter|InputExtended[35]~0_combout\)))) ) ) # ( !\A[10]~input_o\ & ( 
-- ((!\Shifter|InputExtended[63]~1_combout\ & ((!\A[53]~input_o\) # (\Shifter|InputExtended[35]~0_combout\)))) # (\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001111110011101100111111001110000000110000001000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[53]~input_o\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datad => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	dataf => \ALT_INV_A[10]~input_o\,
	combout => \Shifter|stage_in[53]~42_combout\);

-- Location: LABCELL_X38_Y32_N2
\Shifter|stage[1][52]~12\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][52]~12_combout\ = ( \Shifter|stage_in[54]~40_combout\ & ( \Shifter|stage_in[53]~42_combout\ & ( (!\B[1]~input_o\ & (((!\B[0]~input_o\ & !\Shifter|stage_in[52]~43_combout\)))) # (\B[1]~input_o\ & (!\Shifter|stage_in[55]~41_combout\ & 
-- (\B[0]~input_o\))) ) ) ) # ( !\Shifter|stage_in[54]~40_combout\ & ( \Shifter|stage_in[53]~42_combout\ & ( (!\B[1]~input_o\ & (((!\B[0]~input_o\ & !\Shifter|stage_in[52]~43_combout\)))) # (\B[1]~input_o\ & ((!\Shifter|stage_in[55]~41_combout\) # 
-- ((!\B[0]~input_o\)))) ) ) ) # ( \Shifter|stage_in[54]~40_combout\ & ( !\Shifter|stage_in[53]~42_combout\ & ( (!\B[1]~input_o\ & (((!\Shifter|stage_in[52]~43_combout\) # (\B[0]~input_o\)))) # (\B[1]~input_o\ & (!\Shifter|stage_in[55]~41_combout\ & 
-- (\B[0]~input_o\))) ) ) ) # ( !\Shifter|stage_in[54]~40_combout\ & ( !\Shifter|stage_in[53]~42_combout\ & ( (!\B[1]~input_o\ & (((!\Shifter|stage_in[52]~43_combout\) # (\B[0]~input_o\)))) # (\B[1]~input_o\ & ((!\Shifter|stage_in[55]~41_combout\) # 
-- ((!\B[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111000111110110011100000111011110010001100101100001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[55]~41_combout\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[52]~43_combout\,
	datae => \Shifter|ALT_INV_stage_in[54]~40_combout\,
	dataf => \Shifter|ALT_INV_stage_in[53]~42_combout\,
	combout => \Shifter|stage[1][52]~12_combout\);

-- Location: IOIBUF_X33_Y0_N94
\A[51]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(51),
	o => \A[51]~input_o\);

-- Location: IOIBUF_X25_Y56_N32
\A[12]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(12),
	o => \A[12]~input_o\);

-- Location: MLABCELL_X42_Y32_N38
\Shifter|stage_in[51]~45\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[51]~45_combout\ = ( \Shifter|Equal2~0_combout\ & ( !\A[12]~input_o\ ) ) # ( !\Shifter|Equal2~0_combout\ & ( (!\Shifter|InputExtended[63]~1_combout\ & ((!\A[51]~input_o\) # (\Shifter|InputExtended[35]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010100010101000101010001011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datab => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	datac => \ALT_INV_A[51]~input_o\,
	datad => \ALT_INV_A[12]~input_o\,
	dataf => \Shifter|ALT_INV_Equal2~0_combout\,
	combout => \Shifter|stage_in[51]~45_combout\);

-- Location: IOIBUF_X48_Y0_N1
\A[50]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(50),
	o => \A[50]~input_o\);

-- Location: IOIBUF_X10_Y56_N94
\A[13]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(13),
	o => \A[13]~input_o\);

-- Location: MLABCELL_X42_Y32_N20
\Shifter|stage_in[50]~44\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[50]~44_combout\ = ( \A[13]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\ & ((!\A[50]~input_o\) # (\Shifter|InputExtended[35]~0_combout\)))) ) ) # ( !\A[13]~input_o\ & ( 
-- ((!\Shifter|InputExtended[63]~1_combout\ & ((!\A[50]~input_o\) # (\Shifter|InputExtended[35]~0_combout\)))) # (\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101110101111101010111010110100000001000001010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	datac => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datad => \ALT_INV_A[50]~input_o\,
	dataf => \ALT_INV_A[13]~input_o\,
	combout => \Shifter|stage_in[50]~44_combout\);

-- Location: IOIBUF_X29_Y0_N94
\A[48]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(48),
	o => \A[48]~input_o\);

-- Location: IOIBUF_X59_Y21_N63
\A[15]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(15),
	o => \A[15]~input_o\);

-- Location: MLABCELL_X42_Y32_N24
\Shifter|stage_in[48]~47\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[48]~47_combout\ = ( !\Shifter|InputExtended[63]~1_combout\ & ( \A[15]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & ((!\A[48]~input_o\) # (\Shifter|InputExtended[35]~0_combout\))) ) ) ) # ( \Shifter|InputExtended[63]~1_combout\ & ( 
-- !\A[15]~input_o\ & ( \Shifter|Equal2~0_combout\ ) ) ) # ( !\Shifter|InputExtended[63]~1_combout\ & ( !\A[15]~input_o\ & ( (!\A[48]~input_o\) # ((\Shifter|InputExtended[35]~0_combout\) # (\Shifter|Equal2~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111111111111000011110000111110100000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[48]~input_o\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	datae => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	dataf => \ALT_INV_A[15]~input_o\,
	combout => \Shifter|stage_in[48]~47_combout\);

-- Location: IOIBUF_X5_Y56_N1
\A[14]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(14),
	o => \A[14]~input_o\);

-- Location: IOIBUF_X59_Y25_N1
\A[49]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(49),
	o => \A[49]~input_o\);

-- Location: MLABCELL_X42_Y32_N22
\Shifter|stage_in[49]~46\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[49]~46_combout\ = ( \A[49]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|InputExtended[35]~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\))) # (\Shifter|Equal2~0_combout\ & (((!\A[14]~input_o\)))) ) ) # ( !\A[49]~input_o\ & 
-- ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\)) # (\Shifter|Equal2~0_combout\ & ((!\A[14]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010110100000111101011010000001110101001000000111010100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	datac => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datad => \ALT_INV_A[14]~input_o\,
	dataf => \ALT_INV_A[49]~input_o\,
	combout => \Shifter|stage_in[49]~46_combout\);

-- Location: LABCELL_X38_Y32_N4
\Shifter|stage[1][48]~13\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][48]~13_combout\ = ( \Shifter|stage_in[49]~46_combout\ & ( \B[0]~input_o\ & ( (!\Shifter|stage_in[51]~45_combout\ & \B[1]~input_o\) ) ) ) # ( !\Shifter|stage_in[49]~46_combout\ & ( \B[0]~input_o\ & ( (!\Shifter|stage_in[51]~45_combout\) # 
-- (!\B[1]~input_o\) ) ) ) # ( \Shifter|stage_in[49]~46_combout\ & ( !\B[0]~input_o\ & ( (!\B[1]~input_o\ & ((!\Shifter|stage_in[48]~47_combout\))) # (\B[1]~input_o\ & (!\Shifter|stage_in[50]~44_combout\)) ) ) ) # ( !\Shifter|stage_in[49]~46_combout\ & ( 
-- !\B[0]~input_o\ & ( (!\B[1]~input_o\ & ((!\Shifter|stage_in[48]~47_combout\))) # (\B[1]~input_o\ & (!\Shifter|stage_in[50]~44_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011001100111100001100110011111111101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[51]~45_combout\,
	datab => \Shifter|ALT_INV_stage_in[50]~44_combout\,
	datac => \Shifter|ALT_INV_stage_in[48]~47_combout\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[49]~46_combout\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][48]~13_combout\);

-- Location: IOIBUF_X59_Y37_N1
\A[0]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(0),
	o => \A[0]~input_o\);

-- Location: IOIBUF_X45_Y0_N32
\A[63]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(63),
	o => \A[63]~input_o\);

-- Location: LABCELL_X40_Y33_N4
\Shifter|InputExtended[63]~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|InputExtended[63]~2_combout\ = ( \A[31]~input_o\ & ( (!\Shifter|InputExtended[35]~0_combout\ & (\A[63]~input_o\)) # (\Shifter|InputExtended[35]~0_combout\ & ((\ShiftFN[0]~input_o\))) ) ) # ( !\A[31]~input_o\ & ( (\A[63]~input_o\ & 
-- !\Shifter|InputExtended[35]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[63]~input_o\,
	datac => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	datad => \ALT_INV_ShiftFN[0]~input_o\,
	dataf => \ALT_INV_A[31]~input_o\,
	combout => \Shifter|InputExtended[63]~2_combout\);

-- Location: MLABCELL_X37_Y32_N8
\Shifter|stage_in[63]~37\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[63]~37_combout\ = ( \Shifter|InputExtended[63]~2_combout\ & ( (!\Shifter|Equal2~0_combout\) # (\A[0]~input_o\) ) ) # ( !\Shifter|InputExtended[63]~2_combout\ & ( (\Shifter|Equal2~0_combout\ & \A[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \ALT_INV_A[0]~input_o\,
	dataf => \Shifter|ALT_INV_InputExtended[63]~2_combout\,
	combout => \Shifter|stage_in[63]~37_combout\);

-- Location: IOIBUF_X10_Y56_N1
\A[3]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(3),
	o => \A[3]~input_o\);

-- Location: IOIBUF_X59_Y18_N63
\A[60]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(60),
	o => \A[60]~input_o\);

-- Location: LABCELL_X45_Y32_N18
\Shifter|stage_in[60]~39\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[60]~39_combout\ = ( \A[60]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|InputExtended[35]~0_combout\ & ((!\Shifter|InputExtended[63]~1_combout\)))) # (\Shifter|Equal2~0_combout\ & (((!\A[3]~input_o\)))) ) ) # ( !\A[60]~input_o\ 
-- & ( (!\Shifter|Equal2~0_combout\ & ((!\Shifter|InputExtended[63]~1_combout\))) # (\Shifter|Equal2~0_combout\ & (!\A[3]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000001100111111000000110001011100000011000101110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	datab => \ALT_INV_A[3]~input_o\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	dataf => \ALT_INV_A[60]~input_o\,
	combout => \Shifter|stage_in[60]~39_combout\);

-- Location: IOIBUF_X31_Y56_N1
\A[1]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(1),
	o => \A[1]~input_o\);

-- Location: IOIBUF_X59_Y39_N94
\A[62]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(62),
	o => \A[62]~input_o\);

-- Location: MLABCELL_X37_Y32_N26
\Shifter|stage_in[62]~36\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[62]~36_combout\ = ( \A[62]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|InputExtended[35]~0_combout\ & ((!\Shifter|InputExtended[63]~1_combout\)))) # (\Shifter|Equal2~0_combout\ & (((!\A[1]~input_o\)))) ) ) # ( !\A[62]~input_o\ 
-- & ( (!\Shifter|Equal2~0_combout\ & ((!\Shifter|InputExtended[63]~1_combout\))) # (\Shifter|Equal2~0_combout\ & (!\A[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000110000111111000011000001110100001100000111010000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[1]~input_o\,
	datad => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	dataf => \ALT_INV_A[62]~input_o\,
	combout => \Shifter|stage_in[62]~36_combout\);

-- Location: IOIBUF_X59_Y31_N63
\A[61]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(61),
	o => \A[61]~input_o\);

-- Location: IOIBUF_X23_Y56_N63
\A[2]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(2),
	o => \A[2]~input_o\);

-- Location: MLABCELL_X37_Y32_N24
\Shifter|stage_in[61]~38\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[61]~38_combout\ = ( \A[2]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\ & ((!\A[61]~input_o\) # (\Shifter|InputExtended[35]~0_combout\)))) ) ) # ( !\A[2]~input_o\ & ( 
-- ((!\Shifter|InputExtended[63]~1_combout\ & ((!\A[61]~input_o\) # (\Shifter|InputExtended[35]~0_combout\)))) # (\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001101110011111100110111001111000000010000001100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datad => \ALT_INV_A[61]~input_o\,
	dataf => \ALT_INV_A[2]~input_o\,
	combout => \Shifter|stage_in[61]~38_combout\);

-- Location: MLABCELL_X37_Y32_N12
\Shifter|stage[1][60]~11\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][60]~11_combout\ = ( \B[1]~input_o\ & ( \Shifter|stage_in[61]~38_combout\ & ( (!\B[0]~input_o\ & ((!\Shifter|stage_in[62]~36_combout\))) # (\B[0]~input_o\ & (\Shifter|stage_in[63]~37_combout\)) ) ) ) # ( !\B[1]~input_o\ & ( 
-- \Shifter|stage_in[61]~38_combout\ & ( (!\Shifter|stage_in[60]~39_combout\ & !\B[0]~input_o\) ) ) ) # ( \B[1]~input_o\ & ( !\Shifter|stage_in[61]~38_combout\ & ( (!\B[0]~input_o\ & ((!\Shifter|stage_in[62]~36_combout\))) # (\B[0]~input_o\ & 
-- (\Shifter|stage_in[63]~37_combout\)) ) ) ) # ( !\B[1]~input_o\ & ( !\Shifter|stage_in[61]~38_combout\ & ( (!\Shifter|stage_in[60]~39_combout\) # (\B[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111111101010000010111000000110000001111010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[63]~37_combout\,
	datab => \Shifter|ALT_INV_stage_in[60]~39_combout\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[62]~36_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[61]~38_combout\,
	combout => \Shifter|stage[1][60]~11_combout\);

-- Location: IOIBUF_X33_Y56_N32
\A[5]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(5),
	o => \A[5]~input_o\);

-- Location: IOIBUF_X59_Y30_N63
\A[58]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(58),
	o => \A[58]~input_o\);

-- Location: MLABCELL_X37_Y33_N8
\Shifter|stage_in[58]~32\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[58]~32_combout\ = ( \Shifter|InputExtended[63]~1_combout\ & ( (!\A[5]~input_o\ & \Shifter|Equal2~0_combout\) ) ) # ( !\Shifter|InputExtended[63]~1_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((!\A[58]~input_o\) # 
-- (\Shifter|InputExtended[35]~0_combout\)))) # (\Shifter|Equal2~0_combout\ & (!\A[5]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000101110111011100010111000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[5]~input_o\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	datad => \ALT_INV_A[58]~input_o\,
	dataf => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	combout => \Shifter|stage_in[58]~32_combout\);

-- Location: IOIBUF_X24_Y0_N94
\A[56]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(56),
	o => \A[56]~input_o\);

-- Location: IOIBUF_X28_Y56_N1
\A[7]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(7),
	o => \A[7]~input_o\);

-- Location: MLABCELL_X37_Y33_N2
\Shifter|stage_in[56]~35\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[56]~35_combout\ = ( \A[7]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\ & ((!\A[56]~input_o\) # (\Shifter|InputExtended[35]~0_combout\)))) ) ) # ( !\A[7]~input_o\ & ( 
-- ((!\Shifter|InputExtended[63]~1_combout\ & ((!\A[56]~input_o\) # (\Shifter|InputExtended[35]~0_combout\)))) # (\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001111110011101100111111001110000000110000001000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[56]~input_o\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datad => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	dataf => \ALT_INV_A[7]~input_o\,
	combout => \Shifter|stage_in[56]~35_combout\);

-- Location: IOIBUF_X32_Y0_N63
\A[57]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(57),
	o => \A[57]~input_o\);

-- Location: IOIBUF_X59_Y46_N1
\A[6]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(6),
	o => \A[6]~input_o\);

-- Location: MLABCELL_X37_Y33_N38
\Shifter|stage_in[57]~34\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[57]~34_combout\ = ( \A[6]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\ & ((!\A[57]~input_o\) # (\Shifter|InputExtended[35]~0_combout\)))) ) ) # ( !\A[6]~input_o\ & ( 
-- ((!\Shifter|InputExtended[63]~1_combout\ & ((!\A[57]~input_o\) # (\Shifter|InputExtended[35]~0_combout\)))) # (\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001111110011101100111111001110000000110000001000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[57]~input_o\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datad => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	dataf => \ALT_INV_A[6]~input_o\,
	combout => \Shifter|stage_in[57]~34_combout\);

-- Location: IOIBUF_X25_Y56_N94
\A[4]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(4),
	o => \A[4]~input_o\);

-- Location: IOIBUF_X25_Y0_N63
\A[59]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(59),
	o => \A[59]~input_o\);

-- Location: MLABCELL_X37_Y33_N34
\Shifter|stage_in[59]~33\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[59]~33_combout\ = ( \Shifter|InputExtended[63]~1_combout\ & ( (!\A[4]~input_o\ & \Shifter|Equal2~0_combout\) ) ) # ( !\Shifter|InputExtended[63]~1_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((!\A[59]~input_o\) # 
-- (\Shifter|InputExtended[35]~0_combout\)))) # (\Shifter|Equal2~0_combout\ & (!\A[4]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110001011101110111000101110111000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[4]~input_o\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[59]~input_o\,
	datad => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	dataf => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	combout => \Shifter|stage_in[59]~33_combout\);

-- Location: MLABCELL_X37_Y32_N0
\Shifter|stage[1][56]~10\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][56]~10_combout\ = ( \B[1]~input_o\ & ( \Shifter|stage_in[59]~33_combout\ & ( (!\Shifter|stage_in[58]~32_combout\ & !\B[0]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( \Shifter|stage_in[59]~33_combout\ & ( (!\B[0]~input_o\ & 
-- (!\Shifter|stage_in[56]~35_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[57]~34_combout\))) ) ) ) # ( \B[1]~input_o\ & ( !\Shifter|stage_in[59]~33_combout\ & ( (!\Shifter|stage_in[58]~32_combout\) # (\B[0]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( 
-- !\Shifter|stage_in[59]~33_combout\ & ( (!\B[0]~input_o\ & (!\Shifter|stage_in[56]~35_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[57]~34_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111000000101011111010111111001111110000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[58]~32_combout\,
	datab => \Shifter|ALT_INV_stage_in[56]~35_combout\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[57]~34_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[59]~33_combout\,
	combout => \Shifter|stage[1][56]~10_combout\);

-- Location: LABCELL_X38_Y35_N20
\Shifter|stage[2][48]~14\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][48]~14_combout\ = ( \B[3]~input_o\ & ( \Shifter|stage[1][56]~10_combout\ & ( (!\B[2]~input_o\) # (\Shifter|stage[1][60]~11_combout\) ) ) ) # ( !\B[3]~input_o\ & ( \Shifter|stage[1][56]~10_combout\ & ( (!\B[2]~input_o\ & 
-- ((\Shifter|stage[1][48]~13_combout\))) # (\B[2]~input_o\ & (\Shifter|stage[1][52]~12_combout\)) ) ) ) # ( \B[3]~input_o\ & ( !\Shifter|stage[1][56]~10_combout\ & ( (\Shifter|stage[1][60]~11_combout\ & \B[2]~input_o\) ) ) ) # ( !\B[3]~input_o\ & ( 
-- !\Shifter|stage[1][56]~10_combout\ & ( (!\B[2]~input_o\ & ((\Shifter|stage[1][48]~13_combout\))) # (\B[2]~input_o\ & (\Shifter|stage[1][52]~12_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000000000000111100110011010101011111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][52]~12_combout\,
	datab => \Shifter|ALT_INV_stage[1][48]~13_combout\,
	datac => \Shifter|ALT_INV_stage[1][60]~11_combout\,
	datad => \ALT_INV_B[2]~input_o\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][56]~10_combout\,
	combout => \Shifter|stage[2][48]~14_combout\);

-- Location: LABCELL_X43_Y32_N12
\Shifter|stage_in[35]~29\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[35]~29_combout\ = ( \A[28]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\ & ((!\A[35]~input_o\) # (\Shifter|InputExtended[35]~0_combout\)))) ) ) # ( !\A[28]~input_o\ & ( 
-- ((!\Shifter|InputExtended[63]~1_combout\ & ((!\A[35]~input_o\) # (\Shifter|InputExtended[35]~0_combout\)))) # (\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001101110011111100110111001111000000010000001100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datad => \ALT_INV_A[35]~input_o\,
	dataf => \ALT_INV_A[28]~input_o\,
	combout => \Shifter|stage_in[35]~29_combout\);

-- Location: LABCELL_X43_Y32_N14
\Shifter|stage_in[34]~28\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[34]~28_combout\ = ( \A[34]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|InputExtended[35]~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\))) # (\Shifter|Equal2~0_combout\ & (((!\A[29]~input_o\)))) ) ) # ( !\A[34]~input_o\ & 
-- ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\)) # (\Shifter|Equal2~0_combout\ & ((!\A[29]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111000000111100111100000001110011010000000111001101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datad => \ALT_INV_A[29]~input_o\,
	dataf => \ALT_INV_A[34]~input_o\,
	combout => \Shifter|stage_in[34]~28_combout\);

-- Location: LABCELL_X43_Y33_N4
\Shifter|stage_in[32]~31\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[32]~31_combout\ = ( \A[32]~input_o\ & ( (!\ShiftFN[0]~input_o\ & ((!\ExtWord~input_o\) # ((!\ShiftFN[1]~input_o\)))) # (\ShiftFN[0]~input_o\ & (((!\ExtWord~input_o\ & \ShiftFN[1]~input_o\)) # (\A[31]~input_o\))) ) ) # ( !\A[32]~input_o\ 
-- & ( (\ShiftFN[0]~input_o\ & (\A[31]~input_o\ & ((!\ShiftFN[1]~input_o\) # (\ExtWord~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110001000000000011000111001010111110111100101011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ExtWord~input_o\,
	datab => \ALT_INV_ShiftFN[0]~input_o\,
	datac => \ALT_INV_ShiftFN[1]~input_o\,
	datad => \ALT_INV_A[31]~input_o\,
	dataf => \ALT_INV_A[32]~input_o\,
	combout => \Shifter|stage_in[32]~31_combout\);

-- Location: LABCELL_X43_Y32_N18
\Shifter|stage_in[33]~30\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[33]~30_combout\ = ( \Shifter|InputExtended[63]~1_combout\ & ( \A[33]~input_o\ & ( (\Shifter|Equal2~0_combout\ & !\A[30]~input_o\) ) ) ) # ( !\Shifter|InputExtended[63]~1_combout\ & ( \A[33]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & 
-- (\Shifter|InputExtended[35]~0_combout\)) # (\Shifter|Equal2~0_combout\ & ((!\A[30]~input_o\))) ) ) ) # ( \Shifter|InputExtended[63]~1_combout\ & ( !\A[33]~input_o\ & ( (\Shifter|Equal2~0_combout\ & !\A[30]~input_o\) ) ) ) # ( 
-- !\Shifter|InputExtended[63]~1_combout\ & ( !\A[33]~input_o\ & ( (!\Shifter|Equal2~0_combout\) # (!\A[30]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100001100110000000001110111010001000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \ALT_INV_A[30]~input_o\,
	datae => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	dataf => \ALT_INV_A[33]~input_o\,
	combout => \Shifter|stage_in[33]~30_combout\);

-- Location: MLABCELL_X42_Y31_N28
\Shifter|stage[1][32]~8\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][32]~8_combout\ = ( \Shifter|stage_in[33]~30_combout\ & ( \B[0]~input_o\ & ( (\B[1]~input_o\ & !\Shifter|stage_in[35]~29_combout\) ) ) ) # ( !\Shifter|stage_in[33]~30_combout\ & ( \B[0]~input_o\ & ( (!\B[1]~input_o\) # 
-- (!\Shifter|stage_in[35]~29_combout\) ) ) ) # ( \Shifter|stage_in[33]~30_combout\ & ( !\B[0]~input_o\ & ( (!\B[1]~input_o\ & ((\Shifter|stage_in[32]~31_combout\))) # (\B[1]~input_o\ & (!\Shifter|stage_in[34]~28_combout\)) ) ) ) # ( 
-- !\Shifter|stage_in[33]~30_combout\ & ( !\B[0]~input_o\ & ( (!\B[1]~input_o\ & ((\Shifter|stage_in[32]~31_combout\))) # (\B[1]~input_o\ & (!\Shifter|stage_in[34]~28_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011111010010100001111101011101110111011100100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[1]~input_o\,
	datab => \Shifter|ALT_INV_stage_in[35]~29_combout\,
	datac => \Shifter|ALT_INV_stage_in[34]~28_combout\,
	datad => \Shifter|ALT_INV_stage_in[32]~31_combout\,
	datae => \Shifter|ALT_INV_stage_in[33]~30_combout\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][32]~8_combout\);

-- Location: LABCELL_X43_Y32_N4
\Shifter|stage_in[36]~27\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[36]~27_combout\ = ( \A[36]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|InputExtended[35]~0_combout\ & ((!\Shifter|InputExtended[63]~1_combout\)))) # (\Shifter|Equal2~0_combout\ & (((!\A[27]~input_o\)))) ) ) # ( !\A[36]~input_o\ 
-- & ( (!\Shifter|Equal2~0_combout\ & ((!\Shifter|InputExtended[63]~1_combout\))) # (\Shifter|Equal2~0_combout\ & (!\A[27]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000110000111111000011000001110100001100000111010000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[27]~input_o\,
	datad => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	dataf => \ALT_INV_A[36]~input_o\,
	combout => \Shifter|stage_in[36]~27_combout\);

-- Location: LABCELL_X43_Y32_N2
\Shifter|stage_in[38]~24\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[38]~24_combout\ = ( \Shifter|InputExtended[35]~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\)) # (\Shifter|Equal2~0_combout\ & ((!\A[25]~input_o\))) ) ) # ( !\Shifter|InputExtended[35]~0_combout\ & 
-- ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\ & ((!\A[38]~input_o\)))) # (\Shifter|Equal2~0_combout\ & (((!\A[25]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011100000110000101110000011000010111000101110001011100010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[25]~input_o\,
	datad => \ALT_INV_A[38]~input_o\,
	dataf => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	combout => \Shifter|stage_in[38]~24_combout\);

-- Location: LABCELL_X43_Y32_N6
\Shifter|stage_in[37]~26\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[37]~26_combout\ = ( \A[26]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\ & ((!\A[37]~input_o\) # (\Shifter|InputExtended[35]~0_combout\)))) ) ) # ( !\A[26]~input_o\ & ( 
-- ((!\Shifter|InputExtended[63]~1_combout\ & ((!\A[37]~input_o\) # (\Shifter|InputExtended[35]~0_combout\)))) # (\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100110011111101110011001111000100000000001100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[37]~input_o\,
	datad => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	dataf => \ALT_INV_A[26]~input_o\,
	combout => \Shifter|stage_in[37]~26_combout\);

-- Location: LABCELL_X43_Y32_N0
\Shifter|stage_in[39]~25\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[39]~25_combout\ = ( \A[24]~input_o\ & ( (!\Shifter|InputExtended[63]~1_combout\ & (!\Shifter|Equal2~0_combout\ & ((!\A[39]~input_o\) # (\Shifter|InputExtended[35]~0_combout\)))) ) ) # ( !\A[24]~input_o\ & ( 
-- ((!\Shifter|InputExtended[63]~1_combout\ & ((!\A[39]~input_o\) # (\Shifter|InputExtended[35]~0_combout\)))) # (\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001110111011101100111011101110000000100010001000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[39]~input_o\,
	datad => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	dataf => \ALT_INV_A[24]~input_o\,
	combout => \Shifter|stage_in[39]~25_combout\);

-- Location: LABCELL_X43_Y32_N10
\Shifter|stage[1][36]~7\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][36]~7_combout\ = ( \B[1]~input_o\ & ( \Shifter|stage_in[39]~25_combout\ & ( (!\Shifter|stage_in[38]~24_combout\ & !\B[0]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( \Shifter|stage_in[39]~25_combout\ & ( (!\B[0]~input_o\ & 
-- (!\Shifter|stage_in[36]~27_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[37]~26_combout\))) ) ) ) # ( \B[1]~input_o\ & ( !\Shifter|stage_in[39]~25_combout\ & ( (!\Shifter|stage_in[38]~24_combout\) # (\B[0]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( 
-- !\Shifter|stage_in[39]~25_combout\ & ( (!\B[0]~input_o\ & (!\Shifter|stage_in[36]~27_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[37]~26_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011110000110011001111111110101010111100001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[36]~27_combout\,
	datab => \Shifter|ALT_INV_stage_in[38]~24_combout\,
	datac => \Shifter|ALT_INV_stage_in[37]~26_combout\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[39]~25_combout\,
	combout => \Shifter|stage[1][36]~7_combout\);

-- Location: MLABCELL_X44_Y32_N38
\Shifter|stage_in[44]~23\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[44]~23_combout\ = ( \A[19]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\ & ((!\A[44]~input_o\) # (\Shifter|InputExtended[35]~0_combout\)))) ) ) # ( !\A[19]~input_o\ & ( 
-- ((!\Shifter|InputExtended[63]~1_combout\ & ((!\A[44]~input_o\) # (\Shifter|InputExtended[35]~0_combout\)))) # (\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010111011101110101011101110110000000100010001000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datac => \ALT_INV_A[44]~input_o\,
	datad => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	dataf => \ALT_INV_A[19]~input_o\,
	combout => \Shifter|stage_in[44]~23_combout\);

-- Location: MLABCELL_X42_Y32_N32
\Shifter|stage_in[47]~21\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[47]~21_combout\ = ( \A[16]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\ & ((!\A[47]~input_o\) # (\Shifter|InputExtended[35]~0_combout\)))) ) ) # ( !\A[16]~input_o\ & ( 
-- ((!\Shifter|InputExtended[63]~1_combout\ & ((!\A[47]~input_o\) # (\Shifter|InputExtended[35]~0_combout\)))) # (\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101110101111101010111010110100000001000001010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	datac => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datad => \ALT_INV_A[47]~input_o\,
	dataf => \ALT_INV_A[16]~input_o\,
	combout => \Shifter|stage_in[47]~21_combout\);

-- Location: MLABCELL_X44_Y32_N30
\Shifter|stage_in[46]~20\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[46]~20_combout\ = ( \A[46]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|InputExtended[35]~0_combout\ & ((!\Shifter|InputExtended[63]~1_combout\)))) # (\Shifter|Equal2~0_combout\ & (((!\A[17]~input_o\)))) ) ) # ( !\A[46]~input_o\ 
-- & ( (!\Shifter|Equal2~0_combout\ & ((!\Shifter|InputExtended[63]~1_combout\))) # (\Shifter|Equal2~0_combout\ & (!\A[17]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101001010000111110100101000001110010010100000111001001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	datac => \ALT_INV_A[17]~input_o\,
	datad => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	dataf => \ALT_INV_A[46]~input_o\,
	combout => \Shifter|stage_in[46]~20_combout\);

-- Location: MLABCELL_X44_Y32_N36
\Shifter|stage_in[45]~22\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[45]~22_combout\ = ( \A[45]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\ & ((\Shifter|InputExtended[35]~0_combout\)))) # (\Shifter|Equal2~0_combout\ & (((!\A[18]~input_o\)))) ) ) # ( !\A[45]~input_o\ 
-- & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\)) # (\Shifter|Equal2~0_combout\ & ((!\A[18]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101100011011000110110001101100001010000110110000101000011011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datac => \ALT_INV_A[18]~input_o\,
	datad => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	dataf => \ALT_INV_A[45]~input_o\,
	combout => \Shifter|stage_in[45]~22_combout\);

-- Location: MLABCELL_X44_Y32_N0
\Shifter|stage[1][44]~6\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][44]~6_combout\ = ( \Shifter|stage_in[45]~22_combout\ & ( \B[0]~input_o\ & ( (!\Shifter|stage_in[47]~21_combout\ & \B[1]~input_o\) ) ) ) # ( !\Shifter|stage_in[45]~22_combout\ & ( \B[0]~input_o\ & ( (!\Shifter|stage_in[47]~21_combout\) # 
-- (!\B[1]~input_o\) ) ) ) # ( \Shifter|stage_in[45]~22_combout\ & ( !\B[0]~input_o\ & ( (!\B[1]~input_o\ & (!\Shifter|stage_in[44]~23_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[46]~20_combout\))) ) ) ) # ( !\Shifter|stage_in[45]~22_combout\ & ( 
-- !\B[0]~input_o\ & ( (!\B[1]~input_o\ & (!\Shifter|stage_in[44]~23_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[46]~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110100000101011111010000011111100111111000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[44]~23_combout\,
	datab => \Shifter|ALT_INV_stage_in[47]~21_combout\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[46]~20_combout\,
	datae => \Shifter|ALT_INV_stage_in[45]~22_combout\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][44]~6_combout\);

-- Location: MLABCELL_X42_Y32_N28
\Shifter|stage_in[41]~18\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[41]~18_combout\ = ( \A[22]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\ & ((!\A[41]~input_o\) # (\Shifter|InputExtended[35]~0_combout\)))) ) ) # ( !\A[22]~input_o\ & ( 
-- ((!\Shifter|InputExtended[63]~1_combout\ & ((!\A[41]~input_o\) # (\Shifter|InputExtended[35]~0_combout\)))) # (\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011101010101111101110101010110100010000000001010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	datac => \ALT_INV_A[41]~input_o\,
	datad => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	dataf => \ALT_INV_A[22]~input_o\,
	combout => \Shifter|stage_in[41]~18_combout\);

-- Location: MLABCELL_X44_Y32_N28
\Shifter|stage_in[40]~19\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[40]~19_combout\ = ( \A[23]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\ & ((!\A[40]~input_o\) # (\Shifter|InputExtended[35]~0_combout\)))) ) ) # ( !\A[23]~input_o\ & ( 
-- ((!\Shifter|InputExtended[63]~1_combout\ & ((!\A[40]~input_o\) # (\Shifter|InputExtended[35]~0_combout\)))) # (\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011101010101111101110101010110100010000000001010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	datac => \ALT_INV_A[40]~input_o\,
	datad => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	dataf => \ALT_INV_A[23]~input_o\,
	combout => \Shifter|stage_in[40]~19_combout\);

-- Location: MLABCELL_X44_Y32_N22
\Shifter|stage_in[42]~16\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[42]~16_combout\ = ( !\A[21]~input_o\ & ( \Shifter|Equal2~0_combout\ ) ) # ( \A[21]~input_o\ & ( !\Shifter|Equal2~0_combout\ & ( (!\Shifter|InputExtended[63]~1_combout\ & ((!\A[42]~input_o\) # (\Shifter|InputExtended[35]~0_combout\))) ) ) 
-- ) # ( !\A[21]~input_o\ & ( !\Shifter|Equal2~0_combout\ & ( (!\Shifter|InputExtended[63]~1_combout\ & ((!\A[42]~input_o\) # (\Shifter|InputExtended[35]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001010000111100000101000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	datac => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datad => \ALT_INV_A[42]~input_o\,
	datae => \ALT_INV_A[21]~input_o\,
	dataf => \Shifter|ALT_INV_Equal2~0_combout\,
	combout => \Shifter|stage_in[42]~16_combout\);

-- Location: MLABCELL_X44_Y32_N24
\Shifter|stage_in[43]~17\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[43]~17_combout\ = ( \Shifter|Equal2~0_combout\ & ( !\A[20]~input_o\ ) ) # ( !\Shifter|Equal2~0_combout\ & ( (!\Shifter|InputExtended[63]~1_combout\ & ((!\A[43]~input_o\) # (\Shifter|InputExtended[35]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100000000101011110000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[43]~input_o\,
	datab => \ALT_INV_A[20]~input_o\,
	datac => \Shifter|ALT_INV_InputExtended[35]~0_combout\,
	datad => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	dataf => \Shifter|ALT_INV_Equal2~0_combout\,
	combout => \Shifter|stage_in[43]~17_combout\);

-- Location: MLABCELL_X44_Y32_N14
\Shifter|stage[1][40]~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][40]~5_combout\ = ( \Shifter|stage_in[42]~16_combout\ & ( \Shifter|stage_in[43]~17_combout\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & ((!\Shifter|stage_in[40]~19_combout\))) # (\B[0]~input_o\ & (!\Shifter|stage_in[41]~18_combout\)))) ) ) 
-- ) # ( !\Shifter|stage_in[42]~16_combout\ & ( \Shifter|stage_in[43]~17_combout\ & ( (!\B[0]~input_o\ & (((!\Shifter|stage_in[40]~19_combout\) # (\B[1]~input_o\)))) # (\B[0]~input_o\ & (!\Shifter|stage_in[41]~18_combout\ & (!\B[1]~input_o\))) ) ) ) # ( 
-- \Shifter|stage_in[42]~16_combout\ & ( !\Shifter|stage_in[43]~17_combout\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\ & !\Shifter|stage_in[40]~19_combout\)))) # (\B[0]~input_o\ & ((!\Shifter|stage_in[41]~18_combout\) # ((\B[1]~input_o\)))) ) ) ) # ( 
-- !\Shifter|stage_in[42]~16_combout\ & ( !\Shifter|stage_in[43]~17_combout\ & ( ((!\B[0]~input_o\ & ((!\Shifter|stage_in[40]~19_combout\))) # (\B[0]~input_o\ & (!\Shifter|stage_in[41]~18_combout\))) # (\B[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111100101111111000110010001111101100001011001110000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[41]~18_combout\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[40]~19_combout\,
	datae => \Shifter|ALT_INV_stage_in[42]~16_combout\,
	dataf => \Shifter|ALT_INV_stage_in[43]~17_combout\,
	combout => \Shifter|stage[1][40]~5_combout\);

-- Location: MLABCELL_X39_Y31_N4
\Shifter|stage[2][32]~9\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][32]~9_combout\ = ( \Shifter|stage[1][40]~5_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][36]~7_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][44]~6_combout\))) ) ) ) # ( !\Shifter|stage[1][40]~5_combout\ & ( 
-- \B[2]~input_o\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][36]~7_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][44]~6_combout\))) ) ) ) # ( \Shifter|stage[1][40]~5_combout\ & ( !\B[2]~input_o\ & ( (\B[3]~input_o\) # (\Shifter|stage[1][32]~8_combout\) ) 
-- ) ) # ( !\Shifter|stage[1][40]~5_combout\ & ( !\B[2]~input_o\ & ( (\Shifter|stage[1][32]~8_combout\ & !\B[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][32]~8_combout\,
	datab => \Shifter|ALT_INV_stage[1][36]~7_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shifter|ALT_INV_stage[1][44]~6_combout\,
	datae => \Shifter|ALT_INV_stage[1][40]~5_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][32]~9_combout\);

-- Location: LABCELL_X38_Y37_N8
\Shifter|Equal10~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|Equal10~0_combout\ = ( \B[4]~input_o\ & ( (!\B[5]~input_o\) # (\ExtWord~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[5]~input_o\,
	datac => \ALT_INV_ExtWord~input_o\,
	dataf => \ALT_INV_B[4]~input_o\,
	combout => \Shifter|Equal10~0_combout\);

-- Location: MLABCELL_X39_Y34_N20
\Shifter|stage~15\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~15_combout\ = ( \Shifter|stage[2][32]~9_combout\ & ( \Shifter|Equal10~0_combout\ & ( \Shifter|stage[2][16]~4_combout\ ) ) ) # ( !\Shifter|stage[2][32]~9_combout\ & ( \Shifter|Equal10~0_combout\ & ( \Shifter|stage[2][16]~4_combout\ ) ) ) # ( 
-- \Shifter|stage[2][32]~9_combout\ & ( !\Shifter|Equal10~0_combout\ & ( (\Shifter|stage[2][48]~14_combout\) # (\Shifter|Equal9~0_combout\) ) ) ) # ( !\Shifter|stage[2][32]~9_combout\ & ( !\Shifter|Equal10~0_combout\ & ( (!\Shifter|Equal9~0_combout\ & 
-- \Shifter|stage[2][48]~14_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal9~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][16]~4_combout\,
	datac => \Shifter|ALT_INV_stage[2][48]~14_combout\,
	datae => \Shifter|ALT_INV_stage[2][32]~9_combout\,
	dataf => \Shifter|ALT_INV_Equal10~0_combout\,
	combout => \Shifter|stage~15_combout\);

-- Location: MLABCELL_X37_Y34_N22
\Shifter|Equal11~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|Equal11~0_combout\ = ( \ExtWord~input_o\ & ( \B[4]~input_o\ ) ) # ( !\ExtWord~input_o\ & ( (\B[5]~input_o\) # (\B[4]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010101010101010101011111010111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[4]~input_o\,
	datac => \ALT_INV_B[5]~input_o\,
	datae => \ALT_INV_ExtWord~input_o\,
	combout => \Shifter|Equal11~0_combout\);

-- Location: LABCELL_X40_Y33_N14
\Shifter|stage[2][63]~21\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][63]~21_combout\ = ( !\B[2]~input_o\ & ( (!\B[1]~input_o\ & (!\B[3]~input_o\ & !\B[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][63]~21_combout\);

-- Location: LABCELL_X40_Y33_N0
\Shifter|stage[2][63]~22\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][63]~22_combout\ = ( \A[0]~input_o\ & ( (!\ShiftFN[0]~input_o\ & (\Shifter|InputExtended[63]~2_combout\ & ((\Shifter|stage[2][63]~21_combout\)))) # (\ShiftFN[0]~input_o\ & ((!\ShiftFN[1]~input_o\ & ((\Shifter|stage[2][63]~21_combout\))) # 
-- (\ShiftFN[1]~input_o\ & (\Shifter|InputExtended[63]~2_combout\)))) ) ) # ( !\A[0]~input_o\ & ( (\Shifter|InputExtended[63]~2_combout\ & ((!\ShiftFN[0]~input_o\ & ((\Shifter|stage[2][63]~21_combout\))) # (\ShiftFN[0]~input_o\ & (\ShiftFN[1]~input_o\)))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001100000001011100110000000101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftFN[0]~input_o\,
	datab => \Shifter|ALT_INV_InputExtended[63]~2_combout\,
	datac => \ALT_INV_ShiftFN[1]~input_o\,
	datad => \Shifter|ALT_INV_stage[2][63]~21_combout\,
	dataf => \ALT_INV_A[0]~input_o\,
	combout => \Shifter|stage[2][63]~22_combout\);

-- Location: MLABCELL_X37_Y33_N36
\Shifter|stage_in[6]~56\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[6]~56_combout\ = ( \A[6]~input_o\ & ( (!\Shifter|Equal2~0_combout\) # (\A[57]~input_o\) ) ) # ( !\A[6]~input_o\ & ( (\A[57]~input_o\ & \Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[57]~input_o\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \ALT_INV_A[6]~input_o\,
	combout => \Shifter|stage_in[6]~56_combout\);

-- Location: MLABCELL_X37_Y33_N10
\Shifter|stage_in[5]~58\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[5]~58_combout\ = (!\Shifter|Equal2~0_combout\ & (\A[5]~input_o\)) # (\Shifter|Equal2~0_combout\ & ((\A[58]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[5]~input_o\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[58]~input_o\,
	combout => \Shifter|stage_in[5]~58_combout\);

-- Location: MLABCELL_X37_Y33_N0
\Shifter|stage_in[7]~57\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[7]~57_combout\ = ( \A[7]~input_o\ & ( (!\Shifter|Equal2~0_combout\) # (\A[56]~input_o\) ) ) # ( !\A[7]~input_o\ & ( (\A[56]~input_o\ & \Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[56]~input_o\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \ALT_INV_A[7]~input_o\,
	combout => \Shifter|stage_in[7]~57_combout\);

-- Location: MLABCELL_X37_Y33_N32
\Shifter|stage_in[4]~59\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[4]~59_combout\ = (!\Shifter|Equal2~0_combout\ & (\A[4]~input_o\)) # (\Shifter|Equal2~0_combout\ & ((\A[59]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[4]~input_o\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \ALT_INV_A[59]~input_o\,
	combout => \Shifter|stage_in[4]~59_combout\);

-- Location: LABCELL_X38_Y33_N6
\Shifter|stage[1][4]~18\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][4]~18_combout\ = ( \Shifter|stage_in[7]~57_combout\ & ( \Shifter|stage_in[4]~59_combout\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\)) # (\Shifter|stage_in[6]~56_combout\))) # (\B[0]~input_o\ & (((\B[1]~input_o\) # 
-- (\Shifter|stage_in[5]~58_combout\)))) ) ) ) # ( !\Shifter|stage_in[7]~57_combout\ & ( \Shifter|stage_in[4]~59_combout\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\)) # (\Shifter|stage_in[6]~56_combout\))) # (\B[0]~input_o\ & 
-- (((\Shifter|stage_in[5]~58_combout\ & !\B[1]~input_o\)))) ) ) ) # ( \Shifter|stage_in[7]~57_combout\ & ( !\Shifter|stage_in[4]~59_combout\ & ( (!\B[0]~input_o\ & (\Shifter|stage_in[6]~56_combout\ & ((\B[1]~input_o\)))) # (\B[0]~input_o\ & 
-- (((\B[1]~input_o\) # (\Shifter|stage_in[5]~58_combout\)))) ) ) ) # ( !\Shifter|stage_in[7]~57_combout\ & ( !\Shifter|stage_in[4]~59_combout\ & ( (!\B[0]~input_o\ & (\Shifter|stage_in[6]~56_combout\ & ((\B[1]~input_o\)))) # (\B[0]~input_o\ & 
-- (((\Shifter|stage_in[5]~58_combout\ & !\B[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[6]~56_combout\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[5]~58_combout\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[7]~57_combout\,
	dataf => \Shifter|ALT_INV_stage_in[4]~59_combout\,
	combout => \Shifter|stage[1][4]~18_combout\);

-- Location: MLABCELL_X37_Y33_N12
\Shifter|stage_in[10]~52\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[10]~52_combout\ = ( \A[10]~input_o\ & ( (!\Shifter|Equal2~0_combout\) # (\A[53]~input_o\) ) ) # ( !\A[10]~input_o\ & ( (\A[53]~input_o\ & \Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[53]~input_o\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \ALT_INV_A[10]~input_o\,
	combout => \Shifter|stage_in[10]~52_combout\);

-- Location: MLABCELL_X37_Y33_N24
\Shifter|stage_in[9]~54\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[9]~54_combout\ = (!\Shifter|Equal2~0_combout\ & (\A[9]~input_o\)) # (\Shifter|Equal2~0_combout\ & ((\A[54]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[9]~input_o\,
	datab => \ALT_INV_A[54]~input_o\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	combout => \Shifter|stage_in[9]~54_combout\);

-- Location: MLABCELL_X42_Y32_N10
\Shifter|stage_in[11]~53\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[11]~53_combout\ = ( \A[52]~input_o\ & ( (\A[11]~input_o\) # (\Shifter|Equal2~0_combout\) ) ) # ( !\A[52]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & \A[11]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \ALT_INV_A[11]~input_o\,
	dataf => \ALT_INV_A[52]~input_o\,
	combout => \Shifter|stage_in[11]~53_combout\);

-- Location: MLABCELL_X37_Y33_N28
\Shifter|stage_in[8]~55\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[8]~55_combout\ = ( \A[8]~input_o\ & ( (!\Shifter|Equal2~0_combout\) # (\A[55]~input_o\) ) ) # ( !\A[8]~input_o\ & ( (\A[55]~input_o\ & \Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[55]~input_o\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \ALT_INV_A[8]~input_o\,
	combout => \Shifter|stage_in[8]~55_combout\);

-- Location: LABCELL_X38_Y33_N2
\Shifter|stage[1][8]~17\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][8]~17_combout\ = ( \Shifter|stage_in[11]~53_combout\ & ( \Shifter|stage_in[8]~55_combout\ & ( (!\B[1]~input_o\ & (((!\B[0]~input_o\) # (\Shifter|stage_in[9]~54_combout\)))) # (\B[1]~input_o\ & (((\B[0]~input_o\)) # 
-- (\Shifter|stage_in[10]~52_combout\))) ) ) ) # ( !\Shifter|stage_in[11]~53_combout\ & ( \Shifter|stage_in[8]~55_combout\ & ( (!\B[1]~input_o\ & (((!\B[0]~input_o\) # (\Shifter|stage_in[9]~54_combout\)))) # (\B[1]~input_o\ & 
-- (\Shifter|stage_in[10]~52_combout\ & (!\B[0]~input_o\))) ) ) ) # ( \Shifter|stage_in[11]~53_combout\ & ( !\Shifter|stage_in[8]~55_combout\ & ( (!\B[1]~input_o\ & (((\B[0]~input_o\ & \Shifter|stage_in[9]~54_combout\)))) # (\B[1]~input_o\ & 
-- (((\B[0]~input_o\)) # (\Shifter|stage_in[10]~52_combout\))) ) ) ) # ( !\Shifter|stage_in[11]~53_combout\ & ( !\Shifter|stage_in[8]~55_combout\ & ( (!\B[1]~input_o\ & (((\B[0]~input_o\ & \Shifter|stage_in[9]~54_combout\)))) # (\B[1]~input_o\ & 
-- (\Shifter|stage_in[10]~52_combout\ & (!\B[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[10]~52_combout\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[9]~54_combout\,
	datae => \Shifter|ALT_INV_stage_in[11]~53_combout\,
	dataf => \Shifter|ALT_INV_stage_in[8]~55_combout\,
	combout => \Shifter|stage[1][8]~17_combout\);

-- Location: MLABCELL_X42_Y32_N34
\Shifter|stage_in[12]~63\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[12]~63_combout\ = (!\Shifter|Equal2~0_combout\ & (\A[12]~input_o\)) # (\Shifter|Equal2~0_combout\ & ((\A[51]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[12]~input_o\,
	datad => \ALT_INV_A[51]~input_o\,
	combout => \Shifter|stage_in[12]~63_combout\);

-- Location: MLABCELL_X42_Y32_N30
\Shifter|stage_in[13]~62\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[13]~62_combout\ = ( \A[13]~input_o\ & ( (!\Shifter|Equal2~0_combout\) # (\A[50]~input_o\) ) ) # ( !\A[13]~input_o\ & ( (\Shifter|Equal2~0_combout\ & \A[50]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[50]~input_o\,
	dataf => \ALT_INV_A[13]~input_o\,
	combout => \Shifter|stage_in[13]~62_combout\);

-- Location: MLABCELL_X42_Y32_N14
\Shifter|stage_in[14]~60\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[14]~60_combout\ = ( \A[49]~input_o\ & ( (\A[14]~input_o\) # (\Shifter|Equal2~0_combout\) ) ) # ( !\A[49]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & \A[14]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \ALT_INV_A[14]~input_o\,
	dataf => \ALT_INV_A[49]~input_o\,
	combout => \Shifter|stage_in[14]~60_combout\);

-- Location: MLABCELL_X42_Y32_N12
\Shifter|stage_in[15]~61\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[15]~61_combout\ = ( \A[15]~input_o\ & ( (!\Shifter|Equal2~0_combout\) # (\A[48]~input_o\) ) ) # ( !\A[15]~input_o\ & ( (\Shifter|Equal2~0_combout\ & \A[48]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[48]~input_o\,
	dataf => \ALT_INV_A[15]~input_o\,
	combout => \Shifter|stage_in[15]~61_combout\);

-- Location: LABCELL_X38_Y33_N10
\Shifter|stage[1][12]~19\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][12]~19_combout\ = ( \Shifter|stage_in[14]~60_combout\ & ( \Shifter|stage_in[15]~61_combout\ & ( ((!\B[0]~input_o\ & (\Shifter|stage_in[12]~63_combout\)) # (\B[0]~input_o\ & ((\Shifter|stage_in[13]~62_combout\)))) # (\B[1]~input_o\) ) ) ) 
-- # ( !\Shifter|stage_in[14]~60_combout\ & ( \Shifter|stage_in[15]~61_combout\ & ( (!\B[0]~input_o\ & (\Shifter|stage_in[12]~63_combout\ & (!\B[1]~input_o\))) # (\B[0]~input_o\ & (((\Shifter|stage_in[13]~62_combout\) # (\B[1]~input_o\)))) ) ) ) # ( 
-- \Shifter|stage_in[14]~60_combout\ & ( !\Shifter|stage_in[15]~61_combout\ & ( (!\B[0]~input_o\ & (((\B[1]~input_o\)) # (\Shifter|stage_in[12]~63_combout\))) # (\B[0]~input_o\ & (((!\B[1]~input_o\ & \Shifter|stage_in[13]~62_combout\)))) ) ) ) # ( 
-- !\Shifter|stage_in[14]~60_combout\ & ( !\Shifter|stage_in[15]~61_combout\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & (\Shifter|stage_in[12]~63_combout\)) # (\B[0]~input_o\ & ((\Shifter|stage_in[13]~62_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \Shifter|ALT_INV_stage_in[12]~63_combout\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[13]~62_combout\,
	datae => \Shifter|ALT_INV_stage_in[14]~60_combout\,
	dataf => \Shifter|ALT_INV_stage_in[15]~61_combout\,
	combout => \Shifter|stage[1][12]~19_combout\);

-- Location: LABCELL_X38_Y37_N32
\Shifter|stage_in[1]~50\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[1]~50_combout\ = ( \A[62]~input_o\ & ( (\Shifter|Equal2~0_combout\) # (\A[1]~input_o\) ) ) # ( !\A[62]~input_o\ & ( (\A[1]~input_o\ & !\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[1]~input_o\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \ALT_INV_A[62]~input_o\,
	combout => \Shifter|stage_in[1]~50_combout\);

-- Location: MLABCELL_X39_Y33_N2
\Shifter|stage_in[0]~48\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[0]~48_combout\ = ( \Shifter|InputExtended[63]~2_combout\ & ( (\A[0]~input_o\) # (\Shifter|Equal2~0_combout\) ) ) # ( !\Shifter|InputExtended[63]~2_combout\ & ( (!\Shifter|Equal2~0_combout\ & \A[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \ALT_INV_A[0]~input_o\,
	dataf => \Shifter|ALT_INV_InputExtended[63]~2_combout\,
	combout => \Shifter|stage_in[0]~48_combout\);

-- Location: MLABCELL_X39_Y33_N6
\Shifter|stage_in[2]~49\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[2]~49_combout\ = ( \A[61]~input_o\ & ( (\A[2]~input_o\) # (\Shifter|Equal2~0_combout\) ) ) # ( !\A[61]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & \A[2]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[2]~input_o\,
	dataf => \ALT_INV_A[61]~input_o\,
	combout => \Shifter|stage_in[2]~49_combout\);

-- Location: LABCELL_X40_Y34_N20
\Shifter|stage_in[3]~51\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[3]~51_combout\ = ( \A[60]~input_o\ & ( (\A[3]~input_o\) # (\Shifter|Equal2~0_combout\) ) ) # ( !\A[60]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & \A[3]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[3]~input_o\,
	dataf => \ALT_INV_A[60]~input_o\,
	combout => \Shifter|stage_in[3]~51_combout\);

-- Location: MLABCELL_X39_Y33_N10
\Shifter|stage[1][0]~16\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][0]~16_combout\ = ( \B[0]~input_o\ & ( \Shifter|stage_in[3]~51_combout\ & ( (\B[1]~input_o\) # (\Shifter|stage_in[1]~50_combout\) ) ) ) # ( !\B[0]~input_o\ & ( \Shifter|stage_in[3]~51_combout\ & ( (!\B[1]~input_o\ & 
-- (\Shifter|stage_in[0]~48_combout\)) # (\B[1]~input_o\ & ((\Shifter|stage_in[2]~49_combout\))) ) ) ) # ( \B[0]~input_o\ & ( !\Shifter|stage_in[3]~51_combout\ & ( (\Shifter|stage_in[1]~50_combout\ & !\B[1]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( 
-- !\Shifter|stage_in[3]~51_combout\ & ( (!\B[1]~input_o\ & (\Shifter|stage_in[0]~48_combout\)) # (\B[1]~input_o\ & ((\Shifter|stage_in[2]~49_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111010101010000000000110011000011110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[1]~50_combout\,
	datab => \Shifter|ALT_INV_stage_in[0]~48_combout\,
	datac => \Shifter|ALT_INV_stage_in[2]~49_combout\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[3]~51_combout\,
	combout => \Shifter|stage[1][0]~16_combout\);

-- Location: MLABCELL_X39_Y31_N10
\Shifter|stage[2][0]~20\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][0]~20_combout\ = ( \Shifter|stage[1][12]~19_combout\ & ( \Shifter|stage[1][0]~16_combout\ & ( (!\B[2]~input_o\ & (((!\B[3]~input_o\) # (\Shifter|stage[1][8]~17_combout\)))) # (\B[2]~input_o\ & (((\B[3]~input_o\)) # 
-- (\Shifter|stage[1][4]~18_combout\))) ) ) ) # ( !\Shifter|stage[1][12]~19_combout\ & ( \Shifter|stage[1][0]~16_combout\ & ( (!\B[2]~input_o\ & (((!\B[3]~input_o\) # (\Shifter|stage[1][8]~17_combout\)))) # (\B[2]~input_o\ & (\Shifter|stage[1][4]~18_combout\ 
-- & ((!\B[3]~input_o\)))) ) ) ) # ( \Shifter|stage[1][12]~19_combout\ & ( !\Shifter|stage[1][0]~16_combout\ & ( (!\B[2]~input_o\ & (((\Shifter|stage[1][8]~17_combout\ & \B[3]~input_o\)))) # (\B[2]~input_o\ & (((\B[3]~input_o\)) # 
-- (\Shifter|stage[1][4]~18_combout\))) ) ) ) # ( !\Shifter|stage[1][12]~19_combout\ & ( !\Shifter|stage[1][0]~16_combout\ & ( (!\B[2]~input_o\ & (((\Shifter|stage[1][8]~17_combout\ & \B[3]~input_o\)))) # (\B[2]~input_o\ & (\Shifter|stage[1][4]~18_combout\ & 
-- ((!\B[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][4]~18_combout\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][8]~17_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \Shifter|ALT_INV_stage[1][12]~19_combout\,
	dataf => \Shifter|ALT_INV_stage[1][0]~16_combout\,
	combout => \Shifter|stage[2][0]~20_combout\);

-- Location: MLABCELL_X44_Y33_N2
\Shifter|Output[0]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|Output[0]~0_combout\ = ( \Shifter|Equal2~0_combout\ & ( \Shifter|stage[2][0]~20_combout\ & ( \Shifter|stage[2][63]~22_combout\ ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( \Shifter|stage[2][0]~20_combout\ ) ) # ( \Shifter|Equal2~0_combout\ & ( 
-- !\Shifter|stage[2][0]~20_combout\ & ( \Shifter|stage[2][63]~22_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Shifter|ALT_INV_stage[2][63]~22_combout\,
	datae => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][0]~20_combout\,
	combout => \Shifter|Output[0]~0_combout\);

-- Location: LABCELL_X43_Y33_N0
\Shifter|Output[0]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|Output[0]~1_combout\ = ( !\Shifter|Equal11~0_combout\ & ( (!\ShiftFN[1]~input_o\ & ((!\ShiftFN[0]~input_o\ & ((!\B[0]~input_o\ $ (!\A[0]~input_o\)))) # (\ShiftFN[0]~input_o\ & (\Shifter|Output[0]~0_combout\)))) # (\ShiftFN[1]~input_o\ & 
-- (((\Shifter|Output[0]~0_combout\)))) ) ) # ( \Shifter|Equal11~0_combout\ & ( (!\ShiftFN[1]~input_o\ & (!\ShiftFN[0]~input_o\ & ((!\B[0]~input_o\ $ (!\A[0]~input_o\))))) # (\ShiftFN[1]~input_o\ & (((\Shifter|stage~15_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000011110001111000001011000110110001111000001111000110100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftFN[1]~input_o\,
	datab => \ALT_INV_ShiftFN[0]~input_o\,
	datac => \Shifter|ALT_INV_stage~15_combout\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \Shifter|ALT_INV_Equal11~0_combout\,
	dataf => \ALT_INV_A[0]~input_o\,
	datag => \Shifter|ALT_INV_Output[0]~0_combout\,
	combout => \Shifter|Output[0]~1_combout\);

-- Location: IOIBUF_X59_Y36_N63
\AddnSub~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AddnSub,
	o => \AddnSub~input_o\);

-- Location: IOIBUF_X59_Y51_N94
\B[63]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(63),
	o => \B[63]~input_o\);

-- Location: MLABCELL_X49_Y35_N22
\Adder|p[63]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(63) = ( \B[63]~input_o\ & ( !\A[63]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\B[63]~input_o\ & ( !\A[63]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[63]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[63]~input_o\,
	combout => \Adder|p\(63));

-- Location: IOIBUF_X59_Y31_N1
\LogicFN[0]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LogicFN(0),
	o => \LogicFN[0]~input_o\);

-- Location: IOIBUF_X59_Y37_N63
\LogicFN[1]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LogicFN(1),
	o => \LogicFN[1]~input_o\);

-- Location: LABCELL_X43_Y33_N24
\LogicUnit|Mux63~0\ : arriaii_lcell_comb
-- Equation(s):
-- \LogicUnit|Mux63~0_combout\ = ( \LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & ((\B[0]~input_o\) # (\A[0]~input_o\))) # (\LogicFN[0]~input_o\ & (\A[0]~input_o\ & \B[0]~input_o\)) ) ) # ( !\LogicFN[1]~input_o\ & ( (\LogicFN[0]~input_o\ & 
-- (!\A[0]~input_o\ $ (!\B[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110000000000110011000000001100110011110000110011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_A[0]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \LogicUnit|Mux63~0_combout\);

-- Location: IOIBUF_X59_Y19_N1
\FuncClass[1]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_FuncClass(1),
	o => \FuncClass[1]~input_o\);

-- Location: IOIBUF_X59_Y23_N94
\FuncClass[0]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_FuncClass(0),
	o => \FuncClass[0]~input_o\);

-- Location: IOIBUF_X59_Y49_N63
\B[62]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(62),
	o => \B[62]~input_o\);

-- Location: MLABCELL_X44_Y34_N26
\Adder|p[62]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(62) = ( \A[62]~input_o\ & ( !\B[62]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\A[62]~input_o\ & ( !\B[62]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[62]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[62]~input_o\,
	combout => \Adder|p\(62));

-- Location: IOIBUF_X59_Y18_N1
\B[53]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(53),
	o => \B[53]~input_o\);

-- Location: LABCELL_X45_Y31_N8
\Adder|p[53]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(53) = ( \AddnSub~input_o\ & ( !\A[53]~input_o\ $ (\B[53]~input_o\) ) ) # ( !\AddnSub~input_o\ & ( !\A[53]~input_o\ $ (!\B[53]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[53]~input_o\,
	datac => \ALT_INV_B[53]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|p\(53));

-- Location: IOIBUF_X59_Y4_N63
\B[52]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(52),
	o => \B[52]~input_o\);

-- Location: LABCELL_X45_Y32_N22
\Adder|p[52]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(52) = ( \A[52]~input_o\ & ( !\B[52]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\A[52]~input_o\ & ( !\B[52]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[52]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[52]~input_o\,
	combout => \Adder|p\(52));

-- Location: LABCELL_X45_Y35_N0
\Adder|G_array~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~1_combout\ = ( \Adder|p\(52) & ( \Adder|p\(53) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_p\(53),
	dataf => \Adder|ALT_INV_p\(52),
	combout => \Adder|G_array~1_combout\);

-- Location: IOIBUF_X59_Y19_N63
\B[55]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(55),
	o => \B[55]~input_o\);

-- Location: MLABCELL_X37_Y33_N4
\Adder|p[55]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(55) = !\AddnSub~input_o\ $ (!\A[55]~input_o\ $ (\B[55]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100111100110000110011110011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[55]~input_o\,
	datad => \ALT_INV_B[55]~input_o\,
	combout => \Adder|p\(55));

-- Location: IOIBUF_X59_Y25_N63
\B[54]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(54),
	o => \B[54]~input_o\);

-- Location: MLABCELL_X37_Y33_N20
\Adder|p[54]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(54) = ( \B[54]~input_o\ & ( !\A[54]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\B[54]~input_o\ & ( !\A[54]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110011001100001100111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[54]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[54]~input_o\,
	combout => \Adder|p\(54));

-- Location: LABCELL_X43_Y35_N20
\Adder|G_array~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~0_combout\ = (\Adder|p\(55) & \Adder|p\(54))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_p\(55),
	datad => \Adder|ALT_INV_p\(54),
	combout => \Adder|G_array~0_combout\);

-- Location: IOIBUF_X59_Y21_N1
\B[49]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(49),
	o => \B[49]~input_o\);

-- Location: IOIBUF_X45_Y0_N63
\B[50]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(50),
	o => \B[50]~input_o\);

-- Location: LABCELL_X45_Y32_N28
\Adder|P_array[2][51]~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][51]~2_combout\ = ( \B[50]~input_o\ & ( (!\A[50]~input_o\ & (!\AddnSub~input_o\ & (!\A[49]~input_o\ $ (!\B[49]~input_o\)))) # (\A[50]~input_o\ & (\AddnSub~input_o\ & (!\A[49]~input_o\ $ (\B[49]~input_o\)))) ) ) # ( !\B[50]~input_o\ & ( 
-- (!\A[50]~input_o\ & (\AddnSub~input_o\ & (!\A[49]~input_o\ $ (\B[49]~input_o\)))) # (\A[50]~input_o\ & (!\AddnSub~input_o\ & (!\A[49]~input_o\ $ (!\B[49]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011010010000000001101001000001100000000010010110000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[49]~input_o\,
	datab => \ALT_INV_B[49]~input_o\,
	datac => \ALT_INV_A[50]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[50]~input_o\,
	combout => \Adder|P_array[2][51]~2_combout\);

-- Location: IOIBUF_X59_Y23_N32
\B[48]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(48),
	o => \B[48]~input_o\);

-- Location: MLABCELL_X42_Y32_N0
\Adder|p[48]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(48) = ( \AddnSub~input_o\ & ( \B[48]~input_o\ & ( \A[48]~input_o\ ) ) ) # ( !\AddnSub~input_o\ & ( \B[48]~input_o\ & ( !\A[48]~input_o\ ) ) ) # ( \AddnSub~input_o\ & ( !\B[48]~input_o\ & ( !\A[48]~input_o\ ) ) ) # ( !\AddnSub~input_o\ & ( 
-- !\B[48]~input_o\ & ( \A[48]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111100001111000011110000111100000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[48]~input_o\,
	datae => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[48]~input_o\,
	combout => \Adder|p\(48));

-- Location: LABCELL_X45_Y35_N26
\Adder|P_array[2][51]~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][51]~3_combout\ = ( \Adder|p\(48) & ( \Adder|P_array[2][51]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_P_array[2][51]~2_combout\,
	dataf => \Adder|ALT_INV_p\(48),
	combout => \Adder|P_array[2][51]~3_combout\);

-- Location: IOIBUF_X29_Y0_N32
\B[51]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(51),
	o => \B[51]~input_o\);

-- Location: LABCELL_X45_Y32_N4
\Adder|p[51]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(51) = !\B[51]~input_o\ $ (!\AddnSub~input_o\ $ (\A[51]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011001101001100101100110100110010110011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[51]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[51]~input_o\,
	combout => \Adder|p\(51));

-- Location: LABCELL_X45_Y35_N30
\Adder|P_array[2][51]~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][51]~4_combout\ = ( \Adder|p\(51) & ( \Adder|P_array[2][51]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_P_array[2][51]~3_combout\,
	dataf => \Adder|ALT_INV_p\(51),
	combout => \Adder|P_array[2][51]~4_combout\);

-- Location: MLABCELL_X46_Y35_N24
\Adder|carry[56]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[56]~0_combout\ = ( \Adder|P_array[2][51]~4_combout\ & ( (\Adder|G_array~1_combout\ & \Adder|G_array~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~1_combout\,
	datab => \Adder|ALT_INV_G_array~0_combout\,
	dataf => \Adder|ALT_INV_P_array[2][51]~4_combout\,
	combout => \Adder|carry[56]~0_combout\);

-- Location: IOIBUF_X30_Y0_N94
\B[56]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(56),
	o => \B[56]~input_o\);

-- Location: LABCELL_X45_Y31_N22
\Adder|p[56]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(56) = ( \AddnSub~input_o\ & ( !\A[56]~input_o\ $ (\B[56]~input_o\) ) ) # ( !\AddnSub~input_o\ & ( !\A[56]~input_o\ $ (!\B[56]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[56]~input_o\,
	datab => \ALT_INV_B[56]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|p\(56));

-- Location: IOIBUF_X59_Y4_N32
\B[57]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(57),
	o => \B[57]~input_o\);

-- Location: LABCELL_X45_Y31_N6
\Adder|p[57]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(57) = ( \AddnSub~input_o\ & ( !\B[57]~input_o\ $ (\A[57]~input_o\) ) ) # ( !\AddnSub~input_o\ & ( !\B[57]~input_o\ $ (!\A[57]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[57]~input_o\,
	datad => \ALT_INV_A[57]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|p\(57));

-- Location: MLABCELL_X46_Y35_N22
\Adder|P_array[2][59]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][59]~0_combout\ = (\Adder|p\(56) & \Adder|p\(57))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_p\(56),
	datad => \Adder|ALT_INV_p\(57),
	combout => \Adder|P_array[2][59]~0_combout\);

-- Location: IOIBUF_X59_Y19_N32
\B[59]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(59),
	o => \B[59]~input_o\);

-- Location: MLABCELL_X49_Y34_N8
\Adder|p[59]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(59) = ( \B[59]~input_o\ & ( !\A[59]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\B[59]~input_o\ & ( !\A[59]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110011001100001100111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[59]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[59]~input_o\,
	combout => \Adder|p\(59));

-- Location: IOIBUF_X56_Y0_N1
\B[58]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(58),
	o => \B[58]~input_o\);

-- Location: MLABCELL_X49_Y34_N4
\Adder|p[58]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(58) = !\A[58]~input_o\ $ (!\B[58]~input_o\ $ (\AddnSub~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011001101001100101100110100110010110011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[58]~input_o\,
	datab => \ALT_INV_B[58]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|p\(58));

-- Location: MLABCELL_X49_Y34_N34
\Adder|P_array[1][59]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[1][59]~combout\ = (\Adder|p\(59) & \Adder|p\(58))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_p\(59),
	datad => \Adder|ALT_INV_p\(58),
	combout => \Adder|P_array[1][59]~combout\);

-- Location: LABCELL_X47_Y38_N2
\Adder|P_array[2][59]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][59]~1_combout\ = ( \Adder|P_array[1][59]~combout\ & ( \Adder|P_array[2][59]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Adder|ALT_INV_P_array[2][59]~0_combout\,
	dataf => \Adder|ALT_INV_P_array[1][59]~combout\,
	combout => \Adder|P_array[2][59]~1_combout\);

-- Location: IOIBUF_X25_Y0_N94
\B[61]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(61),
	o => \B[61]~input_o\);

-- Location: MLABCELL_X44_Y34_N22
\Adder|p[61]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(61) = ( \B[61]~input_o\ & ( !\A[61]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\B[61]~input_o\ & ( !\A[61]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010101001011010010101011010010110101010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[61]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datae => \ALT_INV_B[61]~input_o\,
	combout => \Adder|p\(61));

-- Location: IOIBUF_X59_Y9_N32
\B[60]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(60),
	o => \B[60]~input_o\);

-- Location: MLABCELL_X49_Y34_N0
\Adder|p[60]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(60) = !\A[60]~input_o\ $ (!\B[60]~input_o\ $ (\AddnSub~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011001101001100101100110100110010110011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[60]~input_o\,
	datab => \ALT_INV_B[60]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|p\(60));

-- Location: MLABCELL_X49_Y35_N6
\Adder|P_array[1][61]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[1][61]~combout\ = ( \Adder|p\(60) & ( \Adder|p\(61) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_p\(61),
	dataf => \Adder|ALT_INV_p\(60),
	combout => \Adder|P_array[1][61]~combout\);

-- Location: MLABCELL_X49_Y35_N28
\Adder|P_array[4][63]~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[4][63]~5_combout\ = ( \Adder|P_array[1][61]~combout\ & ( (\Adder|p\(62) & (\Adder|p\(63) & (\Adder|carry[56]~0_combout\ & \Adder|P_array[2][59]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_p\(62),
	datab => \Adder|ALT_INV_p\(63),
	datac => \Adder|ALT_INV_carry[56]~0_combout\,
	datad => \Adder|ALT_INV_P_array[2][59]~1_combout\,
	dataf => \Adder|ALT_INV_P_array[1][61]~combout\,
	combout => \Adder|P_array[4][63]~5_combout\);

-- Location: IOIBUF_X59_Y46_N32
\B[42]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(42),
	o => \B[42]~input_o\);

-- Location: IOIBUF_X59_Y49_N94
\B[43]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(43),
	o => \B[43]~input_o\);

-- Location: LABCELL_X47_Y35_N4
\Adder|G_array[1][43]~133\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][43]~133_combout\ = ( \B[43]~input_o\ & ( (!\A[42]~input_o\ & (!\AddnSub~input_o\ & ((\A[43]~input_o\)))) # (\A[42]~input_o\ & ((!\B[42]~input_o\ & ((\A[43]~input_o\))) # (\B[42]~input_o\ & (!\AddnSub~input_o\)))) ) ) # ( !\B[43]~input_o\ 
-- & ( (!\A[42]~input_o\ & (\AddnSub~input_o\ & ((\A[43]~input_o\)))) # (\A[42]~input_o\ & ((!\B[42]~input_o\ & (\AddnSub~input_o\)) # (\B[42]~input_o\ & ((\A[43]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001010111000001000101011100000010101011100000001010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[42]~input_o\,
	datac => \ALT_INV_A[42]~input_o\,
	datad => \ALT_INV_A[43]~input_o\,
	dataf => \ALT_INV_B[43]~input_o\,
	combout => \Adder|G_array[1][43]~133_combout\);

-- Location: IOIBUF_X47_Y0_N94
\B[46]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(46),
	o => \B[46]~input_o\);

-- Location: IOIBUF_X59_Y28_N63
\B[47]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(47),
	o => \B[47]~input_o\);

-- Location: MLABCELL_X46_Y33_N2
\Adder|G_array~27\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~27_combout\ = ( \A[47]~input_o\ & ( (!\AddnSub~input_o\ & (!\B[47]~input_o\ & (!\B[46]~input_o\ $ (!\A[46]~input_o\)))) # (\AddnSub~input_o\ & (\B[47]~input_o\ & (!\B[46]~input_o\ $ (\A[46]~input_o\)))) ) ) # ( !\A[47]~input_o\ & ( 
-- (!\AddnSub~input_o\ & (\B[47]~input_o\ & (!\B[46]~input_o\ $ (!\A[46]~input_o\)))) # (\AddnSub~input_o\ & (!\B[47]~input_o\ & (!\B[46]~input_o\ $ (\A[46]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000101001000001000010100100001001000001000010100100000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[46]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[46]~input_o\,
	datad => \ALT_INV_B[47]~input_o\,
	dataf => \ALT_INV_A[47]~input_o\,
	combout => \Adder|G_array~27_combout\);

-- Location: IOIBUF_X59_Y26_N63
\B[44]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(44),
	o => \B[44]~input_o\);

-- Location: IOIBUF_X59_Y6_N94
\B[45]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(45),
	o => \B[45]~input_o\);

-- Location: MLABCELL_X46_Y33_N26
\Adder|G_array~28\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~28_combout\ = ( \B[45]~input_o\ & ( (!\AddnSub~input_o\ & (!\A[45]~input_o\ & (!\A[44]~input_o\ $ (!\B[44]~input_o\)))) # (\AddnSub~input_o\ & (\A[45]~input_o\ & (!\A[44]~input_o\ $ (\B[44]~input_o\)))) ) ) # ( !\B[45]~input_o\ & ( 
-- (!\AddnSub~input_o\ & (\A[45]~input_o\ & (!\A[44]~input_o\ $ (!\B[44]~input_o\)))) # (\AddnSub~input_o\ & (!\A[45]~input_o\ & (!\A[44]~input_o\ $ (\B[44]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010000011000001001000001100001000010100000010100001010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[44]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[45]~input_o\,
	datad => \ALT_INV_B[44]~input_o\,
	dataf => \ALT_INV_B[45]~input_o\,
	combout => \Adder|G_array~28_combout\);

-- Location: LABCELL_X47_Y35_N0
\Adder|P_array[2][47]~15\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][47]~15_combout\ = ( \Adder|G_array~28_combout\ & ( \Adder|G_array~27_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array~27_combout\,
	dataf => \Adder|ALT_INV_G_array~28_combout\,
	combout => \Adder|P_array[2][47]~15_combout\);

-- Location: IOIBUF_X56_Y56_N63
\B[41]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(41),
	o => \B[41]~input_o\);

-- Location: IOIBUF_X59_Y49_N32
\B[40]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(40),
	o => \B[40]~input_o\);

-- Location: LABCELL_X47_Y34_N2
\Adder|G_array[1][41]~132\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][41]~132_combout\ = ( \B[40]~input_o\ & ( (!\A[40]~input_o\ & (\A[41]~input_o\ & (!\AddnSub~input_o\ $ (!\B[41]~input_o\)))) # (\A[40]~input_o\ & ((!\B[41]~input_o\ & (\A[41]~input_o\)) # (\B[41]~input_o\ & ((!\AddnSub~input_o\))))) ) ) # 
-- ( !\B[40]~input_o\ & ( (!\A[40]~input_o\ & (\A[41]~input_o\ & (!\AddnSub~input_o\ $ (!\B[41]~input_o\)))) # (\A[40]~input_o\ & ((!\B[41]~input_o\ & ((\AddnSub~input_o\))) # (\B[41]~input_o\ & (\A[41]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100110001000001110011000100010011011100000001001101110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[40]~input_o\,
	datab => \ALT_INV_A[41]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[41]~input_o\,
	dataf => \ALT_INV_B[40]~input_o\,
	combout => \Adder|G_array[1][41]~132_combout\);

-- Location: MLABCELL_X46_Y33_N0
\Adder|G_array[1][47]~134\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][47]~134_combout\ = ( \A[47]~input_o\ & ( (!\AddnSub~input_o\ & (((\B[46]~input_o\ & \A[46]~input_o\)) # (\B[47]~input_o\))) # (\AddnSub~input_o\ & ((!\B[47]~input_o\) # ((!\B[46]~input_o\ & \A[46]~input_o\)))) ) ) # ( !\A[47]~input_o\ & 
-- ( (\A[46]~input_o\ & ((!\B[46]~input_o\ & (\AddnSub~input_o\ & !\B[47]~input_o\)) # (\B[46]~input_o\ & (!\AddnSub~input_o\ & \B[47]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100100000000000010010000111100011111100011110001111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[46]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[47]~input_o\,
	datad => \ALT_INV_A[46]~input_o\,
	dataf => \ALT_INV_A[47]~input_o\,
	combout => \Adder|G_array[1][47]~134_combout\);

-- Location: LABCELL_X47_Y35_N6
\Adder|G_array~31\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~31_combout\ = ( \B[43]~input_o\ & ( (!\AddnSub~input_o\ & (!\A[43]~input_o\ & (!\B[42]~input_o\ $ (!\A[42]~input_o\)))) # (\AddnSub~input_o\ & (\A[43]~input_o\ & (!\B[42]~input_o\ $ (\A[42]~input_o\)))) ) ) # ( !\B[43]~input_o\ & ( 
-- (!\AddnSub~input_o\ & (\A[43]~input_o\ & (!\B[42]~input_o\ $ (!\A[42]~input_o\)))) # (\AddnSub~input_o\ & (!\A[43]~input_o\ & (!\B[42]~input_o\ $ (\A[42]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001000011000010000100001100000100100100000010010010010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[42]~input_o\,
	datac => \ALT_INV_A[43]~input_o\,
	datad => \ALT_INV_A[42]~input_o\,
	dataf => \ALT_INV_B[43]~input_o\,
	combout => \Adder|G_array~31_combout\);

-- Location: LABCELL_X47_Y35_N34
\Adder|G_array[3][47]~36\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][47]~36_combout\ = ( \Adder|G_array~31_combout\ & ( (!\Adder|G_array[1][47]~134_combout\ & ((!\Adder|P_array[2][47]~15_combout\) # ((!\Adder|G_array[1][43]~133_combout\ & !\Adder|G_array[1][41]~132_combout\)))) ) ) # ( 
-- !\Adder|G_array~31_combout\ & ( (!\Adder|G_array[1][47]~134_combout\ & ((!\Adder|G_array[1][43]~133_combout\) # (!\Adder|P_array[2][47]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000000000111011100000000011101100000000001110110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][43]~133_combout\,
	datab => \Adder|ALT_INV_P_array[2][47]~15_combout\,
	datac => \Adder|ALT_INV_G_array[1][41]~132_combout\,
	datad => \Adder|ALT_INV_G_array[1][47]~134_combout\,
	dataf => \Adder|ALT_INV_G_array~31_combout\,
	combout => \Adder|G_array[3][47]~36_combout\);

-- Location: MLABCELL_X46_Y33_N24
\Adder|G_array[1][45]~135\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][45]~135_combout\ = ( \A[45]~input_o\ & ( (!\AddnSub~input_o\ & (((\A[44]~input_o\ & \B[44]~input_o\)) # (\B[45]~input_o\))) # (\AddnSub~input_o\ & ((!\B[45]~input_o\) # ((\A[44]~input_o\ & !\B[44]~input_o\)))) ) ) # ( !\A[45]~input_o\ & 
-- ( (\A[44]~input_o\ & ((!\AddnSub~input_o\ & (\B[45]~input_o\ & \B[44]~input_o\)) # (\AddnSub~input_o\ & (!\B[45]~input_o\ & !\B[44]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000100000100000000010000111101011111000011110101111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[44]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[45]~input_o\,
	datad => \ALT_INV_B[44]~input_o\,
	dataf => \ALT_INV_A[45]~input_o\,
	combout => \Adder|G_array[1][45]~135_combout\);

-- Location: MLABCELL_X49_Y35_N2
\Adder|G_array[3][47]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][47]~combout\ = ( \Adder|G_array[1][45]~135_combout\ & ( (\Adder|G_array[3][47]~36_combout\ & !\Adder|G_array~27_combout\) ) ) # ( !\Adder|G_array[1][45]~135_combout\ & ( \Adder|G_array[3][47]~36_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array[3][47]~36_combout\,
	datad => \Adder|ALT_INV_G_array~27_combout\,
	dataf => \Adder|ALT_INV_G_array[1][45]~135_combout\,
	combout => \Adder|G_array[3][47]~combout\);

-- Location: IOIBUF_X59_Y48_N94
\B[34]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(34),
	o => \B[34]~input_o\);

-- Location: IOIBUF_X22_Y0_N1
\B[35]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(35),
	o => \B[35]~input_o\);

-- Location: MLABCELL_X46_Y34_N22
\Adder|G_array[1][35]~129\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][35]~129_combout\ = ( \B[35]~input_o\ & ( (!\A[34]~input_o\ & (\A[35]~input_o\ & ((!\AddnSub~input_o\)))) # (\A[34]~input_o\ & ((!\B[34]~input_o\ & (\A[35]~input_o\)) # (\B[34]~input_o\ & ((!\AddnSub~input_o\))))) ) ) # ( !\B[35]~input_o\ 
-- & ( (!\A[34]~input_o\ & (\A[35]~input_o\ & ((\AddnSub~input_o\)))) # (\A[34]~input_o\ & ((!\B[34]~input_o\ & ((\AddnSub~input_o\))) # (\B[34]~input_o\ & (\A[35]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101011101000000010101110101010111000001000101011100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[35]~input_o\,
	datab => \ALT_INV_B[34]~input_o\,
	datac => \ALT_INV_A[34]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[35]~input_o\,
	combout => \Adder|G_array[1][35]~129_combout\);

-- Location: IOIBUF_X59_Y6_N63
\B[39]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(39),
	o => \B[39]~input_o\);

-- Location: IOIBUF_X59_Y4_N94
\B[38]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(38),
	o => \B[38]~input_o\);

-- Location: LABCELL_X47_Y34_N24
\Adder|G_array[1][39]~130\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][39]~130_combout\ = ( \A[39]~input_o\ & ( (!\AddnSub~input_o\ & (((\A[38]~input_o\ & \B[38]~input_o\)) # (\B[39]~input_o\))) # (\AddnSub~input_o\ & ((!\B[39]~input_o\) # ((\A[38]~input_o\ & !\B[38]~input_o\)))) ) ) # ( !\A[39]~input_o\ & 
-- ( (\A[38]~input_o\ & ((!\AddnSub~input_o\ & (\B[39]~input_o\ & \B[38]~input_o\)) # (\AddnSub~input_o\ & (!\B[39]~input_o\ & !\B[38]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000100000100000000010000111101011111000011110101111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[38]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[39]~input_o\,
	datad => \ALT_INV_B[38]~input_o\,
	dataf => \ALT_INV_A[39]~input_o\,
	combout => \Adder|G_array[1][39]~130_combout\);

-- Location: IOIBUF_X59_Y16_N94
\B[37]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(37),
	o => \B[37]~input_o\);

-- Location: IOIBUF_X59_Y26_N1
\B[36]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(36),
	o => \B[36]~input_o\);

-- Location: LABCELL_X47_Y33_N20
\Adder|G_array~34\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~34_combout\ = ( \A[36]~input_o\ & ( (!\AddnSub~input_o\ & (!\B[36]~input_o\ & (!\B[37]~input_o\ $ (!\A[37]~input_o\)))) # (\AddnSub~input_o\ & (\B[36]~input_o\ & (!\B[37]~input_o\ $ (\A[37]~input_o\)))) ) ) # ( !\A[36]~input_o\ & ( 
-- (!\AddnSub~input_o\ & (\B[36]~input_o\ & (!\B[37]~input_o\ $ (!\A[37]~input_o\)))) # (\AddnSub~input_o\ & (!\B[36]~input_o\ & (!\B[37]~input_o\ $ (\A[37]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010000011000001001000001100001000010100000010100001010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[37]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[36]~input_o\,
	datad => \ALT_INV_A[37]~input_o\,
	dataf => \ALT_INV_A[36]~input_o\,
	combout => \Adder|G_array~34_combout\);

-- Location: LABCELL_X47_Y34_N26
\Adder|G_array~33\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~33_combout\ = ( \B[38]~input_o\ & ( (!\A[38]~input_o\ & (!\AddnSub~input_o\ & (!\A[39]~input_o\ $ (!\B[39]~input_o\)))) # (\A[38]~input_o\ & (\AddnSub~input_o\ & (!\A[39]~input_o\ $ (\B[39]~input_o\)))) ) ) # ( !\B[38]~input_o\ & ( 
-- (!\A[38]~input_o\ & (\AddnSub~input_o\ & (!\A[39]~input_o\ $ (\B[39]~input_o\)))) # (\A[38]~input_o\ & (!\AddnSub~input_o\ & (!\A[39]~input_o\ $ (!\B[39]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010001000010001001000100001000011000100000010001100010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[38]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[39]~input_o\,
	datad => \ALT_INV_B[39]~input_o\,
	dataf => \ALT_INV_B[38]~input_o\,
	combout => \Adder|G_array~33_combout\);

-- Location: LABCELL_X45_Y37_N18
\Adder|P_array[2][39]~18\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][39]~18_combout\ = ( \Adder|G_array~33_combout\ & ( \Adder|G_array~34_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Adder|ALT_INV_G_array~34_combout\,
	dataf => \Adder|ALT_INV_G_array~33_combout\,
	combout => \Adder|P_array[2][39]~18_combout\);

-- Location: IOIBUF_X59_Y48_N32
\B[33]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(33),
	o => \B[33]~input_o\);

-- Location: IOIBUF_X59_Y48_N63
\B[32]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(32),
	o => \B[32]~input_o\);

-- Location: LABCELL_X45_Y37_N8
\Adder|G_array[1][33]~128\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][33]~128_combout\ = ( \A[32]~input_o\ & ( (!\B[33]~input_o\ & ((!\B[32]~input_o\ & (\AddnSub~input_o\)) # (\B[32]~input_o\ & ((\A[33]~input_o\))))) # (\B[33]~input_o\ & ((!\B[32]~input_o\ & ((\A[33]~input_o\))) # (\B[32]~input_o\ & 
-- (!\AddnSub~input_o\)))) ) ) # ( !\A[32]~input_o\ & ( (\A[33]~input_o\ & (!\B[33]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000100111010011100010011101001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[33]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[33]~input_o\,
	datad => \ALT_INV_B[32]~input_o\,
	dataf => \ALT_INV_A[32]~input_o\,
	combout => \Adder|G_array[1][33]~128_combout\);

-- Location: MLABCELL_X46_Y34_N20
\Adder|G_array~29\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~29_combout\ = ( \AddnSub~input_o\ & ( (!\A[35]~input_o\ & (!\B[35]~input_o\ & (!\B[34]~input_o\ $ (\A[34]~input_o\)))) # (\A[35]~input_o\ & (\B[35]~input_o\ & (!\B[34]~input_o\ $ (\A[34]~input_o\)))) ) ) # ( !\AddnSub~input_o\ & ( 
-- (!\A[35]~input_o\ & (\B[35]~input_o\ & (!\B[34]~input_o\ $ (!\A[34]~input_o\)))) # (\A[35]~input_o\ & (!\B[35]~input_o\ & (!\B[34]~input_o\ $ (!\A[34]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001001001000000100100100100010000100001000011000010000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[35]~input_o\,
	datab => \ALT_INV_B[34]~input_o\,
	datac => \ALT_INV_B[35]~input_o\,
	datad => \ALT_INV_A[34]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|G_array~29_combout\);

-- Location: LABCELL_X45_Y37_N2
\Adder|G_array[3][39]~37\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][39]~37_combout\ = ( \Adder|G_array~29_combout\ & ( (!\Adder|G_array[1][39]~130_combout\ & ((!\Adder|P_array[2][39]~18_combout\) # ((!\Adder|G_array[1][35]~129_combout\ & !\Adder|G_array[1][33]~128_combout\)))) ) ) # ( 
-- !\Adder|G_array~29_combout\ & ( (!\Adder|G_array[1][39]~130_combout\ & ((!\Adder|G_array[1][35]~129_combout\) # (!\Adder|P_array[2][39]~18_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011001000110010001100100011001000110000001100100011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][35]~129_combout\,
	datab => \Adder|ALT_INV_G_array[1][39]~130_combout\,
	datac => \Adder|ALT_INV_P_array[2][39]~18_combout\,
	datad => \Adder|ALT_INV_G_array[1][33]~128_combout\,
	dataf => \Adder|ALT_INV_G_array~29_combout\,
	combout => \Adder|G_array[3][39]~37_combout\);

-- Location: LABCELL_X47_Y33_N22
\Adder|G_array[1][37]~131\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][37]~131_combout\ = ( \B[36]~input_o\ & ( (!\B[37]~input_o\ & (\A[37]~input_o\ & ((\A[36]~input_o\) # (\AddnSub~input_o\)))) # (\B[37]~input_o\ & (!\AddnSub~input_o\ & ((\A[37]~input_o\) # (\A[36]~input_o\)))) ) ) # ( !\B[36]~input_o\ & ( 
-- (!\B[37]~input_o\ & (\AddnSub~input_o\ & ((\A[37]~input_o\) # (\A[36]~input_o\)))) # (\B[37]~input_o\ & (\A[37]~input_o\ & ((!\AddnSub~input_o\) # (\A[36]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001100111000000100110011100000100011011100000010001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[37]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[36]~input_o\,
	datad => \ALT_INV_A[37]~input_o\,
	dataf => \ALT_INV_B[36]~input_o\,
	combout => \Adder|G_array[1][37]~131_combout\);

-- Location: MLABCELL_X44_Y37_N20
\Adder|G_array[3][39]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][39]~combout\ = ( \Adder|G_array[1][37]~131_combout\ & ( (\Adder|G_array[3][39]~37_combout\ & !\Adder|G_array~33_combout\) ) ) # ( !\Adder|G_array[1][37]~131_combout\ & ( \Adder|G_array[3][39]~37_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010000000001010101010101010101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[3][39]~37_combout\,
	datad => \Adder|ALT_INV_G_array~33_combout\,
	datae => \Adder|ALT_INV_G_array[1][37]~131_combout\,
	combout => \Adder|G_array[3][39]~combout\);

-- Location: LABCELL_X47_Y34_N0
\Adder|G_array~32\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~32_combout\ = ( \B[40]~input_o\ & ( (!\A[40]~input_o\ & (!\AddnSub~input_o\ & (!\A[41]~input_o\ $ (!\B[41]~input_o\)))) # (\A[40]~input_o\ & (\AddnSub~input_o\ & (!\A[41]~input_o\ $ (\B[41]~input_o\)))) ) ) # ( !\B[40]~input_o\ & ( 
-- (!\A[40]~input_o\ & (\AddnSub~input_o\ & (!\A[41]~input_o\ $ (\B[41]~input_o\)))) # (\A[40]~input_o\ & (!\AddnSub~input_o\ & (!\A[41]~input_o\ $ (!\B[41]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010010000010000101001000001000101000010000010010100001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[40]~input_o\,
	datab => \ALT_INV_A[41]~input_o\,
	datac => \ALT_INV_B[41]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[40]~input_o\,
	combout => \Adder|G_array~32_combout\);

-- Location: LABCELL_X47_Y35_N30
\Adder|P_array[2][43]~17\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][43]~17_combout\ = ( \Adder|G_array~31_combout\ & ( \Adder|G_array~32_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Adder|ALT_INV_G_array~32_combout\,
	dataf => \Adder|ALT_INV_G_array~31_combout\,
	combout => \Adder|P_array[2][43]~17_combout\);

-- Location: MLABCELL_X49_Y35_N12
\Adder|G_array~38\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~38_combout\ = (!\Adder|G_array[3][39]~combout\ & (\Adder|P_array[2][43]~17_combout\ & \Adder|P_array[2][47]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[3][39]~combout\,
	datac => \Adder|ALT_INV_P_array[2][43]~17_combout\,
	datad => \Adder|ALT_INV_P_array[2][47]~15_combout\,
	combout => \Adder|G_array~38_combout\);

-- Location: MLABCELL_X49_Y35_N20
\Adder|G_array[1][63]~136\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][63]~136_combout\ = ( \B[62]~input_o\ & ( (!\B[63]~input_o\ & (\A[63]~input_o\ & ((\A[62]~input_o\) # (\AddnSub~input_o\)))) # (\B[63]~input_o\ & (!\AddnSub~input_o\ & ((\A[62]~input_o\) # (\A[63]~input_o\)))) ) ) # ( !\B[62]~input_o\ & ( 
-- (!\B[63]~input_o\ & (\AddnSub~input_o\ & ((\A[62]~input_o\) # (\A[63]~input_o\)))) # (\B[63]~input_o\ & (\A[63]~input_o\ & ((!\AddnSub~input_o\) # (\A[62]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000110101000101000011010100010100010111000001010001011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[63]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[63]~input_o\,
	datad => \ALT_INV_A[62]~input_o\,
	dataf => \ALT_INV_B[62]~input_o\,
	combout => \Adder|G_array[1][63]~136_combout\);

-- Location: MLABCELL_X49_Y35_N26
\Adder|Cout~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Cout~4_combout\ = ( !\Adder|G_array[1][63]~136_combout\ & ( (!\Adder|P_array[4][63]~5_combout\) # ((\Adder|G_array[3][47]~combout\ & !\Adder|G_array~38_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101010101011111010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[4][63]~5_combout\,
	datac => \Adder|ALT_INV_G_array[3][47]~combout\,
	datad => \Adder|ALT_INV_G_array~38_combout\,
	dataf => \Adder|ALT_INV_G_array[1][63]~136_combout\,
	combout => \Adder|Cout~4_combout\);

-- Location: IOIBUF_X19_Y56_N32
\B[27]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(27),
	o => \B[27]~input_o\);

-- Location: IOIBUF_X56_Y56_N32
\B[26]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(26),
	o => \B[26]~input_o\);

-- Location: LABCELL_X45_Y38_N26
\Adder|G_array~6\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~6_combout\ = ( \A[26]~input_o\ & ( (!\B[26]~input_o\ & (!\AddnSub~input_o\ & (!\A[27]~input_o\ $ (!\B[27]~input_o\)))) # (\B[26]~input_o\ & (\AddnSub~input_o\ & (!\A[27]~input_o\ $ (\B[27]~input_o\)))) ) ) # ( !\A[26]~input_o\ & ( 
-- (!\B[26]~input_o\ & (\AddnSub~input_o\ & (!\A[27]~input_o\ $ (\B[27]~input_o\)))) # (\B[26]~input_o\ & (!\AddnSub~input_o\ & (!\A[27]~input_o\ $ (!\B[27]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011010010000000001101001000001100000000010010110000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[27]~input_o\,
	datab => \ALT_INV_B[27]~input_o\,
	datac => \ALT_INV_B[26]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[26]~input_o\,
	combout => \Adder|G_array~6_combout\);

-- Location: IOIBUF_X59_Y51_N1
\B[25]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(25),
	o => \B[25]~input_o\);

-- Location: IOIBUF_X44_Y56_N1
\B[24]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(24),
	o => \B[24]~input_o\);

-- Location: LABCELL_X45_Y38_N28
\Adder|G_array~7\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~7_combout\ = ( \B[24]~input_o\ & ( (!\AddnSub~input_o\ & (!\A[24]~input_o\ & (!\B[25]~input_o\ $ (!\A[25]~input_o\)))) # (\AddnSub~input_o\ & (\A[24]~input_o\ & (!\B[25]~input_o\ $ (\A[25]~input_o\)))) ) ) # ( !\B[24]~input_o\ & ( 
-- (!\AddnSub~input_o\ & (\A[24]~input_o\ & (!\B[25]~input_o\ $ (!\A[25]~input_o\)))) # (\AddnSub~input_o\ & (!\A[24]~input_o\ & (!\B[25]~input_o\ $ (\A[25]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001000100100010000100010010000011000100000010001100010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[24]~input_o\,
	datac => \ALT_INV_B[25]~input_o\,
	datad => \ALT_INV_A[25]~input_o\,
	dataf => \ALT_INV_B[24]~input_o\,
	combout => \Adder|G_array~7_combout\);

-- Location: MLABCELL_X46_Y38_N20
\Adder|P_array[2][27]~7\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][27]~7_combout\ = (\Adder|G_array~6_combout\ & \Adder|G_array~7_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~6_combout\,
	datad => \Adder|ALT_INV_G_array~7_combout\,
	combout => \Adder|P_array[2][27]~7_combout\);

-- Location: IOIBUF_X43_Y0_N94
\B[30]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(30),
	o => \B[30]~input_o\);

-- Location: IOIBUF_X59_Y22_N63
\B[31]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(31),
	o => \B[31]~input_o\);

-- Location: LABCELL_X43_Y34_N20
\Adder|G_array~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~4_combout\ = ( \B[31]~input_o\ & ( (!\A[31]~input_o\ & (!\AddnSub~input_o\ & (!\B[30]~input_o\ $ (!\A[30]~input_o\)))) # (\A[31]~input_o\ & (\AddnSub~input_o\ & (!\B[30]~input_o\ $ (\A[30]~input_o\)))) ) ) # ( !\B[31]~input_o\ & ( 
-- (!\A[31]~input_o\ & (\AddnSub~input_o\ & (!\B[30]~input_o\ $ (\A[30]~input_o\)))) # (\A[31]~input_o\ & (!\AddnSub~input_o\ & (!\B[30]~input_o\ $ (!\A[30]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100001000010000110000100001000100100100000010010010010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[31]~input_o\,
	datab => \ALT_INV_B[30]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[30]~input_o\,
	dataf => \ALT_INV_B[31]~input_o\,
	combout => \Adder|G_array~4_combout\);

-- Location: IOIBUF_X59_Y51_N32
\B[29]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(29),
	o => \B[29]~input_o\);

-- Location: IOIBUF_X46_Y56_N1
\B[28]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(28),
	o => \B[28]~input_o\);

-- Location: LABCELL_X45_Y38_N2
\Adder|G_array~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~5_combout\ = ( \A[28]~input_o\ & ( (!\AddnSub~input_o\ & (!\B[28]~input_o\ & (!\B[29]~input_o\ $ (!\A[29]~input_o\)))) # (\AddnSub~input_o\ & (\B[28]~input_o\ & (!\B[29]~input_o\ $ (\A[29]~input_o\)))) ) ) # ( !\A[28]~input_o\ & ( 
-- (!\AddnSub~input_o\ & (\B[28]~input_o\ & (!\B[29]~input_o\ $ (!\A[29]~input_o\)))) # (\AddnSub~input_o\ & (!\B[28]~input_o\ & (!\B[29]~input_o\ $ (\A[29]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100101000010000010010100000101000010000010010100001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[29]~input_o\,
	datac => \ALT_INV_A[29]~input_o\,
	datad => \ALT_INV_B[28]~input_o\,
	dataf => \ALT_INV_A[28]~input_o\,
	combout => \Adder|G_array~5_combout\);

-- Location: LABCELL_X45_Y37_N20
\Adder|P_array[2][31]~6\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][31]~6_combout\ = ( \Adder|G_array~5_combout\ & ( \Adder|G_array~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~4_combout\,
	dataf => \Adder|ALT_INV_G_array~5_combout\,
	combout => \Adder|P_array[2][31]~6_combout\);

-- Location: MLABCELL_X46_Y35_N8
\Adder|G_array~8\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~8_combout\ = ( \Adder|P_array[2][31]~6_combout\ & ( \Adder|P_array[2][27]~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_P_array[2][27]~7_combout\,
	dataf => \Adder|ALT_INV_P_array[2][31]~6_combout\,
	combout => \Adder|G_array~8_combout\);

-- Location: LABCELL_X38_Y37_N6
\Adder|carry~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry~4_combout\ = ( \B[0]~input_o\ & ( (\AddnSub~input_o\ & \A[0]~input_o\) ) ) # ( !\B[0]~input_o\ & ( (\AddnSub~input_o\ & !\A[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[0]~input_o\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Adder|carry~4_combout\);

-- Location: MLABCELL_X37_Y38_N0
\Adder|P_array[6][3]~13\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[6][3]~13_combout\ = ( \B[1]~input_o\ & ( (!\A[1]~input_o\ & (!\AddnSub~input_o\ & (!\B[2]~input_o\ $ (!\A[2]~input_o\)))) # (\A[1]~input_o\ & (\AddnSub~input_o\ & (!\B[2]~input_o\ $ (\A[2]~input_o\)))) ) ) # ( !\B[1]~input_o\ & ( 
-- (!\A[1]~input_o\ & (\AddnSub~input_o\ & (!\B[2]~input_o\ $ (\A[2]~input_o\)))) # (\A[1]~input_o\ & (!\AddnSub~input_o\ & (!\B[2]~input_o\ $ (!\A[2]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010001000010001001000100001000011000100000010001100010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[1]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \ALT_INV_A[2]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Adder|P_array[6][3]~13_combout\);

-- Location: MLABCELL_X37_Y38_N26
\Adder|p[3]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(3) = !\A[3]~input_o\ $ (!\AddnSub~input_o\ $ (\B[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010101011010101001010101101010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[3]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[3]~input_o\,
	combout => \Adder|p\(3));

-- Location: MLABCELL_X37_Y38_N32
\Adder|P_array[6][3]~14\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[6][3]~14_combout\ = (\Adder|P_array[6][3]~13_combout\ & \Adder|p\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_P_array[6][3]~13_combout\,
	datad => \Adder|ALT_INV_p\(3),
	combout => \Adder|P_array[6][3]~14_combout\);

-- Location: IOIBUF_X42_Y56_N1
\B[6]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(6),
	o => \B[6]~input_o\);

-- Location: LABCELL_X38_Y38_N22
\Adder|G_array~18\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~18_combout\ = ( \B[5]~input_o\ & ( (!\AddnSub~input_o\ & (!\A[5]~input_o\ & (!\B[4]~input_o\ $ (!\A[4]~input_o\)))) # (\AddnSub~input_o\ & (\A[5]~input_o\ & (!\B[4]~input_o\ $ (\A[4]~input_o\)))) ) ) # ( !\B[5]~input_o\ & ( 
-- (!\AddnSub~input_o\ & (\A[5]~input_o\ & (!\B[4]~input_o\ $ (!\A[4]~input_o\)))) # (\AddnSub~input_o\ & (!\A[5]~input_o\ & (!\B[4]~input_o\ $ (\A[4]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001000011000010000100001100000100100100000010010010010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[4]~input_o\,
	datac => \ALT_INV_A[5]~input_o\,
	datad => \ALT_INV_A[4]~input_o\,
	dataf => \ALT_INV_B[5]~input_o\,
	combout => \Adder|G_array~18_combout\);

-- Location: IOIBUF_X31_Y56_N32
\B[7]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(7),
	o => \B[7]~input_o\);

-- Location: MLABCELL_X37_Y37_N10
\Adder|p[7]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(7) = ( \B[7]~input_o\ & ( !\A[7]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\B[7]~input_o\ & ( !\A[7]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[7]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[7]~input_o\,
	combout => \Adder|p\(7));

-- Location: LABCELL_X38_Y38_N26
\Adder|G_array~19\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~19_combout\ = ( \AddnSub~input_o\ & ( (\Adder|G_array~18_combout\ & (\Adder|p\(7) & (!\A[6]~input_o\ $ (\B[6]~input_o\)))) ) ) # ( !\AddnSub~input_o\ & ( (\Adder|G_array~18_combout\ & (\Adder|p\(7) & (!\A[6]~input_o\ $ (!\B[6]~input_o\)))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000110000000000000011000000000000010010000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[6]~input_o\,
	datab => \ALT_INV_B[6]~input_o\,
	datac => \Adder|ALT_INV_G_array~18_combout\,
	datad => \Adder|ALT_INV_p\(7),
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|G_array~19_combout\);

-- Location: MLABCELL_X39_Y38_N30
\Adder|carry~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry~5_combout\ = ( \Adder|G_array~19_combout\ & ( (\Adder|carry~4_combout\ & \Adder|P_array[6][3]~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_carry~4_combout\,
	datad => \Adder|ALT_INV_P_array[6][3]~14_combout\,
	dataf => \Adder|ALT_INV_G_array~19_combout\,
	combout => \Adder|carry~5_combout\);

-- Location: IOIBUF_X19_Y56_N94
\B[9]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(9),
	o => \B[9]~input_o\);

-- Location: IOIBUF_X30_Y56_N32
\B[8]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(8),
	o => \B[8]~input_o\);

-- Location: MLABCELL_X37_Y37_N4
\Adder|G_array~16\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~16_combout\ = ( \B[8]~input_o\ & ( (!\AddnSub~input_o\ & (!\A[8]~input_o\ & (!\A[9]~input_o\ $ (!\B[9]~input_o\)))) # (\AddnSub~input_o\ & (\A[8]~input_o\ & (!\A[9]~input_o\ $ (\B[9]~input_o\)))) ) ) # ( !\B[8]~input_o\ & ( 
-- (!\AddnSub~input_o\ & (\A[8]~input_o\ & (!\A[9]~input_o\ $ (!\B[9]~input_o\)))) # (\AddnSub~input_o\ & (!\A[8]~input_o\ & (!\A[9]~input_o\ $ (\B[9]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100101100000000010010110000001100000000010010110000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[9]~input_o\,
	datab => \ALT_INV_B[9]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[8]~input_o\,
	dataf => \ALT_INV_B[8]~input_o\,
	combout => \Adder|G_array~16_combout\);

-- Location: IOIBUF_X21_Y56_N32
\B[10]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(10),
	o => \B[10]~input_o\);

-- Location: IOIBUF_X31_Y56_N94
\B[11]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(11),
	o => \B[11]~input_o\);

-- Location: MLABCELL_X37_Y37_N0
\Adder|G_array~15\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~15_combout\ = ( \B[11]~input_o\ & ( (!\AddnSub~input_o\ & (!\A[11]~input_o\ & (!\A[10]~input_o\ $ (!\B[10]~input_o\)))) # (\AddnSub~input_o\ & (\A[11]~input_o\ & (!\A[10]~input_o\ $ (\B[10]~input_o\)))) ) ) # ( !\B[11]~input_o\ & ( 
-- (!\AddnSub~input_o\ & (\A[11]~input_o\ & (!\A[10]~input_o\ $ (!\B[10]~input_o\)))) # (\AddnSub~input_o\ & (!\A[11]~input_o\ & (!\A[10]~input_o\ $ (\B[10]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100101100000000010010110000001100000000010010110000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[10]~input_o\,
	datab => \ALT_INV_B[10]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[11]~input_o\,
	dataf => \ALT_INV_B[11]~input_o\,
	combout => \Adder|G_array~15_combout\);

-- Location: LABCELL_X40_Y38_N0
\Adder|P_array[2][11]~12\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][11]~12_combout\ = ( \Adder|G_array~15_combout\ & ( \Adder|G_array~16_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_G_array~16_combout\,
	dataf => \Adder|ALT_INV_G_array~15_combout\,
	combout => \Adder|P_array[2][11]~12_combout\);

-- Location: IOIBUF_X44_Y56_N63
\B[14]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(14),
	o => \B[14]~input_o\);

-- Location: IOIBUF_X23_Y56_N1
\B[15]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(15),
	o => \B[15]~input_o\);

-- Location: LABCELL_X40_Y37_N0
\Adder|G_array~13\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~13_combout\ = ( \AddnSub~input_o\ & ( (!\A[14]~input_o\ & (!\B[14]~input_o\ & (!\B[15]~input_o\ $ (\A[15]~input_o\)))) # (\A[14]~input_o\ & (\B[14]~input_o\ & (!\B[15]~input_o\ $ (\A[15]~input_o\)))) ) ) # ( !\AddnSub~input_o\ & ( 
-- (!\A[14]~input_o\ & (\B[14]~input_o\ & (!\B[15]~input_o\ $ (!\A[15]~input_o\)))) # (\A[14]~input_o\ & (!\B[14]~input_o\ & (!\B[15]~input_o\ $ (!\A[15]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011001100000000001100110000010010000000010011001000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[14]~input_o\,
	datab => \ALT_INV_B[14]~input_o\,
	datac => \ALT_INV_B[15]~input_o\,
	datad => \ALT_INV_A[15]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|G_array~13_combout\);

-- Location: IOIBUF_X19_Y56_N1
\B[13]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(13),
	o => \B[13]~input_o\);

-- Location: IOIBUF_X59_Y39_N1
\B[12]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(12),
	o => \B[12]~input_o\);

-- Location: LABCELL_X40_Y37_N6
\Adder|G_array~14\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~14_combout\ = ( \B[12]~input_o\ & ( (!\AddnSub~input_o\ & (!\A[12]~input_o\ & (!\B[13]~input_o\ $ (!\A[13]~input_o\)))) # (\AddnSub~input_o\ & (\A[12]~input_o\ & (!\B[13]~input_o\ $ (\A[13]~input_o\)))) ) ) # ( !\B[12]~input_o\ & ( 
-- (!\AddnSub~input_o\ & (\A[12]~input_o\ & (!\B[13]~input_o\ $ (!\A[13]~input_o\)))) # (\AddnSub~input_o\ & (!\A[12]~input_o\ & (!\B[13]~input_o\ $ (\A[13]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001000011000010000100001100000100100100000010010010010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[13]~input_o\,
	datac => \ALT_INV_A[12]~input_o\,
	datad => \ALT_INV_A[13]~input_o\,
	dataf => \ALT_INV_B[12]~input_o\,
	combout => \Adder|G_array~14_combout\);

-- Location: LABCELL_X40_Y37_N10
\Adder|P_array[2][15]~11\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][15]~11_combout\ = ( \Adder|G_array~14_combout\ & ( \Adder|G_array~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Adder|ALT_INV_G_array~13_combout\,
	dataf => \Adder|ALT_INV_G_array~14_combout\,
	combout => \Adder|P_array[2][15]~11_combout\);

-- Location: MLABCELL_X39_Y38_N24
\Adder|carry~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry~2_combout\ = (\Adder|P_array[2][11]~12_combout\ & \Adder|P_array[2][15]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_P_array[2][11]~12_combout\,
	datac => \Adder|ALT_INV_P_array[2][15]~11_combout\,
	combout => \Adder|carry~2_combout\);

-- Location: IOIBUF_X59_Y36_N32
\B[19]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(19),
	o => \B[19]~input_o\);

-- Location: IOIBUF_X42_Y56_N63
\B[18]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(18),
	o => \B[18]~input_o\);

-- Location: LABCELL_X43_Y38_N10
\Adder|G_array~11\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~11_combout\ = ( \A[19]~input_o\ & ( (!\AddnSub~input_o\ & (!\B[19]~input_o\ & (!\A[18]~input_o\ $ (!\B[18]~input_o\)))) # (\AddnSub~input_o\ & (\B[19]~input_o\ & (!\A[18]~input_o\ $ (\B[18]~input_o\)))) ) ) # ( !\A[19]~input_o\ & ( 
-- (!\AddnSub~input_o\ & (\B[19]~input_o\ & (!\A[18]~input_o\ $ (!\B[18]~input_o\)))) # (\AddnSub~input_o\ & (!\B[19]~input_o\ & (!\A[18]~input_o\ $ (\B[18]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001000100100010000100010010000011000100000010001100010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[19]~input_o\,
	datac => \ALT_INV_A[18]~input_o\,
	datad => \ALT_INV_B[18]~input_o\,
	dataf => \ALT_INV_A[19]~input_o\,
	combout => \Adder|G_array~11_combout\);

-- Location: IOIBUF_X46_Y56_N63
\B[16]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(16),
	o => \B[16]~input_o\);

-- Location: IOIBUF_X25_Y56_N1
\B[17]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(17),
	o => \B[17]~input_o\);

-- Location: LABCELL_X43_Y36_N2
\Adder|G_array~12\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~12_combout\ = ( \A[16]~input_o\ & ( (!\AddnSub~input_o\ & (!\B[16]~input_o\ & (!\A[17]~input_o\ $ (!\B[17]~input_o\)))) # (\AddnSub~input_o\ & (\B[16]~input_o\ & (!\A[17]~input_o\ $ (\B[17]~input_o\)))) ) ) # ( !\A[16]~input_o\ & ( 
-- (!\AddnSub~input_o\ & (\B[16]~input_o\ & (!\A[17]~input_o\ $ (!\B[17]~input_o\)))) # (\AddnSub~input_o\ & (!\B[16]~input_o\ & (!\A[17]~input_o\ $ (\B[17]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010000011000001001000001100001000010100000010100001010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[17]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[16]~input_o\,
	datad => \ALT_INV_B[17]~input_o\,
	dataf => \ALT_INV_A[16]~input_o\,
	combout => \Adder|G_array~12_combout\);

-- Location: LABCELL_X43_Y38_N34
\Adder|P_array[2][19]~9\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][19]~9_combout\ = (\Adder|G_array~11_combout\ & \Adder|G_array~12_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_G_array~11_combout\,
	datad => \Adder|ALT_INV_G_array~12_combout\,
	combout => \Adder|P_array[2][19]~9_combout\);

-- Location: IOIBUF_X44_Y56_N94
\B[20]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(20),
	o => \B[20]~input_o\);

-- Location: IOIBUF_X59_Y46_N94
\B[21]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(21),
	o => \B[21]~input_o\);

-- Location: LABCELL_X43_Y38_N22
\Adder|G_array~10\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~10_combout\ = ( \B[21]~input_o\ & ( (!\AddnSub~input_o\ & (!\A[21]~input_o\ & (!\A[20]~input_o\ $ (!\B[20]~input_o\)))) # (\AddnSub~input_o\ & (\A[21]~input_o\ & (!\A[20]~input_o\ $ (\B[20]~input_o\)))) ) ) # ( !\B[21]~input_o\ & ( 
-- (!\AddnSub~input_o\ & (\A[21]~input_o\ & (!\A[20]~input_o\ $ (!\B[20]~input_o\)))) # (\AddnSub~input_o\ & (!\A[21]~input_o\ & (!\A[20]~input_o\ $ (\B[20]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100101000010000010010100000101000010000010010100001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[20]~input_o\,
	datac => \ALT_INV_B[20]~input_o\,
	datad => \ALT_INV_A[21]~input_o\,
	dataf => \ALT_INV_B[21]~input_o\,
	combout => \Adder|G_array~10_combout\);

-- Location: IOIBUF_X42_Y56_N94
\B[23]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(23),
	o => \B[23]~input_o\);

-- Location: IOIBUF_X33_Y56_N94
\B[22]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(22),
	o => \B[22]~input_o\);

-- Location: MLABCELL_X42_Y38_N2
\Adder|G_array~9\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~9_combout\ = ( \B[22]~input_o\ & ( \A[23]~input_o\ & ( (!\AddnSub~input_o\ & (!\A[22]~input_o\ & !\B[23]~input_o\)) # (\AddnSub~input_o\ & (\A[22]~input_o\ & \B[23]~input_o\)) ) ) ) # ( !\B[22]~input_o\ & ( \A[23]~input_o\ & ( 
-- (!\AddnSub~input_o\ & (\A[22]~input_o\ & !\B[23]~input_o\)) # (\AddnSub~input_o\ & (!\A[22]~input_o\ & \B[23]~input_o\)) ) ) ) # ( \B[22]~input_o\ & ( !\A[23]~input_o\ & ( (!\AddnSub~input_o\ & (!\A[22]~input_o\ & \B[23]~input_o\)) # (\AddnSub~input_o\ & 
-- (\A[22]~input_o\ & !\B[23]~input_o\)) ) ) ) # ( !\B[22]~input_o\ & ( !\A[23]~input_o\ & ( (!\AddnSub~input_o\ & (\A[22]~input_o\ & \B[23]~input_o\)) # (\AddnSub~input_o\ & (!\A[22]~input_o\ & !\B[23]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000100010000100011000100000100010010001001000100000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[22]~input_o\,
	datad => \ALT_INV_B[23]~input_o\,
	datae => \ALT_INV_B[22]~input_o\,
	dataf => \ALT_INV_A[23]~input_o\,
	combout => \Adder|G_array~9_combout\);

-- Location: LABCELL_X43_Y38_N4
\Adder|P_array[2][23]~8\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][23]~8_combout\ = ( \Adder|G_array~9_combout\ & ( \Adder|G_array~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Adder|ALT_INV_G_array~10_combout\,
	dataf => \Adder|ALT_INV_G_array~9_combout\,
	combout => \Adder|P_array[2][23]~8_combout\);

-- Location: MLABCELL_X39_Y38_N0
\Adder|P_array[4][31]~10\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[4][31]~10_combout\ = ( \Adder|P_array[2][23]~8_combout\ & ( \Adder|P_array[2][19]~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_P_array[2][19]~9_combout\,
	dataf => \Adder|ALT_INV_P_array[2][23]~8_combout\,
	combout => \Adder|P_array[4][31]~10_combout\);

-- Location: LABCELL_X45_Y38_N30
\Adder|G_array[1][25]~138\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][25]~138_combout\ = ( \B[25]~input_o\ & ( (!\A[24]~input_o\ & (!\AddnSub~input_o\ & ((\A[25]~input_o\)))) # (\A[24]~input_o\ & ((!\B[24]~input_o\ & ((\A[25]~input_o\))) # (\B[24]~input_o\ & (!\AddnSub~input_o\)))) ) ) # ( !\B[25]~input_o\ 
-- & ( (!\A[24]~input_o\ & (\AddnSub~input_o\ & ((\A[25]~input_o\)))) # (\A[24]~input_o\ & ((!\B[24]~input_o\ & (\AddnSub~input_o\)) # (\B[24]~input_o\ & ((\A[25]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001010111000100000101011100000010101110100000001010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[24]~input_o\,
	datac => \ALT_INV_B[24]~input_o\,
	datad => \ALT_INV_A[25]~input_o\,
	dataf => \ALT_INV_B[25]~input_o\,
	combout => \Adder|G_array[1][25]~138_combout\);

-- Location: LABCELL_X45_Y38_N34
\Adder|G_array~26\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~26_combout\ = ( \Adder|G_array[1][25]~138_combout\ & ( \Adder|G_array~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array~6_combout\,
	dataf => \Adder|ALT_INV_G_array[1][25]~138_combout\,
	combout => \Adder|G_array~26_combout\);

-- Location: LABCELL_X45_Y38_N6
\Adder|G_array[1][27]~139\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][27]~139_combout\ = ( \A[26]~input_o\ & ( (!\B[27]~input_o\ & ((!\B[26]~input_o\ & ((\AddnSub~input_o\))) # (\B[26]~input_o\ & (\A[27]~input_o\)))) # (\B[27]~input_o\ & ((!\B[26]~input_o\ & (\A[27]~input_o\)) # (\B[26]~input_o\ & 
-- ((!\AddnSub~input_o\))))) ) ) # ( !\A[26]~input_o\ & ( (\A[27]~input_o\ & (!\B[27]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000100000100010100010000010111110101000001011111010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[27]~input_o\,
	datab => \ALT_INV_B[27]~input_o\,
	datac => \ALT_INV_B[26]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[26]~input_o\,
	combout => \Adder|G_array[1][27]~139_combout\);

-- Location: LABCELL_X45_Y38_N0
\Adder|G_array[1][29]~137\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][29]~137_combout\ = ( \A[28]~input_o\ & ( (!\B[29]~input_o\ & ((!\B[28]~input_o\ & (\AddnSub~input_o\)) # (\B[28]~input_o\ & ((\A[29]~input_o\))))) # (\B[29]~input_o\ & ((!\B[28]~input_o\ & ((\A[29]~input_o\))) # (\B[28]~input_o\ & 
-- (!\AddnSub~input_o\)))) ) ) # ( !\A[28]~input_o\ & ( (\A[29]~input_o\ & (!\AddnSub~input_o\ $ (!\B[29]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011001000010011111100100001001111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[29]~input_o\,
	datac => \ALT_INV_B[28]~input_o\,
	datad => \ALT_INV_A[29]~input_o\,
	dataf => \ALT_INV_A[28]~input_o\,
	combout => \Adder|G_array[1][29]~137_combout\);

-- Location: LABCELL_X43_Y34_N22
\Adder|G_array[1][31]~140\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][31]~140_combout\ = ( \B[31]~input_o\ & ( (!\A[30]~input_o\ & (\A[31]~input_o\ & ((!\AddnSub~input_o\)))) # (\A[30]~input_o\ & ((!\B[30]~input_o\ & (\A[31]~input_o\)) # (\B[30]~input_o\ & ((!\AddnSub~input_o\))))) ) ) # ( !\B[31]~input_o\ 
-- & ( (!\A[30]~input_o\ & (\A[31]~input_o\ & ((\AddnSub~input_o\)))) # (\A[30]~input_o\ & ((!\B[30]~input_o\ & ((\AddnSub~input_o\))) # (\B[30]~input_o\ & (\A[31]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101011101000000010101110101010111000001000101011100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[31]~input_o\,
	datab => \ALT_INV_B[30]~input_o\,
	datac => \ALT_INV_A[30]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[31]~input_o\,
	combout => \Adder|G_array[1][31]~140_combout\);

-- Location: LABCELL_X45_Y37_N6
\Adder|G_array[3][31]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][31]~combout\ = ( \Adder|G_array[1][29]~137_combout\ & ( !\Adder|G_array[1][31]~140_combout\ & ( !\Adder|G_array~4_combout\ ) ) ) # ( !\Adder|G_array[1][29]~137_combout\ & ( !\Adder|G_array[1][31]~140_combout\ & ( 
-- (!\Adder|G_array~4_combout\) # ((!\Adder|G_array~5_combout\) # ((!\Adder|G_array~26_combout\ & !\Adder|G_array[1][27]~139_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011101110101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~4_combout\,
	datab => \Adder|ALT_INV_G_array~5_combout\,
	datac => \Adder|ALT_INV_G_array~26_combout\,
	datad => \Adder|ALT_INV_G_array[1][27]~139_combout\,
	datae => \Adder|ALT_INV_G_array[1][29]~137_combout\,
	dataf => \Adder|ALT_INV_G_array[1][31]~140_combout\,
	combout => \Adder|G_array[3][31]~combout\);

-- Location: LABCELL_X40_Y37_N20
\Adder|G_array[1][13]~141\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][13]~141_combout\ = ( \B[12]~input_o\ & ( (!\A[12]~input_o\ & (\A[13]~input_o\ & (!\AddnSub~input_o\ $ (!\B[13]~input_o\)))) # (\A[12]~input_o\ & ((!\B[13]~input_o\ & ((\A[13]~input_o\))) # (\B[13]~input_o\ & (!\AddnSub~input_o\)))) ) ) # 
-- ( !\B[12]~input_o\ & ( (!\A[12]~input_o\ & (\A[13]~input_o\ & (!\AddnSub~input_o\ $ (!\B[13]~input_o\)))) # (\A[12]~input_o\ & ((!\B[13]~input_o\ & (\AddnSub~input_o\)) # (\B[13]~input_o\ & ((\A[13]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100001011000101010000101100000111001010100000011100101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[12]~input_o\,
	datac => \ALT_INV_A[13]~input_o\,
	datad => \ALT_INV_B[13]~input_o\,
	dataf => \ALT_INV_B[12]~input_o\,
	combout => \Adder|G_array[1][13]~141_combout\);

-- Location: LABCELL_X40_Y37_N12
\Adder|G_array~25\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~25_combout\ = ( \Adder|G_array[1][13]~141_combout\ & ( \Adder|G_array~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array~13_combout\,
	dataf => \Adder|ALT_INV_G_array[1][13]~141_combout\,
	combout => \Adder|G_array~25_combout\);

-- Location: LABCELL_X40_Y37_N2
\Adder|G_array[1][15]~144\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][15]~144_combout\ = ( \AddnSub~input_o\ & ( (!\A[15]~input_o\ & (\A[14]~input_o\ & (!\B[14]~input_o\ & !\B[15]~input_o\))) # (\A[15]~input_o\ & ((!\B[15]~input_o\) # ((\A[14]~input_o\ & !\B[14]~input_o\)))) ) ) # ( !\AddnSub~input_o\ & ( 
-- (!\A[15]~input_o\ & (\A[14]~input_o\ & (\B[14]~input_o\ & \B[15]~input_o\))) # (\A[15]~input_o\ & (((\A[14]~input_o\ & \B[14]~input_o\)) # (\B[15]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100011111000000010001111101001111000001000100111100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[14]~input_o\,
	datab => \ALT_INV_B[14]~input_o\,
	datac => \ALT_INV_A[15]~input_o\,
	datad => \ALT_INV_B[15]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|G_array[1][15]~144_combout\);

-- Location: LABCELL_X40_Y37_N16
\Adder|G_array[1][11]~143\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][11]~143_combout\ = ( \AddnSub~input_o\ & ( (!\B[11]~input_o\ & (((!\B[10]~input_o\ & \A[10]~input_o\)) # (\A[11]~input_o\))) # (\B[11]~input_o\ & (!\B[10]~input_o\ & (\A[10]~input_o\ & \A[11]~input_o\))) ) ) # ( !\AddnSub~input_o\ & ( 
-- (!\B[11]~input_o\ & (\B[10]~input_o\ & (\A[10]~input_o\ & \A[11]~input_o\))) # (\B[11]~input_o\ & (((\B[10]~input_o\ & \A[10]~input_o\)) # (\A[11]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010111000000010101011100001000101011100000100010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[11]~input_o\,
	datab => \ALT_INV_B[10]~input_o\,
	datac => \ALT_INV_A[10]~input_o\,
	datad => \ALT_INV_A[11]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|G_array[1][11]~143_combout\);

-- Location: MLABCELL_X37_Y37_N20
\Adder|G_array[1][9]~142\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][9]~142_combout\ = ( \B[8]~input_o\ & ( (!\B[9]~input_o\ & (\A[9]~input_o\ & ((\A[8]~input_o\) # (\AddnSub~input_o\)))) # (\B[9]~input_o\ & (!\AddnSub~input_o\ & ((\A[8]~input_o\) # (\A[9]~input_o\)))) ) ) # ( !\B[8]~input_o\ & ( 
-- (!\B[9]~input_o\ & (\AddnSub~input_o\ & ((\A[8]~input_o\) # (\A[9]~input_o\)))) # (\B[9]~input_o\ & (\A[9]~input_o\ & ((!\AddnSub~input_o\) # (\A[8]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011001000111000001100100011100000110001011100000011000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[9]~input_o\,
	datac => \ALT_INV_A[9]~input_o\,
	datad => \ALT_INV_A[8]~input_o\,
	dataf => \ALT_INV_B[8]~input_o\,
	combout => \Adder|G_array[1][9]~142_combout\);

-- Location: LABCELL_X40_Y38_N6
\Adder|G_array~24\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~24_combout\ = ( \Adder|G_array[1][9]~142_combout\ & ( \Adder|G_array~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_G_array~15_combout\,
	dataf => \Adder|ALT_INV_G_array[1][9]~142_combout\,
	combout => \Adder|G_array~24_combout\);

-- Location: MLABCELL_X39_Y38_N28
\Adder|G_array[3][15]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][15]~combout\ = ( \Adder|G_array~24_combout\ & ( (!\Adder|G_array~25_combout\ & (!\Adder|G_array[1][15]~144_combout\ & !\Adder|P_array[2][15]~11_combout\)) ) ) # ( !\Adder|G_array~24_combout\ & ( (!\Adder|G_array~25_combout\ & 
-- (!\Adder|G_array[1][15]~144_combout\ & ((!\Adder|G_array[1][11]~143_combout\) # (!\Adder|P_array[2][15]~11_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010000000100010001000000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~25_combout\,
	datab => \Adder|ALT_INV_G_array[1][15]~144_combout\,
	datac => \Adder|ALT_INV_G_array[1][11]~143_combout\,
	datad => \Adder|ALT_INV_P_array[2][15]~11_combout\,
	dataf => \Adder|ALT_INV_G_array~24_combout\,
	combout => \Adder|G_array[3][15]~combout\);

-- Location: MLABCELL_X39_Y38_N32
\Adder|Cout~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Cout~2_combout\ = ( \Adder|G_array[3][31]~combout\ & ( \Adder|G_array[3][15]~combout\ & ( (!\Adder|G_array~8_combout\) # ((!\Adder|carry~5_combout\) # ((!\Adder|carry~2_combout\) # (!\Adder|P_array[4][31]~10_combout\))) ) ) ) # ( 
-- \Adder|G_array[3][31]~combout\ & ( !\Adder|G_array[3][15]~combout\ & ( (!\Adder|G_array~8_combout\) # (!\Adder|P_array[4][31]~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~8_combout\,
	datab => \Adder|ALT_INV_carry~5_combout\,
	datac => \Adder|ALT_INV_carry~2_combout\,
	datad => \Adder|ALT_INV_P_array[4][31]~10_combout\,
	datae => \Adder|ALT_INV_G_array[3][31]~combout\,
	dataf => \Adder|ALT_INV_G_array[3][15]~combout\,
	combout => \Adder|Cout~2_combout\);

-- Location: LABCELL_X43_Y38_N8
\Adder|G_array[1][19]~147\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][19]~147_combout\ = ( \A[19]~input_o\ & ( (!\AddnSub~input_o\ & (((\A[18]~input_o\ & \B[18]~input_o\)) # (\B[19]~input_o\))) # (\AddnSub~input_o\ & ((!\B[19]~input_o\) # ((\A[18]~input_o\ & !\B[18]~input_o\)))) ) ) # ( !\A[19]~input_o\ & 
-- ( (\A[18]~input_o\ & ((!\AddnSub~input_o\ & (\B[19]~input_o\ & \B[18]~input_o\)) # (\AddnSub~input_o\ & (!\B[19]~input_o\ & !\B[18]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000010000001000000001001100111011011100110011101101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[19]~input_o\,
	datac => \ALT_INV_A[18]~input_o\,
	datad => \ALT_INV_B[18]~input_o\,
	dataf => \ALT_INV_A[19]~input_o\,
	combout => \Adder|G_array[1][19]~147_combout\);

-- Location: LABCELL_X43_Y36_N8
\Adder|G_array[1][17]~146\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][17]~146_combout\ = ( \A[16]~input_o\ & ( (!\B[17]~input_o\ & ((!\B[16]~input_o\ & ((\AddnSub~input_o\))) # (\B[16]~input_o\ & (\A[17]~input_o\)))) # (\B[17]~input_o\ & ((!\B[16]~input_o\ & (\A[17]~input_o\)) # (\B[16]~input_o\ & 
-- ((!\AddnSub~input_o\))))) ) ) # ( !\A[16]~input_o\ & ( (\A[17]~input_o\ & (!\AddnSub~input_o\ $ (!\B[17]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010000110101010111000011010101011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[17]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[17]~input_o\,
	datad => \ALT_INV_B[16]~input_o\,
	dataf => \ALT_INV_A[16]~input_o\,
	combout => \Adder|G_array[1][17]~146_combout\);

-- Location: LABCELL_X43_Y38_N16
\Adder|G_array~22\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~22_combout\ = ( \Adder|G_array~11_combout\ & ( \Adder|G_array[1][17]~146_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array[1][17]~146_combout\,
	dataf => \Adder|ALT_INV_G_array~11_combout\,
	combout => \Adder|G_array~22_combout\);

-- Location: LABCELL_X43_Y38_N14
\Adder|G_array[1][21]~145\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][21]~145_combout\ = ( \B[21]~input_o\ & ( (!\A[20]~input_o\ & (!\AddnSub~input_o\ & ((\A[21]~input_o\)))) # (\A[20]~input_o\ & ((!\B[20]~input_o\ & ((\A[21]~input_o\))) # (\B[20]~input_o\ & (!\AddnSub~input_o\)))) ) ) # ( !\B[21]~input_o\ 
-- & ( (!\A[20]~input_o\ & (\AddnSub~input_o\ & ((\A[21]~input_o\)))) # (\A[20]~input_o\ & ((!\B[20]~input_o\ & (\AddnSub~input_o\)) # (\B[20]~input_o\ & ((\A[21]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001010111000100000101011100000010101110100000001010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[20]~input_o\,
	datac => \ALT_INV_B[20]~input_o\,
	datad => \ALT_INV_A[21]~input_o\,
	dataf => \ALT_INV_B[21]~input_o\,
	combout => \Adder|G_array[1][21]~145_combout\);

-- Location: LABCELL_X43_Y38_N0
\Adder|G_array~23\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~23_combout\ = ( \Adder|G_array~9_combout\ & ( \Adder|G_array[1][21]~145_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_G_array[1][21]~145_combout\,
	dataf => \Adder|ALT_INV_G_array~9_combout\,
	combout => \Adder|G_array~23_combout\);

-- Location: MLABCELL_X42_Y38_N18
\Adder|G_array[1][23]~148\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][23]~148_combout\ = ( \AddnSub~input_o\ & ( (!\A[23]~input_o\ & (!\B[23]~input_o\ & (\A[22]~input_o\ & !\B[22]~input_o\))) # (\A[23]~input_o\ & ((!\B[23]~input_o\) # ((\A[22]~input_o\ & !\B[22]~input_o\)))) ) ) # ( !\AddnSub~input_o\ & ( 
-- (!\A[23]~input_o\ & (\B[23]~input_o\ & (\A[22]~input_o\ & \B[22]~input_o\))) # (\A[23]~input_o\ & (((\A[22]~input_o\ & \B[22]~input_o\)) # (\B[23]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010111000100010001011101001101010001000100110101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[23]~input_o\,
	datab => \ALT_INV_B[23]~input_o\,
	datac => \ALT_INV_A[22]~input_o\,
	datad => \ALT_INV_B[22]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|G_array[1][23]~148_combout\);

-- Location: LABCELL_X43_Y38_N26
\Adder|G_array[3][23]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][23]~combout\ = ( !\Adder|G_array[1][23]~148_combout\ & ( (!\Adder|G_array~23_combout\ & ((!\Adder|P_array[2][23]~8_combout\) # ((!\Adder|G_array[1][19]~147_combout\ & !\Adder|G_array~22_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010000000111100001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][19]~147_combout\,
	datab => \Adder|ALT_INV_G_array~22_combout\,
	datac => \Adder|ALT_INV_G_array~23_combout\,
	datad => \Adder|ALT_INV_P_array[2][23]~8_combout\,
	dataf => \Adder|ALT_INV_G_array[1][23]~148_combout\,
	combout => \Adder|G_array[3][23]~combout\);

-- Location: LABCELL_X38_Y38_N12
\Adder|G_array[1][7]~151\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][7]~151_combout\ = ( \AddnSub~input_o\ & ( (!\B[7]~input_o\ & (((!\B[6]~input_o\ & \A[6]~input_o\)) # (\A[7]~input_o\))) # (\B[7]~input_o\ & (!\B[6]~input_o\ & (\A[6]~input_o\ & \A[7]~input_o\))) ) ) # ( !\AddnSub~input_o\ & ( 
-- (!\B[7]~input_o\ & (\B[6]~input_o\ & (\A[6]~input_o\ & \A[7]~input_o\))) # (\B[7]~input_o\ & (((\B[6]~input_o\ & \A[6]~input_o\)) # (\A[7]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010111000000010101011100001000101011100000100010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[7]~input_o\,
	datab => \ALT_INV_B[6]~input_o\,
	datac => \ALT_INV_A[6]~input_o\,
	datad => \ALT_INV_A[7]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|G_array[1][7]~151_combout\);

-- Location: LABCELL_X38_Y38_N14
\Adder|G_array~21\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~21_combout\ = ( \AddnSub~input_o\ & ( (!\B[7]~input_o\ & (!\A[7]~input_o\ & (!\B[6]~input_o\ $ (\A[6]~input_o\)))) # (\B[7]~input_o\ & (\A[7]~input_o\ & (!\B[6]~input_o\ $ (\A[6]~input_o\)))) ) ) # ( !\AddnSub~input_o\ & ( (!\B[7]~input_o\ 
-- & (\A[7]~input_o\ & (!\B[6]~input_o\ $ (!\A[6]~input_o\)))) # (\B[7]~input_o\ & (!\A[7]~input_o\ & (!\B[6]~input_o\ $ (!\A[6]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001001001000000100100100100010000100001000011000010000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[7]~input_o\,
	datab => \ALT_INV_B[6]~input_o\,
	datac => \ALT_INV_A[7]~input_o\,
	datad => \ALT_INV_A[6]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|G_array~21_combout\);

-- Location: MLABCELL_X37_Y38_N24
\Adder|G_array[1][3]~150\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][3]~150_combout\ = ( \AddnSub~input_o\ & ( (!\A[3]~input_o\ & (!\B[3]~input_o\ & (!\B[2]~input_o\ & \A[2]~input_o\))) # (\A[3]~input_o\ & ((!\B[3]~input_o\) # ((!\B[2]~input_o\ & \A[2]~input_o\)))) ) ) # ( !\AddnSub~input_o\ & ( 
-- (!\A[3]~input_o\ & (\B[3]~input_o\ & (\B[2]~input_o\ & \A[2]~input_o\))) # (\A[3]~input_o\ & (((\B[2]~input_o\ & \A[2]~input_o\)) # (\B[3]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010111000100010001011101000100110101000100010011010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[3]~input_o\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \ALT_INV_A[2]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|G_array[1][3]~150_combout\);

-- Location: MLABCELL_X37_Y38_N28
\Adder|carry[10]~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[10]~3_combout\ = ( \AddnSub~input_o\ & ( (\Adder|p\(3) & (!\B[2]~input_o\ $ (\A[2]~input_o\))) ) ) # ( !\AddnSub~input_o\ & ( (\Adder|p\(3) & (!\B[2]~input_o\ $ (!\A[2]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011000000000100110010000000010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \ALT_INV_A[2]~input_o\,
	datad => \Adder|ALT_INV_p\(3),
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|carry[10]~3_combout\);

-- Location: LABCELL_X38_Y37_N20
\Adder|G_array[6][0]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[6][0]~combout\ = (\A[0]~input_o\ & (!\AddnSub~input_o\ $ (!\B[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000000110000001100000011000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_A[0]~input_o\,
	combout => \Adder|G_array[6][0]~combout\);

-- Location: MLABCELL_X37_Y38_N2
\Adder|G_array[6][1]~17\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[6][1]~17_combout\ = ( \Adder|G_array[6][0]~combout\ & ( (!\AddnSub~input_o\ $ (!\B[1]~input_o\)) # (\A[1]~input_o\) ) ) # ( !\Adder|G_array[6][0]~combout\ & ( (\A[1]~input_o\ & (!\AddnSub~input_o\ $ (!\B[1]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010001111101011111010111110101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[1]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	dataf => \Adder|ALT_INV_G_array[6][0]~combout\,
	combout => \Adder|G_array[6][1]~17_combout\);

-- Location: LABCELL_X38_Y38_N10
\Adder|G_array~20\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~20_combout\ = (\Adder|G_array~19_combout\ & (((\Adder|carry[10]~3_combout\ & \Adder|G_array[6][1]~17_combout\)) # (\Adder|G_array[1][3]~150_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000111000001010000011100000101000001110000010100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][3]~150_combout\,
	datab => \Adder|ALT_INV_carry[10]~3_combout\,
	datac => \Adder|ALT_INV_G_array~19_combout\,
	datad => \Adder|ALT_INV_G_array[6][1]~17_combout\,
	combout => \Adder|G_array~20_combout\);

-- Location: LABCELL_X38_Y38_N20
\Adder|G_array[1][5]~149\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][5]~149_combout\ = ( \B[5]~input_o\ & ( (!\A[4]~input_o\ & (!\AddnSub~input_o\ & ((\A[5]~input_o\)))) # (\A[4]~input_o\ & ((!\B[4]~input_o\ & ((\A[5]~input_o\))) # (\B[4]~input_o\ & (!\AddnSub~input_o\)))) ) ) # ( !\B[5]~input_o\ & ( 
-- (!\A[4]~input_o\ & (\AddnSub~input_o\ & ((\A[5]~input_o\)))) # (\A[4]~input_o\ & ((!\B[4]~input_o\ & (\AddnSub~input_o\)) # (\B[4]~input_o\ & ((\A[5]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001010111000001000101011100000010101011100000001010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[4]~input_o\,
	datac => \ALT_INV_A[4]~input_o\,
	datad => \ALT_INV_A[5]~input_o\,
	dataf => \ALT_INV_B[5]~input_o\,
	combout => \Adder|G_array[1][5]~149_combout\);

-- Location: LABCELL_X38_Y38_N18
\Adder|G_array[6][7]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[6][7]~combout\ = ( \Adder|G_array[1][5]~149_combout\ & ( (!\Adder|G_array[1][7]~151_combout\ & (!\Adder|G_array~21_combout\ & !\Adder|G_array~20_combout\)) ) ) # ( !\Adder|G_array[1][5]~149_combout\ & ( (!\Adder|G_array[1][7]~151_combout\ & 
-- !\Adder|G_array~20_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][7]~151_combout\,
	datab => \Adder|ALT_INV_G_array~21_combout\,
	datac => \Adder|ALT_INV_G_array~20_combout\,
	dataf => \Adder|ALT_INV_G_array[1][5]~149_combout\,
	combout => \Adder|G_array[6][7]~combout\);

-- Location: MLABCELL_X39_Y38_N36
\Adder|Cout~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Cout~3_combout\ = ( \Adder|P_array[4][31]~10_combout\ & ( \Adder|carry~2_combout\ & ( (\Adder|Cout~2_combout\ & ((!\Adder|G_array~8_combout\) # ((\Adder|G_array[3][23]~combout\ & \Adder|G_array[6][7]~combout\)))) ) ) ) # ( 
-- !\Adder|P_array[4][31]~10_combout\ & ( \Adder|carry~2_combout\ & ( (\Adder|Cout~2_combout\ & ((!\Adder|G_array~8_combout\) # (\Adder|G_array[3][23]~combout\))) ) ) ) # ( \Adder|P_array[4][31]~10_combout\ & ( !\Adder|carry~2_combout\ & ( 
-- (\Adder|Cout~2_combout\ & ((!\Adder|G_array~8_combout\) # (\Adder|G_array[3][23]~combout\))) ) ) ) # ( !\Adder|P_array[4][31]~10_combout\ & ( !\Adder|carry~2_combout\ & ( (\Adder|Cout~2_combout\ & ((!\Adder|G_array~8_combout\) # 
-- (\Adder|G_array[3][23]~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101010001010100010101000101010001010100010101000001010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_Cout~2_combout\,
	datab => \Adder|ALT_INV_G_array[3][23]~combout\,
	datac => \Adder|ALT_INV_G_array~8_combout\,
	datad => \Adder|ALT_INV_G_array[6][7]~combout\,
	datae => \Adder|ALT_INV_P_array[4][31]~10_combout\,
	dataf => \Adder|ALT_INV_carry~2_combout\,
	combout => \Adder|Cout~3_combout\);

-- Location: MLABCELL_X49_Y34_N28
\Adder|G_array[1][61]~158\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][61]~158_combout\ = ( \B[61]~input_o\ & ( (!\A[60]~input_o\ & (((\A[61]~input_o\ & !\AddnSub~input_o\)))) # (\A[60]~input_o\ & ((!\B[60]~input_o\ & (\A[61]~input_o\)) # (\B[60]~input_o\ & ((!\AddnSub~input_o\))))) ) ) # ( !\B[61]~input_o\ 
-- & ( (!\A[60]~input_o\ & (((\A[61]~input_o\ & \AddnSub~input_o\)))) # (\A[60]~input_o\ & ((!\B[60]~input_o\ & ((\AddnSub~input_o\))) # (\B[60]~input_o\ & (\A[61]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101001111000000010100111100011111000001000001111100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[60]~input_o\,
	datab => \ALT_INV_B[60]~input_o\,
	datac => \ALT_INV_A[61]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[61]~input_o\,
	combout => \Adder|G_array[1][61]~158_combout\);

-- Location: MLABCELL_X37_Y33_N18
\Adder|G_array[1][55]~157\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][55]~157_combout\ = ( \AddnSub~input_o\ & ( \A[54]~input_o\ & ( (!\B[55]~input_o\ & ((!\B[54]~input_o\) # (\A[55]~input_o\))) # (\B[55]~input_o\ & (!\B[54]~input_o\ & \A[55]~input_o\)) ) ) ) # ( !\AddnSub~input_o\ & ( \A[54]~input_o\ & ( 
-- (!\B[55]~input_o\ & (\B[54]~input_o\ & \A[55]~input_o\)) # (\B[55]~input_o\ & ((\A[55]~input_o\) # (\B[54]~input_o\))) ) ) ) # ( \AddnSub~input_o\ & ( !\A[54]~input_o\ & ( (!\B[55]~input_o\ & \A[55]~input_o\) ) ) ) # ( !\AddnSub~input_o\ & ( 
-- !\A[54]~input_o\ & ( (\B[55]~input_o\ & \A[55]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000001100110000000011001111111100000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[55]~input_o\,
	datac => \ALT_INV_B[54]~input_o\,
	datad => \ALT_INV_A[55]~input_o\,
	datae => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[54]~input_o\,
	combout => \Adder|G_array[1][55]~157_combout\);

-- Location: LABCELL_X45_Y32_N20
\Adder|G_array[1][53]~154\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][53]~154_combout\ = ( \A[52]~input_o\ & ( (!\B[52]~input_o\ & ((!\B[53]~input_o\ & (\AddnSub~input_o\)) # (\B[53]~input_o\ & ((\A[53]~input_o\))))) # (\B[52]~input_o\ & ((!\B[53]~input_o\ & ((\A[53]~input_o\))) # (\B[53]~input_o\ & 
-- (!\AddnSub~input_o\)))) ) ) # ( !\A[52]~input_o\ & ( (\A[53]~input_o\ & (!\AddnSub~input_o\ $ (!\B[53]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001100000000110000110000100111010011100010011101001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[52]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[53]~input_o\,
	datad => \ALT_INV_B[53]~input_o\,
	dataf => \ALT_INV_A[52]~input_o\,
	combout => \Adder|G_array[1][53]~154_combout\);

-- Location: MLABCELL_X42_Y32_N4
\Adder|G_array[1][49]~155\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][49]~155_combout\ = ( \A[49]~input_o\ & ( (!\B[49]~input_o\ & (((\B[48]~input_o\ & \A[48]~input_o\)) # (\AddnSub~input_o\))) # (\B[49]~input_o\ & ((!\AddnSub~input_o\) # ((!\B[48]~input_o\ & \A[48]~input_o\)))) ) ) # ( !\A[49]~input_o\ & 
-- ( (\A[48]~input_o\ & ((!\B[49]~input_o\ & (!\B[48]~input_o\ & \AddnSub~input_o\)) # (\B[49]~input_o\ & (\B[48]~input_o\ & !\AddnSub~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001000000000010000100001010111101011100101011110101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[49]~input_o\,
	datab => \ALT_INV_B[48]~input_o\,
	datac => \ALT_INV_A[48]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[49]~input_o\,
	combout => \Adder|G_array[1][49]~155_combout\);

-- Location: LABCELL_X45_Y32_N34
\Adder|p[50]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(50) = ( \B[50]~input_o\ & ( !\A[50]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\B[50]~input_o\ & ( !\A[50]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[50]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[50]~input_o\,
	combout => \Adder|p\(50));

-- Location: LABCELL_X45_Y32_N6
\Adder|G_array[1][51]~156\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][51]~156_combout\ = ( \B[50]~input_o\ & ( (!\B[51]~input_o\ & (\A[51]~input_o\ & ((\A[50]~input_o\) # (\AddnSub~input_o\)))) # (\B[51]~input_o\ & (!\AddnSub~input_o\ & ((\A[51]~input_o\) # (\A[50]~input_o\)))) ) ) # ( !\B[50]~input_o\ & ( 
-- (!\B[51]~input_o\ & (\AddnSub~input_o\ & ((\A[51]~input_o\) # (\A[50]~input_o\)))) # (\B[51]~input_o\ & (\A[51]~input_o\ & ((!\AddnSub~input_o\) # (\A[50]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001100111000000100110011100000100011011100000010001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[51]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[50]~input_o\,
	datad => \ALT_INV_A[51]~input_o\,
	dataf => \ALT_INV_B[50]~input_o\,
	combout => \Adder|G_array[1][51]~156_combout\);

-- Location: LABCELL_X47_Y35_N2
\Adder|G_array[3][51]~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][51]~2_combout\ = ( !\Adder|G_array[1][51]~156_combout\ & ( (!\Adder|G_array[1][49]~155_combout\) # ((!\Adder|p\(50)) # (!\Adder|p\(51))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111110111111101111111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][49]~155_combout\,
	datab => \Adder|ALT_INV_p\(50),
	datac => \Adder|ALT_INV_p\(51),
	dataf => \Adder|ALT_INV_G_array[1][51]~156_combout\,
	combout => \Adder|G_array[3][51]~2_combout\);

-- Location: MLABCELL_X46_Y35_N26
\Adder|G_array[3][55]~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][55]~3_combout\ = ( \Adder|G_array[3][51]~2_combout\ & ( (!\Adder|G_array[1][55]~157_combout\ & ((!\Adder|G_array~0_combout\) # (!\Adder|G_array[1][53]~154_combout\))) ) ) # ( !\Adder|G_array[3][51]~2_combout\ & ( 
-- (!\Adder|G_array[1][55]~157_combout\ & ((!\Adder|G_array~0_combout\) # ((!\Adder|G_array~1_combout\ & !\Adder|G_array[1][53]~154_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011000000111000001100000011110000110000001111000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~1_combout\,
	datab => \Adder|ALT_INV_G_array~0_combout\,
	datac => \Adder|ALT_INV_G_array[1][55]~157_combout\,
	datad => \Adder|ALT_INV_G_array[1][53]~154_combout\,
	dataf => \Adder|ALT_INV_G_array[3][51]~2_combout\,
	combout => \Adder|G_array[3][55]~3_combout\);

-- Location: LABCELL_X45_Y31_N20
\Adder|G_array[1][57]~152\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][57]~152_combout\ = ( \AddnSub~input_o\ & ( (!\A[57]~input_o\ & (\A[56]~input_o\ & (!\B[56]~input_o\ & !\B[57]~input_o\))) # (\A[57]~input_o\ & ((!\B[57]~input_o\) # ((\A[56]~input_o\ & !\B[56]~input_o\)))) ) ) # ( !\AddnSub~input_o\ & ( 
-- (!\A[57]~input_o\ & (\A[56]~input_o\ & (\B[56]~input_o\ & \B[57]~input_o\))) # (\A[57]~input_o\ & (((\A[56]~input_o\ & \B[56]~input_o\)) # (\B[57]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100011111000000010001111101001111000001000100111100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[56]~input_o\,
	datab => \ALT_INV_B[56]~input_o\,
	datac => \ALT_INV_A[57]~input_o\,
	datad => \ALT_INV_B[57]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|G_array[1][57]~152_combout\);

-- Location: MLABCELL_X49_Y34_N38
\Adder|G_array[1][59]~153\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][59]~153_combout\ = ( \B[59]~input_o\ & ( (!\A[58]~input_o\ & (((\A[59]~input_o\ & !\AddnSub~input_o\)))) # (\A[58]~input_o\ & ((!\B[58]~input_o\ & (\A[59]~input_o\)) # (\B[58]~input_o\ & ((!\AddnSub~input_o\))))) ) ) # ( !\B[59]~input_o\ 
-- & ( (!\A[58]~input_o\ & (((\A[59]~input_o\ & \AddnSub~input_o\)))) # (\A[58]~input_o\ & ((!\B[58]~input_o\ & ((\AddnSub~input_o\))) # (\B[58]~input_o\ & (\A[59]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101001111000000010100111100011111000001000001111100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[58]~input_o\,
	datab => \ALT_INV_B[58]~input_o\,
	datac => \ALT_INV_A[59]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[59]~input_o\,
	combout => \Adder|G_array[1][59]~153_combout\);

-- Location: MLABCELL_X49_Y34_N16
\Adder|carry[60]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[60]~1_combout\ = ( !\Adder|G_array[1][59]~153_combout\ & ( (!\Adder|G_array[1][57]~152_combout\) # (!\Adder|P_array[1][59]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010111111111010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][57]~152_combout\,
	datad => \Adder|ALT_INV_P_array[1][59]~combout\,
	dataf => \Adder|ALT_INV_G_array[1][59]~153_combout\,
	combout => \Adder|carry[60]~1_combout\);

-- Location: MLABCELL_X49_Y35_N14
\Adder|Cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Cout~0_combout\ = ( \Adder|P_array[1][61]~combout\ & ( (!\Adder|carry[60]~1_combout\) # ((!\Adder|G_array[3][55]~3_combout\ & \Adder|P_array[2][59]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000011001111111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_G_array[3][55]~3_combout\,
	datac => \Adder|ALT_INV_P_array[2][59]~1_combout\,
	datad => \Adder|ALT_INV_carry[60]~1_combout\,
	dataf => \Adder|ALT_INV_P_array[1][61]~combout\,
	combout => \Adder|Cout~0_combout\);

-- Location: MLABCELL_X49_Y35_N30
\Adder|Cout~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Cout~1_combout\ = ( \Adder|Cout~0_combout\ & ( (\Adder|p\(62) & \Adder|p\(63)) ) ) # ( !\Adder|Cout~0_combout\ & ( (\Adder|p\(62) & (\Adder|p\(63) & \Adder|G_array[1][61]~158_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_p\(62),
	datab => \Adder|ALT_INV_p\(63),
	datac => \Adder|ALT_INV_G_array[1][61]~158_combout\,
	dataf => \Adder|ALT_INV_Cout~0_combout\,
	combout => \Adder|Cout~1_combout\);

-- Location: MLABCELL_X49_Y35_N18
\Adder|G_array~35\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~35_combout\ = ( \Adder|P_array[2][43]~17_combout\ & ( \Adder|P_array[2][39]~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_P_array[2][39]~18_combout\,
	datae => \Adder|ALT_INV_P_array[2][43]~17_combout\,
	combout => \Adder|G_array~35_combout\);

-- Location: LABCELL_X45_Y37_N10
\Adder|G_array~30\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~30_combout\ = ( \A[32]~input_o\ & ( (!\AddnSub~input_o\ & (!\B[32]~input_o\ & (!\B[33]~input_o\ $ (!\A[33]~input_o\)))) # (\AddnSub~input_o\ & (\B[32]~input_o\ & (!\B[33]~input_o\ $ (\A[33]~input_o\)))) ) ) # ( !\A[32]~input_o\ & ( 
-- (!\AddnSub~input_o\ & (\B[32]~input_o\ & (!\B[33]~input_o\ $ (!\A[33]~input_o\)))) # (\AddnSub~input_o\ & (!\B[32]~input_o\ & (!\B[33]~input_o\ $ (\A[33]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010000011000001001000001100001000010100000010100001010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[33]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[32]~input_o\,
	datad => \ALT_INV_A[33]~input_o\,
	dataf => \ALT_INV_A[32]~input_o\,
	combout => \Adder|G_array~30_combout\);

-- Location: LABCELL_X45_Y37_N32
\Adder|P_array[2][35]~16\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][35]~16_combout\ = ( \Adder|G_array~29_combout\ & ( \Adder|G_array~30_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_G_array~30_combout\,
	dataf => \Adder|ALT_INV_G_array~29_combout\,
	combout => \Adder|P_array[2][35]~16_combout\);

-- Location: MLABCELL_X46_Y35_N10
\Adder|P_array[4][47]~19\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[4][47]~19_combout\ = ( \Adder|P_array[2][35]~16_combout\ & ( (\Adder|G_array~35_combout\ & \Adder|P_array[2][47]~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~35_combout\,
	datac => \Adder|ALT_INV_P_array[2][47]~15_combout\,
	dataf => \Adder|ALT_INV_P_array[2][35]~16_combout\,
	combout => \Adder|P_array[4][47]~19_combout\);

-- Location: MLABCELL_X49_Y35_N24
\Adder|Cout~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Cout~5_combout\ = ( \Adder|P_array[4][47]~19_combout\ & ( (!\Adder|Cout~4_combout\) # (((\Adder|P_array[4][63]~5_combout\ & !\Adder|Cout~3_combout\)) # (\Adder|Cout~1_combout\)) ) ) # ( !\Adder|P_array[4][47]~19_combout\ & ( 
-- (!\Adder|Cout~4_combout\) # (\Adder|Cout~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111110011001111111111011100111111111101110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[4][63]~5_combout\,
	datab => \Adder|ALT_INV_Cout~4_combout\,
	datac => \Adder|ALT_INV_Cout~3_combout\,
	datad => \Adder|ALT_INV_Cout~1_combout\,
	dataf => \Adder|ALT_INV_P_array[4][47]~19_combout\,
	combout => \Adder|Cout~5_combout\);

-- Location: LABCELL_X43_Y33_N28
\Y_internal~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~1_combout\ = ( \FuncClass[0]~input_o\ & ( \Adder|Cout~5_combout\ & ( (\LogicUnit|Mux63~0_combout\ & !\FuncClass[1]~input_o\) ) ) ) # ( !\FuncClass[0]~input_o\ & ( \Adder|Cout~5_combout\ & ( (!\FuncClass[1]~input_o\ & 
-- (\Shifter|Output[0]~1_combout\)) # (\FuncClass[1]~input_o\ & ((!\Adder|p\(63)))) ) ) ) # ( \FuncClass[0]~input_o\ & ( !\Adder|Cout~5_combout\ & ( (\FuncClass[1]~input_o\) # (\LogicUnit|Mux63~0_combout\) ) ) ) # ( !\FuncClass[0]~input_o\ & ( 
-- !\Adder|Cout~5_combout\ & ( (!\FuncClass[1]~input_o\ & (\Shifter|Output[0]~1_combout\)) # (\FuncClass[1]~input_o\ & ((\Adder|p\(63)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000011111111111101010101110011000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Output[0]~1_combout\,
	datab => \Adder|ALT_INV_p\(63),
	datac => \LogicUnit|ALT_INV_Mux63~0_combout\,
	datad => \ALT_INV_FuncClass[1]~input_o\,
	datae => \ALT_INV_FuncClass[0]~input_o\,
	dataf => \Adder|ALT_INV_Cout~5_combout\,
	combout => \Y_internal~1_combout\);

-- Location: LABCELL_X40_Y33_N8
\Y_internal~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~0_combout\ = ( !\ShiftFN[0]~input_o\ & ( !\ShiftFN[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ShiftFN[1]~input_o\,
	dataf => \ALT_INV_ShiftFN[0]~input_o\,
	combout => \Y_internal~0_combout\);

-- Location: LABCELL_X40_Y35_N24
\Y_internal~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~5_combout\ = (!\FuncClass[0]~input_o\ & !\FuncClass[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_FuncClass[0]~input_o\,
	datad => \ALT_INV_FuncClass[1]~input_o\,
	combout => \Y_internal~5_combout\);

-- Location: LABCELL_X38_Y37_N16
\Adder|S[1]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(1) = ( \AddnSub~input_o\ & ( !\B[1]~input_o\ $ (!\A[1]~input_o\ $ (((\B[0]~input_o\ & !\A[0]~input_o\)))) ) ) # ( !\AddnSub~input_o\ & ( !\B[1]~input_o\ $ (!\A[1]~input_o\ $ (((\B[0]~input_o\ & \A[0]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001101001010110100110100101101001010110100110100101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[1]~input_o\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_A[1]~input_o\,
	datad => \ALT_INV_A[0]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|S\(1));

-- Location: LABCELL_X40_Y35_N22
\Y_internal~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~3_combout\ = (\LogicFN[0]~input_o\ & (\FuncClass[0]~input_o\ & !\FuncClass[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_FuncClass[0]~input_o\,
	datac => \ALT_INV_FuncClass[1]~input_o\,
	combout => \Y_internal~3_combout\);

-- Location: LABCELL_X40_Y35_N20
\Y_internal~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~2_combout\ = ( \LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (\FuncClass[0]~input_o\ & !\FuncClass[1]~input_o\)) ) ) # ( !\LogicFN[1]~input_o\ & ( (\LogicFN[0]~input_o\ & (\FuncClass[0]~input_o\ & !\FuncClass[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000100010000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_FuncClass[0]~input_o\,
	datad => \ALT_INV_FuncClass[1]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~2_combout\);

-- Location: LABCELL_X38_Y37_N18
\Y_internal~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~4_combout\ = ( \Y_internal~2_combout\ & ( (!\B[1]~input_o\ & ((\A[1]~input_o\))) # (\B[1]~input_o\ & ((!\Y_internal~3_combout\) # (!\A[1]~input_o\))) ) ) # ( !\Y_internal~2_combout\ & ( (\B[1]~input_o\ & (\Y_internal~3_combout\ & 
-- \A[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010101010101111110100101010111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_Y_internal~3_combout\,
	datad => \ALT_INV_A[1]~input_o\,
	dataf => \ALT_INV_Y_internal~2_combout\,
	combout => \Y_internal~4_combout\);

-- Location: LABCELL_X40_Y33_N12
\Shifter|sign_bit~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|sign_bit~0_combout\ = (\ShiftFN[0]~input_o\ & (\ShiftFN[1]~input_o\ & \Shifter|InputExtended[63]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftFN[0]~input_o\,
	datac => \ALT_INV_ShiftFN[1]~input_o\,
	datad => \Shifter|ALT_INV_InputExtended[63]~2_combout\,
	combout => \Shifter|sign_bit~0_combout\);

-- Location: MLABCELL_X37_Y32_N10
\Shifter|stage[1][62]~44\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][62]~44_combout\ = ( \Shifter|sign_bit~0_combout\ & ( ((!\B[0]~input_o\ & ((!\Shifter|stage_in[62]~36_combout\))) # (\B[0]~input_o\ & (\Shifter|stage_in[63]~37_combout\))) # (\B[1]~input_o\) ) ) # ( !\Shifter|sign_bit~0_combout\ & ( 
-- (!\B[1]~input_o\ & ((!\B[0]~input_o\ & ((!\Shifter|stage_in[62]~36_combout\))) # (\B[0]~input_o\ & (\Shifter|stage_in[63]~37_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000001010000110000000101000011001111010111111100111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[63]~37_combout\,
	datab => \Shifter|ALT_INV_stage_in[62]~36_combout\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	dataf => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Shifter|stage[1][62]~44_combout\);

-- Location: LABCELL_X35_Y32_N8
\Shifter|stage[2][62]~45\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][62]~45_combout\ = ( \B[2]~input_o\ & ( \Shifter|stage[1][62]~44_combout\ & ( \Shifter|sign_bit~0_combout\ ) ) ) # ( !\B[2]~input_o\ & ( \Shifter|stage[1][62]~44_combout\ & ( (!\B[3]~input_o\) # (\Shifter|sign_bit~0_combout\) ) ) ) # ( 
-- \B[2]~input_o\ & ( !\Shifter|stage[1][62]~44_combout\ & ( \Shifter|sign_bit~0_combout\ ) ) ) # ( !\B[2]~input_o\ & ( !\Shifter|stage[1][62]~44_combout\ & ( (\Shifter|sign_bit~0_combout\ & \B[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011001100110011001111111111001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_sign_bit~0_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][62]~44_combout\,
	combout => \Shifter|stage[2][62]~45_combout\);

-- Location: MLABCELL_X44_Y32_N6
\Shifter|stage[1][41]~28\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][41]~28_combout\ = ( \Shifter|stage_in[42]~16_combout\ & ( \Shifter|stage_in[44]~23_combout\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & (!\Shifter|stage_in[41]~18_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[43]~17_combout\))))) ) 
-- ) ) # ( !\Shifter|stage_in[42]~16_combout\ & ( \Shifter|stage_in[44]~23_combout\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & (!\Shifter|stage_in[41]~18_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[43]~17_combout\))))) # (\B[0]~input_o\ & 
-- (((!\B[1]~input_o\)))) ) ) ) # ( \Shifter|stage_in[42]~16_combout\ & ( !\Shifter|stage_in[44]~23_combout\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & (!\Shifter|stage_in[41]~18_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[43]~17_combout\))))) # 
-- (\B[0]~input_o\ & (((\B[1]~input_o\)))) ) ) ) # ( !\Shifter|stage_in[42]~16_combout\ & ( !\Shifter|stage_in[44]~23_combout\ & ( ((!\B[1]~input_o\ & (!\Shifter|stage_in[41]~18_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[43]~17_combout\)))) # 
-- (\B[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111110110011100011111000001110111100101100001000110010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[41]~18_combout\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[43]~17_combout\,
	datae => \Shifter|ALT_INV_stage_in[42]~16_combout\,
	dataf => \Shifter|ALT_INV_stage_in[44]~23_combout\,
	combout => \Shifter|stage[1][41]~28_combout\);

-- Location: LABCELL_X38_Y32_N8
\Shifter|stage[1][45]~29\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][45]~29_combout\ = ( \Shifter|stage_in[45]~22_combout\ & ( \B[0]~input_o\ & ( (!\B[1]~input_o\ & (!\Shifter|stage_in[46]~20_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[48]~47_combout\))) ) ) ) # ( 
-- !\Shifter|stage_in[45]~22_combout\ & ( \B[0]~input_o\ & ( (!\B[1]~input_o\ & (!\Shifter|stage_in[46]~20_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[48]~47_combout\))) ) ) ) # ( \Shifter|stage_in[45]~22_combout\ & ( !\B[0]~input_o\ & ( 
-- (!\Shifter|stage_in[47]~21_combout\ & \B[1]~input_o\) ) ) ) # ( !\Shifter|stage_in[45]~22_combout\ & ( !\B[0]~input_o\ & ( (!\Shifter|stage_in[47]~21_combout\) # (!\B[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100000000001100110010101010111100001010101011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[46]~20_combout\,
	datab => \Shifter|ALT_INV_stage_in[47]~21_combout\,
	datac => \Shifter|ALT_INV_stage_in[48]~47_combout\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[45]~22_combout\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][45]~29_combout\);

-- Location: LABCELL_X43_Y32_N22
\Shifter|stage[1][37]~30\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][37]~30_combout\ = ( \B[1]~input_o\ & ( \Shifter|stage_in[38]~24_combout\ & ( (!\B[0]~input_o\ & (!\Shifter|stage_in[39]~25_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[40]~19_combout\))) ) ) ) # ( !\B[1]~input_o\ & ( 
-- \Shifter|stage_in[38]~24_combout\ & ( (!\Shifter|stage_in[37]~26_combout\ & !\B[0]~input_o\) ) ) ) # ( \B[1]~input_o\ & ( !\Shifter|stage_in[38]~24_combout\ & ( (!\B[0]~input_o\ & (!\Shifter|stage_in[39]~25_combout\)) # (\B[0]~input_o\ & 
-- ((!\Shifter|stage_in[40]~19_combout\))) ) ) ) # ( !\B[1]~input_o\ & ( !\Shifter|stage_in[38]~24_combout\ & ( (!\Shifter|stage_in[37]~26_combout\) # (\B[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111101010101100110011110000000000001010101011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[39]~25_combout\,
	datab => \Shifter|ALT_INV_stage_in[40]~19_combout\,
	datac => \Shifter|ALT_INV_stage_in[37]~26_combout\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[38]~24_combout\,
	combout => \Shifter|stage[1][37]~30_combout\);

-- Location: LABCELL_X43_Y32_N26
\Shifter|stage[1][33]~31\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][33]~31_combout\ = ( \B[0]~input_o\ & ( \Shifter|stage_in[35]~29_combout\ & ( (!\B[1]~input_o\ & ((!\Shifter|stage_in[34]~28_combout\))) # (\B[1]~input_o\ & (!\Shifter|stage_in[36]~27_combout\)) ) ) ) # ( !\B[0]~input_o\ & ( 
-- \Shifter|stage_in[35]~29_combout\ & ( (!\B[1]~input_o\ & !\Shifter|stage_in[33]~30_combout\) ) ) ) # ( \B[0]~input_o\ & ( !\Shifter|stage_in[35]~29_combout\ & ( (!\B[1]~input_o\ & ((!\Shifter|stage_in[34]~28_combout\))) # (\B[1]~input_o\ & 
-- (!\Shifter|stage_in[36]~27_combout\)) ) ) ) # ( !\B[0]~input_o\ & ( !\Shifter|stage_in[35]~29_combout\ & ( (!\Shifter|stage_in[33]~30_combout\) # (\B[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111110010101100101011110000000000001100101011001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[36]~27_combout\,
	datab => \Shifter|ALT_INV_stage_in[34]~28_combout\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[33]~30_combout\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[35]~29_combout\,
	combout => \Shifter|stage[1][33]~31_combout\);

-- Location: LABCELL_X35_Y32_N0
\Shifter|stage[2][33]~32\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][33]~32_combout\ = ( \B[2]~input_o\ & ( \Shifter|stage[1][33]~31_combout\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][37]~30_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][45]~29_combout\)) ) ) ) # ( !\B[2]~input_o\ & ( 
-- \Shifter|stage[1][33]~31_combout\ & ( (!\B[3]~input_o\) # (\Shifter|stage[1][41]~28_combout\) ) ) ) # ( \B[2]~input_o\ & ( !\Shifter|stage[1][33]~31_combout\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][37]~30_combout\))) # (\B[3]~input_o\ & 
-- (\Shifter|stage[1][45]~29_combout\)) ) ) ) # ( !\B[2]~input_o\ & ( !\Shifter|stage[1][33]~31_combout\ & ( (\Shifter|stage[1][41]~28_combout\ & \B[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][41]~28_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][45]~29_combout\,
	datad => \Shifter|ALT_INV_stage[1][37]~30_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][33]~31_combout\,
	combout => \Shifter|stage[2][33]~32_combout\);

-- Location: MLABCELL_X37_Y32_N22
\Shifter|stage[1][61]~34\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][61]~34_combout\ = ( \Shifter|stage_in[63]~37_combout\ & ( \Shifter|stage_in[61]~38_combout\ & ( (!\B[0]~input_o\ & (((\B[1]~input_o\)))) # (\B[0]~input_o\ & ((!\B[1]~input_o\ & (!\Shifter|stage_in[62]~36_combout\)) # (\B[1]~input_o\ & 
-- ((\Shifter|sign_bit~0_combout\))))) ) ) ) # ( !\Shifter|stage_in[63]~37_combout\ & ( \Shifter|stage_in[61]~38_combout\ & ( (\B[0]~input_o\ & ((!\B[1]~input_o\ & (!\Shifter|stage_in[62]~36_combout\)) # (\B[1]~input_o\ & ((\Shifter|sign_bit~0_combout\))))) 
-- ) ) ) # ( \Shifter|stage_in[63]~37_combout\ & ( !\Shifter|stage_in[61]~38_combout\ & ( (!\B[0]~input_o\) # ((!\B[1]~input_o\ & (!\Shifter|stage_in[62]~36_combout\)) # (\B[1]~input_o\ & ((\Shifter|sign_bit~0_combout\)))) ) ) ) # ( 
-- !\Shifter|stage_in[63]~37_combout\ & ( !\Shifter|stage_in[61]~38_combout\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\)))) # (\B[0]~input_o\ & ((!\B[1]~input_o\ & (!\Shifter|stage_in[62]~36_combout\)) # (\B[1]~input_o\ & ((\Shifter|sign_bit~0_combout\))))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100101111010101110111101000000010001010100101001001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \Shifter|ALT_INV_stage_in[62]~36_combout\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \Shifter|ALT_INV_sign_bit~0_combout\,
	datae => \Shifter|ALT_INV_stage_in[63]~37_combout\,
	dataf => \Shifter|ALT_INV_stage_in[61]~38_combout\,
	combout => \Shifter|stage[1][61]~34_combout\);

-- Location: LABCELL_X38_Y32_N38
\Shifter|stage[1][49]~36\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][49]~36_combout\ = ( \Shifter|stage_in[49]~46_combout\ & ( \B[0]~input_o\ & ( (!\B[1]~input_o\ & (!\Shifter|stage_in[50]~44_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[52]~43_combout\))) ) ) ) # ( 
-- !\Shifter|stage_in[49]~46_combout\ & ( \B[0]~input_o\ & ( (!\B[1]~input_o\ & (!\Shifter|stage_in[50]~44_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[52]~43_combout\))) ) ) ) # ( \Shifter|stage_in[49]~46_combout\ & ( !\B[0]~input_o\ & ( 
-- (!\Shifter|stage_in[51]~45_combout\ & \B[1]~input_o\) ) ) ) # ( !\Shifter|stage_in[49]~46_combout\ & ( !\B[0]~input_o\ & ( (!\Shifter|stage_in[51]~45_combout\) # (!\B[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010000010100000101011001111110000001100111111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[51]~45_combout\,
	datab => \Shifter|ALT_INV_stage_in[50]~44_combout\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[52]~43_combout\,
	datae => \Shifter|ALT_INV_stage_in[49]~46_combout\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][49]~36_combout\);

-- Location: MLABCELL_X37_Y32_N38
\Shifter|stage[1][57]~33\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][57]~33_combout\ = ( \Shifter|stage_in[57]~34_combout\ & ( \Shifter|stage_in[59]~33_combout\ & ( (\B[0]~input_o\ & ((!\B[1]~input_o\ & (!\Shifter|stage_in[58]~32_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[60]~39_combout\))))) ) ) 
-- ) # ( !\Shifter|stage_in[57]~34_combout\ & ( \Shifter|stage_in[59]~33_combout\ & ( (!\B[1]~input_o\ & ((!\Shifter|stage_in[58]~32_combout\) # ((!\B[0]~input_o\)))) # (\B[1]~input_o\ & (((!\Shifter|stage_in[60]~39_combout\ & \B[0]~input_o\)))) ) ) ) # ( 
-- \Shifter|stage_in[57]~34_combout\ & ( !\Shifter|stage_in[59]~33_combout\ & ( (!\B[1]~input_o\ & (!\Shifter|stage_in[58]~32_combout\ & ((\B[0]~input_o\)))) # (\B[1]~input_o\ & (((!\Shifter|stage_in[60]~39_combout\) # (!\B[0]~input_o\)))) ) ) ) # ( 
-- !\Shifter|stage_in[57]~34_combout\ & ( !\Shifter|stage_in[59]~33_combout\ & ( (!\B[0]~input_o\) # ((!\B[1]~input_o\ & (!\Shifter|stage_in[58]~32_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[60]~39_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101100000011111010110011110000101011000000000010101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[58]~32_combout\,
	datab => \Shifter|ALT_INV_stage_in[60]~39_combout\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[57]~34_combout\,
	dataf => \Shifter|ALT_INV_stage_in[59]~33_combout\,
	combout => \Shifter|stage[1][57]~33_combout\);

-- Location: LABCELL_X38_Y32_N12
\Shifter|stage[1][53]~35\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][53]~35_combout\ = ( \Shifter|stage_in[56]~35_combout\ & ( \Shifter|stage_in[53]~42_combout\ & ( (!\B[1]~input_o\ & (!\Shifter|stage_in[54]~40_combout\ & ((\B[0]~input_o\)))) # (\B[1]~input_o\ & (((!\Shifter|stage_in[55]~41_combout\ & 
-- !\B[0]~input_o\)))) ) ) ) # ( !\Shifter|stage_in[56]~35_combout\ & ( \Shifter|stage_in[53]~42_combout\ & ( (!\B[1]~input_o\ & (!\Shifter|stage_in[54]~40_combout\ & ((\B[0]~input_o\)))) # (\B[1]~input_o\ & (((!\Shifter|stage_in[55]~41_combout\) # 
-- (\B[0]~input_o\)))) ) ) ) # ( \Shifter|stage_in[56]~35_combout\ & ( !\Shifter|stage_in[53]~42_combout\ & ( (!\B[1]~input_o\ & ((!\Shifter|stage_in[54]~40_combout\) # ((!\B[0]~input_o\)))) # (\B[1]~input_o\ & (((!\Shifter|stage_in[55]~41_combout\ & 
-- !\B[0]~input_o\)))) ) ) ) # ( !\Shifter|stage_in[56]~35_combout\ & ( !\Shifter|stage_in[53]~42_combout\ & ( (!\B[1]~input_o\ & ((!\Shifter|stage_in[54]~40_combout\) # ((!\B[0]~input_o\)))) # (\B[1]~input_o\ & (((!\Shifter|stage_in[55]~41_combout\) # 
-- (\B[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110010111011111111001000100000110000101110110011000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[54]~40_combout\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[55]~41_combout\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[56]~35_combout\,
	dataf => \Shifter|ALT_INV_stage_in[53]~42_combout\,
	combout => \Shifter|stage[1][53]~35_combout\);

-- Location: LABCELL_X35_Y32_N6
\Shifter|stage[2][49]~37\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][49]~37_combout\ = ( \B[2]~input_o\ & ( \Shifter|stage[1][53]~35_combout\ & ( (!\B[3]~input_o\) # (\Shifter|stage[1][61]~34_combout\) ) ) ) # ( !\B[2]~input_o\ & ( \Shifter|stage[1][53]~35_combout\ & ( (!\B[3]~input_o\ & 
-- (\Shifter|stage[1][49]~36_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][57]~33_combout\))) ) ) ) # ( \B[2]~input_o\ & ( !\Shifter|stage[1][53]~35_combout\ & ( (\Shifter|stage[1][61]~34_combout\ & \B[3]~input_o\) ) ) ) # ( !\B[2]~input_o\ & ( 
-- !\Shifter|stage[1][53]~35_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][49]~36_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][57]~33_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000100010001000100001100001111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][61]~34_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][49]~36_combout\,
	datad => \Shifter|ALT_INV_stage[1][57]~33_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][53]~35_combout\,
	combout => \Shifter|stage[2][49]~37_combout\);

-- Location: MLABCELL_X42_Y33_N38
\Shifter|stage[1][17]~26\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][17]~26_combout\ = ( \Shifter|stage_in[20]~11_combout\ & ( \B[0]~input_o\ & ( (\B[1]~input_o\) # (\Shifter|stage_in[18]~12_combout\) ) ) ) # ( !\Shifter|stage_in[20]~11_combout\ & ( \B[0]~input_o\ & ( (\Shifter|stage_in[18]~12_combout\ & 
-- !\B[1]~input_o\) ) ) ) # ( \Shifter|stage_in[20]~11_combout\ & ( !\B[0]~input_o\ & ( (!\B[1]~input_o\ & (\Shifter|stage_in[17]~14_combout\)) # (\B[1]~input_o\ & ((\Shifter|stage_in[19]~13_combout\))) ) ) ) # ( !\Shifter|stage_in[20]~11_combout\ & ( 
-- !\B[0]~input_o\ & ( (!\B[1]~input_o\ & (\Shifter|stage_in[17]~14_combout\)) # (\B[1]~input_o\ & ((\Shifter|stage_in[19]~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[18]~12_combout\,
	datab => \Shifter|ALT_INV_stage_in[17]~14_combout\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[19]~13_combout\,
	datae => \Shifter|ALT_INV_stage_in[20]~11_combout\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][17]~26_combout\);

-- Location: MLABCELL_X42_Y31_N14
\Shifter|stage[1][25]~23\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][25]~23_combout\ = ( \Shifter|stage_in[25]~2_combout\ & ( \B[0]~input_o\ & ( (!\B[1]~input_o\ & (\Shifter|stage_in[26]~0_combout\)) # (\B[1]~input_o\ & ((\Shifter|stage_in[28]~7_combout\))) ) ) ) # ( !\Shifter|stage_in[25]~2_combout\ & ( 
-- \B[0]~input_o\ & ( (!\B[1]~input_o\ & (\Shifter|stage_in[26]~0_combout\)) # (\B[1]~input_o\ & ((\Shifter|stage_in[28]~7_combout\))) ) ) ) # ( \Shifter|stage_in[25]~2_combout\ & ( !\B[0]~input_o\ & ( (!\B[1]~input_o\) # (\Shifter|stage_in[27]~1_combout\) ) 
-- ) ) # ( !\Shifter|stage_in[25]~2_combout\ & ( !\B[0]~input_o\ & ( (\B[1]~input_o\ & \Shifter|stage_in[27]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[1]~input_o\,
	datab => \Shifter|ALT_INV_stage_in[26]~0_combout\,
	datac => \Shifter|ALT_INV_stage_in[28]~7_combout\,
	datad => \Shifter|ALT_INV_stage_in[27]~1_combout\,
	datae => \Shifter|ALT_INV_stage_in[25]~2_combout\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][25]~23_combout\);

-- Location: LABCELL_X43_Y33_N32
\Shifter|stage[1][21]~25\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][21]~25_combout\ = ( \B[1]~input_o\ & ( \B[0]~input_o\ & ( \Shifter|stage_in[24]~3_combout\ ) ) ) # ( !\B[1]~input_o\ & ( \B[0]~input_o\ & ( \Shifter|stage_in[22]~8_combout\ ) ) ) # ( \B[1]~input_o\ & ( !\B[0]~input_o\ & ( 
-- \Shifter|stage_in[23]~9_combout\ ) ) ) # ( !\B[1]~input_o\ & ( !\B[0]~input_o\ & ( \Shifter|stage_in[21]~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[22]~8_combout\,
	datab => \Shifter|ALT_INV_stage_in[21]~10_combout\,
	datac => \Shifter|ALT_INV_stage_in[24]~3_combout\,
	datad => \Shifter|ALT_INV_stage_in[23]~9_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][21]~25_combout\);

-- Location: MLABCELL_X42_Y31_N18
\Shifter|stage[1][29]~24\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][29]~24_combout\ = ( \Shifter|stage_in[31]~5_combout\ & ( \B[1]~input_o\ & ( (!\B[0]~input_o\) # (\Shifter|stage_in[32]~31_combout\) ) ) ) # ( !\Shifter|stage_in[31]~5_combout\ & ( \B[1]~input_o\ & ( (\Shifter|stage_in[32]~31_combout\ & 
-- \B[0]~input_o\) ) ) ) # ( \Shifter|stage_in[31]~5_combout\ & ( !\B[1]~input_o\ & ( (!\B[0]~input_o\ & ((\Shifter|stage_in[29]~6_combout\))) # (\B[0]~input_o\ & (\Shifter|stage_in[30]~4_combout\)) ) ) ) # ( !\Shifter|stage_in[31]~5_combout\ & ( 
-- !\B[1]~input_o\ & ( (!\B[0]~input_o\ & ((\Shifter|stage_in[29]~6_combout\))) # (\B[0]~input_o\ & (\Shifter|stage_in[30]~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[30]~4_combout\,
	datab => \Shifter|ALT_INV_stage_in[32]~31_combout\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[29]~6_combout\,
	datae => \Shifter|ALT_INV_stage_in[31]~5_combout\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shifter|stage[1][29]~24_combout\);

-- Location: LABCELL_X40_Y31_N22
\Shifter|stage[2][17]~27\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][17]~27_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shifter|stage[1][29]~24_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shifter|stage[1][21]~25_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shifter|stage[1][25]~23_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shifter|stage[1][17]~26_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][17]~26_combout\,
	datab => \Shifter|ALT_INV_stage[1][25]~23_combout\,
	datac => \Shifter|ALT_INV_stage[1][21]~25_combout\,
	datad => \Shifter|ALT_INV_stage[1][29]~24_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][17]~27_combout\);

-- Location: LABCELL_X40_Y34_N4
\Shifter|stage~38\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~38_combout\ = ( \Shifter|stage[2][17]~27_combout\ & ( ((!\Shifter|Equal9~0_combout\ & ((\Shifter|stage[2][49]~37_combout\))) # (\Shifter|Equal9~0_combout\ & (\Shifter|stage[2][33]~32_combout\))) # (\Shifter|Equal10~0_combout\) ) ) # ( 
-- !\Shifter|stage[2][17]~27_combout\ & ( (!\Shifter|Equal10~0_combout\ & ((!\Shifter|Equal9~0_combout\ & ((\Shifter|stage[2][49]~37_combout\))) # (\Shifter|Equal9~0_combout\ & (\Shifter|stage[2][33]~32_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100010001001011111011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal10~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][33]~32_combout\,
	datac => \Shifter|ALT_INV_stage[2][49]~37_combout\,
	datad => \Shifter|ALT_INV_Equal9~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][17]~27_combout\,
	combout => \Shifter|stage~38_combout\);

-- Location: LABCELL_X38_Y33_N18
\Shifter|stage[1][5]~41\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][5]~41_combout\ = ( \Shifter|stage_in[7]~57_combout\ & ( \Shifter|stage_in[8]~55_combout\ & ( ((!\B[0]~input_o\ & ((\Shifter|stage_in[5]~58_combout\))) # (\B[0]~input_o\ & (\Shifter|stage_in[6]~56_combout\))) # (\B[1]~input_o\) ) ) ) # ( 
-- !\Shifter|stage_in[7]~57_combout\ & ( \Shifter|stage_in[8]~55_combout\ & ( (!\B[0]~input_o\ & (((\Shifter|stage_in[5]~58_combout\ & !\B[1]~input_o\)))) # (\B[0]~input_o\ & (((\B[1]~input_o\)) # (\Shifter|stage_in[6]~56_combout\))) ) ) ) # ( 
-- \Shifter|stage_in[7]~57_combout\ & ( !\Shifter|stage_in[8]~55_combout\ & ( (!\B[0]~input_o\ & (((\B[1]~input_o\) # (\Shifter|stage_in[5]~58_combout\)))) # (\B[0]~input_o\ & (\Shifter|stage_in[6]~56_combout\ & ((!\B[1]~input_o\)))) ) ) ) # ( 
-- !\Shifter|stage_in[7]~57_combout\ & ( !\Shifter|stage_in[8]~55_combout\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & ((\Shifter|stage_in[5]~58_combout\))) # (\B[0]~input_o\ & (\Shifter|stage_in[6]~56_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[6]~56_combout\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[5]~58_combout\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[7]~57_combout\,
	dataf => \Shifter|ALT_INV_stage_in[8]~55_combout\,
	combout => \Shifter|stage[1][5]~41_combout\);

-- Location: MLABCELL_X42_Y33_N2
\Shifter|stage[1][13]~40\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][13]~40_combout\ = ( \Shifter|stage_in[13]~62_combout\ & ( \Shifter|stage_in[16]~15_combout\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\)) # (\Shifter|stage_in[15]~61_combout\))) # (\B[0]~input_o\ & (((\Shifter|stage_in[14]~60_combout\) # 
-- (\B[1]~input_o\)))) ) ) ) # ( !\Shifter|stage_in[13]~62_combout\ & ( \Shifter|stage_in[16]~15_combout\ & ( (!\B[0]~input_o\ & (\Shifter|stage_in[15]~61_combout\ & (\B[1]~input_o\))) # (\B[0]~input_o\ & (((\Shifter|stage_in[14]~60_combout\) # 
-- (\B[1]~input_o\)))) ) ) ) # ( \Shifter|stage_in[13]~62_combout\ & ( !\Shifter|stage_in[16]~15_combout\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\)) # (\Shifter|stage_in[15]~61_combout\))) # (\B[0]~input_o\ & (((!\B[1]~input_o\ & 
-- \Shifter|stage_in[14]~60_combout\)))) ) ) ) # ( !\Shifter|stage_in[13]~62_combout\ & ( !\Shifter|stage_in[16]~15_combout\ & ( (!\B[0]~input_o\ & (\Shifter|stage_in[15]~61_combout\ & (\B[1]~input_o\))) # (\B[0]~input_o\ & (((!\B[1]~input_o\ & 
-- \Shifter|stage_in[14]~60_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[15]~61_combout\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[14]~60_combout\,
	datae => \Shifter|ALT_INV_stage_in[13]~62_combout\,
	dataf => \Shifter|ALT_INV_stage_in[16]~15_combout\,
	combout => \Shifter|stage[1][13]~40_combout\);

-- Location: LABCELL_X38_Y33_N32
\Shifter|stage[1][9]~39\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][9]~39_combout\ = ( \Shifter|stage_in[11]~53_combout\ & ( \B[0]~input_o\ & ( (!\B[1]~input_o\ & (\Shifter|stage_in[10]~52_combout\)) # (\B[1]~input_o\ & ((\Shifter|stage_in[12]~63_combout\))) ) ) ) # ( !\Shifter|stage_in[11]~53_combout\ & 
-- ( \B[0]~input_o\ & ( (!\B[1]~input_o\ & (\Shifter|stage_in[10]~52_combout\)) # (\B[1]~input_o\ & ((\Shifter|stage_in[12]~63_combout\))) ) ) ) # ( \Shifter|stage_in[11]~53_combout\ & ( !\B[0]~input_o\ & ( (\B[1]~input_o\) # 
-- (\Shifter|stage_in[9]~54_combout\) ) ) ) # ( !\Shifter|stage_in[11]~53_combout\ & ( !\B[0]~input_o\ & ( (\Shifter|stage_in[9]~54_combout\ & !\B[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[10]~52_combout\,
	datab => \Shifter|ALT_INV_stage_in[12]~63_combout\,
	datac => \Shifter|ALT_INV_stage_in[9]~54_combout\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[11]~53_combout\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][9]~39_combout\);

-- Location: MLABCELL_X39_Y33_N14
\Shifter|stage[2][1]~42\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][1]~42_combout\ = ( \Shifter|stage_in[4]~59_combout\ & ( \Shifter|stage_in[3]~51_combout\ & ( ((!\B[0]~input_o\ & (\Shifter|stage_in[1]~50_combout\)) # (\B[0]~input_o\ & ((\Shifter|stage_in[2]~49_combout\)))) # (\B[1]~input_o\) ) ) ) # ( 
-- !\Shifter|stage_in[4]~59_combout\ & ( \Shifter|stage_in[3]~51_combout\ & ( (!\B[0]~input_o\ & (((\B[1]~input_o\)) # (\Shifter|stage_in[1]~50_combout\))) # (\B[0]~input_o\ & (((\Shifter|stage_in[2]~49_combout\ & !\B[1]~input_o\)))) ) ) ) # ( 
-- \Shifter|stage_in[4]~59_combout\ & ( !\Shifter|stage_in[3]~51_combout\ & ( (!\B[0]~input_o\ & (\Shifter|stage_in[1]~50_combout\ & ((!\B[1]~input_o\)))) # (\B[0]~input_o\ & (((\B[1]~input_o\) # (\Shifter|stage_in[2]~49_combout\)))) ) ) ) # ( 
-- !\Shifter|stage_in[4]~59_combout\ & ( !\Shifter|stage_in[3]~51_combout\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & (\Shifter|stage_in[1]~50_combout\)) # (\B[0]~input_o\ & ((\Shifter|stage_in[2]~49_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[1]~50_combout\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[2]~49_combout\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[4]~59_combout\,
	dataf => \Shifter|ALT_INV_stage_in[3]~51_combout\,
	combout => \Shifter|stage[2][1]~42_combout\);

-- Location: LABCELL_X40_Y31_N24
\Shifter|stage[2][1]~43\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][1]~43_combout\ = ( \B[3]~input_o\ & ( \Shifter|stage[2][1]~42_combout\ & ( (!\B[2]~input_o\ & ((\Shifter|stage[1][9]~39_combout\))) # (\B[2]~input_o\ & (\Shifter|stage[1][13]~40_combout\)) ) ) ) # ( !\B[3]~input_o\ & ( 
-- \Shifter|stage[2][1]~42_combout\ & ( (!\B[2]~input_o\) # (\Shifter|stage[1][5]~41_combout\) ) ) ) # ( \B[3]~input_o\ & ( !\Shifter|stage[2][1]~42_combout\ & ( (!\B[2]~input_o\ & ((\Shifter|stage[1][9]~39_combout\))) # (\B[2]~input_o\ & 
-- (\Shifter|stage[1][13]~40_combout\)) ) ) ) # ( !\B[3]~input_o\ & ( !\Shifter|stage[2][1]~42_combout\ & ( (\Shifter|stage[1][5]~41_combout\ & \B[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110011001111111111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][5]~41_combout\,
	datab => \Shifter|ALT_INV_stage[1][13]~40_combout\,
	datac => \Shifter|ALT_INV_stage[1][9]~39_combout\,
	datad => \ALT_INV_B[2]~input_o\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \Shifter|ALT_INV_stage[2][1]~42_combout\,
	combout => \Shifter|stage[2][1]~43_combout\);

-- Location: LABCELL_X40_Y34_N22
\Y_internal~6\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~6_combout\ = ( \Shifter|stage[2][1]~43_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((!\Shifter|Equal11~0_combout\) # (\Shifter|stage~38_combout\)))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][62]~45_combout\ & 
-- (!\Shifter|Equal11~0_combout\))) ) ) # ( !\Shifter|stage[2][1]~43_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((\Shifter|Equal11~0_combout\ & \Shifter|stage~38_combout\)))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][62]~45_combout\ & 
-- (!\Shifter|Equal11~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000100000001101010110000101110101011000010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][62]~45_combout\,
	datac => \Shifter|ALT_INV_Equal11~0_combout\,
	datad => \Shifter|ALT_INV_stage~38_combout\,
	dataf => \Shifter|ALT_INV_stage[2][1]~43_combout\,
	combout => \Y_internal~6_combout\);

-- Location: LABCELL_X38_Y37_N34
\Y_internal~7\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~7_combout\ = ( \Y_internal~6_combout\ & ( (!\Y_internal~5_combout\ & (((\Y_internal~4_combout\)))) # (\Y_internal~5_combout\ & ((!\Y_internal~0_combout\) # ((\Adder|S\(1))))) ) ) # ( !\Y_internal~6_combout\ & ( (!\Y_internal~5_combout\ & 
-- (((\Y_internal~4_combout\)))) # (\Y_internal~5_combout\ & (\Y_internal~0_combout\ & (\Adder|S\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100100011111011110010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \ALT_INV_Y_internal~5_combout\,
	datac => \Adder|ALT_INV_S\(1),
	datad => \ALT_INV_Y_internal~4_combout\,
	dataf => \ALT_INV_Y_internal~6_combout\,
	combout => \Y_internal~7_combout\);

-- Location: MLABCELL_X37_Y38_N38
\Y_internal~8\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~8_combout\ = (!\A[2]~input_o\ & (((\Y_internal~2_combout\ & \B[2]~input_o\)))) # (\A[2]~input_o\ & (!\Y_internal~2_combout\ $ (((!\Y_internal~3_combout\) # (!\B[2]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110110000000110011011000000011001101100000001100110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~3_combout\,
	datab => \ALT_INV_Y_internal~2_combout\,
	datac => \ALT_INV_A[2]~input_o\,
	datad => \ALT_INV_B[2]~input_o\,
	combout => \Y_internal~8_combout\);

-- Location: LABCELL_X38_Y38_N2
\Adder|carry[10]~6\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[10]~6_combout\ = ( \AddnSub~input_o\ & ( (!\Adder|G_array[6][1]~17_combout\ & ((!\Adder|carry~4_combout\) # (!\B[1]~input_o\ $ (!\A[1]~input_o\)))) ) ) # ( !\AddnSub~input_o\ & ( (!\Adder|G_array[6][1]~17_combout\ & 
-- ((!\Adder|carry~4_combout\) # (!\B[1]~input_o\ $ (\A[1]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010001010101010001000101010001010101010001000101010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[6][1]~17_combout\,
	datab => \Adder|ALT_INV_carry~4_combout\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[1]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|carry[10]~6_combout\);

-- Location: MLABCELL_X37_Y38_N30
\Adder|S[2]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(2) = ( \AddnSub~input_o\ & ( !\B[2]~input_o\ $ (!\A[2]~input_o\ $ (\Adder|carry[10]~6_combout\)) ) ) # ( !\AddnSub~input_o\ & ( !\B[2]~input_o\ $ (!\A[2]~input_o\ $ (!\Adder|carry[10]~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101001011010101001010101101010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datac => \ALT_INV_A[2]~input_o\,
	datad => \Adder|ALT_INV_carry[10]~6_combout\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|S\(2));

-- Location: LABCELL_X38_Y33_N26
\Shifter|stage[1][6]~63\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][6]~63_combout\ = ( \B[1]~input_o\ & ( \Shifter|stage_in[8]~55_combout\ & ( (!\B[0]~input_o\) # (\Shifter|stage_in[9]~54_combout\) ) ) ) # ( !\B[1]~input_o\ & ( \Shifter|stage_in[8]~55_combout\ & ( (!\B[0]~input_o\ & 
-- ((\Shifter|stage_in[6]~56_combout\))) # (\B[0]~input_o\ & (\Shifter|stage_in[7]~57_combout\)) ) ) ) # ( \B[1]~input_o\ & ( !\Shifter|stage_in[8]~55_combout\ & ( (\Shifter|stage_in[9]~54_combout\ & \B[0]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( 
-- !\Shifter|stage_in[8]~55_combout\ & ( (!\B[0]~input_o\ & ((\Shifter|stage_in[6]~56_combout\))) # (\B[0]~input_o\ & (\Shifter|stage_in[7]~57_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000100010001000100000011110011111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[9]~54_combout\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[7]~57_combout\,
	datad => \Shifter|ALT_INV_stage_in[6]~56_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[8]~55_combout\,
	combout => \Shifter|stage[1][6]~63_combout\);

-- Location: MLABCELL_X39_Y33_N36
\Shifter|stage[2][2]~64\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][2]~64_combout\ = ( \Shifter|stage_in[4]~59_combout\ & ( \Shifter|stage_in[3]~51_combout\ & ( (!\B[0]~input_o\ & (((\Shifter|stage_in[2]~49_combout\) # (\B[1]~input_o\)))) # (\B[0]~input_o\ & (((!\B[1]~input_o\)) # 
-- (\Shifter|stage_in[5]~58_combout\))) ) ) ) # ( !\Shifter|stage_in[4]~59_combout\ & ( \Shifter|stage_in[3]~51_combout\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\ & \Shifter|stage_in[2]~49_combout\)))) # (\B[0]~input_o\ & (((!\B[1]~input_o\)) # 
-- (\Shifter|stage_in[5]~58_combout\))) ) ) ) # ( \Shifter|stage_in[4]~59_combout\ & ( !\Shifter|stage_in[3]~51_combout\ & ( (!\B[0]~input_o\ & (((\Shifter|stage_in[2]~49_combout\) # (\B[1]~input_o\)))) # (\B[0]~input_o\ & (\Shifter|stage_in[5]~58_combout\ & 
-- (\B[1]~input_o\))) ) ) ) # ( !\Shifter|stage_in[4]~59_combout\ & ( !\Shifter|stage_in[3]~51_combout\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\ & \Shifter|stage_in[2]~49_combout\)))) # (\B[0]~input_o\ & (\Shifter|stage_in[5]~58_combout\ & 
-- (\B[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[5]~58_combout\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[2]~49_combout\,
	datae => \Shifter|ALT_INV_stage_in[4]~59_combout\,
	dataf => \Shifter|ALT_INV_stage_in[3]~51_combout\,
	combout => \Shifter|stage[2][2]~64_combout\);

-- Location: MLABCELL_X42_Y33_N30
\Shifter|stage[1][14]~62\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][14]~62_combout\ = ( \B[1]~input_o\ & ( \B[0]~input_o\ & ( \Shifter|stage_in[17]~14_combout\ ) ) ) # ( !\B[1]~input_o\ & ( \B[0]~input_o\ & ( \Shifter|stage_in[15]~61_combout\ ) ) ) # ( \B[1]~input_o\ & ( !\B[0]~input_o\ & ( 
-- \Shifter|stage_in[16]~15_combout\ ) ) ) # ( !\B[1]~input_o\ & ( !\B[0]~input_o\ & ( \Shifter|stage_in[14]~60_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[17]~14_combout\,
	datab => \Shifter|ALT_INV_stage_in[15]~61_combout\,
	datac => \Shifter|ALT_INV_stage_in[16]~15_combout\,
	datad => \Shifter|ALT_INV_stage_in[14]~60_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][14]~62_combout\);

-- Location: LABCELL_X38_Y33_N20
\Shifter|stage[1][10]~61\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][10]~61_combout\ = ( \Shifter|stage_in[11]~53_combout\ & ( \B[0]~input_o\ & ( (!\B[1]~input_o\) # (\Shifter|stage_in[13]~62_combout\) ) ) ) # ( !\Shifter|stage_in[11]~53_combout\ & ( \B[0]~input_o\ & ( (\Shifter|stage_in[13]~62_combout\ & 
-- \B[1]~input_o\) ) ) ) # ( \Shifter|stage_in[11]~53_combout\ & ( !\B[0]~input_o\ & ( (!\B[1]~input_o\ & (\Shifter|stage_in[10]~52_combout\)) # (\B[1]~input_o\ & ((\Shifter|stage_in[12]~63_combout\))) ) ) ) # ( !\Shifter|stage_in[11]~53_combout\ & ( 
-- !\B[0]~input_o\ & ( (!\B[1]~input_o\ & (\Shifter|stage_in[10]~52_combout\)) # (\B[1]~input_o\ & ((\Shifter|stage_in[12]~63_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[10]~52_combout\,
	datab => \Shifter|ALT_INV_stage_in[12]~63_combout\,
	datac => \Shifter|ALT_INV_stage_in[13]~62_combout\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[11]~53_combout\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][10]~61_combout\);

-- Location: MLABCELL_X39_Y33_N22
\Shifter|stage[2][2]~65\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][2]~65_combout\ = ( \B[2]~input_o\ & ( \Shifter|stage[1][10]~61_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][6]~63_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][14]~62_combout\))) ) ) ) # ( !\B[2]~input_o\ & ( 
-- \Shifter|stage[1][10]~61_combout\ & ( (\Shifter|stage[2][2]~64_combout\) # (\B[3]~input_o\) ) ) ) # ( \B[2]~input_o\ & ( !\Shifter|stage[1][10]~61_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][6]~63_combout\)) # (\B[3]~input_o\ & 
-- ((\Shifter|stage[1][14]~62_combout\))) ) ) ) # ( !\B[2]~input_o\ & ( !\Shifter|stage[1][10]~61_combout\ & ( (!\B[3]~input_o\ & \Shifter|stage[2][2]~64_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000111011100111111001111110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][6]~63_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_stage[2][2]~64_combout\,
	datad => \Shifter|ALT_INV_stage[1][14]~62_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][10]~61_combout\,
	combout => \Shifter|stage[2][2]~65_combout\);

-- Location: LABCELL_X35_Y34_N20
\Shifter|stage[2][61]~66\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][61]~66_combout\ = ( \Shifter|sign_bit~0_combout\ & ( \Shifter|stage[1][61]~34_combout\ ) ) # ( !\Shifter|sign_bit~0_combout\ & ( \Shifter|stage[1][61]~34_combout\ & ( (!\B[2]~input_o\ & !\B[3]~input_o\) ) ) ) # ( 
-- \Shifter|sign_bit~0_combout\ & ( !\Shifter|stage[1][61]~34_combout\ & ( (\B[3]~input_o\) # (\B[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011111111110101010000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \Shifter|ALT_INV_sign_bit~0_combout\,
	dataf => \Shifter|ALT_INV_stage[1][61]~34_combout\,
	combout => \Shifter|stage[2][61]~66_combout\);

-- Location: LABCELL_X38_Y32_N28
\Shifter|stage[1][50]~58\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][50]~58_combout\ = ( \Shifter|stage_in[50]~44_combout\ & ( \Shifter|stage_in[53]~42_combout\ & ( (!\B[1]~input_o\ & (!\Shifter|stage_in[51]~45_combout\ & ((\B[0]~input_o\)))) # (\B[1]~input_o\ & (((!\Shifter|stage_in[52]~43_combout\ & 
-- !\B[0]~input_o\)))) ) ) ) # ( !\Shifter|stage_in[50]~44_combout\ & ( \Shifter|stage_in[53]~42_combout\ & ( (!\B[1]~input_o\ & ((!\Shifter|stage_in[51]~45_combout\) # ((!\B[0]~input_o\)))) # (\B[1]~input_o\ & (((!\Shifter|stage_in[52]~43_combout\ & 
-- !\B[0]~input_o\)))) ) ) ) # ( \Shifter|stage_in[50]~44_combout\ & ( !\Shifter|stage_in[53]~42_combout\ & ( (!\B[1]~input_o\ & (!\Shifter|stage_in[51]~45_combout\ & ((\B[0]~input_o\)))) # (\B[1]~input_o\ & (((!\Shifter|stage_in[52]~43_combout\) # 
-- (\B[0]~input_o\)))) ) ) ) # ( !\Shifter|stage_in[50]~44_combout\ & ( !\Shifter|stage_in[53]~42_combout\ & ( (!\B[1]~input_o\ & ((!\Shifter|stage_in[51]~45_combout\) # ((!\B[0]~input_o\)))) # (\B[1]~input_o\ & (((!\Shifter|stage_in[52]~43_combout\) # 
-- (\B[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110010111011001100001011101111111100100010000011000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[51]~45_combout\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[52]~43_combout\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[50]~44_combout\,
	dataf => \Shifter|ALT_INV_stage_in[53]~42_combout\,
	combout => \Shifter|stage[1][50]~58_combout\);

-- Location: MLABCELL_X37_Y32_N4
\Shifter|stage[1][58]~56\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][58]~56_combout\ = ( \Shifter|stage_in[58]~32_combout\ & ( \Shifter|stage_in[59]~33_combout\ & ( (\B[1]~input_o\ & ((!\B[0]~input_o\ & ((!\Shifter|stage_in[60]~39_combout\))) # (\B[0]~input_o\ & (!\Shifter|stage_in[61]~38_combout\)))) ) ) 
-- ) # ( !\Shifter|stage_in[58]~32_combout\ & ( \Shifter|stage_in[59]~33_combout\ & ( (!\B[0]~input_o\ & (((!\Shifter|stage_in[60]~39_combout\) # (!\B[1]~input_o\)))) # (\B[0]~input_o\ & (!\Shifter|stage_in[61]~38_combout\ & ((\B[1]~input_o\)))) ) ) ) # ( 
-- \Shifter|stage_in[58]~32_combout\ & ( !\Shifter|stage_in[59]~33_combout\ & ( (!\B[0]~input_o\ & (((!\Shifter|stage_in[60]~39_combout\ & \B[1]~input_o\)))) # (\B[0]~input_o\ & ((!\Shifter|stage_in[61]~38_combout\) # ((!\B[1]~input_o\)))) ) ) ) # ( 
-- !\Shifter|stage_in[58]~32_combout\ & ( !\Shifter|stage_in[59]~33_combout\ & ( (!\B[1]~input_o\) # ((!\B[0]~input_o\ & ((!\Shifter|stage_in[60]~39_combout\))) # (\B[0]~input_o\ & (!\Shifter|stage_in[61]~38_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001010000011111100101011110000110010100000000011001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[61]~38_combout\,
	datab => \Shifter|ALT_INV_stage_in[60]~39_combout\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[58]~32_combout\,
	dataf => \Shifter|ALT_INV_stage_in[59]~33_combout\,
	combout => \Shifter|stage[1][58]~56_combout\);

-- Location: LABCELL_X38_Y32_N26
\Shifter|stage[1][54]~57\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][54]~57_combout\ = ( \Shifter|stage_in[56]~35_combout\ & ( \B[0]~input_o\ & ( (!\B[1]~input_o\ & ((!\Shifter|stage_in[55]~41_combout\))) # (\B[1]~input_o\ & (!\Shifter|stage_in[57]~34_combout\)) ) ) ) # ( 
-- !\Shifter|stage_in[56]~35_combout\ & ( \B[0]~input_o\ & ( (!\B[1]~input_o\ & ((!\Shifter|stage_in[55]~41_combout\))) # (\B[1]~input_o\ & (!\Shifter|stage_in[57]~34_combout\)) ) ) ) # ( \Shifter|stage_in[56]~35_combout\ & ( !\B[0]~input_o\ & ( 
-- (!\Shifter|stage_in[54]~40_combout\ & !\B[1]~input_o\) ) ) ) # ( !\Shifter|stage_in[56]~35_combout\ & ( !\B[0]~input_o\ & ( (!\Shifter|stage_in[54]~40_combout\) # (\B[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011100010001000100011111100001100001111110000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[54]~40_combout\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[57]~34_combout\,
	datad => \Shifter|ALT_INV_stage_in[55]~41_combout\,
	datae => \Shifter|ALT_INV_stage_in[56]~35_combout\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][54]~57_combout\);

-- Location: MLABCELL_X39_Y32_N30
\Shifter|stage[2][50]~59\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][50]~59_combout\ = ( \B[2]~input_o\ & ( \Shifter|stage[1][54]~57_combout\ & ( (!\B[3]~input_o\) # (\Shifter|stage[1][62]~44_combout\) ) ) ) # ( !\B[2]~input_o\ & ( \Shifter|stage[1][54]~57_combout\ & ( (!\B[3]~input_o\ & 
-- (\Shifter|stage[1][50]~58_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][58]~56_combout\))) ) ) ) # ( \B[2]~input_o\ & ( !\Shifter|stage[1][54]~57_combout\ & ( (\B[3]~input_o\ & \Shifter|stage[1][62]~44_combout\) ) ) ) # ( !\B[2]~input_o\ & ( 
-- !\Shifter|stage[1][54]~57_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][50]~58_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][58]~56_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000110000001101000100011101111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][50]~58_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][62]~44_combout\,
	datad => \Shifter|ALT_INV_stage[1][58]~56_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][54]~57_combout\,
	combout => \Shifter|stage[2][50]~59_combout\);

-- Location: LABCELL_X43_Y33_N36
\Shifter|stage[1][22]~48\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][22]~48_combout\ = ( \B[1]~input_o\ & ( \B[0]~input_o\ & ( \Shifter|stage_in[25]~2_combout\ ) ) ) # ( !\B[1]~input_o\ & ( \B[0]~input_o\ & ( \Shifter|stage_in[23]~9_combout\ ) ) ) # ( \B[1]~input_o\ & ( !\B[0]~input_o\ & ( 
-- \Shifter|stage_in[24]~3_combout\ ) ) ) # ( !\B[1]~input_o\ & ( !\B[0]~input_o\ & ( \Shifter|stage_in[22]~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[22]~8_combout\,
	datab => \Shifter|ALT_INV_stage_in[25]~2_combout\,
	datac => \Shifter|ALT_INV_stage_in[24]~3_combout\,
	datad => \Shifter|ALT_INV_stage_in[23]~9_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][22]~48_combout\);

-- Location: MLABCELL_X42_Y33_N24
\Shifter|stage[1][18]~49\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][18]~49_combout\ = ( \Shifter|stage_in[20]~11_combout\ & ( \B[0]~input_o\ & ( (!\B[1]~input_o\ & ((\Shifter|stage_in[19]~13_combout\))) # (\B[1]~input_o\ & (\Shifter|stage_in[21]~10_combout\)) ) ) ) # ( !\Shifter|stage_in[20]~11_combout\ 
-- & ( \B[0]~input_o\ & ( (!\B[1]~input_o\ & ((\Shifter|stage_in[19]~13_combout\))) # (\B[1]~input_o\ & (\Shifter|stage_in[21]~10_combout\)) ) ) ) # ( \Shifter|stage_in[20]~11_combout\ & ( !\B[0]~input_o\ & ( (\B[1]~input_o\) # 
-- (\Shifter|stage_in[18]~12_combout\) ) ) ) # ( !\Shifter|stage_in[20]~11_combout\ & ( !\B[0]~input_o\ & ( (\Shifter|stage_in[18]~12_combout\ & !\B[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[18]~12_combout\,
	datab => \Shifter|ALT_INV_stage_in[21]~10_combout\,
	datac => \Shifter|ALT_INV_stage_in[19]~13_combout\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[20]~11_combout\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][18]~49_combout\);

-- Location: MLABCELL_X42_Y31_N26
\Shifter|stage[1][30]~47\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][30]~47_combout\ = ( \Shifter|stage_in[31]~5_combout\ & ( \B[1]~input_o\ & ( (!\B[0]~input_o\ & (\Shifter|stage_in[32]~31_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[33]~30_combout\))) ) ) ) # ( !\Shifter|stage_in[31]~5_combout\ & 
-- ( \B[1]~input_o\ & ( (!\B[0]~input_o\ & (\Shifter|stage_in[32]~31_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[33]~30_combout\))) ) ) ) # ( \Shifter|stage_in[31]~5_combout\ & ( !\B[1]~input_o\ & ( (\B[0]~input_o\) # 
-- (\Shifter|stage_in[30]~4_combout\) ) ) ) # ( !\Shifter|stage_in[31]~5_combout\ & ( !\B[1]~input_o\ & ( (\Shifter|stage_in[30]~4_combout\ & !\B[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100111111001100000011111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[30]~4_combout\,
	datab => \Shifter|ALT_INV_stage_in[32]~31_combout\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[33]~30_combout\,
	datae => \Shifter|ALT_INV_stage_in[31]~5_combout\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shifter|stage[1][30]~47_combout\);

-- Location: MLABCELL_X42_Y31_N22
\Shifter|stage[1][26]~46\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][26]~46_combout\ = ( \Shifter|stage_in[29]~6_combout\ & ( \B[0]~input_o\ & ( (\Shifter|stage_in[27]~1_combout\) # (\B[1]~input_o\) ) ) ) # ( !\Shifter|stage_in[29]~6_combout\ & ( \B[0]~input_o\ & ( (!\B[1]~input_o\ & 
-- \Shifter|stage_in[27]~1_combout\) ) ) ) # ( \Shifter|stage_in[29]~6_combout\ & ( !\B[0]~input_o\ & ( (!\B[1]~input_o\ & (\Shifter|stage_in[26]~0_combout\)) # (\B[1]~input_o\ & ((\Shifter|stage_in[28]~7_combout\))) ) ) ) # ( 
-- !\Shifter|stage_in[29]~6_combout\ & ( !\B[0]~input_o\ & ( (!\B[1]~input_o\ & (\Shifter|stage_in[26]~0_combout\)) # (\B[1]~input_o\ & ((\Shifter|stage_in[28]~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[1]~input_o\,
	datab => \Shifter|ALT_INV_stage_in[26]~0_combout\,
	datac => \Shifter|ALT_INV_stage_in[28]~7_combout\,
	datad => \Shifter|ALT_INV_stage_in[27]~1_combout\,
	datae => \Shifter|ALT_INV_stage_in[29]~6_combout\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][26]~46_combout\);

-- Location: MLABCELL_X39_Y32_N22
\Shifter|stage[2][18]~50\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][18]~50_combout\ = ( \Shifter|stage[1][26]~46_combout\ & ( \B[3]~input_o\ & ( (!\B[2]~input_o\) # (\Shifter|stage[1][30]~47_combout\) ) ) ) # ( !\Shifter|stage[1][26]~46_combout\ & ( \B[3]~input_o\ & ( (\Shifter|stage[1][30]~47_combout\ & 
-- \B[2]~input_o\) ) ) ) # ( \Shifter|stage[1][26]~46_combout\ & ( !\B[3]~input_o\ & ( (!\B[2]~input_o\ & ((\Shifter|stage[1][18]~49_combout\))) # (\B[2]~input_o\ & (\Shifter|stage[1][22]~48_combout\)) ) ) ) # ( !\Shifter|stage[1][26]~46_combout\ & ( 
-- !\B[3]~input_o\ & ( (!\B[2]~input_o\ & ((\Shifter|stage[1][18]~49_combout\))) # (\B[2]~input_o\ & (\Shifter|stage[1][22]~48_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][22]~48_combout\,
	datab => \Shifter|ALT_INV_stage[1][18]~49_combout\,
	datac => \Shifter|ALT_INV_stage[1][30]~47_combout\,
	datad => \ALT_INV_B[2]~input_o\,
	datae => \Shifter|ALT_INV_stage[1][26]~46_combout\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \Shifter|stage[2][18]~50_combout\);

-- Location: LABCELL_X43_Y32_N34
\Shifter|stage[1][34]~54\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][34]~54_combout\ = ( \B[1]~input_o\ & ( \Shifter|stage_in[37]~26_combout\ & ( (!\B[0]~input_o\ & !\Shifter|stage_in[36]~27_combout\) ) ) ) # ( !\B[1]~input_o\ & ( \Shifter|stage_in[37]~26_combout\ & ( (!\B[0]~input_o\ & 
-- (!\Shifter|stage_in[34]~28_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[35]~29_combout\))) ) ) ) # ( \B[1]~input_o\ & ( !\Shifter|stage_in[37]~26_combout\ & ( (!\Shifter|stage_in[36]~27_combout\) # (\B[0]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( 
-- !\Shifter|stage_in[37]~26_combout\ & ( (!\B[0]~input_o\ & (!\Shifter|stage_in[34]~28_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[35]~29_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101100011011000111111110101010111011000110110001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \Shifter|ALT_INV_stage_in[34]~28_combout\,
	datac => \Shifter|ALT_INV_stage_in[35]~29_combout\,
	datad => \Shifter|ALT_INV_stage_in[36]~27_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[37]~26_combout\,
	combout => \Shifter|stage[1][34]~54_combout\);

-- Location: MLABCELL_X44_Y32_N8
\Shifter|stage[1][42]~51\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][42]~51_combout\ = ( \Shifter|stage_in[42]~16_combout\ & ( \Shifter|stage_in[44]~23_combout\ & ( (\B[0]~input_o\ & ((!\B[1]~input_o\ & (!\Shifter|stage_in[43]~17_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[45]~22_combout\))))) ) ) 
-- ) # ( !\Shifter|stage_in[42]~16_combout\ & ( \Shifter|stage_in[44]~23_combout\ & ( (!\B[1]~input_o\ & ((!\Shifter|stage_in[43]~17_combout\) # ((!\B[0]~input_o\)))) # (\B[1]~input_o\ & (((!\Shifter|stage_in[45]~22_combout\ & \B[0]~input_o\)))) ) ) ) # ( 
-- \Shifter|stage_in[42]~16_combout\ & ( !\Shifter|stage_in[44]~23_combout\ & ( (!\B[1]~input_o\ & (!\Shifter|stage_in[43]~17_combout\ & ((\B[0]~input_o\)))) # (\B[1]~input_o\ & (((!\Shifter|stage_in[45]~22_combout\) # (!\B[0]~input_o\)))) ) ) ) # ( 
-- !\Shifter|stage_in[42]~16_combout\ & ( !\Shifter|stage_in[44]~23_combout\ & ( (!\B[0]~input_o\) # ((!\B[1]~input_o\ & (!\Shifter|stage_in[43]~17_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[45]~22_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101100000011111010110011110000101011000000000010101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[43]~17_combout\,
	datab => \Shifter|ALT_INV_stage_in[45]~22_combout\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[42]~16_combout\,
	dataf => \Shifter|ALT_INV_stage_in[44]~23_combout\,
	combout => \Shifter|stage[1][42]~51_combout\);

-- Location: LABCELL_X43_Y32_N30
\Shifter|stage[1][38]~53\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][38]~53_combout\ = ( \B[1]~input_o\ & ( \Shifter|stage_in[38]~24_combout\ & ( (!\B[0]~input_o\ & (!\Shifter|stage_in[40]~19_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[41]~18_combout\))) ) ) ) # ( !\B[1]~input_o\ & ( 
-- \Shifter|stage_in[38]~24_combout\ & ( (\B[0]~input_o\ & !\Shifter|stage_in[39]~25_combout\) ) ) ) # ( \B[1]~input_o\ & ( !\Shifter|stage_in[38]~24_combout\ & ( (!\B[0]~input_o\ & (!\Shifter|stage_in[40]~19_combout\)) # (\B[0]~input_o\ & 
-- ((!\Shifter|stage_in[41]~18_combout\))) ) ) ) # ( !\B[1]~input_o\ & ( !\Shifter|stage_in[38]~24_combout\ & ( (!\B[0]~input_o\) # (!\Shifter|stage_in[39]~25_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010110111011000100001010000010100001101110110001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \Shifter|ALT_INV_stage_in[40]~19_combout\,
	datac => \Shifter|ALT_INV_stage_in[39]~25_combout\,
	datad => \Shifter|ALT_INV_stage_in[41]~18_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[38]~24_combout\,
	combout => \Shifter|stage[1][38]~53_combout\);

-- Location: LABCELL_X38_Y32_N20
\Shifter|stage[1][46]~52\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][46]~52_combout\ = ( \Shifter|stage_in[49]~46_combout\ & ( \B[0]~input_o\ & ( (!\Shifter|stage_in[47]~21_combout\ & !\B[1]~input_o\) ) ) ) # ( !\Shifter|stage_in[49]~46_combout\ & ( \B[0]~input_o\ & ( (!\Shifter|stage_in[47]~21_combout\) 
-- # (\B[1]~input_o\) ) ) ) # ( \Shifter|stage_in[49]~46_combout\ & ( !\B[0]~input_o\ & ( (!\B[1]~input_o\ & (!\Shifter|stage_in[46]~20_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[48]~47_combout\))) ) ) ) # ( !\Shifter|stage_in[49]~46_combout\ & ( 
-- !\B[0]~input_o\ & ( (!\B[1]~input_o\ & (!\Shifter|stage_in[46]~20_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[48]~47_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011110000101010101111000011001100111111111100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[46]~20_combout\,
	datab => \Shifter|ALT_INV_stage_in[47]~21_combout\,
	datac => \Shifter|ALT_INV_stage_in[48]~47_combout\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[49]~46_combout\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][46]~52_combout\);

-- Location: MLABCELL_X39_Y32_N26
\Shifter|stage[2][34]~55\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][34]~55_combout\ = ( \B[2]~input_o\ & ( \Shifter|stage[1][46]~52_combout\ & ( (\Shifter|stage[1][38]~53_combout\) # (\B[3]~input_o\) ) ) ) # ( !\B[2]~input_o\ & ( \Shifter|stage[1][46]~52_combout\ & ( (!\B[3]~input_o\ & 
-- (\Shifter|stage[1][34]~54_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][42]~51_combout\))) ) ) ) # ( \B[2]~input_o\ & ( !\Shifter|stage[1][46]~52_combout\ & ( (!\B[3]~input_o\ & \Shifter|stage[1][38]~53_combout\) ) ) ) # ( !\B[2]~input_o\ & ( 
-- !\Shifter|stage[1][46]~52_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][34]~54_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][42]~51_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000001100110001000111010001110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][34]~54_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][42]~51_combout\,
	datad => \Shifter|ALT_INV_stage[1][38]~53_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][46]~52_combout\,
	combout => \Shifter|stage[2][34]~55_combout\);

-- Location: LABCELL_X38_Y34_N2
\Shifter|stage~60\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~60_combout\ = ( \Shifter|stage[2][34]~55_combout\ & ( (!\Shifter|Equal10~0_combout\ & (((\Shifter|Equal9~0_combout\)) # (\Shifter|stage[2][50]~59_combout\))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][18]~50_combout\)))) ) ) # ( 
-- !\Shifter|stage[2][34]~55_combout\ & ( (!\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][50]~59_combout\ & ((!\Shifter|Equal9~0_combout\)))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][18]~50_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000101001001110000010100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal10~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][50]~59_combout\,
	datac => \Shifter|ALT_INV_stage[2][18]~50_combout\,
	datad => \Shifter|ALT_INV_Equal9~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][34]~55_combout\,
	combout => \Shifter|stage~60_combout\);

-- Location: LABCELL_X38_Y34_N6
\Y_internal~9\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~9_combout\ = ( \Shifter|stage~60_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][2]~65_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][61]~66_combout\))))) # 
-- (\Shifter|Equal11~0_combout\ & (!\Shifter|Equal2~0_combout\)) ) ) # ( !\Shifter|stage~60_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][2]~65_combout\)) # (\Shifter|Equal2~0_combout\ & 
-- ((\Shifter|stage[2][61]~66_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][2]~65_combout\,
	datad => \Shifter|ALT_INV_stage[2][61]~66_combout\,
	dataf => \Shifter|ALT_INV_stage~60_combout\,
	combout => \Y_internal~9_combout\);

-- Location: MLABCELL_X37_Y38_N20
\Y_internal~10\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~10_combout\ = ( \Y_internal~9_combout\ & ( (!\Y_internal~5_combout\ & (((\Y_internal~8_combout\)))) # (\Y_internal~5_combout\ & ((!\Y_internal~0_combout\) # ((\Adder|S\(2))))) ) ) # ( !\Y_internal~9_combout\ & ( (!\Y_internal~5_combout\ & 
-- (((\Y_internal~8_combout\)))) # (\Y_internal~5_combout\ & (\Y_internal~0_combout\ & ((\Adder|S\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000011011000010100001101101001110010111110100111001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~5_combout\,
	datab => \ALT_INV_Y_internal~0_combout\,
	datac => \ALT_INV_Y_internal~8_combout\,
	datad => \Adder|ALT_INV_S\(2),
	dataf => \ALT_INV_Y_internal~9_combout\,
	combout => \Y_internal~10_combout\);

-- Location: MLABCELL_X37_Y38_N34
\Adder|G_array[1][2]~127\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][2]~127_combout\ = ( \B[1]~input_o\ & ( (!\A[1]~input_o\ & (\A[2]~input_o\ & (!\AddnSub~input_o\ $ (!\B[2]~input_o\)))) # (\A[1]~input_o\ & ((!\B[2]~input_o\ & ((\A[2]~input_o\))) # (\B[2]~input_o\ & (!\AddnSub~input_o\)))) ) ) # ( 
-- !\B[1]~input_o\ & ( (!\A[1]~input_o\ & (\A[2]~input_o\ & (!\AddnSub~input_o\ $ (!\B[2]~input_o\)))) # (\A[1]~input_o\ & ((!\B[2]~input_o\ & (\AddnSub~input_o\)) # (\B[2]~input_o\ & ((\A[2]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100001101000100110000110100000111010011000000011101001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[1]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[2]~input_o\,
	datad => \ALT_INV_B[2]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Adder|G_array[1][2]~127_combout\);

-- Location: MLABCELL_X39_Y36_N22
\Adder|carry[11]~7\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[11]~7_combout\ = ( \Adder|P_array[6][3]~13_combout\ & ( !\Adder|G_array[1][2]~127_combout\ & ( (!\Adder|carry~4_combout\ & !\Adder|G_array[6][0]~combout\) ) ) ) # ( !\Adder|P_array[6][3]~13_combout\ & ( !\Adder|G_array[1][2]~127_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111101010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry~4_combout\,
	datad => \Adder|ALT_INV_G_array[6][0]~combout\,
	datae => \Adder|ALT_INV_P_array[6][3]~13_combout\,
	dataf => \Adder|ALT_INV_G_array[1][2]~127_combout\,
	combout => \Adder|carry[11]~7_combout\);

-- Location: MLABCELL_X37_Y38_N8
\Adder|S[3]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(3) = ( \Adder|carry[11]~7_combout\ & ( \Adder|p\(3) ) ) # ( !\Adder|carry[11]~7_combout\ & ( !\Adder|p\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Adder|ALT_INV_p\(3),
	dataf => \Adder|ALT_INV_carry[11]~7_combout\,
	combout => \Adder|S\(3));

-- Location: MLABCELL_X37_Y38_N6
\Y_internal~11\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~11_combout\ = ( \Y_internal~2_combout\ & ( (!\B[3]~input_o\ & ((\A[3]~input_o\))) # (\B[3]~input_o\ & ((!\Y_internal~3_combout\) # (!\A[3]~input_o\))) ) ) # ( !\Y_internal~2_combout\ & ( (\Y_internal~3_combout\ & (\B[3]~input_o\ & 
-- \A[3]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001111111110100000111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~3_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \ALT_INV_A[3]~input_o\,
	dataf => \ALT_INV_Y_internal~2_combout\,
	combout => \Y_internal~11_combout\);

-- Location: MLABCELL_X44_Y32_N18
\Shifter|stage[1][39]~74\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][39]~74_combout\ = ( \Shifter|stage_in[39]~25_combout\ & ( \Shifter|stage_in[40]~19_combout\ & ( (\B[1]~input_o\ & ((!\B[0]~input_o\ & ((!\Shifter|stage_in[41]~18_combout\))) # (\B[0]~input_o\ & (!\Shifter|stage_in[42]~16_combout\)))) ) ) 
-- ) # ( !\Shifter|stage_in[39]~25_combout\ & ( \Shifter|stage_in[40]~19_combout\ & ( (!\B[1]~input_o\ & (!\B[0]~input_o\)) # (\B[1]~input_o\ & ((!\B[0]~input_o\ & ((!\Shifter|stage_in[41]~18_combout\))) # (\B[0]~input_o\ & 
-- (!\Shifter|stage_in[42]~16_combout\)))) ) ) ) # ( \Shifter|stage_in[39]~25_combout\ & ( !\Shifter|stage_in[40]~19_combout\ & ( (!\B[1]~input_o\ & (\B[0]~input_o\)) # (\B[1]~input_o\ & ((!\B[0]~input_o\ & ((!\Shifter|stage_in[41]~18_combout\))) # 
-- (\B[0]~input_o\ & (!\Shifter|stage_in[42]~16_combout\)))) ) ) ) # ( !\Shifter|stage_in[39]~25_combout\ & ( !\Shifter|stage_in[40]~19_combout\ & ( (!\B[1]~input_o\) # ((!\B[0]~input_o\ & ((!\Shifter|stage_in[41]~18_combout\))) # (\B[0]~input_o\ & 
-- (!\Shifter|stage_in[42]~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111010111010011101100011001011011100100110000101010000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[1]~input_o\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[42]~16_combout\,
	datad => \Shifter|ALT_INV_stage_in[41]~18_combout\,
	datae => \Shifter|ALT_INV_stage_in[39]~25_combout\,
	dataf => \Shifter|ALT_INV_stage_in[40]~19_combout\,
	combout => \Shifter|stage[1][39]~74_combout\);

-- Location: LABCELL_X43_Y32_N38
\Shifter|stage[1][35]~75\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][35]~75_combout\ = ( \B[1]~input_o\ & ( \Shifter|stage_in[37]~26_combout\ & ( (\B[0]~input_o\ & !\Shifter|stage_in[38]~24_combout\) ) ) ) # ( !\B[1]~input_o\ & ( \Shifter|stage_in[37]~26_combout\ & ( (!\B[0]~input_o\ & 
-- (!\Shifter|stage_in[35]~29_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[36]~27_combout\))) ) ) ) # ( \B[1]~input_o\ & ( !\Shifter|stage_in[37]~26_combout\ & ( (!\B[0]~input_o\) # (!\Shifter|stage_in[38]~24_combout\) ) ) ) # ( !\B[1]~input_o\ & ( 
-- !\Shifter|stage_in[37]~26_combout\ & ( (!\B[0]~input_o\ & (!\Shifter|stage_in[35]~29_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[36]~27_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010110100000111011101110111011110101101000000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \Shifter|ALT_INV_stage_in[38]~24_combout\,
	datac => \Shifter|ALT_INV_stage_in[35]~29_combout\,
	datad => \Shifter|ALT_INV_stage_in[36]~27_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[37]~26_combout\,
	combout => \Shifter|stage[1][35]~75_combout\);

-- Location: LABCELL_X38_Y32_N34
\Shifter|stage[1][47]~73\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][47]~73_combout\ = ( \Shifter|stage_in[49]~46_combout\ & ( \B[0]~input_o\ & ( (!\B[1]~input_o\ & ((!\Shifter|stage_in[48]~47_combout\))) # (\B[1]~input_o\ & (!\Shifter|stage_in[50]~44_combout\)) ) ) ) # ( 
-- !\Shifter|stage_in[49]~46_combout\ & ( \B[0]~input_o\ & ( (!\B[1]~input_o\ & ((!\Shifter|stage_in[48]~47_combout\))) # (\B[1]~input_o\ & (!\Shifter|stage_in[50]~44_combout\)) ) ) ) # ( \Shifter|stage_in[49]~46_combout\ & ( !\B[0]~input_o\ & ( 
-- (!\Shifter|stage_in[47]~21_combout\ & !\B[1]~input_o\) ) ) ) # ( !\Shifter|stage_in[49]~46_combout\ & ( !\B[0]~input_o\ & ( (!\Shifter|stage_in[47]~21_combout\) # (\B[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011100010001000100011111100001100001111110000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[47]~21_combout\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[50]~44_combout\,
	datad => \Shifter|ALT_INV_stage_in[48]~47_combout\,
	datae => \Shifter|ALT_INV_stage_in[49]~46_combout\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][47]~73_combout\);

-- Location: MLABCELL_X44_Y32_N34
\Shifter|stage[1][43]~72\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][43]~72_combout\ = ( \Shifter|stage_in[46]~20_combout\ & ( \Shifter|stage_in[44]~23_combout\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & (!\Shifter|stage_in[43]~17_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[45]~22_combout\))))) ) 
-- ) ) # ( !\Shifter|stage_in[46]~20_combout\ & ( \Shifter|stage_in[44]~23_combout\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & (!\Shifter|stage_in[43]~17_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[45]~22_combout\))))) # (\B[0]~input_o\ & 
-- (((\B[1]~input_o\)))) ) ) ) # ( \Shifter|stage_in[46]~20_combout\ & ( !\Shifter|stage_in[44]~23_combout\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & (!\Shifter|stage_in[43]~17_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[45]~22_combout\))))) # 
-- (\B[0]~input_o\ & (((!\B[1]~input_o\)))) ) ) ) # ( !\Shifter|stage_in[46]~20_combout\ & ( !\Shifter|stage_in[44]~23_combout\ & ( ((!\B[1]~input_o\ & (!\Shifter|stage_in[43]~17_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[45]~22_combout\)))) # 
-- (\B[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101111110011101110111100000010001000111100111000100011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[43]~17_combout\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[45]~22_combout\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[46]~20_combout\,
	dataf => \Shifter|ALT_INV_stage_in[44]~23_combout\,
	combout => \Shifter|stage[1][43]~72_combout\);

-- Location: LABCELL_X35_Y33_N6
\Shifter|stage[2][35]~76\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][35]~76_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shifter|stage[1][47]~73_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shifter|stage[1][39]~74_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shifter|stage[1][43]~72_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shifter|stage[1][35]~75_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][39]~74_combout\,
	datab => \Shifter|ALT_INV_stage[1][35]~75_combout\,
	datac => \Shifter|ALT_INV_stage[1][47]~73_combout\,
	datad => \Shifter|ALT_INV_stage[1][43]~72_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][35]~76_combout\);

-- Location: MLABCELL_X37_Y32_N16
\Shifter|stage[1][55]~79\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][55]~79_combout\ = ( \Shifter|stage_in[57]~34_combout\ & ( \Shifter|stage_in[56]~35_combout\ & ( (!\B[1]~input_o\ & (((!\B[0]~input_o\ & !\Shifter|stage_in[55]~41_combout\)))) # (\B[1]~input_o\ & (!\Shifter|stage_in[58]~32_combout\ & 
-- (\B[0]~input_o\))) ) ) ) # ( !\Shifter|stage_in[57]~34_combout\ & ( \Shifter|stage_in[56]~35_combout\ & ( (!\B[1]~input_o\ & (((!\B[0]~input_o\ & !\Shifter|stage_in[55]~41_combout\)))) # (\B[1]~input_o\ & ((!\Shifter|stage_in[58]~32_combout\) # 
-- ((!\B[0]~input_o\)))) ) ) ) # ( \Shifter|stage_in[57]~34_combout\ & ( !\Shifter|stage_in[56]~35_combout\ & ( (!\B[1]~input_o\ & (((!\Shifter|stage_in[55]~41_combout\) # (\B[0]~input_o\)))) # (\B[1]~input_o\ & (!\Shifter|stage_in[58]~32_combout\ & 
-- (\B[0]~input_o\))) ) ) ) # ( !\Shifter|stage_in[57]~34_combout\ & ( !\Shifter|stage_in[56]~35_combout\ & ( (!\B[1]~input_o\ & (((!\Shifter|stage_in[55]~41_combout\) # (\B[0]~input_o\)))) # (\B[1]~input_o\ & ((!\Shifter|stage_in[58]~32_combout\) # 
-- ((!\B[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111000111110110011100000111011110010001100101100001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[58]~32_combout\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[55]~41_combout\,
	datae => \Shifter|ALT_INV_stage_in[57]~34_combout\,
	dataf => \Shifter|ALT_INV_stage_in[56]~35_combout\,
	combout => \Shifter|stage[1][55]~79_combout\);

-- Location: MLABCELL_X37_Y32_N30
\Shifter|stage[1][59]~77\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][59]~77_combout\ = ( \Shifter|stage_in[62]~36_combout\ & ( \Shifter|stage_in[61]~38_combout\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & (!\Shifter|stage_in[59]~33_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[60]~39_combout\))))) ) 
-- ) ) # ( !\Shifter|stage_in[62]~36_combout\ & ( \Shifter|stage_in[61]~38_combout\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & (!\Shifter|stage_in[59]~33_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[60]~39_combout\))))) # (\B[1]~input_o\ & 
-- (((\B[0]~input_o\)))) ) ) ) # ( \Shifter|stage_in[62]~36_combout\ & ( !\Shifter|stage_in[61]~38_combout\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & (!\Shifter|stage_in[59]~33_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[60]~39_combout\))))) # 
-- (\B[1]~input_o\ & (((!\B[0]~input_o\)))) ) ) ) # ( !\Shifter|stage_in[62]~36_combout\ & ( !\Shifter|stage_in[61]~38_combout\ & ( ((!\B[0]~input_o\ & (!\Shifter|stage_in[59]~33_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[60]~39_combout\)))) # 
-- (\B[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111111001111101011111100000010100000110011111010000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[59]~33_combout\,
	datab => \Shifter|ALT_INV_stage_in[60]~39_combout\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[62]~36_combout\,
	dataf => \Shifter|ALT_INV_stage_in[61]~38_combout\,
	combout => \Shifter|stage[1][59]~77_combout\);

-- Location: MLABCELL_X37_Y32_N32
\Shifter|stage[1][63]~78\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][63]~78_combout\ = ( \A[0]~input_o\ & ( \Shifter|InputExtended[63]~2_combout\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\) # ((\ShiftFN[0]~input_o\ & \ShiftFN[1]~input_o\)))) # (\B[0]~input_o\ & (\ShiftFN[0]~input_o\ & 
-- (\ShiftFN[1]~input_o\))) ) ) ) # ( !\A[0]~input_o\ & ( \Shifter|InputExtended[63]~2_combout\ & ( (!\ShiftFN[0]~input_o\ & (!\B[0]~input_o\ & ((!\B[1]~input_o\)))) # (\ShiftFN[0]~input_o\ & (((\ShiftFN[1]~input_o\)))) ) ) ) # ( \A[0]~input_o\ & ( 
-- !\Shifter|InputExtended[63]~2_combout\ & ( (!\B[0]~input_o\ & (\ShiftFN[0]~input_o\ & (!\ShiftFN[1]~input_o\ & !\B[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000010001011000000111010101100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_ShiftFN[0]~input_o\,
	datac => \ALT_INV_ShiftFN[1]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_A[0]~input_o\,
	dataf => \Shifter|ALT_INV_InputExtended[63]~2_combout\,
	combout => \Shifter|stage[1][63]~78_combout\);

-- Location: LABCELL_X38_Y32_N18
\Shifter|stage[1][51]~80\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][51]~80_combout\ = ( \Shifter|stage_in[54]~40_combout\ & ( \Shifter|stage_in[53]~42_combout\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & (!\Shifter|stage_in[51]~45_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[52]~43_combout\))))) ) 
-- ) ) # ( !\Shifter|stage_in[54]~40_combout\ & ( \Shifter|stage_in[53]~42_combout\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & (!\Shifter|stage_in[51]~45_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[52]~43_combout\))))) # (\B[1]~input_o\ & 
-- (((\B[0]~input_o\)))) ) ) ) # ( \Shifter|stage_in[54]~40_combout\ & ( !\Shifter|stage_in[53]~42_combout\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & (!\Shifter|stage_in[51]~45_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[52]~43_combout\))))) # 
-- (\B[1]~input_o\ & (((!\B[0]~input_o\)))) ) ) ) # ( !\Shifter|stage_in[54]~40_combout\ & ( !\Shifter|stage_in[53]~42_combout\ & ( ((!\B[0]~input_o\ & (!\Shifter|stage_in[51]~45_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[52]~43_combout\)))) # 
-- (\B[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111110110011101111001011000010001111100000111000110010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[51]~45_combout\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[52]~43_combout\,
	datae => \Shifter|ALT_INV_stage_in[54]~40_combout\,
	dataf => \Shifter|ALT_INV_stage_in[53]~42_combout\,
	combout => \Shifter|stage[1][51]~80_combout\);

-- Location: LABCELL_X38_Y35_N6
\Shifter|stage[2][51]~81\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][51]~81_combout\ = ( \Shifter|stage[1][63]~78_combout\ & ( \Shifter|stage[1][51]~80_combout\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\) # ((\Shifter|stage[1][55]~79_combout\)))) # (\B[3]~input_o\ & (((\Shifter|stage[1][59]~77_combout\)) # 
-- (\B[2]~input_o\))) ) ) ) # ( !\Shifter|stage[1][63]~78_combout\ & ( \Shifter|stage[1][51]~80_combout\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\) # ((\Shifter|stage[1][55]~79_combout\)))) # (\B[3]~input_o\ & (!\B[2]~input_o\ & 
-- ((\Shifter|stage[1][59]~77_combout\)))) ) ) ) # ( \Shifter|stage[1][63]~78_combout\ & ( !\Shifter|stage[1][51]~80_combout\ & ( (!\B[3]~input_o\ & (\B[2]~input_o\ & (\Shifter|stage[1][55]~79_combout\))) # (\B[3]~input_o\ & 
-- (((\Shifter|stage[1][59]~77_combout\)) # (\B[2]~input_o\))) ) ) ) # ( !\Shifter|stage[1][63]~78_combout\ & ( !\Shifter|stage[1][51]~80_combout\ & ( (!\B[3]~input_o\ & (\B[2]~input_o\ & (\Shifter|stage[1][55]~79_combout\))) # (\B[3]~input_o\ & 
-- (!\B[2]~input_o\ & ((\Shifter|stage[1][59]~77_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][55]~79_combout\,
	datad => \Shifter|ALT_INV_stage[1][59]~77_combout\,
	datae => \Shifter|ALT_INV_stage[1][63]~78_combout\,
	dataf => \Shifter|ALT_INV_stage[1][51]~80_combout\,
	combout => \Shifter|stage[2][51]~81_combout\);

-- Location: MLABCELL_X42_Y33_N34
\Shifter|stage[1][19]~70\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][19]~70_combout\ = ( \Shifter|stage_in[20]~11_combout\ & ( \B[0]~input_o\ & ( (!\B[1]~input_o\) # (\Shifter|stage_in[22]~8_combout\) ) ) ) # ( !\Shifter|stage_in[20]~11_combout\ & ( \B[0]~input_o\ & ( (\Shifter|stage_in[22]~8_combout\ & 
-- \B[1]~input_o\) ) ) ) # ( \Shifter|stage_in[20]~11_combout\ & ( !\B[0]~input_o\ & ( (!\B[1]~input_o\ & ((\Shifter|stage_in[19]~13_combout\))) # (\B[1]~input_o\ & (\Shifter|stage_in[21]~10_combout\)) ) ) ) # ( !\Shifter|stage_in[20]~11_combout\ & ( 
-- !\B[0]~input_o\ & ( (!\B[1]~input_o\ & ((\Shifter|stage_in[19]~13_combout\))) # (\B[1]~input_o\ & (\Shifter|stage_in[21]~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[22]~8_combout\,
	datab => \Shifter|ALT_INV_stage_in[21]~10_combout\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[19]~13_combout\,
	datae => \Shifter|ALT_INV_stage_in[20]~11_combout\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][19]~70_combout\);

-- Location: MLABCELL_X42_Y31_N38
\Shifter|stage[1][23]~69\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][23]~69_combout\ = ( \Shifter|stage_in[26]~0_combout\ & ( \B[0]~input_o\ & ( (\Shifter|stage_in[24]~3_combout\) # (\B[1]~input_o\) ) ) ) # ( !\Shifter|stage_in[26]~0_combout\ & ( \B[0]~input_o\ & ( (!\B[1]~input_o\ & 
-- \Shifter|stage_in[24]~3_combout\) ) ) ) # ( \Shifter|stage_in[26]~0_combout\ & ( !\B[0]~input_o\ & ( (!\B[1]~input_o\ & (\Shifter|stage_in[23]~9_combout\)) # (\B[1]~input_o\ & ((\Shifter|stage_in[25]~2_combout\))) ) ) ) # ( 
-- !\Shifter|stage_in[26]~0_combout\ & ( !\B[0]~input_o\ & ( (!\B[1]~input_o\ & (\Shifter|stage_in[23]~9_combout\)) # (\B[1]~input_o\ & ((\Shifter|stage_in[25]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[1]~input_o\,
	datab => \Shifter|ALT_INV_stage_in[23]~9_combout\,
	datac => \Shifter|ALT_INV_stage_in[24]~3_combout\,
	datad => \Shifter|ALT_INV_stage_in[25]~2_combout\,
	datae => \Shifter|ALT_INV_stage_in[26]~0_combout\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][23]~69_combout\);

-- Location: MLABCELL_X42_Y31_N8
\Shifter|stage[1][27]~67\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][27]~67_combout\ = ( \Shifter|stage_in[29]~6_combout\ & ( \B[1]~input_o\ & ( (!\B[0]~input_o\) # (\Shifter|stage_in[30]~4_combout\) ) ) ) # ( !\Shifter|stage_in[29]~6_combout\ & ( \B[1]~input_o\ & ( (\Shifter|stage_in[30]~4_combout\ & 
-- \B[0]~input_o\) ) ) ) # ( \Shifter|stage_in[29]~6_combout\ & ( !\B[1]~input_o\ & ( (!\B[0]~input_o\ & (\Shifter|stage_in[27]~1_combout\)) # (\B[0]~input_o\ & ((\Shifter|stage_in[28]~7_combout\))) ) ) ) # ( !\Shifter|stage_in[29]~6_combout\ & ( 
-- !\B[1]~input_o\ & ( (!\B[0]~input_o\ & (\Shifter|stage_in[27]~1_combout\)) # (\B[0]~input_o\ & ((\Shifter|stage_in[28]~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[27]~1_combout\,
	datab => \Shifter|ALT_INV_stage_in[28]~7_combout\,
	datac => \Shifter|ALT_INV_stage_in[30]~4_combout\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[29]~6_combout\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shifter|stage[1][27]~67_combout\);

-- Location: MLABCELL_X42_Y31_N32
\Shifter|stage[1][31]~68\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][31]~68_combout\ = ( \Shifter|stage_in[31]~5_combout\ & ( \B[1]~input_o\ & ( (!\B[0]~input_o\ & ((!\Shifter|stage_in[33]~30_combout\))) # (\B[0]~input_o\ & (!\Shifter|stage_in[34]~28_combout\)) ) ) ) # ( !\Shifter|stage_in[31]~5_combout\ 
-- & ( \B[1]~input_o\ & ( (!\B[0]~input_o\ & ((!\Shifter|stage_in[33]~30_combout\))) # (\B[0]~input_o\ & (!\Shifter|stage_in[34]~28_combout\)) ) ) ) # ( \Shifter|stage_in[31]~5_combout\ & ( !\B[1]~input_o\ & ( (!\B[0]~input_o\) # 
-- (\Shifter|stage_in[32]~31_combout\) ) ) ) # ( !\Shifter|stage_in[31]~5_combout\ & ( !\B[1]~input_o\ & ( (\Shifter|stage_in[32]~31_combout\ & \B[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001111110000101010101111000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[34]~28_combout\,
	datab => \Shifter|ALT_INV_stage_in[32]~31_combout\,
	datac => \Shifter|ALT_INV_stage_in[33]~30_combout\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[31]~5_combout\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shifter|stage[1][31]~68_combout\);

-- Location: LABCELL_X35_Y33_N22
\Shifter|stage[2][19]~71\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][19]~71_combout\ = ( \Shifter|stage[1][31]~68_combout\ & ( \B[2]~input_o\ & ( (\B[3]~input_o\) # (\Shifter|stage[1][23]~69_combout\) ) ) ) # ( !\Shifter|stage[1][31]~68_combout\ & ( \B[2]~input_o\ & ( (\Shifter|stage[1][23]~69_combout\ & 
-- !\B[3]~input_o\) ) ) ) # ( \Shifter|stage[1][31]~68_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][19]~70_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][27]~67_combout\))) ) ) ) # ( !\Shifter|stage[1][31]~68_combout\ & ( 
-- !\B[2]~input_o\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][19]~70_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][27]~67_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][19]~70_combout\,
	datab => \Shifter|ALT_INV_stage[1][23]~69_combout\,
	datac => \Shifter|ALT_INV_stage[1][27]~67_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \Shifter|ALT_INV_stage[1][31]~68_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][19]~71_combout\);

-- Location: MLABCELL_X37_Y35_N22
\Shifter|stage~82\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~82_combout\ = ( \Shifter|stage[2][19]~71_combout\ & ( ((!\Shifter|Equal9~0_combout\ & ((\Shifter|stage[2][51]~81_combout\))) # (\Shifter|Equal9~0_combout\ & (\Shifter|stage[2][35]~76_combout\))) # (\Shifter|Equal10~0_combout\) ) ) # ( 
-- !\Shifter|stage[2][19]~71_combout\ & ( (!\Shifter|Equal10~0_combout\ & ((!\Shifter|Equal9~0_combout\ & ((\Shifter|stage[2][51]~81_combout\))) # (\Shifter|Equal9~0_combout\ & (\Shifter|stage[2][35]~76_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal9~0_combout\,
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][35]~76_combout\,
	datad => \Shifter|ALT_INV_stage[2][51]~81_combout\,
	dataf => \Shifter|ALT_INV_stage[2][19]~71_combout\,
	combout => \Shifter|stage~82_combout\);

-- Location: LABCELL_X38_Y33_N38
\Shifter|stage[2][3]~86\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][3]~86_combout\ = ( \B[1]~input_o\ & ( \Shifter|stage_in[3]~51_combout\ & ( (!\B[0]~input_o\ & (\Shifter|stage_in[5]~58_combout\)) # (\B[0]~input_o\ & ((\Shifter|stage_in[6]~56_combout\))) ) ) ) # ( !\B[1]~input_o\ & ( 
-- \Shifter|stage_in[3]~51_combout\ & ( (!\B[0]~input_o\) # (\Shifter|stage_in[4]~59_combout\) ) ) ) # ( \B[1]~input_o\ & ( !\Shifter|stage_in[3]~51_combout\ & ( (!\B[0]~input_o\ & (\Shifter|stage_in[5]~58_combout\)) # (\B[0]~input_o\ & 
-- ((\Shifter|stage_in[6]~56_combout\))) ) ) ) # ( !\B[1]~input_o\ & ( !\Shifter|stage_in[3]~51_combout\ & ( (\Shifter|stage_in[4]~59_combout\ & \B[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[4]~59_combout\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[5]~58_combout\,
	datad => \Shifter|ALT_INV_stage_in[6]~56_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[3]~51_combout\,
	combout => \Shifter|stage[2][3]~86_combout\);

-- Location: LABCELL_X38_Y33_N12
\Shifter|stage[1][7]~85\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][7]~85_combout\ = ( \Shifter|stage_in[10]~52_combout\ & ( \Shifter|stage_in[8]~55_combout\ & ( ((!\B[1]~input_o\ & (\Shifter|stage_in[7]~57_combout\)) # (\B[1]~input_o\ & ((\Shifter|stage_in[9]~54_combout\)))) # (\B[0]~input_o\) ) ) ) # ( 
-- !\Shifter|stage_in[10]~52_combout\ & ( \Shifter|stage_in[8]~55_combout\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & (\Shifter|stage_in[7]~57_combout\)) # (\B[1]~input_o\ & ((\Shifter|stage_in[9]~54_combout\))))) # (\B[0]~input_o\ & (((!\B[1]~input_o\)))) ) 
-- ) ) # ( \Shifter|stage_in[10]~52_combout\ & ( !\Shifter|stage_in[8]~55_combout\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & (\Shifter|stage_in[7]~57_combout\)) # (\B[1]~input_o\ & ((\Shifter|stage_in[9]~54_combout\))))) # (\B[0]~input_o\ & 
-- (((\B[1]~input_o\)))) ) ) ) # ( !\Shifter|stage_in[10]~52_combout\ & ( !\Shifter|stage_in[8]~55_combout\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & (\Shifter|stage_in[7]~57_combout\)) # (\B[1]~input_o\ & ((\Shifter|stage_in[9]~54_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \Shifter|ALT_INV_stage_in[7]~57_combout\,
	datac => \Shifter|ALT_INV_stage_in[9]~54_combout\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[10]~52_combout\,
	dataf => \Shifter|ALT_INV_stage_in[8]~55_combout\,
	combout => \Shifter|stage[1][7]~85_combout\);

-- Location: MLABCELL_X42_Y33_N16
\Shifter|stage[1][15]~84\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][15]~84_combout\ = ( \B[1]~input_o\ & ( \Shifter|stage_in[15]~61_combout\ & ( (!\B[0]~input_o\ & ((\Shifter|stage_in[17]~14_combout\))) # (\B[0]~input_o\ & (\Shifter|stage_in[18]~12_combout\)) ) ) ) # ( !\B[1]~input_o\ & ( 
-- \Shifter|stage_in[15]~61_combout\ & ( (!\B[0]~input_o\) # (\Shifter|stage_in[16]~15_combout\) ) ) ) # ( \B[1]~input_o\ & ( !\Shifter|stage_in[15]~61_combout\ & ( (!\B[0]~input_o\ & ((\Shifter|stage_in[17]~14_combout\))) # (\B[0]~input_o\ & 
-- (\Shifter|stage_in[18]~12_combout\)) ) ) ) # ( !\B[1]~input_o\ & ( !\Shifter|stage_in[15]~61_combout\ & ( (\B[0]~input_o\ & \Shifter|stage_in[16]~15_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[18]~12_combout\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[17]~14_combout\,
	datad => \Shifter|ALT_INV_stage_in[16]~15_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[15]~61_combout\,
	combout => \Shifter|stage[1][15]~84_combout\);

-- Location: LABCELL_X38_Y33_N30
\Shifter|stage[1][11]~83\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][11]~83_combout\ = ( \Shifter|stage_in[14]~60_combout\ & ( \B[0]~input_o\ & ( (\B[1]~input_o\) # (\Shifter|stage_in[12]~63_combout\) ) ) ) # ( !\Shifter|stage_in[14]~60_combout\ & ( \B[0]~input_o\ & ( (\Shifter|stage_in[12]~63_combout\ & 
-- !\B[1]~input_o\) ) ) ) # ( \Shifter|stage_in[14]~60_combout\ & ( !\B[0]~input_o\ & ( (!\B[1]~input_o\ & ((\Shifter|stage_in[11]~53_combout\))) # (\B[1]~input_o\ & (\Shifter|stage_in[13]~62_combout\)) ) ) ) # ( !\Shifter|stage_in[14]~60_combout\ & ( 
-- !\B[0]~input_o\ & ( (!\B[1]~input_o\ & ((\Shifter|stage_in[11]~53_combout\))) # (\B[1]~input_o\ & (\Shifter|stage_in[13]~62_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[13]~62_combout\,
	datab => \Shifter|ALT_INV_stage_in[12]~63_combout\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[11]~53_combout\,
	datae => \Shifter|ALT_INV_stage_in[14]~60_combout\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][11]~83_combout\);

-- Location: LABCELL_X35_Y33_N30
\Shifter|stage[2][3]~87\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][3]~87_combout\ = ( \B[3]~input_o\ & ( \Shifter|stage[1][11]~83_combout\ & ( (!\B[2]~input_o\) # (\Shifter|stage[1][15]~84_combout\) ) ) ) # ( !\B[3]~input_o\ & ( \Shifter|stage[1][11]~83_combout\ & ( (!\B[2]~input_o\ & 
-- (\Shifter|stage[2][3]~86_combout\)) # (\B[2]~input_o\ & ((\Shifter|stage[1][7]~85_combout\))) ) ) ) # ( \B[3]~input_o\ & ( !\Shifter|stage[1][11]~83_combout\ & ( (\B[2]~input_o\ & \Shifter|stage[1][15]~84_combout\) ) ) ) # ( !\B[3]~input_o\ & ( 
-- !\Shifter|stage[1][11]~83_combout\ & ( (!\B[2]~input_o\ & (\Shifter|stage[2][3]~86_combout\)) # (\B[2]~input_o\ & ((\Shifter|stage[1][7]~85_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000000011001101000111010001111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][3]~86_combout\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][7]~85_combout\,
	datad => \Shifter|ALT_INV_stage[1][15]~84_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][11]~83_combout\,
	combout => \Shifter|stage[2][3]~87_combout\);

-- Location: LABCELL_X38_Y35_N8
\Shifter|stage[2][60]~88\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][60]~88_combout\ = ( \B[3]~input_o\ & ( \Shifter|sign_bit~0_combout\ ) ) # ( !\B[3]~input_o\ & ( (!\B[2]~input_o\ & ((\Shifter|stage[1][60]~11_combout\))) # (\B[2]~input_o\ & (\Shifter|sign_bit~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_sign_bit~0_combout\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][60]~11_combout\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \Shifter|stage[2][60]~88_combout\);

-- Location: MLABCELL_X37_Y35_N6
\Y_internal~12\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~12_combout\ = ( \Shifter|stage[2][60]~88_combout\ & ( (!\Shifter|Equal11~0_combout\ & (((\Shifter|Equal2~0_combout\) # (\Shifter|stage[2][3]~87_combout\)))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage~82_combout\ & 
-- ((!\Shifter|Equal2~0_combout\)))) ) ) # ( !\Shifter|stage[2][60]~88_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((!\Shifter|Equal11~0_combout\ & ((\Shifter|stage[2][3]~87_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage~82_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110000000000011011101010100001101110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_stage~82_combout\,
	datac => \Shifter|ALT_INV_stage[2][3]~87_combout\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][60]~88_combout\,
	combout => \Y_internal~12_combout\);

-- Location: MLABCELL_X37_Y38_N10
\Y_internal~13\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~13_combout\ = ( \Y_internal~5_combout\ & ( (!\Y_internal~0_combout\ & ((\Y_internal~12_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(3))) ) ) # ( !\Y_internal~5_combout\ & ( \Y_internal~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S\(3),
	datab => \ALT_INV_Y_internal~11_combout\,
	datac => \ALT_INV_Y_internal~0_combout\,
	datad => \ALT_INV_Y_internal~12_combout\,
	dataf => \ALT_INV_Y_internal~5_combout\,
	combout => \Y_internal~13_combout\);

-- Location: MLABCELL_X37_Y38_N36
\Y_internal~14\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~14_combout\ = (!\A[4]~input_o\ & (((\Y_internal~2_combout\ & \B[4]~input_o\)))) # (\A[4]~input_o\ & (!\Y_internal~2_combout\ $ (((!\Y_internal~3_combout\) # (!\B[4]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110110000000110011011000000011001101100000001100110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~3_combout\,
	datab => \ALT_INV_Y_internal~2_combout\,
	datac => \ALT_INV_A[4]~input_o\,
	datad => \ALT_INV_B[4]~input_o\,
	combout => \Y_internal~14_combout\);

-- Location: LABCELL_X38_Y38_N0
\Adder|carry[4]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry\(4) = ( !\Adder|G_array[1][3]~150_combout\ & ( (!\Adder|G_array[6][1]~17_combout\ & ((!\Adder|carry~4_combout\) # ((!\Adder|P_array[6][3]~14_combout\)))) # (\Adder|G_array[6][1]~17_combout\ & (!\Adder|carry[10]~3_combout\ & 
-- ((!\Adder|carry~4_combout\) # (!\Adder|P_array[6][3]~14_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011001000111110101100100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[6][1]~17_combout\,
	datab => \Adder|ALT_INV_carry~4_combout\,
	datac => \Adder|ALT_INV_carry[10]~3_combout\,
	datad => \Adder|ALT_INV_P_array[6][3]~14_combout\,
	dataf => \Adder|ALT_INV_G_array[1][3]~150_combout\,
	combout => \Adder|carry\(4));

-- Location: MLABCELL_X37_Y38_N4
\Adder|S[4]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(4) = ( \Adder|carry\(4) & ( !\AddnSub~input_o\ $ (!\A[4]~input_o\ $ (\B[4]~input_o\)) ) ) # ( !\Adder|carry\(4) & ( !\AddnSub~input_o\ $ (!\A[4]~input_o\ $ (!\B[4]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000111100110000110011110011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[4]~input_o\,
	datad => \ALT_INV_B[4]~input_o\,
	dataf => \Adder|ALT_INV_carry\(4),
	combout => \Adder|S\(4));

-- Location: MLABCELL_X39_Y31_N22
\Shifter|stage[2][4]~93\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][4]~93_combout\ = ( \Shifter|stage[1][12]~19_combout\ & ( \Shifter|stage[1][8]~17_combout\ & ( (!\B[3]~input_o\ & (((\Shifter|stage[1][4]~18_combout\)) # (\B[2]~input_o\))) # (\B[3]~input_o\ & ((!\B[2]~input_o\) # 
-- ((\Shifter|stage[1][16]~3_combout\)))) ) ) ) # ( !\Shifter|stage[1][12]~19_combout\ & ( \Shifter|stage[1][8]~17_combout\ & ( (!\B[3]~input_o\ & (((\Shifter|stage[1][4]~18_combout\)) # (\B[2]~input_o\))) # (\B[3]~input_o\ & (\B[2]~input_o\ & 
-- (\Shifter|stage[1][16]~3_combout\))) ) ) ) # ( \Shifter|stage[1][12]~19_combout\ & ( !\Shifter|stage[1][8]~17_combout\ & ( (!\B[3]~input_o\ & (!\B[2]~input_o\ & ((\Shifter|stage[1][4]~18_combout\)))) # (\B[3]~input_o\ & ((!\B[2]~input_o\) # 
-- ((\Shifter|stage[1][16]~3_combout\)))) ) ) ) # ( !\Shifter|stage[1][12]~19_combout\ & ( !\Shifter|stage[1][8]~17_combout\ & ( (!\B[3]~input_o\ & (!\B[2]~input_o\ & ((\Shifter|stage[1][4]~18_combout\)))) # (\B[3]~input_o\ & (\B[2]~input_o\ & 
-- (\Shifter|stage[1][16]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][16]~3_combout\,
	datad => \Shifter|ALT_INV_stage[1][4]~18_combout\,
	datae => \Shifter|ALT_INV_stage[1][12]~19_combout\,
	dataf => \Shifter|ALT_INV_stage[1][8]~17_combout\,
	combout => \Shifter|stage[2][4]~93_combout\);

-- Location: LABCELL_X38_Y35_N38
\Shifter|stage[2][59]~94\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][59]~94_combout\ = ( \B[3]~input_o\ & ( \Shifter|stage[1][59]~77_combout\ & ( \Shifter|sign_bit~0_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \Shifter|stage[1][59]~77_combout\ & ( (!\B[2]~input_o\) # (\Shifter|stage[1][63]~78_combout\) ) ) ) # 
-- ( \B[3]~input_o\ & ( !\Shifter|stage[1][59]~77_combout\ & ( \Shifter|sign_bit~0_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\Shifter|stage[1][59]~77_combout\ & ( (\Shifter|stage[1][63]~78_combout\ & \B[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000001111111111011101110111010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][63]~78_combout\,
	datab => \ALT_INV_B[2]~input_o\,
	datad => \Shifter|ALT_INV_sign_bit~0_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][59]~77_combout\,
	combout => \Shifter|stage[2][59]~94_combout\);

-- Location: MLABCELL_X39_Y31_N38
\Shifter|stage[2][36]~90\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][36]~90_combout\ = ( \Shifter|stage[1][40]~5_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\) # (\Shifter|stage[1][48]~13_combout\) ) ) ) # ( !\Shifter|stage[1][40]~5_combout\ & ( \B[2]~input_o\ & ( (\Shifter|stage[1][48]~13_combout\ & 
-- \B[3]~input_o\) ) ) ) # ( \Shifter|stage[1][40]~5_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][36]~7_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][44]~6_combout\)) ) ) ) # ( !\Shifter|stage[1][40]~5_combout\ & ( 
-- !\B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][36]~7_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][44]~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][48]~13_combout\,
	datab => \Shifter|ALT_INV_stage[1][44]~6_combout\,
	datac => \Shifter|ALT_INV_stage[1][36]~7_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \Shifter|ALT_INV_stage[1][40]~5_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][36]~90_combout\);

-- Location: MLABCELL_X39_Y31_N12
\Shifter|stage[2][20]~89\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][20]~89_combout\ = ( \Shifter|stage[1][28]~1_combout\ & ( \Shifter|stage[1][20]~2_combout\ & ( (!\B[2]~input_o\) # ((!\B[3]~input_o\ & ((\Shifter|stage[1][24]~0_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][32]~8_combout\))) ) ) ) # 
-- ( !\Shifter|stage[1][28]~1_combout\ & ( \Shifter|stage[1][20]~2_combout\ & ( (!\B[2]~input_o\ & (((!\B[3]~input_o\)))) # (\B[2]~input_o\ & ((!\B[3]~input_o\ & ((\Shifter|stage[1][24]~0_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][32]~8_combout\)))) 
-- ) ) ) # ( \Shifter|stage[1][28]~1_combout\ & ( !\Shifter|stage[1][20]~2_combout\ & ( (!\B[2]~input_o\ & (((\B[3]~input_o\)))) # (\B[2]~input_o\ & ((!\B[3]~input_o\ & ((\Shifter|stage[1][24]~0_combout\))) # (\B[3]~input_o\ & 
-- (\Shifter|stage[1][32]~8_combout\)))) ) ) ) # ( !\Shifter|stage[1][28]~1_combout\ & ( !\Shifter|stage[1][20]~2_combout\ & ( (\B[2]~input_o\ & ((!\B[3]~input_o\ & ((\Shifter|stage[1][24]~0_combout\))) # (\B[3]~input_o\ & 
-- (\Shifter|stage[1][32]~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][32]~8_combout\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shifter|ALT_INV_stage[1][24]~0_combout\,
	datae => \Shifter|ALT_INV_stage[1][28]~1_combout\,
	dataf => \Shifter|ALT_INV_stage[1][20]~2_combout\,
	combout => \Shifter|stage[2][20]~89_combout\);

-- Location: LABCELL_X38_Y35_N14
\Shifter|stage[2][52]~91\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][52]~91_combout\ = ( \Shifter|stage[1][52]~12_combout\ & ( \B[3]~input_o\ & ( (!\B[2]~input_o\ & (\Shifter|stage[1][60]~11_combout\)) # (\B[2]~input_o\ & ((\Shifter|sign_bit~0_combout\))) ) ) ) # ( !\Shifter|stage[1][52]~12_combout\ & ( 
-- \B[3]~input_o\ & ( (!\B[2]~input_o\ & (\Shifter|stage[1][60]~11_combout\)) # (\B[2]~input_o\ & ((\Shifter|sign_bit~0_combout\))) ) ) ) # ( \Shifter|stage[1][52]~12_combout\ & ( !\B[3]~input_o\ & ( (!\B[2]~input_o\) # (\Shifter|stage[1][56]~10_combout\) ) 
-- ) ) # ( !\Shifter|stage[1][52]~12_combout\ & ( !\B[3]~input_o\ & ( (\Shifter|stage[1][56]~10_combout\ & \B[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][56]~10_combout\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][60]~11_combout\,
	datad => \Shifter|ALT_INV_sign_bit~0_combout\,
	datae => \Shifter|ALT_INV_stage[1][52]~12_combout\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \Shifter|stage[2][52]~91_combout\);

-- Location: MLABCELL_X39_Y34_N4
\Shifter|stage~92\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~92_combout\ = ( \Shifter|stage[2][52]~91_combout\ & ( (!\Shifter|Equal10~0_combout\ & ((!\Shifter|Equal9~0_combout\) # ((\Shifter|stage[2][36]~90_combout\)))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][20]~89_combout\)))) ) ) # ( 
-- !\Shifter|stage[2][52]~91_combout\ & ( (!\Shifter|Equal10~0_combout\ & (\Shifter|Equal9~0_combout\ & (\Shifter|stage[2][36]~90_combout\))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][20]~89_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal10~0_combout\,
	datab => \Shifter|ALT_INV_Equal9~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][36]~90_combout\,
	datad => \Shifter|ALT_INV_stage[2][20]~89_combout\,
	dataf => \Shifter|ALT_INV_stage[2][52]~91_combout\,
	combout => \Shifter|stage~92_combout\);

-- Location: LABCELL_X38_Y34_N4
\Y_internal~15\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~15_combout\ = ( \Shifter|stage~92_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][4]~93_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][59]~94_combout\))))) # 
-- (\Shifter|Equal11~0_combout\ & (!\Shifter|Equal2~0_combout\)) ) ) # ( !\Shifter|stage~92_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][4]~93_combout\)) # (\Shifter|Equal2~0_combout\ & 
-- ((\Shifter|stage[2][59]~94_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][4]~93_combout\,
	datad => \Shifter|ALT_INV_stage[2][59]~94_combout\,
	dataf => \Shifter|ALT_INV_stage~92_combout\,
	combout => \Y_internal~15_combout\);

-- Location: MLABCELL_X37_Y38_N22
\Y_internal~16\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~16_combout\ = ( \Y_internal~15_combout\ & ( (!\Y_internal~5_combout\ & (((\Y_internal~14_combout\)))) # (\Y_internal~5_combout\ & ((!\Y_internal~0_combout\) # ((\Adder|S\(4))))) ) ) # ( !\Y_internal~15_combout\ & ( (!\Y_internal~5_combout\ & 
-- (((\Y_internal~14_combout\)))) # (\Y_internal~5_combout\ & (\Y_internal~0_combout\ & ((\Adder|S\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000011011000010100001101101001110010111110100111001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~5_combout\,
	datab => \ALT_INV_Y_internal~0_combout\,
	datac => \ALT_INV_Y_internal~14_combout\,
	datad => \Adder|ALT_INV_S\(4),
	dataf => \ALT_INV_Y_internal~15_combout\,
	combout => \Y_internal~16_combout\);

-- Location: LABCELL_X38_Y37_N2
\Y_internal~17\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~17_combout\ = ( \Y_internal~3_combout\ & ( \Y_internal~2_combout\ & ( !\B[5]~input_o\ $ (!\A[5]~input_o\) ) ) ) # ( !\Y_internal~3_combout\ & ( \Y_internal~2_combout\ & ( (\A[5]~input_o\) # (\B[5]~input_o\) ) ) ) # ( \Y_internal~3_combout\ & ( 
-- !\Y_internal~2_combout\ & ( (\B[5]~input_o\ & \A[5]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100110011111111110011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[5]~input_o\,
	datad => \ALT_INV_A[5]~input_o\,
	datae => \ALT_INV_Y_internal~3_combout\,
	dataf => \ALT_INV_Y_internal~2_combout\,
	combout => \Y_internal~17_combout\);

-- Location: LABCELL_X35_Y32_N22
\Shifter|stage[2][58]~100\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][58]~100_combout\ = ( \Shifter|stage[1][62]~44_combout\ & ( (!\B[3]~input_o\ & (((\B[2]~input_o\) # (\Shifter|stage[1][58]~56_combout\)))) # (\B[3]~input_o\ & (\Shifter|sign_bit~0_combout\)) ) ) # ( !\Shifter|stage[1][62]~44_combout\ & ( 
-- (!\B[3]~input_o\ & (((\Shifter|stage[1][58]~56_combout\ & !\B[2]~input_o\)))) # (\B[3]~input_o\ & (\Shifter|sign_bit~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100010001000110110001000100011011101110110001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shifter|ALT_INV_sign_bit~0_combout\,
	datac => \Shifter|ALT_INV_stage[1][58]~56_combout\,
	datad => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][62]~44_combout\,
	combout => \Shifter|stage[2][58]~100_combout\);

-- Location: LABCELL_X35_Y32_N34
\Shifter|stage[2][37]~96\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][37]~96_combout\ = ( \Shifter|stage[1][45]~29_combout\ & ( \Shifter|stage[1][37]~30_combout\ & ( (!\B[2]~input_o\) # ((!\B[3]~input_o\ & ((\Shifter|stage[1][41]~28_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][49]~36_combout\))) ) ) 
-- ) # ( !\Shifter|stage[1][45]~29_combout\ & ( \Shifter|stage[1][37]~30_combout\ & ( (!\B[2]~input_o\ & (!\B[3]~input_o\)) # (\B[2]~input_o\ & ((!\B[3]~input_o\ & ((\Shifter|stage[1][41]~28_combout\))) # (\B[3]~input_o\ & 
-- (\Shifter|stage[1][49]~36_combout\)))) ) ) ) # ( \Shifter|stage[1][45]~29_combout\ & ( !\Shifter|stage[1][37]~30_combout\ & ( (!\B[2]~input_o\ & (\B[3]~input_o\)) # (\B[2]~input_o\ & ((!\B[3]~input_o\ & ((\Shifter|stage[1][41]~28_combout\))) # 
-- (\B[3]~input_o\ & (\Shifter|stage[1][49]~36_combout\)))) ) ) ) # ( !\Shifter|stage[1][45]~29_combout\ & ( !\Shifter|stage[1][37]~30_combout\ & ( (\B[2]~input_o\ & ((!\B[3]~input_o\ & ((\Shifter|stage[1][41]~28_combout\))) # (\B[3]~input_o\ & 
-- (\Shifter|stage[1][49]~36_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][49]~36_combout\,
	datad => \Shifter|ALT_INV_stage[1][41]~28_combout\,
	datae => \Shifter|ALT_INV_stage[1][45]~29_combout\,
	dataf => \Shifter|ALT_INV_stage[1][37]~30_combout\,
	combout => \Shifter|stage[2][37]~96_combout\);

-- Location: LABCELL_X40_Y31_N8
\Shifter|stage[2][21]~95\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][21]~95_combout\ = ( \Shifter|stage[1][33]~31_combout\ & ( \B[2]~input_o\ & ( (\B[3]~input_o\) # (\Shifter|stage[1][25]~23_combout\) ) ) ) # ( !\Shifter|stage[1][33]~31_combout\ & ( \B[2]~input_o\ & ( (\Shifter|stage[1][25]~23_combout\ & 
-- !\B[3]~input_o\) ) ) ) # ( \Shifter|stage[1][33]~31_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][21]~25_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][29]~24_combout\)) ) ) ) # ( !\Shifter|stage[1][33]~31_combout\ & ( 
-- !\B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][21]~25_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][29]~24_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][29]~24_combout\,
	datab => \Shifter|ALT_INV_stage[1][25]~23_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shifter|ALT_INV_stage[1][21]~25_combout\,
	datae => \Shifter|ALT_INV_stage[1][33]~31_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][21]~95_combout\);

-- Location: LABCELL_X35_Y32_N38
\Shifter|stage[2][53]~97\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][53]~97_combout\ = ( \B[2]~input_o\ & ( \Shifter|stage[1][53]~35_combout\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][57]~33_combout\))) # (\B[3]~input_o\ & (\Shifter|sign_bit~0_combout\)) ) ) ) # ( !\B[2]~input_o\ & ( 
-- \Shifter|stage[1][53]~35_combout\ & ( (!\B[3]~input_o\) # (\Shifter|stage[1][61]~34_combout\) ) ) ) # ( \B[2]~input_o\ & ( !\Shifter|stage[1][53]~35_combout\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][57]~33_combout\))) # (\B[3]~input_o\ & 
-- (\Shifter|sign_bit~0_combout\)) ) ) ) # ( !\B[2]~input_o\ & ( !\Shifter|stage[1][53]~35_combout\ & ( (\Shifter|stage[1][61]~34_combout\ & \B[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][61]~34_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_sign_bit~0_combout\,
	datad => \Shifter|ALT_INV_stage[1][57]~33_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][53]~35_combout\,
	combout => \Shifter|stage[2][53]~97_combout\);

-- Location: LABCELL_X35_Y34_N24
\Shifter|stage~98\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~98_combout\ = ( \Shifter|Equal9~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][37]~96_combout\)) # (\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][21]~95_combout\))) ) ) # ( !\Shifter|Equal9~0_combout\ & ( 
-- (!\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][53]~97_combout\))) # (\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][21]~95_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][37]~96_combout\,
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][21]~95_combout\,
	datad => \Shifter|ALT_INV_stage[2][53]~97_combout\,
	dataf => \Shifter|ALT_INV_Equal9~0_combout\,
	combout => \Shifter|stage~98_combout\);

-- Location: LABCELL_X40_Y31_N12
\Shifter|stage[2][5]~99\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][5]~99_combout\ = ( \B[3]~input_o\ & ( \Shifter|stage[1][5]~41_combout\ & ( (!\B[2]~input_o\ & (\Shifter|stage[1][13]~40_combout\)) # (\B[2]~input_o\ & ((\Shifter|stage[1][17]~26_combout\))) ) ) ) # ( !\B[3]~input_o\ & ( 
-- \Shifter|stage[1][5]~41_combout\ & ( (!\B[2]~input_o\) # (\Shifter|stage[1][9]~39_combout\) ) ) ) # ( \B[3]~input_o\ & ( !\Shifter|stage[1][5]~41_combout\ & ( (!\B[2]~input_o\ & (\Shifter|stage[1][13]~40_combout\)) # (\B[2]~input_o\ & 
-- ((\Shifter|stage[1][17]~26_combout\))) ) ) ) # ( !\B[3]~input_o\ & ( !\Shifter|stage[1][5]~41_combout\ & ( (\Shifter|stage[1][9]~39_combout\ & \B[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][9]~39_combout\,
	datab => \Shifter|ALT_INV_stage[1][13]~40_combout\,
	datac => \Shifter|ALT_INV_stage[1][17]~26_combout\,
	datad => \ALT_INV_B[2]~input_o\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][5]~41_combout\,
	combout => \Shifter|stage[2][5]~99_combout\);

-- Location: MLABCELL_X37_Y34_N28
\Y_internal~18\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~18_combout\ = ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][5]~99_combout\ & ( (!\Shifter|Equal2~0_combout\ & \Shifter|stage~98_combout\) ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][5]~99_combout\ & ( 
-- (!\Shifter|Equal2~0_combout\) # (\Shifter|stage[2][58]~100_combout\) ) ) ) # ( \Shifter|Equal11~0_combout\ & ( !\Shifter|stage[2][5]~99_combout\ & ( (!\Shifter|Equal2~0_combout\ & \Shifter|stage~98_combout\) ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( 
-- !\Shifter|stage[2][5]~99_combout\ & ( (\Shifter|stage[2][58]~100_combout\ & \Shifter|Equal2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000001111000011110011111100110000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_stage[2][58]~100_combout\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_stage~98_combout\,
	datae => \Shifter|ALT_INV_Equal11~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][5]~99_combout\,
	combout => \Y_internal~18_combout\);

-- Location: MLABCELL_X37_Y38_N12
\Adder|G_array[1][4]~126\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][4]~126_combout\ = ( \B[4]~input_o\ & ( (!\A[3]~input_o\ & (\A[4]~input_o\ & (!\AddnSub~input_o\))) # (\A[3]~input_o\ & ((!\B[3]~input_o\ & (\A[4]~input_o\)) # (\B[3]~input_o\ & ((!\AddnSub~input_o\))))) ) ) # ( !\B[4]~input_o\ & ( 
-- (!\A[3]~input_o\ & (\A[4]~input_o\ & (\AddnSub~input_o\))) # (\A[3]~input_o\ & ((!\B[3]~input_o\ & ((\AddnSub~input_o\))) # (\B[3]~input_o\ & (\A[4]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010101000100110001010101000101010011000100010101001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[4]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[3]~input_o\,
	datad => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[4]~input_o\,
	combout => \Adder|G_array[1][4]~126_combout\);

-- Location: LABCELL_X38_Y37_N22
\Adder|G_array~39\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~39_combout\ = ( \Adder|P_array[6][3]~14_combout\ & ( !\AddnSub~input_o\ $ (!\B[4]~input_o\ $ (\A[4]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011010101001010101101010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[4]~input_o\,
	datad => \ALT_INV_A[4]~input_o\,
	dataf => \Adder|ALT_INV_P_array[6][3]~14_combout\,
	combout => \Adder|G_array~39_combout\);

-- Location: LABCELL_X38_Y37_N4
\Adder|p[5]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(5) = ( \B[5]~input_o\ & ( !\AddnSub~input_o\ $ (\A[5]~input_o\) ) ) # ( !\B[5]~input_o\ & ( !\AddnSub~input_o\ $ (!\A[5]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[5]~input_o\,
	dataf => \ALT_INV_B[5]~input_o\,
	combout => \Adder|p\(5));

-- Location: MLABCELL_X37_Y38_N14
\Adder|G_array~40\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~40_combout\ = ( \B[4]~input_o\ & ( (\Adder|G_array[1][2]~127_combout\ & (\Adder|p\(3) & (!\A[4]~input_o\ $ (\AddnSub~input_o\)))) ) ) # ( !\B[4]~input_o\ & ( (\Adder|G_array[1][2]~127_combout\ & (\Adder|p\(3) & (!\A[4]~input_o\ $ 
-- (!\AddnSub~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000110000000000000011000000000000010010000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[4]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Adder|ALT_INV_G_array[1][2]~127_combout\,
	datad => \Adder|ALT_INV_p\(3),
	dataf => \ALT_INV_B[4]~input_o\,
	combout => \Adder|G_array~40_combout\);

-- Location: LABCELL_X38_Y37_N24
\Adder|S[5]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(5) = ( !\Adder|p\(5) & ( \Adder|G_array~40_combout\ ) ) # ( \Adder|p\(5) & ( !\Adder|G_array~40_combout\ & ( (!\Adder|G_array[1][4]~126_combout\ & ((!\Adder|G_array~39_combout\) # ((!\Adder|carry~4_combout\ & !\Adder|G_array[6][0]~combout\)))) ) 
-- ) ) # ( !\Adder|p\(5) & ( !\Adder|G_array~40_combout\ & ( ((\Adder|G_array~39_combout\ & ((\Adder|G_array[6][0]~combout\) # (\Adder|carry~4_combout\)))) # (\Adder|G_array[1][4]~126_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101111111101010101000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][4]~126_combout\,
	datab => \Adder|ALT_INV_carry~4_combout\,
	datac => \Adder|ALT_INV_G_array[6][0]~combout\,
	datad => \Adder|ALT_INV_G_array~39_combout\,
	datae => \Adder|ALT_INV_p\(5),
	dataf => \Adder|ALT_INV_G_array~40_combout\,
	combout => \Adder|S\(5));

-- Location: MLABCELL_X37_Y34_N14
\Y_internal~19\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~19_combout\ = ( \Adder|S\(5) & ( (!\Y_internal~5_combout\ & (\Y_internal~17_combout\)) # (\Y_internal~5_combout\ & (((\Y_internal~18_combout\) # (\Y_internal~0_combout\)))) ) ) # ( !\Adder|S\(5) & ( (!\Y_internal~5_combout\ & 
-- (\Y_internal~17_combout\)) # (\Y_internal~5_combout\ & (((!\Y_internal~0_combout\ & \Y_internal~18_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011100010100000101110001010011010111110101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~17_combout\,
	datab => \ALT_INV_Y_internal~0_combout\,
	datac => \ALT_INV_Y_internal~5_combout\,
	datad => \ALT_INV_Y_internal~18_combout\,
	dataf => \Adder|ALT_INV_S\(5),
	combout => \Y_internal~19_combout\);

-- Location: MLABCELL_X39_Y33_N24
\Shifter|stage[2][6]~105\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][6]~105_combout\ = ( \B[2]~input_o\ & ( \Shifter|stage[1][10]~61_combout\ & ( (!\B[3]~input_o\) # (\Shifter|stage[1][18]~49_combout\) ) ) ) # ( !\B[2]~input_o\ & ( \Shifter|stage[1][10]~61_combout\ & ( (!\B[3]~input_o\ & 
-- (\Shifter|stage[1][6]~63_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][14]~62_combout\))) ) ) ) # ( \B[2]~input_o\ & ( !\Shifter|stage[1][10]~61_combout\ & ( (\B[3]~input_o\ & \Shifter|stage[1][18]~49_combout\) ) ) ) # ( !\B[2]~input_o\ & ( 
-- !\Shifter|stage[1][10]~61_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][6]~63_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][14]~62_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000000011001101000111010001111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][6]~63_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][14]~62_combout\,
	datad => \Shifter|ALT_INV_stage[1][18]~49_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][10]~61_combout\,
	combout => \Shifter|stage[2][6]~105_combout\);

-- Location: LABCELL_X35_Y32_N20
\Shifter|stage[2][57]~106\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][57]~106_combout\ = ( \Shifter|stage[1][61]~34_combout\ & ( (!\B[3]~input_o\ & (((\B[2]~input_o\) # (\Shifter|stage[1][57]~33_combout\)))) # (\B[3]~input_o\ & (\Shifter|sign_bit~0_combout\)) ) ) # ( !\Shifter|stage[1][61]~34_combout\ & ( 
-- (!\B[3]~input_o\ & (((\Shifter|stage[1][57]~33_combout\ & !\B[2]~input_o\)))) # (\B[3]~input_o\ & (\Shifter|sign_bit~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100010001000110110001000100011011101110110001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shifter|ALT_INV_sign_bit~0_combout\,
	datac => \Shifter|ALT_INV_stage[1][57]~33_combout\,
	datad => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][61]~34_combout\,
	combout => \Shifter|stage[2][57]~106_combout\);

-- Location: MLABCELL_X39_Y32_N32
\Shifter|stage[2][22]~101\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][22]~101_combout\ = ( \Shifter|stage[1][26]~46_combout\ & ( \Shifter|stage[1][22]~48_combout\ & ( (!\B[3]~input_o\) # ((!\B[2]~input_o\ & ((\Shifter|stage[1][30]~47_combout\))) # (\B[2]~input_o\ & (\Shifter|stage[1][34]~54_combout\))) ) ) 
-- ) # ( !\Shifter|stage[1][26]~46_combout\ & ( \Shifter|stage[1][22]~48_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\) # ((\Shifter|stage[1][30]~47_combout\)))) # (\B[2]~input_o\ & (\B[3]~input_o\ & (\Shifter|stage[1][34]~54_combout\))) ) ) ) # ( 
-- \Shifter|stage[1][26]~46_combout\ & ( !\Shifter|stage[1][22]~48_combout\ & ( (!\B[2]~input_o\ & (\B[3]~input_o\ & ((\Shifter|stage[1][30]~47_combout\)))) # (\B[2]~input_o\ & ((!\B[3]~input_o\) # ((\Shifter|stage[1][34]~54_combout\)))) ) ) ) # ( 
-- !\Shifter|stage[1][26]~46_combout\ & ( !\Shifter|stage[1][22]~48_combout\ & ( (\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shifter|stage[1][30]~47_combout\))) # (\B[2]~input_o\ & (\Shifter|stage[1][34]~54_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][34]~54_combout\,
	datad => \Shifter|ALT_INV_stage[1][30]~47_combout\,
	datae => \Shifter|ALT_INV_stage[1][26]~46_combout\,
	dataf => \Shifter|ALT_INV_stage[1][22]~48_combout\,
	combout => \Shifter|stage[2][22]~101_combout\);

-- Location: MLABCELL_X39_Y32_N0
\Shifter|stage[2][54]~103\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][54]~103_combout\ = ( \B[2]~input_o\ & ( \Shifter|stage[1][54]~57_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][58]~56_combout\)) # (\B[3]~input_o\ & ((\Shifter|sign_bit~0_combout\))) ) ) ) # ( !\B[2]~input_o\ & ( 
-- \Shifter|stage[1][54]~57_combout\ & ( (!\B[3]~input_o\) # (\Shifter|stage[1][62]~44_combout\) ) ) ) # ( \B[2]~input_o\ & ( !\Shifter|stage[1][54]~57_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][58]~56_combout\)) # (\B[3]~input_o\ & 
-- ((\Shifter|sign_bit~0_combout\))) ) ) ) # ( !\B[2]~input_o\ & ( !\Shifter|stage[1][54]~57_combout\ & ( (\B[3]~input_o\ & \Shifter|stage[1][62]~44_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010001110100011111001100111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][58]~56_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_sign_bit~0_combout\,
	datad => \Shifter|ALT_INV_stage[1][62]~44_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][54]~57_combout\,
	combout => \Shifter|stage[2][54]~103_combout\);

-- Location: MLABCELL_X39_Y32_N18
\Shifter|stage[2][38]~102\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][38]~102_combout\ = ( \B[2]~input_o\ & ( \Shifter|stage[1][46]~52_combout\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][42]~51_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][50]~58_combout\)) ) ) ) # ( !\B[2]~input_o\ & ( 
-- \Shifter|stage[1][46]~52_combout\ & ( (\Shifter|stage[1][38]~53_combout\) # (\B[3]~input_o\) ) ) ) # ( \B[2]~input_o\ & ( !\Shifter|stage[1][46]~52_combout\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][42]~51_combout\))) # (\B[3]~input_o\ & 
-- (\Shifter|stage[1][50]~58_combout\)) ) ) ) # ( !\B[2]~input_o\ & ( !\Shifter|stage[1][46]~52_combout\ & ( (!\B[3]~input_o\ & \Shifter|stage[1][38]~53_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000111010001110100110011111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][50]~58_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][42]~51_combout\,
	datad => \Shifter|ALT_INV_stage[1][38]~53_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][46]~52_combout\,
	combout => \Shifter|stage[2][38]~102_combout\);

-- Location: LABCELL_X40_Y32_N0
\Shifter|stage~104\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~104_combout\ = ( \Shifter|stage[2][38]~102_combout\ & ( (!\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][54]~103_combout\) # (\Shifter|Equal9~0_combout\)))) # (\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][22]~101_combout\)) ) ) # ( 
-- !\Shifter|stage[2][38]~102_combout\ & ( (!\Shifter|Equal10~0_combout\ & (((!\Shifter|Equal9~0_combout\ & \Shifter|stage[2][54]~103_combout\)))) # (\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][22]~101_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111010001000100011101000100011101110111010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][22]~101_combout\,
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_Equal9~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][54]~103_combout\,
	dataf => \Shifter|ALT_INV_stage[2][38]~102_combout\,
	combout => \Shifter|stage~104_combout\);

-- Location: MLABCELL_X39_Y33_N4
\Y_internal~21\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~21_combout\ = ( \Shifter|stage~104_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((\Shifter|stage[2][6]~105_combout\)) # (\Shifter|Equal11~0_combout\))) # (\Shifter|Equal2~0_combout\ & (!\Shifter|Equal11~0_combout\ & 
-- ((\Shifter|stage[2][57]~106_combout\)))) ) ) # ( !\Shifter|stage~104_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][6]~105_combout\)) # (\Shifter|Equal2~0_combout\ & 
-- ((\Shifter|stage[2][57]~106_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000101010011011100010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_Equal11~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][6]~105_combout\,
	datad => \Shifter|ALT_INV_stage[2][57]~106_combout\,
	dataf => \Shifter|ALT_INV_stage~104_combout\,
	combout => \Y_internal~21_combout\);

-- Location: LABCELL_X40_Y35_N28
\Y_internal~20\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~20_combout\ = ( \Y_internal~2_combout\ & ( (!\B[6]~input_o\ & ((\A[6]~input_o\))) # (\B[6]~input_o\ & ((!\Y_internal~3_combout\) # (!\A[6]~input_o\))) ) ) # ( !\Y_internal~2_combout\ & ( (\Y_internal~3_combout\ & (\B[6]~input_o\ & 
-- \A[6]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100111110001111100011111000111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~3_combout\,
	datab => \ALT_INV_B[6]~input_o\,
	datac => \ALT_INV_A[6]~input_o\,
	dataf => \ALT_INV_Y_internal~2_combout\,
	combout => \Y_internal~20_combout\);

-- Location: LABCELL_X38_Y38_N8
\Adder|G_array[6][5]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[6][5]~combout\ = ( !\Adder|G_array[1][5]~149_combout\ & ( (!\Adder|G_array~18_combout\) # ((!\Adder|G_array[1][3]~150_combout\ & ((!\Adder|carry[10]~3_combout\) # (!\Adder|G_array[6][1]~17_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101000111111111010100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][3]~150_combout\,
	datab => \Adder|ALT_INV_carry[10]~3_combout\,
	datac => \Adder|ALT_INV_G_array[6][1]~17_combout\,
	datad => \Adder|ALT_INV_G_array~18_combout\,
	dataf => \Adder|ALT_INV_G_array[1][5]~149_combout\,
	combout => \Adder|G_array[6][5]~combout\);

-- Location: MLABCELL_X39_Y38_N20
\Adder|carry~8\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry~8_combout\ = ( \AddnSub~input_o\ & ( \B[4]~input_o\ & ( (\A[4]~input_o\ & (\Adder|P_array[6][3]~14_combout\ & (\Adder|p\(5) & \Adder|carry~4_combout\))) ) ) ) # ( !\AddnSub~input_o\ & ( \B[4]~input_o\ & ( (!\A[4]~input_o\ & 
-- (\Adder|P_array[6][3]~14_combout\ & (\Adder|p\(5) & \Adder|carry~4_combout\))) ) ) ) # ( \AddnSub~input_o\ & ( !\B[4]~input_o\ & ( (!\A[4]~input_o\ & (\Adder|P_array[6][3]~14_combout\ & (\Adder|p\(5) & \Adder|carry~4_combout\))) ) ) ) # ( 
-- !\AddnSub~input_o\ & ( !\B[4]~input_o\ & ( (\A[4]~input_o\ & (\Adder|P_array[6][3]~14_combout\ & (\Adder|p\(5) & \Adder|carry~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000001000000000000000100000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[4]~input_o\,
	datab => \Adder|ALT_INV_P_array[6][3]~14_combout\,
	datac => \Adder|ALT_INV_p\(5),
	datad => \Adder|ALT_INV_carry~4_combout\,
	datae => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[4]~input_o\,
	combout => \Adder|carry~8_combout\);

-- Location: LABCELL_X38_Y38_N6
\Adder|S[6]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(6) = ( \AddnSub~input_o\ & ( !\B[6]~input_o\ $ (!\A[6]~input_o\ $ (((\Adder|G_array[6][5]~combout\ & !\Adder|carry~8_combout\)))) ) ) # ( !\AddnSub~input_o\ & ( !\B[6]~input_o\ $ (!\A[6]~input_o\ $ (((!\Adder|G_array[6][5]~combout\) # 
-- (\Adder|carry~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001110001100011100111000110001101100011100111000110001110011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[6][5]~combout\,
	datab => \ALT_INV_B[6]~input_o\,
	datac => \Adder|ALT_INV_carry~8_combout\,
	datad => \ALT_INV_A[6]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|S\(6));

-- Location: MLABCELL_X39_Y33_N0
\Y_internal~22\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~22_combout\ = ( \Y_internal~0_combout\ & ( (!\Y_internal~5_combout\ & (\Y_internal~20_combout\)) # (\Y_internal~5_combout\ & ((\Adder|S\(6)))) ) ) # ( !\Y_internal~0_combout\ & ( (!\Y_internal~5_combout\ & ((\Y_internal~20_combout\))) # 
-- (\Y_internal~5_combout\ & (\Y_internal~21_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~21_combout\,
	datab => \ALT_INV_Y_internal~20_combout\,
	datac => \ALT_INV_Y_internal~5_combout\,
	datad => \Adder|ALT_INV_S\(6),
	dataf => \ALT_INV_Y_internal~0_combout\,
	combout => \Y_internal~22_combout\);

-- Location: MLABCELL_X44_Y37_N24
\Adder|carry~9\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry~9_combout\ = ( \A[6]~input_o\ & ( (\Adder|carry~8_combout\ & (!\AddnSub~input_o\ $ (\B[6]~input_o\))) ) ) # ( !\A[6]~input_o\ & ( (\Adder|carry~8_combout\ & (!\AddnSub~input_o\ $ (!\B[6]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010001000010010000100010010000100100010000100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \Adder|ALT_INV_carry~8_combout\,
	datac => \ALT_INV_B[6]~input_o\,
	datae => \ALT_INV_A[6]~input_o\,
	combout => \Adder|carry~9_combout\);

-- Location: LABCELL_X38_Y38_N28
\Adder|G_array~41\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~41_combout\ = ( \Adder|p\(3) & ( (\Adder|G_array~18_combout\ & (!\AddnSub~input_o\ $ (!\B[6]~input_o\ $ (\A[6]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000011010010000000001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[6]~input_o\,
	datac => \ALT_INV_A[6]~input_o\,
	datad => \Adder|ALT_INV_G_array~18_combout\,
	dataf => \Adder|ALT_INV_p\(3),
	combout => \Adder|G_array~41_combout\);

-- Location: LABCELL_X38_Y38_N24
\Adder|G_array~42\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~42_combout\ = ( \AddnSub~input_o\ & ( (\Adder|G_array[1][4]~126_combout\ & (\Adder|p\(5) & (!\A[6]~input_o\ $ (\B[6]~input_o\)))) ) ) # ( !\AddnSub~input_o\ & ( (\Adder|G_array[1][4]~126_combout\ & (\Adder|p\(5) & (!\A[6]~input_o\ $ 
-- (!\B[6]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000110000000000000011000000000000010010000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[6]~input_o\,
	datab => \ALT_INV_B[6]~input_o\,
	datac => \Adder|ALT_INV_G_array[1][4]~126_combout\,
	datad => \Adder|ALT_INV_p\(5),
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|G_array~42_combout\);

-- Location: LABCELL_X38_Y38_N30
\Adder|G_array[1][6]~125\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][6]~125_combout\ = ( \B[5]~input_o\ & ( (!\B[6]~input_o\ & (\A[6]~input_o\ & ((\A[5]~input_o\) # (\AddnSub~input_o\)))) # (\B[6]~input_o\ & (!\AddnSub~input_o\ & ((\A[6]~input_o\) # (\A[5]~input_o\)))) ) ) # ( !\B[5]~input_o\ & ( 
-- (!\B[6]~input_o\ & (\AddnSub~input_o\ & ((\A[6]~input_o\) # (\A[5]~input_o\)))) # (\B[6]~input_o\ & (\A[6]~input_o\ & ((!\AddnSub~input_o\) # (\A[5]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001100111000001000110011100000010011011100000001001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[6]~input_o\,
	datac => \ALT_INV_A[5]~input_o\,
	datad => \ALT_INV_A[6]~input_o\,
	dataf => \ALT_INV_B[5]~input_o\,
	combout => \Adder|G_array[1][6]~125_combout\);

-- Location: MLABCELL_X39_Y36_N24
\Adder|G_array[6][6]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[6][6]~combout\ = ( \Adder|P_array[6][3]~13_combout\ & ( \Adder|G_array[1][2]~127_combout\ & ( ((\Adder|G_array[1][6]~125_combout\) # (\Adder|G_array~42_combout\)) # (\Adder|G_array~41_combout\) ) ) ) # ( !\Adder|P_array[6][3]~13_combout\ & 
-- ( \Adder|G_array[1][2]~127_combout\ & ( ((\Adder|G_array[1][6]~125_combout\) # (\Adder|G_array~42_combout\)) # (\Adder|G_array~41_combout\) ) ) ) # ( \Adder|P_array[6][3]~13_combout\ & ( !\Adder|G_array[1][2]~127_combout\ & ( (((\Adder|G_array~41_combout\ 
-- & \Adder|G_array[6][0]~combout\)) # (\Adder|G_array[1][6]~125_combout\)) # (\Adder|G_array~42_combout\) ) ) ) # ( !\Adder|P_array[6][3]~13_combout\ & ( !\Adder|G_array[1][2]~127_combout\ & ( (\Adder|G_array[1][6]~125_combout\) # 
-- (\Adder|G_array~42_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001101111111111101110111111111110111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~41_combout\,
	datab => \Adder|ALT_INV_G_array~42_combout\,
	datac => \Adder|ALT_INV_G_array[6][0]~combout\,
	datad => \Adder|ALT_INV_G_array[1][6]~125_combout\,
	datae => \Adder|ALT_INV_P_array[6][3]~13_combout\,
	dataf => \Adder|ALT_INV_G_array[1][2]~127_combout\,
	combout => \Adder|G_array[6][6]~combout\);

-- Location: LABCELL_X35_Y33_N2
\Shifter|stage[2][7]~111\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][7]~111_combout\ = ( \B[3]~input_o\ & ( \Shifter|stage[1][11]~83_combout\ & ( (!\B[2]~input_o\ & ((\Shifter|stage[1][15]~84_combout\))) # (\B[2]~input_o\ & (\Shifter|stage[1][19]~70_combout\)) ) ) ) # ( !\B[3]~input_o\ & ( 
-- \Shifter|stage[1][11]~83_combout\ & ( (\Shifter|stage[1][7]~85_combout\) # (\B[2]~input_o\) ) ) ) # ( \B[3]~input_o\ & ( !\Shifter|stage[1][11]~83_combout\ & ( (!\B[2]~input_o\ & ((\Shifter|stage[1][15]~84_combout\))) # (\B[2]~input_o\ & 
-- (\Shifter|stage[1][19]~70_combout\)) ) ) ) # ( !\B[3]~input_o\ & ( !\Shifter|stage[1][11]~83_combout\ & ( (!\B[2]~input_o\ & \Shifter|stage[1][7]~85_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000100011101110100111111001111110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][19]~70_combout\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][7]~85_combout\,
	datad => \Shifter|ALT_INV_stage[1][15]~84_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][11]~83_combout\,
	combout => \Shifter|stage[2][7]~111_combout\);

-- Location: LABCELL_X38_Y35_N10
\Shifter|stage[2][56]~112\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][56]~112_combout\ = ( \Shifter|stage[1][56]~10_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\) # (\Shifter|stage[1][60]~11_combout\)))) # (\B[3]~input_o\ & (\Shifter|sign_bit~0_combout\)) ) ) # ( !\Shifter|stage[1][56]~10_combout\ & ( 
-- (!\B[3]~input_o\ & (((\B[2]~input_o\ & \Shifter|stage[1][60]~11_combout\)))) # (\B[3]~input_o\ & (\Shifter|sign_bit~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110101000001010011010111000101111101011100010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_sign_bit~0_combout\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shifter|ALT_INV_stage[1][60]~11_combout\,
	dataf => \Shifter|ALT_INV_stage[1][56]~10_combout\,
	combout => \Shifter|stage[2][56]~112_combout\);

-- Location: LABCELL_X35_Y33_N32
\Shifter|stage[2][23]~107\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][23]~107_combout\ = ( \Shifter|stage[1][35]~75_combout\ & ( \Shifter|stage[1][27]~67_combout\ & ( ((!\B[3]~input_o\ & (\Shifter|stage[1][23]~69_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][31]~68_combout\)))) # (\B[2]~input_o\) ) ) 
-- ) # ( !\Shifter|stage[1][35]~75_combout\ & ( \Shifter|stage[1][27]~67_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\ & (\Shifter|stage[1][23]~69_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][31]~68_combout\))))) # (\B[2]~input_o\ & 
-- (((!\B[3]~input_o\)))) ) ) ) # ( \Shifter|stage[1][35]~75_combout\ & ( !\Shifter|stage[1][27]~67_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\ & (\Shifter|stage[1][23]~69_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][31]~68_combout\))))) # 
-- (\B[2]~input_o\ & (((\B[3]~input_o\)))) ) ) ) # ( !\Shifter|stage[1][35]~75_combout\ & ( !\Shifter|stage[1][27]~67_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\ & (\Shifter|stage[1][23]~69_combout\)) # (\B[3]~input_o\ & 
-- ((\Shifter|stage[1][31]~68_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \Shifter|ALT_INV_stage[1][23]~69_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shifter|ALT_INV_stage[1][31]~68_combout\,
	datae => \Shifter|ALT_INV_stage[1][35]~75_combout\,
	dataf => \Shifter|ALT_INV_stage[1][27]~67_combout\,
	combout => \Shifter|stage[2][23]~107_combout\);

-- Location: LABCELL_X38_Y35_N0
\Shifter|stage[2][55]~109\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][55]~109_combout\ = ( \Shifter|stage[1][63]~78_combout\ & ( \Shifter|stage[1][59]~77_combout\ & ( (!\B[3]~input_o\ & (((\Shifter|stage[1][55]~79_combout\)) # (\B[2]~input_o\))) # (\B[3]~input_o\ & ((!\B[2]~input_o\) # 
-- ((\Shifter|sign_bit~0_combout\)))) ) ) ) # ( !\Shifter|stage[1][63]~78_combout\ & ( \Shifter|stage[1][59]~77_combout\ & ( (!\B[3]~input_o\ & (((\Shifter|stage[1][55]~79_combout\)) # (\B[2]~input_o\))) # (\B[3]~input_o\ & (\B[2]~input_o\ & 
-- (\Shifter|sign_bit~0_combout\))) ) ) ) # ( \Shifter|stage[1][63]~78_combout\ & ( !\Shifter|stage[1][59]~77_combout\ & ( (!\B[3]~input_o\ & (!\B[2]~input_o\ & ((\Shifter|stage[1][55]~79_combout\)))) # (\B[3]~input_o\ & ((!\B[2]~input_o\) # 
-- ((\Shifter|sign_bit~0_combout\)))) ) ) ) # ( !\Shifter|stage[1][63]~78_combout\ & ( !\Shifter|stage[1][59]~77_combout\ & ( (!\B[3]~input_o\ & (!\B[2]~input_o\ & ((\Shifter|stage[1][55]~79_combout\)))) # (\B[3]~input_o\ & (\B[2]~input_o\ & 
-- (\Shifter|sign_bit~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shifter|ALT_INV_sign_bit~0_combout\,
	datad => \Shifter|ALT_INV_stage[1][55]~79_combout\,
	datae => \Shifter|ALT_INV_stage[1][63]~78_combout\,
	dataf => \Shifter|ALT_INV_stage[1][59]~77_combout\,
	combout => \Shifter|stage[2][55]~109_combout\);

-- Location: LABCELL_X35_Y33_N16
\Shifter|stage[2][39]~108\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][39]~108_combout\ = ( \Shifter|stage[1][51]~80_combout\ & ( \Shifter|stage[1][43]~72_combout\ & ( ((!\B[3]~input_o\ & (\Shifter|stage[1][39]~74_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][47]~73_combout\)))) # (\B[2]~input_o\) ) ) 
-- ) # ( !\Shifter|stage[1][51]~80_combout\ & ( \Shifter|stage[1][43]~72_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\ & (\Shifter|stage[1][39]~74_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][47]~73_combout\))))) # (\B[2]~input_o\ & 
-- (((!\B[3]~input_o\)))) ) ) ) # ( \Shifter|stage[1][51]~80_combout\ & ( !\Shifter|stage[1][43]~72_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\ & (\Shifter|stage[1][39]~74_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][47]~73_combout\))))) # 
-- (\B[2]~input_o\ & (((\B[3]~input_o\)))) ) ) ) # ( !\Shifter|stage[1][51]~80_combout\ & ( !\Shifter|stage[1][43]~72_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\ & (\Shifter|stage[1][39]~74_combout\)) # (\B[3]~input_o\ & 
-- ((\Shifter|stage[1][47]~73_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][39]~74_combout\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shifter|ALT_INV_stage[1][47]~73_combout\,
	datae => \Shifter|ALT_INV_stage[1][51]~80_combout\,
	dataf => \Shifter|ALT_INV_stage[1][43]~72_combout\,
	combout => \Shifter|stage[2][39]~108_combout\);

-- Location: MLABCELL_X39_Y34_N28
\Shifter|stage~110\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~110_combout\ = ( \Shifter|stage[2][39]~108_combout\ & ( \Shifter|Equal9~0_combout\ & ( (!\Shifter|Equal10~0_combout\) # (\Shifter|stage[2][23]~107_combout\) ) ) ) # ( !\Shifter|stage[2][39]~108_combout\ & ( \Shifter|Equal9~0_combout\ & ( 
-- (\Shifter|stage[2][23]~107_combout\ & \Shifter|Equal10~0_combout\) ) ) ) # ( \Shifter|stage[2][39]~108_combout\ & ( !\Shifter|Equal9~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][55]~109_combout\))) # (\Shifter|Equal10~0_combout\ & 
-- (\Shifter|stage[2][23]~107_combout\)) ) ) ) # ( !\Shifter|stage[2][39]~108_combout\ & ( !\Shifter|Equal9~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][55]~109_combout\))) # (\Shifter|Equal10~0_combout\ & 
-- (\Shifter|stage[2][23]~107_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][23]~107_combout\,
	datac => \Shifter|ALT_INV_Equal10~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][55]~109_combout\,
	datae => \Shifter|ALT_INV_stage[2][39]~108_combout\,
	dataf => \Shifter|ALT_INV_Equal9~0_combout\,
	combout => \Shifter|stage~110_combout\);

-- Location: MLABCELL_X37_Y34_N16
\Y_internal~24\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~24_combout\ = ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage~110_combout\ & ( !\Shifter|Equal2~0_combout\ ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage~110_combout\ & ( (!\Shifter|Equal2~0_combout\ & 
-- (\Shifter|stage[2][7]~111_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][56]~112_combout\))) ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( !\Shifter|stage~110_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][7]~111_combout\)) # 
-- (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][56]~112_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000000001010011010100111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][7]~111_combout\,
	datab => \Shifter|ALT_INV_stage[2][56]~112_combout\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datae => \Shifter|ALT_INV_Equal11~0_combout\,
	dataf => \Shifter|ALT_INV_stage~110_combout\,
	combout => \Y_internal~24_combout\);

-- Location: LABCELL_X40_Y35_N34
\Y_internal~23\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~23_combout\ = ( \Y_internal~2_combout\ & ( (!\B[7]~input_o\ & ((\A[7]~input_o\))) # (\B[7]~input_o\ & ((!\Y_internal~3_combout\) # (!\A[7]~input_o\))) ) ) # ( !\Y_internal~2_combout\ & ( (\Y_internal~3_combout\ & (\B[7]~input_o\ & 
-- \A[7]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001111111110100000111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~3_combout\,
	datac => \ALT_INV_B[7]~input_o\,
	datad => \ALT_INV_A[7]~input_o\,
	dataf => \ALT_INV_Y_internal~2_combout\,
	combout => \Y_internal~23_combout\);

-- Location: MLABCELL_X44_Y36_N20
\Y_internal~259\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~259_combout\ = ( !\Y_internal~5_combout\ & ( (((\Y_internal~23_combout\))) ) ) # ( \Y_internal~5_combout\ & ( (!\Y_internal~0_combout\ & ((((\Y_internal~24_combout\))))) # (\Y_internal~0_combout\ & ((!\Adder|p\(7) $ (((!\Adder|carry~9_combout\ 
-- & !\Adder|G_array[6][6]~combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000001111111011100001111000011110000100011111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry~9_combout\,
	datab => \Adder|ALT_INV_G_array[6][6]~combout\,
	datac => \ALT_INV_Y_internal~0_combout\,
	datad => \ALT_INV_Y_internal~24_combout\,
	datae => \ALT_INV_Y_internal~5_combout\,
	dataf => \Adder|ALT_INV_p\(7),
	datag => \ALT_INV_Y_internal~23_combout\,
	combout => \Y_internal~259_combout\);

-- Location: MLABCELL_X39_Y38_N6
\Adder|S[8]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(8) = ( \Adder|G_array[6][7]~combout\ & ( !\A[8]~input_o\ $ (!\B[8]~input_o\ $ (!\AddnSub~input_o\ $ (!\Adder|carry~5_combout\))) ) ) # ( !\Adder|G_array[6][7]~combout\ & ( !\A[8]~input_o\ $ (!\B[8]~input_o\ $ (!\AddnSub~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010010110100101101001011001101001100101100110100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[8]~input_o\,
	datab => \ALT_INV_B[8]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \Adder|ALT_INV_carry~5_combout\,
	dataf => \Adder|ALT_INV_G_array[6][7]~combout\,
	combout => \Adder|S\(8));

-- Location: MLABCELL_X39_Y31_N30
\Shifter|stage[2][8]~116\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][8]~116_combout\ = ( \Shifter|stage[1][12]~19_combout\ & ( \Shifter|stage[1][8]~17_combout\ & ( (!\B[3]~input_o\) # ((!\B[2]~input_o\ & (\Shifter|stage[1][16]~3_combout\)) # (\B[2]~input_o\ & ((\Shifter|stage[1][20]~2_combout\)))) ) ) ) # 
-- ( !\Shifter|stage[1][12]~19_combout\ & ( \Shifter|stage[1][8]~17_combout\ & ( (!\B[2]~input_o\ & (((!\B[3]~input_o\)) # (\Shifter|stage[1][16]~3_combout\))) # (\B[2]~input_o\ & (((\Shifter|stage[1][20]~2_combout\ & \B[3]~input_o\)))) ) ) ) # ( 
-- \Shifter|stage[1][12]~19_combout\ & ( !\Shifter|stage[1][8]~17_combout\ & ( (!\B[2]~input_o\ & (\Shifter|stage[1][16]~3_combout\ & ((\B[3]~input_o\)))) # (\B[2]~input_o\ & (((!\B[3]~input_o\) # (\Shifter|stage[1][20]~2_combout\)))) ) ) ) # ( 
-- !\Shifter|stage[1][12]~19_combout\ & ( !\Shifter|stage[1][8]~17_combout\ & ( (\B[3]~input_o\ & ((!\B[2]~input_o\ & (\Shifter|stage[1][16]~3_combout\)) # (\B[2]~input_o\ & ((\Shifter|stage[1][20]~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][16]~3_combout\,
	datab => \Shifter|ALT_INV_stage[1][20]~2_combout\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \Shifter|ALT_INV_stage[1][12]~19_combout\,
	dataf => \Shifter|ALT_INV_stage[1][8]~17_combout\,
	combout => \Shifter|stage[2][8]~116_combout\);

-- Location: LABCELL_X38_Y35_N24
\Shifter|stage[2][40]~114\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][40]~114_combout\ = ( \Shifter|stage[1][52]~12_combout\ & ( \Shifter|stage[1][44]~6_combout\ & ( ((!\B[3]~input_o\ & (\Shifter|stage[1][40]~5_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][48]~13_combout\)))) # (\B[2]~input_o\) ) ) ) 
-- # ( !\Shifter|stage[1][52]~12_combout\ & ( \Shifter|stage[1][44]~6_combout\ & ( (!\B[3]~input_o\ & (((\B[2]~input_o\)) # (\Shifter|stage[1][40]~5_combout\))) # (\B[3]~input_o\ & (((\Shifter|stage[1][48]~13_combout\ & !\B[2]~input_o\)))) ) ) ) # ( 
-- \Shifter|stage[1][52]~12_combout\ & ( !\Shifter|stage[1][44]~6_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][40]~5_combout\ & ((!\B[2]~input_o\)))) # (\B[3]~input_o\ & (((\B[2]~input_o\) # (\Shifter|stage[1][48]~13_combout\)))) ) ) ) # ( 
-- !\Shifter|stage[1][52]~12_combout\ & ( !\Shifter|stage[1][44]~6_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\ & (\Shifter|stage[1][40]~5_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][48]~13_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][40]~5_combout\,
	datab => \Shifter|ALT_INV_stage[1][48]~13_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \ALT_INV_B[2]~input_o\,
	datae => \Shifter|ALT_INV_stage[1][52]~12_combout\,
	dataf => \Shifter|ALT_INV_stage[1][44]~6_combout\,
	combout => \Shifter|stage[2][40]~114_combout\);

-- Location: MLABCELL_X39_Y31_N26
\Shifter|stage[2][24]~113\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][24]~113_combout\ = ( \Shifter|stage[1][28]~1_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\) # (\Shifter|stage[1][36]~7_combout\) ) ) ) # ( !\Shifter|stage[1][28]~1_combout\ & ( \B[2]~input_o\ & ( (\Shifter|stage[1][36]~7_combout\ & 
-- \B[3]~input_o\) ) ) ) # ( \Shifter|stage[1][28]~1_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][24]~0_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][32]~8_combout\)) ) ) ) # ( !\Shifter|stage[1][28]~1_combout\ & ( 
-- !\B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][24]~0_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][32]~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][32]~8_combout\,
	datab => \Shifter|ALT_INV_stage[1][36]~7_combout\,
	datac => \Shifter|ALT_INV_stage[1][24]~0_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \Shifter|ALT_INV_stage[1][28]~1_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][24]~113_combout\);

-- Location: MLABCELL_X39_Y34_N14
\Shifter|stage~115\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~115_combout\ = ( \Shifter|stage[2][24]~113_combout\ & ( \Shifter|Equal9~0_combout\ & ( (\Shifter|Equal10~0_combout\) # (\Shifter|stage[2][40]~114_combout\) ) ) ) # ( !\Shifter|stage[2][24]~113_combout\ & ( \Shifter|Equal9~0_combout\ & ( 
-- (\Shifter|stage[2][40]~114_combout\ & !\Shifter|Equal10~0_combout\) ) ) ) # ( \Shifter|stage[2][24]~113_combout\ & ( !\Shifter|Equal9~0_combout\ & ( (\Shifter|Equal10~0_combout\) # (\Shifter|stage[2][56]~112_combout\) ) ) ) # ( 
-- !\Shifter|stage[2][24]~113_combout\ & ( !\Shifter|Equal9~0_combout\ & ( (\Shifter|stage[2][56]~112_combout\ & !\Shifter|Equal10~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][56]~112_combout\,
	datac => \Shifter|ALT_INV_stage[2][40]~114_combout\,
	datad => \Shifter|ALT_INV_Equal10~0_combout\,
	datae => \Shifter|ALT_INV_stage[2][24]~113_combout\,
	dataf => \Shifter|ALT_INV_Equal9~0_combout\,
	combout => \Shifter|stage~115_combout\);

-- Location: LABCELL_X40_Y32_N4
\Y_internal~26\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~26_combout\ = ( \Shifter|stage~115_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((\Shifter|stage[2][8]~116_combout\)) # (\Shifter|Equal11~0_combout\))) # (\Shifter|Equal2~0_combout\ & (!\Shifter|Equal11~0_combout\ & 
-- ((\Shifter|stage[2][55]~109_combout\)))) ) ) # ( !\Shifter|stage~115_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][8]~116_combout\)) # (\Shifter|Equal2~0_combout\ & 
-- ((\Shifter|stage[2][55]~109_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000101010011011100010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_Equal11~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][8]~116_combout\,
	datad => \Shifter|ALT_INV_stage[2][55]~109_combout\,
	dataf => \Shifter|ALT_INV_stage~115_combout\,
	combout => \Y_internal~26_combout\);

-- Location: MLABCELL_X37_Y37_N32
\Y_internal~25\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~25_combout\ = ( \A[8]~input_o\ & ( !\Y_internal~2_combout\ $ (((!\B[8]~input_o\) # (!\Y_internal~3_combout\))) ) ) # ( !\A[8]~input_o\ & ( (\B[8]~input_o\ & \Y_internal~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100001111001111000000111100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[8]~input_o\,
	datac => \ALT_INV_Y_internal~2_combout\,
	datad => \ALT_INV_Y_internal~3_combout\,
	dataf => \ALT_INV_A[8]~input_o\,
	combout => \Y_internal~25_combout\);

-- Location: LABCELL_X40_Y36_N0
\Y_internal~27\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~27_combout\ = ( \Y_internal~26_combout\ & ( \Y_internal~25_combout\ & ( (!\Y_internal~0_combout\) # ((!\Y_internal~5_combout\) # (\Adder|S\(8))) ) ) ) # ( !\Y_internal~26_combout\ & ( \Y_internal~25_combout\ & ( (!\Y_internal~5_combout\) # 
-- ((\Y_internal~0_combout\ & \Adder|S\(8))) ) ) ) # ( \Y_internal~26_combout\ & ( !\Y_internal~25_combout\ & ( (\Y_internal~5_combout\ & ((!\Y_internal~0_combout\) # (\Adder|S\(8)))) ) ) ) # ( !\Y_internal~26_combout\ & ( !\Y_internal~25_combout\ & ( 
-- (\Y_internal~0_combout\ & (\Y_internal~5_combout\ & \Adder|S\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001001000110010001111001101110011011110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \ALT_INV_Y_internal~5_combout\,
	datac => \Adder|ALT_INV_S\(8),
	datae => \ALT_INV_Y_internal~26_combout\,
	dataf => \ALT_INV_Y_internal~25_combout\,
	combout => \Y_internal~27_combout\);

-- Location: MLABCELL_X37_Y37_N34
\Adder|G_array[1][8]~124\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][8]~124_combout\ = ( \B[7]~input_o\ & ( (!\B[8]~input_o\ & (\A[8]~input_o\ & ((\A[7]~input_o\) # (\AddnSub~input_o\)))) # (\B[8]~input_o\ & (!\AddnSub~input_o\ & ((\A[8]~input_o\) # (\A[7]~input_o\)))) ) ) # ( !\B[7]~input_o\ & ( 
-- (!\B[8]~input_o\ & (\AddnSub~input_o\ & ((\A[8]~input_o\) # (\A[7]~input_o\)))) # (\B[8]~input_o\ & (\A[8]~input_o\ & ((!\AddnSub~input_o\) # (\A[7]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001100111000001000110011100000010011011100000001001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[8]~input_o\,
	datac => \ALT_INV_A[7]~input_o\,
	datad => \ALT_INV_A[8]~input_o\,
	dataf => \ALT_INV_B[7]~input_o\,
	combout => \Adder|G_array[1][8]~124_combout\);

-- Location: MLABCELL_X37_Y37_N26
\Adder|P_array[2][8]~20\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][8]~20_combout\ = ( \A[8]~input_o\ & ( (\Adder|p\(5) & (\Adder|G_array~21_combout\ & (!\AddnSub~input_o\ $ (\B[8]~input_o\)))) ) ) # ( !\A[8]~input_o\ & ( (\Adder|p\(5) & (\Adder|G_array~21_combout\ & (!\AddnSub~input_o\ $ 
-- (!\B[8]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000110000000000000011000000000000010010000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[8]~input_o\,
	datac => \Adder|ALT_INV_p\(5),
	datad => \Adder|ALT_INV_G_array~21_combout\,
	dataf => \ALT_INV_A[8]~input_o\,
	combout => \Adder|P_array[2][8]~20_combout\);

-- Location: MLABCELL_X37_Y37_N24
\Adder|G_array~43\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~43_combout\ = ( \Adder|p\(7) & ( (\Adder|G_array[1][6]~125_combout\ & (!\AddnSub~input_o\ $ (!\B[8]~input_o\ $ (\A[8]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000011010010000000001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[8]~input_o\,
	datac => \ALT_INV_A[8]~input_o\,
	datad => \Adder|ALT_INV_G_array[1][6]~125_combout\,
	dataf => \Adder|ALT_INV_p\(7),
	combout => \Adder|G_array~43_combout\);

-- Location: LABCELL_X38_Y37_N14
\Adder|G_array[3][8]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][8]~combout\ = ( !\Adder|G_array~43_combout\ & ( (!\Adder|G_array[1][8]~124_combout\ & ((!\Adder|P_array[2][8]~20_combout\) # ((!\Adder|G_array[1][4]~126_combout\ & !\Adder|G_array~40_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010000000111100001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][4]~126_combout\,
	datab => \Adder|ALT_INV_G_array~40_combout\,
	datac => \Adder|ALT_INV_G_array[1][8]~124_combout\,
	datad => \Adder|ALT_INV_P_array[2][8]~20_combout\,
	dataf => \Adder|ALT_INV_G_array~43_combout\,
	combout => \Adder|G_array[3][8]~combout\);

-- Location: MLABCELL_X37_Y37_N22
\Adder|p[9]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(9) = ( \A[9]~input_o\ & ( !\AddnSub~input_o\ $ (\B[9]~input_o\) ) ) # ( !\A[9]~input_o\ & ( !\AddnSub~input_o\ $ (!\B[9]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[9]~input_o\,
	dataf => \ALT_INV_A[9]~input_o\,
	combout => \Adder|p\(9));

-- Location: LABCELL_X38_Y37_N28
\Adder|carry[25]~10\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[25]~10_combout\ = ( \Adder|carry~4_combout\ & ( (\Adder|P_array[2][8]~20_combout\ & \Adder|G_array~39_combout\) ) ) # ( !\Adder|carry~4_combout\ & ( (\Adder|P_array[2][8]~20_combout\ & (\Adder|G_array[6][0]~combout\ & 
-- \Adder|G_array~39_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][8]~20_combout\,
	datac => \Adder|ALT_INV_G_array[6][0]~combout\,
	datad => \Adder|ALT_INV_G_array~39_combout\,
	dataf => \Adder|ALT_INV_carry~4_combout\,
	combout => \Adder|carry[25]~10_combout\);

-- Location: MLABCELL_X42_Y34_N22
\Adder|S[9]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(9) = ( \Adder|carry[25]~10_combout\ & ( !\Adder|p\(9) ) ) # ( !\Adder|carry[25]~10_combout\ & ( !\Adder|G_array[3][8]~combout\ $ (\Adder|p\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array[3][8]~combout\,
	datad => \Adder|ALT_INV_p\(9),
	dataf => \Adder|ALT_INV_carry[25]~10_combout\,
	combout => \Adder|S\(9));

-- Location: LABCELL_X40_Y31_N18
\Shifter|stage[2][9]~120\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][9]~120_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shifter|stage[1][21]~25_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shifter|stage[1][13]~40_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shifter|stage[1][17]~26_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shifter|stage[1][9]~39_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][9]~39_combout\,
	datab => \Shifter|ALT_INV_stage[1][13]~40_combout\,
	datac => \Shifter|ALT_INV_stage[1][21]~25_combout\,
	datad => \Shifter|ALT_INV_stage[1][17]~26_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][9]~120_combout\);

-- Location: LABCELL_X35_Y32_N28
\Shifter|stage[2][41]~118\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][41]~118_combout\ = ( \Shifter|stage[1][41]~28_combout\ & ( \Shifter|stage[1][53]~35_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\)) # (\Shifter|stage[1][45]~29_combout\))) # (\B[3]~input_o\ & (((\Shifter|stage[1][49]~36_combout\) # 
-- (\B[2]~input_o\)))) ) ) ) # ( !\Shifter|stage[1][41]~28_combout\ & ( \Shifter|stage[1][53]~35_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][45]~29_combout\ & (\B[2]~input_o\))) # (\B[3]~input_o\ & (((\Shifter|stage[1][49]~36_combout\) # 
-- (\B[2]~input_o\)))) ) ) ) # ( \Shifter|stage[1][41]~28_combout\ & ( !\Shifter|stage[1][53]~35_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\)) # (\Shifter|stage[1][45]~29_combout\))) # (\B[3]~input_o\ & (((!\B[2]~input_o\ & 
-- \Shifter|stage[1][49]~36_combout\)))) ) ) ) # ( !\Shifter|stage[1][41]~28_combout\ & ( !\Shifter|stage[1][53]~35_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][45]~29_combout\ & (\B[2]~input_o\))) # (\B[3]~input_o\ & (((!\B[2]~input_o\ & 
-- \Shifter|stage[1][49]~36_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][45]~29_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \Shifter|ALT_INV_stage[1][49]~36_combout\,
	datae => \Shifter|ALT_INV_stage[1][41]~28_combout\,
	dataf => \Shifter|ALT_INV_stage[1][53]~35_combout\,
	combout => \Shifter|stage[2][41]~118_combout\);

-- Location: LABCELL_X35_Y32_N26
\Shifter|stage[2][25]~117\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][25]~117_combout\ = ( \Shifter|stage[1][25]~23_combout\ & ( \Shifter|stage[1][37]~30_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\) # ((\Shifter|stage[1][33]~31_combout\)))) # (\B[2]~input_o\ & (((\Shifter|stage[1][29]~24_combout\)) # 
-- (\B[3]~input_o\))) ) ) ) # ( !\Shifter|stage[1][25]~23_combout\ & ( \Shifter|stage[1][37]~30_combout\ & ( (!\B[2]~input_o\ & (\B[3]~input_o\ & ((\Shifter|stage[1][33]~31_combout\)))) # (\B[2]~input_o\ & (((\Shifter|stage[1][29]~24_combout\)) # 
-- (\B[3]~input_o\))) ) ) ) # ( \Shifter|stage[1][25]~23_combout\ & ( !\Shifter|stage[1][37]~30_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\) # ((\Shifter|stage[1][33]~31_combout\)))) # (\B[2]~input_o\ & (!\B[3]~input_o\ & 
-- (\Shifter|stage[1][29]~24_combout\))) ) ) ) # ( !\Shifter|stage[1][25]~23_combout\ & ( !\Shifter|stage[1][37]~30_combout\ & ( (!\B[2]~input_o\ & (\B[3]~input_o\ & ((\Shifter|stage[1][33]~31_combout\)))) # (\B[2]~input_o\ & (!\B[3]~input_o\ & 
-- (\Shifter|stage[1][29]~24_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][29]~24_combout\,
	datad => \Shifter|ALT_INV_stage[1][33]~31_combout\,
	datae => \Shifter|ALT_INV_stage[1][25]~23_combout\,
	dataf => \Shifter|ALT_INV_stage[1][37]~30_combout\,
	combout => \Shifter|stage[2][25]~117_combout\);

-- Location: LABCELL_X40_Y32_N8
\Shifter|stage~119\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~119_combout\ = ( \Shifter|Equal9~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][41]~118_combout\)) # (\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][25]~117_combout\))) ) ) # ( !\Shifter|Equal9~0_combout\ & ( 
-- (!\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][57]~106_combout\)) # (\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][25]~117_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][57]~106_combout\,
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][41]~118_combout\,
	datad => \Shifter|ALT_INV_stage[2][25]~117_combout\,
	dataf => \Shifter|ALT_INV_Equal9~0_combout\,
	combout => \Shifter|stage~119_combout\);

-- Location: LABCELL_X40_Y32_N6
\Y_internal~29\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~29_combout\ = ( \Shifter|stage[2][54]~103_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((!\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][9]~120_combout\)) # (\Shifter|Equal11~0_combout\ & ((\Shifter|stage~119_combout\))))) # 
-- (\Shifter|Equal2~0_combout\ & (!\Shifter|Equal11~0_combout\)) ) ) # ( !\Shifter|stage[2][54]~103_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((!\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][9]~120_combout\)) # (\Shifter|Equal11~0_combout\ & 
-- ((\Shifter|stage~119_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_Equal11~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][9]~120_combout\,
	datad => \Shifter|ALT_INV_stage~119_combout\,
	dataf => \Shifter|ALT_INV_stage[2][54]~103_combout\,
	combout => \Y_internal~29_combout\);

-- Location: MLABCELL_X37_Y37_N18
\Y_internal~28\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~28_combout\ = ( \A[9]~input_o\ & ( !\Y_internal~2_combout\ $ (((!\B[9]~input_o\) # (!\Y_internal~3_combout\))) ) ) # ( !\A[9]~input_o\ & ( (\B[9]~input_o\ & \Y_internal~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000011111111000000001111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[9]~input_o\,
	datac => \ALT_INV_Y_internal~3_combout\,
	datad => \ALT_INV_Y_internal~2_combout\,
	dataf => \ALT_INV_A[9]~input_o\,
	combout => \Y_internal~28_combout\);

-- Location: LABCELL_X40_Y36_N6
\Y_internal~30\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~30_combout\ = ( \Y_internal~29_combout\ & ( \Y_internal~28_combout\ & ( (!\Y_internal~0_combout\) # ((!\Y_internal~5_combout\) # (\Adder|S\(9))) ) ) ) # ( !\Y_internal~29_combout\ & ( \Y_internal~28_combout\ & ( (!\Y_internal~5_combout\) # 
-- ((\Y_internal~0_combout\ & \Adder|S\(9))) ) ) ) # ( \Y_internal~29_combout\ & ( !\Y_internal~28_combout\ & ( (\Y_internal~5_combout\ & ((!\Y_internal~0_combout\) # (\Adder|S\(9)))) ) ) ) # ( !\Y_internal~29_combout\ & ( !\Y_internal~28_combout\ & ( 
-- (\Y_internal~0_combout\ & (\Y_internal~5_combout\ & \Adder|S\(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001001000100011001111001100110111011110111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \ALT_INV_Y_internal~5_combout\,
	datad => \Adder|ALT_INV_S\(9),
	datae => \ALT_INV_Y_internal~29_combout\,
	dataf => \ALT_INV_Y_internal~28_combout\,
	combout => \Y_internal~30_combout\);

-- Location: MLABCELL_X39_Y32_N6
\Shifter|stage[2][26]~121\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][26]~121_combout\ = ( \Shifter|stage[1][26]~46_combout\ & ( \Shifter|stage[1][38]~53_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\) # ((\Shifter|stage[1][34]~54_combout\)))) # (\B[2]~input_o\ & (((\Shifter|stage[1][30]~47_combout\)) # 
-- (\B[3]~input_o\))) ) ) ) # ( !\Shifter|stage[1][26]~46_combout\ & ( \Shifter|stage[1][38]~53_combout\ & ( (!\B[2]~input_o\ & (\B[3]~input_o\ & ((\Shifter|stage[1][34]~54_combout\)))) # (\B[2]~input_o\ & (((\Shifter|stage[1][30]~47_combout\)) # 
-- (\B[3]~input_o\))) ) ) ) # ( \Shifter|stage[1][26]~46_combout\ & ( !\Shifter|stage[1][38]~53_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\) # ((\Shifter|stage[1][34]~54_combout\)))) # (\B[2]~input_o\ & (!\B[3]~input_o\ & 
-- (\Shifter|stage[1][30]~47_combout\))) ) ) ) # ( !\Shifter|stage[1][26]~46_combout\ & ( !\Shifter|stage[1][38]~53_combout\ & ( (!\B[2]~input_o\ & (\B[3]~input_o\ & ((\Shifter|stage[1][34]~54_combout\)))) # (\B[2]~input_o\ & (!\B[3]~input_o\ & 
-- (\Shifter|stage[1][30]~47_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][30]~47_combout\,
	datad => \Shifter|ALT_INV_stage[1][34]~54_combout\,
	datae => \Shifter|ALT_INV_stage[1][26]~46_combout\,
	dataf => \Shifter|ALT_INV_stage[1][38]~53_combout\,
	combout => \Shifter|stage[2][26]~121_combout\);

-- Location: MLABCELL_X39_Y32_N10
\Shifter|stage[2][42]~122\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][42]~122_combout\ = ( \B[2]~input_o\ & ( \Shifter|stage[1][46]~52_combout\ & ( (!\B[3]~input_o\) # (\Shifter|stage[1][54]~57_combout\) ) ) ) # ( !\B[2]~input_o\ & ( \Shifter|stage[1][46]~52_combout\ & ( (!\B[3]~input_o\ & 
-- (\Shifter|stage[1][42]~51_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][50]~58_combout\))) ) ) ) # ( \B[2]~input_o\ & ( !\Shifter|stage[1][46]~52_combout\ & ( (\Shifter|stage[1][54]~57_combout\ & \B[3]~input_o\) ) ) ) # ( !\B[2]~input_o\ & ( 
-- !\Shifter|stage[1][46]~52_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][42]~51_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][50]~58_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000100010001000100001100001111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][54]~57_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][42]~51_combout\,
	datad => \Shifter|ALT_INV_stage[1][50]~58_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][46]~52_combout\,
	combout => \Shifter|stage[2][42]~122_combout\);

-- Location: LABCELL_X35_Y34_N8
\Shifter|stage~123\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~123_combout\ = ( \Shifter|stage[2][42]~122_combout\ & ( (!\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][58]~100_combout\)) # (\Shifter|Equal9~0_combout\))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][26]~121_combout\)))) ) ) 
-- # ( !\Shifter|stage[2][42]~122_combout\ & ( (!\Shifter|Equal10~0_combout\ & (!\Shifter|Equal9~0_combout\ & (\Shifter|stage[2][58]~100_combout\))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][26]~121_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001111001000100000111101110111000011110111011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal9~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][58]~100_combout\,
	datac => \Shifter|ALT_INV_stage[2][26]~121_combout\,
	datad => \Shifter|ALT_INV_Equal10~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][42]~122_combout\,
	combout => \Shifter|stage~123_combout\);

-- Location: MLABCELL_X39_Y33_N30
\Shifter|stage[2][10]~124\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][10]~124_combout\ = ( \Shifter|stage[1][18]~49_combout\ & ( \Shifter|stage[1][14]~62_combout\ & ( (!\B[2]~input_o\ & (((\Shifter|stage[1][10]~61_combout\)) # (\B[3]~input_o\))) # (\B[2]~input_o\ & ((!\B[3]~input_o\) # 
-- ((\Shifter|stage[1][22]~48_combout\)))) ) ) ) # ( !\Shifter|stage[1][18]~49_combout\ & ( \Shifter|stage[1][14]~62_combout\ & ( (!\B[2]~input_o\ & (!\B[3]~input_o\ & ((\Shifter|stage[1][10]~61_combout\)))) # (\B[2]~input_o\ & ((!\B[3]~input_o\) # 
-- ((\Shifter|stage[1][22]~48_combout\)))) ) ) ) # ( \Shifter|stage[1][18]~49_combout\ & ( !\Shifter|stage[1][14]~62_combout\ & ( (!\B[2]~input_o\ & (((\Shifter|stage[1][10]~61_combout\)) # (\B[3]~input_o\))) # (\B[2]~input_o\ & (\B[3]~input_o\ & 
-- (\Shifter|stage[1][22]~48_combout\))) ) ) ) # ( !\Shifter|stage[1][18]~49_combout\ & ( !\Shifter|stage[1][14]~62_combout\ & ( (!\B[2]~input_o\ & (!\B[3]~input_o\ & ((\Shifter|stage[1][10]~61_combout\)))) # (\B[2]~input_o\ & (\B[3]~input_o\ & 
-- (\Shifter|stage[1][22]~48_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][22]~48_combout\,
	datad => \Shifter|ALT_INV_stage[1][10]~61_combout\,
	datae => \Shifter|ALT_INV_stage[1][18]~49_combout\,
	dataf => \Shifter|ALT_INV_stage[1][14]~62_combout\,
	combout => \Shifter|stage[2][10]~124_combout\);

-- Location: MLABCELL_X37_Y37_N8
\Y_internal~32\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~32_combout\ = ( \Shifter|stage[2][10]~124_combout\ & ( (!\Shifter|Equal11~0_combout\ & (((!\Shifter|Equal2~0_combout\)) # (\Shifter|stage[2][53]~97_combout\))) # (\Shifter|Equal11~0_combout\ & (((!\Shifter|Equal2~0_combout\ & 
-- \Shifter|stage~123_combout\)))) ) ) # ( !\Shifter|stage[2][10]~124_combout\ & ( (!\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][53]~97_combout\ & (\Shifter|Equal2~0_combout\))) # (\Shifter|Equal11~0_combout\ & (((!\Shifter|Equal2~0_combout\ & 
-- \Shifter|stage~123_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000000100101001010100010111100101010001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][53]~97_combout\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_stage~123_combout\,
	dataf => \Shifter|ALT_INV_stage[2][10]~124_combout\,
	combout => \Y_internal~32_combout\);

-- Location: MLABCELL_X37_Y37_N16
\Adder|p[10]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(10) = ( \B[10]~input_o\ & ( !\AddnSub~input_o\ $ (\A[10]~input_o\) ) ) # ( !\B[10]~input_o\ & ( !\AddnSub~input_o\ $ (!\A[10]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[10]~input_o\,
	dataf => \ALT_INV_B[10]~input_o\,
	combout => \Adder|p\(10));

-- Location: LABCELL_X38_Y38_N4
\Adder|P_array[2][9]~21\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][9]~21_combout\ = ( \Adder|G_array~21_combout\ & ( \Adder|G_array~16_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array~16_combout\,
	dataf => \Adder|ALT_INV_G_array~21_combout\,
	combout => \Adder|P_array[2][9]~21_combout\);

-- Location: LABCELL_X38_Y38_N34
\Adder|carry[26]~11\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[26]~11_combout\ = ( \Adder|G_array[1][5]~149_combout\ & ( (!\Adder|P_array[2][9]~21_combout\ & !\Adder|G_array[1][9]~142_combout\) ) ) # ( !\Adder|G_array[1][5]~149_combout\ & ( (!\Adder|G_array[1][9]~142_combout\ & 
-- ((!\Adder|P_array[2][9]~21_combout\) # ((!\Adder|G_array~18_combout\) # (!\Adder|G_array[1][3]~150_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001000110011001100100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][9]~21_combout\,
	datab => \Adder|ALT_INV_G_array[1][9]~142_combout\,
	datac => \Adder|ALT_INV_G_array~18_combout\,
	datad => \Adder|ALT_INV_G_array[1][3]~150_combout\,
	dataf => \Adder|ALT_INV_G_array[1][5]~149_combout\,
	combout => \Adder|carry[26]~11_combout\);

-- Location: LABCELL_X38_Y38_N32
\Adder|carry[10]~12\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[10]~12_combout\ = ( \Adder|carry[10]~3_combout\ & ( (\Adder|P_array[2][9]~21_combout\ & \Adder|G_array~18_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][9]~21_combout\,
	datad => \Adder|ALT_INV_G_array~18_combout\,
	dataf => \Adder|ALT_INV_carry[10]~3_combout\,
	combout => \Adder|carry[10]~12_combout\);

-- Location: LABCELL_X38_Y38_N36
\Adder|carry[26]~13\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[26]~13_combout\ = ( \Adder|carry[10]~6_combout\ & ( (\Adder|carry[26]~11_combout\ & ((!\Adder|G_array~16_combout\) # (!\Adder|G_array[1][7]~151_combout\))) ) ) # ( !\Adder|carry[10]~6_combout\ & ( (\Adder|carry[26]~11_combout\ & 
-- (!\Adder|carry[10]~12_combout\ & ((!\Adder|G_array~16_combout\) # (!\Adder|G_array[1][7]~151_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000100000001100000010000000110011001000100011001100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~16_combout\,
	datab => \Adder|ALT_INV_carry[26]~11_combout\,
	datac => \Adder|ALT_INV_carry[10]~12_combout\,
	datad => \Adder|ALT_INV_G_array[1][7]~151_combout\,
	dataf => \Adder|ALT_INV_carry[10]~6_combout\,
	combout => \Adder|carry[26]~13_combout\);

-- Location: MLABCELL_X37_Y37_N2
\Y_internal~31\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~31_combout\ = (!\A[10]~input_o\ & (\B[10]~input_o\ & ((\Y_internal~2_combout\)))) # (\A[10]~input_o\ & (!\Y_internal~2_combout\ $ (((!\B[10]~input_o\) # (!\Y_internal~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101110110000000010111011000000001011101100000000101110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[10]~input_o\,
	datab => \ALT_INV_B[10]~input_o\,
	datac => \ALT_INV_Y_internal~3_combout\,
	datad => \ALT_INV_Y_internal~2_combout\,
	combout => \Y_internal~31_combout\);

-- Location: MLABCELL_X37_Y37_N30
\Y_internal~33\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~33_combout\ = ( \Y_internal~5_combout\ & ( \Y_internal~31_combout\ & ( (!\Y_internal~0_combout\ & (\Y_internal~32_combout\)) # (\Y_internal~0_combout\ & ((!\Adder|p\(10) $ (\Adder|carry[26]~13_combout\)))) ) ) ) # ( !\Y_internal~5_combout\ & ( 
-- \Y_internal~31_combout\ ) ) # ( \Y_internal~5_combout\ & ( !\Y_internal~31_combout\ & ( (!\Y_internal~0_combout\ & (\Y_internal~32_combout\)) # (\Y_internal~0_combout\ & ((!\Adder|p\(10) $ (\Adder|carry[26]~13_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111000101001111111111111111110101110001010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~32_combout\,
	datab => \Adder|ALT_INV_p\(10),
	datac => \ALT_INV_Y_internal~0_combout\,
	datad => \Adder|ALT_INV_carry[26]~13_combout\,
	datae => \ALT_INV_Y_internal~5_combout\,
	dataf => \ALT_INV_Y_internal~31_combout\,
	combout => \Y_internal~33_combout\);

-- Location: MLABCELL_X39_Y37_N20
\Y_internal~34\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~34_combout\ = ( \B[11]~input_o\ & ( !\Y_internal~2_combout\ $ (((!\A[11]~input_o\) # (!\Y_internal~3_combout\))) ) ) # ( !\B[11]~input_o\ & ( (\A[11]~input_o\ & \Y_internal~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100001111010110100000111101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[11]~input_o\,
	datac => \ALT_INV_Y_internal~2_combout\,
	datad => \ALT_INV_Y_internal~3_combout\,
	dataf => \ALT_INV_B[11]~input_o\,
	combout => \Y_internal~34_combout\);

-- Location: LABCELL_X35_Y33_N26
\Shifter|stage[2][27]~125\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][27]~125_combout\ = ( \Shifter|stage[1][35]~75_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][31]~68_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][39]~74_combout\)) ) ) ) # ( !\Shifter|stage[1][35]~75_combout\ 
-- & ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][31]~68_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][39]~74_combout\)) ) ) ) # ( \Shifter|stage[1][35]~75_combout\ & ( !\B[2]~input_o\ & ( (\B[3]~input_o\) # 
-- (\Shifter|stage[1][27]~67_combout\) ) ) ) # ( !\Shifter|stage[1][35]~75_combout\ & ( !\B[2]~input_o\ & ( (\Shifter|stage[1][27]~67_combout\ & !\B[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][39]~74_combout\,
	datab => \Shifter|ALT_INV_stage[1][31]~68_combout\,
	datac => \Shifter|ALT_INV_stage[1][27]~67_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \Shifter|ALT_INV_stage[1][35]~75_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][27]~125_combout\);

-- Location: LABCELL_X38_Y35_N28
\Shifter|stage[2][43]~126\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][43]~126_combout\ = ( \Shifter|stage[1][47]~73_combout\ & ( \Shifter|stage[1][51]~80_combout\ & ( (!\B[3]~input_o\ & (((\Shifter|stage[1][43]~72_combout\)) # (\B[2]~input_o\))) # (\B[3]~input_o\ & ((!\B[2]~input_o\) # 
-- ((\Shifter|stage[1][55]~79_combout\)))) ) ) ) # ( !\Shifter|stage[1][47]~73_combout\ & ( \Shifter|stage[1][51]~80_combout\ & ( (!\B[3]~input_o\ & (!\B[2]~input_o\ & (\Shifter|stage[1][43]~72_combout\))) # (\B[3]~input_o\ & ((!\B[2]~input_o\) # 
-- ((\Shifter|stage[1][55]~79_combout\)))) ) ) ) # ( \Shifter|stage[1][47]~73_combout\ & ( !\Shifter|stage[1][51]~80_combout\ & ( (!\B[3]~input_o\ & (((\Shifter|stage[1][43]~72_combout\)) # (\B[2]~input_o\))) # (\B[3]~input_o\ & (\B[2]~input_o\ & 
-- ((\Shifter|stage[1][55]~79_combout\)))) ) ) ) # ( !\Shifter|stage[1][47]~73_combout\ & ( !\Shifter|stage[1][51]~80_combout\ & ( (!\B[3]~input_o\ & (!\B[2]~input_o\ & (\Shifter|stage[1][43]~72_combout\))) # (\B[3]~input_o\ & (\B[2]~input_o\ & 
-- ((\Shifter|stage[1][55]~79_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][43]~72_combout\,
	datad => \Shifter|ALT_INV_stage[1][55]~79_combout\,
	datae => \Shifter|ALT_INV_stage[1][47]~73_combout\,
	dataf => \Shifter|ALT_INV_stage[1][51]~80_combout\,
	combout => \Shifter|stage[2][43]~126_combout\);

-- Location: MLABCELL_X39_Y35_N0
\Shifter|stage~127\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~127_combout\ = ( \Shifter|stage[2][43]~126_combout\ & ( (!\Shifter|Equal10~0_combout\ & (((\Shifter|Equal9~0_combout\)) # (\Shifter|stage[2][59]~94_combout\))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][27]~125_combout\)))) ) ) # 
-- ( !\Shifter|stage[2][43]~126_combout\ & ( (!\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][59]~94_combout\ & ((!\Shifter|Equal9~0_combout\)))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][27]~125_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000101001001110000010100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal10~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][59]~94_combout\,
	datac => \Shifter|ALT_INV_stage[2][27]~125_combout\,
	datad => \Shifter|ALT_INV_Equal9~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][43]~126_combout\,
	combout => \Shifter|stage~127_combout\);

-- Location: LABCELL_X35_Y33_N8
\Shifter|stage[2][11]~128\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][11]~128_combout\ = ( \B[3]~input_o\ & ( \Shifter|stage[1][11]~83_combout\ & ( (!\B[2]~input_o\ & (\Shifter|stage[1][19]~70_combout\)) # (\B[2]~input_o\ & ((\Shifter|stage[1][23]~69_combout\))) ) ) ) # ( !\B[3]~input_o\ & ( 
-- \Shifter|stage[1][11]~83_combout\ & ( (!\B[2]~input_o\) # (\Shifter|stage[1][15]~84_combout\) ) ) ) # ( \B[3]~input_o\ & ( !\Shifter|stage[1][11]~83_combout\ & ( (!\B[2]~input_o\ & (\Shifter|stage[1][19]~70_combout\)) # (\B[2]~input_o\ & 
-- ((\Shifter|stage[1][23]~69_combout\))) ) ) ) # ( !\B[3]~input_o\ & ( !\Shifter|stage[1][11]~83_combout\ & ( (\Shifter|stage[1][15]~84_combout\ & \B[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010011001111111111000011110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][19]~70_combout\,
	datab => \Shifter|ALT_INV_stage[1][23]~69_combout\,
	datac => \Shifter|ALT_INV_stage[1][15]~84_combout\,
	datad => \ALT_INV_B[2]~input_o\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][11]~83_combout\,
	combout => \Shifter|stage[2][11]~128_combout\);

-- Location: MLABCELL_X39_Y35_N26
\Y_internal~35\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~35_combout\ = ( \Shifter|Equal11~0_combout\ & ( (\Shifter|stage~127_combout\ & !\Shifter|Equal2~0_combout\) ) ) # ( !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][11]~128_combout\))) # 
-- (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][52]~91_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage~127_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][52]~91_combout\,
	datad => \Shifter|ALT_INV_stage[2][11]~128_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~35_combout\);

-- Location: MLABCELL_X42_Y36_N2
\Adder|P_array[2][10]~22\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][10]~22_combout\ = ( \Adder|p\(10) & ( (\Adder|G_array~16_combout\ & \Adder|p\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~16_combout\,
	datad => \Adder|ALT_INV_p\(7),
	dataf => \Adder|ALT_INV_p\(10),
	combout => \Adder|P_array[2][10]~22_combout\);

-- Location: MLABCELL_X37_Y37_N6
\Adder|G_array[1][10]~123\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][10]~123_combout\ = ( \A[10]~input_o\ & ( (!\B[10]~input_o\ & (((\A[9]~input_o\ & \B[9]~input_o\)) # (\AddnSub~input_o\))) # (\B[10]~input_o\ & ((!\AddnSub~input_o\) # ((\A[9]~input_o\ & !\B[9]~input_o\)))) ) ) # ( !\A[10]~input_o\ & ( 
-- (\A[9]~input_o\ & ((!\B[9]~input_o\ & (!\B[10]~input_o\ & \AddnSub~input_o\)) # (\B[9]~input_o\ & (\B[10]~input_o\ & !\AddnSub~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000000000000010100000000011111111101000001111111110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[9]~input_o\,
	datab => \ALT_INV_B[9]~input_o\,
	datac => \ALT_INV_B[10]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[10]~input_o\,
	combout => \Adder|G_array[1][10]~123_combout\);

-- Location: MLABCELL_X42_Y36_N0
\Adder|carry[27]~14\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[27]~14_combout\ = ( !\Adder|G_array[1][10]~123_combout\ & ( (!\Adder|P_array[2][10]~22_combout\) # (!\Adder|G_array[1][6]~125_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_P_array[2][10]~22_combout\,
	datac => \Adder|ALT_INV_G_array[1][6]~125_combout\,
	dataf => \Adder|ALT_INV_G_array[1][10]~123_combout\,
	combout => \Adder|carry[27]~14_combout\);

-- Location: MLABCELL_X37_Y37_N14
\Adder|G_array~44\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~44_combout\ = ( \Adder|G_array[1][8]~124_combout\ & ( \Adder|p\(10) & ( \Adder|p\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_p\(9),
	datae => \Adder|ALT_INV_G_array[1][8]~124_combout\,
	dataf => \Adder|ALT_INV_p\(10),
	combout => \Adder|G_array~44_combout\);

-- Location: MLABCELL_X42_Y36_N26
\Adder|carry[27]~15\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[27]~15_combout\ = ( \Adder|carry[27]~14_combout\ & ( !\Adder|G_array~44_combout\ & ( (!\Adder|P_array[2][10]~22_combout\) # ((!\Adder|G_array~42_combout\ & ((!\Adder|G_array~41_combout\) # (\Adder|carry[11]~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111011111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[11]~7_combout\,
	datab => \Adder|ALT_INV_G_array~41_combout\,
	datac => \Adder|ALT_INV_P_array[2][10]~22_combout\,
	datad => \Adder|ALT_INV_G_array~42_combout\,
	datae => \Adder|ALT_INV_carry[27]~14_combout\,
	dataf => \Adder|ALT_INV_G_array~44_combout\,
	combout => \Adder|carry[27]~15_combout\);

-- Location: MLABCELL_X39_Y37_N24
\Adder|p[11]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(11) = ( \B[11]~input_o\ & ( !\AddnSub~input_o\ $ (\A[11]~input_o\) ) ) # ( !\B[11]~input_o\ & ( !\AddnSub~input_o\ $ (!\A[11]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[11]~input_o\,
	dataf => \ALT_INV_B[11]~input_o\,
	combout => \Adder|p\(11));

-- Location: MLABCELL_X39_Y37_N28
\Adder|S[11]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(11) = ( \Adder|p\(11) & ( \Adder|carry[27]~15_combout\ ) ) # ( !\Adder|p\(11) & ( !\Adder|carry[27]~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_carry[27]~15_combout\,
	dataf => \Adder|ALT_INV_p\(11),
	combout => \Adder|S\(11));

-- Location: MLABCELL_X39_Y37_N14
\Y_internal~36\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~36_combout\ = ( \Adder|S\(11) & ( (!\Y_internal~5_combout\ & (\Y_internal~34_combout\)) # (\Y_internal~5_combout\ & (((\Y_internal~35_combout\) # (\Y_internal~0_combout\)))) ) ) # ( !\Adder|S\(11) & ( (!\Y_internal~5_combout\ & 
-- (\Y_internal~34_combout\)) # (\Y_internal~5_combout\ & (((!\Y_internal~0_combout\ & \Y_internal~35_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001100010101010000110001010101001111110101010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~34_combout\,
	datab => \ALT_INV_Y_internal~0_combout\,
	datac => \ALT_INV_Y_internal~35_combout\,
	datad => \ALT_INV_Y_internal~5_combout\,
	dataf => \Adder|ALT_INV_S\(11),
	combout => \Y_internal~36_combout\);

-- Location: LABCELL_X40_Y35_N26
\Y_internal~38\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~38_combout\ = ( \Y_internal~0_combout\ & ( (\FuncClass[0]~input_o\ & !\FuncClass[1]~input_o\) ) ) # ( !\Y_internal~0_combout\ & ( !\FuncClass[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_FuncClass[0]~input_o\,
	datac => \ALT_INV_FuncClass[1]~input_o\,
	dataf => \ALT_INV_Y_internal~0_combout\,
	combout => \Y_internal~38_combout\);

-- Location: LABCELL_X40_Y35_N18
\Y_internal~39\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~39_combout\ = ( \Y_internal~0_combout\ & ( !\FuncClass[1]~input_o\ ) ) # ( !\Y_internal~0_combout\ & ( (!\FuncClass[1]~input_o\ & \FuncClass[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_FuncClass[1]~input_o\,
	datad => \ALT_INV_FuncClass[0]~input_o\,
	dataf => \ALT_INV_Y_internal~0_combout\,
	combout => \Y_internal~39_combout\);

-- Location: LABCELL_X38_Y38_N16
\Adder|carry[20]~16\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[20]~16_combout\ = ( \Adder|P_array[2][11]~12_combout\ & ( (!\Adder|G_array[1][7]~151_combout\ & (!\Adder|G_array[1][11]~143_combout\ & ((!\Adder|G_array~21_combout\) # (!\Adder|G_array[1][5]~149_combout\)))) ) ) # ( 
-- !\Adder|P_array[2][11]~12_combout\ & ( !\Adder|G_array[1][11]~143_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000010101000000000001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][7]~151_combout\,
	datab => \Adder|ALT_INV_G_array~21_combout\,
	datac => \Adder|ALT_INV_G_array[1][5]~149_combout\,
	datad => \Adder|ALT_INV_G_array[1][11]~143_combout\,
	dataf => \Adder|ALT_INV_P_array[2][11]~12_combout\,
	combout => \Adder|carry[20]~16_combout\);

-- Location: MLABCELL_X39_Y38_N26
\Adder|carry[20]~17\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[20]~17_combout\ = ( !\Adder|G_array~24_combout\ & ( (\Adder|carry[20]~16_combout\ & ((!\Adder|G_array~19_combout\) # ((!\Adder|P_array[2][11]~12_combout\) # (\Adder|carry\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001111000011100000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~19_combout\,
	datab => \Adder|ALT_INV_P_array[2][11]~12_combout\,
	datac => \Adder|ALT_INV_carry[20]~16_combout\,
	datad => \Adder|ALT_INV_carry\(4),
	dataf => \Adder|ALT_INV_G_array~24_combout\,
	combout => \Adder|carry[20]~17_combout\);

-- Location: MLABCELL_X39_Y37_N22
\Adder|S[12]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(12) = ( \A[12]~input_o\ & ( !\Adder|carry[20]~17_combout\ $ (!\B[12]~input_o\ $ (\AddnSub~input_o\)) ) ) # ( !\A[12]~input_o\ & ( !\Adder|carry[20]~17_combout\ $ (!\B[12]~input_o\ $ (!\AddnSub~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000111100110000110011110011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_carry[20]~17_combout\,
	datac => \ALT_INV_B[12]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[12]~input_o\,
	combout => \Adder|S\(12));

-- Location: MLABCELL_X39_Y37_N0
\Y_internal~40\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~40_combout\ = ( \B[0]~input_o\ & ( (!\A[12]~input_o\ & ((!\B[12]~input_o\ & (!\LogicFN[0]~input_o\ & !\LogicFN[1]~input_o\)) # (\B[12]~input_o\ & ((!\LogicFN[0]~input_o\) # (!\LogicFN[1]~input_o\))))) # (\A[12]~input_o\ & 
-- ((!\LogicFN[0]~input_o\) # (!\B[12]~input_o\ $ (\LogicFN[1]~input_o\)))) ) ) # ( !\B[0]~input_o\ & ( (!\A[12]~input_o\ & (\B[12]~input_o\ & (!\LogicFN[0]~input_o\ $ (!\LogicFN[1]~input_o\)))) # (\A[12]~input_o\ & (!\LogicFN[1]~input_o\ $ 
-- (((!\LogicFN[0]~input_o\) # (\B[12]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011001110001000001100111000111110110011100011111011001110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[12]~input_o\,
	datab => \ALT_INV_B[12]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Y_internal~40_combout\);

-- Location: MLABCELL_X39_Y31_N16
\Shifter|stage[2][12]~132\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][12]~132_combout\ = ( \Shifter|stage[1][12]~19_combout\ & ( \Shifter|stage[1][20]~2_combout\ & ( (!\B[2]~input_o\) # ((!\B[3]~input_o\ & (\Shifter|stage[1][16]~3_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][24]~0_combout\)))) ) ) ) 
-- # ( !\Shifter|stage[1][12]~19_combout\ & ( \Shifter|stage[1][20]~2_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][16]~3_combout\ & ((\B[2]~input_o\)))) # (\B[3]~input_o\ & (((!\B[2]~input_o\) # (\Shifter|stage[1][24]~0_combout\)))) ) ) ) # ( 
-- \Shifter|stage[1][12]~19_combout\ & ( !\Shifter|stage[1][20]~2_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\)) # (\Shifter|stage[1][16]~3_combout\))) # (\B[3]~input_o\ & (((\Shifter|stage[1][24]~0_combout\ & \B[2]~input_o\)))) ) ) ) # ( 
-- !\Shifter|stage[1][12]~19_combout\ & ( !\Shifter|stage[1][20]~2_combout\ & ( (\B[2]~input_o\ & ((!\B[3]~input_o\ & (\Shifter|stage[1][16]~3_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][24]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011111100000101001100001111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][16]~3_combout\,
	datab => \Shifter|ALT_INV_stage[1][24]~0_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \ALT_INV_B[2]~input_o\,
	datae => \Shifter|ALT_INV_stage[1][12]~19_combout\,
	dataf => \Shifter|ALT_INV_stage[1][20]~2_combout\,
	combout => \Shifter|stage[2][12]~132_combout\);

-- Location: LABCELL_X38_Y35_N34
\Shifter|stage[2][44]~130\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][44]~130_combout\ = ( \B[3]~input_o\ & ( \Shifter|stage[1][44]~6_combout\ & ( (!\B[2]~input_o\ & (\Shifter|stage[1][52]~12_combout\)) # (\B[2]~input_o\ & ((\Shifter|stage[1][56]~10_combout\))) ) ) ) # ( !\B[3]~input_o\ & ( 
-- \Shifter|stage[1][44]~6_combout\ & ( (!\B[2]~input_o\) # (\Shifter|stage[1][48]~13_combout\) ) ) ) # ( \B[3]~input_o\ & ( !\Shifter|stage[1][44]~6_combout\ & ( (!\B[2]~input_o\ & (\Shifter|stage[1][52]~12_combout\)) # (\B[2]~input_o\ & 
-- ((\Shifter|stage[1][56]~10_combout\))) ) ) ) # ( !\B[3]~input_o\ & ( !\Shifter|stage[1][44]~6_combout\ & ( (\Shifter|stage[1][48]~13_combout\ & \B[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100000101111111110011111100110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][52]~12_combout\,
	datab => \Shifter|ALT_INV_stage[1][48]~13_combout\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \Shifter|ALT_INV_stage[1][56]~10_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][44]~6_combout\,
	combout => \Shifter|stage[2][44]~130_combout\);

-- Location: MLABCELL_X39_Y31_N34
\Shifter|stage[2][28]~129\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][28]~129_combout\ = ( \Shifter|stage[1][28]~1_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][32]~8_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][40]~5_combout\))) ) ) ) # ( !\Shifter|stage[1][28]~1_combout\ & ( 
-- \B[2]~input_o\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][32]~8_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][40]~5_combout\))) ) ) ) # ( \Shifter|stage[1][28]~1_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\) # (\Shifter|stage[1][36]~7_combout\) ) 
-- ) ) # ( !\Shifter|stage[1][28]~1_combout\ & ( !\B[2]~input_o\ & ( (\Shifter|stage[1][36]~7_combout\ & \B[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][32]~8_combout\,
	datab => \Shifter|ALT_INV_stage[1][40]~5_combout\,
	datac => \Shifter|ALT_INV_stage[1][36]~7_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \Shifter|ALT_INV_stage[1][28]~1_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][28]~129_combout\);

-- Location: MLABCELL_X37_Y35_N28
\Shifter|stage~131\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~131_combout\ = ( \Shifter|stage[2][60]~88_combout\ & ( (!\Shifter|Equal10~0_combout\ & (((!\Shifter|Equal9~0_combout\)) # (\Shifter|stage[2][44]~130_combout\))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][28]~129_combout\)))) ) ) 
-- # ( !\Shifter|stage[2][60]~88_combout\ & ( (!\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][44]~130_combout\ & (\Shifter|Equal9~0_combout\))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][28]~129_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011111000100111101111100010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][44]~130_combout\,
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_Equal9~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][28]~129_combout\,
	dataf => \Shifter|ALT_INV_stage[2][60]~88_combout\,
	combout => \Shifter|stage~131_combout\);

-- Location: MLABCELL_X39_Y37_N16
\Y_internal~37\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~37_combout\ = ( \Shifter|Equal2~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & \Shifter|stage[2][51]~81_combout\) ) ) # ( !\Shifter|Equal2~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][12]~132_combout\)) # 
-- (\Shifter|Equal11~0_combout\ & ((\Shifter|stage~131_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][12]~132_combout\,
	datac => \Shifter|ALT_INV_stage~131_combout\,
	datad => \Shifter|ALT_INV_stage[2][51]~81_combout\,
	dataf => \Shifter|ALT_INV_Equal2~0_combout\,
	combout => \Y_internal~37_combout\);

-- Location: MLABCELL_X39_Y37_N6
\Y_internal~41\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~41_combout\ = ( \Y_internal~37_combout\ & ( (!\Y_internal~38_combout\ & (\Y_internal~39_combout\ & (\Adder|S\(12)))) # (\Y_internal~38_combout\ & ((!\Y_internal~39_combout\) # ((\Y_internal~40_combout\)))) ) ) # ( !\Y_internal~37_combout\ & ( 
-- (\Y_internal~39_combout\ & ((!\Y_internal~38_combout\ & (\Adder|S\(12))) # (\Y_internal~38_combout\ & ((\Y_internal~40_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001101000110010101110100011001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~38_combout\,
	datab => \ALT_INV_Y_internal~39_combout\,
	datac => \Adder|ALT_INV_S\(12),
	datad => \ALT_INV_Y_internal~40_combout\,
	dataf => \ALT_INV_Y_internal~37_combout\,
	combout => \Y_internal~41_combout\);

-- Location: LABCELL_X35_Y32_N12
\Shifter|stage[2][29]~133\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][29]~133_combout\ = ( \B[2]~input_o\ & ( \Shifter|stage[1][37]~30_combout\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][33]~31_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][41]~28_combout\)) ) ) ) # ( !\B[2]~input_o\ & ( 
-- \Shifter|stage[1][37]~30_combout\ & ( (\Shifter|stage[1][29]~24_combout\) # (\B[3]~input_o\) ) ) ) # ( \B[2]~input_o\ & ( !\Shifter|stage[1][37]~30_combout\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][33]~31_combout\))) # (\B[3]~input_o\ & 
-- (\Shifter|stage[1][41]~28_combout\)) ) ) ) # ( !\B[2]~input_o\ & ( !\Shifter|stage[1][37]~30_combout\ & ( (!\B[3]~input_o\ & \Shifter|stage[1][29]~24_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000111010001110100110011111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][41]~28_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][33]~31_combout\,
	datad => \Shifter|ALT_INV_stage[1][29]~24_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][37]~30_combout\,
	combout => \Shifter|stage[2][29]~133_combout\);

-- Location: LABCELL_X35_Y32_N16
\Shifter|stage[2][45]~134\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][45]~134_combout\ = ( \B[2]~input_o\ & ( \Shifter|stage[1][53]~35_combout\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][49]~36_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][57]~33_combout\)) ) ) ) # ( !\B[2]~input_o\ & ( 
-- \Shifter|stage[1][53]~35_combout\ & ( (\B[3]~input_o\) # (\Shifter|stage[1][45]~29_combout\) ) ) ) # ( \B[2]~input_o\ & ( !\Shifter|stage[1][53]~35_combout\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][49]~36_combout\))) # (\B[3]~input_o\ & 
-- (\Shifter|stage[1][57]~33_combout\)) ) ) ) # ( !\B[2]~input_o\ & ( !\Shifter|stage[1][53]~35_combout\ & ( (\Shifter|stage[1][45]~29_combout\ & !\B[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000111100111101110111011101110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][45]~29_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][57]~33_combout\,
	datad => \Shifter|ALT_INV_stage[1][49]~36_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][53]~35_combout\,
	combout => \Shifter|stage[2][45]~134_combout\);

-- Location: LABCELL_X35_Y34_N34
\Shifter|stage~135\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~135_combout\ = ( \Shifter|Equal10~0_combout\ & ( \Shifter|stage[2][29]~133_combout\ ) ) # ( !\Shifter|Equal10~0_combout\ & ( (!\Shifter|Equal9~0_combout\ & (\Shifter|stage[2][61]~66_combout\)) # (\Shifter|Equal9~0_combout\ & 
-- ((\Shifter|stage[2][45]~134_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal9~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][61]~66_combout\,
	datac => \Shifter|ALT_INV_stage[2][29]~133_combout\,
	datad => \Shifter|ALT_INV_stage[2][45]~134_combout\,
	dataf => \Shifter|ALT_INV_Equal10~0_combout\,
	combout => \Shifter|stage~135_combout\);

-- Location: LABCELL_X40_Y31_N2
\Shifter|stage[2][13]~136\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][13]~136_combout\ = ( \Shifter|stage[1][21]~25_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][17]~26_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][25]~23_combout\)) ) ) ) # ( !\Shifter|stage[1][21]~25_combout\ 
-- & ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][17]~26_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][25]~23_combout\)) ) ) ) # ( \Shifter|stage[1][21]~25_combout\ & ( !\B[2]~input_o\ & ( (\Shifter|stage[1][13]~40_combout\) # 
-- (\B[3]~input_o\) ) ) ) # ( !\Shifter|stage[1][21]~25_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\ & \Shifter|stage[1][13]~40_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shifter|ALT_INV_stage[1][25]~23_combout\,
	datac => \Shifter|ALT_INV_stage[1][13]~40_combout\,
	datad => \Shifter|ALT_INV_stage[1][17]~26_combout\,
	datae => \Shifter|ALT_INV_stage[1][21]~25_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][13]~136_combout\);

-- Location: MLABCELL_X44_Y35_N22
\Y_internal~42\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~42_combout\ = ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & \Shifter|stage~135_combout\) ) ) # ( !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][13]~136_combout\))) # 
-- (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][50]~59_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][50]~59_combout\,
	datac => \Shifter|ALT_INV_stage~135_combout\,
	datad => \Shifter|ALT_INV_stage[2][13]~136_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~42_combout\);

-- Location: LABCELL_X40_Y37_N14
\Adder|G_array~45\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~45_combout\ = ( \Adder|p\(11) & ( (\Adder|G_array[1][10]~123_combout\ & (!\AddnSub~input_o\ $ (!\B[12]~input_o\ $ (\A[12]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010010001000010001001000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \Adder|ALT_INV_G_array[1][10]~123_combout\,
	datac => \ALT_INV_B[12]~input_o\,
	datad => \ALT_INV_A[12]~input_o\,
	dataf => \Adder|ALT_INV_p\(11),
	combout => \Adder|G_array~45_combout\);

-- Location: MLABCELL_X42_Y34_N4
\Adder|P_array[2][12]~23\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][12]~23_combout\ = ( \AddnSub~input_o\ & ( (\Adder|G_array~15_combout\ & (\Adder|p\(9) & (!\B[12]~input_o\ $ (\A[12]~input_o\)))) ) ) # ( !\AddnSub~input_o\ & ( (\Adder|G_array~15_combout\ & (\Adder|p\(9) & (!\B[12]~input_o\ $ 
-- (!\A[12]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000110000000000000011000000000000010010000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[12]~input_o\,
	datab => \ALT_INV_A[12]~input_o\,
	datac => \Adder|ALT_INV_G_array~15_combout\,
	datad => \Adder|ALT_INV_p\(9),
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|P_array[2][12]~23_combout\);

-- Location: MLABCELL_X39_Y37_N2
\Adder|G_array[1][12]~122\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][12]~122_combout\ = ( \B[11]~input_o\ & ( (!\B[12]~input_o\ & (\A[12]~input_o\ & ((\A[11]~input_o\) # (\AddnSub~input_o\)))) # (\B[12]~input_o\ & (!\AddnSub~input_o\ & ((\A[11]~input_o\) # (\A[12]~input_o\)))) ) ) # ( !\B[11]~input_o\ & ( 
-- (!\B[12]~input_o\ & (\AddnSub~input_o\ & ((\A[11]~input_o\) # (\A[12]~input_o\)))) # (\B[12]~input_o\ & (\A[12]~input_o\ & ((!\AddnSub~input_o\) # (\A[11]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000011101000101000001110100010100011101000001010001110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[12]~input_o\,
	datab => \ALT_INV_B[12]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[11]~input_o\,
	dataf => \ALT_INV_B[11]~input_o\,
	combout => \Adder|G_array[1][12]~122_combout\);

-- Location: LABCELL_X38_Y37_N30
\Adder|carry[21]~19\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[21]~19_combout\ = ( \Adder|G_array~43_combout\ & ( (!\Adder|P_array[2][12]~23_combout\ & !\Adder|G_array[1][12]~122_combout\) ) ) # ( !\Adder|G_array~43_combout\ & ( (!\Adder|G_array[1][12]~122_combout\ & ((!\Adder|G_array[1][8]~124_combout\) 
-- # (!\Adder|P_array[2][12]~23_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000000111111000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_G_array[1][8]~124_combout\,
	datac => \Adder|ALT_INV_P_array[2][12]~23_combout\,
	datad => \Adder|ALT_INV_G_array[1][12]~122_combout\,
	dataf => \Adder|ALT_INV_G_array~43_combout\,
	combout => \Adder|carry[21]~19_combout\);

-- Location: LABCELL_X40_Y37_N22
\Adder|p[13]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(13) = !\AddnSub~input_o\ $ (!\B[13]~input_o\ $ (\A[13]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010101011010101001010101101010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[13]~input_o\,
	datad => \ALT_INV_A[13]~input_o\,
	combout => \Adder|p\(13));

-- Location: LABCELL_X38_Y37_N36
\Adder|carry[13]~18\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[13]~18_combout\ = ( \Adder|P_array[2][12]~23_combout\ & ( \Adder|P_array[2][8]~20_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][8]~20_combout\,
	dataf => \Adder|ALT_INV_P_array[2][12]~23_combout\,
	combout => \Adder|carry[13]~18_combout\);

-- Location: LABCELL_X38_Y37_N12
\Adder|carry[5]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry\(5) = ( \Adder|carry~4_combout\ & ( (!\Adder|G_array[1][4]~126_combout\ & (!\Adder|G_array~40_combout\ & !\Adder|G_array~39_combout\)) ) ) # ( !\Adder|carry~4_combout\ & ( (!\Adder|G_array[1][4]~126_combout\ & (!\Adder|G_array~40_combout\ & 
-- ((!\Adder|G_array[6][0]~combout\) # (!\Adder|G_array~39_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010000000100010001000000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][4]~126_combout\,
	datab => \Adder|ALT_INV_G_array~40_combout\,
	datac => \Adder|ALT_INV_G_array[6][0]~combout\,
	datad => \Adder|ALT_INV_G_array~39_combout\,
	dataf => \Adder|ALT_INV_carry~4_combout\,
	combout => \Adder|carry\(5));

-- Location: MLABCELL_X42_Y37_N0
\Adder|S[13]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(13) = ( \Adder|carry\(5) & ( !\Adder|p\(13) $ (((!\Adder|G_array~45_combout\ & \Adder|carry[21]~19_combout\))) ) ) # ( !\Adder|carry\(5) & ( !\Adder|p\(13) $ (((!\Adder|G_array~45_combout\ & (\Adder|carry[21]~19_combout\ & 
-- !\Adder|carry[13]~18_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101001011110000110100101111000011010010110100101101001011010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~45_combout\,
	datab => \Adder|ALT_INV_carry[21]~19_combout\,
	datac => \Adder|ALT_INV_p\(13),
	datad => \Adder|ALT_INV_carry[13]~18_combout\,
	dataf => \Adder|ALT_INV_carry\(5),
	combout => \Adder|S\(13));

-- Location: LABCELL_X40_Y37_N36
\Y_internal~43\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~43_combout\ = ( \LogicFN[0]~input_o\ & ( (!\A[13]~input_o\ & (!\LogicFN[1]~input_o\ & \B[13]~input_o\)) # (\A[13]~input_o\ & (!\LogicFN[1]~input_o\ $ (\B[13]~input_o\))) ) ) # ( !\LogicFN[0]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- (((\B[1]~input_o\)))) # (\LogicFN[1]~input_o\ & (((\B[13]~input_o\)) # (\A[13]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100111111000111010011111101000100100110010100010010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[13]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_B[13]~input_o\,
	dataf => \ALT_INV_LogicFN[0]~input_o\,
	combout => \Y_internal~43_combout\);

-- Location: MLABCELL_X39_Y37_N4
\Y_internal~44\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~44_combout\ = ( \Y_internal~43_combout\ & ( (!\Y_internal~38_combout\ & (\Y_internal~39_combout\ & ((\Adder|S\(13))))) # (\Y_internal~38_combout\ & (((\Y_internal~42_combout\)) # (\Y_internal~39_combout\))) ) ) # ( !\Y_internal~43_combout\ & ( 
-- (!\Y_internal~38_combout\ & (\Y_internal~39_combout\ & ((\Adder|S\(13))))) # (\Y_internal~38_combout\ & (!\Y_internal~39_combout\ & (\Y_internal~42_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011000010101001101110001010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~38_combout\,
	datab => \ALT_INV_Y_internal~39_combout\,
	datac => \ALT_INV_Y_internal~42_combout\,
	datad => \Adder|ALT_INV_S\(13),
	dataf => \ALT_INV_Y_internal~43_combout\,
	combout => \Y_internal~44_combout\);

-- Location: LABCELL_X40_Y37_N26
\Y_internal~46\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~46_combout\ = ( \B[2]~input_o\ & ( (!\A[14]~input_o\ & ((!\LogicFN[0]~input_o\ & ((!\LogicFN[1]~input_o\) # (\B[14]~input_o\))) # (\LogicFN[0]~input_o\ & (\B[14]~input_o\ & !\LogicFN[1]~input_o\)))) # (\A[14]~input_o\ & 
-- ((!\LogicFN[0]~input_o\) # (!\B[14]~input_o\ $ (\LogicFN[1]~input_o\)))) ) ) # ( !\B[2]~input_o\ & ( (!\A[14]~input_o\ & (\B[14]~input_o\ & (!\LogicFN[0]~input_o\ $ (!\LogicFN[1]~input_o\)))) # (\A[14]~input_o\ & (!\LogicFN[1]~input_o\ $ 
-- (((!\LogicFN[0]~input_o\) # (\B[14]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001001001101000100100100110111011110010011011101111001001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[14]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_B[14]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Y_internal~46_combout\);

-- Location: LABCELL_X40_Y37_N30
\Adder|P_array[2][13]~24\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][13]~24_combout\ = ( \Adder|G_array~15_combout\ & ( \Adder|G_array~14_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array~14_combout\,
	dataf => \Adder|ALT_INV_G_array~15_combout\,
	combout => \Adder|P_array[2][13]~24_combout\);

-- Location: LABCELL_X38_Y38_N38
\Adder|G_array~46\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~46_combout\ = (\Adder|P_array[2][13]~24_combout\ & \Adder|P_array[2][9]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_P_array[2][13]~24_combout\,
	datad => \Adder|ALT_INV_P_array[2][9]~21_combout\,
	combout => \Adder|G_array~46_combout\);

-- Location: LABCELL_X40_Y37_N8
\Adder|G_array[3][13]~47\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][13]~47_combout\ = ( !\Adder|G_array[1][13]~141_combout\ & ( (!\Adder|P_array[2][13]~24_combout\) # ((!\Adder|G_array[1][9]~142_combout\ & ((!\Adder|G_array~16_combout\) # (!\Adder|G_array[1][7]~151_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111100000111111111110000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~16_combout\,
	datab => \Adder|ALT_INV_G_array[1][7]~151_combout\,
	datac => \Adder|ALT_INV_G_array[1][9]~142_combout\,
	datad => \Adder|ALT_INV_P_array[2][13]~24_combout\,
	dataf => \Adder|ALT_INV_G_array[1][13]~141_combout\,
	combout => \Adder|G_array[3][13]~47_combout\);

-- Location: LABCELL_X40_Y37_N32
\Adder|G_array[3][13]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][13]~combout\ = ( \Adder|G_array[1][11]~143_combout\ & ( (!\Adder|G_array~14_combout\ & \Adder|G_array[3][13]~47_combout\) ) ) # ( !\Adder|G_array[1][11]~143_combout\ & ( \Adder|G_array[3][13]~47_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_G_array~14_combout\,
	datac => \Adder|ALT_INV_G_array[3][13]~47_combout\,
	dataf => \Adder|ALT_INV_G_array[1][11]~143_combout\,
	combout => \Adder|G_array[3][13]~combout\);

-- Location: LABCELL_X40_Y37_N38
\Adder|p[14]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(14) = ( \AddnSub~input_o\ & ( !\B[14]~input_o\ $ (\A[14]~input_o\) ) ) # ( !\AddnSub~input_o\ & ( !\B[14]~input_o\ $ (!\A[14]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[14]~input_o\,
	datad => \ALT_INV_A[14]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|p\(14));

-- Location: MLABCELL_X44_Y37_N8
\Adder|S[14]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(14) = ( \Adder|p\(14) & ( (\Adder|G_array[3][13]~combout\ & ((!\Adder|G_array~46_combout\) # ((!\Adder|carry~8_combout\ & \Adder|G_array[6][5]~combout\)))) ) ) # ( !\Adder|p\(14) & ( (!\Adder|G_array[3][13]~combout\) # 
-- ((\Adder|G_array~46_combout\ & ((!\Adder|G_array[6][5]~combout\) # (\Adder|carry~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110001111101011111000100001010000011100000101000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~46_combout\,
	datab => \Adder|ALT_INV_carry~8_combout\,
	datac => \Adder|ALT_INV_G_array[3][13]~combout\,
	datad => \Adder|ALT_INV_G_array[6][5]~combout\,
	dataf => \Adder|ALT_INV_p\(14),
	combout => \Adder|S\(14));

-- Location: MLABCELL_X39_Y32_N38
\Shifter|stage[2][46]~138\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][46]~138_combout\ = ( \Shifter|stage[1][58]~56_combout\ & ( \Shifter|stage[1][46]~52_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\)) # (\Shifter|stage[1][50]~58_combout\))) # (\B[3]~input_o\ & (((\Shifter|stage[1][54]~57_combout\) # 
-- (\B[2]~input_o\)))) ) ) ) # ( !\Shifter|stage[1][58]~56_combout\ & ( \Shifter|stage[1][46]~52_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\)) # (\Shifter|stage[1][50]~58_combout\))) # (\B[3]~input_o\ & (((!\B[2]~input_o\ & 
-- \Shifter|stage[1][54]~57_combout\)))) ) ) ) # ( \Shifter|stage[1][58]~56_combout\ & ( !\Shifter|stage[1][46]~52_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][50]~58_combout\ & (\B[2]~input_o\))) # (\B[3]~input_o\ & 
-- (((\Shifter|stage[1][54]~57_combout\) # (\B[2]~input_o\)))) ) ) ) # ( !\Shifter|stage[1][58]~56_combout\ & ( !\Shifter|stage[1][46]~52_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][50]~58_combout\ & (\B[2]~input_o\))) # (\B[3]~input_o\ & 
-- (((!\B[2]~input_o\ & \Shifter|stage[1][54]~57_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][50]~58_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \Shifter|ALT_INV_stage[1][54]~57_combout\,
	datae => \Shifter|ALT_INV_stage[1][58]~56_combout\,
	dataf => \Shifter|ALT_INV_stage[1][46]~52_combout\,
	combout => \Shifter|stage[2][46]~138_combout\);

-- Location: MLABCELL_X39_Y32_N12
\Shifter|stage[2][30]~137\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][30]~137_combout\ = ( \B[2]~input_o\ & ( \Shifter|stage[1][42]~51_combout\ & ( (\B[3]~input_o\) # (\Shifter|stage[1][34]~54_combout\) ) ) ) # ( !\B[2]~input_o\ & ( \Shifter|stage[1][42]~51_combout\ & ( (!\B[3]~input_o\ & 
-- ((\Shifter|stage[1][30]~47_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][38]~53_combout\)) ) ) ) # ( \B[2]~input_o\ & ( !\Shifter|stage[1][42]~51_combout\ & ( (\Shifter|stage[1][34]~54_combout\ & !\B[3]~input_o\) ) ) ) # ( !\B[2]~input_o\ & ( 
-- !\Shifter|stage[1][42]~51_combout\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][30]~47_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][38]~53_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111010001000100010000000011110011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][34]~54_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][38]~53_combout\,
	datad => \Shifter|ALT_INV_stage[1][30]~47_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][42]~51_combout\,
	combout => \Shifter|stage[2][30]~137_combout\);

-- Location: LABCELL_X40_Y34_N10
\Shifter|stage~139\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~139_combout\ = ( \Shifter|stage[2][30]~137_combout\ & ( ((!\Shifter|Equal9~0_combout\ & (\Shifter|stage[2][62]~45_combout\)) # (\Shifter|Equal9~0_combout\ & ((\Shifter|stage[2][46]~138_combout\)))) # (\Shifter|Equal10~0_combout\) ) ) # ( 
-- !\Shifter|stage[2][30]~137_combout\ & ( (!\Shifter|Equal10~0_combout\ & ((!\Shifter|Equal9~0_combout\ & (\Shifter|stage[2][62]~45_combout\)) # (\Shifter|Equal9~0_combout\ & ((\Shifter|stage[2][46]~138_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100000101001110111010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal10~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][62]~45_combout\,
	datac => \Shifter|ALT_INV_stage[2][46]~138_combout\,
	datad => \Shifter|ALT_INV_Equal9~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][30]~137_combout\,
	combout => \Shifter|stage~139_combout\);

-- Location: MLABCELL_X39_Y33_N34
\Shifter|stage[2][14]~140\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][14]~140_combout\ = ( \Shifter|stage[1][18]~49_combout\ & ( \Shifter|stage[1][22]~48_combout\ & ( (!\B[3]~input_o\ & (((\B[2]~input_o\)) # (\Shifter|stage[1][14]~62_combout\))) # (\B[3]~input_o\ & (((!\B[2]~input_o\) # 
-- (\Shifter|stage[1][26]~46_combout\)))) ) ) ) # ( !\Shifter|stage[1][18]~49_combout\ & ( \Shifter|stage[1][22]~48_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][14]~62_combout\ & ((!\B[2]~input_o\)))) # (\B[3]~input_o\ & (((!\B[2]~input_o\) # 
-- (\Shifter|stage[1][26]~46_combout\)))) ) ) ) # ( \Shifter|stage[1][18]~49_combout\ & ( !\Shifter|stage[1][22]~48_combout\ & ( (!\B[3]~input_o\ & (((\B[2]~input_o\)) # (\Shifter|stage[1][14]~62_combout\))) # (\B[3]~input_o\ & 
-- (((\Shifter|stage[1][26]~46_combout\ & \B[2]~input_o\)))) ) ) ) # ( !\Shifter|stage[1][18]~49_combout\ & ( !\Shifter|stage[1][22]~48_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][14]~62_combout\ & ((!\B[2]~input_o\)))) # (\B[3]~input_o\ & 
-- (((\Shifter|stage[1][26]~46_combout\ & \B[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][14]~62_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][26]~46_combout\,
	datad => \ALT_INV_B[2]~input_o\,
	datae => \Shifter|ALT_INV_stage[1][18]~49_combout\,
	dataf => \Shifter|ALT_INV_stage[1][22]~48_combout\,
	combout => \Shifter|stage[2][14]~140_combout\);

-- Location: LABCELL_X40_Y34_N34
\Y_internal~45\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~45_combout\ = ( \Shifter|Equal2~0_combout\ & ( (\Shifter|stage[2][49]~37_combout\ & !\Shifter|Equal11~0_combout\) ) ) # ( !\Shifter|Equal2~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((\Shifter|stage[2][14]~140_combout\))) # 
-- (\Shifter|Equal11~0_combout\ & (\Shifter|stage~139_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][49]~37_combout\,
	datab => \Shifter|ALT_INV_Equal11~0_combout\,
	datac => \Shifter|ALT_INV_stage~139_combout\,
	datad => \Shifter|ALT_INV_stage[2][14]~140_combout\,
	dataf => \Shifter|ALT_INV_Equal2~0_combout\,
	combout => \Y_internal~45_combout\);

-- Location: LABCELL_X40_Y36_N10
\Y_internal~47\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~47_combout\ = ( \Y_internal~38_combout\ & ( (!\Y_internal~39_combout\ & ((\Y_internal~45_combout\))) # (\Y_internal~39_combout\ & (\Y_internal~46_combout\)) ) ) # ( !\Y_internal~38_combout\ & ( (\Y_internal~39_combout\ & \Adder|S\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100011011101100000101000001010001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~39_combout\,
	datab => \ALT_INV_Y_internal~46_combout\,
	datac => \Adder|ALT_INV_S\(14),
	datad => \ALT_INV_Y_internal~45_combout\,
	datae => \ALT_INV_Y_internal~38_combout\,
	combout => \Y_internal~47_combout\);

-- Location: LABCELL_X43_Y36_N26
\Y_internal~49\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~49_combout\ = ( \LogicFN[1]~input_o\ & ( (!\A[15]~input_o\ & (\B[15]~input_o\ & !\LogicFN[0]~input_o\)) # (\A[15]~input_o\ & ((!\LogicFN[0]~input_o\) # (\B[15]~input_o\))) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- (((\B[3]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\A[15]~input_o\ $ ((!\B[15]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101100110000011110110011001110111000100010111011100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[15]~input_o\,
	datab => \ALT_INV_B[15]~input_o\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~49_combout\);

-- Location: LABCELL_X40_Y37_N18
\Adder|P_array[2][14]~25\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][14]~25_combout\ = ( \Adder|p\(11) & ( (\Adder|G_array~14_combout\ & \Adder|p\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array~14_combout\,
	datad => \Adder|ALT_INV_p\(14),
	dataf => \Adder|ALT_INV_p\(11),
	combout => \Adder|P_array[2][14]~25_combout\);

-- Location: MLABCELL_X42_Y36_N10
\Adder|carry~20\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry~20_combout\ = ( \Adder|P_array[2][10]~22_combout\ & ( \Adder|P_array[2][14]~25_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_P_array[2][14]~25_combout\,
	dataf => \Adder|ALT_INV_P_array[2][10]~22_combout\,
	combout => \Adder|carry~20_combout\);

-- Location: LABCELL_X43_Y36_N24
\Adder|p[15]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(15) = !\A[15]~input_o\ $ (!\B[15]~input_o\ $ (\AddnSub~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011001101001100101100110100110010110011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[15]~input_o\,
	datab => \ALT_INV_B[15]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|p\(15));

-- Location: LABCELL_X40_Y37_N24
\Adder|G_array~48\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~48_combout\ = ( \Adder|G_array[1][12]~122_combout\ & ( (\Adder|p\(13) & \Adder|p\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_p\(13),
	datad => \Adder|ALT_INV_p\(14),
	dataf => \Adder|ALT_INV_G_array[1][12]~122_combout\,
	combout => \Adder|G_array~48_combout\);

-- Location: LABCELL_X40_Y37_N4
\Adder|G_array[1][14]~121\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][14]~121_combout\ = ( \B[14]~input_o\ & ( (!\A[13]~input_o\ & (!\AddnSub~input_o\ & ((\A[14]~input_o\)))) # (\A[13]~input_o\ & ((!\B[13]~input_o\ & ((\A[14]~input_o\))) # (\B[13]~input_o\ & (!\AddnSub~input_o\)))) ) ) # ( !\B[14]~input_o\ 
-- & ( (!\A[13]~input_o\ & (\AddnSub~input_o\ & ((\A[14]~input_o\)))) # (\A[13]~input_o\ & ((!\B[13]~input_o\ & (\AddnSub~input_o\)) # (\B[13]~input_o\ & ((\A[14]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101000111000001010100011100001010001011100000101000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[13]~input_o\,
	datac => \ALT_INV_A[14]~input_o\,
	datad => \ALT_INV_A[13]~input_o\,
	dataf => \ALT_INV_B[14]~input_o\,
	combout => \Adder|G_array[1][14]~121_combout\);

-- Location: MLABCELL_X42_Y36_N8
\Adder|G_array[3][14]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][14]~combout\ = ( \Adder|G_array~44_combout\ & ( (!\Adder|P_array[2][14]~25_combout\ & (!\Adder|G_array~48_combout\ & !\Adder|G_array[1][14]~121_combout\)) ) ) # ( !\Adder|G_array~44_combout\ & ( (!\Adder|G_array~48_combout\ & 
-- (!\Adder|G_array[1][14]~121_combout\ & ((!\Adder|G_array[1][10]~123_combout\) # (!\Adder|P_array[2][14]~25_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000000000111000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][10]~123_combout\,
	datab => \Adder|ALT_INV_P_array[2][14]~25_combout\,
	datac => \Adder|ALT_INV_G_array~48_combout\,
	datad => \Adder|ALT_INV_G_array[1][14]~121_combout\,
	dataf => \Adder|ALT_INV_G_array~44_combout\,
	combout => \Adder|G_array[3][14]~combout\);

-- Location: MLABCELL_X44_Y36_N4
\Adder|S[15]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(15) = ( \Adder|G_array[3][14]~combout\ & ( !\Adder|p\(15) $ (((!\Adder|carry~20_combout\) # ((!\Adder|carry~9_combout\ & !\Adder|G_array[6][6]~combout\)))) ) ) # ( !\Adder|G_array[3][14]~combout\ & ( !\Adder|p\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000111111110000000011111111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry~9_combout\,
	datab => \Adder|ALT_INV_G_array[6][6]~combout\,
	datac => \Adder|ALT_INV_carry~20_combout\,
	datad => \Adder|ALT_INV_p\(15),
	dataf => \Adder|ALT_INV_G_array[3][14]~combout\,
	combout => \Adder|S\(15));

-- Location: LABCELL_X35_Y33_N12
\Shifter|stage[2][31]~141\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][31]~141_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shifter|stage[1][43]~72_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shifter|stage[1][35]~75_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shifter|stage[1][39]~74_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shifter|stage[1][31]~68_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][39]~74_combout\,
	datab => \Shifter|ALT_INV_stage[1][31]~68_combout\,
	datac => \Shifter|ALT_INV_stage[1][43]~72_combout\,
	datad => \Shifter|ALT_INV_stage[1][35]~75_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][31]~141_combout\);

-- Location: LABCELL_X38_Y35_N16
\Shifter|stage[2][47]~142\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][47]~142_combout\ = ( \Shifter|stage[1][47]~73_combout\ & ( \Shifter|stage[1][51]~80_combout\ & ( (!\B[3]~input_o\) # ((!\B[2]~input_o\ & ((\Shifter|stage[1][55]~79_combout\))) # (\B[2]~input_o\ & (\Shifter|stage[1][59]~77_combout\))) ) ) 
-- ) # ( !\Shifter|stage[1][47]~73_combout\ & ( \Shifter|stage[1][51]~80_combout\ & ( (!\B[3]~input_o\ & (\B[2]~input_o\)) # (\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shifter|stage[1][55]~79_combout\))) # (\B[2]~input_o\ & 
-- (\Shifter|stage[1][59]~77_combout\)))) ) ) ) # ( \Shifter|stage[1][47]~73_combout\ & ( !\Shifter|stage[1][51]~80_combout\ & ( (!\B[3]~input_o\ & (!\B[2]~input_o\)) # (\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shifter|stage[1][55]~79_combout\))) # 
-- (\B[2]~input_o\ & (\Shifter|stage[1][59]~77_combout\)))) ) ) ) # ( !\Shifter|stage[1][47]~73_combout\ & ( !\Shifter|stage[1][51]~80_combout\ & ( (\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shifter|stage[1][55]~79_combout\))) # (\B[2]~input_o\ & 
-- (\Shifter|stage[1][59]~77_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][59]~77_combout\,
	datad => \Shifter|ALT_INV_stage[1][55]~79_combout\,
	datae => \Shifter|ALT_INV_stage[1][47]~73_combout\,
	dataf => \Shifter|ALT_INV_stage[1][51]~80_combout\,
	combout => \Shifter|stage[2][47]~142_combout\);

-- Location: LABCELL_X38_Y34_N8
\Shifter|stage~143\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~143_combout\ = ( \Shifter|stage[2][47]~142_combout\ & ( (!\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][63]~22_combout\)) # (\Shifter|Equal9~0_combout\))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][31]~141_combout\)))) ) ) # 
-- ( !\Shifter|stage[2][47]~142_combout\ & ( (!\Shifter|Equal10~0_combout\ & (!\Shifter|Equal9~0_combout\ & ((\Shifter|stage[2][63]~22_combout\)))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][31]~141_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal10~0_combout\,
	datab => \Shifter|ALT_INV_Equal9~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][31]~141_combout\,
	datad => \Shifter|ALT_INV_stage[2][63]~22_combout\,
	dataf => \Shifter|ALT_INV_stage[2][47]~142_combout\,
	combout => \Shifter|stage~143_combout\);

-- Location: LABCELL_X35_Y33_N38
\Shifter|stage[2][15]~144\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][15]~144_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shifter|stage[1][27]~67_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shifter|stage[1][19]~70_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shifter|stage[1][23]~69_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shifter|stage[1][15]~84_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][19]~70_combout\,
	datab => \Shifter|ALT_INV_stage[1][23]~69_combout\,
	datac => \Shifter|ALT_INV_stage[1][27]~67_combout\,
	datad => \Shifter|ALT_INV_stage[1][15]~84_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][15]~144_combout\);

-- Location: MLABCELL_X39_Y35_N30
\Y_internal~48\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~48_combout\ = ( \Shifter|Equal11~0_combout\ & ( (\Shifter|stage~143_combout\ & !\Shifter|Equal2~0_combout\) ) ) # ( !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][15]~144_combout\))) # 
-- (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][48]~14_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][48]~14_combout\,
	datab => \Shifter|ALT_INV_stage~143_combout\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][15]~144_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~48_combout\);

-- Location: LABCELL_X40_Y36_N14
\Y_internal~50\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~50_combout\ = ( \Y_internal~38_combout\ & ( \Y_internal~48_combout\ & ( (!\Y_internal~39_combout\) # (\Y_internal~49_combout\) ) ) ) # ( !\Y_internal~38_combout\ & ( \Y_internal~48_combout\ & ( (\Adder|S\(15) & \Y_internal~39_combout\) ) ) ) # 
-- ( \Y_internal~38_combout\ & ( !\Y_internal~48_combout\ & ( (\Y_internal~49_combout\ & \Y_internal~39_combout\) ) ) ) # ( !\Y_internal~38_combout\ & ( !\Y_internal~48_combout\ & ( (\Adder|S\(15) & \Y_internal~39_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000101010100000000001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~49_combout\,
	datab => \Adder|ALT_INV_S\(15),
	datad => \ALT_INV_Y_internal~39_combout\,
	datae => \ALT_INV_Y_internal~38_combout\,
	dataf => \ALT_INV_Y_internal~48_combout\,
	combout => \Y_internal~50_combout\);

-- Location: MLABCELL_X39_Y37_N26
\Adder|p[16]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(16) = ( \A[16]~input_o\ & ( !\B[16]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\A[16]~input_o\ & ( !\B[16]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[16]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[16]~input_o\,
	combout => \Adder|p\(16));

-- Location: MLABCELL_X39_Y34_N6
\Shifter|stage~145\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~145_combout\ = ( \Shifter|stage[2][48]~14_combout\ & ( (!\Shifter|Equal10~0_combout\ & (((\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal9~0_combout\))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][32]~9_combout\)))) ) ) # ( 
-- !\Shifter|stage[2][48]~14_combout\ & ( (!\Shifter|Equal10~0_combout\ & (!\Shifter|Equal9~0_combout\ & (\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][32]~9_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal10~0_combout\,
	datab => \Shifter|ALT_INV_Equal9~0_combout\,
	datac => \Shifter|ALT_INV_sign_bit~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][32]~9_combout\,
	dataf => \Shifter|ALT_INV_stage[2][48]~14_combout\,
	combout => \Shifter|stage~145_combout\);

-- Location: LABCELL_X40_Y33_N16
\Shifter|stage~146\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~146_combout\ = ( \Shifter|InputExtended[63]~2_combout\ & ( \Shifter|Equal10~0_combout\ & ( (!\ShiftFN[0]~input_o\ & (\Shifter|stage[2][63]~21_combout\)) # (\ShiftFN[0]~input_o\ & (((\Shifter|stage[2][63]~21_combout\ & \A[0]~input_o\)) # 
-- (\ShiftFN[1]~input_o\))) ) ) ) # ( !\Shifter|InputExtended[63]~2_combout\ & ( \Shifter|Equal10~0_combout\ & ( (\ShiftFN[0]~input_o\ & (\Shifter|stage[2][63]~21_combout\ & (!\ShiftFN[1]~input_o\ & \A[0]~input_o\))) ) ) ) # ( 
-- \Shifter|InputExtended[63]~2_combout\ & ( !\Shifter|Equal10~0_combout\ & ( (\ShiftFN[0]~input_o\ & \ShiftFN[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000100000010011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftFN[0]~input_o\,
	datab => \Shifter|ALT_INV_stage[2][63]~21_combout\,
	datac => \ALT_INV_ShiftFN[1]~input_o\,
	datad => \ALT_INV_A[0]~input_o\,
	datae => \Shifter|ALT_INV_InputExtended[63]~2_combout\,
	dataf => \Shifter|ALT_INV_Equal10~0_combout\,
	combout => \Shifter|stage~146_combout\);

-- Location: LABCELL_X40_Y33_N20
\Y_internal~51\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~51_combout\ = ( \Shifter|stage~145_combout\ & ( \Shifter|stage~146_combout\ & ( ((!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][16]~4_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][47]~142_combout\)))) # 
-- (\Shifter|Equal11~0_combout\) ) ) ) # ( !\Shifter|stage~145_combout\ & ( \Shifter|stage~146_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][16]~4_combout\)) # (\Shifter|Equal2~0_combout\ & 
-- ((\Shifter|stage[2][47]~142_combout\))))) # (\Shifter|Equal11~0_combout\ & (((\Shifter|Equal2~0_combout\)))) ) ) ) # ( \Shifter|stage~145_combout\ & ( !\Shifter|stage~146_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & 
-- (\Shifter|stage[2][16]~4_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][47]~142_combout\))))) # (\Shifter|Equal11~0_combout\ & (((!\Shifter|Equal2~0_combout\)))) ) ) ) # ( !\Shifter|stage~145_combout\ & ( !\Shifter|stage~146_combout\ & ( 
-- (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][16]~4_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][47]~142_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][16]~4_combout\,
	datab => \Shifter|ALT_INV_Equal11~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][47]~142_combout\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	datae => \Shifter|ALT_INV_stage~145_combout\,
	dataf => \Shifter|ALT_INV_stage~146_combout\,
	combout => \Y_internal~51_combout\);

-- Location: MLABCELL_X39_Y37_N8
\Y_internal~52\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~52_combout\ = ( \A[16]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[4]~input_o\)) # (\LogicFN[1]~input_o\))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ $ ((\B[16]~input_o\)))) ) ) # ( !\A[16]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- ((!\LogicFN[1]~input_o\ & ((\B[4]~input_o\))) # (\LogicFN[1]~input_o\ & (\B[16]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ & (\B[16]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011010001110000001101000111001100011111010110110001111101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_B[16]~input_o\,
	datad => \ALT_INV_B[4]~input_o\,
	dataf => \ALT_INV_A[16]~input_o\,
	combout => \Y_internal~52_combout\);

-- Location: MLABCELL_X39_Y38_N10
\Adder|carry[16]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry\(16) = ( \Adder|G_array[3][15]~combout\ & ( (!\Adder|carry~2_combout\) # ((!\Adder|carry~5_combout\ & \Adder|G_array[6][7]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101110101011101010111010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry~2_combout\,
	datab => \Adder|ALT_INV_carry~5_combout\,
	datac => \Adder|ALT_INV_G_array[6][7]~combout\,
	dataf => \Adder|ALT_INV_G_array[3][15]~combout\,
	combout => \Adder|carry\(16));

-- Location: MLABCELL_X39_Y37_N34
\Y_internal~53\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~53_combout\ = ( \Y_internal~52_combout\ & ( \Adder|carry\(16) & ( (!\Y_internal~38_combout\ & (\Adder|p\(16) & ((\Y_internal~39_combout\)))) # (\Y_internal~38_combout\ & (((\Y_internal~39_combout\) # (\Y_internal~51_combout\)))) ) ) ) # ( 
-- !\Y_internal~52_combout\ & ( \Adder|carry\(16) & ( (!\Y_internal~38_combout\ & (\Adder|p\(16) & ((\Y_internal~39_combout\)))) # (\Y_internal~38_combout\ & (((\Y_internal~51_combout\ & !\Y_internal~39_combout\)))) ) ) ) # ( \Y_internal~52_combout\ & ( 
-- !\Adder|carry\(16) & ( (!\Y_internal~38_combout\ & (!\Adder|p\(16) & ((\Y_internal~39_combout\)))) # (\Y_internal~38_combout\ & (((\Y_internal~39_combout\) # (\Y_internal~51_combout\)))) ) ) ) # ( !\Y_internal~52_combout\ & ( !\Adder|carry\(16) & ( 
-- (!\Y_internal~38_combout\ & (!\Adder|p\(16) & ((\Y_internal~39_combout\)))) # (\Y_internal~38_combout\ & (((\Y_internal~51_combout\ & !\Y_internal~39_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001000000001011101110100000101001000100000010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~38_combout\,
	datab => \Adder|ALT_INV_p\(16),
	datac => \ALT_INV_Y_internal~51_combout\,
	datad => \ALT_INV_Y_internal~39_combout\,
	datae => \ALT_INV_Y_internal~52_combout\,
	dataf => \Adder|ALT_INV_carry\(16),
	combout => \Y_internal~53_combout\);

-- Location: LABCELL_X43_Y36_N10
\Adder|p[17]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(17) = !\A[17]~input_o\ $ (!\AddnSub~input_o\ $ (\B[17]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011001101001100101100110100110010110011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[17]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[17]~input_o\,
	combout => \Adder|p\(17));

-- Location: LABCELL_X43_Y36_N12
\Y_internal~55\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~55_combout\ = ( \LogicFN[1]~input_o\ & ( (!\B[17]~input_o\ & (\A[17]~input_o\ & !\LogicFN[0]~input_o\)) # (\B[17]~input_o\ & ((!\LogicFN[0]~input_o\) # (\A[17]~input_o\))) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- (((\B[5]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\B[17]~input_o\ $ (((!\A[17]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101011010001100110101101001011111000001010101111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[17]~input_o\,
	datab => \ALT_INV_B[5]~input_o\,
	datac => \ALT_INV_A[17]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~55_combout\);

-- Location: LABCELL_X40_Y34_N18
\Shifter|stage~147\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~147_combout\ = ( \Shifter|stage[2][33]~32_combout\ & ( ((!\Shifter|Equal9~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal9~0_combout\ & (\Shifter|stage[2][49]~37_combout\))) # (\Shifter|Equal10~0_combout\) ) ) # ( 
-- !\Shifter|stage[2][33]~32_combout\ & ( (!\Shifter|Equal10~0_combout\ & ((!\Shifter|Equal9~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal9~0_combout\ & (\Shifter|stage[2][49]~37_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000100010000111111011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][49]~37_combout\,
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_sign_bit~0_combout\,
	datad => \Shifter|ALT_INV_Equal9~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][33]~32_combout\,
	combout => \Shifter|stage~147_combout\);

-- Location: LABCELL_X40_Y34_N6
\Shifter|stage~148\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~148_combout\ = ( \Shifter|stage[2][62]~45_combout\ & ( (\Shifter|sign_bit~0_combout\) # (\Shifter|Equal10~0_combout\) ) ) # ( !\Shifter|stage[2][62]~45_combout\ & ( (!\Shifter|Equal10~0_combout\ & \Shifter|sign_bit~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_sign_bit~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][62]~45_combout\,
	combout => \Shifter|stage~148_combout\);

-- Location: LABCELL_X40_Y34_N2
\Y_internal~54\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~54_combout\ = ( \Shifter|stage~147_combout\ & ( \Shifter|stage~148_combout\ & ( ((!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][17]~27_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][46]~138_combout\)))) # 
-- (\Shifter|Equal11~0_combout\) ) ) ) # ( !\Shifter|stage~147_combout\ & ( \Shifter|stage~148_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][17]~27_combout\)) # (\Shifter|Equal2~0_combout\ & 
-- ((\Shifter|stage[2][46]~138_combout\))))) # (\Shifter|Equal11~0_combout\ & (((\Shifter|Equal2~0_combout\)))) ) ) ) # ( \Shifter|stage~147_combout\ & ( !\Shifter|stage~148_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & 
-- (\Shifter|stage[2][17]~27_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][46]~138_combout\))))) # (\Shifter|Equal11~0_combout\ & (((!\Shifter|Equal2~0_combout\)))) ) ) ) # ( !\Shifter|stage~147_combout\ & ( !\Shifter|stage~148_combout\ & ( 
-- (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][17]~27_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][46]~138_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][17]~27_combout\,
	datab => \Shifter|ALT_INV_stage[2][46]~138_combout\,
	datac => \Shifter|ALT_INV_Equal11~0_combout\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	datae => \Shifter|ALT_INV_stage~147_combout\,
	dataf => \Shifter|ALT_INV_stage~148_combout\,
	combout => \Y_internal~54_combout\);

-- Location: LABCELL_X43_Y36_N36
\Adder|G_array[1][16]~120\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][16]~120_combout\ = ( \A[16]~input_o\ & ( (!\B[16]~input_o\ & (((\B[15]~input_o\ & \A[15]~input_o\)) # (\AddnSub~input_o\))) # (\B[16]~input_o\ & ((!\AddnSub~input_o\) # ((!\B[15]~input_o\ & \A[15]~input_o\)))) ) ) # ( !\A[16]~input_o\ & 
-- ( (\A[15]~input_o\ & ((!\B[15]~input_o\ & (!\B[16]~input_o\ & \AddnSub~input_o\)) # (\B[15]~input_o\ & (\B[16]~input_o\ & !\AddnSub~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001000000000010000100000110111110011100011011111001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[15]~input_o\,
	datab => \ALT_INV_B[16]~input_o\,
	datac => \ALT_INV_A[15]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[16]~input_o\,
	combout => \Adder|G_array[1][16]~120_combout\);

-- Location: MLABCELL_X39_Y37_N18
\Adder|G_array~49\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~49_combout\ = ( \Adder|G_array[1][14]~121_combout\ & ( (\Adder|p\(15) & \Adder|p\(16)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_p\(15),
	datad => \Adder|ALT_INV_p\(16),
	dataf => \Adder|ALT_INV_G_array[1][14]~121_combout\,
	combout => \Adder|G_array~49_combout\);

-- Location: MLABCELL_X39_Y37_N12
\Adder|P_array[2][16]~26\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][16]~26_combout\ = ( \Adder|p\(13) & ( (\Adder|G_array~13_combout\ & \Adder|p\(16)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array~13_combout\,
	datad => \Adder|ALT_INV_p\(16),
	dataf => \Adder|ALT_INV_p\(13),
	combout => \Adder|P_array[2][16]~26_combout\);

-- Location: MLABCELL_X42_Y37_N4
\Adder|G_array[3][16]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][16]~combout\ = ( \Adder|G_array[1][12]~122_combout\ & ( (!\Adder|G_array[1][16]~120_combout\ & (!\Adder|G_array~49_combout\ & !\Adder|P_array[2][16]~26_combout\)) ) ) # ( !\Adder|G_array[1][12]~122_combout\ & ( 
-- (!\Adder|G_array[1][16]~120_combout\ & (!\Adder|G_array~49_combout\ & ((!\Adder|G_array~45_combout\) # (!\Adder|P_array[2][16]~26_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010000000100010001000000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][16]~120_combout\,
	datab => \Adder|ALT_INV_G_array~49_combout\,
	datac => \Adder|ALT_INV_G_array~45_combout\,
	datad => \Adder|ALT_INV_P_array[2][16]~26_combout\,
	dataf => \Adder|ALT_INV_G_array[1][12]~122_combout\,
	combout => \Adder|G_array[3][16]~combout\);

-- Location: MLABCELL_X42_Y34_N8
\Adder|carry[17]~21\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[17]~21_combout\ = (\Adder|P_array[2][12]~23_combout\ & (\Adder|P_array[2][16]~26_combout\ & ((!\Adder|G_array[3][8]~combout\) # (\Adder|carry[25]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000101000000000100010100000000010001010000000001000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][12]~23_combout\,
	datab => \Adder|ALT_INV_G_array[3][8]~combout\,
	datac => \Adder|ALT_INV_carry[25]~10_combout\,
	datad => \Adder|ALT_INV_P_array[2][16]~26_combout\,
	combout => \Adder|carry[17]~21_combout\);

-- Location: LABCELL_X43_Y36_N38
\Adder|carry[17]~22\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[17]~22_combout\ = ( !\Adder|carry[17]~21_combout\ & ( \Adder|G_array[3][16]~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array[3][16]~combout\,
	dataf => \Adder|ALT_INV_carry[17]~21_combout\,
	combout => \Adder|carry[17]~22_combout\);

-- Location: LABCELL_X43_Y36_N20
\Y_internal~56\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~56_combout\ = ( \Y_internal~54_combout\ & ( \Adder|carry[17]~22_combout\ & ( (!\Y_internal~39_combout\ & (((\Y_internal~38_combout\)))) # (\Y_internal~39_combout\ & ((!\Y_internal~38_combout\ & (\Adder|p\(17))) # (\Y_internal~38_combout\ & 
-- ((\Y_internal~55_combout\))))) ) ) ) # ( !\Y_internal~54_combout\ & ( \Adder|carry[17]~22_combout\ & ( (\Y_internal~39_combout\ & ((!\Y_internal~38_combout\ & (\Adder|p\(17))) # (\Y_internal~38_combout\ & ((\Y_internal~55_combout\))))) ) ) ) # ( 
-- \Y_internal~54_combout\ & ( !\Adder|carry[17]~22_combout\ & ( (!\Y_internal~39_combout\ & (((\Y_internal~38_combout\)))) # (\Y_internal~39_combout\ & ((!\Y_internal~38_combout\ & (!\Adder|p\(17))) # (\Y_internal~38_combout\ & 
-- ((\Y_internal~55_combout\))))) ) ) ) # ( !\Y_internal~54_combout\ & ( !\Adder|carry[17]~22_combout\ & ( (\Y_internal~39_combout\ & ((!\Y_internal~38_combout\ & (!\Adder|p\(17))) # (\Y_internal~38_combout\ & ((\Y_internal~55_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000101010001001010111100010001000001010001000110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~39_combout\,
	datab => \Adder|ALT_INV_p\(17),
	datac => \ALT_INV_Y_internal~55_combout\,
	datad => \ALT_INV_Y_internal~38_combout\,
	datae => \ALT_INV_Y_internal~54_combout\,
	dataf => \Adder|ALT_INV_carry[17]~22_combout\,
	combout => \Y_internal~56_combout\);

-- Location: LABCELL_X40_Y34_N32
\Shifter|stage~150\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~150_combout\ = ( \Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal10~0_combout\) # (\Shifter|stage[2][61]~66_combout\) ) ) # ( !\Shifter|sign_bit~0_combout\ & ( (\Shifter|stage[2][61]~66_combout\ & \Shifter|Equal10~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Shifter|ALT_INV_stage[2][61]~66_combout\,
	datad => \Shifter|ALT_INV_Equal10~0_combout\,
	dataf => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Shifter|stage~150_combout\);

-- Location: LABCELL_X38_Y34_N0
\Shifter|stage~149\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~149_combout\ = ( \Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & (((!\Shifter|Equal9~0_combout\)) # (\Shifter|stage[2][50]~59_combout\))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][34]~55_combout\)))) ) ) # ( 
-- !\Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][50]~59_combout\ & ((\Shifter|Equal9~0_combout\)))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][34]~55_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110101111001001111010111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal10~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][50]~59_combout\,
	datac => \Shifter|ALT_INV_stage[2][34]~55_combout\,
	datad => \Shifter|ALT_INV_Equal9~0_combout\,
	dataf => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Shifter|stage~149_combout\);

-- Location: LABCELL_X38_Y34_N12
\Y_internal~57\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~57_combout\ = ( \Shifter|stage~149_combout\ & ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\) # (\Shifter|stage~150_combout\) ) ) ) # ( !\Shifter|stage~149_combout\ & ( \Shifter|Equal11~0_combout\ & ( 
-- (\Shifter|Equal2~0_combout\ & \Shifter|stage~150_combout\) ) ) ) # ( \Shifter|stage~149_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][18]~50_combout\))) # (\Shifter|Equal2~0_combout\ & 
-- (\Shifter|stage[2][45]~134_combout\)) ) ) ) # ( !\Shifter|stage~149_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][18]~50_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][45]~134_combout\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][45]~134_combout\,
	datab => \Shifter|ALT_INV_stage[2][18]~50_combout\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_stage~150_combout\,
	datae => \Shifter|ALT_INV_stage~149_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~57_combout\);

-- Location: LABCELL_X43_Y36_N14
\Adder|p[18]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(18) = ( \B[18]~input_o\ & ( !\AddnSub~input_o\ $ (\A[18]~input_o\) ) ) # ( !\B[18]~input_o\ & ( !\AddnSub~input_o\ $ (!\A[18]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[18]~input_o\,
	dataf => \ALT_INV_B[18]~input_o\,
	combout => \Adder|p\(18));

-- Location: LABCELL_X40_Y37_N28
\Adder|P_array[2][17]~27\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][17]~27_combout\ = ( \Adder|G_array~12_combout\ & ( \Adder|G_array~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array~13_combout\,
	dataf => \Adder|ALT_INV_G_array~12_combout\,
	combout => \Adder|P_array[2][17]~27_combout\);

-- Location: LABCELL_X40_Y37_N34
\Adder|G_array[3][17]~50\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][17]~50_combout\ = ( \Adder|G_array[1][11]~143_combout\ & ( (!\Adder|G_array[1][17]~146_combout\ & ((!\Adder|P_array[2][17]~27_combout\) # ((!\Adder|G_array[1][13]~141_combout\ & !\Adder|G_array~14_combout\)))) ) ) # ( 
-- !\Adder|G_array[1][11]~143_combout\ & ( (!\Adder|G_array[1][17]~146_combout\ & ((!\Adder|G_array[1][13]~141_combout\) # (!\Adder|P_array[2][17]~27_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000111100001010000011110000100000001111000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][13]~141_combout\,
	datab => \Adder|ALT_INV_G_array~14_combout\,
	datac => \Adder|ALT_INV_G_array[1][17]~146_combout\,
	datad => \Adder|ALT_INV_P_array[2][17]~27_combout\,
	dataf => \Adder|ALT_INV_G_array[1][11]~143_combout\,
	combout => \Adder|G_array[3][17]~50_combout\);

-- Location: MLABCELL_X44_Y38_N2
\Adder|G_array[3][17]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][17]~combout\ = ( \Adder|G_array[1][15]~144_combout\ & ( (\Adder|G_array[3][17]~50_combout\ & !\Adder|G_array~12_combout\) ) ) # ( !\Adder|G_array[1][15]~144_combout\ & ( \Adder|G_array[3][17]~50_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array[3][17]~50_combout\,
	datad => \Adder|ALT_INV_G_array~12_combout\,
	dataf => \Adder|ALT_INV_G_array[1][15]~144_combout\,
	combout => \Adder|G_array[3][17]~combout\);

-- Location: MLABCELL_X44_Y38_N26
\Adder|carry[34]~23\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[34]~23_combout\ = ( \Adder|carry[26]~13_combout\ & ( \Adder|G_array[3][17]~combout\ ) ) # ( !\Adder|carry[26]~13_combout\ & ( (\Adder|G_array[3][17]~combout\ & ((!\Adder|P_array[2][13]~24_combout\) # (!\Adder|P_array[2][17]~27_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001100000011110000110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_P_array[2][13]~24_combout\,
	datac => \Adder|ALT_INV_G_array[3][17]~combout\,
	datad => \Adder|ALT_INV_P_array[2][17]~27_combout\,
	dataf => \Adder|ALT_INV_carry[26]~13_combout\,
	combout => \Adder|carry[34]~23_combout\);

-- Location: LABCELL_X43_Y36_N6
\Y_internal~58\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~58_combout\ = ( \LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & ((\A[18]~input_o\) # (\B[18]~input_o\))) # (\LogicFN[0]~input_o\ & (\B[18]~input_o\ & \A[18]~input_o\)) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- (\B[6]~input_o\)) # (\LogicFN[0]~input_o\ & ((!\B[18]~input_o\ $ (!\A[18]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011101110010001001110111001000001010101011110000101010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_B[6]~input_o\,
	datac => \ALT_INV_B[18]~input_o\,
	datad => \ALT_INV_A[18]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~58_combout\);

-- Location: LABCELL_X43_Y36_N28
\Y_internal~59\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~59_combout\ = ( \Adder|carry[34]~23_combout\ & ( \Y_internal~58_combout\ & ( (!\Y_internal~38_combout\ & (((\Y_internal~39_combout\ & \Adder|p\(18))))) # (\Y_internal~38_combout\ & (((\Y_internal~39_combout\)) # (\Y_internal~57_combout\))) ) ) 
-- ) # ( !\Adder|carry[34]~23_combout\ & ( \Y_internal~58_combout\ & ( (!\Y_internal~38_combout\ & (((\Y_internal~39_combout\ & !\Adder|p\(18))))) # (\Y_internal~38_combout\ & (((\Y_internal~39_combout\)) # (\Y_internal~57_combout\))) ) ) ) # ( 
-- \Adder|carry[34]~23_combout\ & ( !\Y_internal~58_combout\ & ( (!\Y_internal~38_combout\ & (((\Y_internal~39_combout\ & \Adder|p\(18))))) # (\Y_internal~38_combout\ & (\Y_internal~57_combout\ & (!\Y_internal~39_combout\))) ) ) ) # ( 
-- !\Adder|carry[34]~23_combout\ & ( !\Y_internal~58_combout\ & ( (!\Y_internal~38_combout\ & (((\Y_internal~39_combout\ & !\Adder|p\(18))))) # (\Y_internal~38_combout\ & (\Y_internal~57_combout\ & (!\Y_internal~39_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110000010000000100000001110000011111000100110001001100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~57_combout\,
	datab => \ALT_INV_Y_internal~38_combout\,
	datac => \ALT_INV_Y_internal~39_combout\,
	datad => \Adder|ALT_INV_p\(18),
	datae => \Adder|ALT_INV_carry[34]~23_combout\,
	dataf => \ALT_INV_Y_internal~58_combout\,
	combout => \Y_internal~59_combout\);

-- Location: MLABCELL_X37_Y35_N20
\Shifter|stage~151\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~151_combout\ = ( \Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & ((!\Shifter|Equal9~0_combout\) # ((\Shifter|stage[2][51]~81_combout\)))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][35]~76_combout\)))) ) ) # ( 
-- !\Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & (\Shifter|Equal9~0_combout\ & ((\Shifter|stage[2][51]~81_combout\)))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][35]~76_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal9~0_combout\,
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][35]~76_combout\,
	datad => \Shifter|ALT_INV_stage[2][51]~81_combout\,
	dataf => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Shifter|stage~151_combout\);

-- Location: MLABCELL_X37_Y35_N34
\Shifter|stage~152\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~152_combout\ = ( \Shifter|stage[2][60]~88_combout\ & ( (\Shifter|sign_bit~0_combout\) # (\Shifter|Equal10~0_combout\) ) ) # ( !\Shifter|stage[2][60]~88_combout\ & ( (!\Shifter|Equal10~0_combout\ & \Shifter|sign_bit~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_sign_bit~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][60]~88_combout\,
	combout => \Shifter|stage~152_combout\);

-- Location: MLABCELL_X37_Y35_N18
\Y_internal~60\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~60_combout\ = ( \Shifter|Equal2~0_combout\ & ( \Shifter|stage[2][44]~130_combout\ & ( (!\Shifter|Equal11~0_combout\) # (\Shifter|stage~152_combout\) ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( \Shifter|stage[2][44]~130_combout\ & ( 
-- (!\Shifter|Equal11~0_combout\ & ((\Shifter|stage[2][19]~71_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage~151_combout\)) ) ) ) # ( \Shifter|Equal2~0_combout\ & ( !\Shifter|stage[2][44]~130_combout\ & ( (\Shifter|stage~152_combout\ & 
-- \Shifter|Equal11~0_combout\) ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( !\Shifter|stage[2][44]~130_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((\Shifter|stage[2][19]~71_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage~151_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage~151_combout\,
	datab => \Shifter|ALT_INV_stage~152_combout\,
	datac => \Shifter|ALT_INV_Equal11~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][19]~71_combout\,
	datae => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][44]~130_combout\,
	combout => \Y_internal~60_combout\);

-- Location: LABCELL_X40_Y35_N2
\Adder|p[19]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(19) = ( \A[19]~input_o\ & ( !\AddnSub~input_o\ $ (\B[19]~input_o\) ) ) # ( !\A[19]~input_o\ & ( !\AddnSub~input_o\ $ (!\B[19]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[19]~input_o\,
	dataf => \ALT_INV_A[19]~input_o\,
	combout => \Adder|p\(19));

-- Location: LABCELL_X43_Y36_N34
\Adder|P_array[2][18]~28\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][18]~28_combout\ = ( \Adder|G_array~12_combout\ & ( (\Adder|p\(18) & \Adder|p\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_p\(18),
	datad => \Adder|ALT_INV_p\(15),
	dataf => \Adder|ALT_INV_G_array~12_combout\,
	combout => \Adder|P_array[2][18]~28_combout\);

-- Location: LABCELL_X43_Y36_N4
\Adder|G_array~51\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~51_combout\ = ( \Adder|p\(17) & ( (\Adder|G_array[1][16]~120_combout\ & \Adder|p\(18)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array[1][16]~120_combout\,
	datad => \Adder|ALT_INV_p\(18),
	dataf => \Adder|ALT_INV_p\(17),
	combout => \Adder|G_array~51_combout\);

-- Location: LABCELL_X43_Y36_N0
\Adder|G_array[1][18]~119\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][18]~119_combout\ = ( \B[17]~input_o\ & ( (!\A[17]~input_o\ & (\A[18]~input_o\ & (!\AddnSub~input_o\ $ (!\B[18]~input_o\)))) # (\A[17]~input_o\ & ((!\B[18]~input_o\ & ((\A[18]~input_o\))) # (\B[18]~input_o\ & (!\AddnSub~input_o\)))) ) ) # 
-- ( !\B[17]~input_o\ & ( (!\A[17]~input_o\ & (\A[18]~input_o\ & (!\AddnSub~input_o\ $ (!\B[18]~input_o\)))) # (\A[17]~input_o\ & ((!\B[18]~input_o\ & (\AddnSub~input_o\)) # (\B[18]~input_o\ & ((\A[18]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000111101000100000011110100000100011111000000010001111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[17]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[18]~input_o\,
	datad => \ALT_INV_A[18]~input_o\,
	dataf => \ALT_INV_B[17]~input_o\,
	combout => \Adder|G_array[1][18]~119_combout\);

-- Location: MLABCELL_X42_Y36_N12
\Adder|G_array[3][18]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][18]~combout\ = ( !\Adder|G_array[1][18]~119_combout\ & ( (!\Adder|G_array~51_combout\ & ((!\Adder|P_array[2][18]~28_combout\) # ((!\Adder|G_array~48_combout\ & !\Adder|G_array[1][14]~121_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010001000101010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~51_combout\,
	datab => \Adder|ALT_INV_P_array[2][18]~28_combout\,
	datac => \Adder|ALT_INV_G_array~48_combout\,
	datad => \Adder|ALT_INV_G_array[1][14]~121_combout\,
	dataf => \Adder|ALT_INV_G_array[1][18]~119_combout\,
	combout => \Adder|G_array[3][18]~combout\);

-- Location: MLABCELL_X42_Y36_N14
\Adder|carry[35]~24\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[35]~24_combout\ = ( \Adder|P_array[2][14]~25_combout\ & ( (\Adder|G_array[3][18]~combout\ & ((!\Adder|P_array[2][18]~28_combout\) # (\Adder|carry[27]~15_combout\))) ) ) # ( !\Adder|P_array[2][14]~25_combout\ & ( \Adder|G_array[3][18]~combout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000110011110000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_P_array[2][18]~28_combout\,
	datac => \Adder|ALT_INV_carry[27]~15_combout\,
	datad => \Adder|ALT_INV_G_array[3][18]~combout\,
	dataf => \Adder|ALT_INV_P_array[2][14]~25_combout\,
	combout => \Adder|carry[35]~24_combout\);

-- Location: LABCELL_X40_Y35_N30
\Adder|S[19]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(19) = ( \Adder|carry[35]~24_combout\ & ( \Adder|p\(19) ) ) # ( !\Adder|carry[35]~24_combout\ & ( !\Adder|p\(19) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_p\(19),
	dataf => \Adder|ALT_INV_carry[35]~24_combout\,
	combout => \Adder|S\(19));

-- Location: LABCELL_X40_Y35_N16
\Y_internal~61\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~61_combout\ = ( \LogicFN[1]~input_o\ & ( (!\A[19]~input_o\ & (!\LogicFN[0]~input_o\ & \B[19]~input_o\)) # (\A[19]~input_o\ & ((!\LogicFN[0]~input_o\) # (\B[19]~input_o\))) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- (((\B[7]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\A[19]~input_o\ $ (((!\B[19]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100111010001101010011101001010000111101010101000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[19]~input_o\,
	datab => \ALT_INV_B[7]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_B[19]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~61_combout\);

-- Location: LABCELL_X40_Y35_N0
\Y_internal~62\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~62_combout\ = ( \Y_internal~61_combout\ & ( (!\Y_internal~38_combout\ & (((\Y_internal~39_combout\ & \Adder|S\(19))))) # (\Y_internal~38_combout\ & (((\Y_internal~39_combout\)) # (\Y_internal~60_combout\))) ) ) # ( !\Y_internal~61_combout\ & ( 
-- (!\Y_internal~38_combout\ & (((\Y_internal~39_combout\ & \Adder|S\(19))))) # (\Y_internal~38_combout\ & (\Y_internal~60_combout\ & (!\Y_internal~39_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100000001110000010011000111110001001100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~60_combout\,
	datab => \ALT_INV_Y_internal~38_combout\,
	datac => \ALT_INV_Y_internal~39_combout\,
	datad => \Adder|ALT_INV_S\(19),
	dataf => \ALT_INV_Y_internal~61_combout\,
	combout => \Y_internal~62_combout\);

-- Location: LABCELL_X43_Y38_N28
\Y_internal~64\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~64_combout\ = ( \LogicFN[0]~input_o\ & ( (!\B[20]~input_o\ & (!\LogicFN[1]~input_o\ & \A[20]~input_o\)) # (\B[20]~input_o\ & (!\LogicFN[1]~input_o\ $ (\A[20]~input_o\))) ) ) # ( !\LogicFN[0]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- (((\B[8]~input_o\)))) # (\LogicFN[1]~input_o\ & (((\A[20]~input_o\)) # (\B[20]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100111111001101010011111101010000101001010101000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[20]~input_o\,
	datab => \ALT_INV_B[8]~input_o\,
	datac => \ALT_INV_LogicFN[1]~input_o\,
	datad => \ALT_INV_A[20]~input_o\,
	dataf => \ALT_INV_LogicFN[0]~input_o\,
	combout => \Y_internal~64_combout\);

-- Location: MLABCELL_X39_Y35_N34
\Shifter|stage~153\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~153_combout\ = ( \Shifter|stage[2][36]~90_combout\ & ( ((!\Shifter|Equal9~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal9~0_combout\ & (\Shifter|stage[2][52]~91_combout\))) # (\Shifter|Equal10~0_combout\) ) ) # ( 
-- !\Shifter|stage[2][36]~90_combout\ & ( (!\Shifter|Equal10~0_combout\ & ((!\Shifter|Equal9~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal9~0_combout\ & (\Shifter|stage[2][52]~91_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000000101010001001010111111101110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal10~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][52]~91_combout\,
	datac => \Shifter|ALT_INV_Equal9~0_combout\,
	datad => \Shifter|ALT_INV_sign_bit~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][36]~90_combout\,
	combout => \Shifter|stage~153_combout\);

-- Location: MLABCELL_X39_Y35_N24
\Shifter|stage~154\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~154_combout\ = ( \Shifter|Equal10~0_combout\ & ( \Shifter|stage[2][59]~94_combout\ ) ) # ( !\Shifter|Equal10~0_combout\ & ( \Shifter|sign_bit~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Shifter|ALT_INV_sign_bit~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][59]~94_combout\,
	dataf => \Shifter|ALT_INV_Equal10~0_combout\,
	combout => \Shifter|stage~154_combout\);

-- Location: MLABCELL_X39_Y35_N16
\Y_internal~63\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~63_combout\ = ( \Shifter|stage[2][20]~89_combout\ & ( \Shifter|stage~154_combout\ & ( (!\Shifter|Equal11~0_combout\ & (((!\Shifter|Equal2~0_combout\)) # (\Shifter|stage[2][43]~126_combout\))) # (\Shifter|Equal11~0_combout\ & 
-- (((\Shifter|Equal2~0_combout\) # (\Shifter|stage~153_combout\)))) ) ) ) # ( !\Shifter|stage[2][20]~89_combout\ & ( \Shifter|stage~154_combout\ & ( (!\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][43]~126_combout\ & ((\Shifter|Equal2~0_combout\)))) # 
-- (\Shifter|Equal11~0_combout\ & (((\Shifter|Equal2~0_combout\) # (\Shifter|stage~153_combout\)))) ) ) ) # ( \Shifter|stage[2][20]~89_combout\ & ( !\Shifter|stage~154_combout\ & ( (!\Shifter|Equal11~0_combout\ & (((!\Shifter|Equal2~0_combout\)) # 
-- (\Shifter|stage[2][43]~126_combout\))) # (\Shifter|Equal11~0_combout\ & (((\Shifter|stage~153_combout\ & !\Shifter|Equal2~0_combout\)))) ) ) ) # ( !\Shifter|stage[2][20]~89_combout\ & ( !\Shifter|stage~154_combout\ & ( (!\Shifter|Equal11~0_combout\ & 
-- (\Shifter|stage[2][43]~126_combout\ & ((\Shifter|Equal2~0_combout\)))) # (\Shifter|Equal11~0_combout\ & (((\Shifter|stage~153_combout\ & !\Shifter|Equal2~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][43]~126_combout\,
	datab => \Shifter|ALT_INV_stage~153_combout\,
	datac => \Shifter|ALT_INV_Equal11~0_combout\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	datae => \Shifter|ALT_INV_stage[2][20]~89_combout\,
	dataf => \Shifter|ALT_INV_stage~154_combout\,
	combout => \Y_internal~63_combout\);

-- Location: LABCELL_X43_Y38_N24
\Adder|G_array[3][19]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][19]~combout\ = ( \Adder|G_array[1][15]~144_combout\ & ( (!\Adder|G_array[1][19]~147_combout\ & (!\Adder|G_array~22_combout\ & !\Adder|P_array[2][19]~9_combout\)) ) ) # ( !\Adder|G_array[1][15]~144_combout\ & ( 
-- (!\Adder|G_array[1][19]~147_combout\ & (!\Adder|G_array~22_combout\ & ((!\Adder|G_array~25_combout\) # (!\Adder|P_array[2][19]~9_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010000000100010001000000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][19]~147_combout\,
	datab => \Adder|ALT_INV_G_array~22_combout\,
	datac => \Adder|ALT_INV_G_array~25_combout\,
	datad => \Adder|ALT_INV_P_array[2][19]~9_combout\,
	dataf => \Adder|ALT_INV_G_array[1][15]~144_combout\,
	combout => \Adder|G_array[3][19]~combout\);

-- Location: LABCELL_X47_Y38_N6
\Adder|carry[20]~25\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[20]~25_combout\ = ( \Adder|P_array[2][19]~9_combout\ & ( (!\Adder|carry[20]~17_combout\ & \Adder|P_array[2][15]~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[20]~17_combout\,
	datac => \Adder|ALT_INV_P_array[2][15]~11_combout\,
	dataf => \Adder|ALT_INV_P_array[2][19]~9_combout\,
	combout => \Adder|carry[20]~25_combout\);

-- Location: LABCELL_X43_Y38_N12
\Adder|p[20]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(20) = ( \AddnSub~input_o\ & ( !\A[20]~input_o\ $ (\B[20]~input_o\) ) ) # ( !\AddnSub~input_o\ & ( !\A[20]~input_o\ $ (!\B[20]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[20]~input_o\,
	datac => \ALT_INV_B[20]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|p\(20));

-- Location: MLABCELL_X46_Y38_N26
\Adder|S[20]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(20) = ( \Adder|p\(20) & ( (\Adder|G_array[3][19]~combout\ & !\Adder|carry[20]~25_combout\) ) ) # ( !\Adder|p\(20) & ( (!\Adder|G_array[3][19]~combout\) # (\Adder|carry[20]~25_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101101000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[3][19]~combout\,
	datab => \Adder|ALT_INV_carry[20]~25_combout\,
	dataf => \Adder|ALT_INV_p\(20),
	combout => \Adder|S\(20));

-- Location: MLABCELL_X42_Y38_N6
\Y_internal~65\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~65_combout\ = ( \Adder|S\(20) & ( (!\Y_internal~38_combout\ & (\Y_internal~39_combout\)) # (\Y_internal~38_combout\ & ((!\Y_internal~39_combout\ & ((\Y_internal~63_combout\))) # (\Y_internal~39_combout\ & (\Y_internal~64_combout\)))) ) ) # ( 
-- !\Adder|S\(20) & ( (\Y_internal~38_combout\ & ((!\Y_internal~39_combout\ & ((\Y_internal~63_combout\))) # (\Y_internal~39_combout\ & (\Y_internal~64_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100100011011001110010001101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~38_combout\,
	datab => \ALT_INV_Y_internal~39_combout\,
	datac => \ALT_INV_Y_internal~64_combout\,
	datad => \ALT_INV_Y_internal~63_combout\,
	dataf => \Adder|ALT_INV_S\(20),
	combout => \Y_internal~65_combout\);

-- Location: LABCELL_X43_Y36_N18
\Adder|P_array[2][20]~29\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][20]~29_combout\ = ( \Adder|G_array~11_combout\ & ( (\Adder|p\(20) & \Adder|p\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_p\(20),
	datac => \Adder|ALT_INV_p\(17),
	dataf => \Adder|ALT_INV_G_array~11_combout\,
	combout => \Adder|P_array[2][20]~29_combout\);

-- Location: MLABCELL_X42_Y37_N28
\Adder|carry[21]~26\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[21]~26_combout\ = ( \Adder|P_array[2][16]~26_combout\ & ( \Adder|P_array[2][20]~29_combout\ & ( ((!\Adder|carry[21]~19_combout\) # ((!\Adder|carry\(5) & \Adder|carry[13]~18_combout\))) # (\Adder|G_array~45_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry\(5),
	datab => \Adder|ALT_INV_carry[13]~18_combout\,
	datac => \Adder|ALT_INV_G_array~45_combout\,
	datad => \Adder|ALT_INV_carry[21]~19_combout\,
	datae => \Adder|ALT_INV_P_array[2][16]~26_combout\,
	dataf => \Adder|ALT_INV_P_array[2][20]~29_combout\,
	combout => \Adder|carry[21]~26_combout\);

-- Location: LABCELL_X43_Y36_N16
\Adder|G_array~52\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~52_combout\ = (\Adder|p\(20) & (\Adder|G_array[1][18]~119_combout\ & \Adder|p\(19)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_p\(20),
	datac => \Adder|ALT_INV_G_array[1][18]~119_combout\,
	datad => \Adder|ALT_INV_p\(19),
	combout => \Adder|G_array~52_combout\);

-- Location: LABCELL_X43_Y38_N20
\Adder|G_array[1][20]~118\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][20]~118_combout\ = ( \B[19]~input_o\ & ( (!\A[19]~input_o\ & (\A[20]~input_o\ & (!\AddnSub~input_o\ $ (!\B[20]~input_o\)))) # (\A[19]~input_o\ & ((!\B[20]~input_o\ & ((\A[20]~input_o\))) # (\B[20]~input_o\ & (!\AddnSub~input_o\)))) ) ) # 
-- ( !\B[19]~input_o\ & ( (!\A[19]~input_o\ & (\A[20]~input_o\ & (!\AddnSub~input_o\ $ (!\B[20]~input_o\)))) # (\A[19]~input_o\ & ((!\B[20]~input_o\ & (\AddnSub~input_o\)) # (\B[20]~input_o\ & ((\A[20]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100100011000101010010001100010011001010100001001100101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[20]~input_o\,
	datac => \ALT_INV_A[19]~input_o\,
	datad => \ALT_INV_B[20]~input_o\,
	dataf => \ALT_INV_B[19]~input_o\,
	combout => \Adder|G_array[1][20]~118_combout\);

-- Location: MLABCELL_X42_Y37_N6
\Adder|G_array[3][20]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][20]~combout\ = ( \Adder|P_array[2][20]~29_combout\ & ( (!\Adder|G_array[1][16]~120_combout\ & (!\Adder|G_array~49_combout\ & (!\Adder|G_array~52_combout\ & !\Adder|G_array[1][20]~118_combout\))) ) ) # ( !\Adder|P_array[2][20]~29_combout\ 
-- & ( (!\Adder|G_array~52_combout\ & !\Adder|G_array[1][20]~118_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][16]~120_combout\,
	datab => \Adder|ALT_INV_G_array~49_combout\,
	datac => \Adder|ALT_INV_G_array~52_combout\,
	datad => \Adder|ALT_INV_G_array[1][20]~118_combout\,
	dataf => \Adder|ALT_INV_P_array[2][20]~29_combout\,
	combout => \Adder|G_array[3][20]~combout\);

-- Location: LABCELL_X43_Y38_N30
\Adder|p[21]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(21) = ( \B[21]~input_o\ & ( !\AddnSub~input_o\ $ (\A[21]~input_o\) ) ) # ( !\B[21]~input_o\ & ( !\AddnSub~input_o\ $ (!\A[21]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[21]~input_o\,
	dataf => \ALT_INV_B[21]~input_o\,
	combout => \Adder|p\(21));

-- Location: MLABCELL_X42_Y37_N14
\Adder|S[21]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(21) = ( \Adder|p\(21) & ( (!\Adder|carry[21]~26_combout\ & \Adder|G_array[3][20]~combout\) ) ) # ( !\Adder|p\(21) & ( (!\Adder|G_array[3][20]~combout\) # (\Adder|carry[21]~26_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101110111011101110100100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[21]~26_combout\,
	datab => \Adder|ALT_INV_G_array[3][20]~combout\,
	dataf => \Adder|ALT_INV_p\(21),
	combout => \Adder|S\(21));

-- Location: LABCELL_X35_Y34_N16
\Shifter|stage~155\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~155_combout\ = ( \Shifter|Equal9~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][53]~97_combout\))) # (\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][37]~96_combout\)) ) ) # ( !\Shifter|Equal9~0_combout\ & ( 
-- (!\Shifter|Equal10~0_combout\ & (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][37]~96_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_sign_bit~0_combout\,
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][37]~96_combout\,
	datad => \Shifter|ALT_INV_stage[2][53]~97_combout\,
	dataf => \Shifter|ALT_INV_Equal9~0_combout\,
	combout => \Shifter|stage~155_combout\);

-- Location: LABCELL_X35_Y34_N26
\Shifter|stage~156\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~156_combout\ = (!\Shifter|Equal10~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][58]~100_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][58]~100_combout\,
	datad => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Shifter|stage~156_combout\);

-- Location: LABCELL_X35_Y34_N0
\Y_internal~66\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~66_combout\ = ( \Shifter|stage~156_combout\ & ( \Shifter|Equal2~0_combout\ & ( (\Shifter|stage[2][42]~122_combout\) # (\Shifter|Equal11~0_combout\) ) ) ) # ( !\Shifter|stage~156_combout\ & ( \Shifter|Equal2~0_combout\ & ( 
-- (!\Shifter|Equal11~0_combout\ & \Shifter|stage[2][42]~122_combout\) ) ) ) # ( \Shifter|stage~156_combout\ & ( !\Shifter|Equal2~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((\Shifter|stage[2][21]~95_combout\))) # (\Shifter|Equal11~0_combout\ & 
-- (\Shifter|stage~155_combout\)) ) ) ) # ( !\Shifter|stage~156_combout\ & ( !\Shifter|Equal2~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((\Shifter|stage[2][21]~95_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage~155_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_stage~155_combout\,
	datac => \Shifter|ALT_INV_stage[2][21]~95_combout\,
	datad => \Shifter|ALT_INV_stage[2][42]~122_combout\,
	datae => \Shifter|ALT_INV_stage~156_combout\,
	dataf => \Shifter|ALT_INV_Equal2~0_combout\,
	combout => \Y_internal~66_combout\);

-- Location: LABCELL_X43_Y38_N18
\Y_internal~67\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~67_combout\ = ( \B[21]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\LogicFN[1]~input_o\) # (\B[9]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\A[21]~input_o\ $ (((\LogicFN[1]~input_o\))))) ) ) # ( !\B[21]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- ((!\LogicFN[1]~input_o\ & ((\B[9]~input_o\))) # (\LogicFN[1]~input_o\ & (\A[21]~input_o\)))) # (\LogicFN[0]~input_o\ & (\A[21]~input_o\ & ((!\LogicFN[1]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110101000100000111010100010000101110110111010010111011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[21]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_B[9]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_B[21]~input_o\,
	combout => \Y_internal~67_combout\);

-- Location: MLABCELL_X44_Y34_N8
\Y_internal~68\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~68_combout\ = ( \Y_internal~38_combout\ & ( \Y_internal~67_combout\ & ( (\Y_internal~66_combout\) # (\Y_internal~39_combout\) ) ) ) # ( !\Y_internal~38_combout\ & ( \Y_internal~67_combout\ & ( (\Y_internal~39_combout\ & \Adder|S\(21)) ) ) ) # 
-- ( \Y_internal~38_combout\ & ( !\Y_internal~67_combout\ & ( (!\Y_internal~39_combout\ & \Y_internal~66_combout\) ) ) ) # ( !\Y_internal~38_combout\ & ( !\Y_internal~67_combout\ & ( (\Y_internal~39_combout\ & \Adder|S\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000001010101000010001000100010101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~39_combout\,
	datab => \Adder|ALT_INV_S\(21),
	datad => \ALT_INV_Y_internal~66_combout\,
	datae => \ALT_INV_Y_internal~38_combout\,
	dataf => \ALT_INV_Y_internal~67_combout\,
	combout => \Y_internal~68_combout\);

-- Location: MLABCELL_X42_Y38_N8
\Y_internal~70\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~70_combout\ = ( \LogicFN[0]~input_o\ & ( (!\B[22]~input_o\ & (\A[22]~input_o\ & !\LogicFN[1]~input_o\)) # (\B[22]~input_o\ & (!\A[22]~input_o\ $ (\LogicFN[1]~input_o\))) ) ) # ( !\LogicFN[0]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- (((\B[10]~input_o\)))) # (\LogicFN[1]~input_o\ & (((\A[22]~input_o\)) # (\B[22]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011111110111000001111111011101100001011000010110000101100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[22]~input_o\,
	datab => \ALT_INV_A[22]~input_o\,
	datac => \ALT_INV_LogicFN[1]~input_o\,
	datad => \ALT_INV_B[10]~input_o\,
	dataf => \ALT_INV_LogicFN[0]~input_o\,
	combout => \Y_internal~70_combout\);

-- Location: LABCELL_X40_Y32_N2
\Shifter|stage~158\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~158_combout\ = ( \Shifter|stage[2][57]~106_combout\ & ( (\Shifter|sign_bit~0_combout\) # (\Shifter|Equal10~0_combout\) ) ) # ( !\Shifter|stage[2][57]~106_combout\ & ( (!\Shifter|Equal10~0_combout\ & \Shifter|sign_bit~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datad => \Shifter|ALT_INV_sign_bit~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][57]~106_combout\,
	combout => \Shifter|stage~158_combout\);

-- Location: LABCELL_X40_Y32_N14
\Shifter|stage~157\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~157_combout\ = ( \Shifter|Equal9~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][54]~103_combout\)) # (\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][38]~102_combout\))) ) ) # ( !\Shifter|Equal9~0_combout\ & ( 
-- (!\Shifter|Equal10~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][38]~102_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][54]~103_combout\,
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][38]~102_combout\,
	datad => \Shifter|ALT_INV_sign_bit~0_combout\,
	dataf => \Shifter|ALT_INV_Equal9~0_combout\,
	combout => \Shifter|stage~157_combout\);

-- Location: LABCELL_X40_Y32_N38
\Y_internal~69\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~69_combout\ = ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage~157_combout\ & ( (!\Shifter|Equal2~0_combout\) # (\Shifter|stage~158_combout\) ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage~157_combout\ & ( 
-- (!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][22]~101_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][41]~118_combout\))) ) ) ) # ( \Shifter|Equal11~0_combout\ & ( !\Shifter|stage~157_combout\ & ( (\Shifter|stage~158_combout\ & 
-- \Shifter|Equal2~0_combout\) ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( !\Shifter|stage~157_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][22]~101_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][41]~118_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000111101010101001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][22]~101_combout\,
	datab => \Shifter|ALT_INV_stage[2][41]~118_combout\,
	datac => \Shifter|ALT_INV_stage~158_combout\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	datae => \Shifter|ALT_INV_Equal11~0_combout\,
	dataf => \Shifter|ALT_INV_stage~157_combout\,
	combout => \Y_internal~69_combout\);

-- Location: LABCELL_X43_Y38_N32
\Adder|P_array[2][21]~30\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][21]~30_combout\ = (\Adder|G_array~11_combout\ & \Adder|G_array~10_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_G_array~11_combout\,
	datad => \Adder|ALT_INV_G_array~10_combout\,
	combout => \Adder|P_array[2][21]~30_combout\);

-- Location: MLABCELL_X44_Y38_N28
\Adder|G_array~53\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~53_combout\ = ( \Adder|P_array[2][21]~30_combout\ & ( \Adder|P_array[2][17]~27_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_P_array[2][17]~27_combout\,
	dataf => \Adder|ALT_INV_P_array[2][21]~30_combout\,
	combout => \Adder|G_array~53_combout\);

-- Location: MLABCELL_X44_Y37_N10
\Adder|carry[38]~27\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[38]~27_combout\ = (\Adder|G_array~46_combout\ & (\Adder|G_array~53_combout\ & ((!\Adder|G_array[6][5]~combout\) # (\Adder|carry~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000001000001010000000100000101000000010000010100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~46_combout\,
	datab => \Adder|ALT_INV_carry~8_combout\,
	datac => \Adder|ALT_INV_G_array~53_combout\,
	datad => \Adder|ALT_INV_G_array[6][5]~combout\,
	combout => \Adder|carry[38]~27_combout\);

-- Location: LABCELL_X43_Y38_N2
\Adder|G_array[3][21]~55\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][21]~55_combout\ = ( \Adder|P_array[2][21]~30_combout\ & ( (!\Adder|G_array[1][21]~145_combout\ & (!\Adder|G_array[1][17]~146_combout\ & ((!\Adder|G_array~12_combout\) # (!\Adder|G_array[1][15]~144_combout\)))) ) ) # ( 
-- !\Adder|P_array[2][21]~30_combout\ & ( !\Adder|G_array[1][21]~145_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001000000000001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~12_combout\,
	datab => \Adder|ALT_INV_G_array[1][21]~145_combout\,
	datac => \Adder|ALT_INV_G_array[1][15]~144_combout\,
	datad => \Adder|ALT_INV_G_array[1][17]~146_combout\,
	dataf => \Adder|ALT_INV_P_array[2][21]~30_combout\,
	combout => \Adder|G_array[3][21]~55_combout\);

-- Location: LABCELL_X43_Y38_N38
\Adder|G_array[3][21]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][21]~combout\ = ( \Adder|G_array[3][21]~55_combout\ & ( (!\Adder|G_array[1][19]~147_combout\) # (!\Adder|G_array~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101110111011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][19]~147_combout\,
	datab => \Adder|ALT_INV_G_array~10_combout\,
	dataf => \Adder|ALT_INV_G_array[3][21]~55_combout\,
	combout => \Adder|G_array[3][21]~combout\);

-- Location: MLABCELL_X44_Y37_N14
\Adder|G_array~54\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~54_combout\ = ( !\Adder|G_array[3][13]~combout\ & ( \Adder|G_array~53_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_G_array~53_combout\,
	dataf => \Adder|ALT_INV_G_array[3][13]~combout\,
	combout => \Adder|G_array~54_combout\);

-- Location: MLABCELL_X44_Y37_N38
\Adder|carry[22]~28\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[22]~28_combout\ = ( !\Adder|G_array~54_combout\ & ( (!\Adder|carry[38]~27_combout\ & \Adder|G_array[3][21]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_carry[38]~27_combout\,
	datad => \Adder|ALT_INV_G_array[3][21]~combout\,
	dataf => \Adder|ALT_INV_G_array~54_combout\,
	combout => \Adder|carry[22]~28_combout\);

-- Location: MLABCELL_X42_Y38_N10
\Adder|S[22]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(22) = ( \AddnSub~input_o\ & ( !\B[22]~input_o\ $ (!\A[22]~input_o\ $ (\Adder|carry[22]~28_combout\)) ) ) # ( !\AddnSub~input_o\ & ( !\B[22]~input_o\ $ (!\A[22]~input_o\ $ (!\Adder|carry[22]~28_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100101100110100110010110011001100110100110010110011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[22]~input_o\,
	datab => \ALT_INV_A[22]~input_o\,
	datad => \Adder|ALT_INV_carry[22]~28_combout\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|S\(22));

-- Location: LABCELL_X40_Y36_N16
\Y_internal~71\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~71_combout\ = ( \Adder|S\(22) & ( (!\Y_internal~38_combout\ & (((\Y_internal~39_combout\)))) # (\Y_internal~38_combout\ & ((!\Y_internal~39_combout\ & ((\Y_internal~69_combout\))) # (\Y_internal~39_combout\ & (\Y_internal~70_combout\)))) ) ) # 
-- ( !\Adder|S\(22) & ( (\Y_internal~38_combout\ & ((!\Y_internal~39_combout\ & ((\Y_internal~69_combout\))) # (\Y_internal~39_combout\ & (\Y_internal~70_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000110001000100000011110111010000001111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~70_combout\,
	datab => \ALT_INV_Y_internal~38_combout\,
	datac => \ALT_INV_Y_internal~69_combout\,
	datad => \ALT_INV_Y_internal~39_combout\,
	dataf => \Adder|ALT_INV_S\(22),
	combout => \Y_internal~71_combout\);

-- Location: MLABCELL_X37_Y34_N12
\Shifter|stage~160\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~160_combout\ = ( \Shifter|stage[2][56]~112_combout\ & ( (\Shifter|Equal10~0_combout\) # (\Shifter|sign_bit~0_combout\) ) ) # ( !\Shifter|stage[2][56]~112_combout\ & ( (\Shifter|sign_bit~0_combout\ & !\Shifter|Equal10~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Shifter|ALT_INV_sign_bit~0_combout\,
	datad => \Shifter|ALT_INV_Equal10~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][56]~112_combout\,
	combout => \Shifter|stage~160_combout\);

-- Location: MLABCELL_X39_Y34_N38
\Shifter|stage~159\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~159_combout\ = ( \Shifter|Equal9~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][55]~109_combout\)) # (\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][39]~108_combout\))) ) ) # ( !\Shifter|Equal9~0_combout\ & ( 
-- (!\Shifter|Equal10~0_combout\ & (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][39]~108_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal10~0_combout\,
	datab => \Shifter|ALT_INV_sign_bit~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][55]~109_combout\,
	datad => \Shifter|ALT_INV_stage[2][39]~108_combout\,
	dataf => \Shifter|ALT_INV_Equal9~0_combout\,
	combout => \Shifter|stage~159_combout\);

-- Location: MLABCELL_X39_Y34_N0
\Y_internal~72\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~72_combout\ = ( \Shifter|stage[2][40]~114_combout\ & ( \Shifter|stage~159_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((\Shifter|Equal11~0_combout\)) # (\Shifter|stage[2][23]~107_combout\))) # (\Shifter|Equal2~0_combout\ & 
-- (((!\Shifter|Equal11~0_combout\) # (\Shifter|stage~160_combout\)))) ) ) ) # ( !\Shifter|stage[2][40]~114_combout\ & ( \Shifter|stage~159_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((\Shifter|Equal11~0_combout\)) # (\Shifter|stage[2][23]~107_combout\))) 
-- # (\Shifter|Equal2~0_combout\ & (((\Shifter|Equal11~0_combout\ & \Shifter|stage~160_combout\)))) ) ) ) # ( \Shifter|stage[2][40]~114_combout\ & ( !\Shifter|stage~159_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][23]~107_combout\ & 
-- (!\Shifter|Equal11~0_combout\))) # (\Shifter|Equal2~0_combout\ & (((!\Shifter|Equal11~0_combout\) # (\Shifter|stage~160_combout\)))) ) ) ) # ( !\Shifter|stage[2][40]~114_combout\ & ( !\Shifter|stage~159_combout\ & ( (!\Shifter|Equal2~0_combout\ & 
-- (\Shifter|stage[2][23]~107_combout\ & (!\Shifter|Equal11~0_combout\))) # (\Shifter|Equal2~0_combout\ & (((\Shifter|Equal11~0_combout\ & \Shifter|stage~160_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][23]~107_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_Equal11~0_combout\,
	datad => \Shifter|ALT_INV_stage~160_combout\,
	datae => \Shifter|ALT_INV_stage[2][40]~114_combout\,
	dataf => \Shifter|ALT_INV_stage~159_combout\,
	combout => \Y_internal~72_combout\);

-- Location: MLABCELL_X39_Y37_N10
\Y_internal~73\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~73_combout\ = ( \B[11]~input_o\ & ( (!\LogicFN[0]~input_o\ & ((!\LogicFN[1]~input_o\) # ((\A[23]~input_o\) # (\B[23]~input_o\)))) # (\LogicFN[0]~input_o\ & ((!\LogicFN[1]~input_o\ & (!\B[23]~input_o\ $ (!\A[23]~input_o\))) # 
-- (\LogicFN[1]~input_o\ & (\B[23]~input_o\ & \A[23]~input_o\)))) ) ) # ( !\B[11]~input_o\ & ( (!\B[23]~input_o\ & (\A[23]~input_o\ & (!\LogicFN[0]~input_o\ $ (!\LogicFN[1]~input_o\)))) # (\B[23]~input_o\ & (!\LogicFN[1]~input_o\ $ (((!\LogicFN[0]~input_o\) 
-- # (\A[23]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011001100011000001100110001110001110111010111000111011101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_B[23]~input_o\,
	datad => \ALT_INV_A[23]~input_o\,
	dataf => \ALT_INV_B[11]~input_o\,
	combout => \Y_internal~73_combout\);

-- Location: MLABCELL_X42_Y38_N14
\Adder|P_array[2][22]~31\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][22]~31_combout\ = ( \B[22]~input_o\ & ( \AddnSub~input_o\ & ( (\Adder|p\(19) & (\A[22]~input_o\ & \Adder|G_array~10_combout\)) ) ) ) # ( !\B[22]~input_o\ & ( \AddnSub~input_o\ & ( (\Adder|p\(19) & (!\A[22]~input_o\ & 
-- \Adder|G_array~10_combout\)) ) ) ) # ( \B[22]~input_o\ & ( !\AddnSub~input_o\ & ( (\Adder|p\(19) & (!\A[22]~input_o\ & \Adder|G_array~10_combout\)) ) ) ) # ( !\B[22]~input_o\ & ( !\AddnSub~input_o\ & ( (\Adder|p\(19) & (\A[22]~input_o\ & 
-- \Adder|G_array~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000011000000000000001100000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_p\(19),
	datac => \ALT_INV_A[22]~input_o\,
	datad => \Adder|ALT_INV_G_array~10_combout\,
	datae => \ALT_INV_B[22]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|P_array[2][22]~31_combout\);

-- Location: MLABCELL_X42_Y38_N36
\Adder|G_array[1][22]~117\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][22]~117_combout\ = ( \B[21]~input_o\ & ( (!\A[21]~input_o\ & (\A[22]~input_o\ & (!\AddnSub~input_o\ $ (!\B[22]~input_o\)))) # (\A[21]~input_o\ & ((!\B[22]~input_o\ & ((\A[22]~input_o\))) # (\B[22]~input_o\ & (!\AddnSub~input_o\)))) ) ) # 
-- ( !\B[21]~input_o\ & ( (!\A[21]~input_o\ & (\A[22]~input_o\ & (!\AddnSub~input_o\ $ (!\B[22]~input_o\)))) # (\A[21]~input_o\ & ((!\B[22]~input_o\ & (\AddnSub~input_o\)) # (\B[22]~input_o\ & ((\A[22]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100100011000101010010001100010011001010100001001100101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[22]~input_o\,
	datac => \ALT_INV_A[21]~input_o\,
	datad => \ALT_INV_B[22]~input_o\,
	dataf => \ALT_INV_B[21]~input_o\,
	combout => \Adder|G_array[1][22]~117_combout\);

-- Location: MLABCELL_X42_Y38_N38
\Adder|G_array~57\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~57_combout\ = ( \Adder|p\(21) & ( (\Adder|G_array[1][20]~118_combout\ & (!\AddnSub~input_o\ $ (!\A[22]~input_o\ $ (\B[22]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000011010010000000001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[22]~input_o\,
	datac => \ALT_INV_B[22]~input_o\,
	datad => \Adder|ALT_INV_G_array[1][20]~118_combout\,
	dataf => \Adder|ALT_INV_p\(21),
	combout => \Adder|G_array~57_combout\);

-- Location: MLABCELL_X42_Y36_N16
\Adder|G_array[3][22]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][22]~combout\ = ( \Adder|G_array[1][18]~119_combout\ & ( (!\Adder|P_array[2][22]~31_combout\ & (!\Adder|G_array[1][22]~117_combout\ & !\Adder|G_array~57_combout\)) ) ) # ( !\Adder|G_array[1][18]~119_combout\ & ( 
-- (!\Adder|G_array[1][22]~117_combout\ & (!\Adder|G_array~57_combout\ & ((!\Adder|G_array~51_combout\) # (!\Adder|P_array[2][22]~31_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000000000111000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~51_combout\,
	datab => \Adder|ALT_INV_P_array[2][22]~31_combout\,
	datac => \Adder|ALT_INV_G_array[1][22]~117_combout\,
	datad => \Adder|ALT_INV_G_array~57_combout\,
	dataf => \Adder|ALT_INV_G_array[1][18]~119_combout\,
	combout => \Adder|G_array[3][22]~combout\);

-- Location: MLABCELL_X42_Y36_N18
\Adder|G_array~56\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~56_combout\ = (\Adder|P_array[2][22]~31_combout\ & \Adder|P_array[2][18]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_P_array[2][22]~31_combout\,
	datac => \Adder|ALT_INV_P_array[2][18]~28_combout\,
	combout => \Adder|G_array~56_combout\);

-- Location: MLABCELL_X44_Y36_N12
\Adder|carry[23]~30\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[23]~30_combout\ = ( \Adder|G_array~56_combout\ & ( (\Adder|G_array[3][22]~combout\ & \Adder|G_array[3][14]~combout\) ) ) # ( !\Adder|G_array~56_combout\ & ( \Adder|G_array[3][22]~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_G_array[3][22]~combout\,
	datac => \Adder|ALT_INV_G_array[3][14]~combout\,
	dataf => \Adder|ALT_INV_G_array~56_combout\,
	combout => \Adder|carry[23]~30_combout\);

-- Location: MLABCELL_X44_Y36_N30
\Adder|carry[39]~29\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[39]~29_combout\ = ( \Adder|carry~9_combout\ & ( (\Adder|carry~20_combout\ & \Adder|G_array~56_combout\) ) ) # ( !\Adder|carry~9_combout\ & ( (\Adder|carry~20_combout\ & (\Adder|G_array[6][6]~combout\ & \Adder|G_array~56_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry~20_combout\,
	datab => \Adder|ALT_INV_G_array[6][6]~combout\,
	datac => \Adder|ALT_INV_G_array~56_combout\,
	dataf => \Adder|ALT_INV_carry~9_combout\,
	combout => \Adder|carry[39]~29_combout\);

-- Location: LABCELL_X43_Y35_N26
\Adder|carry[23]~31\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[23]~31_combout\ = ( !\Adder|carry[39]~29_combout\ & ( \Adder|carry[23]~30_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_carry[23]~30_combout\,
	dataf => \Adder|ALT_INV_carry[39]~29_combout\,
	combout => \Adder|carry[23]~31_combout\);

-- Location: LABCELL_X40_Y35_N32
\Adder|p[23]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(23) = ( \AddnSub~input_o\ & ( !\B[23]~input_o\ $ (\A[23]~input_o\) ) ) # ( !\AddnSub~input_o\ & ( !\B[23]~input_o\ $ (!\A[23]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[23]~input_o\,
	datac => \ALT_INV_A[23]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|p\(23));

-- Location: MLABCELL_X42_Y38_N22
\Y_internal~74\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~74_combout\ = ( \Adder|carry[23]~31_combout\ & ( \Adder|p\(23) & ( (!\Y_internal~39_combout\ & (\Y_internal~72_combout\ & ((\Y_internal~38_combout\)))) # (\Y_internal~39_combout\ & (((!\Y_internal~38_combout\) # (\Y_internal~73_combout\)))) ) 
-- ) ) # ( !\Adder|carry[23]~31_combout\ & ( \Adder|p\(23) & ( (\Y_internal~38_combout\ & ((!\Y_internal~39_combout\ & (\Y_internal~72_combout\)) # (\Y_internal~39_combout\ & ((\Y_internal~73_combout\))))) ) ) ) # ( \Adder|carry[23]~31_combout\ & ( 
-- !\Adder|p\(23) & ( (\Y_internal~38_combout\ & ((!\Y_internal~39_combout\ & (\Y_internal~72_combout\)) # (\Y_internal~39_combout\ & ((\Y_internal~73_combout\))))) ) ) ) # ( !\Adder|carry[23]~31_combout\ & ( !\Adder|p\(23) & ( (!\Y_internal~39_combout\ & 
-- (\Y_internal~72_combout\ & ((\Y_internal~38_combout\)))) # (\Y_internal~39_combout\ & (((!\Y_internal~38_combout\) # (\Y_internal~73_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010011000000000101001100000000010100110000111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~72_combout\,
	datab => \ALT_INV_Y_internal~73_combout\,
	datac => \ALT_INV_Y_internal~39_combout\,
	datad => \ALT_INV_Y_internal~38_combout\,
	datae => \Adder|ALT_INV_carry[23]~31_combout\,
	dataf => \Adder|ALT_INV_p\(23),
	combout => \Y_internal~74_combout\);

-- Location: MLABCELL_X39_Y38_N14
\Adder|carry[24]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry\(24) = ( \Adder|carry~5_combout\ & ( \Adder|G_array[3][15]~combout\ & ( (\Adder|G_array[3][23]~combout\ & ((!\Adder|P_array[4][31]~10_combout\) # (!\Adder|carry~2_combout\))) ) ) ) # ( !\Adder|carry~5_combout\ & ( 
-- \Adder|G_array[3][15]~combout\ & ( (\Adder|G_array[3][23]~combout\ & ((!\Adder|P_array[4][31]~10_combout\) # ((!\Adder|carry~2_combout\) # (\Adder|G_array[6][7]~combout\)))) ) ) ) # ( \Adder|carry~5_combout\ & ( !\Adder|G_array[3][15]~combout\ & ( 
-- (!\Adder|P_array[4][31]~10_combout\ & \Adder|G_array[3][23]~combout\) ) ) ) # ( !\Adder|carry~5_combout\ & ( !\Adder|G_array[3][15]~combout\ & ( (!\Adder|P_array[4][31]~10_combout\ & \Adder|G_array[3][23]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000110011001000110011001100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[4][31]~10_combout\,
	datab => \Adder|ALT_INV_G_array[3][23]~combout\,
	datac => \Adder|ALT_INV_G_array[6][7]~combout\,
	datad => \Adder|ALT_INV_carry~2_combout\,
	datae => \Adder|ALT_INV_carry~5_combout\,
	dataf => \Adder|ALT_INV_G_array[3][15]~combout\,
	combout => \Adder|carry\(24));

-- Location: MLABCELL_X42_Y38_N24
\Adder|p[24]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(24) = ( \AddnSub~input_o\ & ( !\A[24]~input_o\ $ (\B[24]~input_o\) ) ) # ( !\AddnSub~input_o\ & ( !\A[24]~input_o\ $ (!\B[24]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[24]~input_o\,
	datab => \ALT_INV_B[24]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|p\(24));

-- Location: MLABCELL_X39_Y34_N26
\Shifter|stage~161\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~161_combout\ = ( \Shifter|Equal9~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][56]~112_combout\))) # (\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][40]~114_combout\)) ) ) # ( !\Shifter|Equal9~0_combout\ & ( 
-- (!\Shifter|Equal10~0_combout\ & (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][40]~114_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal10~0_combout\,
	datab => \Shifter|ALT_INV_sign_bit~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][40]~114_combout\,
	datad => \Shifter|ALT_INV_stage[2][56]~112_combout\,
	dataf => \Shifter|ALT_INV_Equal9~0_combout\,
	combout => \Shifter|stage~161_combout\);

-- Location: MLABCELL_X39_Y34_N24
\Shifter|stage~162\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~162_combout\ = ( \Shifter|stage[2][55]~109_combout\ & ( (\Shifter|Equal10~0_combout\) # (\Shifter|sign_bit~0_combout\) ) ) # ( !\Shifter|stage[2][55]~109_combout\ & ( (\Shifter|sign_bit~0_combout\ & !\Shifter|Equal10~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_sign_bit~0_combout\,
	datac => \Shifter|ALT_INV_Equal10~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][55]~109_combout\,
	combout => \Shifter|stage~162_combout\);

-- Location: MLABCELL_X39_Y34_N8
\Y_internal~75\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~75_combout\ = ( \Shifter|stage[2][24]~113_combout\ & ( \Shifter|stage~162_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((!\Shifter|Equal11~0_combout\) # (\Shifter|stage~161_combout\)))) # (\Shifter|Equal2~0_combout\ & 
-- (((\Shifter|Equal11~0_combout\)) # (\Shifter|stage[2][39]~108_combout\))) ) ) ) # ( !\Shifter|stage[2][24]~113_combout\ & ( \Shifter|stage~162_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((\Shifter|Equal11~0_combout\ & \Shifter|stage~161_combout\)))) # 
-- (\Shifter|Equal2~0_combout\ & (((\Shifter|Equal11~0_combout\)) # (\Shifter|stage[2][39]~108_combout\))) ) ) ) # ( \Shifter|stage[2][24]~113_combout\ & ( !\Shifter|stage~162_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((!\Shifter|Equal11~0_combout\) # 
-- (\Shifter|stage~161_combout\)))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][39]~108_combout\ & (!\Shifter|Equal11~0_combout\))) ) ) ) # ( !\Shifter|stage[2][24]~113_combout\ & ( !\Shifter|stage~162_combout\ & ( (!\Shifter|Equal2~0_combout\ & 
-- (((\Shifter|Equal11~0_combout\ & \Shifter|stage~161_combout\)))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][39]~108_combout\ & (!\Shifter|Equal11~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][39]~108_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_Equal11~0_combout\,
	datad => \Shifter|ALT_INV_stage~161_combout\,
	datae => \Shifter|ALT_INV_stage[2][24]~113_combout\,
	dataf => \Shifter|ALT_INV_stage~162_combout\,
	combout => \Y_internal~75_combout\);

-- Location: MLABCELL_X42_Y38_N26
\Y_internal~76\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~76_combout\ = ( \LogicFN[1]~input_o\ & ( (!\A[24]~input_o\ & (\B[24]~input_o\ & !\LogicFN[0]~input_o\)) # (\A[24]~input_o\ & ((!\LogicFN[0]~input_o\) # (\B[24]~input_o\))) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- (((\B[12]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\A[24]~input_o\ $ ((!\B[24]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011011110110000001101111011001110001011100010111000101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[24]~input_o\,
	datab => \ALT_INV_B[24]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_B[12]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~76_combout\);

-- Location: MLABCELL_X42_Y38_N30
\Y_internal~77\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~77_combout\ = ( \Y_internal~76_combout\ & ( \Y_internal~39_combout\ & ( (!\Adder|carry\(24) $ (\Adder|p\(24))) # (\Y_internal~38_combout\) ) ) ) # ( !\Y_internal~76_combout\ & ( \Y_internal~39_combout\ & ( (!\Y_internal~38_combout\ & 
-- (!\Adder|carry\(24) $ (\Adder|p\(24)))) ) ) ) # ( \Y_internal~76_combout\ & ( !\Y_internal~39_combout\ & ( (\Y_internal~75_combout\ & \Y_internal~38_combout\) ) ) ) # ( !\Y_internal~76_combout\ & ( !\Y_internal~39_combout\ & ( (\Y_internal~75_combout\ & 
-- \Y_internal~38_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111110011001000000001001100111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry\(24),
	datab => \Adder|ALT_INV_p\(24),
	datac => \ALT_INV_Y_internal~75_combout\,
	datad => \ALT_INV_Y_internal~38_combout\,
	datae => \ALT_INV_Y_internal~76_combout\,
	dataf => \ALT_INV_Y_internal~39_combout\,
	combout => \Y_internal~77_combout\);

-- Location: LABCELL_X43_Y33_N18
\Y_internal~79\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~79_combout\ = ( \LogicFN[1]~input_o\ & ( (!\A[25]~input_o\ & (\B[25]~input_o\ & !\LogicFN[0]~input_o\)) # (\A[25]~input_o\ & ((!\LogicFN[0]~input_o\) # (\B[25]~input_o\))) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- (((\B[13]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\A[25]~input_o\ $ (((!\B[25]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101011010001100110101101001011111000001010101111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[25]~input_o\,
	datab => \ALT_INV_B[13]~input_o\,
	datac => \ALT_INV_B[25]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~79_combout\);

-- Location: LABCELL_X45_Y38_N18
\Adder|p[25]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(25) = ( \AddnSub~input_o\ & ( !\B[25]~input_o\ $ (\A[25]~input_o\) ) ) # ( !\AddnSub~input_o\ & ( !\B[25]~input_o\ $ (!\A[25]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101010101010010101011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[25]~input_o\,
	datad => \ALT_INV_A[25]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|p\(25));

-- Location: MLABCELL_X42_Y38_N34
\Adder|G_array~59\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~59_combout\ = (\Adder|p\(23) & (\Adder|p\(24) & \Adder|G_array[1][22]~117_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_p\(23),
	datab => \Adder|ALT_INV_p\(24),
	datac => \Adder|ALT_INV_G_array[1][22]~117_combout\,
	combout => \Adder|G_array~59_combout\);

-- Location: MLABCELL_X42_Y38_N16
\Adder|G_array[1][24]~116\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][24]~116_combout\ = ( \AddnSub~input_o\ & ( (!\A[24]~input_o\ & (\A[23]~input_o\ & (!\B[23]~input_o\ & !\B[24]~input_o\))) # (\A[24]~input_o\ & ((!\B[24]~input_o\) # ((\A[23]~input_o\ & !\B[23]~input_o\)))) ) ) # ( !\AddnSub~input_o\ & ( 
-- (!\A[24]~input_o\ & (\A[23]~input_o\ & (\B[23]~input_o\ & \B[24]~input_o\))) # (\A[24]~input_o\ & (((\A[23]~input_o\ & \B[23]~input_o\)) # (\B[24]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100011111000000010001111101001111000001000100111100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[23]~input_o\,
	datab => \ALT_INV_B[23]~input_o\,
	datac => \ALT_INV_A[24]~input_o\,
	datad => \ALT_INV_B[24]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|G_array[1][24]~116_combout\);

-- Location: LABCELL_X40_Y31_N6
\Adder|P_array[2][24]~32\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][24]~32_combout\ = ( \Adder|p\(21) & ( (\Adder|G_array~9_combout\ & \Adder|p\(24)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~9_combout\,
	datad => \Adder|ALT_INV_p\(24),
	dataf => \Adder|ALT_INV_p\(21),
	combout => \Adder|P_array[2][24]~32_combout\);

-- Location: MLABCELL_X42_Y37_N36
\Adder|G_array[3][24]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][24]~combout\ = ( \Adder|G_array~52_combout\ & ( (!\Adder|G_array~59_combout\ & (!\Adder|G_array[1][24]~116_combout\ & !\Adder|P_array[2][24]~32_combout\)) ) ) # ( !\Adder|G_array~52_combout\ & ( (!\Adder|G_array~59_combout\ & 
-- (!\Adder|G_array[1][24]~116_combout\ & ((!\Adder|P_array[2][24]~32_combout\) # (!\Adder|G_array[1][20]~118_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010000000100010001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~59_combout\,
	datab => \Adder|ALT_INV_G_array[1][24]~116_combout\,
	datac => \Adder|ALT_INV_P_array[2][24]~32_combout\,
	datad => \Adder|ALT_INV_G_array[1][20]~118_combout\,
	dataf => \Adder|ALT_INV_G_array~52_combout\,
	combout => \Adder|G_array[3][24]~combout\);

-- Location: LABCELL_X45_Y34_N0
\Adder|G_array~58\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~58_combout\ = ( \Adder|P_array[2][20]~29_combout\ & ( \Adder|P_array[2][24]~32_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_P_array[2][24]~32_combout\,
	dataf => \Adder|ALT_INV_P_array[2][20]~29_combout\,
	combout => \Adder|G_array~58_combout\);

-- Location: LABCELL_X45_Y34_N4
\Adder|carry[25]~32\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[25]~32_combout\ = ( \Adder|G_array~58_combout\ & ( (!\Adder|carry[17]~21_combout\ & (\Adder|G_array[3][16]~combout\ & \Adder|G_array[3][24]~combout\)) ) ) # ( !\Adder|G_array~58_combout\ & ( \Adder|G_array[3][24]~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_carry[17]~21_combout\,
	datac => \Adder|ALT_INV_G_array[3][16]~combout\,
	datad => \Adder|ALT_INV_G_array[3][24]~combout\,
	dataf => \Adder|ALT_INV_G_array~58_combout\,
	combout => \Adder|carry[25]~32_combout\);

-- Location: LABCELL_X40_Y36_N18
\Adder|S[25]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(25) = ( \Adder|carry[25]~32_combout\ & ( \Adder|p\(25) ) ) # ( !\Adder|carry[25]~32_combout\ & ( !\Adder|p\(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Adder|ALT_INV_p\(25),
	dataf => \Adder|ALT_INV_carry[25]~32_combout\,
	combout => \Adder|S\(25));

-- Location: LABCELL_X40_Y32_N12
\Shifter|stage~164\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~164_combout\ = (!\Shifter|Equal10~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][54]~103_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][54]~103_combout\,
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Shifter|stage~164_combout\);

-- Location: LABCELL_X40_Y32_N10
\Shifter|stage~163\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~163_combout\ = ( \Shifter|Equal9~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][57]~106_combout\)) # (\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][41]~118_combout\))) ) ) # ( !\Shifter|Equal9~0_combout\ & ( 
-- (!\Shifter|Equal10~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][41]~118_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][57]~106_combout\,
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][41]~118_combout\,
	datad => \Shifter|ALT_INV_sign_bit~0_combout\,
	dataf => \Shifter|ALT_INV_Equal9~0_combout\,
	combout => \Shifter|stage~163_combout\);

-- Location: LABCELL_X40_Y32_N20
\Y_internal~78\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~78_combout\ = ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage~163_combout\ & ( (!\Shifter|Equal2~0_combout\) # (\Shifter|stage~164_combout\) ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage~163_combout\ & ( 
-- (!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][25]~117_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][38]~102_combout\))) ) ) ) # ( \Shifter|Equal11~0_combout\ & ( !\Shifter|stage~163_combout\ & ( (\Shifter|stage~164_combout\ & 
-- \Shifter|Equal2~0_combout\) ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( !\Shifter|stage~163_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][25]~117_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][38]~102_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage~164_combout\,
	datab => \Shifter|ALT_INV_stage[2][25]~117_combout\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][38]~102_combout\,
	datae => \Shifter|ALT_INV_Equal11~0_combout\,
	dataf => \Shifter|ALT_INV_stage~163_combout\,
	combout => \Y_internal~78_combout\);

-- Location: LABCELL_X43_Y33_N14
\Y_internal~80\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~80_combout\ = ( \Y_internal~78_combout\ & ( (!\Y_internal~39_combout\ & (((\Y_internal~38_combout\)))) # (\Y_internal~39_combout\ & ((!\Y_internal~38_combout\ & ((\Adder|S\(25)))) # (\Y_internal~38_combout\ & (\Y_internal~79_combout\)))) ) ) # 
-- ( !\Y_internal~78_combout\ & ( (\Y_internal~39_combout\ & ((!\Y_internal~38_combout\ & ((\Adder|S\(25)))) # (\Y_internal~38_combout\ & (\Y_internal~79_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000000010011000100001101001111010000110100111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~79_combout\,
	datab => \ALT_INV_Y_internal~39_combout\,
	datac => \ALT_INV_Y_internal~38_combout\,
	datad => \Adder|ALT_INV_S\(25),
	dataf => \ALT_INV_Y_internal~78_combout\,
	combout => \Y_internal~80_combout\);

-- Location: LABCELL_X35_Y34_N10
\Shifter|stage~165\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~165_combout\ = ( \Shifter|stage[2][42]~122_combout\ & ( ((!\Shifter|Equal9~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal9~0_combout\ & (\Shifter|stage[2][58]~100_combout\))) # (\Shifter|Equal10~0_combout\) ) ) # ( 
-- !\Shifter|stage[2][42]~122_combout\ & ( (!\Shifter|Equal10~0_combout\ & ((!\Shifter|Equal9~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal9~0_combout\ & (\Shifter|stage[2][58]~100_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000100001011000000011111101111110001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal9~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][58]~100_combout\,
	datac => \Shifter|ALT_INV_Equal10~0_combout\,
	datad => \Shifter|ALT_INV_sign_bit~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][42]~122_combout\,
	combout => \Shifter|stage~165_combout\);

-- Location: LABCELL_X35_Y34_N18
\Shifter|stage~166\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~166_combout\ = ( \Shifter|Equal10~0_combout\ & ( \Shifter|stage[2][53]~97_combout\ ) ) # ( !\Shifter|Equal10~0_combout\ & ( \Shifter|sign_bit~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_sign_bit~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][53]~97_combout\,
	dataf => \Shifter|ALT_INV_Equal10~0_combout\,
	combout => \Shifter|stage~166_combout\);

-- Location: LABCELL_X35_Y34_N4
\Y_internal~81\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~81_combout\ = ( \Shifter|stage~166_combout\ & ( \Shifter|Equal11~0_combout\ & ( (\Shifter|Equal2~0_combout\) # (\Shifter|stage~165_combout\) ) ) ) # ( !\Shifter|stage~166_combout\ & ( \Shifter|Equal11~0_combout\ & ( 
-- (\Shifter|stage~165_combout\ & !\Shifter|Equal2~0_combout\) ) ) ) # ( \Shifter|stage~166_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][26]~121_combout\))) # (\Shifter|Equal2~0_combout\ & 
-- (\Shifter|stage[2][37]~96_combout\)) ) ) ) # ( !\Shifter|stage~166_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][26]~121_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][37]~96_combout\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][37]~96_combout\,
	datab => \Shifter|ALT_INV_stage~165_combout\,
	datac => \Shifter|ALT_INV_stage[2][26]~121_combout\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	datae => \Shifter|ALT_INV_stage~166_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~81_combout\);

-- Location: LABCELL_X45_Y38_N22
\Y_internal~82\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~82_combout\ = ( \B[26]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[14]~input_o\) # (\LogicFN[1]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\A[26]~input_o\ $ ((\LogicFN[1]~input_o\)))) ) ) # ( !\B[26]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- ((!\LogicFN[0]~input_o\ & ((\B[14]~input_o\))) # (\LogicFN[0]~input_o\ & (\A[26]~input_o\)))) # (\LogicFN[1]~input_o\ & (\A[26]~input_o\ & ((!\LogicFN[0]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110101000100000111010100010000111111100110010011111110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[26]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_B[14]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_B[26]~input_o\,
	combout => \Y_internal~82_combout\);

-- Location: MLABCELL_X44_Y38_N32
\Adder|P_array[2][25]~33\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][25]~33_combout\ = (\Adder|G_array~7_combout\ & \Adder|G_array~9_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_G_array~7_combout\,
	datac => \Adder|ALT_INV_G_array~9_combout\,
	combout => \Adder|P_array[2][25]~33_combout\);

-- Location: MLABCELL_X44_Y38_N18
\Adder|carry[42]~33\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[42]~33_combout\ = ( !\Adder|carry[26]~13_combout\ & ( (\Adder|P_array[2][25]~33_combout\ & (\Adder|G_array~53_combout\ & \Adder|P_array[2][13]~24_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][25]~33_combout\,
	datac => \Adder|ALT_INV_G_array~53_combout\,
	datad => \Adder|ALT_INV_P_array[2][13]~24_combout\,
	dataf => \Adder|ALT_INV_carry[26]~13_combout\,
	combout => \Adder|carry[42]~33_combout\);

-- Location: LABCELL_X43_Y38_N36
\Adder|G_array[3][25]~60\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][25]~60_combout\ = ( \Adder|G_array[1][21]~145_combout\ & ( (!\Adder|P_array[2][25]~33_combout\ & !\Adder|G_array[1][25]~138_combout\) ) ) # ( !\Adder|G_array[1][21]~145_combout\ & ( (!\Adder|G_array[1][25]~138_combout\ & 
-- ((!\Adder|G_array[1][19]~147_combout\) # ((!\Adder|G_array~10_combout\) # (!\Adder|P_array[2][25]~33_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111000000000111111100000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][19]~147_combout\,
	datab => \Adder|ALT_INV_G_array~10_combout\,
	datac => \Adder|ALT_INV_P_array[2][25]~33_combout\,
	datad => \Adder|ALT_INV_G_array[1][25]~138_combout\,
	dataf => \Adder|ALT_INV_G_array[1][21]~145_combout\,
	combout => \Adder|G_array[3][25]~60_combout\);

-- Location: MLABCELL_X44_Y38_N34
\Adder|G_array[3][25]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][25]~combout\ = ( \Adder|G_array[1][23]~148_combout\ & ( (!\Adder|G_array~7_combout\ & \Adder|G_array[3][25]~60_combout\) ) ) # ( !\Adder|G_array[1][23]~148_combout\ & ( \Adder|G_array[3][25]~60_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_G_array~7_combout\,
	datac => \Adder|ALT_INV_G_array[3][25]~60_combout\,
	dataf => \Adder|ALT_INV_G_array[1][23]~148_combout\,
	combout => \Adder|G_array[3][25]~combout\);

-- Location: MLABCELL_X44_Y38_N16
\Adder|carry[26]~34\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[26]~34_combout\ = ( \Adder|G_array[3][17]~combout\ & ( \Adder|G_array[3][25]~combout\ ) ) # ( !\Adder|G_array[3][17]~combout\ & ( (\Adder|G_array[3][25]~combout\ & ((!\Adder|P_array[2][25]~33_combout\) # (!\Adder|P_array[2][21]~30_combout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010000000001111101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][25]~33_combout\,
	datac => \Adder|ALT_INV_P_array[2][21]~30_combout\,
	datad => \Adder|ALT_INV_G_array[3][25]~combout\,
	dataf => \Adder|ALT_INV_G_array[3][17]~combout\,
	combout => \Adder|carry[26]~34_combout\);

-- Location: MLABCELL_X44_Y38_N22
\Adder|carry[26]~35\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[26]~35_combout\ = ( \Adder|carry[26]~34_combout\ & ( !\Adder|carry[42]~33_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[42]~33_combout\,
	dataf => \Adder|ALT_INV_carry[26]~34_combout\,
	combout => \Adder|carry[26]~35_combout\);

-- Location: LABCELL_X45_Y38_N20
\Adder|p[26]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(26) = ( \B[26]~input_o\ & ( !\A[26]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\B[26]~input_o\ & ( !\A[26]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[26]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[26]~input_o\,
	combout => \Adder|p\(26));

-- Location: MLABCELL_X46_Y38_N8
\Y_internal~83\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~83_combout\ = ( \Y_internal~38_combout\ & ( \Adder|p\(26) & ( (!\Y_internal~39_combout\ & (\Y_internal~81_combout\)) # (\Y_internal~39_combout\ & ((\Y_internal~82_combout\))) ) ) ) # ( !\Y_internal~38_combout\ & ( \Adder|p\(26) & ( 
-- (\Adder|carry[26]~35_combout\ & \Y_internal~39_combout\) ) ) ) # ( \Y_internal~38_combout\ & ( !\Adder|p\(26) & ( (!\Y_internal~39_combout\ & (\Y_internal~81_combout\)) # (\Y_internal~39_combout\ & ((\Y_internal~82_combout\))) ) ) ) # ( 
-- !\Y_internal~38_combout\ & ( !\Adder|p\(26) & ( (!\Adder|carry[26]~35_combout\ & \Y_internal~39_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010101010011001100000000000011110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~81_combout\,
	datab => \ALT_INV_Y_internal~82_combout\,
	datac => \Adder|ALT_INV_carry[26]~35_combout\,
	datad => \ALT_INV_Y_internal~39_combout\,
	datae => \ALT_INV_Y_internal~38_combout\,
	dataf => \Adder|ALT_INV_p\(26),
	combout => \Y_internal~83_combout\);

-- Location: MLABCELL_X46_Y38_N14
\Adder|P_array[2][26]~34\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][26]~34_combout\ = ( \Adder|p\(23) & ( (\Adder|p\(26) & \Adder|G_array~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_p\(26),
	datac => \Adder|ALT_INV_G_array~7_combout\,
	dataf => \Adder|ALT_INV_p\(23),
	combout => \Adder|P_array[2][26]~34_combout\);

-- Location: MLABCELL_X42_Y36_N22
\Adder|carry[43]~36\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[43]~36_combout\ = ( \Adder|P_array[2][14]~25_combout\ & ( (\Adder|P_array[2][26]~34_combout\ & (!\Adder|carry[27]~15_combout\ & \Adder|G_array~56_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][26]~34_combout\,
	datac => \Adder|ALT_INV_carry[27]~15_combout\,
	datad => \Adder|ALT_INV_G_array~56_combout\,
	dataf => \Adder|ALT_INV_P_array[2][14]~25_combout\,
	combout => \Adder|carry[43]~36_combout\);

-- Location: MLABCELL_X46_Y38_N12
\Adder|G_array~61\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~61_combout\ = ( \Adder|p\(25) & ( (\Adder|p\(26) & \Adder|G_array[1][24]~116_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_p\(26),
	datac => \Adder|ALT_INV_G_array[1][24]~116_combout\,
	dataf => \Adder|ALT_INV_p\(25),
	combout => \Adder|G_array~61_combout\);

-- Location: LABCELL_X45_Y38_N12
\Adder|G_array[1][26]~115\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][26]~115_combout\ = ( \B[26]~input_o\ & ( (!\A[25]~input_o\ & (\A[26]~input_o\ & ((!\AddnSub~input_o\)))) # (\A[25]~input_o\ & ((!\B[25]~input_o\ & (\A[26]~input_o\)) # (\B[25]~input_o\ & ((!\AddnSub~input_o\))))) ) ) # ( !\B[26]~input_o\ 
-- & ( (!\A[25]~input_o\ & (\A[26]~input_o\ & ((\AddnSub~input_o\)))) # (\A[25]~input_o\ & ((!\B[25]~input_o\ & ((\AddnSub~input_o\))) # (\B[25]~input_o\ & (\A[26]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100011101000001010001110101010000011101000101000001110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[26]~input_o\,
	datab => \ALT_INV_B[25]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[25]~input_o\,
	dataf => \ALT_INV_B[26]~input_o\,
	combout => \Adder|G_array[1][26]~115_combout\);

-- Location: MLABCELL_X42_Y36_N4
\Adder|G_array[3][26]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][26]~combout\ = ( !\Adder|G_array[1][26]~115_combout\ & ( (!\Adder|G_array~61_combout\ & ((!\Adder|P_array[2][26]~34_combout\) # ((!\Adder|G_array~57_combout\ & !\Adder|G_array[1][22]~117_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010000000101010101000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~61_combout\,
	datab => \Adder|ALT_INV_G_array~57_combout\,
	datac => \Adder|ALT_INV_G_array[1][22]~117_combout\,
	datad => \Adder|ALT_INV_P_array[2][26]~34_combout\,
	dataf => \Adder|ALT_INV_G_array[1][26]~115_combout\,
	combout => \Adder|G_array[3][26]~combout\);

-- Location: MLABCELL_X42_Y36_N20
\Adder|carry[27]~37\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[27]~37_combout\ = ( \Adder|P_array[2][22]~31_combout\ & ( (\Adder|G_array[3][26]~combout\ & ((!\Adder|P_array[2][26]~34_combout\) # (\Adder|G_array[3][18]~combout\))) ) ) # ( !\Adder|P_array[2][22]~31_combout\ & ( 
-- \Adder|G_array[3][26]~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][26]~34_combout\,
	datac => \Adder|ALT_INV_G_array[3][26]~combout\,
	datad => \Adder|ALT_INV_G_array[3][18]~combout\,
	dataf => \Adder|ALT_INV_P_array[2][22]~31_combout\,
	combout => \Adder|carry[27]~37_combout\);

-- Location: LABCELL_X45_Y36_N2
\Adder|carry[27]~38\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[27]~38_combout\ = (!\Adder|carry[43]~36_combout\ & \Adder|carry[27]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_carry[43]~36_combout\,
	datac => \Adder|ALT_INV_carry[27]~37_combout\,
	combout => \Adder|carry[27]~38_combout\);

-- Location: LABCELL_X45_Y38_N32
\Y_internal~85\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~85_combout\ = ( \B[15]~input_o\ & ( (!\A[27]~input_o\ & ((!\B[27]~input_o\ & (!\LogicFN[0]~input_o\ & !\LogicFN[1]~input_o\)) # (\B[27]~input_o\ & ((!\LogicFN[0]~input_o\) # (!\LogicFN[1]~input_o\))))) # (\A[27]~input_o\ & 
-- ((!\LogicFN[0]~input_o\) # (!\B[27]~input_o\ $ (\LogicFN[1]~input_o\)))) ) ) # ( !\B[15]~input_o\ & ( (!\A[27]~input_o\ & (\B[27]~input_o\ & (!\LogicFN[0]~input_o\ $ (!\LogicFN[1]~input_o\)))) # (\A[27]~input_o\ & (!\LogicFN[1]~input_o\ $ 
-- (((!\LogicFN[0]~input_o\) # (\B[27]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011001110001000001100111000111110110011100011111011001110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[27]~input_o\,
	datab => \ALT_INV_B[27]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_B[15]~input_o\,
	combout => \Y_internal~85_combout\);

-- Location: LABCELL_X45_Y38_N4
\Adder|p[27]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(27) = ( \AddnSub~input_o\ & ( !\A[27]~input_o\ $ (\B[27]~input_o\) ) ) # ( !\AddnSub~input_o\ & ( !\A[27]~input_o\ $ (!\B[27]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[27]~input_o\,
	datab => \ALT_INV_B[27]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|p\(27));

-- Location: MLABCELL_X39_Y35_N2
\Shifter|stage~167\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~167_combout\ = ( \Shifter|stage[2][43]~126_combout\ & ( ((!\Shifter|Equal9~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal9~0_combout\ & (\Shifter|stage[2][59]~94_combout\))) # (\Shifter|Equal10~0_combout\) ) ) # ( 
-- !\Shifter|stage[2][43]~126_combout\ & ( (!\Shifter|Equal10~0_combout\ & ((!\Shifter|Equal9~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal9~0_combout\ & (\Shifter|stage[2][59]~94_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000000101010001001010111111101110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal10~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][59]~94_combout\,
	datac => \Shifter|ALT_INV_Equal9~0_combout\,
	datad => \Shifter|ALT_INV_sign_bit~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][43]~126_combout\,
	combout => \Shifter|stage~167_combout\);

-- Location: MLABCELL_X39_Y35_N32
\Shifter|stage~168\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~168_combout\ = (!\Shifter|Equal10~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][52]~91_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal10~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][52]~91_combout\,
	datac => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Shifter|stage~168_combout\);

-- Location: MLABCELL_X39_Y35_N20
\Y_internal~84\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~84_combout\ = ( \Shifter|Equal2~0_combout\ & ( \Shifter|stage~168_combout\ & ( (\Shifter|Equal11~0_combout\) # (\Shifter|stage[2][36]~90_combout\) ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( \Shifter|stage~168_combout\ & ( 
-- (!\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][27]~125_combout\)) # (\Shifter|Equal11~0_combout\ & ((\Shifter|stage~167_combout\))) ) ) ) # ( \Shifter|Equal2~0_combout\ & ( !\Shifter|stage~168_combout\ & ( (\Shifter|stage[2][36]~90_combout\ & 
-- !\Shifter|Equal11~0_combout\) ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( !\Shifter|stage~168_combout\ & ( (!\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][27]~125_combout\)) # (\Shifter|Equal11~0_combout\ & ((\Shifter|stage~167_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][36]~90_combout\,
	datab => \Shifter|ALT_INV_stage[2][27]~125_combout\,
	datac => \Shifter|ALT_INV_Equal11~0_combout\,
	datad => \Shifter|ALT_INV_stage~167_combout\,
	datae => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \Shifter|ALT_INV_stage~168_combout\,
	combout => \Y_internal~84_combout\);

-- Location: LABCELL_X40_Y35_N6
\Y_internal~86\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~86_combout\ = ( \Adder|p\(27) & ( \Y_internal~84_combout\ & ( (!\Y_internal~38_combout\ & (\Adder|carry[27]~38_combout\ & ((\Y_internal~39_combout\)))) # (\Y_internal~38_combout\ & (((!\Y_internal~39_combout\) # (\Y_internal~85_combout\)))) ) 
-- ) ) # ( !\Adder|p\(27) & ( \Y_internal~84_combout\ & ( (!\Y_internal~38_combout\ & (!\Adder|carry[27]~38_combout\ & ((\Y_internal~39_combout\)))) # (\Y_internal~38_combout\ & (((!\Y_internal~39_combout\) # (\Y_internal~85_combout\)))) ) ) ) # ( 
-- \Adder|p\(27) & ( !\Y_internal~84_combout\ & ( (\Y_internal~39_combout\ & ((!\Y_internal~38_combout\ & (\Adder|carry[27]~38_combout\)) # (\Y_internal~38_combout\ & ((\Y_internal~85_combout\))))) ) ) ) # ( !\Adder|p\(27) & ( !\Y_internal~84_combout\ & ( 
-- (\Y_internal~39_combout\ & ((!\Y_internal~38_combout\ & (!\Adder|carry[27]~38_combout\)) # (\Y_internal~38_combout\ & ((\Y_internal~85_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001011000000000100011100110011100010110011001101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[27]~38_combout\,
	datab => \ALT_INV_Y_internal~38_combout\,
	datac => \ALT_INV_Y_internal~85_combout\,
	datad => \ALT_INV_Y_internal~39_combout\,
	datae => \Adder|ALT_INV_p\(27),
	dataf => \ALT_INV_Y_internal~84_combout\,
	combout => \Y_internal~86_combout\);

-- Location: LABCELL_X45_Y38_N8
\Adder|p[28]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(28) = ( \A[28]~input_o\ & ( !\B[28]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\A[28]~input_o\ & ( !\B[28]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[28]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[28]~input_o\,
	combout => \Adder|p\(28));

-- Location: MLABCELL_X37_Y35_N30
\Shifter|stage~170\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~170_combout\ = ( \Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal10~0_combout\) # (\Shifter|stage[2][51]~81_combout\) ) ) # ( !\Shifter|sign_bit~0_combout\ & ( (\Shifter|Equal10~0_combout\ & \Shifter|stage[2][51]~81_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][51]~81_combout\,
	dataf => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Shifter|stage~170_combout\);

-- Location: MLABCELL_X37_Y35_N32
\Shifter|stage~169\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~169_combout\ = ( \Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & (((!\Shifter|Equal9~0_combout\)) # (\Shifter|stage[2][60]~88_combout\))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][44]~130_combout\)))) ) ) # ( 
-- !\Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][60]~88_combout\ & ((\Shifter|Equal9~0_combout\)))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][44]~130_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011111001111010001111100111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][60]~88_combout\,
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][44]~130_combout\,
	datad => \Shifter|ALT_INV_Equal9~0_combout\,
	dataf => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Shifter|stage~169_combout\);

-- Location: MLABCELL_X37_Y35_N0
\Y_internal~87\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~87_combout\ = ( \Shifter|Equal2~0_combout\ & ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage~170_combout\ ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage~169_combout\ ) ) ) # ( 
-- \Shifter|Equal2~0_combout\ & ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][35]~76_combout\ ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][28]~129_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][35]~76_combout\,
	datab => \Shifter|ALT_INV_stage~170_combout\,
	datac => \Shifter|ALT_INV_stage~169_combout\,
	datad => \Shifter|ALT_INV_stage[2][28]~129_combout\,
	datae => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~87_combout\);

-- Location: LABCELL_X45_Y38_N10
\Y_internal~88\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~88_combout\ = ( \A[28]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\LogicFN[1]~input_o\) # (\B[16]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\B[28]~input_o\ $ (((\LogicFN[1]~input_o\))))) ) ) # ( !\A[28]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- ((!\LogicFN[0]~input_o\ & ((\B[16]~input_o\))) # (\LogicFN[0]~input_o\ & (\B[28]~input_o\)))) # (\LogicFN[1]~input_o\ & (\B[28]~input_o\ & ((!\LogicFN[0]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010101010000001101010101000000111111101001010011111110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[28]~input_o\,
	datab => \ALT_INV_B[16]~input_o\,
	datac => \ALT_INV_LogicFN[1]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_A[28]~input_o\,
	combout => \Y_internal~88_combout\);

-- Location: LABCELL_X43_Y38_N6
\Adder|G_array[3][27]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][27]~combout\ = ( \Adder|G_array~23_combout\ & ( (!\Adder|G_array[1][27]~139_combout\ & (!\Adder|P_array[2][27]~7_combout\ & !\Adder|G_array~26_combout\)) ) ) # ( !\Adder|G_array~23_combout\ & ( (!\Adder|G_array[1][27]~139_combout\ & 
-- (!\Adder|G_array~26_combout\ & ((!\Adder|G_array[1][23]~148_combout\) # (!\Adder|P_array[2][27]~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100000000000101010000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][27]~139_combout\,
	datab => \Adder|ALT_INV_G_array[1][23]~148_combout\,
	datac => \Adder|ALT_INV_P_array[2][27]~7_combout\,
	datad => \Adder|ALT_INV_G_array~26_combout\,
	dataf => \Adder|ALT_INV_G_array~23_combout\,
	combout => \Adder|G_array[3][27]~combout\);

-- Location: MLABCELL_X46_Y38_N0
\Adder|carry[28]~40\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[28]~40_combout\ = ( \Adder|P_array[2][27]~7_combout\ & ( (\Adder|G_array[3][27]~combout\ & ((!\Adder|P_array[2][23]~8_combout\) # (\Adder|G_array[3][19]~combout\))) ) ) # ( !\Adder|P_array[2][27]~7_combout\ & ( \Adder|G_array[3][27]~combout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011000000110011001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_G_array[3][27]~combout\,
	datac => \Adder|ALT_INV_G_array[3][19]~combout\,
	datad => \Adder|ALT_INV_P_array[2][23]~8_combout\,
	dataf => \Adder|ALT_INV_P_array[2][27]~7_combout\,
	combout => \Adder|carry[28]~40_combout\);

-- Location: MLABCELL_X46_Y38_N18
\Adder|carry[44]~39\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[44]~39_combout\ = ( \Adder|P_array[2][27]~7_combout\ & ( (\Adder|P_array[4][31]~10_combout\ & (!\Adder|carry[20]~17_combout\ & \Adder|P_array[2][15]~11_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[4][31]~10_combout\,
	datac => \Adder|ALT_INV_carry[20]~17_combout\,
	datad => \Adder|ALT_INV_P_array[2][15]~11_combout\,
	dataf => \Adder|ALT_INV_P_array[2][27]~7_combout\,
	combout => \Adder|carry[44]~39_combout\);

-- Location: MLABCELL_X46_Y38_N2
\Adder|carry[28]~41\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[28]~41_combout\ = (\Adder|carry[28]~40_combout\ & !\Adder|carry[44]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[28]~40_combout\,
	datad => \Adder|ALT_INV_carry[44]~39_combout\,
	combout => \Adder|carry[28]~41_combout\);

-- Location: MLABCELL_X46_Y38_N4
\Y_internal~89\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~89_combout\ = ( \Y_internal~38_combout\ & ( \Adder|carry[28]~41_combout\ & ( (!\Y_internal~39_combout\ & (\Y_internal~87_combout\)) # (\Y_internal~39_combout\ & ((\Y_internal~88_combout\))) ) ) ) # ( !\Y_internal~38_combout\ & ( 
-- \Adder|carry[28]~41_combout\ & ( (\Adder|p\(28) & \Y_internal~39_combout\) ) ) ) # ( \Y_internal~38_combout\ & ( !\Adder|carry[28]~41_combout\ & ( (!\Y_internal~39_combout\ & (\Y_internal~87_combout\)) # (\Y_internal~39_combout\ & 
-- ((\Y_internal~88_combout\))) ) ) ) # ( !\Y_internal~38_combout\ & ( !\Adder|carry[28]~41_combout\ & ( (!\Adder|p\(28) & \Y_internal~39_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010001100110000111100000000010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_p\(28),
	datab => \ALT_INV_Y_internal~87_combout\,
	datac => \ALT_INV_Y_internal~88_combout\,
	datad => \ALT_INV_Y_internal~39_combout\,
	datae => \ALT_INV_Y_internal~38_combout\,
	dataf => \Adder|ALT_INV_carry[28]~41_combout\,
	combout => \Y_internal~89_combout\);

-- Location: MLABCELL_X44_Y34_N32
\Y_internal~91\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~91_combout\ = ( \B[29]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[17]~input_o\) # (\LogicFN[1]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\A[29]~input_o\ $ ((\LogicFN[1]~input_o\)))) ) ) # ( !\B[29]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- ((!\LogicFN[0]~input_o\ & ((\B[17]~input_o\))) # (\LogicFN[0]~input_o\ & (\A[29]~input_o\)))) # (\LogicFN[1]~input_o\ & (\A[29]~input_o\ & ((!\LogicFN[0]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110101000100000111010100010000111111100110010011111110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[29]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_B[17]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_B[29]~input_o\,
	combout => \Y_internal~91_combout\);

-- Location: LABCELL_X35_Y34_N28
\Shifter|stage~171\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~171_combout\ = ( \Shifter|sign_bit~0_combout\ & ( \Shifter|Equal9~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][61]~66_combout\))) # (\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][45]~134_combout\)) ) ) ) # ( 
-- !\Shifter|sign_bit~0_combout\ & ( \Shifter|Equal9~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][61]~66_combout\))) # (\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][45]~134_combout\)) ) ) ) # ( \Shifter|sign_bit~0_combout\ & ( 
-- !\Shifter|Equal9~0_combout\ & ( (!\Shifter|Equal10~0_combout\) # (\Shifter|stage[2][45]~134_combout\) ) ) ) # ( !\Shifter|sign_bit~0_combout\ & ( !\Shifter|Equal9~0_combout\ & ( (\Shifter|stage[2][45]~134_combout\ & \Shifter|Equal10~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][45]~134_combout\,
	datab => \Shifter|ALT_INV_stage[2][61]~66_combout\,
	datad => \Shifter|ALT_INV_Equal10~0_combout\,
	datae => \Shifter|ALT_INV_sign_bit~0_combout\,
	dataf => \Shifter|ALT_INV_Equal9~0_combout\,
	combout => \Shifter|stage~171_combout\);

-- Location: MLABCELL_X39_Y34_N36
\Shifter|stage~172\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~172_combout\ = (!\Shifter|Equal10~0_combout\ & (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][50]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal10~0_combout\,
	datab => \Shifter|ALT_INV_sign_bit~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][50]~59_combout\,
	combout => \Shifter|stage~172_combout\);

-- Location: LABCELL_X43_Y34_N16
\Y_internal~90\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~90_combout\ = ( \Shifter|stage~172_combout\ & ( \Shifter|Equal11~0_combout\ & ( (\Shifter|Equal2~0_combout\) # (\Shifter|stage~171_combout\) ) ) ) # ( !\Shifter|stage~172_combout\ & ( \Shifter|Equal11~0_combout\ & ( 
-- (\Shifter|stage~171_combout\ & !\Shifter|Equal2~0_combout\) ) ) ) # ( \Shifter|stage~172_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][29]~133_combout\)) # (\Shifter|Equal2~0_combout\ & 
-- ((\Shifter|stage[2][34]~55_combout\))) ) ) ) # ( !\Shifter|stage~172_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][29]~133_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][34]~55_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][29]~133_combout\,
	datab => \Shifter|ALT_INV_stage[2][34]~55_combout\,
	datac => \Shifter|ALT_INV_stage~171_combout\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	datae => \Shifter|ALT_INV_stage~172_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~90_combout\);

-- Location: MLABCELL_X44_Y34_N34
\Adder|p[29]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(29) = ( \B[29]~input_o\ & ( !\A[29]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\B[29]~input_o\ & ( !\A[29]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[29]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[29]~input_o\,
	combout => \Adder|p\(29));

-- Location: MLABCELL_X46_Y38_N22
\Adder|P_array[2][28]~35\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][28]~35_combout\ = (\Adder|G_array~6_combout\ & (\Adder|p\(25) & \Adder|p\(28)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~6_combout\,
	datac => \Adder|ALT_INV_p\(25),
	datad => \Adder|ALT_INV_p\(28),
	combout => \Adder|P_array[2][28]~35_combout\);

-- Location: LABCELL_X45_Y38_N24
\Adder|G_array[1][28]~114\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][28]~114_combout\ = ( \A[28]~input_o\ & ( (!\AddnSub~input_o\ & (((\A[27]~input_o\ & \B[27]~input_o\)) # (\B[28]~input_o\))) # (\AddnSub~input_o\ & ((!\B[28]~input_o\) # ((\A[27]~input_o\ & !\B[27]~input_o\)))) ) ) # ( !\A[28]~input_o\ & 
-- ( (\A[27]~input_o\ & ((!\B[27]~input_o\ & (\AddnSub~input_o\ & !\B[28]~input_o\)) # (\B[27]~input_o\ & (!\AddnSub~input_o\ & \B[28]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010000000001000001000000011111111101000001111111110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[27]~input_o\,
	datab => \ALT_INV_B[27]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[28]~input_o\,
	dataf => \ALT_INV_A[28]~input_o\,
	combout => \Adder|G_array[1][28]~114_combout\);

-- Location: LABCELL_X45_Y38_N14
\Adder|G_array~62\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~62_combout\ = ( \Adder|p\(28) & ( (\Adder|p\(27) & \Adder|G_array[1][26]~115_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_p\(27),
	datad => \Adder|ALT_INV_G_array[1][26]~115_combout\,
	dataf => \Adder|ALT_INV_p\(28),
	combout => \Adder|G_array~62_combout\);

-- Location: MLABCELL_X42_Y37_N38
\Adder|G_array[3][28]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][28]~combout\ = ( !\Adder|G_array~62_combout\ & ( (!\Adder|G_array[1][28]~114_combout\ & ((!\Adder|P_array[2][28]~35_combout\) # ((!\Adder|G_array~59_combout\ & !\Adder|G_array[1][24]~116_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100000000000111110000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~59_combout\,
	datab => \Adder|ALT_INV_G_array[1][24]~116_combout\,
	datac => \Adder|ALT_INV_P_array[2][28]~35_combout\,
	datad => \Adder|ALT_INV_G_array[1][28]~114_combout\,
	dataf => \Adder|ALT_INV_G_array~62_combout\,
	combout => \Adder|G_array[3][28]~combout\);

-- Location: MLABCELL_X42_Y37_N22
\Adder|carry[29]~43\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[29]~43_combout\ = ( \Adder|G_array[3][20]~combout\ & ( \Adder|G_array[3][28]~combout\ ) ) # ( !\Adder|G_array[3][20]~combout\ & ( (\Adder|G_array[3][28]~combout\ & ((!\Adder|P_array[2][28]~35_combout\) # (!\Adder|P_array[2][24]~32_combout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010000010101010101000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[3][28]~combout\,
	datac => \Adder|ALT_INV_P_array[2][28]~35_combout\,
	datad => \Adder|ALT_INV_P_array[2][24]~32_combout\,
	dataf => \Adder|ALT_INV_G_array[3][20]~combout\,
	combout => \Adder|carry[29]~43_combout\);

-- Location: MLABCELL_X42_Y34_N12
\Adder|P_array[4][28]~36\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[4][28]~36_combout\ = ( \Adder|P_array[2][28]~35_combout\ & ( \Adder|G_array~58_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~58_combout\,
	dataf => \Adder|ALT_INV_P_array[2][28]~35_combout\,
	combout => \Adder|P_array[4][28]~36_combout\);

-- Location: MLABCELL_X42_Y37_N30
\Adder|carry[45]~42\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[45]~42_combout\ = ( \Adder|P_array[2][16]~26_combout\ & ( \Adder|P_array[4][28]~36_combout\ & ( (!\Adder|carry[21]~19_combout\) # (((!\Adder|carry\(5) & \Adder|carry[13]~18_combout\)) # (\Adder|G_array~45_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry\(5),
	datab => \Adder|ALT_INV_carry[13]~18_combout\,
	datac => \Adder|ALT_INV_carry[21]~19_combout\,
	datad => \Adder|ALT_INV_G_array~45_combout\,
	datae => \Adder|ALT_INV_P_array[2][16]~26_combout\,
	dataf => \Adder|ALT_INV_P_array[4][28]~36_combout\,
	combout => \Adder|carry[45]~42_combout\);

-- Location: LABCELL_X35_Y34_N32
\Adder|carry[29]~44\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[29]~44_combout\ = ( !\Adder|carry[45]~42_combout\ & ( \Adder|carry[29]~43_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_carry[29]~43_combout\,
	dataf => \Adder|ALT_INV_carry[45]~42_combout\,
	combout => \Adder|carry[29]~44_combout\);

-- Location: MLABCELL_X44_Y34_N36
\Y_internal~92\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~92_combout\ = ( \Adder|p\(29) & ( \Adder|carry[29]~44_combout\ & ( (!\Y_internal~39_combout\ & (((\Y_internal~90_combout\ & \Y_internal~38_combout\)))) # (\Y_internal~39_combout\ & (((!\Y_internal~38_combout\)) # (\Y_internal~91_combout\))) ) 
-- ) ) # ( !\Adder|p\(29) & ( \Adder|carry[29]~44_combout\ & ( (\Y_internal~38_combout\ & ((!\Y_internal~39_combout\ & ((\Y_internal~90_combout\))) # (\Y_internal~39_combout\ & (\Y_internal~91_combout\)))) ) ) ) # ( \Adder|p\(29) & ( 
-- !\Adder|carry[29]~44_combout\ & ( (\Y_internal~38_combout\ & ((!\Y_internal~39_combout\ & ((\Y_internal~90_combout\))) # (\Y_internal~39_combout\ & (\Y_internal~91_combout\)))) ) ) ) # ( !\Adder|p\(29) & ( !\Adder|carry[29]~44_combout\ & ( 
-- (!\Y_internal~39_combout\ & (((\Y_internal~90_combout\ & \Y_internal~38_combout\)))) # (\Y_internal~39_combout\ & (((!\Y_internal~38_combout\)) # (\Y_internal~91_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110101000000000011010100000000001101010000111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~91_combout\,
	datab => \ALT_INV_Y_internal~90_combout\,
	datac => \ALT_INV_Y_internal~39_combout\,
	datad => \ALT_INV_Y_internal~38_combout\,
	datae => \Adder|ALT_INV_p\(29),
	dataf => \Adder|ALT_INV_carry[29]~44_combout\,
	combout => \Y_internal~92_combout\);

-- Location: LABCELL_X43_Y34_N2
\Y_internal~94\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~94_combout\ = ( \B[18]~input_o\ & ( (!\LogicFN[0]~input_o\ & ((!\LogicFN[1]~input_o\) # ((\B[30]~input_o\) # (\A[30]~input_o\)))) # (\LogicFN[0]~input_o\ & ((!\LogicFN[1]~input_o\ & (!\A[30]~input_o\ $ (!\B[30]~input_o\))) # 
-- (\LogicFN[1]~input_o\ & (\A[30]~input_o\ & \B[30]~input_o\)))) ) ) # ( !\B[18]~input_o\ & ( (!\A[30]~input_o\ & (\B[30]~input_o\ & (!\LogicFN[0]~input_o\ $ (!\LogicFN[1]~input_o\)))) # (\A[30]~input_o\ & (!\LogicFN[1]~input_o\ $ (((!\LogicFN[0]~input_o\) 
-- # (\B[30]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011001100011000001100110001110001110111010111000111011101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_A[30]~input_o\,
	datad => \ALT_INV_B[30]~input_o\,
	dataf => \ALT_INV_B[18]~input_o\,
	combout => \Y_internal~94_combout\);

-- Location: LABCELL_X40_Y34_N16
\Shifter|stage~174\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~174_combout\ = ( \Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal10~0_combout\) # (\Shifter|stage[2][49]~37_combout\) ) ) # ( !\Shifter|sign_bit~0_combout\ & ( (\Shifter|stage[2][49]~37_combout\ & \Shifter|Equal10~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][49]~37_combout\,
	datac => \Shifter|ALT_INV_Equal10~0_combout\,
	dataf => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Shifter|stage~174_combout\);

-- Location: LABCELL_X40_Y34_N8
\Shifter|stage~173\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~173_combout\ = ( \Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & (((!\Shifter|Equal9~0_combout\)) # (\Shifter|stage[2][62]~45_combout\))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][46]~138_combout\)))) ) ) # ( 
-- !\Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][62]~45_combout\ & (\Shifter|Equal9~0_combout\))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][46]~138_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110100010111101111010001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal10~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][62]~45_combout\,
	datac => \Shifter|ALT_INV_Equal9~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][46]~138_combout\,
	dataf => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Shifter|stage~173_combout\);

-- Location: LABCELL_X40_Y34_N26
\Y_internal~93\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~93_combout\ = ( \Shifter|Equal11~0_combout\ & ( \Shifter|Equal2~0_combout\ & ( \Shifter|stage~174_combout\ ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( \Shifter|Equal2~0_combout\ & ( \Shifter|stage[2][33]~32_combout\ ) ) ) # ( 
-- \Shifter|Equal11~0_combout\ & ( !\Shifter|Equal2~0_combout\ & ( \Shifter|stage~173_combout\ ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( !\Shifter|Equal2~0_combout\ & ( \Shifter|stage[2][30]~137_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage~174_combout\,
	datab => \Shifter|ALT_INV_stage[2][33]~32_combout\,
	datac => \Shifter|ALT_INV_stage[2][30]~137_combout\,
	datad => \Shifter|ALT_INV_stage~173_combout\,
	datae => \Shifter|ALT_INV_Equal11~0_combout\,
	dataf => \Shifter|ALT_INV_Equal2~0_combout\,
	combout => \Y_internal~93_combout\);

-- Location: LABCELL_X45_Y38_N16
\Adder|P_array[2][29]~37\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][29]~37_combout\ = ( \Adder|G_array~5_combout\ & ( \Adder|G_array~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_G_array~6_combout\,
	dataf => \Adder|ALT_INV_G_array~5_combout\,
	combout => \Adder|P_array[2][29]~37_combout\);

-- Location: MLABCELL_X44_Y38_N30
\Adder|G_array~63\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~63_combout\ = (\Adder|P_array[2][25]~33_combout\ & \Adder|P_array[2][29]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][25]~33_combout\,
	datad => \Adder|ALT_INV_P_array[2][29]~37_combout\,
	combout => \Adder|G_array~63_combout\);

-- Location: MLABCELL_X44_Y37_N6
\Adder|P_array[4][29]~38\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[4][29]~38_combout\ = (\Adder|G_array~53_combout\ & \Adder|G_array~63_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array~53_combout\,
	datad => \Adder|ALT_INV_G_array~63_combout\,
	combout => \Adder|P_array[4][29]~38_combout\);

-- Location: MLABCELL_X44_Y37_N30
\Adder|carry[30]~45\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[30]~45_combout\ = ( \Adder|G_array~46_combout\ & ( (\Adder|P_array[4][29]~38_combout\ & ((!\Adder|G_array[3][13]~combout\) # ((!\Adder|G_array[6][5]~combout\) # (\Adder|carry~8_combout\)))) ) ) # ( !\Adder|G_array~46_combout\ & ( 
-- (!\Adder|G_array[3][13]~combout\ & \Adder|P_array[4][29]~38_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001111000010110000111100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[3][13]~combout\,
	datab => \Adder|ALT_INV_carry~8_combout\,
	datac => \Adder|ALT_INV_P_array[4][29]~38_combout\,
	datad => \Adder|ALT_INV_G_array[6][5]~combout\,
	dataf => \Adder|ALT_INV_G_array~46_combout\,
	combout => \Adder|carry[30]~45_combout\);

-- Location: LABCELL_X45_Y37_N24
\Adder|G_array~65\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~65_combout\ = ( \Adder|G_array~5_combout\ & ( \Adder|G_array[1][27]~139_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array[1][27]~139_combout\,
	dataf => \Adder|ALT_INV_G_array~5_combout\,
	combout => \Adder|G_array~65_combout\);

-- Location: LABCELL_X45_Y38_N36
\Adder|G_array[3][29]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][29]~combout\ = ( \Adder|G_array[1][23]~148_combout\ & ( \Adder|G_array~7_combout\ & ( (!\Adder|G_array[1][29]~137_combout\ & (!\Adder|P_array[2][29]~37_combout\ & !\Adder|G_array~65_combout\)) ) ) ) # ( 
-- !\Adder|G_array[1][23]~148_combout\ & ( \Adder|G_array~7_combout\ & ( (!\Adder|G_array[1][29]~137_combout\ & (!\Adder|G_array~65_combout\ & ((!\Adder|P_array[2][29]~37_combout\) # (!\Adder|G_array[1][25]~138_combout\)))) ) ) ) # ( 
-- \Adder|G_array[1][23]~148_combout\ & ( !\Adder|G_array~7_combout\ & ( (!\Adder|G_array[1][29]~137_combout\ & (!\Adder|G_array~65_combout\ & ((!\Adder|P_array[2][29]~37_combout\) # (!\Adder|G_array[1][25]~138_combout\)))) ) ) ) # ( 
-- !\Adder|G_array[1][23]~148_combout\ & ( !\Adder|G_array~7_combout\ & ( (!\Adder|G_array[1][29]~137_combout\ & (!\Adder|G_array~65_combout\ & ((!\Adder|P_array[2][29]~37_combout\) # (!\Adder|G_array[1][25]~138_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010000000101000001000000010100000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][29]~137_combout\,
	datab => \Adder|ALT_INV_P_array[2][29]~37_combout\,
	datac => \Adder|ALT_INV_G_array~65_combout\,
	datad => \Adder|ALT_INV_G_array[1][25]~138_combout\,
	datae => \Adder|ALT_INV_G_array[1][23]~148_combout\,
	dataf => \Adder|ALT_INV_G_array~7_combout\,
	combout => \Adder|G_array[3][29]~combout\);

-- Location: MLABCELL_X44_Y37_N2
\Adder|G_array~64\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~64_combout\ = ( !\Adder|G_array[3][21]~combout\ & ( \Adder|G_array~63_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_G_array~63_combout\,
	datae => \Adder|ALT_INV_G_array[3][21]~combout\,
	combout => \Adder|G_array~64_combout\);

-- Location: LABCELL_X43_Y34_N6
\Adder|S[30]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(30) = ( \Adder|G_array[3][29]~combout\ & ( \Adder|G_array~64_combout\ & ( !\B[30]~input_o\ $ (!\A[30]~input_o\ $ (!\AddnSub~input_o\)) ) ) ) # ( !\Adder|G_array[3][29]~combout\ & ( \Adder|G_array~64_combout\ & ( !\B[30]~input_o\ $ 
-- (!\A[30]~input_o\ $ (!\AddnSub~input_o\)) ) ) ) # ( \Adder|G_array[3][29]~combout\ & ( !\Adder|G_array~64_combout\ & ( !\Adder|carry[30]~45_combout\ $ (!\B[30]~input_o\ $ (!\A[30]~input_o\ $ (!\AddnSub~input_o\))) ) ) ) # ( !\Adder|G_array[3][29]~combout\ 
-- & ( !\Adder|G_array~64_combout\ & ( !\B[30]~input_o\ $ (!\A[30]~input_o\ $ (!\AddnSub~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100011010011001011011000011001111001100001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[30]~45_combout\,
	datab => \ALT_INV_B[30]~input_o\,
	datac => \ALT_INV_A[30]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	datae => \Adder|ALT_INV_G_array[3][29]~combout\,
	dataf => \Adder|ALT_INV_G_array~64_combout\,
	combout => \Adder|S\(30));

-- Location: MLABCELL_X42_Y38_N4
\Y_internal~95\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~95_combout\ = ( \Adder|S\(30) & ( (!\Y_internal~38_combout\ & (\Y_internal~39_combout\)) # (\Y_internal~38_combout\ & ((!\Y_internal~39_combout\ & ((\Y_internal~93_combout\))) # (\Y_internal~39_combout\ & (\Y_internal~94_combout\)))) ) ) # ( 
-- !\Adder|S\(30) & ( (\Y_internal~38_combout\ & ((!\Y_internal~39_combout\ & ((\Y_internal~93_combout\))) # (\Y_internal~39_combout\ & (\Y_internal~94_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100100011011001110010001101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~38_combout\,
	datab => \ALT_INV_Y_internal~39_combout\,
	datac => \ALT_INV_Y_internal~94_combout\,
	datad => \ALT_INV_Y_internal~93_combout\,
	dataf => \Adder|ALT_INV_S\(30),
	combout => \Y_internal~95_combout\);

-- Location: LABCELL_X38_Y34_N10
\Shifter|stage~175\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~175_combout\ = ( \Shifter|stage[2][47]~142_combout\ & ( ((!\Shifter|Equal9~0_combout\ & (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal9~0_combout\ & ((\Shifter|stage[2][63]~22_combout\)))) # (\Shifter|Equal10~0_combout\) ) ) # ( 
-- !\Shifter|stage[2][47]~142_combout\ & ( (!\Shifter|Equal10~0_combout\ & ((!\Shifter|Equal9~0_combout\ & (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal9~0_combout\ & ((\Shifter|stage[2][63]~22_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal10~0_combout\,
	datab => \Shifter|ALT_INV_Equal9~0_combout\,
	datac => \Shifter|ALT_INV_sign_bit~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][63]~22_combout\,
	dataf => \Shifter|ALT_INV_stage[2][47]~142_combout\,
	combout => \Shifter|stage~175_combout\);

-- Location: MLABCELL_X39_Y35_N28
\Shifter|stage~176\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~176_combout\ = (!\Shifter|Equal10~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][48]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][48]~14_combout\,
	datac => \Shifter|ALT_INV_sign_bit~0_combout\,
	datad => \Shifter|ALT_INV_Equal10~0_combout\,
	combout => \Shifter|stage~176_combout\);

-- Location: LABCELL_X38_Y34_N16
\Shifter|stage_out[31]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_out[31]~0_combout\ = ( \Shifter|stage[2][32]~9_combout\ & ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|stage~175_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage~176_combout\))) ) ) ) # ( 
-- !\Shifter|stage[2][32]~9_combout\ & ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|stage~175_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage~176_combout\))) ) ) ) # ( \Shifter|stage[2][32]~9_combout\ & ( 
-- !\Shifter|Equal11~0_combout\ & ( (\Shifter|Equal2~0_combout\) # (\Shifter|stage[2][31]~141_combout\) ) ) ) # ( !\Shifter|stage[2][32]~9_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (\Shifter|stage[2][31]~141_combout\ & !\Shifter|Equal2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][31]~141_combout\,
	datab => \Shifter|ALT_INV_stage~175_combout\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_stage~176_combout\,
	datae => \Shifter|ALT_INV_stage[2][32]~9_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Shifter|stage_out[31]~0_combout\);

-- Location: LABCELL_X43_Y34_N34
\Adder|G_array~69\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~69_combout\ = ( \Adder|p\(29) & ( (\Adder|G_array[1][28]~114_combout\ & (!\AddnSub~input_o\ $ (!\A[30]~input_o\ $ (\B[30]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000011010010000000001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[30]~input_o\,
	datac => \ALT_INV_B[30]~input_o\,
	datad => \Adder|ALT_INV_G_array[1][28]~114_combout\,
	dataf => \Adder|ALT_INV_p\(29),
	combout => \Adder|G_array~69_combout\);

-- Location: LABCELL_X43_Y34_N28
\Adder|P_array[2][30]~39\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][30]~39_combout\ = ( \Adder|p\(27) & ( (\Adder|G_array~5_combout\ & (!\AddnSub~input_o\ $ (!\A[30]~input_o\ $ (\B[30]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000110000010010000011000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[30]~input_o\,
	datac => \Adder|ALT_INV_G_array~5_combout\,
	datad => \ALT_INV_B[30]~input_o\,
	dataf => \Adder|ALT_INV_p\(27),
	combout => \Adder|P_array[2][30]~39_combout\);

-- Location: LABCELL_X43_Y34_N32
\Adder|G_array[1][30]~113\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][30]~113_combout\ = ( \A[29]~input_o\ & ( (!\B[29]~input_o\ & ((!\B[30]~input_o\ & (\AddnSub~input_o\)) # (\B[30]~input_o\ & ((\A[30]~input_o\))))) # (\B[29]~input_o\ & ((!\B[30]~input_o\ & ((\A[30]~input_o\))) # (\B[30]~input_o\ & 
-- (!\AddnSub~input_o\)))) ) ) # ( !\A[29]~input_o\ & ( (\A[30]~input_o\ & (!\AddnSub~input_o\ $ (!\B[30]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100100010000100010010001001010011001110100101001100111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[30]~input_o\,
	datac => \ALT_INV_B[29]~input_o\,
	datad => \ALT_INV_B[30]~input_o\,
	dataf => \ALT_INV_A[29]~input_o\,
	combout => \Adder|G_array[1][30]~113_combout\);

-- Location: MLABCELL_X42_Y36_N30
\Adder|G_array[3][30]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][30]~combout\ = ( \Adder|G_array[1][26]~115_combout\ & ( (!\Adder|G_array~69_combout\ & (!\Adder|P_array[2][30]~39_combout\ & !\Adder|G_array[1][30]~113_combout\)) ) ) # ( !\Adder|G_array[1][26]~115_combout\ & ( 
-- (!\Adder|G_array~69_combout\ & (!\Adder|G_array[1][30]~113_combout\ & ((!\Adder|P_array[2][30]~39_combout\) # (!\Adder|G_array~61_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010000000101000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~69_combout\,
	datab => \Adder|ALT_INV_P_array[2][30]~39_combout\,
	datac => \Adder|ALT_INV_G_array[1][30]~113_combout\,
	datad => \Adder|ALT_INV_G_array~61_combout\,
	dataf => \Adder|ALT_INV_G_array[1][26]~115_combout\,
	combout => \Adder|G_array[3][30]~combout\);

-- Location: MLABCELL_X42_Y36_N28
\Adder|G_array~66\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~66_combout\ = (\Adder|P_array[2][30]~39_combout\ & \Adder|P_array[2][26]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_P_array[2][30]~39_combout\,
	datac => \Adder|ALT_INV_P_array[2][26]~34_combout\,
	combout => \Adder|G_array~66_combout\);

-- Location: MLABCELL_X44_Y36_N14
\Adder|G_array~67\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~67_combout\ = ( \Adder|G_array~66_combout\ & ( !\Adder|G_array[3][22]~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_G_array[3][22]~combout\,
	dataf => \Adder|ALT_INV_G_array~66_combout\,
	combout => \Adder|G_array~67_combout\);

-- Location: LABCELL_X47_Y33_N6
\Adder|p[31]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(31) = ( \B[31]~input_o\ & ( !\A[31]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\B[31]~input_o\ & ( !\A[31]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[31]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[31]~input_o\,
	combout => \Adder|p\(31));

-- Location: MLABCELL_X44_Y36_N36
\Adder|P_array[4][30]~40\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[4][30]~40_combout\ = ( \Adder|G_array~56_combout\ & ( \Adder|G_array~66_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array~66_combout\,
	dataf => \Adder|ALT_INV_G_array~56_combout\,
	combout => \Adder|P_array[4][30]~40_combout\);

-- Location: MLABCELL_X44_Y36_N0
\Adder|G_array[6][30]~68\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[6][30]~68_combout\ = ( \Adder|G_array[3][14]~combout\ & ( (\Adder|carry~20_combout\ & (\Adder|P_array[4][30]~40_combout\ & \Adder|G_array[6][6]~combout\)) ) ) # ( !\Adder|G_array[3][14]~combout\ & ( \Adder|P_array[4][30]~40_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry~20_combout\,
	datab => \Adder|ALT_INV_P_array[4][30]~40_combout\,
	datad => \Adder|ALT_INV_G_array[6][6]~combout\,
	dataf => \Adder|ALT_INV_G_array[3][14]~combout\,
	combout => \Adder|G_array[6][30]~68_combout\);

-- Location: MLABCELL_X44_Y36_N2
\Adder|carry~46\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry~46_combout\ = ( \Adder|carry~9_combout\ & ( (\Adder|carry~20_combout\ & \Adder|P_array[4][30]~40_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry~20_combout\,
	datab => \Adder|ALT_INV_P_array[4][30]~40_combout\,
	dataf => \Adder|ALT_INV_carry~9_combout\,
	combout => \Adder|carry~46_combout\);

-- Location: MLABCELL_X44_Y36_N26
\Adder|S[31]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(31) = ( \Adder|carry~46_combout\ & ( !\Adder|p\(31) ) ) # ( !\Adder|carry~46_combout\ & ( !\Adder|p\(31) $ (((\Adder|G_array[3][30]~combout\ & (!\Adder|G_array~67_combout\ & !\Adder|G_array[6][30]~68_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011010011110000101101001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[3][30]~combout\,
	datab => \Adder|ALT_INV_G_array~67_combout\,
	datac => \Adder|ALT_INV_p\(31),
	datad => \Adder|ALT_INV_G_array[6][30]~68_combout\,
	dataf => \Adder|ALT_INV_carry~46_combout\,
	combout => \Adder|S\(31));

-- Location: LABCELL_X43_Y34_N0
\LogicUnit|Mux32~0\ : arriaii_lcell_comb
-- Equation(s):
-- \LogicUnit|Mux32~0_combout\ = ( \B[19]~input_o\ & ( (!\LogicFN[0]~input_o\ & ((!\LogicFN[1]~input_o\) # ((\A[31]~input_o\) # (\B[31]~input_o\)))) # (\LogicFN[0]~input_o\ & ((!\LogicFN[1]~input_o\ & (!\B[31]~input_o\ $ (!\A[31]~input_o\))) # 
-- (\LogicFN[1]~input_o\ & (\B[31]~input_o\ & \A[31]~input_o\)))) ) ) # ( !\B[19]~input_o\ & ( (!\B[31]~input_o\ & (\A[31]~input_o\ & (!\LogicFN[0]~input_o\ $ (!\LogicFN[1]~input_o\)))) # (\B[31]~input_o\ & (!\LogicFN[1]~input_o\ $ (((!\LogicFN[0]~input_o\) 
-- # (\A[31]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011001100011000001100110001110001110111010111000111011101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_B[31]~input_o\,
	datad => \ALT_INV_A[31]~input_o\,
	dataf => \ALT_INV_B[19]~input_o\,
	combout => \LogicUnit|Mux32~0_combout\);

-- Location: LABCELL_X40_Y35_N10
\Y_internal~96\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~96_combout\ = ( \FuncClass[0]~input_o\ & ( \Y_internal~0_combout\ & ( (!\FuncClass[1]~input_o\ & \LogicUnit|Mux32~0_combout\) ) ) ) # ( !\FuncClass[0]~input_o\ & ( \Y_internal~0_combout\ & ( (!\FuncClass[1]~input_o\ & \Adder|S\(31)) ) ) ) # ( 
-- \FuncClass[0]~input_o\ & ( !\Y_internal~0_combout\ & ( (!\FuncClass[1]~input_o\ & \LogicUnit|Mux32~0_combout\) ) ) ) # ( !\FuncClass[0]~input_o\ & ( !\Y_internal~0_combout\ & ( (\Shifter|stage_out[31]~0_combout\ & !\FuncClass[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000001100110000001100000011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datab => \ALT_INV_FuncClass[1]~input_o\,
	datac => \Adder|ALT_INV_S\(31),
	datad => \LogicUnit|ALT_INV_Mux32~0_combout\,
	datae => \ALT_INV_FuncClass[0]~input_o\,
	dataf => \ALT_INV_Y_internal~0_combout\,
	combout => \Y_internal~96_combout\);

-- Location: LABCELL_X47_Y33_N10
\Y_internal~97\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~97_combout\ = ( \B[32]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (!\A[32]~input_o\)))) # (\LogicFN[1]~input_o\ & (((\A[32]~input_o\)))) ) ) # ( !\B[32]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (\A[32]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101000100101101011010010010110101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[1]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_A[32]~input_o\,
	datad => \ALT_INV_B[19]~input_o\,
	dataf => \ALT_INV_B[32]~input_o\,
	combout => \Y_internal~97_combout\);

-- Location: LABCELL_X47_Y33_N8
\Y_internal~98\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~98_combout\ = ( !\FuncClass[1]~input_o\ & ( (\FuncClass[0]~input_o\ & ((!\LogicFN[1]~input_o\) # (\LogicFN[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001011000010110000101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[1]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_FuncClass[0]~input_o\,
	dataf => \ALT_INV_FuncClass[1]~input_o\,
	combout => \Y_internal~98_combout\);

-- Location: LABCELL_X40_Y35_N12
\Y_internal~99\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~99_combout\ = ( !\FuncClass[1]~input_o\ & ( (\LogicFN[1]~input_o\ & (!\LogicFN[0]~input_o\ & \FuncClass[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_FuncClass[0]~input_o\,
	dataf => \ALT_INV_FuncClass[1]~input_o\,
	combout => \Y_internal~99_combout\);

-- Location: LABCELL_X47_Y33_N32
\Y_internal~100\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~100_combout\ = ( \Y_internal~99_combout\ & ( (\A[32]~input_o\) # (\B[32]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[32]~input_o\,
	datad => \ALT_INV_A[32]~input_o\,
	dataf => \ALT_INV_Y_internal~99_combout\,
	combout => \Y_internal~100_combout\);

-- Location: MLABCELL_X49_Y35_N10
\Adder|S[32]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(32) = ( \B[32]~input_o\ & ( !\A[32]~input_o\ $ (!\AddnSub~input_o\ $ (\Adder|Cout~3_combout\)) ) ) # ( !\B[32]~input_o\ & ( !\A[32]~input_o\ $ (!\AddnSub~input_o\ $ (!\Adder|Cout~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010010110100101101001011001101001011010010110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[32]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Adder|ALT_INV_Cout~3_combout\,
	dataf => \ALT_INV_B[32]~input_o\,
	combout => \Adder|S\(32));

-- Location: LABCELL_X38_Y34_N20
\Y_internal~101\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~101_combout\ = ( \Shifter|stage[2][32]~9_combout\ & ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage~176_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage~175_combout\)) ) ) ) # ( 
-- !\Shifter|stage[2][32]~9_combout\ & ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage~176_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage~175_combout\)) ) ) ) # ( \Shifter|stage[2][32]~9_combout\ & ( 
-- !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\) # (\Shifter|stage[2][31]~141_combout\) ) ) ) # ( !\Shifter|stage[2][32]~9_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (\Shifter|stage[2][31]~141_combout\ & \Shifter|Equal2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][31]~141_combout\,
	datab => \Shifter|ALT_INV_stage~175_combout\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_stage~176_combout\,
	datae => \Shifter|ALT_INV_stage[2][32]~9_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~101_combout\);

-- Location: LABCELL_X38_Y34_N26
\Y_internal~102\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~102_combout\ = ( \Adder|S\(32) & ( \Y_internal~101_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(32) & ( 
-- \Y_internal~101_combout\ & ( (!\ExtWord~input_o\ & (!\Y_internal~0_combout\)) # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|S\(31)))))) ) ) ) # ( \Adder|S\(32) & ( 
-- !\Y_internal~101_combout\ & ( (!\ExtWord~input_o\ & (\Y_internal~0_combout\)) # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|S\(31)))))) ) ) ) # ( !\Adder|S\(32) & ( 
-- !\Y_internal~101_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|S\(31)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ExtWord~input_o\,
	datab => \ALT_INV_Y_internal~0_combout\,
	datac => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datad => \Adder|ALT_INV_S\(31),
	datae => \Adder|ALT_INV_S\(32),
	dataf => \ALT_INV_Y_internal~101_combout\,
	combout => \Y_internal~102_combout\);

-- Location: LABCELL_X47_Y33_N34
\Y_internal~103\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~103_combout\ = ( \Y_internal~102_combout\ & ( (((\Y_internal~97_combout\ & \Y_internal~98_combout\)) # (\Y_internal~100_combout\)) # (\Y_internal~5_combout\) ) ) # ( !\Y_internal~102_combout\ & ( ((\Y_internal~97_combout\ & 
-- \Y_internal~98_combout\)) # (\Y_internal~100_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111101010111111111110101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~5_combout\,
	datab => \ALT_INV_Y_internal~97_combout\,
	datac => \ALT_INV_Y_internal~98_combout\,
	datad => \ALT_INV_Y_internal~100_combout\,
	dataf => \ALT_INV_Y_internal~102_combout\,
	combout => \Y_internal~103_combout\);

-- Location: MLABCELL_X42_Y34_N38
\Y_internal~105\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~105_combout\ = ( \Y_internal~99_combout\ & ( (\A[33]~input_o\) # (\B[33]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[33]~input_o\,
	datab => \ALT_INV_A[33]~input_o\,
	dataf => \ALT_INV_Y_internal~99_combout\,
	combout => \Y_internal~105_combout\);

-- Location: MLABCELL_X42_Y34_N36
\Y_internal~104\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~104_combout\ = ( \B[19]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\) # (!\B[33]~input_o\ $ (!\A[33]~input_o\)))) # (\LogicFN[1]~input_o\ & (\B[33]~input_o\ & (\A[33]~input_o\))) ) ) # ( !\B[19]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & (\LogicFN[0]~input_o\ & (!\B[33]~input_o\ $ (!\A[33]~input_o\)))) # (\LogicFN[1]~input_o\ & (\B[33]~input_o\ & (\A[33]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000010001000001100001000111110110000100011111011000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[33]~input_o\,
	datab => \ALT_INV_A[33]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_B[19]~input_o\,
	combout => \Y_internal~104_combout\);

-- Location: LABCELL_X47_Y33_N16
\Adder|G_array~70\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~70_combout\ = ( \B[32]~input_o\ & ( (\Adder|p\(31) & (\Adder|G_array[1][30]~113_combout\ & (!\AddnSub~input_o\ $ (\A[32]~input_o\)))) ) ) # ( !\B[32]~input_o\ & ( (\Adder|p\(31) & (\Adder|G_array[1][30]~113_combout\ & (!\AddnSub~input_o\ $ 
-- (!\A[32]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000100000000010000010000000100000000010000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_p\(31),
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Adder|ALT_INV_G_array[1][30]~113_combout\,
	datad => \ALT_INV_A[32]~input_o\,
	dataf => \ALT_INV_B[32]~input_o\,
	combout => \Adder|G_array~70_combout\);

-- Location: LABCELL_X47_Y33_N4
\Adder|G_array[1][32]~112\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][32]~112_combout\ = ( \B[32]~input_o\ & ( (!\A[31]~input_o\ & (!\AddnSub~input_o\ & ((\A[32]~input_o\)))) # (\A[31]~input_o\ & ((!\B[31]~input_o\ & ((\A[32]~input_o\))) # (\B[31]~input_o\ & (!\AddnSub~input_o\)))) ) ) # ( !\B[32]~input_o\ 
-- & ( (!\A[31]~input_o\ & (\AddnSub~input_o\ & ((\A[32]~input_o\)))) # (\A[31]~input_o\ & ((!\B[31]~input_o\ & (\AddnSub~input_o\)) # (\B[31]~input_o\ & ((\A[32]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000110111000100000011011100000100110111000000010011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[31]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[31]~input_o\,
	datad => \ALT_INV_A[32]~input_o\,
	dataf => \ALT_INV_B[32]~input_o\,
	combout => \Adder|G_array[1][32]~112_combout\);

-- Location: LABCELL_X45_Y37_N22
\Adder|P_array[2][32]~41\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][32]~41_combout\ = ( \A[32]~input_o\ & ( (\Adder|G_array~4_combout\ & (\Adder|p\(29) & (!\B[32]~input_o\ $ (\AddnSub~input_o\)))) ) ) # ( !\A[32]~input_o\ & ( (\Adder|G_array~4_combout\ & (\Adder|p\(29) & (!\B[32]~input_o\ $ 
-- (!\AddnSub~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010100000000000001010000000000010000010000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~4_combout\,
	datab => \ALT_INV_B[32]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \Adder|ALT_INV_p\(29),
	dataf => \ALT_INV_A[32]~input_o\,
	combout => \Adder|P_array[2][32]~41_combout\);

-- Location: LABCELL_X45_Y34_N30
\Adder|G_array[3][32]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][32]~combout\ = ( \Adder|P_array[2][32]~41_combout\ & ( (!\Adder|G_array~62_combout\ & (!\Adder|G_array[1][28]~114_combout\ & (!\Adder|G_array~70_combout\ & !\Adder|G_array[1][32]~112_combout\))) ) ) # ( !\Adder|P_array[2][32]~41_combout\ 
-- & ( (!\Adder|G_array~70_combout\ & !\Adder|G_array[1][32]~112_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~62_combout\,
	datab => \Adder|ALT_INV_G_array[1][28]~114_combout\,
	datac => \Adder|ALT_INV_G_array~70_combout\,
	datad => \Adder|ALT_INV_G_array[1][32]~112_combout\,
	dataf => \Adder|ALT_INV_P_array[2][32]~41_combout\,
	combout => \Adder|G_array[3][32]~combout\);

-- Location: MLABCELL_X42_Y34_N14
\Adder|P_array[4][32]~42\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[4][32]~42_combout\ = ( \Adder|P_array[2][28]~35_combout\ & ( (\Adder|G_array~58_combout\ & \Adder|P_array[2][32]~41_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~58_combout\,
	datac => \Adder|ALT_INV_P_array[2][32]~41_combout\,
	dataf => \Adder|ALT_INV_P_array[2][28]~35_combout\,
	combout => \Adder|P_array[4][32]~42_combout\);

-- Location: MLABCELL_X42_Y34_N2
\Adder|carry[33]~47\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[33]~47_combout\ = (\Adder|P_array[2][12]~23_combout\ & (\Adder|P_array[4][32]~42_combout\ & (!\Adder|G_array[3][8]~combout\ & \Adder|P_array[2][16]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][12]~23_combout\,
	datab => \Adder|ALT_INV_P_array[4][32]~42_combout\,
	datac => \Adder|ALT_INV_G_array[3][8]~combout\,
	datad => \Adder|ALT_INV_P_array[2][16]~26_combout\,
	combout => \Adder|carry[33]~47_combout\);

-- Location: LABCELL_X38_Y37_N38
\Adder|carry[33]~48\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[33]~48_combout\ = ( \AddnSub~input_o\ & ( (\Adder|P_array[2][8]~20_combout\ & (\Adder|G_array~39_combout\ & ((!\B[0]~input_o\) # (\A[0]~input_o\)))) ) ) # ( !\AddnSub~input_o\ & ( (\Adder|P_array[2][8]~20_combout\ & (\B[0]~input_o\ & 
-- (\Adder|G_array~39_combout\ & \A[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000100000001010000010000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][8]~20_combout\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \Adder|ALT_INV_G_array~39_combout\,
	datad => \ALT_INV_A[0]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|carry[33]~48_combout\);

-- Location: MLABCELL_X42_Y34_N0
\Adder|carry[33]~49\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[33]~49_combout\ = ( \Adder|G_array[3][16]~combout\ & ( (\Adder|P_array[2][12]~23_combout\ & (\Adder|P_array[4][32]~42_combout\ & (\Adder|P_array[2][16]~26_combout\ & \Adder|carry[33]~48_combout\))) ) ) # ( !\Adder|G_array[3][16]~combout\ & ( 
-- \Adder|P_array[4][32]~42_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][12]~23_combout\,
	datab => \Adder|ALT_INV_P_array[4][32]~42_combout\,
	datac => \Adder|ALT_INV_P_array[2][16]~26_combout\,
	datad => \Adder|ALT_INV_carry[33]~48_combout\,
	dataf => \Adder|ALT_INV_G_array[3][16]~combout\,
	combout => \Adder|carry[33]~49_combout\);

-- Location: MLABCELL_X42_Y34_N24
\Adder|G_array~71\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~71_combout\ = ( \Adder|P_array[2][28]~35_combout\ & ( (!\Adder|G_array[3][24]~combout\ & \Adder|P_array[2][32]~41_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array[3][24]~combout\,
	datad => \Adder|ALT_INV_P_array[2][32]~41_combout\,
	dataf => \Adder|ALT_INV_P_array[2][28]~35_combout\,
	combout => \Adder|G_array~71_combout\);

-- Location: MLABCELL_X42_Y34_N10
\Adder|p[33]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(33) = ( \AddnSub~input_o\ & ( !\A[33]~input_o\ $ (\B[33]~input_o\) ) ) # ( !\AddnSub~input_o\ & ( !\A[33]~input_o\ $ (!\B[33]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[33]~input_o\,
	datad => \ALT_INV_B[33]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|p\(33));

-- Location: MLABCELL_X42_Y34_N20
\Adder|S[33]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(33) = ( \Adder|p\(33) & ( (\Adder|G_array[3][32]~combout\ & (!\Adder|carry[33]~47_combout\ & (!\Adder|carry[33]~49_combout\ & !\Adder|G_array~71_combout\))) ) ) # ( !\Adder|p\(33) & ( (!\Adder|G_array[3][32]~combout\) # 
-- (((\Adder|G_array~71_combout\) # (\Adder|carry[33]~49_combout\)) # (\Adder|carry[33]~47_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111111111111101111111111111101000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[3][32]~combout\,
	datab => \Adder|ALT_INV_carry[33]~47_combout\,
	datac => \Adder|ALT_INV_carry[33]~49_combout\,
	datad => \Adder|ALT_INV_G_array~71_combout\,
	dataf => \Adder|ALT_INV_p\(33),
	combout => \Adder|S\(33));

-- Location: MLABCELL_X42_Y34_N28
\Y_internal~106\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~106_combout\ = ( \Shifter|stage~174_combout\ & ( \Shifter|Equal2~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((\Shifter|stage[2][30]~137_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage~173_combout\)) ) ) ) # ( 
-- !\Shifter|stage~174_combout\ & ( \Shifter|Equal2~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((\Shifter|stage[2][30]~137_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage~173_combout\)) ) ) ) # ( \Shifter|stage~174_combout\ & ( 
-- !\Shifter|Equal2~0_combout\ & ( (\Shifter|stage[2][33]~32_combout\) # (\Shifter|Equal11~0_combout\) ) ) ) # ( !\Shifter|stage~174_combout\ & ( !\Shifter|Equal2~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & \Shifter|stage[2][33]~32_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage~173_combout\,
	datab => \Shifter|ALT_INV_stage[2][30]~137_combout\,
	datac => \Shifter|ALT_INV_Equal11~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][33]~32_combout\,
	datae => \Shifter|ALT_INV_stage~174_combout\,
	dataf => \Shifter|ALT_INV_Equal2~0_combout\,
	combout => \Y_internal~106_combout\);

-- Location: MLABCELL_X42_Y34_N32
\Y_internal~107\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~107_combout\ = ( \Adder|S\(33) & ( \Y_internal~106_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(33) & ( 
-- \Y_internal~106_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (((\Adder|S\(31) & \ExtWord~input_o\)))) ) ) ) # ( \Adder|S\(33) & ( !\Y_internal~106_combout\ & ( 
-- (!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\ & ((\ExtWord~input_o\)))) # (\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(33) & ( !\Y_internal~106_combout\ & ( (\ExtWord~input_o\ & 
-- ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|S\(31)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datac => \Adder|ALT_INV_S\(31),
	datad => \ALT_INV_ExtWord~input_o\,
	datae => \Adder|ALT_INV_S\(33),
	dataf => \ALT_INV_Y_internal~106_combout\,
	combout => \Y_internal~107_combout\);

-- Location: MLABCELL_X42_Y34_N26
\Y_internal~108\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~108_combout\ = ( \Y_internal~107_combout\ & ( (((\Y_internal~98_combout\ & \Y_internal~104_combout\)) # (\Y_internal~5_combout\)) # (\Y_internal~105_combout\) ) ) # ( !\Y_internal~107_combout\ & ( ((\Y_internal~98_combout\ & 
-- \Y_internal~104_combout\)) # (\Y_internal~105_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111010101010101111101110111011111110111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~105_combout\,
	datab => \ALT_INV_Y_internal~5_combout\,
	datac => \ALT_INV_Y_internal~98_combout\,
	datad => \ALT_INV_Y_internal~104_combout\,
	dataf => \ALT_INV_Y_internal~107_combout\,
	combout => \Y_internal~108_combout\);

-- Location: LABCELL_X45_Y37_N34
\Adder|P_array[2][33]~43\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][33]~43_combout\ = ( \Adder|G_array~4_combout\ & ( \Adder|G_array~30_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_G_array~30_combout\,
	dataf => \Adder|ALT_INV_G_array~4_combout\,
	combout => \Adder|P_array[2][33]~43_combout\);

-- Location: MLABCELL_X44_Y38_N24
\Adder|carry[50]~51\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[50]~51_combout\ = ( \Adder|P_array[2][21]~30_combout\ & ( (\Adder|P_array[2][33]~43_combout\ & (\Adder|P_array[2][25]~33_combout\ & \Adder|P_array[2][29]~37_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][33]~43_combout\,
	datac => \Adder|ALT_INV_P_array[2][25]~33_combout\,
	datad => \Adder|ALT_INV_P_array[2][29]~37_combout\,
	dataf => \Adder|ALT_INV_P_array[2][21]~30_combout\,
	combout => \Adder|carry[50]~51_combout\);

-- Location: MLABCELL_X44_Y38_N0
\Adder|carry[50]~52\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[50]~52_combout\ = ( \Adder|carry[50]~51_combout\ & ( (!\Adder|G_array[3][17]~combout\) # ((!\Adder|carry[26]~13_combout\ & (\Adder|P_array[2][17]~27_combout\ & \Adder|P_array[2][13]~24_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011101100110011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[26]~13_combout\,
	datab => \Adder|ALT_INV_G_array[3][17]~combout\,
	datac => \Adder|ALT_INV_P_array[2][17]~27_combout\,
	datad => \Adder|ALT_INV_P_array[2][13]~24_combout\,
	dataf => \Adder|ALT_INV_carry[50]~51_combout\,
	combout => \Adder|carry[50]~52_combout\);

-- Location: LABCELL_X45_Y37_N28
\Adder|G_array~72\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~72_combout\ = ( \Adder|G_array~30_combout\ & ( \Adder|G_array[1][31]~140_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][31]~140_combout\,
	dataf => \Adder|ALT_INV_G_array~30_combout\,
	combout => \Adder|G_array~72_combout\);

-- Location: LABCELL_X45_Y37_N14
\Adder|G_array[3][33]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][33]~combout\ = ( \Adder|G_array~65_combout\ & ( (!\Adder|G_array[1][33]~128_combout\ & (!\Adder|G_array~72_combout\ & !\Adder|P_array[2][33]~43_combout\)) ) ) # ( !\Adder|G_array~65_combout\ & ( (!\Adder|G_array[1][33]~128_combout\ & 
-- (!\Adder|G_array~72_combout\ & ((!\Adder|P_array[2][33]~43_combout\) # (!\Adder|G_array[1][29]~137_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010000000100010001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][33]~128_combout\,
	datab => \Adder|ALT_INV_G_array~72_combout\,
	datac => \Adder|ALT_INV_P_array[2][33]~43_combout\,
	datad => \Adder|ALT_INV_G_array[1][29]~137_combout\,
	dataf => \Adder|ALT_INV_G_array~65_combout\,
	combout => \Adder|G_array[3][33]~combout\);

-- Location: MLABCELL_X44_Y38_N6
\Adder|carry[50]~50\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[50]~50_combout\ = ( \Adder|P_array[2][33]~43_combout\ & ( (\Adder|P_array[2][29]~37_combout\ & !\Adder|G_array[3][25]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][29]~37_combout\,
	datac => \Adder|ALT_INV_G_array[3][25]~combout\,
	dataf => \Adder|ALT_INV_P_array[2][33]~43_combout\,
	combout => \Adder|carry[50]~50_combout\);

-- Location: LABCELL_X45_Y35_N34
\Adder|S[34]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(34) = ( \Adder|carry[50]~50_combout\ & ( \AddnSub~input_o\ & ( !\A[34]~input_o\ $ (!\B[34]~input_o\) ) ) ) # ( !\Adder|carry[50]~50_combout\ & ( \AddnSub~input_o\ & ( !\A[34]~input_o\ $ (!\B[34]~input_o\ $ (((!\Adder|carry[50]~52_combout\ & 
-- \Adder|G_array[3][33]~combout\)))) ) ) ) # ( \Adder|carry[50]~50_combout\ & ( !\AddnSub~input_o\ & ( !\A[34]~input_o\ $ (\B[34]~input_o\) ) ) ) # ( !\Adder|carry[50]~50_combout\ & ( !\AddnSub~input_o\ & ( !\A[34]~input_o\ $ (!\B[34]~input_o\ $ 
-- (((!\Adder|G_array[3][33]~combout\) # (\Adder|carry[50]~52_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001101101001110000111100001100111100100101100011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[50]~52_combout\,
	datab => \ALT_INV_A[34]~input_o\,
	datac => \ALT_INV_B[34]~input_o\,
	datad => \Adder|ALT_INV_G_array[3][33]~combout\,
	datae => \Adder|ALT_INV_carry[50]~50_combout\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|S\(34));

-- Location: LABCELL_X43_Y34_N38
\Y_internal~111\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~111_combout\ = ( \Shifter|stage~172_combout\ & ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\) # (\Shifter|stage~171_combout\) ) ) ) # ( !\Shifter|stage~172_combout\ & ( \Shifter|Equal11~0_combout\ & ( 
-- (\Shifter|Equal2~0_combout\ & \Shifter|stage~171_combout\) ) ) ) # ( \Shifter|stage~172_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][34]~55_combout\))) # (\Shifter|Equal2~0_combout\ & 
-- (\Shifter|stage[2][29]~133_combout\)) ) ) ) # ( !\Shifter|stage~172_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][34]~55_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][29]~133_combout\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][29]~133_combout\,
	datab => \Shifter|ALT_INV_stage[2][34]~55_combout\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_stage~171_combout\,
	datae => \Shifter|ALT_INV_stage~172_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~111_combout\);

-- Location: MLABCELL_X42_Y34_N34
\Y_internal~112\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~112_combout\ = ( \Adder|S\(34) & ( \Y_internal~111_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(34) & ( 
-- \Y_internal~111_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (((\ExtWord~input_o\ & \Adder|S\(31))))) ) ) ) # ( \Adder|S\(34) & ( !\Y_internal~111_combout\ & ( 
-- (!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\ & (\ExtWord~input_o\))) # (\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(34) & ( !\Y_internal~111_combout\ & ( (\ExtWord~input_o\ & 
-- ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|S\(31)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \Adder|ALT_INV_S\(31),
	datae => \Adder|ALT_INV_S\(34),
	dataf => \ALT_INV_Y_internal~111_combout\,
	combout => \Y_internal~112_combout\);

-- Location: MLABCELL_X46_Y34_N6
\Y_internal~110\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~110_combout\ = ( \B[34]~input_o\ & ( \Y_internal~99_combout\ ) ) # ( !\B[34]~input_o\ & ( (\Y_internal~99_combout\ & \A[34]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Y_internal~99_combout\,
	datad => \ALT_INV_A[34]~input_o\,
	dataf => \ALT_INV_B[34]~input_o\,
	combout => \Y_internal~110_combout\);

-- Location: MLABCELL_X46_Y34_N4
\Y_internal~109\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~109_combout\ = ( \B[34]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (!\A[34]~input_o\)))) # (\LogicFN[1]~input_o\ & (((\A[34]~input_o\)))) ) ) # ( !\B[34]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (\A[34]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110000000001001110001100110100111000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_A[34]~input_o\,
	datac => \ALT_INV_B[19]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_B[34]~input_o\,
	combout => \Y_internal~109_combout\);

-- Location: LABCELL_X47_Y34_N30
\Y_internal~113\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~113_combout\ = ( \Y_internal~109_combout\ & ( (((\Y_internal~5_combout\ & \Y_internal~112_combout\)) # (\Y_internal~110_combout\)) # (\Y_internal~98_combout\) ) ) # ( !\Y_internal~109_combout\ & ( ((\Y_internal~5_combout\ & 
-- \Y_internal~112_combout\)) # (\Y_internal~110_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111000001011111111100110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~5_combout\,
	datab => \ALT_INV_Y_internal~98_combout\,
	datac => \ALT_INV_Y_internal~112_combout\,
	datad => \ALT_INV_Y_internal~110_combout\,
	dataf => \ALT_INV_Y_internal~109_combout\,
	combout => \Y_internal~113_combout\);

-- Location: LABCELL_X45_Y35_N36
\Adder|P_array[2][34]~44\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][34]~44_combout\ = ( \B[34]~input_o\ & ( (\Adder|G_array~30_combout\ & (\Adder|p\(31) & (!\AddnSub~input_o\ $ (\A[34]~input_o\)))) ) ) # ( !\B[34]~input_o\ & ( (\Adder|G_array~30_combout\ & (\Adder|p\(31) & (!\AddnSub~input_o\ $ 
-- (!\A[34]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000100000000010000010000000100000000010000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~30_combout\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Adder|ALT_INV_p\(31),
	datad => \ALT_INV_A[34]~input_o\,
	dataf => \ALT_INV_B[34]~input_o\,
	combout => \Adder|P_array[2][34]~44_combout\);

-- Location: MLABCELL_X42_Y36_N34
\Adder|carry[51]~54\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[51]~54_combout\ = ( \Adder|P_array[2][34]~44_combout\ & ( (\Adder|P_array[2][26]~34_combout\ & (\Adder|P_array[2][22]~31_combout\ & \Adder|P_array[2][30]~39_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][26]~34_combout\,
	datab => \Adder|ALT_INV_P_array[2][22]~31_combout\,
	datac => \Adder|ALT_INV_P_array[2][30]~39_combout\,
	dataf => \Adder|ALT_INV_P_array[2][34]~44_combout\,
	combout => \Adder|carry[51]~54_combout\);

-- Location: MLABCELL_X46_Y34_N12
\Adder|p[35]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(35) = ( \A[35]~input_o\ & ( !\B[35]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\A[35]~input_o\ & ( !\B[35]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[35]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[35]~input_o\,
	combout => \Adder|p\(35));

-- Location: MLABCELL_X42_Y36_N6
\Adder|carry[51]~53\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[51]~53_combout\ = ( \Adder|P_array[2][34]~44_combout\ & ( (\Adder|P_array[2][30]~39_combout\ & !\Adder|G_array[3][26]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_P_array[2][30]~39_combout\,
	datad => \Adder|ALT_INV_G_array[3][26]~combout\,
	dataf => \Adder|ALT_INV_P_array[2][34]~44_combout\,
	combout => \Adder|carry[51]~53_combout\);

-- Location: MLABCELL_X46_Y34_N18
\Adder|G_array~73\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~73_combout\ = ( \Adder|p\(33) & ( (\Adder|G_array[1][32]~112_combout\ & (!\AddnSub~input_o\ $ (!\B[34]~input_o\ $ (\A[34]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000110000010010000011000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[34]~input_o\,
	datac => \Adder|ALT_INV_G_array[1][32]~112_combout\,
	datad => \ALT_INV_A[34]~input_o\,
	dataf => \Adder|ALT_INV_p\(33),
	combout => \Adder|G_array~73_combout\);

-- Location: MLABCELL_X46_Y34_N16
\Adder|G_array[1][34]~111\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][34]~111_combout\ = ( \B[33]~input_o\ & ( (!\B[34]~input_o\ & (\A[34]~input_o\ & ((\A[33]~input_o\) # (\AddnSub~input_o\)))) # (\B[34]~input_o\ & (!\AddnSub~input_o\ & ((\A[34]~input_o\) # (\A[33]~input_o\)))) ) ) # ( !\B[33]~input_o\ & ( 
-- (!\B[34]~input_o\ & (\AddnSub~input_o\ & ((\A[34]~input_o\) # (\A[33]~input_o\)))) # (\B[34]~input_o\ & (\A[34]~input_o\ & ((!\AddnSub~input_o\) # (\A[33]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001100111000001000110011100000010011011100000001001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[34]~input_o\,
	datac => \ALT_INV_A[33]~input_o\,
	datad => \ALT_INV_A[34]~input_o\,
	dataf => \ALT_INV_B[33]~input_o\,
	combout => \Adder|G_array[1][34]~111_combout\);

-- Location: LABCELL_X45_Y36_N26
\Adder|G_array[3][34]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][34]~combout\ = ( !\Adder|G_array[1][34]~111_combout\ & ( (!\Adder|G_array~73_combout\ & ((!\Adder|P_array[2][34]~44_combout\) # ((!\Adder|G_array[1][30]~113_combout\ & !\Adder|G_array~69_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100000000000111110000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][30]~113_combout\,
	datab => \Adder|ALT_INV_G_array~69_combout\,
	datac => \Adder|ALT_INV_P_array[2][34]~44_combout\,
	datad => \Adder|ALT_INV_G_array~73_combout\,
	dataf => \Adder|ALT_INV_G_array[1][34]~111_combout\,
	combout => \Adder|G_array[3][34]~combout\);

-- Location: MLABCELL_X42_Y36_N36
\Adder|S[35]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(35) = ( \Adder|G_array[3][34]~combout\ & ( !\Adder|p\(35) $ (((!\Adder|carry[51]~53_combout\ & ((!\Adder|carry[51]~54_combout\) # (\Adder|carry[35]~24_combout\))))) ) ) # ( !\Adder|G_array[3][34]~combout\ & ( !\Adder|p\(35) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000001001011111100000100101111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[51]~54_combout\,
	datab => \Adder|ALT_INV_carry[35]~24_combout\,
	datac => \Adder|ALT_INV_p\(35),
	datad => \Adder|ALT_INV_carry[51]~53_combout\,
	dataf => \Adder|ALT_INV_G_array[3][34]~combout\,
	combout => \Adder|S\(35));

-- Location: MLABCELL_X37_Y35_N24
\Y_internal~116\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~116_combout\ = ( \Shifter|Equal2~0_combout\ & ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage~169_combout\ ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage~170_combout\ ) ) ) # ( 
-- \Shifter|Equal2~0_combout\ & ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][28]~129_combout\ ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][35]~76_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][35]~76_combout\,
	datab => \Shifter|ALT_INV_stage~170_combout\,
	datac => \Shifter|ALT_INV_stage~169_combout\,
	datad => \Shifter|ALT_INV_stage[2][28]~129_combout\,
	datae => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~116_combout\);

-- Location: MLABCELL_X46_Y34_N2
\Y_internal~117\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~117_combout\ = ( \Adder|S\(35) & ( \Y_internal~116_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31)))) ) ) ) # ( !\Adder|S\(35) & ( 
-- \Y_internal~116_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Shifter|stage_out[31]~0_combout\)))) # (\Y_internal~0_combout\ & (\Adder|S\(31) & (\ExtWord~input_o\))) ) ) ) # ( \Adder|S\(35) & ( !\Y_internal~116_combout\ & ( 
-- (!\Y_internal~0_combout\ & (((\ExtWord~input_o\ & \Shifter|stage_out[31]~0_combout\)))) # (\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Adder|S\(31)))) ) ) ) # ( !\Adder|S\(35) & ( !\Y_internal~116_combout\ & ( (\ExtWord~input_o\ & 
-- ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \Adder|ALT_INV_S\(31),
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datae => \Adder|ALT_INV_S\(35),
	dataf => \ALT_INV_Y_internal~116_combout\,
	combout => \Y_internal~117_combout\);

-- Location: MLABCELL_X46_Y34_N28
\Y_internal~114\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~114_combout\ = ( \A[35]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (!\B[35]~input_o\)))) # (\LogicFN[1]~input_o\ & (\B[35]~input_o\)) ) ) # ( !\A[35]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (\B[35]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000011001110110010001100111011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[35]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_B[19]~input_o\,
	dataf => \ALT_INV_A[35]~input_o\,
	combout => \Y_internal~114_combout\);

-- Location: MLABCELL_X46_Y34_N30
\Y_internal~115\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~115_combout\ = ( \A[35]~input_o\ & ( \Y_internal~99_combout\ ) ) # ( !\A[35]~input_o\ & ( (\B[35]~input_o\ & \Y_internal~99_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[35]~input_o\,
	datac => \ALT_INV_Y_internal~99_combout\,
	dataf => \ALT_INV_A[35]~input_o\,
	combout => \Y_internal~115_combout\);

-- Location: MLABCELL_X46_Y34_N24
\Y_internal~118\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~118_combout\ = ( \Y_internal~98_combout\ & ( (((\Y_internal~5_combout\ & \Y_internal~117_combout\)) # (\Y_internal~115_combout\)) # (\Y_internal~114_combout\) ) ) # ( !\Y_internal~98_combout\ & ( ((\Y_internal~5_combout\ & 
-- \Y_internal~117_combout\)) # (\Y_internal~115_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111111111000100011111111100011111111111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~5_combout\,
	datab => \ALT_INV_Y_internal~117_combout\,
	datac => \ALT_INV_Y_internal~114_combout\,
	datad => \ALT_INV_Y_internal~115_combout\,
	dataf => \ALT_INV_Y_internal~98_combout\,
	combout => \Y_internal~118_combout\);

-- Location: MLABCELL_X46_Y34_N8
\Y_internal~119\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~119_combout\ = ( \B[36]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (!\A[36]~input_o\)))) # (\LogicFN[1]~input_o\ & (\A[36]~input_o\)) ) ) # ( !\B[36]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (\A[36]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000011001110110010001100111011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[36]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_B[19]~input_o\,
	dataf => \ALT_INV_B[36]~input_o\,
	combout => \Y_internal~119_combout\);

-- Location: MLABCELL_X46_Y34_N10
\Y_internal~120\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~120_combout\ = ( \B[36]~input_o\ & ( \Y_internal~99_combout\ ) ) # ( !\B[36]~input_o\ & ( (\A[36]~input_o\ & \Y_internal~99_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[36]~input_o\,
	datac => \ALT_INV_Y_internal~99_combout\,
	dataf => \ALT_INV_B[36]~input_o\,
	combout => \Y_internal~120_combout\);

-- Location: MLABCELL_X46_Y34_N26
\Adder|p[36]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(36) = ( \B[36]~input_o\ & ( !\AddnSub~input_o\ $ (\A[36]~input_o\) ) ) # ( !\B[36]~input_o\ & ( !\AddnSub~input_o\ $ (!\A[36]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[36]~input_o\,
	dataf => \ALT_INV_B[36]~input_o\,
	combout => \Adder|p\(36));

-- Location: LABCELL_X45_Y37_N30
\Adder|G_array[3][35]~74\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][35]~74_combout\ = ( \Adder|G_array~4_combout\ & ( (!\Adder|G_array[1][35]~129_combout\ & ((!\Adder|P_array[2][35]~16_combout\) # ((!\Adder|G_array[1][31]~140_combout\ & !\Adder|G_array[1][29]~137_combout\)))) ) ) # ( 
-- !\Adder|G_array~4_combout\ & ( (!\Adder|G_array[1][35]~129_combout\ & ((!\Adder|G_array[1][31]~140_combout\) # (!\Adder|P_array[2][35]~16_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011001000110010001100100011001000110000001100100011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][31]~140_combout\,
	datab => \Adder|ALT_INV_G_array[1][35]~129_combout\,
	datac => \Adder|ALT_INV_P_array[2][35]~16_combout\,
	datad => \Adder|ALT_INV_G_array[1][29]~137_combout\,
	dataf => \Adder|ALT_INV_G_array~4_combout\,
	combout => \Adder|G_array[3][35]~74_combout\);

-- Location: LABCELL_X45_Y37_N38
\Adder|G_array[3][35]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][35]~combout\ = (\Adder|G_array[3][35]~74_combout\ & ((!\Adder|G_array~29_combout\) # (!\Adder|G_array[1][33]~128_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001010000011110000101000001111000010100000111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~29_combout\,
	datac => \Adder|ALT_INV_G_array[3][35]~74_combout\,
	datad => \Adder|ALT_INV_G_array[1][33]~128_combout\,
	combout => \Adder|G_array[3][35]~combout\);

-- Location: MLABCELL_X46_Y35_N16
\Adder|carry[36]~57\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[36]~57_combout\ = ( \Adder|G_array[3][27]~combout\ & ( \Adder|G_array[3][35]~combout\ ) ) # ( !\Adder|G_array[3][27]~combout\ & ( (\Adder|G_array[3][35]~combout\ & ((!\Adder|P_array[2][31]~6_combout\) # (!\Adder|P_array[2][35]~16_combout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000110010001100100011001000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][31]~6_combout\,
	datab => \Adder|ALT_INV_G_array[3][35]~combout\,
	datac => \Adder|ALT_INV_P_array[2][35]~16_combout\,
	dataf => \Adder|ALT_INV_G_array[3][27]~combout\,
	combout => \Adder|carry[36]~57_combout\);

-- Location: MLABCELL_X46_Y35_N14
\Adder|carry[52]~55\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[52]~55_combout\ = ( \Adder|P_array[2][35]~16_combout\ & ( (\Adder|G_array~8_combout\ & \Adder|P_array[2][23]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~8_combout\,
	datac => \Adder|ALT_INV_P_array[2][23]~8_combout\,
	dataf => \Adder|ALT_INV_P_array[2][35]~16_combout\,
	combout => \Adder|carry[52]~55_combout\);

-- Location: MLABCELL_X46_Y38_N24
\Adder|carry[52]~56\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[52]~56_combout\ = ( \Adder|carry[52]~55_combout\ & ( (!\Adder|G_array[3][19]~combout\) # (\Adder|carry[20]~25_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[3][19]~combout\,
	datab => \Adder|ALT_INV_carry[20]~25_combout\,
	dataf => \Adder|ALT_INV_carry[52]~55_combout\,
	combout => \Adder|carry[52]~56_combout\);

-- Location: MLABCELL_X46_Y34_N34
\Adder|S[36]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(36) = ( \Adder|carry[52]~56_combout\ & ( !\Adder|p\(36) ) ) # ( !\Adder|carry[52]~56_combout\ & ( !\Adder|p\(36) $ (\Adder|carry[36]~57_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000110011110011000011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_p\(36),
	datad => \Adder|ALT_INV_carry[36]~57_combout\,
	dataf => \Adder|ALT_INV_carry[52]~56_combout\,
	combout => \Adder|S\(36));

-- Location: MLABCELL_X39_Y35_N4
\Y_internal~121\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~121_combout\ = ( \Shifter|Equal2~0_combout\ & ( \Shifter|stage~168_combout\ & ( (!\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][27]~125_combout\)) # (\Shifter|Equal11~0_combout\ & ((\Shifter|stage~167_combout\))) ) ) ) # ( 
-- !\Shifter|Equal2~0_combout\ & ( \Shifter|stage~168_combout\ & ( (\Shifter|Equal11~0_combout\) # (\Shifter|stage[2][36]~90_combout\) ) ) ) # ( \Shifter|Equal2~0_combout\ & ( !\Shifter|stage~168_combout\ & ( (!\Shifter|Equal11~0_combout\ & 
-- (\Shifter|stage[2][27]~125_combout\)) # (\Shifter|Equal11~0_combout\ & ((\Shifter|stage~167_combout\))) ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( !\Shifter|stage~168_combout\ & ( (\Shifter|stage[2][36]~90_combout\ & !\Shifter|Equal11~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][36]~90_combout\,
	datab => \Shifter|ALT_INV_stage[2][27]~125_combout\,
	datac => \Shifter|ALT_INV_Equal11~0_combout\,
	datad => \Shifter|ALT_INV_stage~167_combout\,
	datae => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \Shifter|ALT_INV_stage~168_combout\,
	combout => \Y_internal~121_combout\);

-- Location: MLABCELL_X46_Y34_N0
\Y_internal~122\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~122_combout\ = ( \Adder|S\(36) & ( \Y_internal~121_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31)))) ) ) ) # ( !\Adder|S\(36) & ( 
-- \Y_internal~121_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Shifter|stage_out[31]~0_combout\)))) # (\Y_internal~0_combout\ & (\Adder|S\(31) & ((\ExtWord~input_o\)))) ) ) ) # ( \Adder|S\(36) & ( !\Y_internal~121_combout\ & ( 
-- (!\Y_internal~0_combout\ & (((\Shifter|stage_out[31]~0_combout\ & \ExtWord~input_o\)))) # (\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Adder|S\(31)))) ) ) ) # ( !\Adder|S\(36) & ( !\Y_internal~121_combout\ & ( (\ExtWord~input_o\ & 
-- ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \Adder|ALT_INV_S\(31),
	datac => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datad => \ALT_INV_ExtWord~input_o\,
	datae => \Adder|ALT_INV_S\(36),
	dataf => \ALT_INV_Y_internal~121_combout\,
	combout => \Y_internal~122_combout\);

-- Location: MLABCELL_X46_Y34_N38
\Y_internal~123\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~123_combout\ = ( \Y_internal~5_combout\ & ( (((\Y_internal~119_combout\ & \Y_internal~98_combout\)) # (\Y_internal~122_combout\)) # (\Y_internal~120_combout\) ) ) # ( !\Y_internal~5_combout\ & ( ((\Y_internal~119_combout\ & 
-- \Y_internal~98_combout\)) # (\Y_internal~120_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~119_combout\,
	datab => \ALT_INV_Y_internal~120_combout\,
	datac => \ALT_INV_Y_internal~98_combout\,
	datad => \ALT_INV_Y_internal~122_combout\,
	dataf => \ALT_INV_Y_internal~5_combout\,
	combout => \Y_internal~123_combout\);

-- Location: LABCELL_X47_Y33_N2
\Y_internal~124\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~124_combout\ = ( \B[37]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (!\A[37]~input_o\)))) # (\LogicFN[1]~input_o\ & (((\A[37]~input_o\)))) ) ) # ( !\B[37]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (\A[37]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101000100101101011010010010110101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[1]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_A[37]~input_o\,
	datad => \ALT_INV_B[19]~input_o\,
	dataf => \ALT_INV_B[37]~input_o\,
	combout => \Y_internal~124_combout\);

-- Location: LABCELL_X47_Y33_N24
\Y_internal~125\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~125_combout\ = ( \Y_internal~99_combout\ & ( (\A[37]~input_o\) # (\B[37]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[37]~input_o\,
	datad => \ALT_INV_A[37]~input_o\,
	dataf => \ALT_INV_Y_internal~99_combout\,
	combout => \Y_internal~125_combout\);

-- Location: LABCELL_X47_Y33_N18
\Adder|p[37]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(37) = ( \B[37]~input_o\ & ( !\AddnSub~input_o\ $ (\A[37]~input_o\) ) ) # ( !\B[37]~input_o\ & ( !\AddnSub~input_o\ $ (!\A[37]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[37]~input_o\,
	dataf => \ALT_INV_B[37]~input_o\,
	combout => \Adder|p\(37));

-- Location: MLABCELL_X46_Y34_N32
\Adder|P_array[2][36]~45\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][36]~45_combout\ = ( \Adder|p\(33) & ( (\Adder|p\(36) & \Adder|G_array~29_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_p\(36),
	datac => \Adder|ALT_INV_G_array~29_combout\,
	dataf => \Adder|ALT_INV_p\(33),
	combout => \Adder|P_array[2][36]~45_combout\);

-- Location: MLABCELL_X42_Y34_N6
\Adder|P_array[4][36]~46\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[4][36]~46_combout\ = ( \Adder|P_array[2][36]~45_combout\ & ( \Adder|P_array[2][32]~41_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_P_array[2][32]~41_combout\,
	dataf => \Adder|ALT_INV_P_array[2][36]~45_combout\,
	combout => \Adder|P_array[4][36]~46_combout\);

-- Location: MLABCELL_X42_Y37_N2
\Adder|carry[53]~58\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[53]~58_combout\ = ( \Adder|P_array[4][36]~46_combout\ & ( (\Adder|P_array[2][28]~35_combout\ & \Adder|P_array[2][24]~32_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_P_array[2][28]~35_combout\,
	datad => \Adder|ALT_INV_P_array[2][24]~32_combout\,
	dataf => \Adder|ALT_INV_P_array[4][36]~46_combout\,
	combout => \Adder|carry[53]~58_combout\);

-- Location: MLABCELL_X42_Y37_N12
\Adder|carry[53]~59\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[53]~59_combout\ = ( \Adder|carry[53]~58_combout\ & ( (!\Adder|G_array[3][20]~combout\) # (\Adder|carry[21]~26_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[21]~26_combout\,
	datab => \Adder|ALT_INV_G_array[3][20]~combout\,
	dataf => \Adder|ALT_INV_carry[53]~58_combout\,
	combout => \Adder|carry[53]~59_combout\);

-- Location: MLABCELL_X46_Y34_N36
\Adder|G_array~75\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~75_combout\ = ( \Adder|G_array[1][34]~111_combout\ & ( (\Adder|p\(35) & \Adder|p\(36)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_p\(35),
	datad => \Adder|ALT_INV_p\(36),
	dataf => \Adder|ALT_INV_G_array[1][34]~111_combout\,
	combout => \Adder|G_array~75_combout\);

-- Location: MLABCELL_X46_Y34_N14
\Adder|G_array[1][36]~110\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][36]~110_combout\ = ( \A[36]~input_o\ & ( (!\AddnSub~input_o\ & (((\B[35]~input_o\ & \A[35]~input_o\)) # (\B[36]~input_o\))) # (\AddnSub~input_o\ & ((!\B[36]~input_o\) # ((!\B[35]~input_o\ & \A[35]~input_o\)))) ) ) # ( !\A[36]~input_o\ & 
-- ( (\A[35]~input_o\ & ((!\B[35]~input_o\ & (\AddnSub~input_o\ & !\B[36]~input_o\)) # (\B[35]~input_o\ & (!\AddnSub~input_o\ & \B[36]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000100000000100000010000110111110011100011011111001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[35]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[35]~input_o\,
	datad => \ALT_INV_B[36]~input_o\,
	dataf => \ALT_INV_A[36]~input_o\,
	combout => \Adder|G_array[1][36]~110_combout\);

-- Location: LABCELL_X45_Y34_N32
\Adder|G_array[3][36]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][36]~combout\ = ( \Adder|G_array~70_combout\ & ( (!\Adder|P_array[2][36]~45_combout\ & (!\Adder|G_array~75_combout\ & !\Adder|G_array[1][36]~110_combout\)) ) ) # ( !\Adder|G_array~70_combout\ & ( (!\Adder|G_array~75_combout\ & 
-- (!\Adder|G_array[1][36]~110_combout\ & ((!\Adder|G_array[1][32]~112_combout\) # (!\Adder|P_array[2][36]~45_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000000000111000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][32]~112_combout\,
	datab => \Adder|ALT_INV_P_array[2][36]~45_combout\,
	datac => \Adder|ALT_INV_G_array~75_combout\,
	datad => \Adder|ALT_INV_G_array[1][36]~110_combout\,
	dataf => \Adder|ALT_INV_G_array~70_combout\,
	combout => \Adder|G_array[3][36]~combout\);

-- Location: MLABCELL_X42_Y37_N20
\Adder|carry[37]~60\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[37]~60_combout\ = (\Adder|G_array[3][36]~combout\ & ((!\Adder|P_array[4][36]~46_combout\) # (\Adder|G_array[3][28]~combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011011101000000001101110100000000110111010000000011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[3][28]~combout\,
	datab => \Adder|ALT_INV_P_array[4][36]~46_combout\,
	datad => \Adder|ALT_INV_G_array[3][36]~combout\,
	combout => \Adder|carry[37]~60_combout\);

-- Location: MLABCELL_X42_Y37_N26
\Adder|S[37]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(37) = ( \Adder|carry[37]~60_combout\ & ( !\Adder|p\(37) $ (!\Adder|carry[53]~59_combout\) ) ) # ( !\Adder|carry[37]~60_combout\ & ( !\Adder|p\(37) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_p\(37),
	datad => \Adder|ALT_INV_carry[53]~59_combout\,
	dataf => \Adder|ALT_INV_carry[37]~60_combout\,
	combout => \Adder|S\(37));

-- Location: LABCELL_X35_Y34_N14
\Y_internal~126\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~126_combout\ = ( \Shifter|stage~166_combout\ & ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\) # (\Shifter|stage~165_combout\) ) ) ) # ( !\Shifter|stage~166_combout\ & ( \Shifter|Equal11~0_combout\ & ( 
-- (\Shifter|stage~165_combout\ & \Shifter|Equal2~0_combout\) ) ) ) # ( \Shifter|stage~166_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][37]~96_combout\)) # (\Shifter|Equal2~0_combout\ & 
-- ((\Shifter|stage[2][26]~121_combout\))) ) ) ) # ( !\Shifter|stage~166_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][37]~96_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][26]~121_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][37]~96_combout\,
	datab => \Shifter|ALT_INV_stage~165_combout\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][26]~121_combout\,
	datae => \Shifter|ALT_INV_stage~166_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~126_combout\);

-- Location: LABCELL_X45_Y31_N32
\Y_internal~127\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~127_combout\ = ( \Adder|S\(37) & ( \Y_internal~126_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31)))) ) ) ) # ( !\Adder|S\(37) & ( 
-- \Y_internal~126_combout\ & ( (!\ExtWord~input_o\ & (((!\Y_internal~0_combout\)))) # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) ) # ( \Adder|S\(37) & ( 
-- !\Y_internal~126_combout\ & ( (!\ExtWord~input_o\ & (((\Y_internal~0_combout\)))) # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(37) & ( 
-- !\Y_internal~126_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S\(31),
	datab => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \ALT_INV_Y_internal~0_combout\,
	datae => \Adder|ALT_INV_S\(37),
	dataf => \ALT_INV_Y_internal~126_combout\,
	combout => \Y_internal~127_combout\);

-- Location: LABCELL_X47_Y33_N28
\Y_internal~128\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~128_combout\ = ( \Y_internal~127_combout\ & ( (((\Y_internal~124_combout\ & \Y_internal~98_combout\)) # (\Y_internal~125_combout\)) # (\Y_internal~5_combout\) ) ) # ( !\Y_internal~127_combout\ & ( ((\Y_internal~124_combout\ & 
-- \Y_internal~98_combout\)) # (\Y_internal~125_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111101010111111111110101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~5_combout\,
	datab => \ALT_INV_Y_internal~124_combout\,
	datac => \ALT_INV_Y_internal~98_combout\,
	datad => \ALT_INV_Y_internal~125_combout\,
	dataf => \ALT_INV_Y_internal~127_combout\,
	combout => \Y_internal~128_combout\);

-- Location: LABCELL_X47_Y34_N34
\Y_internal~129\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~129_combout\ = ( \LogicFN[1]~input_o\ & ( (\A[38]~input_o\ & \B[38]~input_o\) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\A[38]~input_o\ $ ((!\B[38]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011011110110000001101111011000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[38]~input_o\,
	datab => \ALT_INV_B[38]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_B[19]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~129_combout\);

-- Location: LABCELL_X47_Y34_N32
\Y_internal~130\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~130_combout\ = (\Y_internal~99_combout\ & ((\B[38]~input_o\) # (\A[38]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011100000000011101110000000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[38]~input_o\,
	datab => \ALT_INV_B[38]~input_o\,
	datad => \ALT_INV_Y_internal~99_combout\,
	combout => \Y_internal~130_combout\);

-- Location: LABCELL_X47_Y34_N18
\Adder|p[38]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(38) = !\A[38]~input_o\ $ (!\B[38]~input_o\ $ (\AddnSub~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010010110100101101001011010010110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[38]~input_o\,
	datab => \ALT_INV_B[38]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|p\(38));

-- Location: LABCELL_X45_Y37_N36
\Adder|P_array[2][37]~47\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][37]~47_combout\ = ( \Adder|G_array~34_combout\ & ( \Adder|G_array~29_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~29_combout\,
	dataf => \Adder|ALT_INV_G_array~34_combout\,
	combout => \Adder|P_array[2][37]~47_combout\);

-- Location: LABCELL_X45_Y35_N22
\Adder|P_array[4][37]~48\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[4][37]~48_combout\ = (\Adder|P_array[2][37]~47_combout\ & \Adder|P_array[2][33]~43_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_P_array[2][37]~47_combout\,
	datac => \Adder|ALT_INV_P_array[2][33]~43_combout\,
	combout => \Adder|P_array[4][37]~48_combout\);

-- Location: MLABCELL_X44_Y37_N36
\Adder|carry[38]~61\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[38]~61_combout\ = ( \Adder|G_array[3][21]~combout\ & ( (\Adder|P_array[4][37]~48_combout\ & ((!\Adder|G_array[3][29]~combout\) # ((\Adder|carry[38]~27_combout\ & \Adder|G_array~63_combout\)))) ) ) # ( !\Adder|G_array[3][21]~combout\ & ( 
-- (\Adder|P_array[4][37]~48_combout\ & ((!\Adder|G_array[3][29]~combout\) # (\Adder|G_array~63_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001111000010100000111100001010000010110000101000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[3][29]~combout\,
	datab => \Adder|ALT_INV_carry[38]~27_combout\,
	datac => \Adder|ALT_INV_P_array[4][37]~48_combout\,
	datad => \Adder|ALT_INV_G_array~63_combout\,
	dataf => \Adder|ALT_INV_G_array[3][21]~combout\,
	combout => \Adder|carry[38]~61_combout\);

-- Location: MLABCELL_X44_Y37_N12
\Adder|P_array[4][37]~49\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[4][37]~49_combout\ = ( \Adder|P_array[4][37]~48_combout\ & ( \Adder|G_array~63_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Adder|ALT_INV_G_array~63_combout\,
	dataf => \Adder|ALT_INV_P_array[4][37]~48_combout\,
	combout => \Adder|P_array[4][37]~49_combout\);

-- Location: LABCELL_X45_Y37_N0
\Adder|G_array~76\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~76_combout\ = ( \Adder|G_array~34_combout\ & ( \Adder|G_array[1][35]~129_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][35]~129_combout\,
	dataf => \Adder|ALT_INV_G_array~34_combout\,
	combout => \Adder|G_array~76_combout\);

-- Location: LABCELL_X45_Y37_N12
\Adder|G_array[3][37]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][37]~combout\ = ( \Adder|P_array[2][37]~47_combout\ & ( (!\Adder|G_array[1][33]~128_combout\ & (!\Adder|G_array~72_combout\ & (!\Adder|G_array~76_combout\ & !\Adder|G_array[1][37]~131_combout\))) ) ) # ( !\Adder|P_array[2][37]~47_combout\ 
-- & ( (!\Adder|G_array~76_combout\ & !\Adder|G_array[1][37]~131_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][33]~128_combout\,
	datab => \Adder|ALT_INV_G_array~72_combout\,
	datac => \Adder|ALT_INV_G_array~76_combout\,
	datad => \Adder|ALT_INV_G_array[1][37]~131_combout\,
	dataf => \Adder|ALT_INV_P_array[2][37]~47_combout\,
	combout => \Adder|G_array[3][37]~combout\);

-- Location: MLABCELL_X44_Y37_N34
\Adder|S[38]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(38) = ( \Adder|G_array[3][37]~combout\ & ( !\Adder|p\(38) $ (((!\Adder|carry[38]~61_combout\ & ((!\Adder|G_array~54_combout\) # (!\Adder|P_array[4][37]~49_combout\))))) ) ) # ( !\Adder|G_array[3][37]~combout\ & ( !\Adder|p\(38) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101001011010011010100101101001101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_p\(38),
	datab => \Adder|ALT_INV_G_array~54_combout\,
	datac => \Adder|ALT_INV_carry[38]~61_combout\,
	datad => \Adder|ALT_INV_P_array[4][37]~49_combout\,
	dataf => \Adder|ALT_INV_G_array[3][37]~combout\,
	combout => \Adder|S\(38));

-- Location: LABCELL_X40_Y32_N24
\Y_internal~131\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~131_combout\ = ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage~163_combout\ & ( (\Shifter|Equal2~0_combout\) # (\Shifter|stage~164_combout\) ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage~163_combout\ & ( 
-- (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][38]~102_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][25]~117_combout\)) ) ) ) # ( \Shifter|Equal11~0_combout\ & ( !\Shifter|stage~163_combout\ & ( (\Shifter|stage~164_combout\ & 
-- !\Shifter|Equal2~0_combout\) ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( !\Shifter|stage~163_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][38]~102_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][25]~117_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage~164_combout\,
	datab => \Shifter|ALT_INV_stage[2][25]~117_combout\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][38]~102_combout\,
	datae => \Shifter|ALT_INV_Equal11~0_combout\,
	dataf => \Shifter|ALT_INV_stage~163_combout\,
	combout => \Y_internal~131_combout\);

-- Location: LABCELL_X40_Y36_N22
\Y_internal~132\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~132_combout\ = ( \Adder|S\(38) & ( \Y_internal~131_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(38) & ( 
-- \Y_internal~131_combout\ & ( (!\Y_internal~0_combout\ & ((!\ExtWord~input_o\) # ((\Shifter|stage_out[31]~0_combout\)))) # (\Y_internal~0_combout\ & (\ExtWord~input_o\ & ((\Adder|S\(31))))) ) ) ) # ( \Adder|S\(38) & ( !\Y_internal~131_combout\ & ( 
-- (!\Y_internal~0_combout\ & (\ExtWord~input_o\ & (\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & ((!\ExtWord~input_o\) # ((\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(38) & ( !\Y_internal~131_combout\ & ( (\ExtWord~input_o\ & 
-- ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|S\(31)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \ALT_INV_ExtWord~input_o\,
	datac => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datad => \Adder|ALT_INV_S\(31),
	datae => \Adder|ALT_INV_S\(38),
	dataf => \ALT_INV_Y_internal~131_combout\,
	combout => \Y_internal~132_combout\);

-- Location: LABCELL_X47_Y34_N20
\Y_internal~133\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~133_combout\ = ( \Y_internal~98_combout\ & ( (((\Y_internal~5_combout\ & \Y_internal~132_combout\)) # (\Y_internal~130_combout\)) # (\Y_internal~129_combout\) ) ) # ( !\Y_internal~98_combout\ & ( ((\Y_internal~5_combout\ & 
-- \Y_internal~132_combout\)) # (\Y_internal~130_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111000011110101111100111111011111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~5_combout\,
	datab => \ALT_INV_Y_internal~129_combout\,
	datac => \ALT_INV_Y_internal~130_combout\,
	datad => \ALT_INV_Y_internal~132_combout\,
	dataf => \ALT_INV_Y_internal~98_combout\,
	combout => \Y_internal~133_combout\);

-- Location: MLABCELL_X44_Y37_N32
\Adder|P_array[2][38]~50\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][38]~50_combout\ = ( \Adder|G_array~34_combout\ & ( (\Adder|p\(38) & \Adder|p\(35)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_p\(38),
	datac => \Adder|ALT_INV_p\(35),
	dataf => \Adder|ALT_INV_G_array~34_combout\,
	combout => \Adder|P_array[2][38]~50_combout\);

-- Location: LABCELL_X45_Y36_N28
\Adder|P_array[4][38]~51\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[4][38]~51_combout\ = ( \Adder|P_array[2][38]~50_combout\ & ( \Adder|P_array[2][34]~44_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Adder|ALT_INV_P_array[2][34]~44_combout\,
	dataf => \Adder|ALT_INV_P_array[2][38]~50_combout\,
	combout => \Adder|P_array[4][38]~51_combout\);

-- Location: MLABCELL_X44_Y36_N10
\Adder|P_array[4][38]~52\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[4][38]~52_combout\ = ( \Adder|G_array~66_combout\ & ( \Adder|P_array[4][38]~51_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_P_array[4][38]~51_combout\,
	dataf => \Adder|ALT_INV_G_array~66_combout\,
	combout => \Adder|P_array[4][38]~52_combout\);

-- Location: MLABCELL_X44_Y36_N34
\Adder|carry[39]~62\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[39]~62_combout\ = ( \Adder|P_array[4][38]~51_combout\ & ( \Adder|G_array[3][14]~combout\ & ( (!\Adder|G_array[3][30]~combout\) # ((!\Adder|G_array[3][22]~combout\ & \Adder|G_array~66_combout\)) ) ) ) # ( \Adder|P_array[4][38]~51_combout\ & ( 
-- !\Adder|G_array[3][14]~combout\ & ( (!\Adder|G_array[3][30]~combout\) # ((\Adder|G_array~66_combout\ & ((!\Adder|G_array[3][22]~combout\) # (\Adder|G_array~56_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101111101100000000000000001010101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[3][30]~combout\,
	datab => \Adder|ALT_INV_G_array~56_combout\,
	datac => \Adder|ALT_INV_G_array[3][22]~combout\,
	datad => \Adder|ALT_INV_G_array~66_combout\,
	datae => \Adder|ALT_INV_P_array[4][38]~51_combout\,
	dataf => \Adder|ALT_INV_G_array[3][14]~combout\,
	combout => \Adder|carry[39]~62_combout\);

-- Location: LABCELL_X47_Y34_N16
\Adder|G_array[1][38]~109\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][38]~109_combout\ = ( \B[37]~input_o\ & ( (!\B[38]~input_o\ & (\A[38]~input_o\ & ((\AddnSub~input_o\) # (\A[37]~input_o\)))) # (\B[38]~input_o\ & (!\AddnSub~input_o\ & ((\A[37]~input_o\) # (\A[38]~input_o\)))) ) ) # ( !\B[37]~input_o\ & ( 
-- (!\B[38]~input_o\ & (\AddnSub~input_o\ & ((\A[37]~input_o\) # (\A[38]~input_o\)))) # (\B[38]~input_o\ & (\A[38]~input_o\ & ((!\AddnSub~input_o\) # (\A[37]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101001101000100010100110100010111010001000001011101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[38]~input_o\,
	datab => \ALT_INV_B[38]~input_o\,
	datac => \ALT_INV_A[37]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[37]~input_o\,
	combout => \Adder|G_array[1][38]~109_combout\);

-- Location: MLABCELL_X44_Y37_N18
\Adder|G_array~77\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~77_combout\ = ( \Adder|G_array[1][36]~110_combout\ & ( (\Adder|p\(37) & \Adder|p\(38)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_p\(37),
	datad => \Adder|ALT_INV_p\(38),
	dataf => \Adder|ALT_INV_G_array[1][36]~110_combout\,
	combout => \Adder|G_array~77_combout\);

-- Location: LABCELL_X45_Y36_N34
\Adder|G_array[3][38]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][38]~combout\ = ( \Adder|P_array[2][38]~50_combout\ & ( (!\Adder|G_array[1][38]~109_combout\ & (!\Adder|G_array~77_combout\ & (!\Adder|G_array[1][34]~111_combout\ & !\Adder|G_array~73_combout\))) ) ) # ( !\Adder|P_array[2][38]~50_combout\ 
-- & ( (!\Adder|G_array[1][38]~109_combout\ & !\Adder|G_array~77_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][38]~109_combout\,
	datab => \Adder|ALT_INV_G_array~77_combout\,
	datac => \Adder|ALT_INV_G_array[1][34]~111_combout\,
	datad => \Adder|ALT_INV_G_array~73_combout\,
	dataf => \Adder|ALT_INV_P_array[2][38]~50_combout\,
	combout => \Adder|G_array[3][38]~combout\);

-- Location: LABCELL_X47_Y34_N22
\Adder|p[39]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(39) = ( \B[39]~input_o\ & ( !\A[39]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\B[39]~input_o\ & ( !\A[39]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[39]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[39]~input_o\,
	combout => \Adder|p\(39));

-- Location: MLABCELL_X44_Y36_N8
\Adder|S[39]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(39) = ( \Adder|p\(39) & ( (!\Adder|carry[39]~62_combout\ & (\Adder|G_array[3][38]~combout\ & ((!\Adder|P_array[4][38]~52_combout\) # (!\Adder|carry[39]~29_combout\)))) ) ) # ( !\Adder|p\(39) & ( ((!\Adder|G_array[3][38]~combout\) # 
-- ((\Adder|P_array[4][38]~52_combout\ & \Adder|carry[39]~29_combout\))) # (\Adder|carry[39]~62_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110111111100111111011100001100000010000000110000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[4][38]~52_combout\,
	datab => \Adder|ALT_INV_carry[39]~62_combout\,
	datac => \Adder|ALT_INV_G_array[3][38]~combout\,
	datad => \Adder|ALT_INV_carry[39]~29_combout\,
	dataf => \Adder|ALT_INV_p\(39),
	combout => \Adder|S\(39));

-- Location: MLABCELL_X39_Y34_N34
\Y_internal~136\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~136_combout\ = ( \Shifter|stage[2][24]~113_combout\ & ( \Shifter|stage~162_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((\Shifter|Equal11~0_combout\)) # (\Shifter|stage[2][39]~108_combout\))) # (\Shifter|Equal2~0_combout\ & 
-- (((!\Shifter|Equal11~0_combout\) # (\Shifter|stage~161_combout\)))) ) ) ) # ( !\Shifter|stage[2][24]~113_combout\ & ( \Shifter|stage~162_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((\Shifter|Equal11~0_combout\)) # (\Shifter|stage[2][39]~108_combout\))) 
-- # (\Shifter|Equal2~0_combout\ & (((\Shifter|stage~161_combout\ & \Shifter|Equal11~0_combout\)))) ) ) ) # ( \Shifter|stage[2][24]~113_combout\ & ( !\Shifter|stage~162_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][39]~108_combout\ & 
-- ((!\Shifter|Equal11~0_combout\)))) # (\Shifter|Equal2~0_combout\ & (((!\Shifter|Equal11~0_combout\) # (\Shifter|stage~161_combout\)))) ) ) ) # ( !\Shifter|stage[2][24]~113_combout\ & ( !\Shifter|stage~162_combout\ & ( (!\Shifter|Equal2~0_combout\ & 
-- (\Shifter|stage[2][39]~108_combout\ & ((!\Shifter|Equal11~0_combout\)))) # (\Shifter|Equal2~0_combout\ & (((\Shifter|stage~161_combout\ & \Shifter|Equal11~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][39]~108_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_stage~161_combout\,
	datad => \Shifter|ALT_INV_Equal11~0_combout\,
	datae => \Shifter|ALT_INV_stage[2][24]~113_combout\,
	dataf => \Shifter|ALT_INV_stage~162_combout\,
	combout => \Y_internal~136_combout\);

-- Location: LABCELL_X40_Y36_N20
\Y_internal~137\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~137_combout\ = ( \Adder|S\(39) & ( \Y_internal~136_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31)))) ) ) ) # ( !\Adder|S\(39) & ( 
-- \Y_internal~136_combout\ & ( (!\Y_internal~0_combout\ & ((!\ExtWord~input_o\) # ((\Shifter|stage_out[31]~0_combout\)))) # (\Y_internal~0_combout\ & (\ExtWord~input_o\ & (\Adder|S\(31)))) ) ) ) # ( \Adder|S\(39) & ( !\Y_internal~136_combout\ & ( 
-- (!\Y_internal~0_combout\ & (\ExtWord~input_o\ & ((\Shifter|stage_out[31]~0_combout\)))) # (\Y_internal~0_combout\ & ((!\ExtWord~input_o\) # ((\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(39) & ( !\Y_internal~136_combout\ & ( (\ExtWord~input_o\ & 
-- ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \ALT_INV_ExtWord~input_o\,
	datac => \Adder|ALT_INV_S\(31),
	datad => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datae => \Adder|ALT_INV_S\(39),
	dataf => \ALT_INV_Y_internal~136_combout\,
	combout => \Y_internal~137_combout\);

-- Location: LABCELL_X47_Y34_N4
\Y_internal~135\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~135_combout\ = (\Y_internal~99_combout\ & ((\A[39]~input_o\) # (\B[39]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011100000000011101110000000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[39]~input_o\,
	datab => \ALT_INV_A[39]~input_o\,
	datad => \ALT_INV_Y_internal~99_combout\,
	combout => \Y_internal~135_combout\);

-- Location: LABCELL_X47_Y34_N6
\Y_internal~134\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~134_combout\ = ( \LogicFN[1]~input_o\ & ( (\B[39]~input_o\ & \A[39]~input_o\) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\B[39]~input_o\ $ ((!\A[39]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011011110110000001101111011000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[39]~input_o\,
	datab => \ALT_INV_A[39]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_B[19]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~134_combout\);

-- Location: LABCELL_X47_Y34_N8
\Y_internal~138\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~138_combout\ = ( \Y_internal~134_combout\ & ( (((\Y_internal~137_combout\ & \Y_internal~5_combout\)) # (\Y_internal~135_combout\)) # (\Y_internal~98_combout\) ) ) # ( !\Y_internal~134_combout\ & ( ((\Y_internal~137_combout\ & 
-- \Y_internal~5_combout\)) # (\Y_internal~135_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111000001011111111100110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~137_combout\,
	datab => \ALT_INV_Y_internal~98_combout\,
	datac => \ALT_INV_Y_internal~5_combout\,
	datad => \ALT_INV_Y_internal~135_combout\,
	dataf => \ALT_INV_Y_internal~134_combout\,
	combout => \Y_internal~138_combout\);

-- Location: MLABCELL_X39_Y38_N4
\Adder|G_array~78\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~78_combout\ = ( \Adder|P_array[2][39]~18_combout\ & ( (!\Adder|G_array[3][31]~combout\ & \Adder|P_array[2][35]~16_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array[3][31]~combout\,
	datad => \Adder|ALT_INV_P_array[2][35]~16_combout\,
	dataf => \Adder|ALT_INV_P_array[2][39]~18_combout\,
	combout => \Adder|G_array~78_combout\);

-- Location: LABCELL_X47_Y34_N38
\Adder|p[40]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(40) = ( \B[40]~input_o\ & ( !\A[40]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\B[40]~input_o\ & ( !\A[40]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[40]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[40]~input_o\,
	combout => \Adder|p\(40));

-- Location: MLABCELL_X39_Y38_N18
\Adder|P_array[4][39]~53\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[4][39]~53_combout\ = ( \Adder|P_array[2][39]~18_combout\ & ( (\Adder|P_array[2][35]~16_combout\ & \Adder|G_array~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_P_array[2][35]~16_combout\,
	datad => \Adder|ALT_INV_G_array~8_combout\,
	dataf => \Adder|ALT_INV_P_array[2][39]~18_combout\,
	combout => \Adder|P_array[4][39]~53_combout\);

-- Location: MLABCELL_X39_Y38_N16
\Adder|carry[40]~64\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[40]~64_combout\ = ( \Adder|G_array[3][15]~combout\ & ( (!\Adder|G_array[3][23]~combout\ & \Adder|P_array[4][39]~53_combout\) ) ) # ( !\Adder|G_array[3][15]~combout\ & ( (\Adder|P_array[4][39]~53_combout\ & ((!\Adder|G_array[3][23]~combout\) # 
-- (\Adder|P_array[4][31]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001101000011010000110100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[4][31]~10_combout\,
	datab => \Adder|ALT_INV_G_array[3][23]~combout\,
	datac => \Adder|ALT_INV_P_array[4][39]~53_combout\,
	dataf => \Adder|ALT_INV_G_array[3][15]~combout\,
	combout => \Adder|carry[40]~64_combout\);

-- Location: MLABCELL_X39_Y38_N8
\Adder|carry[40]~63\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[40]~63_combout\ = ( \Adder|G_array[6][7]~combout\ & ( (\Adder|carry~2_combout\ & (\Adder|carry~5_combout\ & (\Adder|P_array[4][39]~53_combout\ & \Adder|P_array[4][31]~10_combout\))) ) ) # ( !\Adder|G_array[6][7]~combout\ & ( 
-- (\Adder|carry~2_combout\ & (\Adder|P_array[4][39]~53_combout\ & \Adder|P_array[4][31]~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry~2_combout\,
	datab => \Adder|ALT_INV_carry~5_combout\,
	datac => \Adder|ALT_INV_P_array[4][39]~53_combout\,
	datad => \Adder|ALT_INV_P_array[4][31]~10_combout\,
	dataf => \Adder|ALT_INV_G_array[6][7]~combout\,
	combout => \Adder|carry[40]~63_combout\);

-- Location: MLABCELL_X39_Y38_N2
\Adder|S[40]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(40) = ( \Adder|G_array[3][39]~combout\ & ( !\Adder|p\(40) $ (((!\Adder|G_array~78_combout\ & (!\Adder|carry[40]~64_combout\ & !\Adder|carry[40]~63_combout\)))) ) ) # ( !\Adder|G_array[3][39]~combout\ & ( !\Adder|p\(40) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110001101100110011000110110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~78_combout\,
	datab => \Adder|ALT_INV_p\(40),
	datac => \Adder|ALT_INV_carry[40]~64_combout\,
	datad => \Adder|ALT_INV_carry[40]~63_combout\,
	dataf => \Adder|ALT_INV_G_array[3][39]~combout\,
	combout => \Adder|S\(40));

-- Location: MLABCELL_X39_Y34_N18
\Y_internal~141\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~141_combout\ = ( \Shifter|stage[2][40]~114_combout\ & ( \Shifter|stage~159_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((!\Shifter|Equal11~0_combout\) # (\Shifter|stage~160_combout\)))) # (\Shifter|Equal2~0_combout\ & 
-- (((\Shifter|Equal11~0_combout\)) # (\Shifter|stage[2][23]~107_combout\))) ) ) ) # ( !\Shifter|stage[2][40]~114_combout\ & ( \Shifter|stage~159_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((\Shifter|stage~160_combout\ & \Shifter|Equal11~0_combout\)))) # 
-- (\Shifter|Equal2~0_combout\ & (((\Shifter|Equal11~0_combout\)) # (\Shifter|stage[2][23]~107_combout\))) ) ) ) # ( \Shifter|stage[2][40]~114_combout\ & ( !\Shifter|stage~159_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((!\Shifter|Equal11~0_combout\) # 
-- (\Shifter|stage~160_combout\)))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][23]~107_combout\ & ((!\Shifter|Equal11~0_combout\)))) ) ) ) # ( !\Shifter|stage[2][40]~114_combout\ & ( !\Shifter|stage~159_combout\ & ( (!\Shifter|Equal2~0_combout\ & 
-- (((\Shifter|stage~160_combout\ & \Shifter|Equal11~0_combout\)))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][23]~107_combout\ & ((!\Shifter|Equal11~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][23]~107_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_stage~160_combout\,
	datad => \Shifter|ALT_INV_Equal11~0_combout\,
	datae => \Shifter|ALT_INV_stage[2][40]~114_combout\,
	dataf => \Shifter|ALT_INV_stage~159_combout\,
	combout => \Y_internal~141_combout\);

-- Location: MLABCELL_X44_Y35_N26
\Y_internal~142\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~142_combout\ = ( \Adder|S\(31) & ( \Y_internal~141_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (((\Adder|S\(40)) # (\ExtWord~input_o\)))) ) ) ) # ( 
-- !\Adder|S\(31) & ( \Y_internal~141_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (((!\ExtWord~input_o\ & \Adder|S\(40))))) ) ) ) # ( \Adder|S\(31) & ( 
-- !\Y_internal~141_combout\ & ( (!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\ & (\ExtWord~input_o\))) # (\Y_internal~0_combout\ & (((\Adder|S\(40)) # (\ExtWord~input_o\)))) ) ) ) # ( !\Adder|S\(31) & ( !\Y_internal~141_combout\ & ( 
-- (!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\ & (\ExtWord~input_o\))) # (\Y_internal~0_combout\ & (((!\ExtWord~input_o\ & \Adder|S\(40))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \Adder|ALT_INV_S\(40),
	datae => \Adder|ALT_INV_S\(31),
	dataf => \ALT_INV_Y_internal~141_combout\,
	combout => \Y_internal~142_combout\);

-- Location: LABCELL_X47_Y34_N12
\Y_internal~140\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~140_combout\ = (\Y_internal~99_combout\ & ((\B[40]~input_o\) # (\A[40]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011100000000011101110000000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[40]~input_o\,
	datab => \ALT_INV_B[40]~input_o\,
	datad => \ALT_INV_Y_internal~99_combout\,
	combout => \Y_internal~140_combout\);

-- Location: LABCELL_X47_Y34_N14
\Y_internal~139\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~139_combout\ = ( \LogicFN[1]~input_o\ & ( (\A[40]~input_o\ & \B[40]~input_o\) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\A[40]~input_o\ $ ((!\B[40]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011011110110000001101111011000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[40]~input_o\,
	datab => \ALT_INV_B[40]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_B[19]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~139_combout\);

-- Location: LABCELL_X47_Y34_N28
\Y_internal~143\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~143_combout\ = ( \Y_internal~139_combout\ & ( (((\Y_internal~5_combout\ & \Y_internal~142_combout\)) # (\Y_internal~140_combout\)) # (\Y_internal~98_combout\) ) ) # ( !\Y_internal~139_combout\ & ( ((\Y_internal~5_combout\ & 
-- \Y_internal~142_combout\)) # (\Y_internal~140_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111000001011111111100110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~5_combout\,
	datab => \ALT_INV_Y_internal~98_combout\,
	datac => \ALT_INV_Y_internal~142_combout\,
	datad => \ALT_INV_Y_internal~140_combout\,
	dataf => \ALT_INV_Y_internal~139_combout\,
	combout => \Y_internal~143_combout\);

-- Location: LABCELL_X47_Y34_N10
\Adder|G_array~79\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~79_combout\ = ( \Adder|G_array[1][38]~109_combout\ & ( (\Adder|p\(40) & \Adder|p\(39)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_p\(40),
	datad => \Adder|ALT_INV_p\(39),
	dataf => \Adder|ALT_INV_G_array[1][38]~109_combout\,
	combout => \Adder|G_array~79_combout\);

-- Location: LABCELL_X47_Y34_N36
\Adder|G_array[1][40]~108\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][40]~108_combout\ = ( \B[40]~input_o\ & ( (!\A[39]~input_o\ & (\A[40]~input_o\ & (!\AddnSub~input_o\))) # (\A[39]~input_o\ & ((!\B[39]~input_o\ & (\A[40]~input_o\)) # (\B[39]~input_o\ & ((!\AddnSub~input_o\))))) ) ) # ( !\B[40]~input_o\ & 
-- ( (!\A[39]~input_o\ & (\A[40]~input_o\ & (\AddnSub~input_o\))) # (\A[39]~input_o\ & ((!\B[39]~input_o\ & ((\AddnSub~input_o\))) # (\B[39]~input_o\ & (\A[40]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110101000100010011010101000100010111000100010001011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[40]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[39]~input_o\,
	datad => \ALT_INV_A[39]~input_o\,
	dataf => \ALT_INV_B[40]~input_o\,
	combout => \Adder|G_array[1][40]~108_combout\);

-- Location: MLABCELL_X44_Y37_N16
\Adder|P_array[2][40]~54\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][40]~54_combout\ = ( \Adder|p\(40) & ( (\Adder|p\(37) & \Adder|G_array~33_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_p\(37),
	datad => \Adder|ALT_INV_G_array~33_combout\,
	dataf => \Adder|ALT_INV_p\(40),
	combout => \Adder|P_array[2][40]~54_combout\);

-- Location: LABCELL_X45_Y34_N20
\Adder|G_array[3][40]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][40]~combout\ = ( \Adder|P_array[2][40]~54_combout\ & ( (!\Adder|G_array~79_combout\ & (!\Adder|G_array[1][40]~108_combout\ & (!\Adder|G_array~75_combout\ & !\Adder|G_array[1][36]~110_combout\))) ) ) # ( !\Adder|P_array[2][40]~54_combout\ 
-- & ( (!\Adder|G_array~79_combout\ & !\Adder|G_array[1][40]~108_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~79_combout\,
	datab => \Adder|ALT_INV_G_array[1][40]~108_combout\,
	datac => \Adder|ALT_INV_G_array~75_combout\,
	datad => \Adder|ALT_INV_G_array[1][36]~110_combout\,
	dataf => \Adder|ALT_INV_P_array[2][40]~54_combout\,
	combout => \Adder|G_array[3][40]~combout\);

-- Location: LABCELL_X45_Y34_N6
\Adder|carry[41]~65\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[41]~65_combout\ = ( \Adder|P_array[2][40]~54_combout\ & ( (\Adder|G_array[3][40]~combout\ & ((!\Adder|P_array[2][36]~45_combout\) # (\Adder|G_array[3][32]~combout\))) ) ) # ( !\Adder|P_array[2][40]~54_combout\ & ( 
-- \Adder|G_array[3][40]~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010000010101010101000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[3][40]~combout\,
	datac => \Adder|ALT_INV_P_array[2][36]~45_combout\,
	datad => \Adder|ALT_INV_G_array[3][32]~combout\,
	dataf => \Adder|ALT_INV_P_array[2][40]~54_combout\,
	combout => \Adder|carry[41]~65_combout\);

-- Location: LABCELL_X45_Y34_N16
\Adder|P_array[4][40]~55\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[4][40]~55_combout\ = ( \Adder|P_array[2][40]~54_combout\ & ( (\Adder|P_array[4][36]~46_combout\ & \Adder|P_array[2][28]~35_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_P_array[4][36]~46_combout\,
	datad => \Adder|ALT_INV_P_array[2][28]~35_combout\,
	dataf => \Adder|ALT_INV_P_array[2][40]~54_combout\,
	combout => \Adder|P_array[4][40]~55_combout\);

-- Location: LABCELL_X45_Y34_N2
\Adder|carry[41]~66\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[41]~66_combout\ = (\Adder|P_array[4][40]~55_combout\ & ((!\Adder|G_array[3][24]~combout\) # ((\Adder|G_array~58_combout\ & !\Adder|G_array[3][16]~combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001010000010110000101000001011000010100000101100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[3][24]~combout\,
	datab => \Adder|ALT_INV_G_array~58_combout\,
	datac => \Adder|ALT_INV_P_array[4][40]~55_combout\,
	datad => \Adder|ALT_INV_G_array[3][16]~combout\,
	combout => \Adder|carry[41]~66_combout\);

-- Location: MLABCELL_X46_Y36_N6
\Adder|p[41]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(41) = ( \B[41]~input_o\ & ( !\AddnSub~input_o\ $ (\A[41]~input_o\) ) ) # ( !\B[41]~input_o\ & ( !\AddnSub~input_o\ $ (!\A[41]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110011001100001100111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[41]~input_o\,
	dataf => \ALT_INV_B[41]~input_o\,
	combout => \Adder|p\(41));

-- Location: LABCELL_X45_Y34_N24
\Adder|S[41]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(41) = ( \Adder|p\(41) & ( \Adder|P_array[4][40]~55_combout\ & ( (\Adder|carry[41]~65_combout\ & (!\Adder|carry[41]~66_combout\ & ((!\Adder|carry[17]~21_combout\) # (!\Adder|G_array~58_combout\)))) ) ) ) # ( !\Adder|p\(41) & ( 
-- \Adder|P_array[4][40]~55_combout\ & ( (!\Adder|carry[41]~65_combout\) # (((\Adder|carry[17]~21_combout\ & \Adder|G_array~58_combout\)) # (\Adder|carry[41]~66_combout\)) ) ) ) # ( \Adder|p\(41) & ( !\Adder|P_array[4][40]~55_combout\ & ( 
-- (\Adder|carry[41]~65_combout\ & !\Adder|carry[41]~66_combout\) ) ) ) # ( !\Adder|p\(41) & ( !\Adder|P_array[4][40]~55_combout\ & ( (!\Adder|carry[41]~65_combout\) # (\Adder|carry[41]~66_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111010101010000000010101011111111110101010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[41]~65_combout\,
	datab => \Adder|ALT_INV_carry[17]~21_combout\,
	datac => \Adder|ALT_INV_G_array~58_combout\,
	datad => \Adder|ALT_INV_carry[41]~66_combout\,
	datae => \Adder|ALT_INV_p\(41),
	dataf => \Adder|ALT_INV_P_array[4][40]~55_combout\,
	combout => \Adder|S\(41));

-- Location: LABCELL_X40_Y32_N30
\Y_internal~146\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~146_combout\ = ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage~157_combout\ & ( (\Shifter|Equal2~0_combout\) # (\Shifter|stage~158_combout\) ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage~157_combout\ & ( 
-- (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][41]~118_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][22]~101_combout\)) ) ) ) # ( \Shifter|Equal11~0_combout\ & ( !\Shifter|stage~157_combout\ & ( (\Shifter|stage~158_combout\ & 
-- !\Shifter|Equal2~0_combout\) ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( !\Shifter|stage~157_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][41]~118_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][22]~101_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000011110000000000110011010101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][22]~101_combout\,
	datab => \Shifter|ALT_INV_stage[2][41]~118_combout\,
	datac => \Shifter|ALT_INV_stage~158_combout\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	datae => \Shifter|ALT_INV_Equal11~0_combout\,
	dataf => \Shifter|ALT_INV_stage~157_combout\,
	combout => \Y_internal~146_combout\);

-- Location: MLABCELL_X46_Y36_N28
\Y_internal~147\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~147_combout\ = ( \Adder|S\(41) & ( \Y_internal~146_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(41) & ( 
-- \Y_internal~146_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (((\Adder|S\(31) & \ExtWord~input_o\)))) ) ) ) # ( \Adder|S\(41) & ( !\Y_internal~146_combout\ & ( 
-- (!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\ & ((\ExtWord~input_o\)))) # (\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(41) & ( !\Y_internal~146_combout\ & ( (\ExtWord~input_o\ & 
-- ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|S\(31)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datac => \Adder|ALT_INV_S\(31),
	datad => \ALT_INV_ExtWord~input_o\,
	datae => \Adder|ALT_INV_S\(41),
	dataf => \ALT_INV_Y_internal~146_combout\,
	combout => \Y_internal~147_combout\);

-- Location: MLABCELL_X46_Y36_N2
\Y_internal~145\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~145_combout\ = ( \Y_internal~99_combout\ & ( (\B[41]~input_o\) # (\A[41]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[41]~input_o\,
	datab => \ALT_INV_B[41]~input_o\,
	dataf => \ALT_INV_Y_internal~99_combout\,
	combout => \Y_internal~145_combout\);

-- Location: MLABCELL_X46_Y36_N0
\Y_internal~144\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~144_combout\ = ( \LogicFN[1]~input_o\ & ( (\A[41]~input_o\ & \B[41]~input_o\) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\A[41]~input_o\ $ ((!\B[41]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011011110110000001101111011000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[41]~input_o\,
	datab => \ALT_INV_B[41]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_B[19]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~144_combout\);

-- Location: MLABCELL_X46_Y36_N14
\Y_internal~148\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~148_combout\ = ( \Y_internal~5_combout\ & ( (((\Y_internal~144_combout\ & \Y_internal~98_combout\)) # (\Y_internal~145_combout\)) # (\Y_internal~147_combout\) ) ) # ( !\Y_internal~5_combout\ & ( ((\Y_internal~144_combout\ & 
-- \Y_internal~98_combout\)) # (\Y_internal~145_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011111101110111011111110111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~147_combout\,
	datab => \ALT_INV_Y_internal~145_combout\,
	datac => \ALT_INV_Y_internal~144_combout\,
	datad => \ALT_INV_Y_internal~98_combout\,
	dataf => \ALT_INV_Y_internal~5_combout\,
	combout => \Y_internal~148_combout\);

-- Location: MLABCELL_X46_Y36_N20
\Y_internal~150\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~150_combout\ = ( \Y_internal~99_combout\ & ( (\B[42]~input_o\) # (\A[42]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[42]~input_o\,
	datad => \ALT_INV_B[42]~input_o\,
	dataf => \ALT_INV_Y_internal~99_combout\,
	combout => \Y_internal~150_combout\);

-- Location: MLABCELL_X46_Y36_N18
\Adder|P_array[2][41]~56\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][41]~56_combout\ = ( \Adder|G_array~33_combout\ & ( \Adder|G_array~32_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array~32_combout\,
	dataf => \Adder|ALT_INV_G_array~33_combout\,
	combout => \Adder|P_array[2][41]~56_combout\);

-- Location: MLABCELL_X46_Y36_N26
\Adder|p[42]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(42) = !\A[42]~input_o\ $ (!\B[42]~input_o\ $ (\AddnSub~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011001101001100101100110100110010110011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[42]~input_o\,
	datab => \ALT_INV_B[42]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|p\(42));

-- Location: LABCELL_X45_Y35_N20
\Adder|G_array~80\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~80_combout\ = (\Adder|P_array[2][37]~47_combout\ & !\Adder|G_array[3][33]~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_P_array[2][37]~47_combout\,
	datac => \Adder|ALT_INV_G_array[3][33]~combout\,
	combout => \Adder|G_array~80_combout\);

-- Location: MLABCELL_X44_Y38_N4
\Adder|P_array[4][41]~57\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[4][41]~57_combout\ = ( \Adder|P_array[2][41]~56_combout\ & ( (\Adder|P_array[2][29]~37_combout\ & \Adder|P_array[4][37]~48_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][29]~37_combout\,
	datac => \Adder|ALT_INV_P_array[4][37]~48_combout\,
	dataf => \Adder|ALT_INV_P_array[2][41]~56_combout\,
	combout => \Adder|P_array[4][41]~57_combout\);

-- Location: MLABCELL_X44_Y38_N8
\Adder|carry[42]~67\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[42]~67_combout\ = ( \Adder|P_array[4][41]~57_combout\ & ( \Adder|P_array[2][25]~33_combout\ & ( ((!\Adder|G_array[3][25]~combout\) # ((\Adder|P_array[2][21]~30_combout\ & !\Adder|G_array[3][17]~combout\))) # (\Adder|carry[42]~33_combout\) ) ) 
-- ) # ( \Adder|P_array[4][41]~57_combout\ & ( !\Adder|P_array[2][25]~33_combout\ & ( (!\Adder|G_array[3][25]~combout\) # (\Adder|carry[42]~33_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011101110100000000000000001101111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[42]~33_combout\,
	datab => \Adder|ALT_INV_G_array[3][25]~combout\,
	datac => \Adder|ALT_INV_P_array[2][21]~30_combout\,
	datad => \Adder|ALT_INV_G_array[3][17]~combout\,
	datae => \Adder|ALT_INV_P_array[4][41]~57_combout\,
	dataf => \Adder|ALT_INV_P_array[2][25]~33_combout\,
	combout => \Adder|carry[42]~67_combout\);

-- Location: MLABCELL_X37_Y33_N22
\Adder|G_array~81\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~81_combout\ = ( \Adder|G_array[1][39]~130_combout\ & ( \Adder|G_array~32_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array~32_combout\,
	dataf => \Adder|ALT_INV_G_array[1][39]~130_combout\,
	combout => \Adder|G_array~81_combout\);

-- Location: LABCELL_X45_Y37_N26
\Adder|G_array[3][41]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][41]~combout\ = ( !\Adder|G_array[1][41]~132_combout\ & ( (!\Adder|G_array~81_combout\ & ((!\Adder|P_array[2][41]~56_combout\) # ((!\Adder|G_array~76_combout\ & !\Adder|G_array[1][37]~131_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100000000000111110000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~76_combout\,
	datab => \Adder|ALT_INV_G_array[1][37]~131_combout\,
	datac => \Adder|ALT_INV_P_array[2][41]~56_combout\,
	datad => \Adder|ALT_INV_G_array~81_combout\,
	dataf => \Adder|ALT_INV_G_array[1][41]~132_combout\,
	combout => \Adder|G_array[3][41]~combout\);

-- Location: MLABCELL_X46_Y36_N8
\Adder|S[42]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(42) = ( \Adder|G_array[3][41]~combout\ & ( !\Adder|p\(42) $ (((!\Adder|carry[42]~67_combout\ & ((!\Adder|P_array[2][41]~56_combout\) # (!\Adder|G_array~80_combout\))))) ) ) # ( !\Adder|G_array[3][41]~combout\ & ( !\Adder|p\(42) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000110110110011000011011011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][41]~56_combout\,
	datab => \Adder|ALT_INV_p\(42),
	datac => \Adder|ALT_INV_G_array~80_combout\,
	datad => \Adder|ALT_INV_carry[42]~67_combout\,
	dataf => \Adder|ALT_INV_G_array[3][41]~combout\,
	combout => \Adder|S\(42));

-- Location: LABCELL_X35_Y34_N36
\Y_internal~151\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~151_combout\ = ( \Shifter|stage~156_combout\ & ( \Shifter|Equal2~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((\Shifter|stage[2][21]~95_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage~155_combout\)) ) ) ) # ( 
-- !\Shifter|stage~156_combout\ & ( \Shifter|Equal2~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((\Shifter|stage[2][21]~95_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage~155_combout\)) ) ) ) # ( \Shifter|stage~156_combout\ & ( 
-- !\Shifter|Equal2~0_combout\ & ( (\Shifter|stage[2][42]~122_combout\) # (\Shifter|Equal11~0_combout\) ) ) ) # ( !\Shifter|stage~156_combout\ & ( !\Shifter|Equal2~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & \Shifter|stage[2][42]~122_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_stage~155_combout\,
	datac => \Shifter|ALT_INV_stage[2][21]~95_combout\,
	datad => \Shifter|ALT_INV_stage[2][42]~122_combout\,
	datae => \Shifter|ALT_INV_stage~156_combout\,
	dataf => \Shifter|ALT_INV_Equal2~0_combout\,
	combout => \Y_internal~151_combout\);

-- Location: MLABCELL_X46_Y36_N30
\Y_internal~152\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~152_combout\ = ( \Adder|S\(42) & ( \Y_internal~151_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(42) & ( 
-- \Y_internal~151_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (((\ExtWord~input_o\ & \Adder|S\(31))))) ) ) ) # ( \Adder|S\(42) & ( !\Y_internal~151_combout\ & ( 
-- (!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\ & (\ExtWord~input_o\))) # (\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(42) & ( !\Y_internal~151_combout\ & ( (\ExtWord~input_o\ & 
-- ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|S\(31)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \Adder|ALT_INV_S\(31),
	datae => \Adder|ALT_INV_S\(42),
	dataf => \ALT_INV_Y_internal~151_combout\,
	combout => \Y_internal~152_combout\);

-- Location: MLABCELL_X46_Y36_N16
\Y_internal~149\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~149_combout\ = ( \LogicFN[1]~input_o\ & ( (\B[42]~input_o\ & \A[42]~input_o\) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((!\B[42]~input_o\ $ (!\A[42]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100111100010101010011110000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[19]~input_o\,
	datab => \ALT_INV_B[42]~input_o\,
	datac => \ALT_INV_A[42]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~149_combout\);

-- Location: MLABCELL_X46_Y36_N22
\Y_internal~153\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~153_combout\ = ( \Y_internal~5_combout\ & ( (((\Y_internal~149_combout\ & \Y_internal~98_combout\)) # (\Y_internal~152_combout\)) # (\Y_internal~150_combout\) ) ) # ( !\Y_internal~5_combout\ & ( ((\Y_internal~149_combout\ & 
-- \Y_internal~98_combout\)) # (\Y_internal~150_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111010101010101111101110111011111110111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~150_combout\,
	datab => \ALT_INV_Y_internal~152_combout\,
	datac => \ALT_INV_Y_internal~149_combout\,
	datad => \ALT_INV_Y_internal~98_combout\,
	dataf => \ALT_INV_Y_internal~5_combout\,
	combout => \Y_internal~153_combout\);

-- Location: LABCELL_X47_Y36_N20
\Y_internal~155\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~155_combout\ = ( \Y_internal~99_combout\ & ( (\B[43]~input_o\) # (\A[43]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[43]~input_o\,
	datab => \ALT_INV_B[43]~input_o\,
	dataf => \ALT_INV_Y_internal~99_combout\,
	combout => \Y_internal~155_combout\);

-- Location: LABCELL_X47_Y36_N22
\Y_internal~154\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~154_combout\ = ( \LogicFN[1]~input_o\ & ( (\A[43]~input_o\ & \B[43]~input_o\) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\A[43]~input_o\ $ ((!\B[43]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101100110000011110110011000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[43]~input_o\,
	datab => \ALT_INV_B[43]~input_o\,
	datac => \ALT_INV_B[19]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~154_combout\);

-- Location: LABCELL_X47_Y36_N24
\Adder|p[43]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(43) = ( \B[43]~input_o\ & ( !\A[43]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\B[43]~input_o\ & ( !\A[43]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[43]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[43]~input_o\,
	combout => \Adder|p\(43));

-- Location: MLABCELL_X46_Y36_N10
\Adder|P_array[2][42]~58\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][42]~58_combout\ = ( \Adder|G_array~32_combout\ & ( (\Adder|p\(42) & \Adder|p\(39)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_p\(42),
	datac => \Adder|ALT_INV_p\(39),
	dataf => \Adder|ALT_INV_G_array~32_combout\,
	combout => \Adder|P_array[2][42]~58_combout\);

-- Location: LABCELL_X45_Y36_N18
\Adder|P_array[4][42]~59\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[4][42]~59_combout\ = ( \Adder|P_array[4][38]~51_combout\ & ( (\Adder|P_array[2][42]~58_combout\ & \Adder|P_array[2][30]~39_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][42]~58_combout\,
	datac => \Adder|ALT_INV_P_array[2][30]~39_combout\,
	dataf => \Adder|ALT_INV_P_array[4][38]~51_combout\,
	combout => \Adder|P_array[4][42]~59_combout\);

-- Location: MLABCELL_X42_Y36_N32
\Adder|carry[43]~69\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[43]~69_combout\ = ( \Adder|P_array[4][42]~59_combout\ & ( (!\Adder|G_array[3][26]~combout\) # ((\Adder|P_array[2][26]~34_combout\ & (\Adder|P_array[2][22]~31_combout\ & !\Adder|G_array[3][18]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110001111100001111000111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][26]~34_combout\,
	datab => \Adder|ALT_INV_P_array[2][22]~31_combout\,
	datac => \Adder|ALT_INV_G_array[3][26]~combout\,
	datad => \Adder|ALT_INV_G_array[3][18]~combout\,
	dataf => \Adder|ALT_INV_P_array[4][42]~59_combout\,
	combout => \Adder|carry[43]~69_combout\);

-- Location: MLABCELL_X46_Y36_N4
\Adder|G_array~82\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~82_combout\ = ( \Adder|p\(41) & ( (\Adder|G_array[1][40]~108_combout\ & \Adder|p\(42)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][40]~108_combout\,
	datad => \Adder|ALT_INV_p\(42),
	dataf => \Adder|ALT_INV_p\(41),
	combout => \Adder|G_array~82_combout\);

-- Location: MLABCELL_X46_Y36_N24
\Adder|G_array[1][42]~107\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][42]~107_combout\ = ( \B[41]~input_o\ & ( (!\B[42]~input_o\ & (\A[42]~input_o\ & ((\AddnSub~input_o\) # (\A[41]~input_o\)))) # (\B[42]~input_o\ & (!\AddnSub~input_o\ & ((\A[41]~input_o\) # (\A[42]~input_o\)))) ) ) # ( !\B[41]~input_o\ & ( 
-- (!\B[42]~input_o\ & (\AddnSub~input_o\ & ((\A[41]~input_o\) # (\A[42]~input_o\)))) # (\B[42]~input_o\ & (\A[42]~input_o\ & ((!\AddnSub~input_o\) # (\A[41]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101001101000100010100110100010111010001000001011101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[42]~input_o\,
	datab => \ALT_INV_B[42]~input_o\,
	datac => \ALT_INV_A[41]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[41]~input_o\,
	combout => \Adder|G_array[1][42]~107_combout\);

-- Location: LABCELL_X45_Y36_N32
\Adder|G_array[3][42]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][42]~combout\ = ( !\Adder|G_array[1][42]~107_combout\ & ( (!\Adder|G_array~82_combout\ & ((!\Adder|P_array[2][42]~58_combout\) # ((!\Adder|G_array[1][38]~109_combout\ & !\Adder|G_array~77_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100000000000111110000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][38]~109_combout\,
	datab => \Adder|ALT_INV_G_array~77_combout\,
	datac => \Adder|ALT_INV_P_array[2][42]~58_combout\,
	datad => \Adder|ALT_INV_G_array~82_combout\,
	dataf => \Adder|ALT_INV_G_array[1][42]~107_combout\,
	combout => \Adder|G_array[3][42]~combout\);

-- Location: LABCELL_X45_Y36_N16
\Adder|carry[43]~68\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[43]~68_combout\ = ( \Adder|G_array[3][42]~combout\ & ( (!\Adder|P_array[2][42]~58_combout\) # ((!\Adder|P_array[2][38]~50_combout\) # (\Adder|G_array[3][34]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111010111111111111101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][42]~58_combout\,
	datac => \Adder|ALT_INV_P_array[2][38]~50_combout\,
	datad => \Adder|ALT_INV_G_array[3][34]~combout\,
	dataf => \Adder|ALT_INV_G_array[3][42]~combout\,
	combout => \Adder|carry[43]~68_combout\);

-- Location: LABCELL_X45_Y36_N0
\Adder|S[43]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(43) = ( \Adder|carry[43]~68_combout\ & ( !\Adder|p\(43) $ (((!\Adder|carry[43]~69_combout\ & ((!\Adder|carry[43]~36_combout\) # (!\Adder|P_array[4][42]~59_combout\))))) ) ) # ( !\Adder|carry[43]~68_combout\ & ( !\Adder|p\(43) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101001011010011010100101101001101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_p\(43),
	datab => \Adder|ALT_INV_carry[43]~36_combout\,
	datac => \Adder|ALT_INV_carry[43]~69_combout\,
	datad => \Adder|ALT_INV_P_array[4][42]~59_combout\,
	dataf => \Adder|ALT_INV_carry[43]~68_combout\,
	combout => \Adder|S\(43));

-- Location: MLABCELL_X39_Y35_N8
\Y_internal~156\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~156_combout\ = ( \Shifter|stage[2][20]~89_combout\ & ( \Shifter|stage~154_combout\ & ( (!\Shifter|Equal11~0_combout\ & (((\Shifter|Equal2~0_combout\)) # (\Shifter|stage[2][43]~126_combout\))) # (\Shifter|Equal11~0_combout\ & 
-- (((!\Shifter|Equal2~0_combout\) # (\Shifter|stage~153_combout\)))) ) ) ) # ( !\Shifter|stage[2][20]~89_combout\ & ( \Shifter|stage~154_combout\ & ( (!\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][43]~126_combout\ & ((!\Shifter|Equal2~0_combout\)))) # 
-- (\Shifter|Equal11~0_combout\ & (((!\Shifter|Equal2~0_combout\) # (\Shifter|stage~153_combout\)))) ) ) ) # ( \Shifter|stage[2][20]~89_combout\ & ( !\Shifter|stage~154_combout\ & ( (!\Shifter|Equal11~0_combout\ & (((\Shifter|Equal2~0_combout\)) # 
-- (\Shifter|stage[2][43]~126_combout\))) # (\Shifter|Equal11~0_combout\ & (((\Shifter|stage~153_combout\ & \Shifter|Equal2~0_combout\)))) ) ) ) # ( !\Shifter|stage[2][20]~89_combout\ & ( !\Shifter|stage~154_combout\ & ( (!\Shifter|Equal11~0_combout\ & 
-- (\Shifter|stage[2][43]~126_combout\ & ((!\Shifter|Equal2~0_combout\)))) # (\Shifter|Equal11~0_combout\ & (((\Shifter|stage~153_combout\ & \Shifter|Equal2~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][43]~126_combout\,
	datab => \Shifter|ALT_INV_stage~153_combout\,
	datac => \Shifter|ALT_INV_Equal11~0_combout\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	datae => \Shifter|ALT_INV_stage[2][20]~89_combout\,
	dataf => \Shifter|ALT_INV_stage~154_combout\,
	combout => \Y_internal~156_combout\);

-- Location: LABCELL_X47_Y36_N28
\Y_internal~157\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~157_combout\ = ( \Adder|S\(43) & ( \Y_internal~156_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31)))) ) ) ) # ( !\Adder|S\(43) & ( 
-- \Y_internal~156_combout\ & ( (!\ExtWord~input_o\ & (((!\Y_internal~0_combout\)))) # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) ) # ( \Adder|S\(43) & ( 
-- !\Y_internal~156_combout\ & ( (!\ExtWord~input_o\ & (((\Y_internal~0_combout\)))) # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(43) & ( 
-- !\Y_internal~156_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ExtWord~input_o\,
	datab => \Adder|ALT_INV_S\(31),
	datac => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datad => \ALT_INV_Y_internal~0_combout\,
	datae => \Adder|ALT_INV_S\(43),
	dataf => \ALT_INV_Y_internal~156_combout\,
	combout => \Y_internal~157_combout\);

-- Location: LABCELL_X47_Y36_N14
\Y_internal~158\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~158_combout\ = ( \Y_internal~98_combout\ & ( (((\Y_internal~5_combout\ & \Y_internal~157_combout\)) # (\Y_internal~154_combout\)) # (\Y_internal~155_combout\) ) ) # ( !\Y_internal~98_combout\ & ( ((\Y_internal~5_combout\ & 
-- \Y_internal~157_combout\)) # (\Y_internal~155_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111010101010101111101110111011111110111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~155_combout\,
	datab => \ALT_INV_Y_internal~154_combout\,
	datac => \ALT_INV_Y_internal~5_combout\,
	datad => \ALT_INV_Y_internal~157_combout\,
	dataf => \ALT_INV_Y_internal~98_combout\,
	combout => \Y_internal~158_combout\);

-- Location: LABCELL_X47_Y36_N12
\Y_internal~160\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~160_combout\ = ( \Y_internal~99_combout\ & ( (\A[44]~input_o\) # (\B[44]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[44]~input_o\,
	datad => \ALT_INV_A[44]~input_o\,
	dataf => \ALT_INV_Y_internal~99_combout\,
	combout => \Y_internal~160_combout\);

-- Location: LABCELL_X47_Y36_N16
\Y_internal~159\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~159_combout\ = ( \LogicFN[1]~input_o\ & ( (\B[44]~input_o\ & \A[44]~input_o\) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\B[44]~input_o\ $ (((!\A[44]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100111010001101010011101000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[44]~input_o\,
	datab => \ALT_INV_B[19]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_A[44]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~159_combout\);

-- Location: LABCELL_X47_Y36_N0
\Adder|p[44]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(44) = ( \B[44]~input_o\ & ( !\AddnSub~input_o\ $ (\A[44]~input_o\) ) ) # ( !\B[44]~input_o\ & ( !\AddnSub~input_o\ $ (!\A[44]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[44]~input_o\,
	dataf => \ALT_INV_B[44]~input_o\,
	combout => \Adder|p\(44));

-- Location: LABCELL_X47_Y35_N38
\Adder|G_array[3][43]~83\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][43]~83_combout\ = ( \Adder|P_array[2][43]~17_combout\ & ( (!\Adder|G_array[1][39]~130_combout\ & (!\Adder|G_array[1][43]~133_combout\ & ((!\Adder|G_array~33_combout\) # (!\Adder|G_array[1][37]~131_combout\)))) ) ) # ( 
-- !\Adder|P_array[2][43]~17_combout\ & ( !\Adder|G_array[1][43]~133_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011100000000000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~33_combout\,
	datab => \Adder|ALT_INV_G_array[1][37]~131_combout\,
	datac => \Adder|ALT_INV_G_array[1][39]~130_combout\,
	datad => \Adder|ALT_INV_G_array[1][43]~133_combout\,
	dataf => \Adder|ALT_INV_P_array[2][43]~17_combout\,
	combout => \Adder|G_array[3][43]~83_combout\);

-- Location: LABCELL_X47_Y35_N36
\Adder|G_array[3][43]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][43]~combout\ = ( \Adder|G_array[1][41]~132_combout\ & ( (\Adder|G_array[3][43]~83_combout\ & !\Adder|G_array~31_combout\) ) ) # ( !\Adder|G_array[1][41]~132_combout\ & ( \Adder|G_array[3][43]~83_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array[3][43]~83_combout\,
	datad => \Adder|ALT_INV_G_array~31_combout\,
	dataf => \Adder|ALT_INV_G_array[1][41]~132_combout\,
	combout => \Adder|G_array[3][43]~combout\);

-- Location: MLABCELL_X46_Y38_N16
\Adder|P_array[4][43]~60\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[4][43]~60_combout\ = ( \Adder|G_array~35_combout\ & ( (\Adder|P_array[2][35]~16_combout\ & \Adder|P_array[2][31]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_P_array[2][35]~16_combout\,
	datac => \Adder|ALT_INV_P_array[2][31]~6_combout\,
	dataf => \Adder|ALT_INV_G_array~35_combout\,
	combout => \Adder|P_array[4][43]~60_combout\);

-- Location: MLABCELL_X46_Y38_N30
\Adder|carry[44]~70\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[44]~70_combout\ = ( \Adder|P_array[2][23]~8_combout\ & ( \Adder|P_array[2][27]~7_combout\ & ( (\Adder|P_array[4][43]~60_combout\ & (((!\Adder|G_array[3][27]~combout\) # (!\Adder|G_array[3][19]~combout\)) # (\Adder|carry[44]~39_combout\))) ) ) 
-- ) # ( !\Adder|P_array[2][23]~8_combout\ & ( \Adder|P_array[2][27]~7_combout\ & ( (\Adder|P_array[4][43]~60_combout\ & ((!\Adder|G_array[3][27]~combout\) # (\Adder|carry[44]~39_combout\))) ) ) ) # ( \Adder|P_array[2][23]~8_combout\ & ( 
-- !\Adder|P_array[2][27]~7_combout\ & ( (\Adder|P_array[4][43]~60_combout\ & ((!\Adder|G_array[3][27]~combout\) # (\Adder|carry[44]~39_combout\))) ) ) ) # ( !\Adder|P_array[2][23]~8_combout\ & ( !\Adder|P_array[2][27]~7_combout\ & ( 
-- (\Adder|P_array[4][43]~60_combout\ & ((!\Adder|G_array[3][27]~combout\) # (\Adder|carry[44]~39_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001101000011010000110100001101000011010000111100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[44]~39_combout\,
	datab => \Adder|ALT_INV_G_array[3][27]~combout\,
	datac => \Adder|ALT_INV_P_array[4][43]~60_combout\,
	datad => \Adder|ALT_INV_G_array[3][19]~combout\,
	datae => \Adder|ALT_INV_P_array[2][23]~8_combout\,
	dataf => \Adder|ALT_INV_P_array[2][27]~7_combout\,
	combout => \Adder|carry[44]~70_combout\);

-- Location: LABCELL_X47_Y36_N4
\Adder|S[44]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(44) = ( \Adder|G_array~35_combout\ & ( !\Adder|p\(44) $ (((\Adder|G_array[3][43]~combout\ & (!\Adder|carry[44]~70_combout\ & \Adder|G_array[3][35]~combout\)))) ) ) # ( !\Adder|G_array~35_combout\ & ( !\Adder|p\(44) $ 
-- (((\Adder|G_array[3][43]~combout\ & !\Adder|carry[44]~70_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001101010011010100110101001101010101010100110101010101010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_p\(44),
	datab => \Adder|ALT_INV_G_array[3][43]~combout\,
	datac => \Adder|ALT_INV_carry[44]~70_combout\,
	datad => \Adder|ALT_INV_G_array[3][35]~combout\,
	dataf => \Adder|ALT_INV_G_array~35_combout\,
	combout => \Adder|S\(44));

-- Location: MLABCELL_X37_Y35_N10
\Y_internal~161\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~161_combout\ = ( \Shifter|Equal2~0_combout\ & ( \Shifter|stage[2][44]~130_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((\Shifter|stage[2][19]~71_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage~151_combout\)) ) ) ) # ( 
-- !\Shifter|Equal2~0_combout\ & ( \Shifter|stage[2][44]~130_combout\ & ( (!\Shifter|Equal11~0_combout\) # (\Shifter|stage~152_combout\) ) ) ) # ( \Shifter|Equal2~0_combout\ & ( !\Shifter|stage[2][44]~130_combout\ & ( (!\Shifter|Equal11~0_combout\ & 
-- ((\Shifter|stage[2][19]~71_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage~151_combout\)) ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( !\Shifter|stage[2][44]~130_combout\ & ( (\Shifter|stage~152_combout\ & \Shifter|Equal11~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage~151_combout\,
	datab => \Shifter|ALT_INV_stage~152_combout\,
	datac => \Shifter|ALT_INV_Equal11~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][19]~71_combout\,
	datae => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][44]~130_combout\,
	combout => \Y_internal~161_combout\);

-- Location: LABCELL_X47_Y36_N30
\Y_internal~162\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~162_combout\ = ( \Adder|S\(44) & ( \Y_internal~161_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31)))) ) ) ) # ( !\Adder|S\(44) & ( 
-- \Y_internal~161_combout\ & ( (!\ExtWord~input_o\ & (((!\Y_internal~0_combout\)))) # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) ) # ( \Adder|S\(44) & ( 
-- !\Y_internal~161_combout\ & ( (!\ExtWord~input_o\ & (((\Y_internal~0_combout\)))) # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(44) & ( 
-- !\Y_internal~161_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ExtWord~input_o\,
	datab => \Adder|ALT_INV_S\(31),
	datac => \ALT_INV_Y_internal~0_combout\,
	datad => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datae => \Adder|ALT_INV_S\(44),
	dataf => \ALT_INV_Y_internal~161_combout\,
	combout => \Y_internal~162_combout\);

-- Location: LABCELL_X47_Y36_N10
\Y_internal~163\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~163_combout\ = ( \Y_internal~98_combout\ & ( (((\Y_internal~5_combout\ & \Y_internal~162_combout\)) # (\Y_internal~159_combout\)) # (\Y_internal~160_combout\) ) ) # ( !\Y_internal~98_combout\ & ( ((\Y_internal~5_combout\ & 
-- \Y_internal~162_combout\)) # (\Y_internal~160_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110111010101010111011101011111011111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~160_combout\,
	datab => \ALT_INV_Y_internal~5_combout\,
	datac => \ALT_INV_Y_internal~159_combout\,
	datad => \ALT_INV_Y_internal~162_combout\,
	dataf => \ALT_INV_Y_internal~98_combout\,
	combout => \Y_internal~163_combout\);

-- Location: LABCELL_X47_Y36_N6
\Adder|P_array[2][44]~61\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][44]~61_combout\ = ( \Adder|G_array~31_combout\ & ( (\Adder|p\(44) & \Adder|p\(41)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_p\(44),
	datad => \Adder|ALT_INV_p\(41),
	dataf => \Adder|ALT_INV_G_array~31_combout\,
	combout => \Adder|P_array[2][44]~61_combout\);

-- Location: LABCELL_X45_Y33_N0
\Adder|G_array~84\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~84_combout\ = ( \Adder|P_array[2][40]~54_combout\ & ( \Adder|P_array[2][44]~61_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Adder|ALT_INV_P_array[2][44]~61_combout\,
	dataf => \Adder|ALT_INV_P_array[2][40]~54_combout\,
	combout => \Adder|G_array~84_combout\);

-- Location: MLABCELL_X42_Y37_N8
\Adder|P_array[4][44]~62\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[4][44]~62_combout\ = ( \Adder|G_array~84_combout\ & ( \Adder|P_array[4][36]~46_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_P_array[4][36]~46_combout\,
	dataf => \Adder|ALT_INV_G_array~84_combout\,
	combout => \Adder|P_array[4][44]~62_combout\);

-- Location: MLABCELL_X42_Y37_N32
\Adder|carry[45]~71\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[45]~71_combout\ = ( \Adder|P_array[2][28]~35_combout\ & ( \Adder|G_array[3][28]~combout\ & ( (\Adder|P_array[4][44]~62_combout\ & (((!\Adder|G_array[3][20]~combout\ & \Adder|P_array[2][24]~32_combout\)) # (\Adder|carry[45]~42_combout\))) ) ) 
-- ) # ( !\Adder|P_array[2][28]~35_combout\ & ( \Adder|G_array[3][28]~combout\ & ( (\Adder|P_array[4][44]~62_combout\ & \Adder|carry[45]~42_combout\) ) ) ) # ( \Adder|P_array[2][28]~35_combout\ & ( !\Adder|G_array[3][28]~combout\ & ( 
-- \Adder|P_array[4][44]~62_combout\ ) ) ) # ( !\Adder|P_array[2][28]~35_combout\ & ( !\Adder|G_array[3][28]~combout\ & ( \Adder|P_array[4][44]~62_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000010101010000010001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[4][44]~62_combout\,
	datab => \Adder|ALT_INV_G_array[3][20]~combout\,
	datac => \Adder|ALT_INV_P_array[2][24]~32_combout\,
	datad => \Adder|ALT_INV_carry[45]~42_combout\,
	datae => \Adder|ALT_INV_P_array[2][28]~35_combout\,
	dataf => \Adder|ALT_INV_G_array[3][28]~combout\,
	combout => \Adder|carry[45]~71_combout\);

-- Location: LABCELL_X47_Y36_N26
\Adder|G_array[1][44]~106\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][44]~106_combout\ = ( \B[44]~input_o\ & ( (!\A[43]~input_o\ & (!\AddnSub~input_o\ & ((\A[44]~input_o\)))) # (\A[43]~input_o\ & ((!\B[43]~input_o\ & ((\A[44]~input_o\))) # (\B[43]~input_o\ & (!\AddnSub~input_o\)))) ) ) # ( !\B[44]~input_o\ 
-- & ( (!\A[43]~input_o\ & (\AddnSub~input_o\ & ((\A[44]~input_o\)))) # (\A[43]~input_o\ & ((!\B[43]~input_o\ & (\AddnSub~input_o\)) # (\B[43]~input_o\ & ((\A[44]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000110111000100000011011100000100110111000000010011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[43]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[43]~input_o\,
	datad => \ALT_INV_A[44]~input_o\,
	dataf => \ALT_INV_B[44]~input_o\,
	combout => \Adder|G_array[1][44]~106_combout\);

-- Location: LABCELL_X47_Y36_N2
\Adder|G_array~85\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~85_combout\ = ( \Adder|G_array[1][42]~107_combout\ & ( (\Adder|p\(43) & \Adder|p\(44)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_p\(43),
	datad => \Adder|ALT_INV_p\(44),
	dataf => \Adder|ALT_INV_G_array[1][42]~107_combout\,
	combout => \Adder|G_array~85_combout\);

-- Location: LABCELL_X45_Y34_N8
\Adder|G_array[3][44]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][44]~combout\ = ( \Adder|G_array~79_combout\ & ( (!\Adder|G_array[1][44]~106_combout\ & (!\Adder|G_array~85_combout\ & !\Adder|P_array[2][44]~61_combout\)) ) ) # ( !\Adder|G_array~79_combout\ & ( (!\Adder|G_array[1][44]~106_combout\ & 
-- (!\Adder|G_array~85_combout\ & ((!\Adder|P_array[2][44]~61_combout\) # (!\Adder|G_array[1][40]~108_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010000000100010001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][44]~106_combout\,
	datab => \Adder|ALT_INV_G_array~85_combout\,
	datac => \Adder|ALT_INV_P_array[2][44]~61_combout\,
	datad => \Adder|ALT_INV_G_array[1][40]~108_combout\,
	dataf => \Adder|ALT_INV_G_array~79_combout\,
	combout => \Adder|G_array[3][44]~combout\);

-- Location: MLABCELL_X46_Y33_N14
\Adder|p[45]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(45) = ( \B[45]~input_o\ & ( !\A[45]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\B[45]~input_o\ & ( !\A[45]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[45]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[45]~input_o\,
	combout => \Adder|p\(45));

-- Location: MLABCELL_X42_Y37_N24
\Adder|S[45]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(45) = ( \Adder|p\(45) & ( (!\Adder|carry[45]~71_combout\ & (\Adder|G_array[3][44]~combout\ & ((!\Adder|G_array~84_combout\) # (\Adder|G_array[3][36]~combout\)))) ) ) # ( !\Adder|p\(45) & ( ((!\Adder|G_array[3][44]~combout\) # 
-- ((!\Adder|G_array[3][36]~combout\ & \Adder|G_array~84_combout\))) # (\Adder|carry[45]~71_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111111101111101011111110100001010000000100000101000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[45]~71_combout\,
	datab => \Adder|ALT_INV_G_array[3][36]~combout\,
	datac => \Adder|ALT_INV_G_array[3][44]~combout\,
	datad => \Adder|ALT_INV_G_array~84_combout\,
	dataf => \Adder|ALT_INV_p\(45),
	combout => \Adder|S\(45));

-- Location: LABCELL_X38_Y34_N28
\Y_internal~166\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~166_combout\ = ( \Shifter|stage~149_combout\ & ( \Shifter|Equal11~0_combout\ & ( (\Shifter|stage~150_combout\) # (\Shifter|Equal2~0_combout\) ) ) ) # ( !\Shifter|stage~149_combout\ & ( \Shifter|Equal11~0_combout\ & ( 
-- (!\Shifter|Equal2~0_combout\ & \Shifter|stage~150_combout\) ) ) ) # ( \Shifter|stage~149_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][45]~134_combout\)) # (\Shifter|Equal2~0_combout\ & 
-- ((\Shifter|stage[2][18]~50_combout\))) ) ) ) # ( !\Shifter|stage~149_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][45]~134_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][18]~50_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][45]~134_combout\,
	datab => \Shifter|ALT_INV_stage[2][18]~50_combout\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_stage~150_combout\,
	datae => \Shifter|ALT_INV_stage~149_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~166_combout\);

-- Location: MLABCELL_X46_Y33_N18
\Y_internal~167\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~167_combout\ = ( \Adder|S\(45) & ( \Y_internal~166_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31)))) ) ) ) # ( !\Adder|S\(45) & ( 
-- \Y_internal~166_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Shifter|stage_out[31]~0_combout\)))) # (\Y_internal~0_combout\ & (\Adder|S\(31) & (\ExtWord~input_o\))) ) ) ) # ( \Adder|S\(45) & ( !\Y_internal~166_combout\ & ( 
-- (!\Y_internal~0_combout\ & (((\ExtWord~input_o\ & \Shifter|stage_out[31]~0_combout\)))) # (\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Adder|S\(31)))) ) ) ) # ( !\Adder|S\(45) & ( !\Y_internal~166_combout\ & ( (\ExtWord~input_o\ & 
-- ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S\(31),
	datab => \ALT_INV_Y_internal~0_combout\,
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datae => \Adder|ALT_INV_S\(45),
	dataf => \ALT_INV_Y_internal~166_combout\,
	combout => \Y_internal~167_combout\);

-- Location: MLABCELL_X46_Y33_N10
\Y_internal~165\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~165_combout\ = ( \A[45]~input_o\ & ( \Y_internal~99_combout\ ) ) # ( !\A[45]~input_o\ & ( (\B[45]~input_o\ & \Y_internal~99_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[45]~input_o\,
	datac => \ALT_INV_Y_internal~99_combout\,
	dataf => \ALT_INV_A[45]~input_o\,
	combout => \Y_internal~165_combout\);

-- Location: MLABCELL_X46_Y33_N8
\Y_internal~164\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~164_combout\ = ( \A[45]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (!\B[45]~input_o\)))) # (\LogicFN[1]~input_o\ & (\B[45]~input_o\)) ) ) # ( !\A[45]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (\B[45]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000011001110110010001100111011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[45]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_B[19]~input_o\,
	dataf => \ALT_INV_A[45]~input_o\,
	combout => \Y_internal~164_combout\);

-- Location: MLABCELL_X46_Y33_N20
\Y_internal~168\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~168_combout\ = ( \Y_internal~5_combout\ & ( (((\Y_internal~98_combout\ & \Y_internal~164_combout\)) # (\Y_internal~165_combout\)) # (\Y_internal~167_combout\) ) ) # ( !\Y_internal~5_combout\ & ( ((\Y_internal~98_combout\ & 
-- \Y_internal~164_combout\)) # (\Y_internal~165_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011111101110111011111110111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~167_combout\,
	datab => \ALT_INV_Y_internal~165_combout\,
	datac => \ALT_INV_Y_internal~98_combout\,
	datad => \ALT_INV_Y_internal~164_combout\,
	dataf => \ALT_INV_Y_internal~5_combout\,
	combout => \Y_internal~168_combout\);

-- Location: MLABCELL_X46_Y33_N4
\Y_internal~170\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~170_combout\ = ( \Y_internal~99_combout\ & ( (\A[46]~input_o\) # (\B[46]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[46]~input_o\,
	datab => \ALT_INV_A[46]~input_o\,
	dataf => \ALT_INV_Y_internal~99_combout\,
	combout => \Y_internal~170_combout\);

-- Location: MLABCELL_X46_Y33_N28
\Adder|p[46]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(46) = !\B[46]~input_o\ $ (!\AddnSub~input_o\ $ (\A[46]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011001101001100101100110100110010110011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[46]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[46]~input_o\,
	combout => \Adder|p\(46));

-- Location: LABCELL_X47_Y35_N22
\Adder|P_array[2][45]~63\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][45]~63_combout\ = ( \Adder|G_array~28_combout\ & ( \Adder|G_array~31_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array~31_combout\,
	dataf => \Adder|ALT_INV_G_array~28_combout\,
	combout => \Adder|P_array[2][45]~63_combout\);

-- Location: LABCELL_X47_Y35_N24
\Adder|G_array~86\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~86_combout\ = ( \Adder|P_array[2][45]~63_combout\ & ( \Adder|P_array[2][41]~56_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Adder|ALT_INV_P_array[2][41]~56_combout\,
	dataf => \Adder|ALT_INV_P_array[2][45]~63_combout\,
	combout => \Adder|G_array~86_combout\);

-- Location: MLABCELL_X44_Y35_N20
\Adder|P_array[4][45]~64\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[4][45]~64_combout\ = ( \Adder|G_array~86_combout\ & ( \Adder|P_array[4][37]~48_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_P_array[4][37]~48_combout\,
	dataf => \Adder|ALT_INV_G_array~86_combout\,
	combout => \Adder|P_array[4][45]~64_combout\);

-- Location: MLABCELL_X44_Y37_N28
\Adder|carry[14]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry\(14) = ( \Adder|G_array~46_combout\ & ( (!\Adder|carry~8_combout\ & (\Adder|G_array[3][13]~combout\ & \Adder|G_array[6][5]~combout\)) ) ) # ( !\Adder|G_array~46_combout\ & ( \Adder|G_array[3][13]~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_carry~8_combout\,
	datac => \Adder|ALT_INV_G_array[3][13]~combout\,
	datad => \Adder|ALT_INV_G_array[6][5]~combout\,
	dataf => \Adder|ALT_INV_G_array~46_combout\,
	combout => \Adder|carry\(14));

-- Location: MLABCELL_X44_Y37_N4
\Adder|carry[46]~72\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[46]~72_combout\ = ( \Adder|carry\(14) & ( (\Adder|P_array[4][45]~64_combout\ & ((!\Adder|G_array[3][29]~combout\) # (\Adder|G_array~64_combout\))) ) ) # ( !\Adder|carry\(14) & ( (\Adder|P_array[4][45]~64_combout\ & 
-- ((!\Adder|G_array[3][29]~combout\) # ((\Adder|G_array~64_combout\) # (\Adder|P_array[4][29]~38_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010111111000000001011111100000000101011110000000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[3][29]~combout\,
	datab => \Adder|ALT_INV_P_array[4][29]~38_combout\,
	datac => \Adder|ALT_INV_G_array~64_combout\,
	datad => \Adder|ALT_INV_P_array[4][45]~64_combout\,
	dataf => \Adder|ALT_INV_carry\(14),
	combout => \Adder|carry[46]~72_combout\);

-- Location: LABCELL_X47_Y35_N32
\Adder|G_array~87\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~87_combout\ = ( \Adder|G_array~28_combout\ & ( \Adder|G_array[1][43]~133_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][43]~133_combout\,
	dataf => \Adder|ALT_INV_G_array~28_combout\,
	combout => \Adder|G_array~87_combout\);

-- Location: LABCELL_X47_Y35_N20
\Adder|G_array[3][45]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][45]~combout\ = ( \Adder|G_array[1][41]~132_combout\ & ( (!\Adder|G_array[1][45]~135_combout\ & (!\Adder|G_array~87_combout\ & !\Adder|P_array[2][45]~63_combout\)) ) ) # ( !\Adder|G_array[1][41]~132_combout\ & ( 
-- (!\Adder|G_array[1][45]~135_combout\ & (!\Adder|G_array~87_combout\ & ((!\Adder|G_array~81_combout\) # (!\Adder|P_array[2][45]~63_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000010000000110000001000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~81_combout\,
	datab => \Adder|ALT_INV_G_array[1][45]~135_combout\,
	datac => \Adder|ALT_INV_G_array~87_combout\,
	datad => \Adder|ALT_INV_P_array[2][45]~63_combout\,
	dataf => \Adder|ALT_INV_G_array[1][41]~132_combout\,
	combout => \Adder|G_array[3][45]~combout\);

-- Location: MLABCELL_X46_Y33_N32
\Adder|S[46]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(46) = ( \Adder|G_array~86_combout\ & ( !\Adder|p\(46) $ (((!\Adder|carry[46]~72_combout\ & (\Adder|G_array[3][37]~combout\ & \Adder|G_array[3][45]~combout\)))) ) ) # ( !\Adder|G_array~86_combout\ & ( !\Adder|p\(46) $ 
-- (((!\Adder|carry[46]~72_combout\ & \Adder|G_array[3][45]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001100110101010100110011010101010101001101010101010100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_p\(46),
	datab => \Adder|ALT_INV_carry[46]~72_combout\,
	datac => \Adder|ALT_INV_G_array[3][37]~combout\,
	datad => \Adder|ALT_INV_G_array[3][45]~combout\,
	dataf => \Adder|ALT_INV_G_array~86_combout\,
	combout => \Adder|S\(46));

-- Location: LABCELL_X40_Y34_N30
\Y_internal~171\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~171_combout\ = ( \Shifter|stage~147_combout\ & ( \Shifter|stage~148_combout\ & ( ((!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][46]~138_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][17]~27_combout\))) # 
-- (\Shifter|Equal11~0_combout\) ) ) ) # ( !\Shifter|stage~147_combout\ & ( \Shifter|stage~148_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][46]~138_combout\))) # (\Shifter|Equal2~0_combout\ & 
-- (\Shifter|stage[2][17]~27_combout\)))) # (\Shifter|Equal11~0_combout\ & (((!\Shifter|Equal2~0_combout\)))) ) ) ) # ( \Shifter|stage~147_combout\ & ( !\Shifter|stage~148_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & 
-- ((\Shifter|stage[2][46]~138_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][17]~27_combout\)))) # (\Shifter|Equal11~0_combout\ & (((\Shifter|Equal2~0_combout\)))) ) ) ) # ( !\Shifter|stage~147_combout\ & ( !\Shifter|stage~148_combout\ & ( 
-- (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][46]~138_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][17]~27_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][17]~27_combout\,
	datab => \Shifter|ALT_INV_stage[2][46]~138_combout\,
	datac => \Shifter|ALT_INV_Equal11~0_combout\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	datae => \Shifter|ALT_INV_stage~147_combout\,
	dataf => \Shifter|ALT_INV_stage~148_combout\,
	combout => \Y_internal~171_combout\);

-- Location: MLABCELL_X46_Y33_N16
\Y_internal~172\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~172_combout\ = ( \Adder|S\(46) & ( \Y_internal~171_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31)))) ) ) ) # ( !\Adder|S\(46) & ( 
-- \Y_internal~171_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Shifter|stage_out[31]~0_combout\)))) # (\Y_internal~0_combout\ & (\Adder|S\(31) & ((\ExtWord~input_o\)))) ) ) ) # ( \Adder|S\(46) & ( !\Y_internal~171_combout\ & ( 
-- (!\Y_internal~0_combout\ & (((\Shifter|stage_out[31]~0_combout\ & \ExtWord~input_o\)))) # (\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Adder|S\(31)))) ) ) ) # ( !\Adder|S\(46) & ( !\Y_internal~171_combout\ & ( (\ExtWord~input_o\ & 
-- ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S\(31),
	datab => \ALT_INV_Y_internal~0_combout\,
	datac => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datad => \ALT_INV_ExtWord~input_o\,
	datae => \Adder|ALT_INV_S\(46),
	dataf => \ALT_INV_Y_internal~171_combout\,
	combout => \Y_internal~172_combout\);

-- Location: MLABCELL_X46_Y33_N6
\Y_internal~169\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~169_combout\ = ( \LogicFN[1]~input_o\ & ( (\B[46]~input_o\ & \A[46]~input_o\) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\B[46]~input_o\ $ ((!\A[46]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011011110110000001101111011000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[46]~input_o\,
	datab => \ALT_INV_A[46]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_B[19]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~169_combout\);

-- Location: MLABCELL_X46_Y33_N12
\Y_internal~173\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~173_combout\ = ( \Y_internal~169_combout\ & ( (((\Y_internal~172_combout\ & \Y_internal~5_combout\)) # (\Y_internal~98_combout\)) # (\Y_internal~170_combout\) ) ) # ( !\Y_internal~169_combout\ & ( ((\Y_internal~172_combout\ & 
-- \Y_internal~5_combout\)) # (\Y_internal~170_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010111010101110101011101010111111111110101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~170_combout\,
	datab => \ALT_INV_Y_internal~172_combout\,
	datac => \ALT_INV_Y_internal~5_combout\,
	datad => \ALT_INV_Y_internal~98_combout\,
	dataf => \ALT_INV_Y_internal~169_combout\,
	combout => \Y_internal~173_combout\);

-- Location: LABCELL_X47_Y33_N0
\Y_internal~174\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~174_combout\ = ( \A[47]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (!\B[47]~input_o\)))) # (\LogicFN[1]~input_o\ & (((\B[47]~input_o\)))) ) ) # ( !\A[47]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (\B[47]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101000100101101011010010010110101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[1]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_B[47]~input_o\,
	datad => \ALT_INV_B[19]~input_o\,
	dataf => \ALT_INV_A[47]~input_o\,
	combout => \Y_internal~174_combout\);

-- Location: LABCELL_X47_Y36_N8
\Y_internal~175\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~175_combout\ = ( \Y_internal~99_combout\ & ( (\B[47]~input_o\) # (\A[47]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[47]~input_o\,
	datad => \ALT_INV_B[47]~input_o\,
	dataf => \ALT_INV_Y_internal~99_combout\,
	combout => \Y_internal~175_combout\);

-- Location: MLABCELL_X46_Y33_N34
\Adder|P_array[2][46]~65\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][46]~65_combout\ = ( \Adder|p\(43) & ( (\Adder|p\(46) & \Adder|G_array~28_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_p\(46),
	datac => \Adder|ALT_INV_G_array~28_combout\,
	dataf => \Adder|ALT_INV_p\(43),
	combout => \Adder|P_array[2][46]~65_combout\);

-- Location: MLABCELL_X46_Y36_N12
\Adder|G_array~89\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~89_combout\ = ( \Adder|P_array[2][42]~58_combout\ & ( (!\Adder|G_array[3][38]~combout\ & \Adder|P_array[2][46]~65_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array[3][38]~combout\,
	datad => \Adder|ALT_INV_P_array[2][46]~65_combout\,
	dataf => \Adder|ALT_INV_P_array[2][42]~58_combout\,
	combout => \Adder|G_array~89_combout\);

-- Location: MLABCELL_X46_Y33_N30
\Adder|G_array[1][46]~105\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][46]~105_combout\ = ( \B[45]~input_o\ & ( (!\B[46]~input_o\ & (\A[46]~input_o\ & ((\A[45]~input_o\) # (\AddnSub~input_o\)))) # (\B[46]~input_o\ & (!\AddnSub~input_o\ & ((\A[46]~input_o\) # (\A[45]~input_o\)))) ) ) # ( !\B[45]~input_o\ & ( 
-- (!\B[46]~input_o\ & (\AddnSub~input_o\ & ((\A[46]~input_o\) # (\A[45]~input_o\)))) # (\B[46]~input_o\ & (\A[46]~input_o\ & ((!\AddnSub~input_o\) # (\A[45]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001100111000000100110011100000100011011100000010001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[46]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[45]~input_o\,
	datad => \ALT_INV_A[46]~input_o\,
	dataf => \ALT_INV_B[45]~input_o\,
	combout => \Adder|G_array[1][46]~105_combout\);

-- Location: MLABCELL_X46_Y33_N22
\Adder|G_array~88\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~88_combout\ = ( \Adder|p\(46) & ( (\Adder|p\(45) & \Adder|G_array[1][44]~106_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_p\(45),
	datad => \Adder|ALT_INV_G_array[1][44]~106_combout\,
	dataf => \Adder|ALT_INV_p\(46),
	combout => \Adder|G_array~88_combout\);

-- Location: MLABCELL_X46_Y36_N32
\Adder|G_array[3][46]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][46]~combout\ = ( \Adder|G_array[1][42]~107_combout\ & ( (!\Adder|G_array[1][46]~105_combout\ & (!\Adder|P_array[2][46]~65_combout\ & !\Adder|G_array~88_combout\)) ) ) # ( !\Adder|G_array[1][42]~107_combout\ & ( 
-- (!\Adder|G_array[1][46]~105_combout\ & (!\Adder|G_array~88_combout\ & ((!\Adder|P_array[2][46]~65_combout\) # (!\Adder|G_array~82_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010000000101000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][46]~105_combout\,
	datab => \Adder|ALT_INV_P_array[2][46]~65_combout\,
	datac => \Adder|ALT_INV_G_array~88_combout\,
	datad => \Adder|ALT_INV_G_array~82_combout\,
	dataf => \Adder|ALT_INV_G_array[1][42]~107_combout\,
	combout => \Adder|G_array[3][46]~combout\);

-- Location: MLABCELL_X44_Y36_N28
\Adder|carry[15]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry\(15) = ( \Adder|G_array[3][14]~combout\ & ( (!\Adder|carry~20_combout\) # ((!\Adder|G_array[6][6]~combout\ & !\Adder|carry~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101010111010101110101011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry~20_combout\,
	datab => \Adder|ALT_INV_G_array[6][6]~combout\,
	datac => \Adder|ALT_INV_carry~9_combout\,
	dataf => \Adder|ALT_INV_G_array[3][14]~combout\,
	combout => \Adder|carry\(15));

-- Location: MLABCELL_X46_Y36_N38
\Adder|P_array[4][46]~66\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[4][46]~66_combout\ = ( \Adder|P_array[2][42]~58_combout\ & ( (\Adder|P_array[4][38]~51_combout\ & \Adder|P_array[2][46]~65_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_P_array[4][38]~51_combout\,
	datad => \Adder|ALT_INV_P_array[2][46]~65_combout\,
	dataf => \Adder|ALT_INV_P_array[2][42]~58_combout\,
	combout => \Adder|P_array[4][46]~66_combout\);

-- Location: MLABCELL_X44_Y36_N38
\Adder|carry[47]~73\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[47]~73_combout\ = ( \Adder|G_array[3][30]~combout\ & ( (\Adder|P_array[4][46]~66_combout\ & (((!\Adder|carry\(15) & \Adder|P_array[4][30]~40_combout\)) # (\Adder|G_array~67_combout\))) ) ) # ( !\Adder|G_array[3][30]~combout\ & ( 
-- \Adder|P_array[4][46]~66_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000001011110000000000101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry\(15),
	datab => \Adder|ALT_INV_P_array[4][30]~40_combout\,
	datac => \Adder|ALT_INV_G_array~67_combout\,
	datad => \Adder|ALT_INV_P_array[4][46]~66_combout\,
	dataf => \Adder|ALT_INV_G_array[3][30]~combout\,
	combout => \Adder|carry[47]~73_combout\);

-- Location: LABCELL_X47_Y36_N32
\Adder|S[47]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(47) = ( \B[47]~input_o\ & ( \Adder|carry[47]~73_combout\ & ( !\A[47]~input_o\ $ (!\AddnSub~input_o\) ) ) ) # ( !\B[47]~input_o\ & ( \Adder|carry[47]~73_combout\ & ( !\A[47]~input_o\ $ (\AddnSub~input_o\) ) ) ) # ( \B[47]~input_o\ & ( 
-- !\Adder|carry[47]~73_combout\ & ( !\A[47]~input_o\ $ (!\AddnSub~input_o\ $ (((!\Adder|G_array~89_combout\ & \Adder|G_array[3][46]~combout\)))) ) ) ) # ( !\B[47]~input_o\ & ( !\Adder|carry[47]~73_combout\ & ( !\A[47]~input_o\ $ (!\AddnSub~input_o\ $ 
-- (((!\Adder|G_array[3][46]~combout\) # (\Adder|G_array~89_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100101101001011001101001011010011001100110010110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[47]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Adder|ALT_INV_G_array~89_combout\,
	datad => \Adder|ALT_INV_G_array[3][46]~combout\,
	datae => \ALT_INV_B[47]~input_o\,
	dataf => \Adder|ALT_INV_carry[47]~73_combout\,
	combout => \Adder|S\(47));

-- Location: LABCELL_X40_Y33_N24
\Y_internal~176\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~176_combout\ = ( \Shifter|stage~145_combout\ & ( \Shifter|stage~146_combout\ & ( ((!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][47]~142_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][16]~4_combout\))) # 
-- (\Shifter|Equal11~0_combout\) ) ) ) # ( !\Shifter|stage~145_combout\ & ( \Shifter|stage~146_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][47]~142_combout\))) # (\Shifter|Equal2~0_combout\ & 
-- (\Shifter|stage[2][16]~4_combout\)))) # (\Shifter|Equal11~0_combout\ & (((!\Shifter|Equal2~0_combout\)))) ) ) ) # ( \Shifter|stage~145_combout\ & ( !\Shifter|stage~146_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & 
-- ((\Shifter|stage[2][47]~142_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][16]~4_combout\)))) # (\Shifter|Equal11~0_combout\ & (((\Shifter|Equal2~0_combout\)))) ) ) ) # ( !\Shifter|stage~145_combout\ & ( !\Shifter|stage~146_combout\ & ( 
-- (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][47]~142_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][16]~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][16]~4_combout\,
	datab => \Shifter|ALT_INV_Equal11~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][47]~142_combout\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	datae => \Shifter|ALT_INV_stage~145_combout\,
	dataf => \Shifter|ALT_INV_stage~146_combout\,
	combout => \Y_internal~176_combout\);

-- Location: LABCELL_X40_Y33_N28
\Y_internal~177\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~177_combout\ = ( \Adder|S\(47) & ( \Y_internal~176_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(47) & ( 
-- \Y_internal~176_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (((\Adder|S\(31) & \ExtWord~input_o\)))) ) ) ) # ( \Adder|S\(47) & ( !\Y_internal~176_combout\ & ( 
-- (!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\ & ((\ExtWord~input_o\)))) # (\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(47) & ( !\Y_internal~176_combout\ & ( (\ExtWord~input_o\ & 
-- ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|S\(31)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datac => \Adder|ALT_INV_S\(31),
	datad => \ALT_INV_ExtWord~input_o\,
	datae => \Adder|ALT_INV_S\(47),
	dataf => \ALT_INV_Y_internal~176_combout\,
	combout => \Y_internal~177_combout\);

-- Location: LABCELL_X40_Y33_N10
\Y_internal~178\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~178_combout\ = ( \Y_internal~177_combout\ & ( (((\Y_internal~174_combout\ & \Y_internal~98_combout\)) # (\Y_internal~175_combout\)) # (\Y_internal~5_combout\) ) ) # ( !\Y_internal~177_combout\ & ( ((\Y_internal~174_combout\ & 
-- \Y_internal~98_combout\)) # (\Y_internal~175_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111000011110011111101011111011111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~5_combout\,
	datab => \ALT_INV_Y_internal~174_combout\,
	datac => \ALT_INV_Y_internal~175_combout\,
	datad => \ALT_INV_Y_internal~98_combout\,
	dataf => \ALT_INV_Y_internal~177_combout\,
	combout => \Y_internal~178_combout\);

-- Location: MLABCELL_X42_Y32_N18
\Y_internal~180\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~180_combout\ = ( \B[48]~input_o\ & ( \Y_internal~99_combout\ ) ) # ( !\B[48]~input_o\ & ( (\Y_internal~99_combout\ & \A[48]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Y_internal~99_combout\,
	datad => \ALT_INV_A[48]~input_o\,
	dataf => \ALT_INV_B[48]~input_o\,
	combout => \Y_internal~180_combout\);

-- Location: MLABCELL_X42_Y32_N8
\Y_internal~179\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~179_combout\ = ( \LogicFN[1]~input_o\ & ( (\A[48]~input_o\ & \B[48]~input_o\) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\A[48]~input_o\ $ ((!\B[48]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101100110000011110110011000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[48]~input_o\,
	datab => \ALT_INV_B[48]~input_o\,
	datac => \ALT_INV_B[19]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~179_combout\);

-- Location: MLABCELL_X39_Y35_N12
\Y_internal~181\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~181_combout\ = ( \Shifter|stage[2][15]~144_combout\ & ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage~143_combout\)) ) ) ) # ( 
-- !\Shifter|stage[2][15]~144_combout\ & ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage~143_combout\)) ) ) ) # ( \Shifter|stage[2][15]~144_combout\ & ( 
-- !\Shifter|Equal11~0_combout\ & ( (\Shifter|Equal2~0_combout\) # (\Shifter|stage[2][48]~14_combout\) ) ) ) # ( !\Shifter|stage[2][15]~144_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (\Shifter|stage[2][48]~14_combout\ & !\Shifter|Equal2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][48]~14_combout\,
	datab => \Shifter|ALT_INV_stage~143_combout\,
	datac => \Shifter|ALT_INV_sign_bit~0_combout\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	datae => \Shifter|ALT_INV_stage[2][15]~144_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~181_combout\);

-- Location: MLABCELL_X39_Y37_N36
\Adder|carry[48]~74\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[48]~74_combout\ = ( \Adder|G_array~8_combout\ & ( (!\Adder|carry\(16) & (\Adder|P_array[4][31]~10_combout\ & \Adder|P_array[4][47]~19_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_carry\(16),
	datac => \Adder|ALT_INV_P_array[4][31]~10_combout\,
	datad => \Adder|ALT_INV_P_array[4][47]~19_combout\,
	dataf => \Adder|ALT_INV_G_array~8_combout\,
	combout => \Adder|carry[48]~74_combout\);

-- Location: MLABCELL_X39_Y37_N30
\Adder|carry[48]~75\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[48]~75_combout\ = ( \Adder|G_array~8_combout\ & ( (\Adder|P_array[4][47]~19_combout\ & ((!\Adder|G_array[3][23]~combout\) # (!\Adder|G_array[3][31]~combout\))) ) ) # ( !\Adder|G_array~8_combout\ & ( (!\Adder|G_array[3][31]~combout\ & 
-- \Adder|P_array[4][47]~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111110100000000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[3][23]~combout\,
	datac => \Adder|ALT_INV_G_array[3][31]~combout\,
	datad => \Adder|ALT_INV_P_array[4][47]~19_combout\,
	dataf => \Adder|ALT_INV_G_array~8_combout\,
	combout => \Adder|carry[48]~75_combout\);

-- Location: MLABCELL_X49_Y35_N0
\Adder|S[48]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(48) = ( \Adder|carry[48]~75_combout\ & ( !\Adder|p\(48) ) ) # ( !\Adder|carry[48]~75_combout\ & ( !\Adder|p\(48) $ (((!\Adder|carry[48]~74_combout\ & (\Adder|G_array[3][47]~combout\ & !\Adder|G_array~38_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101001011110000110100101111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[48]~74_combout\,
	datab => \Adder|ALT_INV_G_array[3][47]~combout\,
	datac => \Adder|ALT_INV_p\(48),
	datad => \Adder|ALT_INV_G_array~38_combout\,
	dataf => \Adder|ALT_INV_carry[48]~75_combout\,
	combout => \Adder|S\(48));

-- Location: LABCELL_X43_Y35_N10
\Y_internal~182\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~182_combout\ = ( \Shifter|stage_out[31]~0_combout\ & ( \Adder|S\(48) & ( (!\Y_internal~0_combout\ & (((\Y_internal~181_combout\) # (\ExtWord~input_o\)))) # (\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Adder|S\(31)))) ) ) ) # ( 
-- !\Shifter|stage_out[31]~0_combout\ & ( \Adder|S\(48) & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\ & \Y_internal~181_combout\)))) # (\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Adder|S\(31)))) ) ) ) # ( \Shifter|stage_out[31]~0_combout\ & 
-- ( !\Adder|S\(48) & ( (!\Y_internal~0_combout\ & (((\Y_internal~181_combout\) # (\ExtWord~input_o\)))) # (\Y_internal~0_combout\ & (\Adder|S\(31) & (\ExtWord~input_o\))) ) ) ) # ( !\Shifter|stage_out[31]~0_combout\ & ( !\Adder|S\(48) & ( 
-- (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\ & \Y_internal~181_combout\)))) # (\Y_internal~0_combout\ & (\Adder|S\(31) & (\ExtWord~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S\(31),
	datab => \ALT_INV_Y_internal~0_combout\,
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \ALT_INV_Y_internal~181_combout\,
	datae => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	dataf => \Adder|ALT_INV_S\(48),
	combout => \Y_internal~182_combout\);

-- Location: MLABCELL_X42_Y32_N16
\Y_internal~183\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~183_combout\ = ( \Y_internal~182_combout\ & ( (((\Y_internal~98_combout\ & \Y_internal~179_combout\)) # (\Y_internal~180_combout\)) # (\Y_internal~5_combout\) ) ) # ( !\Y_internal~182_combout\ & ( ((\Y_internal~98_combout\ & 
-- \Y_internal~179_combout\)) # (\Y_internal~180_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111000011110101111100111111011111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~98_combout\,
	datab => \ALT_INV_Y_internal~5_combout\,
	datac => \ALT_INV_Y_internal~180_combout\,
	datad => \ALT_INV_Y_internal~179_combout\,
	dataf => \ALT_INV_Y_internal~182_combout\,
	combout => \Y_internal~183_combout\);

-- Location: LABCELL_X47_Y33_N30
\Y_internal~185\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~185_combout\ = ( \Y_internal~99_combout\ & ( (\B[49]~input_o\) # (\A[49]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[49]~input_o\,
	datad => \ALT_INV_B[49]~input_o\,
	dataf => \ALT_INV_Y_internal~99_combout\,
	combout => \Y_internal~185_combout\);

-- Location: LABCELL_X45_Y32_N2
\Adder|p[49]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|p\(49) = ( \A[49]~input_o\ & ( !\B[49]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\A[49]~input_o\ & ( !\B[49]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[49]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[49]~input_o\,
	combout => \Adder|p\(49));

-- Location: LABCELL_X47_Y36_N18
\Adder|P_array[2][48]~67\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][48]~67_combout\ = ( \Adder|G_array~27_combout\ & ( (\Adder|p\(45) & \Adder|p\(48)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_p\(45),
	datad => \Adder|ALT_INV_p\(48),
	dataf => \Adder|ALT_INV_G_array~27_combout\,
	combout => \Adder|P_array[2][48]~67_combout\);

-- Location: LABCELL_X45_Y33_N4
\Adder|carry[49]~76\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[49]~76_combout\ = ( \Adder|P_array[2][48]~67_combout\ & ( \Adder|G_array~84_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array~84_combout\,
	dataf => \Adder|ALT_INV_P_array[2][48]~67_combout\,
	combout => \Adder|carry[49]~76_combout\);

-- Location: MLABCELL_X42_Y34_N18
\Adder|carry[49]~77\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[49]~77_combout\ = ( \Adder|P_array[2][36]~45_combout\ & ( (\Adder|carry[49]~76_combout\ & \Adder|P_array[4][32]~42_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_carry[49]~76_combout\,
	datac => \Adder|ALT_INV_P_array[4][32]~42_combout\,
	dataf => \Adder|ALT_INV_P_array[2][36]~45_combout\,
	combout => \Adder|carry[49]~77_combout\);

-- Location: LABCELL_X45_Y34_N28
\Adder|carry[49]~78\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[49]~78_combout\ = ( \Adder|P_array[2][48]~67_combout\ & ( (!\Adder|G_array[3][40]~combout\ & \Adder|P_array[2][44]~61_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array[3][40]~combout\,
	datad => \Adder|ALT_INV_P_array[2][44]~61_combout\,
	dataf => \Adder|ALT_INV_P_array[2][48]~67_combout\,
	combout => \Adder|carry[49]~78_combout\);

-- Location: LABCELL_X47_Y36_N38
\Adder|G_array[1][48]~104\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][48]~104_combout\ = ( \A[48]~input_o\ & ( (!\AddnSub~input_o\ & (((\A[47]~input_o\ & \B[47]~input_o\)) # (\B[48]~input_o\))) # (\AddnSub~input_o\ & ((!\B[48]~input_o\) # ((\A[47]~input_o\ & !\B[47]~input_o\)))) ) ) # ( !\A[48]~input_o\ & 
-- ( (\A[47]~input_o\ & ((!\B[47]~input_o\ & (\AddnSub~input_o\ & !\B[48]~input_o\)) # (\B[47]~input_o\ & (!\AddnSub~input_o\ & \B[48]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010000000001000001000000011111111101000001111111110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[47]~input_o\,
	datab => \ALT_INV_B[47]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[48]~input_o\,
	dataf => \ALT_INV_A[48]~input_o\,
	combout => \Adder|G_array[1][48]~104_combout\);

-- Location: LABCELL_X47_Y36_N36
\Adder|G_array~90\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~90_combout\ = ( \AddnSub~input_o\ & ( (\Adder|p\(48) & (\Adder|G_array[1][46]~105_combout\ & (!\A[47]~input_o\ $ (\B[47]~input_o\)))) ) ) # ( !\AddnSub~input_o\ & ( (\Adder|p\(48) & (\Adder|G_array[1][46]~105_combout\ & (!\A[47]~input_o\ $ 
-- (!\B[47]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000110000000000000011000000000000010010000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[47]~input_o\,
	datab => \ALT_INV_B[47]~input_o\,
	datac => \Adder|ALT_INV_p\(48),
	datad => \Adder|ALT_INV_G_array[1][46]~105_combout\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|G_array~90_combout\);

-- Location: LABCELL_X45_Y34_N10
\Adder|G_array[3][48]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][48]~combout\ = ( !\Adder|G_array~90_combout\ & ( (!\Adder|G_array[1][48]~104_combout\ & ((!\Adder|P_array[2][48]~67_combout\) # ((!\Adder|G_array[1][44]~106_combout\ & !\Adder|G_array~85_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010000000111100001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][44]~106_combout\,
	datab => \Adder|ALT_INV_G_array~85_combout\,
	datac => \Adder|ALT_INV_G_array[1][48]~104_combout\,
	datad => \Adder|ALT_INV_P_array[2][48]~67_combout\,
	dataf => \Adder|ALT_INV_G_array~90_combout\,
	combout => \Adder|G_array[3][48]~combout\);

-- Location: LABCELL_X45_Y34_N14
\Adder|carry[49]~79\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[49]~79_combout\ = ( \Adder|carry[49]~76_combout\ & ( (\Adder|G_array[3][48]~combout\ & ((!\Adder|P_array[2][36]~45_combout\) # ((\Adder|G_array[3][32]~combout\ & !\Adder|G_array~71_combout\)))) ) ) # ( !\Adder|carry[49]~76_combout\ & ( 
-- \Adder|G_array[3][48]~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001011000010100000101100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][36]~45_combout\,
	datab => \Adder|ALT_INV_G_array[3][32]~combout\,
	datac => \Adder|ALT_INV_G_array[3][48]~combout\,
	datad => \Adder|ALT_INV_G_array~71_combout\,
	dataf => \Adder|ALT_INV_carry[49]~76_combout\,
	combout => \Adder|carry[49]~79_combout\);

-- Location: LABCELL_X43_Y35_N14
\Adder|S[49]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(49) = ( \Adder|carry[17]~22_combout\ & ( !\Adder|p\(49) $ (((!\Adder|carry[49]~78_combout\ & \Adder|carry[49]~79_combout\))) ) ) # ( !\Adder|carry[17]~22_combout\ & ( !\Adder|p\(49) $ (((!\Adder|carry[49]~77_combout\ & 
-- (!\Adder|carry[49]~78_combout\ & \Adder|carry[49]~79_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001101010101010100110101010101010010110101010101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_p\(49),
	datab => \Adder|ALT_INV_carry[49]~77_combout\,
	datac => \Adder|ALT_INV_carry[49]~78_combout\,
	datad => \Adder|ALT_INV_carry[49]~79_combout\,
	dataf => \Adder|ALT_INV_carry[17]~22_combout\,
	combout => \Adder|S\(49));

-- Location: LABCELL_X40_Y34_N12
\Y_internal~186\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~186_combout\ = ( \Shifter|stage[2][49]~37_combout\ & ( \Shifter|stage~139_combout\ & ( (!\Shifter|Equal11~0_combout\ & (((!\Shifter|Equal2~0_combout\) # (\Shifter|stage[2][14]~140_combout\)))) # (\Shifter|Equal11~0_combout\ & 
-- (((\Shifter|Equal2~0_combout\)) # (\Shifter|sign_bit~0_combout\))) ) ) ) # ( !\Shifter|stage[2][49]~37_combout\ & ( \Shifter|stage~139_combout\ & ( (!\Shifter|Equal11~0_combout\ & (((\Shifter|Equal2~0_combout\ & \Shifter|stage[2][14]~140_combout\)))) # 
-- (\Shifter|Equal11~0_combout\ & (((\Shifter|Equal2~0_combout\)) # (\Shifter|sign_bit~0_combout\))) ) ) ) # ( \Shifter|stage[2][49]~37_combout\ & ( !\Shifter|stage~139_combout\ & ( (!\Shifter|Equal11~0_combout\ & (((!\Shifter|Equal2~0_combout\) # 
-- (\Shifter|stage[2][14]~140_combout\)))) # (\Shifter|Equal11~0_combout\ & (\Shifter|sign_bit~0_combout\ & (!\Shifter|Equal2~0_combout\))) ) ) ) # ( !\Shifter|stage[2][49]~37_combout\ & ( !\Shifter|stage~139_combout\ & ( (!\Shifter|Equal11~0_combout\ & 
-- (((\Shifter|Equal2~0_combout\ & \Shifter|stage[2][14]~140_combout\)))) # (\Shifter|Equal11~0_combout\ & (\Shifter|sign_bit~0_combout\ & (!\Shifter|Equal2~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_sign_bit~0_combout\,
	datab => \Shifter|ALT_INV_Equal11~0_combout\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][14]~140_combout\,
	datae => \Shifter|ALT_INV_stage[2][49]~37_combout\,
	dataf => \Shifter|ALT_INV_stage~139_combout\,
	combout => \Y_internal~186_combout\);

-- Location: LABCELL_X43_Y35_N36
\Y_internal~187\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~187_combout\ = ( \Adder|S\(49) & ( \Y_internal~186_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(49) & ( 
-- \Y_internal~186_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (((\Adder|S\(31) & \ExtWord~input_o\)))) ) ) ) # ( \Adder|S\(49) & ( !\Y_internal~186_combout\ & ( 
-- (!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\ & ((\ExtWord~input_o\)))) # (\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(49) & ( !\Y_internal~186_combout\ & ( (\ExtWord~input_o\ & 
-- ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|S\(31)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datab => \ALT_INV_Y_internal~0_combout\,
	datac => \Adder|ALT_INV_S\(31),
	datad => \ALT_INV_ExtWord~input_o\,
	datae => \Adder|ALT_INV_S\(49),
	dataf => \ALT_INV_Y_internal~186_combout\,
	combout => \Y_internal~187_combout\);

-- Location: LABCELL_X47_Y33_N12
\Y_internal~184\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~184_combout\ = ( \LogicFN[0]~input_o\ & ( (!\LogicFN[1]~input_o\ & (!\A[49]~input_o\ $ (!\B[49]~input_o\))) # (\LogicFN[1]~input_o\ & (\A[49]~input_o\ & \B[49]~input_o\)) ) ) # ( !\LogicFN[0]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- (\B[19]~input_o\)) # (\LogicFN[1]~input_o\ & (((\A[49]~input_o\ & \B[49]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000111010001000100011100001100110000110000110011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[19]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_A[49]~input_o\,
	datad => \ALT_INV_B[49]~input_o\,
	dataf => \ALT_INV_LogicFN[0]~input_o\,
	combout => \Y_internal~184_combout\);

-- Location: LABCELL_X47_Y33_N36
\Y_internal~188\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~188_combout\ = ( \Y_internal~5_combout\ & ( (((\Y_internal~98_combout\ & \Y_internal~184_combout\)) # (\Y_internal~187_combout\)) # (\Y_internal~185_combout\) ) ) # ( !\Y_internal~5_combout\ & ( ((\Y_internal~98_combout\ & 
-- \Y_internal~184_combout\)) # (\Y_internal~185_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101110111001100110111011100111111011111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~98_combout\,
	datab => \ALT_INV_Y_internal~185_combout\,
	datac => \ALT_INV_Y_internal~187_combout\,
	datad => \ALT_INV_Y_internal~184_combout\,
	dataf => \ALT_INV_Y_internal~5_combout\,
	combout => \Y_internal~188_combout\);

-- Location: LABCELL_X47_Y35_N10
\Adder|P_array[2][49]~68\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][49]~68_combout\ = ( \Adder|p\(49) & ( (\Adder|G_array~27_combout\ & \Adder|p\(48)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~27_combout\,
	datac => \Adder|ALT_INV_p\(48),
	dataf => \Adder|ALT_INV_p\(49),
	combout => \Adder|P_array[2][49]~68_combout\);

-- Location: LABCELL_X45_Y35_N4
\Adder|carry[50]~80\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[50]~80_combout\ = ( \Adder|G_array~86_combout\ & ( \Adder|P_array[2][49]~68_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Adder|ALT_INV_P_array[2][49]~68_combout\,
	dataf => \Adder|ALT_INV_G_array~86_combout\,
	combout => \Adder|carry[50]~80_combout\);

-- Location: LABCELL_X47_Y35_N12
\Adder|G_array~91\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~91_combout\ = ( \Adder|p\(49) & ( (\Adder|p\(48) & \Adder|G_array[1][47]~134_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_p\(48),
	datad => \Adder|ALT_INV_G_array[1][47]~134_combout\,
	dataf => \Adder|ALT_INV_p\(49),
	combout => \Adder|G_array~91_combout\);

-- Location: LABCELL_X47_Y35_N14
\Adder|G_array[3][49]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][49]~combout\ = ( !\Adder|G_array~91_combout\ & ( (!\Adder|G_array[1][49]~155_combout\ & ((!\Adder|P_array[2][49]~68_combout\) # ((!\Adder|G_array~87_combout\ & !\Adder|G_array[1][45]~135_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100000000000111110000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~87_combout\,
	datab => \Adder|ALT_INV_G_array[1][45]~135_combout\,
	datac => \Adder|ALT_INV_P_array[2][49]~68_combout\,
	datad => \Adder|ALT_INV_G_array[1][49]~155_combout\,
	dataf => \Adder|ALT_INV_G_array~91_combout\,
	combout => \Adder|G_array[3][49]~combout\);

-- Location: LABCELL_X45_Y35_N10
\Adder|carry[50]~81\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[50]~81_combout\ = ( \Adder|carry[50]~50_combout\ & ( \Adder|G_array~80_combout\ & ( (!\Adder|carry[50]~80_combout\ & \Adder|G_array[3][49]~combout\) ) ) ) # ( !\Adder|carry[50]~50_combout\ & ( \Adder|G_array~80_combout\ & ( 
-- (!\Adder|carry[50]~80_combout\ & \Adder|G_array[3][49]~combout\) ) ) ) # ( \Adder|carry[50]~50_combout\ & ( !\Adder|G_array~80_combout\ & ( (\Adder|G_array[3][49]~combout\ & ((!\Adder|carry[50]~80_combout\) # (!\Adder|P_array[2][37]~47_combout\))) ) ) ) # 
-- ( !\Adder|carry[50]~50_combout\ & ( !\Adder|G_array~80_combout\ & ( (\Adder|G_array[3][49]~combout\ & ((!\Adder|carry[50]~80_combout\) # ((!\Adder|P_array[2][37]~47_combout\) # (!\Adder|carry[50]~52_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110010001100100011001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[50]~80_combout\,
	datab => \Adder|ALT_INV_G_array[3][49]~combout\,
	datac => \Adder|ALT_INV_P_array[2][37]~47_combout\,
	datad => \Adder|ALT_INV_carry[50]~52_combout\,
	datae => \Adder|ALT_INV_carry[50]~50_combout\,
	dataf => \Adder|ALT_INV_G_array~80_combout\,
	combout => \Adder|carry[50]~81_combout\);

-- Location: MLABCELL_X44_Y35_N30
\Adder|S[50]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(50) = ( \Adder|P_array[2][49]~68_combout\ & ( !\Adder|p\(50) $ (((\Adder|carry[50]~81_combout\ & ((!\Adder|P_array[2][45]~63_combout\) # (\Adder|G_array[3][41]~combout\))))) ) ) # ( !\Adder|P_array[2][49]~68_combout\ & ( !\Adder|p\(50) $ 
-- (\Adder|carry[50]~81_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101101001011010010110100110101001011010011010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_p\(50),
	datab => \Adder|ALT_INV_P_array[2][45]~63_combout\,
	datac => \Adder|ALT_INV_carry[50]~81_combout\,
	datad => \Adder|ALT_INV_G_array[3][41]~combout\,
	dataf => \Adder|ALT_INV_P_array[2][49]~68_combout\,
	combout => \Adder|S\(50));

-- Location: MLABCELL_X44_Y35_N14
\Y_internal~191\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~191_combout\ = ( \Shifter|stage[2][13]~136_combout\ & ( \Shifter|stage[2][50]~59_combout\ & ( (!\Shifter|Equal11~0_combout\) # ((!\Shifter|Equal2~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal2~0_combout\ & 
-- (\Shifter|stage~135_combout\))) ) ) ) # ( !\Shifter|stage[2][13]~136_combout\ & ( \Shifter|stage[2][50]~59_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((!\Shifter|Equal11~0_combout\) # (\Shifter|sign_bit~0_combout\)))) # (\Shifter|Equal2~0_combout\ & 
-- (\Shifter|stage~135_combout\ & ((\Shifter|Equal11~0_combout\)))) ) ) ) # ( \Shifter|stage[2][13]~136_combout\ & ( !\Shifter|stage[2][50]~59_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((\Shifter|sign_bit~0_combout\ & \Shifter|Equal11~0_combout\)))) # 
-- (\Shifter|Equal2~0_combout\ & (((!\Shifter|Equal11~0_combout\)) # (\Shifter|stage~135_combout\))) ) ) ) # ( !\Shifter|stage[2][13]~136_combout\ & ( !\Shifter|stage[2][50]~59_combout\ & ( (\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & 
-- ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage~135_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_stage~135_combout\,
	datac => \Shifter|ALT_INV_sign_bit~0_combout\,
	datad => \Shifter|ALT_INV_Equal11~0_combout\,
	datae => \Shifter|ALT_INV_stage[2][13]~136_combout\,
	dataf => \Shifter|ALT_INV_stage[2][50]~59_combout\,
	combout => \Y_internal~191_combout\);

-- Location: MLABCELL_X44_Y35_N18
\Y_internal~192\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~192_combout\ = ( \Adder|S\(50) & ( \Y_internal~191_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(50) & ( 
-- \Y_internal~191_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (((\ExtWord~input_o\ & \Adder|S\(31))))) ) ) ) # ( \Adder|S\(50) & ( !\Y_internal~191_combout\ & ( 
-- (!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\ & (\ExtWord~input_o\))) # (\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(50) & ( !\Y_internal~191_combout\ & ( (\ExtWord~input_o\ & 
-- ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|S\(31)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \Adder|ALT_INV_S\(31),
	datae => \Adder|ALT_INV_S\(50),
	dataf => \ALT_INV_Y_internal~191_combout\,
	combout => \Y_internal~192_combout\);

-- Location: LABCELL_X45_Y32_N16
\Y_internal~190\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~190_combout\ = ( \B[50]~input_o\ & ( \Y_internal~99_combout\ ) ) # ( !\B[50]~input_o\ & ( (\A[50]~input_o\ & \Y_internal~99_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[50]~input_o\,
	datad => \ALT_INV_Y_internal~99_combout\,
	dataf => \ALT_INV_B[50]~input_o\,
	combout => \Y_internal~190_combout\);

-- Location: LABCELL_X45_Y32_N26
\Y_internal~189\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~189_combout\ = ( \B[50]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (!\A[50]~input_o\)))) # (\LogicFN[1]~input_o\ & (\A[50]~input_o\)) ) ) # ( !\B[50]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (\A[50]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010000000000101110010101010010111001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[50]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_B[19]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_B[50]~input_o\,
	combout => \Y_internal~189_combout\);

-- Location: LABCELL_X45_Y32_N0
\Y_internal~193\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~193_combout\ = ( \Y_internal~98_combout\ & ( (((\Y_internal~5_combout\ & \Y_internal~192_combout\)) # (\Y_internal~189_combout\)) # (\Y_internal~190_combout\) ) ) # ( !\Y_internal~98_combout\ & ( ((\Y_internal~5_combout\ & 
-- \Y_internal~192_combout\)) # (\Y_internal~190_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111110001111100011111111111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~5_combout\,
	datab => \ALT_INV_Y_internal~192_combout\,
	datac => \ALT_INV_Y_internal~190_combout\,
	datad => \ALT_INV_Y_internal~189_combout\,
	dataf => \ALT_INV_Y_internal~98_combout\,
	combout => \Y_internal~193_combout\);

-- Location: LABCELL_X45_Y32_N8
\Y_internal~195\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~195_combout\ = ( \Y_internal~99_combout\ & ( (\A[51]~input_o\) # (\B[51]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[51]~input_o\,
	datab => \ALT_INV_A[51]~input_o\,
	dataf => \ALT_INV_Y_internal~99_combout\,
	combout => \Y_internal~195_combout\);

-- Location: LABCELL_X45_Y35_N28
\Adder|P_array[2][50]~69\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][50]~69_combout\ = ( \AddnSub~input_o\ & ( (\Adder|P_array[2][51]~3_combout\ & (!\A[47]~input_o\ $ (\B[47]~input_o\))) ) ) # ( !\AddnSub~input_o\ & ( (\Adder|P_array[2][51]~3_combout\ & (!\A[47]~input_o\ $ (!\B[47]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110000000000110011000000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_P_array[2][51]~3_combout\,
	datac => \ALT_INV_A[47]~input_o\,
	datad => \ALT_INV_B[47]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|P_array[2][50]~69_combout\);

-- Location: MLABCELL_X46_Y36_N34
\Adder|carry[51]~82\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[51]~82_combout\ = (\Adder|P_array[2][46]~65_combout\ & \Adder|P_array[2][50]~69_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_P_array[2][46]~65_combout\,
	datac => \Adder|ALT_INV_P_array[2][50]~69_combout\,
	combout => \Adder|carry[51]~82_combout\);

-- Location: LABCELL_X45_Y35_N2
\Adder|G_array~92\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~92_combout\ = ( \Adder|G_array[1][48]~104_combout\ & ( \Adder|P_array[2][51]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_P_array[2][51]~2_combout\,
	dataf => \Adder|ALT_INV_G_array[1][48]~104_combout\,
	combout => \Adder|G_array~92_combout\);

-- Location: LABCELL_X45_Y32_N30
\Adder|G_array[1][50]~103\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][50]~103_combout\ = ( \B[50]~input_o\ & ( (!\A[49]~input_o\ & (((!\AddnSub~input_o\ & \A[50]~input_o\)))) # (\A[49]~input_o\ & ((!\B[49]~input_o\ & ((\A[50]~input_o\))) # (\B[49]~input_o\ & (!\AddnSub~input_o\)))) ) ) # ( !\B[50]~input_o\ 
-- & ( (!\A[49]~input_o\ & (((\AddnSub~input_o\ & \A[50]~input_o\)))) # (\A[49]~input_o\ & ((!\B[49]~input_o\ & (\AddnSub~input_o\)) # (\B[49]~input_o\ & ((\A[50]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000011111000001000001111100010000111101000001000011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[49]~input_o\,
	datab => \ALT_INV_B[49]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[50]~input_o\,
	dataf => \ALT_INV_B[50]~input_o\,
	combout => \Adder|G_array[1][50]~103_combout\);

-- Location: LABCELL_X45_Y36_N22
\Adder|G_array[3][50]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][50]~combout\ = ( !\Adder|G_array[1][50]~103_combout\ & ( (!\Adder|G_array~92_combout\ & ((!\Adder|P_array[2][50]~69_combout\) # ((!\Adder|G_array[1][46]~105_combout\ & !\Adder|G_array~88_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101000000000111010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][50]~69_combout\,
	datab => \Adder|ALT_INV_G_array[1][46]~105_combout\,
	datac => \Adder|ALT_INV_G_array~88_combout\,
	datad => \Adder|ALT_INV_G_array~92_combout\,
	dataf => \Adder|ALT_INV_G_array[1][50]~103_combout\,
	combout => \Adder|G_array[3][50]~combout\);

-- Location: LABCELL_X45_Y36_N24
\Adder|carry[51]~83\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[51]~83_combout\ = ( \Adder|carry[51]~82_combout\ & ( (\Adder|P_array[2][42]~58_combout\ & \Adder|P_array[2][38]~50_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_P_array[2][42]~58_combout\,
	datad => \Adder|ALT_INV_P_array[2][38]~50_combout\,
	dataf => \Adder|ALT_INV_carry[51]~82_combout\,
	combout => \Adder|carry[51]~83_combout\);

-- Location: MLABCELL_X42_Y36_N38
\Adder|carry[51]~84\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[51]~84_combout\ = ( \Adder|G_array[3][34]~combout\ & ( (\Adder|carry[51]~83_combout\ & (((\Adder|carry[51]~54_combout\ & !\Adder|carry[35]~24_combout\)) # (\Adder|carry[51]~53_combout\))) ) ) # ( !\Adder|G_array[3][34]~combout\ & ( 
-- \Adder|carry[51]~83_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000100000011110000010000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[51]~54_combout\,
	datab => \Adder|ALT_INV_carry[35]~24_combout\,
	datac => \Adder|ALT_INV_carry[51]~83_combout\,
	datad => \Adder|ALT_INV_carry[51]~53_combout\,
	dataf => \Adder|ALT_INV_G_array[3][34]~combout\,
	combout => \Adder|carry[51]~84_combout\);

-- Location: LABCELL_X43_Y35_N0
\Adder|S[51]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(51) = ( \Adder|G_array[3][42]~combout\ & ( !\Adder|p\(51) $ (((\Adder|G_array[3][50]~combout\ & !\Adder|carry[51]~84_combout\))) ) ) # ( !\Adder|G_array[3][42]~combout\ & ( !\Adder|p\(51) $ (((!\Adder|carry[51]~82_combout\ & 
-- (\Adder|G_array[3][50]~combout\ & !\Adder|carry[51]~84_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011011001100110001101100110011000011110011001100001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[51]~82_combout\,
	datab => \Adder|ALT_INV_p\(51),
	datac => \Adder|ALT_INV_G_array[3][50]~combout\,
	datad => \Adder|ALT_INV_carry[51]~84_combout\,
	dataf => \Adder|ALT_INV_G_array[3][42]~combout\,
	combout => \Adder|S\(51));

-- Location: MLABCELL_X37_Y35_N12
\Y_internal~196\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~196_combout\ = ( \Shifter|stage[2][51]~81_combout\ & ( \Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal2~0_combout\) # ((!\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][12]~132_combout\)) # (\Shifter|Equal11~0_combout\ & 
-- ((\Shifter|stage~131_combout\)))) ) ) ) # ( !\Shifter|stage[2][51]~81_combout\ & ( \Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][12]~132_combout\ & (\Shifter|Equal2~0_combout\))) # (\Shifter|Equal11~0_combout\ & 
-- (((!\Shifter|Equal2~0_combout\) # (\Shifter|stage~131_combout\)))) ) ) ) # ( \Shifter|stage[2][51]~81_combout\ & ( !\Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & (((!\Shifter|Equal2~0_combout\)) # (\Shifter|stage[2][12]~132_combout\))) 
-- # (\Shifter|Equal11~0_combout\ & (((\Shifter|Equal2~0_combout\ & \Shifter|stage~131_combout\)))) ) ) ) # ( !\Shifter|stage[2][51]~81_combout\ & ( !\Shifter|sign_bit~0_combout\ & ( (\Shifter|Equal2~0_combout\ & ((!\Shifter|Equal11~0_combout\ & 
-- (\Shifter|stage[2][12]~132_combout\)) # (\Shifter|Equal11~0_combout\ & ((\Shifter|stage~131_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111110001001100011100110100001101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][12]~132_combout\,
	datab => \Shifter|ALT_INV_Equal11~0_combout\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_stage~131_combout\,
	datae => \Shifter|ALT_INV_stage[2][51]~81_combout\,
	dataf => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Y_internal~196_combout\);

-- Location: LABCELL_X43_Y35_N38
\Y_internal~197\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~197_combout\ = ( \Adder|S\(51) & ( \Y_internal~196_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(51) & ( 
-- \Y_internal~196_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (((\ExtWord~input_o\ & \Adder|S\(31))))) ) ) ) # ( \Adder|S\(51) & ( !\Y_internal~196_combout\ & ( 
-- (!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\ & (\ExtWord~input_o\))) # (\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(51) & ( !\Y_internal~196_combout\ & ( (\ExtWord~input_o\ & 
-- ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|S\(31)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datab => \ALT_INV_Y_internal~0_combout\,
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \Adder|ALT_INV_S\(31),
	datae => \Adder|ALT_INV_S\(51),
	dataf => \ALT_INV_Y_internal~196_combout\,
	combout => \Y_internal~197_combout\);

-- Location: LABCELL_X45_Y32_N10
\Y_internal~194\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~194_combout\ = ( \B[19]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\) # (!\B[51]~input_o\ $ (!\A[51]~input_o\)))) # (\LogicFN[1]~input_o\ & (\B[51]~input_o\ & (\A[51]~input_o\))) ) ) # ( !\B[19]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & (\LogicFN[0]~input_o\ & (!\B[51]~input_o\ $ (!\A[51]~input_o\)))) # (\LogicFN[1]~input_o\ & (\B[51]~input_o\ & (\A[51]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000010001000001100001000111110110000100011111011000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[51]~input_o\,
	datab => \ALT_INV_A[51]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_B[19]~input_o\,
	combout => \Y_internal~194_combout\);

-- Location: LABCELL_X45_Y32_N32
\Y_internal~198\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~198_combout\ = ( \Y_internal~194_combout\ & ( (((\Y_internal~5_combout\ & \Y_internal~197_combout\)) # (\Y_internal~98_combout\)) # (\Y_internal~195_combout\) ) ) # ( !\Y_internal~194_combout\ & ( ((\Y_internal~5_combout\ & 
-- \Y_internal~197_combout\)) # (\Y_internal~195_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111010101010101111101110111011111110111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~195_combout\,
	datab => \ALT_INV_Y_internal~98_combout\,
	datac => \ALT_INV_Y_internal~5_combout\,
	datad => \ALT_INV_Y_internal~197_combout\,
	dataf => \ALT_INV_Y_internal~194_combout\,
	combout => \Y_internal~198_combout\);

-- Location: MLABCELL_X39_Y35_N36
\Y_internal~201\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~201_combout\ = ( \Shifter|stage[2][11]~128_combout\ & ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage~127_combout\)) ) ) ) # ( 
-- !\Shifter|stage[2][11]~128_combout\ & ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage~127_combout\)) ) ) ) # ( \Shifter|stage[2][11]~128_combout\ & ( 
-- !\Shifter|Equal11~0_combout\ & ( (\Shifter|Equal2~0_combout\) # (\Shifter|stage[2][52]~91_combout\) ) ) ) # ( !\Shifter|stage[2][11]~128_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (\Shifter|stage[2][52]~91_combout\ & !\Shifter|Equal2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage~127_combout\,
	datab => \Shifter|ALT_INV_stage[2][52]~91_combout\,
	datac => \Shifter|ALT_INV_sign_bit~0_combout\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	datae => \Shifter|ALT_INV_stage[2][11]~128_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~201_combout\);

-- Location: MLABCELL_X46_Y35_N2
\Adder|carry[56]~85\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[56]~85_combout\ = ( \Adder|G_array~35_combout\ & ( (\Adder|P_array[2][47]~15_combout\ & \Adder|P_array[2][51]~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_P_array[2][47]~15_combout\,
	datad => \Adder|ALT_INV_P_array[2][51]~4_combout\,
	dataf => \Adder|ALT_INV_G_array~35_combout\,
	combout => \Adder|carry[56]~85_combout\);

-- Location: MLABCELL_X46_Y35_N18
\Adder|carry[52]~87\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[52]~87_combout\ = ( \Adder|P_array[2][35]~16_combout\ & ( (\Adder|carry[56]~85_combout\ & ((!\Adder|G_array[3][35]~combout\) # ((\Adder|P_array[2][31]~6_combout\ & !\Adder|G_array[3][27]~combout\)))) ) ) # ( !\Adder|P_array[2][35]~16_combout\ 
-- & ( (!\Adder|G_array[3][35]~combout\ & \Adder|carry[56]~85_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001101000011000000110100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][31]~6_combout\,
	datab => \Adder|ALT_INV_G_array[3][35]~combout\,
	datac => \Adder|ALT_INV_carry[56]~85_combout\,
	datad => \Adder|ALT_INV_G_array[3][27]~combout\,
	dataf => \Adder|ALT_INV_P_array[2][35]~16_combout\,
	combout => \Adder|carry[52]~87_combout\);

-- Location: LABCELL_X47_Y35_N8
\Adder|G_array[3][51]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][51]~combout\ = ( \Adder|G_array[3][51]~2_combout\ & ( (!\Adder|P_array[2][51]~4_combout\) # ((!\Adder|G_array[1][47]~134_combout\ & ((!\Adder|G_array~27_combout\) # (!\Adder|G_array[1][45]~135_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111100111011001111110011101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~27_combout\,
	datab => \Adder|ALT_INV_P_array[2][51]~4_combout\,
	datac => \Adder|ALT_INV_G_array[1][47]~134_combout\,
	datad => \Adder|ALT_INV_G_array[1][45]~135_combout\,
	dataf => \Adder|ALT_INV_G_array[3][51]~2_combout\,
	combout => \Adder|G_array[3][51]~combout\);

-- Location: MLABCELL_X46_Y35_N12
\Adder|carry[52]~86\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[52]~86_combout\ = ( \Adder|P_array[2][47]~15_combout\ & ( (\Adder|G_array[3][51]~combout\ & ((!\Adder|P_array[2][51]~4_combout\) # (\Adder|G_array[3][43]~combout\))) ) ) # ( !\Adder|P_array[2][47]~15_combout\ & ( 
-- \Adder|G_array[3][51]~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110000001100110011000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_G_array[3][51]~combout\,
	datac => \Adder|ALT_INV_P_array[2][51]~4_combout\,
	datad => \Adder|ALT_INV_G_array[3][43]~combout\,
	dataf => \Adder|ALT_INV_P_array[2][47]~15_combout\,
	combout => \Adder|carry[52]~86_combout\);

-- Location: MLABCELL_X46_Y35_N0
\Adder|S[52]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(52) = ( \Adder|carry[56]~85_combout\ & ( !\Adder|p\(52) $ (((!\Adder|carry[52]~56_combout\ & (!\Adder|carry[52]~87_combout\ & \Adder|carry[52]~86_combout\)))) ) ) # ( !\Adder|carry[56]~85_combout\ & ( !\Adder|p\(52) $ 
-- (((!\Adder|carry[52]~87_combout\ & \Adder|carry[52]~86_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001011010101010100101101010101010011010101010101001101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_p\(52),
	datab => \Adder|ALT_INV_carry[52]~56_combout\,
	datac => \Adder|ALT_INV_carry[52]~87_combout\,
	datad => \Adder|ALT_INV_carry[52]~86_combout\,
	dataf => \Adder|ALT_INV_carry[56]~85_combout\,
	combout => \Adder|S\(52));

-- Location: LABCELL_X43_Y35_N6
\Y_internal~202\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~202_combout\ = ( \Shifter|stage_out[31]~0_combout\ & ( \Adder|S\(52) & ( (!\Y_internal~0_combout\ & (((\Y_internal~201_combout\) # (\ExtWord~input_o\)))) # (\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Adder|S\(31)))) ) ) ) # ( 
-- !\Shifter|stage_out[31]~0_combout\ & ( \Adder|S\(52) & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\ & \Y_internal~201_combout\)))) # (\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Adder|S\(31)))) ) ) ) # ( \Shifter|stage_out[31]~0_combout\ & 
-- ( !\Adder|S\(52) & ( (!\Y_internal~0_combout\ & (((\Y_internal~201_combout\) # (\ExtWord~input_o\)))) # (\Y_internal~0_combout\ & (\Adder|S\(31) & (\ExtWord~input_o\))) ) ) ) # ( !\Shifter|stage_out[31]~0_combout\ & ( !\Adder|S\(52) & ( 
-- (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\ & \Y_internal~201_combout\)))) # (\Y_internal~0_combout\ & (\Adder|S\(31) & (\ExtWord~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S\(31),
	datab => \ALT_INV_Y_internal~0_combout\,
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \ALT_INV_Y_internal~201_combout\,
	datae => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	dataf => \Adder|ALT_INV_S\(52),
	combout => \Y_internal~202_combout\);

-- Location: LABCELL_X45_Y32_N14
\Y_internal~199\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~199_combout\ = ( \B[19]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\) # (!\B[52]~input_o\ $ (!\A[52]~input_o\)))) # (\LogicFN[1]~input_o\ & (\B[52]~input_o\ & (\A[52]~input_o\))) ) ) # ( !\B[19]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & (\LogicFN[0]~input_o\ & (!\B[52]~input_o\ $ (!\A[52]~input_o\)))) # (\LogicFN[1]~input_o\ & (\B[52]~input_o\ & (\A[52]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000010001000001100001000111110110000100011111011000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[52]~input_o\,
	datab => \ALT_INV_A[52]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_B[19]~input_o\,
	combout => \Y_internal~199_combout\);

-- Location: LABCELL_X45_Y32_N36
\Y_internal~200\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~200_combout\ = ( \A[52]~input_o\ & ( \Y_internal~99_combout\ ) ) # ( !\A[52]~input_o\ & ( (\B[52]~input_o\ & \Y_internal~99_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[52]~input_o\,
	datad => \ALT_INV_Y_internal~99_combout\,
	dataf => \ALT_INV_A[52]~input_o\,
	combout => \Y_internal~200_combout\);

-- Location: LABCELL_X45_Y32_N38
\Y_internal~203\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~203_combout\ = ( \Y_internal~5_combout\ & ( (((\Y_internal~199_combout\ & \Y_internal~98_combout\)) # (\Y_internal~200_combout\)) # (\Y_internal~202_combout\) ) ) # ( !\Y_internal~5_combout\ & ( ((\Y_internal~199_combout\ & 
-- \Y_internal~98_combout\)) # (\Y_internal~200_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111101010111111111110101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~202_combout\,
	datab => \ALT_INV_Y_internal~199_combout\,
	datac => \ALT_INV_Y_internal~98_combout\,
	datad => \ALT_INV_Y_internal~200_combout\,
	dataf => \ALT_INV_Y_internal~5_combout\,
	combout => \Y_internal~203_combout\);

-- Location: LABCELL_X45_Y31_N10
\Y_internal~204\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~204_combout\ = ( \LogicFN[1]~input_o\ & ( (\B[53]~input_o\ & \A[53]~input_o\) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\B[53]~input_o\ $ ((!\A[53]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101100110000011110110011000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[53]~input_o\,
	datab => \ALT_INV_A[53]~input_o\,
	datac => \ALT_INV_B[19]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~204_combout\);

-- Location: LABCELL_X45_Y31_N38
\Y_internal~205\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~205_combout\ = ( \B[53]~input_o\ & ( \Y_internal~99_combout\ ) ) # ( !\B[53]~input_o\ & ( (\Y_internal~99_combout\ & \A[53]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Y_internal~99_combout\,
	datad => \ALT_INV_A[53]~input_o\,
	dataf => \ALT_INV_B[53]~input_o\,
	combout => \Y_internal~205_combout\);

-- Location: LABCELL_X45_Y35_N24
\Adder|P_array[2][52]~70\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][52]~70_combout\ = ( \Adder|p\(51) & ( (\Adder|P_array[2][51]~2_combout\ & \Adder|p\(52)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_P_array[2][51]~2_combout\,
	datac => \Adder|ALT_INV_p\(52),
	dataf => \Adder|ALT_INV_p\(51),
	combout => \Adder|P_array[2][52]~70_combout\);

-- Location: LABCELL_X45_Y32_N24
\Adder|G_array~93\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~93_combout\ = ( \Adder|G_array[1][50]~103_combout\ & ( (\Adder|p\(51) & \Adder|p\(52)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_p\(51),
	datad => \Adder|ALT_INV_p\(52),
	dataf => \Adder|ALT_INV_G_array[1][50]~103_combout\,
	combout => \Adder|G_array~93_combout\);

-- Location: LABCELL_X45_Y32_N12
\Adder|G_array[1][52]~102\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][52]~102_combout\ = ( \A[51]~input_o\ & ( (!\B[52]~input_o\ & ((!\B[51]~input_o\ & ((\AddnSub~input_o\))) # (\B[51]~input_o\ & (\A[52]~input_o\)))) # (\B[52]~input_o\ & ((!\B[51]~input_o\ & (\A[52]~input_o\)) # (\B[51]~input_o\ & 
-- ((!\AddnSub~input_o\))))) ) ) # ( !\A[51]~input_o\ & ( (\A[52]~input_o\ & (!\B[52]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100100010000100010010001000010111101100100001011110110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[52]~input_o\,
	datab => \ALT_INV_A[52]~input_o\,
	datac => \ALT_INV_B[51]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[51]~input_o\,
	combout => \Adder|G_array[1][52]~102_combout\);

-- Location: LABCELL_X45_Y33_N10
\Adder|G_array[3][52]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][52]~combout\ = ( \Adder|G_array~90_combout\ & ( (!\Adder|G_array~93_combout\ & (!\Adder|G_array[1][52]~102_combout\ & !\Adder|P_array[2][52]~70_combout\)) ) ) # ( !\Adder|G_array~90_combout\ & ( (!\Adder|G_array~93_combout\ & 
-- (!\Adder|G_array[1][52]~102_combout\ & ((!\Adder|P_array[2][52]~70_combout\) # (!\Adder|G_array[1][48]~104_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010000000100010001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~93_combout\,
	datab => \Adder|ALT_INV_G_array[1][52]~102_combout\,
	datac => \Adder|ALT_INV_P_array[2][52]~70_combout\,
	datad => \Adder|ALT_INV_G_array[1][48]~104_combout\,
	dataf => \Adder|ALT_INV_G_array~90_combout\,
	combout => \Adder|G_array[3][52]~combout\);

-- Location: LABCELL_X45_Y33_N2
\Adder|carry[53]~88\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[53]~88_combout\ = ( \Adder|P_array[2][48]~67_combout\ & ( (\Adder|G_array[3][52]~combout\ & ((!\Adder|P_array[2][52]~70_combout\) # (\Adder|G_array[3][44]~combout\))) ) ) # ( !\Adder|P_array[2][48]~67_combout\ & ( 
-- \Adder|G_array[3][52]~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001101000011010000110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[3][44]~combout\,
	datab => \Adder|ALT_INV_P_array[2][52]~70_combout\,
	datac => \Adder|ALT_INV_G_array[3][52]~combout\,
	dataf => \Adder|ALT_INV_P_array[2][48]~67_combout\,
	combout => \Adder|carry[53]~88_combout\);

-- Location: MLABCELL_X42_Y37_N10
\Adder|carry[53]~89\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[53]~89_combout\ = ( \Adder|P_array[2][52]~70_combout\ & ( (\Adder|carry[49]~76_combout\ & ((!\Adder|G_array[3][36]~combout\) # ((!\Adder|G_array[3][28]~combout\ & \Adder|P_array[4][36]~46_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100100000000011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[3][28]~combout\,
	datab => \Adder|ALT_INV_P_array[4][36]~46_combout\,
	datac => \Adder|ALT_INV_G_array[3][36]~combout\,
	datad => \Adder|ALT_INV_carry[49]~76_combout\,
	dataf => \Adder|ALT_INV_P_array[2][52]~70_combout\,
	combout => \Adder|carry[53]~89_combout\);

-- Location: LABCELL_X45_Y33_N32
\Adder|S[53]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(53) = ( !\Adder|carry[53]~89_combout\ & ( \Adder|p\(53) & ( (\Adder|carry[53]~88_combout\ & ((!\Adder|carry[53]~59_combout\) # ((!\Adder|P_array[2][52]~70_combout\) # (!\Adder|carry[49]~76_combout\)))) ) ) ) # ( \Adder|carry[53]~89_combout\ & ( 
-- !\Adder|p\(53) ) ) # ( !\Adder|carry[53]~89_combout\ & ( !\Adder|p\(53) & ( (!\Adder|carry[53]~88_combout\) # ((\Adder|carry[53]~59_combout\ & (\Adder|P_array[2][52]~70_combout\ & \Adder|carry[49]~76_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000001111111111111111100000000111111100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[53]~59_combout\,
	datab => \Adder|ALT_INV_P_array[2][52]~70_combout\,
	datac => \Adder|ALT_INV_carry[49]~76_combout\,
	datad => \Adder|ALT_INV_carry[53]~88_combout\,
	datae => \Adder|ALT_INV_carry[53]~89_combout\,
	dataf => \Adder|ALT_INV_p\(53),
	combout => \Adder|S\(53));

-- Location: MLABCELL_X37_Y37_N36
\Y_internal~206\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~206_combout\ = ( \Shifter|stage~123_combout\ & ( \Shifter|stage[2][10]~124_combout\ & ( ((!\Shifter|Equal11~0_combout\ & ((\Shifter|stage[2][53]~97_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|sign_bit~0_combout\))) # 
-- (\Shifter|Equal2~0_combout\) ) ) ) # ( !\Shifter|stage~123_combout\ & ( \Shifter|stage[2][10]~124_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((!\Shifter|Equal11~0_combout\ & ((\Shifter|stage[2][53]~97_combout\))) # (\Shifter|Equal11~0_combout\ & 
-- (\Shifter|sign_bit~0_combout\)))) # (\Shifter|Equal2~0_combout\ & (((!\Shifter|Equal11~0_combout\)))) ) ) ) # ( \Shifter|stage~123_combout\ & ( !\Shifter|stage[2][10]~124_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((!\Shifter|Equal11~0_combout\ & 
-- ((\Shifter|stage[2][53]~97_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|sign_bit~0_combout\)))) # (\Shifter|Equal2~0_combout\ & (((\Shifter|Equal11~0_combout\)))) ) ) ) # ( !\Shifter|stage~123_combout\ & ( !\Shifter|stage[2][10]~124_combout\ & ( 
-- (!\Shifter|Equal2~0_combout\ & ((!\Shifter|Equal11~0_combout\ & ((\Shifter|stage[2][53]~97_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|sign_bit~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_sign_bit~0_combout\,
	datac => \Shifter|ALT_INV_Equal11~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][53]~97_combout\,
	datae => \Shifter|ALT_INV_stage~123_combout\,
	dataf => \Shifter|ALT_INV_stage[2][10]~124_combout\,
	combout => \Y_internal~206_combout\);

-- Location: LABCELL_X45_Y31_N34
\Y_internal~207\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~207_combout\ = ( \Adder|S\(53) & ( \Y_internal~206_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31)))) ) ) ) # ( !\Adder|S\(53) & ( 
-- \Y_internal~206_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Shifter|stage_out[31]~0_combout\)))) # (\Y_internal~0_combout\ & (\Adder|S\(31) & ((\ExtWord~input_o\)))) ) ) ) # ( \Adder|S\(53) & ( !\Y_internal~206_combout\ & ( 
-- (!\Y_internal~0_combout\ & (((\Shifter|stage_out[31]~0_combout\ & \ExtWord~input_o\)))) # (\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Adder|S\(31)))) ) ) ) # ( !\Adder|S\(53) & ( !\Y_internal~206_combout\ & ( (\ExtWord~input_o\ & 
-- ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S\(31),
	datab => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datac => \ALT_INV_Y_internal~0_combout\,
	datad => \ALT_INV_ExtWord~input_o\,
	datae => \Adder|ALT_INV_S\(53),
	dataf => \ALT_INV_Y_internal~206_combout\,
	combout => \Y_internal~207_combout\);

-- Location: LABCELL_X45_Y31_N36
\Y_internal~208\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~208_combout\ = ( \Y_internal~5_combout\ & ( (((\Y_internal~98_combout\ & \Y_internal~204_combout\)) # (\Y_internal~207_combout\)) # (\Y_internal~205_combout\) ) ) # ( !\Y_internal~5_combout\ & ( ((\Y_internal~98_combout\ & 
-- \Y_internal~204_combout\)) # (\Y_internal~205_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111110001111100011111111111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~98_combout\,
	datab => \ALT_INV_Y_internal~204_combout\,
	datac => \ALT_INV_Y_internal~205_combout\,
	datad => \ALT_INV_Y_internal~207_combout\,
	dataf => \ALT_INV_Y_internal~5_combout\,
	combout => \Y_internal~208_combout\);

-- Location: LABCELL_X45_Y35_N38
\Adder|P_array[2][53]~71\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][53]~71_combout\ = ( \Adder|p\(51) & ( (\Adder|p\(50) & \Adder|G_array~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_p\(50),
	datad => \Adder|ALT_INV_G_array~1_combout\,
	dataf => \Adder|ALT_INV_p\(51),
	combout => \Adder|P_array[2][53]~71_combout\);

-- Location: MLABCELL_X44_Y35_N0
\Adder|carry[58]~90\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[58]~90_combout\ = ( \Adder|P_array[2][49]~68_combout\ & ( (\Adder|G_array~86_combout\ & \Adder|P_array[2][53]~71_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~86_combout\,
	datac => \Adder|ALT_INV_P_array[2][53]~71_combout\,
	dataf => \Adder|ALT_INV_P_array[2][49]~68_combout\,
	combout => \Adder|carry[58]~90_combout\);

-- Location: MLABCELL_X44_Y35_N2
\Adder|carry[54]~91\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[54]~91_combout\ = ( \Adder|P_array[4][37]~48_combout\ & ( (\Adder|carry[58]~90_combout\ & ((!\Adder|G_array[3][29]~combout\) # (!\Adder|G_array[3][37]~combout\))) ) ) # ( !\Adder|P_array[4][37]~48_combout\ & ( (\Adder|carry[58]~90_combout\ & 
-- !\Adder|G_array[3][37]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000011000000111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_G_array[3][29]~combout\,
	datac => \Adder|ALT_INV_carry[58]~90_combout\,
	datad => \Adder|ALT_INV_G_array[3][37]~combout\,
	dataf => \Adder|ALT_INV_P_array[4][37]~48_combout\,
	combout => \Adder|carry[54]~91_combout\);

-- Location: LABCELL_X47_Y35_N18
\Adder|G_array[3][53]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][53]~combout\ = ( \Adder|G_array[1][49]~155_combout\ & ( \Adder|G_array~91_combout\ & ( (!\Adder|P_array[2][53]~71_combout\ & (!\Adder|G_array[1][53]~154_combout\ & ((!\Adder|G_array[1][51]~156_combout\) # (!\Adder|G_array~1_combout\)))) 
-- ) ) ) # ( !\Adder|G_array[1][49]~155_combout\ & ( \Adder|G_array~91_combout\ & ( (!\Adder|P_array[2][53]~71_combout\ & (!\Adder|G_array[1][53]~154_combout\ & ((!\Adder|G_array[1][51]~156_combout\) # (!\Adder|G_array~1_combout\)))) ) ) ) # ( 
-- \Adder|G_array[1][49]~155_combout\ & ( !\Adder|G_array~91_combout\ & ( (!\Adder|P_array[2][53]~71_combout\ & (!\Adder|G_array[1][53]~154_combout\ & ((!\Adder|G_array[1][51]~156_combout\) # (!\Adder|G_array~1_combout\)))) ) ) ) # ( 
-- !\Adder|G_array[1][49]~155_combout\ & ( !\Adder|G_array~91_combout\ & ( (!\Adder|G_array[1][53]~154_combout\ & ((!\Adder|G_array[1][51]~156_combout\) # (!\Adder|G_array~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000101000001000000010100000100000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][53]~71_combout\,
	datab => \Adder|ALT_INV_G_array[1][51]~156_combout\,
	datac => \Adder|ALT_INV_G_array[1][53]~154_combout\,
	datad => \Adder|ALT_INV_G_array~1_combout\,
	datae => \Adder|ALT_INV_G_array[1][49]~155_combout\,
	dataf => \Adder|ALT_INV_G_array~91_combout\,
	combout => \Adder|G_array[3][53]~combout\);

-- Location: MLABCELL_X44_Y35_N6
\Adder|carry[54]~92\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[54]~92_combout\ = ( \Adder|G_array[3][45]~combout\ & ( (!\Adder|carry[54]~91_combout\ & \Adder|G_array[3][53]~combout\) ) ) # ( !\Adder|G_array[3][45]~combout\ & ( (!\Adder|carry[54]~91_combout\ & (\Adder|G_array[3][53]~combout\ & 
-- ((!\Adder|P_array[2][53]~71_combout\) # (!\Adder|P_array[2][49]~68_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011100000000000001110000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][53]~71_combout\,
	datab => \Adder|ALT_INV_P_array[2][49]~68_combout\,
	datac => \Adder|ALT_INV_carry[54]~91_combout\,
	datad => \Adder|ALT_INV_G_array[3][53]~combout\,
	dataf => \Adder|ALT_INV_G_array[3][45]~combout\,
	combout => \Adder|carry[54]~92_combout\);

-- Location: LABCELL_X43_Y35_N24
\Adder|S[54]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(54) = ( \Adder|carry[54]~92_combout\ & ( !\Adder|p\(54) $ (((!\Adder|P_array[4][37]~49_combout\) # ((!\Adder|carry[58]~90_combout\) # (\Adder|carry[22]~28_combout\)))) ) ) # ( !\Adder|carry[54]~92_combout\ & ( !\Adder|p\(54) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000110011011000110011001101100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[4][37]~49_combout\,
	datab => \Adder|ALT_INV_p\(54),
	datac => \Adder|ALT_INV_carry[22]~28_combout\,
	datad => \Adder|ALT_INV_carry[58]~90_combout\,
	dataf => \Adder|ALT_INV_carry[54]~92_combout\,
	combout => \Adder|S\(54));

-- Location: LABCELL_X40_Y32_N34
\Y_internal~211\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~211_combout\ = ( \Shifter|sign_bit~0_combout\ & ( \Shifter|Equal2~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((\Shifter|stage[2][9]~120_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage~119_combout\)) ) ) ) # ( 
-- !\Shifter|sign_bit~0_combout\ & ( \Shifter|Equal2~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((\Shifter|stage[2][9]~120_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage~119_combout\)) ) ) ) # ( \Shifter|sign_bit~0_combout\ & ( 
-- !\Shifter|Equal2~0_combout\ & ( (\Shifter|stage[2][54]~103_combout\) # (\Shifter|Equal11~0_combout\) ) ) ) # ( !\Shifter|sign_bit~0_combout\ & ( !\Shifter|Equal2~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & \Shifter|stage[2][54]~103_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage~119_combout\,
	datab => \Shifter|ALT_INV_Equal11~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][9]~120_combout\,
	datad => \Shifter|ALT_INV_stage[2][54]~103_combout\,
	datae => \Shifter|ALT_INV_sign_bit~0_combout\,
	dataf => \Shifter|ALT_INV_Equal2~0_combout\,
	combout => \Y_internal~211_combout\);

-- Location: LABCELL_X43_Y35_N28
\Y_internal~212\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~212_combout\ = ( \Adder|S\(54) & ( \Y_internal~211_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31)))) ) ) ) # ( !\Adder|S\(54) & ( 
-- \Y_internal~211_combout\ & ( (!\ExtWord~input_o\ & (((!\Y_internal~0_combout\)))) # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) ) # ( \Adder|S\(54) & ( 
-- !\Y_internal~211_combout\ & ( (!\ExtWord~input_o\ & (((\Y_internal~0_combout\)))) # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(54) & ( 
-- !\Y_internal~211_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S\(31),
	datab => \ALT_INV_ExtWord~input_o\,
	datac => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datad => \ALT_INV_Y_internal~0_combout\,
	datae => \Adder|ALT_INV_S\(54),
	dataf => \ALT_INV_Y_internal~211_combout\,
	combout => \Y_internal~212_combout\);

-- Location: LABCELL_X47_Y33_N14
\Y_internal~209\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~209_combout\ = ( \A[54]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((!\B[54]~input_o\))))) # (\LogicFN[1]~input_o\ & (((\B[54]~input_o\)))) ) ) # ( !\A[54]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((\B[54]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000000100110001001100011100110100110001110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[19]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_B[54]~input_o\,
	dataf => \ALT_INV_A[54]~input_o\,
	combout => \Y_internal~209_combout\);

-- Location: LABCELL_X47_Y33_N38
\Y_internal~210\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~210_combout\ = ( \Y_internal~99_combout\ & ( (\B[54]~input_o\) # (\A[54]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[54]~input_o\,
	datad => \ALT_INV_B[54]~input_o\,
	dataf => \ALT_INV_Y_internal~99_combout\,
	combout => \Y_internal~210_combout\);

-- Location: LABCELL_X47_Y33_N26
\Y_internal~213\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~213_combout\ = ( \Y_internal~210_combout\ ) # ( !\Y_internal~210_combout\ & ( (!\Y_internal~212_combout\ & (((\Y_internal~209_combout\ & \Y_internal~98_combout\)))) # (\Y_internal~212_combout\ & (((\Y_internal~209_combout\ & 
-- \Y_internal~98_combout\)) # (\Y_internal~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011111000100010001111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~212_combout\,
	datab => \ALT_INV_Y_internal~5_combout\,
	datac => \ALT_INV_Y_internal~209_combout\,
	datad => \ALT_INV_Y_internal~98_combout\,
	dataf => \ALT_INV_Y_internal~210_combout\,
	combout => \Y_internal~213_combout\);

-- Location: LABCELL_X40_Y35_N38
\Y_internal~215\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~215_combout\ = ( \A[55]~input_o\ & ( \Y_internal~99_combout\ ) ) # ( !\A[55]~input_o\ & ( (\B[55]~input_o\ & \Y_internal~99_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[55]~input_o\,
	datad => \ALT_INV_Y_internal~99_combout\,
	dataf => \ALT_INV_A[55]~input_o\,
	combout => \Y_internal~215_combout\);

-- Location: LABCELL_X43_Y35_N12
\Adder|P_array[2][54]~72\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][54]~72_combout\ = ( \Adder|p\(51) & ( (\Adder|G_array~1_combout\ & \Adder|p\(54)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array~1_combout\,
	datad => \Adder|ALT_INV_p\(54),
	dataf => \Adder|ALT_INV_p\(51),
	combout => \Adder|P_array[2][54]~72_combout\);

-- Location: LABCELL_X45_Y35_N14
\Adder|carry[55]~95\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[55]~95_combout\ = ( \Adder|carry[51]~83_combout\ & ( \Adder|P_array[2][54]~72_combout\ & ( (!\Adder|P_array[2][50]~69_combout\ & (\Adder|P_array[2][34]~44_combout\ & ((!\Adder|G_array[3][30]~combout\)))) # (\Adder|P_array[2][50]~69_combout\ & 
-- ((!\Adder|G_array[3][46]~combout\) # ((\Adder|P_array[2][34]~44_combout\ & !\Adder|G_array[3][30]~combout\)))) ) ) ) # ( !\Adder|carry[51]~83_combout\ & ( \Adder|P_array[2][54]~72_combout\ & ( (\Adder|P_array[2][50]~69_combout\ & 
-- !\Adder|G_array[3][46]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][50]~69_combout\,
	datab => \Adder|ALT_INV_P_array[2][34]~44_combout\,
	datac => \Adder|ALT_INV_G_array[3][46]~combout\,
	datad => \Adder|ALT_INV_G_array[3][30]~combout\,
	datae => \Adder|ALT_INV_carry[51]~83_combout\,
	dataf => \Adder|ALT_INV_P_array[2][54]~72_combout\,
	combout => \Adder|carry[55]~95_combout\);

-- Location: LABCELL_X45_Y33_N18
\Adder|G_array~94\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~94_combout\ = ( \Adder|p\(53) & ( (\Adder|G_array[1][52]~102_combout\ & \Adder|p\(54)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array[1][52]~102_combout\,
	datad => \Adder|ALT_INV_p\(54),
	dataf => \Adder|ALT_INV_p\(53),
	combout => \Adder|G_array~94_combout\);

-- Location: MLABCELL_X37_Y33_N6
\Adder|G_array[1][54]~101\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][54]~101_combout\ = ( \B[54]~input_o\ & ( (!\A[53]~input_o\ & (((!\AddnSub~input_o\ & \A[54]~input_o\)))) # (\A[53]~input_o\ & ((!\B[53]~input_o\ & ((\A[54]~input_o\))) # (\B[53]~input_o\ & (!\AddnSub~input_o\)))) ) ) # ( !\B[54]~input_o\ 
-- & ( (!\A[53]~input_o\ & (((\AddnSub~input_o\ & \A[54]~input_o\)))) # (\A[53]~input_o\ & ((!\B[53]~input_o\ & (\AddnSub~input_o\)) # (\B[53]~input_o\ & ((\A[54]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000110111000000100011011100000100110011100000010011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[53]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[53]~input_o\,
	datad => \ALT_INV_A[54]~input_o\,
	dataf => \ALT_INV_B[54]~input_o\,
	combout => \Adder|G_array[1][54]~101_combout\);

-- Location: LABCELL_X45_Y36_N30
\Adder|G_array[3][54]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[3][54]~combout\ = ( !\Adder|G_array[1][54]~101_combout\ & ( (!\Adder|G_array~94_combout\ & ((!\Adder|P_array[2][54]~72_combout\) # ((!\Adder|G_array[1][50]~103_combout\ & !\Adder|G_array~92_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011000000111000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][50]~103_combout\,
	datab => \Adder|ALT_INV_P_array[2][54]~72_combout\,
	datac => \Adder|ALT_INV_G_array~94_combout\,
	datad => \Adder|ALT_INV_G_array~92_combout\,
	dataf => \Adder|ALT_INV_G_array[1][54]~101_combout\,
	combout => \Adder|G_array[3][54]~combout\);

-- Location: LABCELL_X45_Y36_N6
\Adder|carry[55]~94\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[55]~94_combout\ = ( \Adder|G_array[3][54]~combout\ & ( (!\Adder|carry[51]~82_combout\) # (((!\Adder|P_array[2][54]~72_combout\) # (!\Adder|P_array[2][42]~58_combout\)) # (\Adder|G_array[3][38]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111101100000000000000001111111111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[51]~82_combout\,
	datab => \Adder|ALT_INV_G_array[3][38]~combout\,
	datac => \Adder|ALT_INV_P_array[2][54]~72_combout\,
	datad => \Adder|ALT_INV_P_array[2][42]~58_combout\,
	datae => \Adder|ALT_INV_G_array[3][54]~combout\,
	combout => \Adder|carry[55]~94_combout\);

-- Location: LABCELL_X43_Y35_N2
\Adder|carry[55]~93\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[55]~93_combout\ = ( \Adder|P_array[2][42]~58_combout\ & ( (\Adder|carry[51]~82_combout\ & (\Adder|P_array[4][38]~52_combout\ & \Adder|P_array[2][54]~72_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[51]~82_combout\,
	datac => \Adder|ALT_INV_P_array[4][38]~52_combout\,
	datad => \Adder|ALT_INV_P_array[2][54]~72_combout\,
	dataf => \Adder|ALT_INV_P_array[2][42]~58_combout\,
	combout => \Adder|carry[55]~93_combout\);

-- Location: LABCELL_X43_Y35_N22
\Adder|S[55]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(55) = ( \Adder|carry[55]~93_combout\ & ( !\Adder|p\(55) $ (((!\Adder|carry[55]~95_combout\ & (\Adder|carry[23]~31_combout\ & \Adder|carry[55]~94_combout\)))) ) ) # ( !\Adder|carry[55]~93_combout\ & ( !\Adder|p\(55) $ 
-- (((!\Adder|carry[55]~95_combout\ & \Adder|carry[55]~94_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001100110101010100110011010101010101001101010101010100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_p\(55),
	datab => \Adder|ALT_INV_carry[55]~95_combout\,
	datac => \Adder|ALT_INV_carry[23]~31_combout\,
	datad => \Adder|ALT_INV_carry[55]~94_combout\,
	dataf => \Adder|ALT_INV_carry[55]~93_combout\,
	combout => \Adder|S\(55));

-- Location: LABCELL_X40_Y32_N16
\Y_internal~216\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~216_combout\ = ( \Shifter|sign_bit~0_combout\ & ( \Shifter|stage[2][8]~116_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((\Shifter|stage[2][55]~109_combout\)) # (\Shifter|Equal11~0_combout\))) # (\Shifter|Equal2~0_combout\ & 
-- ((!\Shifter|Equal11~0_combout\) # ((\Shifter|stage~115_combout\)))) ) ) ) # ( !\Shifter|sign_bit~0_combout\ & ( \Shifter|stage[2][8]~116_combout\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][55]~109_combout\))) # 
-- (\Shifter|Equal2~0_combout\ & ((!\Shifter|Equal11~0_combout\) # ((\Shifter|stage~115_combout\)))) ) ) ) # ( \Shifter|sign_bit~0_combout\ & ( !\Shifter|stage[2][8]~116_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((\Shifter|stage[2][55]~109_combout\)) # 
-- (\Shifter|Equal11~0_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|Equal11~0_combout\ & ((\Shifter|stage~115_combout\)))) ) ) ) # ( !\Shifter|sign_bit~0_combout\ & ( !\Shifter|stage[2][8]~116_combout\ & ( (!\Shifter|Equal2~0_combout\ & 
-- (!\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][55]~109_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|Equal11~0_combout\ & ((\Shifter|stage~115_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_Equal11~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][55]~109_combout\,
	datad => \Shifter|ALT_INV_stage~115_combout\,
	datae => \Shifter|ALT_INV_sign_bit~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][8]~116_combout\,
	combout => \Y_internal~216_combout\);

-- Location: LABCELL_X43_Y35_N30
\Y_internal~217\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~217_combout\ = ( \Adder|S\(55) & ( \Y_internal~216_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31)))) ) ) ) # ( !\Adder|S\(55) & ( 
-- \Y_internal~216_combout\ & ( (!\ExtWord~input_o\ & (((!\Y_internal~0_combout\)))) # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) ) # ( \Adder|S\(55) & ( 
-- !\Y_internal~216_combout\ & ( (!\ExtWord~input_o\ & (((\Y_internal~0_combout\)))) # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(55) & ( 
-- !\Y_internal~216_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S\(31),
	datab => \ALT_INV_ExtWord~input_o\,
	datac => \ALT_INV_Y_internal~0_combout\,
	datad => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datae => \Adder|ALT_INV_S\(55),
	dataf => \ALT_INV_Y_internal~216_combout\,
	combout => \Y_internal~217_combout\);

-- Location: LABCELL_X40_Y35_N14
\Y_internal~214\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~214_combout\ = ( \A[55]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (!\B[55]~input_o\)))) # (\LogicFN[1]~input_o\ & (((\B[55]~input_o\)))) ) ) # ( !\A[55]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (\B[55]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101000100101101011010010010110101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[1]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_B[55]~input_o\,
	datad => \ALT_INV_B[19]~input_o\,
	dataf => \ALT_INV_A[55]~input_o\,
	combout => \Y_internal~214_combout\);

-- Location: LABCELL_X40_Y35_N36
\Y_internal~218\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~218_combout\ = ( \Y_internal~214_combout\ & ( (((\Y_internal~5_combout\ & \Y_internal~217_combout\)) # (\Y_internal~215_combout\)) # (\Y_internal~98_combout\) ) ) # ( !\Y_internal~214_combout\ & ( ((\Y_internal~5_combout\ & 
-- \Y_internal~217_combout\)) # (\Y_internal~215_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111000011110101111100111111011111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~5_combout\,
	datab => \ALT_INV_Y_internal~98_combout\,
	datac => \ALT_INV_Y_internal~215_combout\,
	datad => \ALT_INV_Y_internal~217_combout\,
	dataf => \ALT_INV_Y_internal~214_combout\,
	combout => \Y_internal~218_combout\);

-- Location: MLABCELL_X49_Y35_N32
\Adder|carry[56]~96\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[56]~96_combout\ = ( \Adder|carry[56]~0_combout\ & ( (\Adder|P_array[2][43]~17_combout\ & \Adder|P_array[2][47]~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_P_array[2][43]~17_combout\,
	datad => \Adder|ALT_INV_P_array[2][47]~15_combout\,
	dataf => \Adder|ALT_INV_carry[56]~0_combout\,
	combout => \Adder|carry[56]~96_combout\);

-- Location: MLABCELL_X46_Y35_N20
\Adder|carry[56]~97\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[56]~97_combout\ = ( \Adder|carry[56]~85_combout\ & ( (\Adder|G_array~1_combout\ & (\Adder|G_array~0_combout\ & (\Adder|P_array[2][35]~16_combout\ & !\Adder|G_array[3][31]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~1_combout\,
	datab => \Adder|ALT_INV_G_array~0_combout\,
	datac => \Adder|ALT_INV_P_array[2][35]~16_combout\,
	datad => \Adder|ALT_INV_G_array[3][31]~combout\,
	dataf => \Adder|ALT_INV_carry[56]~85_combout\,
	combout => \Adder|carry[56]~97_combout\);

-- Location: MLABCELL_X49_Y35_N36
\Adder|carry[56]~98\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[56]~98_combout\ = ( \Adder|G_array[3][47]~combout\ & ( \Adder|carry[56]~96_combout\ & ( (\Adder|G_array[3][39]~combout\ & (\Adder|G_array[3][55]~3_combout\ & !\Adder|carry[56]~97_combout\)) ) ) ) # ( !\Adder|G_array[3][47]~combout\ & ( 
-- \Adder|carry[56]~96_combout\ & ( (\Adder|G_array[3][39]~combout\ & (\Adder|G_array[3][55]~3_combout\ & (!\Adder|carry[56]~0_combout\ & !\Adder|carry[56]~97_combout\))) ) ) ) # ( \Adder|G_array[3][47]~combout\ & ( !\Adder|carry[56]~96_combout\ & ( 
-- (\Adder|G_array[3][55]~3_combout\ & !\Adder|carry[56]~97_combout\) ) ) ) # ( !\Adder|G_array[3][47]~combout\ & ( !\Adder|carry[56]~96_combout\ & ( (\Adder|G_array[3][55]~3_combout\ & (!\Adder|carry[56]~0_combout\ & !\Adder|carry[56]~97_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100110000000000010000000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[3][39]~combout\,
	datab => \Adder|ALT_INV_G_array[3][55]~3_combout\,
	datac => \Adder|ALT_INV_carry[56]~0_combout\,
	datad => \Adder|ALT_INV_carry[56]~97_combout\,
	datae => \Adder|ALT_INV_G_array[3][47]~combout\,
	dataf => \Adder|ALT_INV_carry[56]~96_combout\,
	combout => \Adder|carry[56]~98_combout\);

-- Location: MLABCELL_X49_Y35_N34
\Adder|S[56]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(56) = ( \Adder|carry\(24) & ( !\Adder|carry[56]~98_combout\ $ (\Adder|p\(56)) ) ) # ( !\Adder|carry\(24) & ( !\Adder|p\(56) $ (((\Adder|carry[56]~98_combout\ & ((!\Adder|carry[56]~96_combout\) # (!\Adder|P_array[4][39]~53_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111010010110000111101001011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[56]~96_combout\,
	datab => \Adder|ALT_INV_carry[56]~98_combout\,
	datac => \Adder|ALT_INV_p\(56),
	datad => \Adder|ALT_INV_P_array[4][39]~53_combout\,
	dataf => \Adder|ALT_INV_carry\(24),
	combout => \Adder|S\(56));

-- Location: MLABCELL_X37_Y34_N2
\Y_internal~221\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~221_combout\ = ( \Shifter|stage[2][7]~111_combout\ & ( \Shifter|stage~110_combout\ & ( ((!\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][56]~112_combout\)) # (\Shifter|Equal11~0_combout\ & ((\Shifter|sign_bit~0_combout\)))) # 
-- (\Shifter|Equal2~0_combout\) ) ) ) # ( !\Shifter|stage[2][7]~111_combout\ & ( \Shifter|stage~110_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((!\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][56]~112_combout\)) # (\Shifter|Equal11~0_combout\ & 
-- ((\Shifter|sign_bit~0_combout\))))) # (\Shifter|Equal2~0_combout\ & (((\Shifter|Equal11~0_combout\)))) ) ) ) # ( \Shifter|stage[2][7]~111_combout\ & ( !\Shifter|stage~110_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((!\Shifter|Equal11~0_combout\ & 
-- (\Shifter|stage[2][56]~112_combout\)) # (\Shifter|Equal11~0_combout\ & ((\Shifter|sign_bit~0_combout\))))) # (\Shifter|Equal2~0_combout\ & (((!\Shifter|Equal11~0_combout\)))) ) ) ) # ( !\Shifter|stage[2][7]~111_combout\ & ( !\Shifter|stage~110_combout\ & 
-- ( (!\Shifter|Equal2~0_combout\ & ((!\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][56]~112_combout\)) # (\Shifter|Equal11~0_combout\ & ((\Shifter|sign_bit~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][56]~112_combout\,
	datac => \Shifter|ALT_INV_Equal11~0_combout\,
	datad => \Shifter|ALT_INV_sign_bit~0_combout\,
	datae => \Shifter|ALT_INV_stage[2][7]~111_combout\,
	dataf => \Shifter|ALT_INV_stage~110_combout\,
	combout => \Y_internal~221_combout\);

-- Location: LABCELL_X45_Y31_N28
\Y_internal~222\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~222_combout\ = ( \Adder|S\(56) & ( \Y_internal~221_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31)))) ) ) ) # ( !\Adder|S\(56) & ( 
-- \Y_internal~221_combout\ & ( (!\ExtWord~input_o\ & (((!\Y_internal~0_combout\)))) # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) ) # ( \Adder|S\(56) & ( 
-- !\Y_internal~221_combout\ & ( (!\ExtWord~input_o\ & (((\Y_internal~0_combout\)))) # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(56) & ( 
-- !\Y_internal~221_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S\(31),
	datab => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \ALT_INV_Y_internal~0_combout\,
	datae => \Adder|ALT_INV_S\(56),
	dataf => \ALT_INV_Y_internal~221_combout\,
	combout => \Y_internal~222_combout\);

-- Location: LABCELL_X45_Y31_N26
\Y_internal~220\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~220_combout\ = ( \Y_internal~99_combout\ & ( (\A[56]~input_o\) # (\B[56]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[56]~input_o\,
	datad => \ALT_INV_A[56]~input_o\,
	dataf => \ALT_INV_Y_internal~99_combout\,
	combout => \Y_internal~220_combout\);

-- Location: LABCELL_X45_Y31_N2
\Y_internal~219\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~219_combout\ = ( \LogicFN[1]~input_o\ & ( (\A[56]~input_o\ & \B[56]~input_o\) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\A[56]~input_o\ $ ((!\B[56]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101100110000011110110011000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[56]~input_o\,
	datab => \ALT_INV_B[56]~input_o\,
	datac => \ALT_INV_B[19]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~219_combout\);

-- Location: LABCELL_X45_Y31_N4
\Y_internal~223\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~223_combout\ = ( \Y_internal~219_combout\ & ( (((\Y_internal~222_combout\ & \Y_internal~5_combout\)) # (\Y_internal~98_combout\)) # (\Y_internal~220_combout\) ) ) # ( !\Y_internal~219_combout\ & ( ((\Y_internal~222_combout\ & 
-- \Y_internal~5_combout\)) # (\Y_internal~220_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101110111001100110111011100111111011111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~222_combout\,
	datab => \ALT_INV_Y_internal~220_combout\,
	datac => \ALT_INV_Y_internal~98_combout\,
	datad => \ALT_INV_Y_internal~5_combout\,
	dataf => \ALT_INV_Y_internal~219_combout\,
	combout => \Y_internal~223_combout\);

-- Location: LABCELL_X45_Y31_N12
\Y_internal~225\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~225_combout\ = ( \Y_internal~99_combout\ & ( (\B[57]~input_o\) # (\A[57]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[57]~input_o\,
	datab => \ALT_INV_B[57]~input_o\,
	dataf => \ALT_INV_Y_internal~99_combout\,
	combout => \Y_internal~225_combout\);

-- Location: LABCELL_X45_Y33_N20
\Adder|P_array[2][56]~73\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][56]~73_combout\ = ( \Adder|p\(53) & ( (\Adder|p\(56) & \Adder|G_array~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_p\(56),
	datad => \Adder|ALT_INV_G_array~0_combout\,
	dataf => \Adder|ALT_INV_p\(53),
	combout => \Adder|P_array[2][56]~73_combout\);

-- Location: LABCELL_X45_Y31_N0
\Adder|G_array[1][56]~100\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][56]~100_combout\ = ( \AddnSub~input_o\ & ( (!\A[56]~input_o\ & (!\B[56]~input_o\ & (\A[55]~input_o\ & !\B[55]~input_o\))) # (\A[56]~input_o\ & ((!\B[56]~input_o\) # ((\A[55]~input_o\ & !\B[55]~input_o\)))) ) ) # ( !\AddnSub~input_o\ & ( 
-- (!\A[56]~input_o\ & (\B[56]~input_o\ & (\A[55]~input_o\ & \B[55]~input_o\))) # (\A[56]~input_o\ & (((\A[55]~input_o\ & \B[55]~input_o\)) # (\B[56]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010111000100010001011101001101010001000100110101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[56]~input_o\,
	datab => \ALT_INV_B[56]~input_o\,
	datac => \ALT_INV_A[55]~input_o\,
	datad => \ALT_INV_B[55]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|G_array[1][56]~100_combout\);

-- Location: LABCELL_X45_Y33_N22
\Adder|G_array~95\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~95_combout\ = ( \Adder|G_array[1][54]~101_combout\ & ( (\Adder|p\(56) & \Adder|p\(55)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_p\(56),
	datad => \Adder|ALT_INV_p\(55),
	dataf => \Adder|ALT_INV_G_array[1][54]~101_combout\,
	combout => \Adder|G_array~95_combout\);

-- Location: LABCELL_X45_Y33_N8
\Adder|carry[57]~102\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[57]~102_combout\ = ( \Adder|P_array[2][56]~73_combout\ & ( (!\Adder|G_array~93_combout\ & (!\Adder|G_array[1][52]~102_combout\ & (!\Adder|G_array[1][56]~100_combout\ & !\Adder|G_array~95_combout\))) ) ) # ( !\Adder|P_array[2][56]~73_combout\ 
-- & ( (!\Adder|G_array[1][56]~100_combout\ & !\Adder|G_array~95_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~93_combout\,
	datab => \Adder|ALT_INV_G_array[1][52]~102_combout\,
	datac => \Adder|ALT_INV_G_array[1][56]~100_combout\,
	datad => \Adder|ALT_INV_G_array~95_combout\,
	dataf => \Adder|ALT_INV_P_array[2][56]~73_combout\,
	combout => \Adder|carry[57]~102_combout\);

-- Location: LABCELL_X45_Y34_N12
\Adder|carry[57]~101\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[57]~101_combout\ = ( \Adder|carry[49]~76_combout\ & ( (\Adder|P_array[2][36]~45_combout\ & (!\Adder|G_array[3][32]~combout\ & (\Adder|P_array[2][56]~73_combout\ & \Adder|P_array[2][52]~70_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][36]~45_combout\,
	datab => \Adder|ALT_INV_G_array[3][32]~combout\,
	datac => \Adder|ALT_INV_P_array[2][56]~73_combout\,
	datad => \Adder|ALT_INV_P_array[2][52]~70_combout\,
	dataf => \Adder|ALT_INV_carry[49]~76_combout\,
	combout => \Adder|carry[57]~101_combout\);

-- Location: LABCELL_X45_Y34_N18
\Adder|carry[57]~103\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[57]~103_combout\ = ( \Adder|G_array[3][48]~combout\ & ( (\Adder|carry[57]~102_combout\ & !\Adder|carry[57]~101_combout\) ) ) # ( !\Adder|G_array[3][48]~combout\ & ( (\Adder|carry[57]~102_combout\ & (!\Adder|carry[57]~101_combout\ & 
-- ((!\Adder|P_array[2][56]~73_combout\) # (!\Adder|P_array[2][52]~70_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000000000000011100000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][56]~73_combout\,
	datab => \Adder|ALT_INV_P_array[2][52]~70_combout\,
	datac => \Adder|ALT_INV_carry[57]~102_combout\,
	datad => \Adder|ALT_INV_carry[57]~101_combout\,
	dataf => \Adder|ALT_INV_G_array[3][48]~combout\,
	combout => \Adder|carry[57]~103_combout\);

-- Location: LABCELL_X45_Y34_N34
\Adder|carry[57]~99\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[57]~99_combout\ = ( \Adder|P_array[2][56]~73_combout\ & ( (\Adder|P_array[2][52]~70_combout\ & \Adder|P_array[2][48]~67_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_P_array[2][52]~70_combout\,
	datad => \Adder|ALT_INV_P_array[2][48]~67_combout\,
	dataf => \Adder|ALT_INV_P_array[2][56]~73_combout\,
	combout => \Adder|carry[57]~99_combout\);

-- Location: LABCELL_X45_Y34_N22
\Adder|carry[57]~100\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[57]~100_combout\ = (\Adder|carry[57]~99_combout\ & \Adder|P_array[2][44]~61_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_carry[57]~99_combout\,
	datad => \Adder|ALT_INV_P_array[2][44]~61_combout\,
	combout => \Adder|carry[57]~100_combout\);

-- Location: LABCELL_X45_Y34_N36
\Adder|S[57]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(57) = ( \Adder|carry[25]~32_combout\ & ( \Adder|P_array[4][40]~55_combout\ & ( !\Adder|p\(57) $ (((\Adder|carry[57]~103_combout\ & ((!\Adder|carry[57]~100_combout\) # (\Adder|G_array[3][40]~combout\))))) ) ) ) # ( !\Adder|carry[25]~32_combout\ & 
-- ( \Adder|P_array[4][40]~55_combout\ & ( !\Adder|p\(57) $ (((\Adder|carry[57]~103_combout\ & !\Adder|carry[57]~100_combout\))) ) ) ) # ( \Adder|carry[25]~32_combout\ & ( !\Adder|P_array[4][40]~55_combout\ & ( !\Adder|p\(57) $ 
-- (((\Adder|carry[57]~103_combout\ & ((!\Adder|carry[57]~100_combout\) # (\Adder|G_array[3][40]~combout\))))) ) ) ) # ( !\Adder|carry[25]~32_combout\ & ( !\Adder|P_array[4][40]~55_combout\ & ( !\Adder|p\(57) $ (((\Adder|carry[57]~103_combout\ & 
-- ((!\Adder|carry[57]~100_combout\) # (\Adder|G_array[3][40]~combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100111001001100110011100100110011001110011001001100111001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[57]~103_combout\,
	datab => \Adder|ALT_INV_p\(57),
	datac => \Adder|ALT_INV_G_array[3][40]~combout\,
	datad => \Adder|ALT_INV_carry[57]~100_combout\,
	datae => \Adder|ALT_INV_carry[25]~32_combout\,
	dataf => \Adder|ALT_INV_P_array[4][40]~55_combout\,
	combout => \Adder|S\(57));

-- Location: MLABCELL_X39_Y33_N18
\Y_internal~226\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~226_combout\ = ( \Shifter|sign_bit~0_combout\ & ( \Shifter|stage~104_combout\ & ( ((!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][57]~106_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][6]~105_combout\)))) # 
-- (\Shifter|Equal11~0_combout\) ) ) ) # ( !\Shifter|sign_bit~0_combout\ & ( \Shifter|stage~104_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][57]~106_combout\ & (!\Shifter|Equal11~0_combout\))) # (\Shifter|Equal2~0_combout\ & 
-- (((\Shifter|stage[2][6]~105_combout\) # (\Shifter|Equal11~0_combout\)))) ) ) ) # ( \Shifter|sign_bit~0_combout\ & ( !\Shifter|stage~104_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((\Shifter|Equal11~0_combout\)) # (\Shifter|stage[2][57]~106_combout\))) # 
-- (\Shifter|Equal2~0_combout\ & (((!\Shifter|Equal11~0_combout\ & \Shifter|stage[2][6]~105_combout\)))) ) ) ) # ( !\Shifter|sign_bit~0_combout\ & ( !\Shifter|stage~104_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & 
-- (\Shifter|stage[2][57]~106_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][6]~105_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][57]~106_combout\,
	datac => \Shifter|ALT_INV_Equal11~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][6]~105_combout\,
	datae => \Shifter|ALT_INV_sign_bit~0_combout\,
	dataf => \Shifter|ALT_INV_stage~104_combout\,
	combout => \Y_internal~226_combout\);

-- Location: LABCELL_X45_Y31_N30
\Y_internal~227\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~227_combout\ = ( \Adder|S\(57) & ( \Y_internal~226_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31)))) ) ) ) # ( !\Adder|S\(57) & ( 
-- \Y_internal~226_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Shifter|stage_out[31]~0_combout\)))) # (\Y_internal~0_combout\ & (\Adder|S\(31) & ((\ExtWord~input_o\)))) ) ) ) # ( \Adder|S\(57) & ( !\Y_internal~226_combout\ & ( 
-- (!\Y_internal~0_combout\ & (((\Shifter|stage_out[31]~0_combout\ & \ExtWord~input_o\)))) # (\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Adder|S\(31)))) ) ) ) # ( !\Adder|S\(57) & ( !\Y_internal~226_combout\ & ( (\ExtWord~input_o\ & 
-- ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S\(31),
	datab => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datac => \ALT_INV_Y_internal~0_combout\,
	datad => \ALT_INV_ExtWord~input_o\,
	datae => \Adder|ALT_INV_S\(57),
	dataf => \ALT_INV_Y_internal~226_combout\,
	combout => \Y_internal~227_combout\);

-- Location: LABCELL_X45_Y31_N14
\Y_internal~224\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~224_combout\ = ( \LogicFN[1]~input_o\ & ( (\A[57]~input_o\ & \B[57]~input_o\) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\A[57]~input_o\ $ ((!\B[57]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101100110000011110110011000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[57]~input_o\,
	datab => \ALT_INV_B[57]~input_o\,
	datac => \ALT_INV_B[19]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~224_combout\);

-- Location: LABCELL_X45_Y31_N18
\Y_internal~228\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~228_combout\ = ( \Y_internal~224_combout\ & ( (((\Y_internal~5_combout\ & \Y_internal~227_combout\)) # (\Y_internal~98_combout\)) # (\Y_internal~225_combout\) ) ) # ( !\Y_internal~224_combout\ & ( ((\Y_internal~5_combout\ & 
-- \Y_internal~227_combout\)) # (\Y_internal~225_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010111010101110101011101010111111111110101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~225_combout\,
	datab => \ALT_INV_Y_internal~5_combout\,
	datac => \ALT_INV_Y_internal~227_combout\,
	datad => \ALT_INV_Y_internal~98_combout\,
	dataf => \ALT_INV_Y_internal~224_combout\,
	combout => \Y_internal~228_combout\);

-- Location: MLABCELL_X37_Y34_N6
\Y_internal~231\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~231_combout\ = ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][5]~99_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage~98_combout\)) ) ) ) # ( 
-- !\Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][5]~99_combout\ & ( (\Shifter|stage[2][58]~100_combout\) # (\Shifter|Equal2~0_combout\) ) ) ) # ( \Shifter|Equal11~0_combout\ & ( !\Shifter|stage[2][5]~99_combout\ & ( (!\Shifter|Equal2~0_combout\ & 
-- ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage~98_combout\)) ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( !\Shifter|stage[2][5]~99_combout\ & ( (!\Shifter|Equal2~0_combout\ & \Shifter|stage[2][58]~100_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000001011010111101110111011101110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][58]~100_combout\,
	datac => \Shifter|ALT_INV_stage~98_combout\,
	datad => \Shifter|ALT_INV_sign_bit~0_combout\,
	datae => \Shifter|ALT_INV_Equal11~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][5]~99_combout\,
	combout => \Y_internal~231_combout\);

-- Location: MLABCELL_X46_Y35_N6
\Adder|P_array[2][57]~74\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][57]~74_combout\ = (\Adder|P_array[2][59]~0_combout\ & \Adder|G_array~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_P_array[2][59]~0_combout\,
	datac => \Adder|ALT_INV_G_array~0_combout\,
	combout => \Adder|P_array[2][57]~74_combout\);

-- Location: MLABCELL_X44_Y38_N20
\Adder|carry[58]~104\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[58]~104_combout\ = ( \Adder|P_array[2][49]~68_combout\ & ( (\Adder|P_array[2][45]~63_combout\ & (\Adder|P_array[2][53]~71_combout\ & \Adder|P_array[2][57]~74_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_P_array[2][45]~63_combout\,
	datac => \Adder|ALT_INV_P_array[2][53]~71_combout\,
	datad => \Adder|ALT_INV_P_array[2][57]~74_combout\,
	dataf => \Adder|ALT_INV_P_array[2][49]~68_combout\,
	combout => \Adder|carry[58]~104_combout\);

-- Location: LABCELL_X47_Y35_N28
\Adder|carry[58]~105\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[58]~105_combout\ = ( \Adder|P_array[2][57]~74_combout\ & ( (!\Adder|G_array[1][57]~152_combout\ & (!\Adder|G_array[1][53]~154_combout\ & ((!\Adder|G_array~1_combout\) # (!\Adder|G_array[1][51]~156_combout\)))) ) ) # ( 
-- !\Adder|P_array[2][57]~74_combout\ & ( !\Adder|G_array[1][57]~152_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011100000000000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~1_combout\,
	datab => \Adder|ALT_INV_G_array[1][51]~156_combout\,
	datac => \Adder|ALT_INV_G_array[1][57]~152_combout\,
	datad => \Adder|ALT_INV_G_array[1][53]~154_combout\,
	dataf => \Adder|ALT_INV_P_array[2][57]~74_combout\,
	combout => \Adder|carry[58]~105_combout\);

-- Location: MLABCELL_X46_Y35_N4
\Adder|carry[58]~106\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[58]~106_combout\ = ( \Adder|carry[58]~105_combout\ & ( (!\Adder|P_array[2][59]~0_combout\) # (!\Adder|G_array[1][55]~157_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111110011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_P_array[2][59]~0_combout\,
	datad => \Adder|ALT_INV_G_array[1][55]~157_combout\,
	dataf => \Adder|ALT_INV_carry[58]~105_combout\,
	combout => \Adder|carry[58]~106_combout\);

-- Location: LABCELL_X45_Y35_N16
\Adder|carry[58]~107\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[58]~107_combout\ = ( \Adder|carry[58]~90_combout\ & ( \Adder|G_array[3][49]~combout\ & ( (\Adder|carry[58]~106_combout\ & ((!\Adder|G_array~80_combout\) # (!\Adder|P_array[2][57]~74_combout\))) ) ) ) # ( !\Adder|carry[58]~90_combout\ & ( 
-- \Adder|G_array[3][49]~combout\ & ( \Adder|carry[58]~106_combout\ ) ) ) # ( \Adder|carry[58]~90_combout\ & ( !\Adder|G_array[3][49]~combout\ & ( (\Adder|carry[58]~106_combout\ & ((!\Adder|P_array[2][57]~74_combout\) # ((!\Adder|G_array~80_combout\ & 
-- !\Adder|P_array[2][53]~71_combout\)))) ) ) ) # ( !\Adder|carry[58]~90_combout\ & ( !\Adder|G_array[3][49]~combout\ & ( (\Adder|carry[58]~106_combout\ & ((!\Adder|P_array[2][53]~71_combout\) # (!\Adder|P_array[2][57]~74_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110000001100110010000000110011001100110011001100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~80_combout\,
	datab => \Adder|ALT_INV_carry[58]~106_combout\,
	datac => \Adder|ALT_INV_P_array[2][53]~71_combout\,
	datad => \Adder|ALT_INV_P_array[2][57]~74_combout\,
	datae => \Adder|ALT_INV_carry[58]~90_combout\,
	dataf => \Adder|ALT_INV_G_array[3][49]~combout\,
	combout => \Adder|carry[58]~107_combout\);

-- Location: MLABCELL_X44_Y38_N14
\Adder|S[58]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(58) = ( \Adder|carry[58]~107_combout\ & ( \Adder|p\(58) & ( (!\Adder|carry[58]~104_combout\) # ((\Adder|G_array[3][41]~combout\ & ((!\Adder|P_array[4][41]~57_combout\) # (\Adder|carry[26]~35_combout\)))) ) ) ) # ( \Adder|carry[58]~107_combout\ & 
-- ( !\Adder|p\(58) & ( (\Adder|carry[58]~104_combout\ & ((!\Adder|G_array[3][41]~combout\) # ((!\Adder|carry[26]~35_combout\ & \Adder|P_array[4][41]~57_combout\)))) ) ) ) # ( !\Adder|carry[58]~107_combout\ & ( !\Adder|p\(58) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111010100000101010000000000000000001010111110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[58]~104_combout\,
	datab => \Adder|ALT_INV_carry[26]~35_combout\,
	datac => \Adder|ALT_INV_G_array[3][41]~combout\,
	datad => \Adder|ALT_INV_P_array[4][41]~57_combout\,
	datae => \Adder|ALT_INV_carry[58]~107_combout\,
	dataf => \Adder|ALT_INV_p\(58),
	combout => \Adder|S\(58));

-- Location: MLABCELL_X37_Y34_N10
\Y_internal~232\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~232_combout\ = ( \Shifter|stage_out[31]~0_combout\ & ( \Y_internal~0_combout\ & ( (!\ExtWord~input_o\ & (\Adder|S\(58))) # (\ExtWord~input_o\ & ((\Adder|S\(31)))) ) ) ) # ( !\Shifter|stage_out[31]~0_combout\ & ( \Y_internal~0_combout\ & ( 
-- (!\ExtWord~input_o\ & (\Adder|S\(58))) # (\ExtWord~input_o\ & ((\Adder|S\(31)))) ) ) ) # ( \Shifter|stage_out[31]~0_combout\ & ( !\Y_internal~0_combout\ & ( (\ExtWord~input_o\) # (\Y_internal~231_combout\) ) ) ) # ( !\Shifter|stage_out[31]~0_combout\ & ( 
-- !\Y_internal~0_combout\ & ( (\Y_internal~231_combout\ & !\ExtWord~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~231_combout\,
	datab => \Adder|ALT_INV_S\(58),
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \Adder|ALT_INV_S\(31),
	datae => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	dataf => \ALT_INV_Y_internal~0_combout\,
	combout => \Y_internal~232_combout\);

-- Location: MLABCELL_X49_Y34_N6
\Y_internal~229\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~229_combout\ = ( \LogicFN[1]~input_o\ & ( (\A[58]~input_o\ & \B[58]~input_o\) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\A[58]~input_o\ $ ((!\B[58]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011011110110000001101111011000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[58]~input_o\,
	datab => \ALT_INV_B[58]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_B[19]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~229_combout\);

-- Location: MLABCELL_X49_Y34_N20
\Y_internal~230\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~230_combout\ = ( \A[58]~input_o\ & ( \Y_internal~99_combout\ ) ) # ( !\A[58]~input_o\ & ( (\Y_internal~99_combout\ & \B[58]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Y_internal~99_combout\,
	datad => \ALT_INV_B[58]~input_o\,
	dataf => \ALT_INV_A[58]~input_o\,
	combout => \Y_internal~230_combout\);

-- Location: MLABCELL_X49_Y34_N22
\Y_internal~233\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~233_combout\ = ( \Y_internal~5_combout\ & ( (((\Y_internal~98_combout\ & \Y_internal~229_combout\)) # (\Y_internal~230_combout\)) # (\Y_internal~232_combout\) ) ) # ( !\Y_internal~5_combout\ & ( ((\Y_internal~98_combout\ & 
-- \Y_internal~229_combout\)) # (\Y_internal~230_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111101010111111111110101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~232_combout\,
	datab => \ALT_INV_Y_internal~98_combout\,
	datac => \ALT_INV_Y_internal~229_combout\,
	datad => \ALT_INV_Y_internal~230_combout\,
	dataf => \ALT_INV_Y_internal~5_combout\,
	combout => \Y_internal~233_combout\);

-- Location: LABCELL_X45_Y31_N16
\Adder|P_array[1][58]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[1][58]~combout\ = ( \Adder|p\(57) & ( \Adder|p\(58) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_p\(58),
	dataf => \Adder|ALT_INV_p\(57),
	combout => \Adder|P_array[1][58]~combout\);

-- Location: LABCELL_X45_Y31_N24
\Adder|G_array[1][58]~99\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][58]~99_combout\ = ( \AddnSub~input_o\ & ( (!\A[58]~input_o\ & (\A[57]~input_o\ & (!\B[58]~input_o\ & !\B[57]~input_o\))) # (\A[58]~input_o\ & ((!\B[58]~input_o\) # ((\A[57]~input_o\ & !\B[57]~input_o\)))) ) ) # ( !\AddnSub~input_o\ & ( 
-- (!\A[58]~input_o\ & (\A[57]~input_o\ & (\B[58]~input_o\ & \B[57]~input_o\))) # (\A[58]~input_o\ & (((\A[57]~input_o\ & \B[57]~input_o\)) # (\B[58]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010111000000110001011101110001001100000111000100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[57]~input_o\,
	datab => \ALT_INV_A[58]~input_o\,
	datac => \ALT_INV_B[58]~input_o\,
	datad => \ALT_INV_B[57]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|G_array[1][58]~99_combout\);

-- Location: LABCELL_X45_Y33_N26
\Adder|P_array[2][58]~75\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[2][58]~75_combout\ = ( \Adder|p\(55) & ( (\Adder|P_array[1][58]~combout\ & \Adder|p\(56)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[1][58]~combout\,
	datac => \Adder|ALT_INV_p\(56),
	datae => \Adder|ALT_INV_p\(55),
	combout => \Adder|P_array[2][58]~75_combout\);

-- Location: LABCELL_X45_Y36_N12
\Adder|carry[59]~110\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[59]~110_combout\ = ( \Adder|G_array[1][56]~100_combout\ & ( \Adder|G_array~94_combout\ & ( (!\Adder|P_array[1][58]~combout\ & (!\Adder|G_array[1][58]~99_combout\ & !\Adder|P_array[2][58]~75_combout\)) ) ) ) # ( 
-- !\Adder|G_array[1][56]~100_combout\ & ( \Adder|G_array~94_combout\ & ( (!\Adder|G_array[1][58]~99_combout\ & !\Adder|P_array[2][58]~75_combout\) ) ) ) # ( \Adder|G_array[1][56]~100_combout\ & ( !\Adder|G_array~94_combout\ & ( 
-- (!\Adder|P_array[1][58]~combout\ & (!\Adder|G_array[1][58]~99_combout\ & ((!\Adder|G_array[1][54]~101_combout\) # (!\Adder|P_array[2][58]~75_combout\)))) ) ) ) # ( !\Adder|G_array[1][56]~100_combout\ & ( !\Adder|G_array~94_combout\ & ( 
-- (!\Adder|G_array[1][58]~99_combout\ & ((!\Adder|G_array[1][54]~101_combout\) # (!\Adder|P_array[2][58]~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000000100010001000000011001100000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[1][58]~combout\,
	datab => \Adder|ALT_INV_G_array[1][58]~99_combout\,
	datac => \Adder|ALT_INV_G_array[1][54]~101_combout\,
	datad => \Adder|ALT_INV_P_array[2][58]~75_combout\,
	datae => \Adder|ALT_INV_G_array[1][56]~100_combout\,
	dataf => \Adder|ALT_INV_G_array~94_combout\,
	combout => \Adder|carry[59]~110_combout\);

-- Location: LABCELL_X45_Y36_N20
\Adder|carry[59]~109\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[59]~109_combout\ = ( \Adder|P_array[2][54]~72_combout\ & ( \Adder|P_array[2][58]~75_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Adder|ALT_INV_P_array[2][58]~75_combout\,
	dataf => \Adder|ALT_INV_P_array[2][54]~72_combout\,
	combout => \Adder|carry[59]~109_combout\);

-- Location: LABCELL_X45_Y36_N8
\Adder|carry[59]~111\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[59]~111_combout\ = ( \Adder|carry[59]~109_combout\ & ( (\Adder|carry[59]~110_combout\ & (\Adder|G_array[3][50]~combout\ & ((!\Adder|carry[51]~83_combout\) # (\Adder|G_array[3][34]~combout\)))) ) ) # ( !\Adder|carry[59]~109_combout\ & ( 
-- \Adder|carry[59]~110_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100010000000100010001000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[59]~110_combout\,
	datab => \Adder|ALT_INV_G_array[3][50]~combout\,
	datac => \Adder|ALT_INV_carry[51]~83_combout\,
	datad => \Adder|ALT_INV_G_array[3][34]~combout\,
	dataf => \Adder|ALT_INV_carry[59]~109_combout\,
	combout => \Adder|carry[59]~111_combout\);

-- Location: LABCELL_X45_Y36_N10
\Adder|carry[59]~108\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[59]~108_combout\ = ( \Adder|carry[51]~82_combout\ & ( (\Adder|P_array[2][54]~72_combout\ & \Adder|P_array[2][58]~75_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_P_array[2][54]~72_combout\,
	datad => \Adder|ALT_INV_P_array[2][58]~75_combout\,
	dataf => \Adder|ALT_INV_carry[51]~82_combout\,
	combout => \Adder|carry[59]~108_combout\);

-- Location: LABCELL_X45_Y36_N38
\Adder|S[59]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(59) = ( \Adder|carry[27]~38_combout\ & ( \Adder|G_array[3][42]~combout\ & ( !\Adder|carry[59]~111_combout\ $ (\Adder|p\(59)) ) ) ) # ( !\Adder|carry[27]~38_combout\ & ( \Adder|G_array[3][42]~combout\ & ( !\Adder|p\(59) $ 
-- (((\Adder|carry[59]~111_combout\ & ((!\Adder|carry[59]~108_combout\) # (!\Adder|P_array[4][42]~59_combout\))))) ) ) ) # ( \Adder|carry[27]~38_combout\ & ( !\Adder|G_array[3][42]~combout\ & ( !\Adder|p\(59) $ (((\Adder|carry[59]~111_combout\ & 
-- !\Adder|carry[59]~108_combout\))) ) ) ) # ( !\Adder|carry[27]~38_combout\ & ( !\Adder|G_array[3][42]~combout\ & ( !\Adder|p\(59) $ (((\Adder|carry[59]~111_combout\ & !\Adder|carry[59]~108_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001110010011100100111001001110010011001100111001001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[59]~111_combout\,
	datab => \Adder|ALT_INV_p\(59),
	datac => \Adder|ALT_INV_carry[59]~108_combout\,
	datad => \Adder|ALT_INV_P_array[4][42]~59_combout\,
	datae => \Adder|ALT_INV_carry[27]~38_combout\,
	dataf => \Adder|ALT_INV_G_array[3][42]~combout\,
	combout => \Adder|S\(59));

-- Location: LABCELL_X38_Y34_N34
\Y_internal~236\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~236_combout\ = ( \Shifter|stage[2][59]~94_combout\ & ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage~92_combout\))) ) ) ) # ( 
-- !\Shifter|stage[2][59]~94_combout\ & ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage~92_combout\))) ) ) ) # ( \Shifter|stage[2][59]~94_combout\ & ( 
-- !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\) # (\Shifter|stage[2][4]~93_combout\) ) ) ) # ( !\Shifter|stage[2][59]~94_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (\Shifter|stage[2][4]~93_combout\ & \Shifter|Equal2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][4]~93_combout\,
	datab => \Shifter|ALT_INV_sign_bit~0_combout\,
	datac => \Shifter|ALT_INV_stage~92_combout\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	datae => \Shifter|ALT_INV_stage[2][59]~94_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~236_combout\);

-- Location: MLABCELL_X37_Y34_N32
\Y_internal~237\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~237_combout\ = ( \Adder|S\(59) & ( \Y_internal~236_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31)))) ) ) ) # ( !\Adder|S\(59) & ( 
-- \Y_internal~236_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Shifter|stage_out[31]~0_combout\)))) # (\Y_internal~0_combout\ & (\Adder|S\(31) & ((\ExtWord~input_o\)))) ) ) ) # ( \Adder|S\(59) & ( !\Y_internal~236_combout\ & ( 
-- (!\Y_internal~0_combout\ & (((\Shifter|stage_out[31]~0_combout\ & \ExtWord~input_o\)))) # (\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Adder|S\(31)))) ) ) ) # ( !\Adder|S\(59) & ( !\Y_internal~236_combout\ & ( (\ExtWord~input_o\ & 
-- ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S\(31),
	datab => \ALT_INV_Y_internal~0_combout\,
	datac => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datad => \ALT_INV_ExtWord~input_o\,
	datae => \Adder|ALT_INV_S\(59),
	dataf => \ALT_INV_Y_internal~236_combout\,
	combout => \Y_internal~237_combout\);

-- Location: MLABCELL_X49_Y34_N10
\Y_internal~234\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~234_combout\ = ( \LogicFN[1]~input_o\ & ( (\B[59]~input_o\ & \A[59]~input_o\) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\B[59]~input_o\ $ ((!\A[59]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011011110110000001101111011000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[59]~input_o\,
	datab => \ALT_INV_A[59]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_B[19]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~234_combout\);

-- Location: MLABCELL_X49_Y34_N24
\Y_internal~235\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~235_combout\ = ( \B[59]~input_o\ & ( \Y_internal~99_combout\ ) ) # ( !\B[59]~input_o\ & ( (\Y_internal~99_combout\ & \A[59]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Y_internal~99_combout\,
	datad => \ALT_INV_A[59]~input_o\,
	dataf => \ALT_INV_B[59]~input_o\,
	combout => \Y_internal~235_combout\);

-- Location: MLABCELL_X49_Y34_N26
\Y_internal~238\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~238_combout\ = ( \Y_internal~5_combout\ & ( (((\Y_internal~98_combout\ & \Y_internal~234_combout\)) # (\Y_internal~235_combout\)) # (\Y_internal~237_combout\) ) ) # ( !\Y_internal~5_combout\ & ( ((\Y_internal~98_combout\ & 
-- \Y_internal~234_combout\)) # (\Y_internal~235_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111101010111111111110101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~237_combout\,
	datab => \ALT_INV_Y_internal~98_combout\,
	datac => \ALT_INV_Y_internal~234_combout\,
	datad => \ALT_INV_Y_internal~235_combout\,
	dataf => \ALT_INV_Y_internal~5_combout\,
	combout => \Y_internal~238_combout\);

-- Location: MLABCELL_X46_Y35_N32
\Adder|carry[60]~114\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[60]~114_combout\ = ( \Adder|carry[60]~1_combout\ & ( (!\Adder|P_array[2][59]~1_combout\) # ((!\Adder|G_array[1][55]~157_combout\ & ((!\Adder|G_array~0_combout\) # (!\Adder|G_array[1][53]~154_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111010111010101111101011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][59]~1_combout\,
	datab => \Adder|ALT_INV_G_array~0_combout\,
	datac => \Adder|ALT_INV_G_array[1][55]~157_combout\,
	datad => \Adder|ALT_INV_G_array[1][53]~154_combout\,
	dataf => \Adder|ALT_INV_carry[60]~1_combout\,
	combout => \Adder|carry[60]~114_combout\);

-- Location: MLABCELL_X46_Y35_N34
\Adder|carry[60]~113\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[60]~113_combout\ = (\Adder|P_array[2][59]~1_combout\ & (\Adder|G_array~0_combout\ & \Adder|G_array~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][59]~1_combout\,
	datab => \Adder|ALT_INV_G_array~0_combout\,
	datad => \Adder|ALT_INV_G_array~1_combout\,
	combout => \Adder|carry[60]~113_combout\);

-- Location: MLABCELL_X46_Y35_N30
\Adder|carry[60]~115\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[60]~115_combout\ = ( \Adder|carry[60]~113_combout\ & ( (\Adder|carry[60]~114_combout\ & (\Adder|G_array[3][51]~combout\ & ((!\Adder|carry[56]~85_combout\) # (\Adder|G_array[3][35]~combout\)))) ) ) # ( !\Adder|carry[60]~113_combout\ & ( 
-- \Adder|carry[60]~114_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000010100010000000001010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[60]~114_combout\,
	datab => \Adder|ALT_INV_G_array[3][35]~combout\,
	datac => \Adder|ALT_INV_carry[56]~85_combout\,
	datad => \Adder|ALT_INV_G_array[3][51]~combout\,
	dataf => \Adder|ALT_INV_carry[60]~113_combout\,
	combout => \Adder|carry[60]~115_combout\);

-- Location: MLABCELL_X46_Y35_N28
\Adder|carry[60]~112\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[60]~112_combout\ = ( \Adder|P_array[2][47]~15_combout\ & ( (\Adder|carry[56]~0_combout\ & \Adder|P_array[2][59]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_carry[56]~0_combout\,
	datad => \Adder|ALT_INV_P_array[2][59]~1_combout\,
	dataf => \Adder|ALT_INV_P_array[2][47]~15_combout\,
	combout => \Adder|carry[60]~112_combout\);

-- Location: MLABCELL_X46_Y35_N38
\Adder|S[60]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(60) = ( \Adder|p\(60) & ( \Adder|carry[60]~112_combout\ & ( (\Adder|carry[60]~115_combout\ & (\Adder|G_array[3][43]~combout\ & ((!\Adder|P_array[4][43]~60_combout\) # (\Adder|carry[28]~41_combout\)))) ) ) ) # ( !\Adder|p\(60) & ( 
-- \Adder|carry[60]~112_combout\ & ( (!\Adder|carry[60]~115_combout\) # ((!\Adder|G_array[3][43]~combout\) # ((\Adder|P_array[4][43]~60_combout\ & !\Adder|carry[28]~41_combout\))) ) ) ) # ( \Adder|p\(60) & ( !\Adder|carry[60]~112_combout\ & ( 
-- \Adder|carry[60]~115_combout\ ) ) ) # ( !\Adder|p\(60) & ( !\Adder|carry[60]~112_combout\ & ( !\Adder|carry[60]~115_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100001100110011001111111101111111000000001000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[4][43]~60_combout\,
	datab => \Adder|ALT_INV_carry[60]~115_combout\,
	datac => \Adder|ALT_INV_G_array[3][43]~combout\,
	datad => \Adder|ALT_INV_carry[28]~41_combout\,
	datae => \Adder|ALT_INV_p\(60),
	dataf => \Adder|ALT_INV_carry[60]~112_combout\,
	combout => \Adder|S\(60));

-- Location: MLABCELL_X37_Y35_N36
\Y_internal~241\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~241_combout\ = ( \Shifter|stage~82_combout\ & ( \Shifter|sign_bit~0_combout\ & ( ((!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][60]~88_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][3]~87_combout\)))) # 
-- (\Shifter|Equal11~0_combout\) ) ) ) # ( !\Shifter|stage~82_combout\ & ( \Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((\Shifter|stage[2][60]~88_combout\)) # (\Shifter|Equal11~0_combout\))) # (\Shifter|Equal2~0_combout\ & 
-- (!\Shifter|Equal11~0_combout\ & ((\Shifter|stage[2][3]~87_combout\)))) ) ) ) # ( \Shifter|stage~82_combout\ & ( !\Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][60]~88_combout\))) # 
-- (\Shifter|Equal2~0_combout\ & (((\Shifter|stage[2][3]~87_combout\)) # (\Shifter|Equal11~0_combout\))) ) ) ) # ( !\Shifter|stage~82_combout\ & ( !\Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & 
-- (\Shifter|stage[2][60]~88_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][3]~87_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_Equal11~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][60]~88_combout\,
	datad => \Shifter|ALT_INV_stage[2][3]~87_combout\,
	datae => \Shifter|ALT_INV_stage~82_combout\,
	dataf => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Y_internal~241_combout\);

-- Location: MLABCELL_X37_Y34_N34
\Y_internal~242\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~242_combout\ = ( \Adder|S\(60) & ( \Y_internal~241_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31)))) ) ) ) # ( !\Adder|S\(60) & ( 
-- \Y_internal~241_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Shifter|stage_out[31]~0_combout\)))) # (\Y_internal~0_combout\ & (\Adder|S\(31) & (\ExtWord~input_o\))) ) ) ) # ( \Adder|S\(60) & ( !\Y_internal~241_combout\ & ( 
-- (!\Y_internal~0_combout\ & (((\ExtWord~input_o\ & \Shifter|stage_out[31]~0_combout\)))) # (\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Adder|S\(31)))) ) ) ) # ( !\Adder|S\(60) & ( !\Y_internal~241_combout\ & ( (\ExtWord~input_o\ & 
-- ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S\(31),
	datab => \ALT_INV_Y_internal~0_combout\,
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datae => \Adder|ALT_INV_S\(60),
	dataf => \ALT_INV_Y_internal~241_combout\,
	combout => \Y_internal~242_combout\);

-- Location: MLABCELL_X49_Y34_N14
\Y_internal~240\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~240_combout\ = ( \A[60]~input_o\ & ( \Y_internal~99_combout\ ) ) # ( !\A[60]~input_o\ & ( (\B[60]~input_o\ & \Y_internal~99_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[60]~input_o\,
	datad => \ALT_INV_Y_internal~99_combout\,
	dataf => \ALT_INV_A[60]~input_o\,
	combout => \Y_internal~240_combout\);

-- Location: MLABCELL_X49_Y34_N30
\Y_internal~239\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~239_combout\ = ( \LogicFN[1]~input_o\ & ( (\A[60]~input_o\ & \B[60]~input_o\) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\A[60]~input_o\ $ ((!\B[60]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011011110110000001101111011000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[60]~input_o\,
	datab => \ALT_INV_B[60]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_B[19]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~239_combout\);

-- Location: MLABCELL_X49_Y34_N12
\Y_internal~243\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~243_combout\ = ( \Y_internal~98_combout\ & ( (((\Y_internal~242_combout\ & \Y_internal~5_combout\)) # (\Y_internal~239_combout\)) # (\Y_internal~240_combout\) ) ) # ( !\Y_internal~98_combout\ & ( ((\Y_internal~242_combout\ & 
-- \Y_internal~5_combout\)) # (\Y_internal~240_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~242_combout\,
	datab => \ALT_INV_Y_internal~240_combout\,
	datac => \ALT_INV_Y_internal~5_combout\,
	datad => \ALT_INV_Y_internal~239_combout\,
	dataf => \ALT_INV_Y_internal~98_combout\,
	combout => \Y_internal~243_combout\);

-- Location: MLABCELL_X44_Y34_N2
\Y_internal~244\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~244_combout\ = ( \B[61]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (!\A[61]~input_o\)))) # (\LogicFN[1]~input_o\ & (\A[61]~input_o\)) ) ) # ( !\B[61]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (\A[61]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001101011010010100110000010100000011010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[61]~input_o\,
	datab => \ALT_INV_B[19]~input_o\,
	datac => \ALT_INV_LogicFN[1]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	datae => \ALT_INV_B[61]~input_o\,
	combout => \Y_internal~244_combout\);

-- Location: MLABCELL_X44_Y34_N6
\Y_internal~245\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~245_combout\ = ( \A[61]~input_o\ & ( \Y_internal~99_combout\ ) ) # ( !\A[61]~input_o\ & ( (\B[61]~input_o\ & \Y_internal~99_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[61]~input_o\,
	datad => \ALT_INV_Y_internal~99_combout\,
	dataf => \ALT_INV_A[61]~input_o\,
	combout => \Y_internal~245_combout\);

-- Location: LABCELL_X45_Y33_N6
\Adder|P_array[1][60]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[1][60]~combout\ = ( \Adder|p\(59) & ( \Adder|p\(60) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_p\(60),
	dataf => \Adder|ALT_INV_p\(59),
	combout => \Adder|P_array[1][60]~combout\);

-- Location: LABCELL_X45_Y33_N30
\Adder|carry[61]~116\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[61]~116_combout\ = ( \Adder|P_array[1][60]~combout\ & ( \Adder|P_array[1][58]~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Adder|ALT_INV_P_array[1][58]~combout\,
	dataf => \Adder|ALT_INV_P_array[1][60]~combout\,
	combout => \Adder|carry[61]~116_combout\);

-- Location: MLABCELL_X44_Y34_N28
\Adder|carry[61]~117\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[61]~117_combout\ = ( \Adder|carry[57]~99_combout\ & ( \Adder|carry[61]~116_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Adder|ALT_INV_carry[61]~116_combout\,
	dataf => \Adder|ALT_INV_carry[57]~99_combout\,
	combout => \Adder|carry[61]~117_combout\);

-- Location: MLABCELL_X49_Y34_N2
\Adder|G_array[1][60]~98\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][60]~98_combout\ = ( \B[59]~input_o\ & ( (!\B[60]~input_o\ & (\A[60]~input_o\ & ((\AddnSub~input_o\) # (\A[59]~input_o\)))) # (\B[60]~input_o\ & (!\AddnSub~input_o\ & ((\A[59]~input_o\) # (\A[60]~input_o\)))) ) ) # ( !\B[59]~input_o\ & ( 
-- (!\B[60]~input_o\ & (\AddnSub~input_o\ & ((\A[59]~input_o\) # (\A[60]~input_o\)))) # (\B[60]~input_o\ & (\A[60]~input_o\ & ((!\AddnSub~input_o\) # (\A[59]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101001101000100010100110100010111010001000001011101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[60]~input_o\,
	datab => \ALT_INV_B[60]~input_o\,
	datac => \ALT_INV_A[59]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[59]~input_o\,
	combout => \Adder|G_array[1][60]~98_combout\);

-- Location: LABCELL_X45_Y33_N12
\Adder|carry[61]~119\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[61]~119_combout\ = ( \Adder|G_array[1][58]~99_combout\ & ( (!\Adder|P_array[1][60]~combout\ & !\Adder|G_array[1][60]~98_combout\) ) ) # ( !\Adder|G_array[1][58]~99_combout\ & ( (!\Adder|G_array[1][60]~98_combout\ & 
-- ((!\Adder|G_array[1][56]~100_combout\) # ((!\Adder|P_array[1][60]~combout\) # (!\Adder|P_array[1][58]~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011100000111100001110000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][56]~100_combout\,
	datab => \Adder|ALT_INV_P_array[1][60]~combout\,
	datac => \Adder|ALT_INV_G_array[1][60]~98_combout\,
	datad => \Adder|ALT_INV_P_array[1][58]~combout\,
	dataf => \Adder|ALT_INV_G_array[1][58]~99_combout\,
	combout => \Adder|carry[61]~119_combout\);

-- Location: LABCELL_X45_Y33_N28
\Adder|carry[53]~118\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[53]~118_combout\ = (\Adder|P_array[2][52]~70_combout\ & (\Adder|carry[49]~76_combout\ & !\Adder|G_array[3][36]~combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_P_array[2][52]~70_combout\,
	datac => \Adder|ALT_INV_carry[49]~76_combout\,
	datad => \Adder|ALT_INV_G_array[3][36]~combout\,
	combout => \Adder|carry[53]~118_combout\);

-- Location: LABCELL_X45_Y33_N38
\Adder|carry[61]~120\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[61]~120_combout\ = ( \Adder|carry[61]~116_combout\ & ( \Adder|carry[53]~118_combout\ & ( (!\Adder|P_array[2][56]~73_combout\ & (!\Adder|G_array~95_combout\ & \Adder|carry[61]~119_combout\)) ) ) ) # ( !\Adder|carry[61]~116_combout\ & ( 
-- \Adder|carry[53]~118_combout\ & ( \Adder|carry[61]~119_combout\ ) ) ) # ( \Adder|carry[61]~116_combout\ & ( !\Adder|carry[53]~118_combout\ & ( (!\Adder|G_array~95_combout\ & (\Adder|carry[61]~119_combout\ & ((!\Adder|P_array[2][56]~73_combout\) # 
-- (\Adder|G_array[3][52]~combout\)))) ) ) ) # ( !\Adder|carry[61]~116_combout\ & ( !\Adder|carry[53]~118_combout\ & ( \Adder|carry[61]~119_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001000110000000000111111110000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][56]~73_combout\,
	datab => \Adder|ALT_INV_G_array~95_combout\,
	datac => \Adder|ALT_INV_G_array[3][52]~combout\,
	datad => \Adder|ALT_INV_carry[61]~119_combout\,
	datae => \Adder|ALT_INV_carry[61]~116_combout\,
	dataf => \Adder|ALT_INV_carry[53]~118_combout\,
	combout => \Adder|carry[61]~120_combout\);

-- Location: MLABCELL_X44_Y34_N14
\Adder|S[61]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(61) = ( \Adder|p\(61) & ( \Adder|carry[61]~120_combout\ & ( (!\Adder|carry[61]~117_combout\) # ((\Adder|G_array[3][44]~combout\ & ((!\Adder|P_array[4][44]~62_combout\) # (\Adder|carry[29]~44_combout\)))) ) ) ) # ( !\Adder|p\(61) & ( 
-- \Adder|carry[61]~120_combout\ & ( (\Adder|carry[61]~117_combout\ & ((!\Adder|G_array[3][44]~combout\) # ((!\Adder|carry[29]~44_combout\ & \Adder|P_array[4][44]~62_combout\)))) ) ) ) # ( !\Adder|p\(61) & ( !\Adder|carry[61]~120_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000001111000000101111000011111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[29]~44_combout\,
	datab => \Adder|ALT_INV_P_array[4][44]~62_combout\,
	datac => \Adder|ALT_INV_carry[61]~117_combout\,
	datad => \Adder|ALT_INV_G_array[3][44]~combout\,
	datae => \Adder|ALT_INV_p\(61),
	dataf => \Adder|ALT_INV_carry[61]~120_combout\,
	combout => \Adder|S\(61));

-- Location: LABCELL_X38_Y34_N38
\Y_internal~246\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~246_combout\ = ( \Shifter|stage[2][2]~65_combout\ & ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage~60_combout\))) ) ) ) # ( 
-- !\Shifter|stage[2][2]~65_combout\ & ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage~60_combout\))) ) ) ) # ( \Shifter|stage[2][2]~65_combout\ & ( 
-- !\Shifter|Equal11~0_combout\ & ( (\Shifter|Equal2~0_combout\) # (\Shifter|stage[2][61]~66_combout\) ) ) ) # ( !\Shifter|stage[2][2]~65_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (\Shifter|stage[2][61]~66_combout\ & !\Shifter|Equal2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][61]~66_combout\,
	datab => \Shifter|ALT_INV_sign_bit~0_combout\,
	datac => \Shifter|ALT_INV_stage~60_combout\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	datae => \Shifter|ALT_INV_stage[2][2]~65_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~246_combout\);

-- Location: LABCELL_X38_Y34_N24
\Y_internal~247\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~247_combout\ = ( \Adder|S\(61) & ( \Y_internal~246_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31)))) ) ) ) # ( !\Adder|S\(61) & ( 
-- \Y_internal~246_combout\ & ( (!\ExtWord~input_o\ & (!\Y_internal~0_combout\)) # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) ) # ( \Adder|S\(61) & ( 
-- !\Y_internal~246_combout\ & ( (!\ExtWord~input_o\ & (\Y_internal~0_combout\)) # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(61) & ( 
-- !\Y_internal~246_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|S\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ExtWord~input_o\,
	datab => \ALT_INV_Y_internal~0_combout\,
	datac => \Adder|ALT_INV_S\(31),
	datad => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datae => \Adder|ALT_INV_S\(61),
	dataf => \ALT_INV_Y_internal~246_combout\,
	combout => \Y_internal~247_combout\);

-- Location: MLABCELL_X44_Y34_N4
\Y_internal~248\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~248_combout\ = ( \Y_internal~98_combout\ & ( (((\Y_internal~5_combout\ & \Y_internal~247_combout\)) # (\Y_internal~245_combout\)) # (\Y_internal~244_combout\) ) ) # ( !\Y_internal~98_combout\ & ( ((\Y_internal~5_combout\ & 
-- \Y_internal~247_combout\)) # (\Y_internal~245_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111000011110101111100111111011111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~5_combout\,
	datab => \ALT_INV_Y_internal~244_combout\,
	datac => \ALT_INV_Y_internal~245_combout\,
	datad => \ALT_INV_Y_internal~247_combout\,
	dataf => \ALT_INV_Y_internal~98_combout\,
	combout => \Y_internal~248_combout\);

-- Location: MLABCELL_X44_Y34_N18
\Y_internal~250\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~250_combout\ = ( \A[62]~input_o\ & ( \Y_internal~99_combout\ ) ) # ( !\A[62]~input_o\ & ( (\Y_internal~99_combout\ & \B[62]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Y_internal~99_combout\,
	datad => \ALT_INV_B[62]~input_o\,
	dataf => \ALT_INV_A[62]~input_o\,
	combout => \Y_internal~250_combout\);

-- Location: MLABCELL_X44_Y34_N24
\Y_internal~249\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~249_combout\ = ( \A[62]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (!\B[62]~input_o\)))) # (\LogicFN[1]~input_o\ & (\B[62]~input_o\)) ) ) # ( !\A[62]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (\B[62]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000000000111010010101010011101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[62]~input_o\,
	datab => \ALT_INV_B[19]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_A[62]~input_o\,
	combout => \Y_internal~249_combout\);

-- Location: MLABCELL_X49_Y34_N32
\Adder|carry[62]~121\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[62]~121_combout\ = ( \Adder|P_array[1][61]~combout\ & ( \Adder|P_array[1][59]~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_P_array[1][59]~combout\,
	dataf => \Adder|ALT_INV_P_array[1][61]~combout\,
	combout => \Adder|carry[62]~121_combout\);

-- Location: MLABCELL_X44_Y35_N4
\Adder|carry[62]~122\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[62]~122_combout\ = (\Adder|P_array[2][53]~71_combout\ & (\Adder|P_array[2][49]~68_combout\ & (\Adder|P_array[2][57]~74_combout\ & \Adder|carry[62]~121_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][53]~71_combout\,
	datab => \Adder|ALT_INV_P_array[2][49]~68_combout\,
	datac => \Adder|ALT_INV_P_array[2][57]~74_combout\,
	datad => \Adder|ALT_INV_carry[62]~121_combout\,
	combout => \Adder|carry[62]~122_combout\);

-- Location: MLABCELL_X49_Y34_N18
\Adder|carry[62]~123\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[62]~123_combout\ = ( \Adder|carry[62]~121_combout\ & ( (!\Adder|G_array[1][57]~152_combout\ & (!\Adder|G_array[1][61]~158_combout\ & ((!\Adder|G_array[1][55]~157_combout\) # (!\Adder|P_array[2][59]~0_combout\)))) ) ) # ( 
-- !\Adder|carry[62]~121_combout\ & ( !\Adder|G_array[1][61]~158_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110010001000100000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[1][57]~152_combout\,
	datab => \Adder|ALT_INV_G_array[1][61]~158_combout\,
	datac => \Adder|ALT_INV_G_array[1][55]~157_combout\,
	datad => \Adder|ALT_INV_P_array[2][59]~0_combout\,
	dataf => \Adder|ALT_INV_carry[62]~121_combout\,
	combout => \Adder|carry[62]~123_combout\);

-- Location: MLABCELL_X49_Y34_N36
\Adder|carry[62]~124\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[62]~124_combout\ = ( \Adder|P_array[1][61]~combout\ & ( (!\Adder|G_array[1][59]~153_combout\ & \Adder|carry[62]~123_combout\) ) ) # ( !\Adder|P_array[1][61]~combout\ & ( \Adder|carry[62]~123_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array[1][59]~153_combout\,
	datad => \Adder|ALT_INV_carry[62]~123_combout\,
	dataf => \Adder|ALT_INV_P_array[1][61]~combout\,
	combout => \Adder|carry[62]~124_combout\);

-- Location: MLABCELL_X44_Y35_N10
\Adder|carry[62]~125\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[62]~125_combout\ = ( \Adder|G_array[3][53]~combout\ & ( \Adder|carry[62]~124_combout\ & ( (!\Adder|P_array[2][57]~74_combout\) # ((!\Adder|carry[62]~121_combout\) # ((!\Adder|carry[58]~90_combout\) # (\Adder|G_array[3][37]~combout\))) ) ) ) # 
-- ( !\Adder|G_array[3][53]~combout\ & ( \Adder|carry[62]~124_combout\ & ( (!\Adder|P_array[2][57]~74_combout\) # (!\Adder|carry[62]~121_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101110111011101111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_P_array[2][57]~74_combout\,
	datab => \Adder|ALT_INV_carry[62]~121_combout\,
	datac => \Adder|ALT_INV_carry[58]~90_combout\,
	datad => \Adder|ALT_INV_G_array[3][37]~combout\,
	datae => \Adder|ALT_INV_G_array[3][53]~combout\,
	dataf => \Adder|ALT_INV_carry[62]~124_combout\,
	combout => \Adder|carry[62]~125_combout\);

-- Location: LABCELL_X43_Y34_N30
\Adder|carry[30]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry\(30) = ( !\Adder|carry[30]~45_combout\ & ( (!\Adder|G_array~64_combout\ & \Adder|G_array[3][29]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_G_array~64_combout\,
	datad => \Adder|ALT_INV_G_array[3][29]~combout\,
	dataf => \Adder|ALT_INV_carry[30]~45_combout\,
	combout => \Adder|carry\(30));

-- Location: MLABCELL_X44_Y35_N32
\Adder|S[62]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(62) = ( \Adder|p\(62) & ( \Adder|G_array[3][45]~combout\ & ( (\Adder|carry[62]~125_combout\ & ((!\Adder|carry[62]~122_combout\) # ((!\Adder|P_array[4][45]~64_combout\) # (\Adder|carry\(30))))) ) ) ) # ( !\Adder|p\(62) & ( 
-- \Adder|G_array[3][45]~combout\ & ( (!\Adder|carry[62]~125_combout\) # ((\Adder|carry[62]~122_combout\ & (!\Adder|carry\(30) & \Adder|P_array[4][45]~64_combout\))) ) ) ) # ( \Adder|p\(62) & ( !\Adder|G_array[3][45]~combout\ & ( 
-- (!\Adder|carry[62]~122_combout\ & \Adder|carry[62]~125_combout\) ) ) ) # ( !\Adder|p\(62) & ( !\Adder|G_array[3][45]~combout\ & ( (!\Adder|carry[62]~125_combout\) # (\Adder|carry[62]~122_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101001000100010001011001100110111000011001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[62]~122_combout\,
	datab => \Adder|ALT_INV_carry[62]~125_combout\,
	datac => \Adder|ALT_INV_carry\(30),
	datad => \Adder|ALT_INV_P_array[4][45]~64_combout\,
	datae => \Adder|ALT_INV_p\(62),
	dataf => \Adder|ALT_INV_G_array[3][45]~combout\,
	combout => \Adder|S\(62));

-- Location: LABCELL_X40_Y34_N38
\Y_internal~251\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~251_combout\ = ( \Shifter|stage~38_combout\ & ( \Shifter|sign_bit~0_combout\ & ( ((!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][62]~45_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][1]~43_combout\))) # 
-- (\Shifter|Equal11~0_combout\) ) ) ) # ( !\Shifter|stage~38_combout\ & ( \Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][62]~45_combout\))) # (\Shifter|Equal2~0_combout\ & 
-- (\Shifter|stage[2][1]~43_combout\)))) # (\Shifter|Equal11~0_combout\ & (((!\Shifter|Equal2~0_combout\)))) ) ) ) # ( \Shifter|stage~38_combout\ & ( !\Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & 
-- ((\Shifter|stage[2][62]~45_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][1]~43_combout\)))) # (\Shifter|Equal11~0_combout\ & (((\Shifter|Equal2~0_combout\)))) ) ) ) # ( !\Shifter|stage~38_combout\ & ( !\Shifter|sign_bit~0_combout\ & ( 
-- (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][62]~45_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][1]~43_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][1]~43_combout\,
	datab => \Shifter|ALT_INV_stage[2][62]~45_combout\,
	datac => \Shifter|ALT_INV_Equal11~0_combout\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	datae => \Shifter|ALT_INV_stage~38_combout\,
	dataf => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Y_internal~251_combout\);

-- Location: MLABCELL_X44_Y35_N16
\Y_internal~252\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~252_combout\ = ( \Adder|S\(62) & ( \Y_internal~251_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(62) & ( 
-- \Y_internal~251_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (((\Adder|S\(31) & \ExtWord~input_o\)))) ) ) ) # ( \Adder|S\(62) & ( !\Y_internal~251_combout\ & ( 
-- (!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\ & ((\ExtWord~input_o\)))) # (\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(62) & ( !\Y_internal~251_combout\ & ( (\ExtWord~input_o\ & 
-- ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|S\(31)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datac => \Adder|ALT_INV_S\(31),
	datad => \ALT_INV_ExtWord~input_o\,
	datae => \Adder|ALT_INV_S\(62),
	dataf => \ALT_INV_Y_internal~251_combout\,
	combout => \Y_internal~252_combout\);

-- Location: MLABCELL_X44_Y34_N16
\Y_internal~253\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~253_combout\ = ( \Y_internal~252_combout\ & ( (((\Y_internal~98_combout\ & \Y_internal~249_combout\)) # (\Y_internal~5_combout\)) # (\Y_internal~250_combout\) ) ) # ( !\Y_internal~252_combout\ & ( ((\Y_internal~98_combout\ & 
-- \Y_internal~249_combout\)) # (\Y_internal~250_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110111010101010111011101011111011111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~250_combout\,
	datab => \ALT_INV_Y_internal~98_combout\,
	datac => \ALT_INV_Y_internal~5_combout\,
	datad => \ALT_INV_Y_internal~249_combout\,
	dataf => \ALT_INV_Y_internal~252_combout\,
	combout => \Y_internal~253_combout\);

-- Location: MLABCELL_X49_Y35_N4
\Adder|P_array[4][62]~76\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[4][62]~76_combout\ = ( \Adder|p\(62) & ( \Adder|p\(61) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_p\(61),
	dataf => \Adder|ALT_INV_p\(62),
	combout => \Adder|P_array[4][62]~76_combout\);

-- Location: MLABCELL_X46_Y36_N36
\Adder|P_array[4][62]~77\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|P_array[4][62]~77_combout\ = ( \Adder|carry[59]~109_combout\ & ( (\Adder|P_array[1][60]~combout\ & (\Adder|P_array[4][62]~76_combout\ & \Adder|P_array[2][50]~69_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_P_array[1][60]~combout\,
	datac => \Adder|ALT_INV_P_array[4][62]~76_combout\,
	datad => \Adder|ALT_INV_P_array[2][50]~69_combout\,
	dataf => \Adder|ALT_INV_carry[59]~109_combout\,
	combout => \Adder|P_array[4][62]~77_combout\);

-- Location: MLABCELL_X44_Y34_N30
\Adder|G_array[1][62]~97\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array[1][62]~97_combout\ = ( \A[62]~input_o\ & ( (!\B[62]~input_o\ & (((\B[61]~input_o\ & \A[61]~input_o\)) # (\AddnSub~input_o\))) # (\B[62]~input_o\ & ((!\AddnSub~input_o\) # ((!\B[61]~input_o\ & \A[61]~input_o\)))) ) ) # ( !\A[62]~input_o\ & ( 
-- (\A[61]~input_o\ & ((!\B[62]~input_o\ & (!\B[61]~input_o\ & \AddnSub~input_o\)) # (\B[62]~input_o\ & (\B[61]~input_o\ & !\AddnSub~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001000000000010000100001010111101011100101011110101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[62]~input_o\,
	datab => \ALT_INV_B[61]~input_o\,
	datac => \ALT_INV_A[61]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[62]~input_o\,
	combout => \Adder|G_array[1][62]~97_combout\);

-- Location: MLABCELL_X44_Y36_N18
\Adder|carry[63]~127\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[63]~127_combout\ = ( !\Adder|G_array[1][62]~97_combout\ & ( \Adder|G_array[3][46]~combout\ & ( (!\Adder|P_array[4][62]~77_combout\) # ((!\Adder|G_array~89_combout\ & ((!\Adder|carry~46_combout\) # (!\Adder|P_array[4][46]~66_combout\)))) ) ) ) 
-- # ( !\Adder|G_array[1][62]~97_combout\ & ( !\Adder|G_array[3][46]~combout\ & ( !\Adder|P_array[4][62]~77_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000000000000000000011111111101010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array~89_combout\,
	datab => \Adder|ALT_INV_carry~46_combout\,
	datac => \Adder|ALT_INV_P_array[4][46]~66_combout\,
	datad => \Adder|ALT_INV_P_array[4][62]~77_combout\,
	datae => \Adder|ALT_INV_G_array[1][62]~97_combout\,
	dataf => \Adder|ALT_INV_G_array[3][46]~combout\,
	combout => \Adder|carry[63]~127_combout\);

-- Location: LABCELL_X45_Y33_N14
\Adder|carry[63]~126\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|carry[63]~126_combout\ = ( \Adder|G_array[3][54]~combout\ & ( \Adder|carry[61]~119_combout\ ) ) # ( !\Adder|G_array[3][54]~combout\ & ( (\Adder|carry[61]~119_combout\ & ((!\Adder|P_array[1][60]~combout\) # (!\Adder|P_array[2][58]~75_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111100000000001111110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|ALT_INV_P_array[1][60]~combout\,
	datac => \Adder|ALT_INV_P_array[2][58]~75_combout\,
	datad => \Adder|ALT_INV_carry[61]~119_combout\,
	dataf => \Adder|ALT_INV_G_array[3][54]~combout\,
	combout => \Adder|carry[63]~126_combout\);

-- Location: MLABCELL_X44_Y36_N24
\Adder|G_array~96\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|G_array~96_combout\ = ( \Adder|P_array[4][46]~66_combout\ & ( (\Adder|P_array[4][62]~77_combout\ & ((!\Adder|G_array[3][30]~combout\) # ((\Adder|G_array[6][30]~68_combout\) # (\Adder|G_array~67_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001011000011110000101100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[3][30]~combout\,
	datab => \Adder|ALT_INV_G_array~67_combout\,
	datac => \Adder|ALT_INV_P_array[4][62]~77_combout\,
	datad => \Adder|ALT_INV_G_array[6][30]~68_combout\,
	dataf => \Adder|ALT_INV_P_array[4][46]~66_combout\,
	combout => \Adder|G_array~96_combout\);

-- Location: LABCELL_X45_Y33_N16
\Adder|S[63]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S\(63) = ( \Adder|P_array[4][62]~76_combout\ & ( !\Adder|p\(63) $ (((\Adder|carry[63]~127_combout\ & (\Adder|carry[63]~126_combout\ & !\Adder|G_array~96_combout\)))) ) ) # ( !\Adder|P_array[4][62]~76_combout\ & ( !\Adder|p\(63) $ 
-- (((\Adder|carry[63]~127_combout\ & !\Adder|G_array~96_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111101010000101011110101000011101111000100001110111100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[63]~127_combout\,
	datab => \Adder|ALT_INV_carry[63]~126_combout\,
	datac => \Adder|ALT_INV_G_array~96_combout\,
	datad => \Adder|ALT_INV_p\(63),
	dataf => \Adder|ALT_INV_P_array[4][62]~76_combout\,
	combout => \Adder|S\(63));

-- Location: LABCELL_X40_Y33_N38
\Y_internal~256\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~256_combout\ = ( \Shifter|Equal2~0_combout\ & ( \Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((\Shifter|stage[2][0]~20_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage~15_combout\)) ) ) ) # ( 
-- !\Shifter|Equal2~0_combout\ & ( \Shifter|sign_bit~0_combout\ & ( (\Shifter|Equal11~0_combout\) # (\Shifter|stage[2][63]~22_combout\) ) ) ) # ( \Shifter|Equal2~0_combout\ & ( !\Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & 
-- ((\Shifter|stage[2][0]~20_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage~15_combout\)) ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( !\Shifter|sign_bit~0_combout\ & ( (\Shifter|stage[2][63]~22_combout\ & !\Shifter|Equal11~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][63]~22_combout\,
	datab => \Shifter|ALT_INV_stage~15_combout\,
	datac => \Shifter|ALT_INV_Equal11~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][0]~20_combout\,
	datae => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Y_internal~256_combout\);

-- Location: LABCELL_X40_Y33_N30
\Y_internal~257\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~257_combout\ = ( \Adder|S\(63) & ( \Y_internal~256_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(63) & ( 
-- \Y_internal~256_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (((\ExtWord~input_o\ & \Adder|S\(31))))) ) ) ) # ( \Adder|S\(63) & ( !\Y_internal~256_combout\ & ( 
-- (!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\ & (\ExtWord~input_o\))) # (\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Adder|S\(31))))) ) ) ) # ( !\Adder|S\(63) & ( !\Y_internal~256_combout\ & ( (\ExtWord~input_o\ & 
-- ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|S\(31)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \Adder|ALT_INV_S\(31),
	datae => \Adder|ALT_INV_S\(63),
	dataf => \ALT_INV_Y_internal~256_combout\,
	combout => \Y_internal~257_combout\);

-- Location: LABCELL_X40_Y33_N6
\Y_internal~254\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~254_combout\ = ( \LogicFN[1]~input_o\ & ( (\A[63]~input_o\ & \B[63]~input_o\) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\A[63]~input_o\ $ ((!\B[63]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001011011110000100101101111000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[63]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_B[63]~input_o\,
	datad => \ALT_INV_B[19]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~254_combout\);

-- Location: LABCELL_X40_Y33_N32
\Y_internal~255\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~255_combout\ = ( \A[63]~input_o\ & ( \Y_internal~99_combout\ ) ) # ( !\A[63]~input_o\ & ( (\Y_internal~99_combout\ & \B[63]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Y_internal~99_combout\,
	datad => \ALT_INV_B[63]~input_o\,
	dataf => \ALT_INV_A[63]~input_o\,
	combout => \Y_internal~255_combout\);

-- Location: LABCELL_X40_Y33_N34
\Y_internal~258\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~258_combout\ = ( \Y_internal~5_combout\ & ( (((\Y_internal~98_combout\ & \Y_internal~254_combout\)) # (\Y_internal~255_combout\)) # (\Y_internal~257_combout\) ) ) # ( !\Y_internal~5_combout\ & ( ((\Y_internal~98_combout\ & 
-- \Y_internal~254_combout\)) # (\Y_internal~255_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111000001011111111100110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~98_combout\,
	datab => \ALT_INV_Y_internal~257_combout\,
	datac => \ALT_INV_Y_internal~254_combout\,
	datad => \ALT_INV_Y_internal~255_combout\,
	dataf => \ALT_INV_Y_internal~5_combout\,
	combout => \Y_internal~258_combout\);

-- Location: LABCELL_X40_Y36_N32
\Equal3~16\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~16_combout\ = ( !\Adder|S\(34) & ( !\Adder|S\(35) & ( (!\Adder|S\(39) & (!\Adder|S\(41) & (!\Adder|S\(40) & !\Adder|S\(38)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S\(39),
	datab => \Adder|ALT_INV_S\(41),
	datac => \Adder|ALT_INV_S\(40),
	datad => \Adder|ALT_INV_S\(38),
	datae => \Adder|ALT_INV_S\(34),
	dataf => \Adder|ALT_INV_S\(35),
	combout => \Equal3~16_combout\);

-- Location: MLABCELL_X42_Y38_N32
\Equal3~12\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~12_combout\ = ( \Adder|carry[23]~30_combout\ & ( (!\Adder|p\(23) & (!\Adder|carry[39]~29_combout\ & (!\Adder|p\(24) $ (!\Adder|carry\(24))))) # (\Adder|p\(23) & (\Adder|carry[39]~29_combout\ & (!\Adder|p\(24) $ (!\Adder|carry\(24))))) ) ) # ( 
-- !\Adder|carry[23]~30_combout\ & ( (\Adder|p\(23) & (!\Adder|p\(24) $ (!\Adder|carry\(24)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010000101000000101000010100000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_p\(23),
	datab => \Adder|ALT_INV_p\(24),
	datac => \Adder|ALT_INV_carry\(24),
	datad => \Adder|ALT_INV_carry[39]~29_combout\,
	dataf => \Adder|ALT_INV_carry[23]~30_combout\,
	combout => \Equal3~12_combout\);

-- Location: MLABCELL_X46_Y38_N38
\Equal3~14\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~14_combout\ = ( \Adder|carry[44]~39_combout\ & ( \Adder|carry[45]~42_combout\ & ( (\Adder|p\(28) & \Adder|p\(29)) ) ) ) # ( !\Adder|carry[44]~39_combout\ & ( \Adder|carry[45]~42_combout\ & ( (\Adder|p\(29) & (!\Adder|p\(28) $ 
-- (!\Adder|carry[28]~40_combout\))) ) ) ) # ( \Adder|carry[44]~39_combout\ & ( !\Adder|carry[45]~42_combout\ & ( (\Adder|p\(28) & (!\Adder|p\(29) $ (!\Adder|carry[29]~43_combout\))) ) ) ) # ( !\Adder|carry[44]~39_combout\ & ( !\Adder|carry[45]~42_combout\ & 
-- ( (!\Adder|p\(28) & (\Adder|carry[28]~40_combout\ & (!\Adder|p\(29) $ (!\Adder|carry[29]~43_combout\)))) # (\Adder|p\(28) & (!\Adder|carry[28]~40_combout\ & (!\Adder|p\(29) $ (!\Adder|carry[29]~43_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000101000000101000001010000010001001000100001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_p\(28),
	datab => \Adder|ALT_INV_p\(29),
	datac => \Adder|ALT_INV_carry[29]~43_combout\,
	datad => \Adder|ALT_INV_carry[28]~40_combout\,
	datae => \Adder|ALT_INV_carry[44]~39_combout\,
	dataf => \Adder|ALT_INV_carry[45]~42_combout\,
	combout => \Equal3~14_combout\);

-- Location: MLABCELL_X44_Y38_N36
\Equal3~13\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~13_combout\ = ( \Adder|carry[42]~33_combout\ & ( \Adder|carry[27]~37_combout\ & ( (\Adder|p\(26) & (!\Adder|p\(27) $ (\Adder|carry[43]~36_combout\))) ) ) ) # ( !\Adder|carry[42]~33_combout\ & ( \Adder|carry[27]~37_combout\ & ( (!\Adder|p\(27) & 
-- (!\Adder|carry[43]~36_combout\ & (!\Adder|carry[26]~34_combout\ $ (!\Adder|p\(26))))) # (\Adder|p\(27) & (\Adder|carry[43]~36_combout\ & (!\Adder|carry[26]~34_combout\ $ (!\Adder|p\(26))))) ) ) ) # ( \Adder|carry[42]~33_combout\ & ( 
-- !\Adder|carry[27]~37_combout\ & ( (\Adder|p\(27) & \Adder|p\(26)) ) ) ) # ( !\Adder|carry[42]~33_combout\ & ( !\Adder|carry[27]~37_combout\ & ( (\Adder|p\(27) & (!\Adder|carry[26]~34_combout\ $ (!\Adder|p\(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000100000000000101010100100001100001000000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_p\(27),
	datab => \Adder|ALT_INV_carry[26]~34_combout\,
	datac => \Adder|ALT_INV_carry[43]~36_combout\,
	datad => \Adder|ALT_INV_p\(26),
	datae => \Adder|ALT_INV_carry[42]~33_combout\,
	dataf => \Adder|ALT_INV_carry[27]~37_combout\,
	combout => \Equal3~13_combout\);

-- Location: LABCELL_X43_Y35_N16
\Equal3~15\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~15_combout\ = ( !\Adder|S\(31) & ( \Equal3~13_combout\ & ( (\Equal3~12_combout\ & (!\Adder|S\(30) & (!\Adder|S\(33) & \Equal3~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal3~12_combout\,
	datab => \Adder|ALT_INV_S\(30),
	datac => \Adder|ALT_INV_S\(33),
	datad => \ALT_INV_Equal3~14_combout\,
	datae => \Adder|ALT_INV_S\(31),
	dataf => \ALT_INV_Equal3~13_combout\,
	combout => \Equal3~15_combout\);

-- Location: MLABCELL_X46_Y38_N32
\Equal3~9\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~9_combout\ = ( \Adder|p\(36) & ( \Adder|p\(20) & ( (!\Adder|carry[36]~57_combout\ & (((!\Adder|G_array[3][19]~combout\) # (\Adder|carry[20]~25_combout\)))) # (\Adder|carry[36]~57_combout\ & (\Adder|carry[52]~55_combout\ & 
-- ((!\Adder|G_array[3][19]~combout\) # (\Adder|carry[20]~25_combout\)))) ) ) ) # ( !\Adder|p\(36) & ( \Adder|p\(20) & ( (\Adder|carry[36]~57_combout\ & (!\Adder|carry[52]~55_combout\ & ((!\Adder|G_array[3][19]~combout\) # (\Adder|carry[20]~25_combout\)))) ) 
-- ) ) # ( \Adder|p\(36) & ( !\Adder|p\(20) & ( (!\Adder|carry[36]~57_combout\ & (\Adder|G_array[3][19]~combout\ & !\Adder|carry[20]~25_combout\)) ) ) ) # ( !\Adder|p\(36) & ( !\Adder|p\(20) & ( (\Adder|carry[36]~57_combout\ & (\Adder|G_array[3][19]~combout\ 
-- & !\Adder|carry[20]~25_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000010100000000001000000010001001011000010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[36]~57_combout\,
	datab => \Adder|ALT_INV_carry[52]~55_combout\,
	datac => \Adder|ALT_INV_G_array[3][19]~combout\,
	datad => \Adder|ALT_INV_carry[20]~25_combout\,
	datae => \Adder|ALT_INV_p\(36),
	dataf => \Adder|ALT_INV_p\(20),
	combout => \Equal3~9_combout\);

-- Location: LABCELL_X43_Y36_N32
\Equal3~8\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~8_combout\ = ( \Adder|p\(17) & ( (!\Adder|G_array[3][16]~combout\ & (!\Adder|p\(18) $ (((!\Adder|carry[34]~23_combout\))))) # (\Adder|G_array[3][16]~combout\ & (\Adder|carry[17]~21_combout\ & (!\Adder|p\(18) $ (!\Adder|carry[34]~23_combout\)))) ) 
-- ) # ( !\Adder|p\(17) & ( (\Adder|G_array[3][16]~combout\ & (!\Adder|carry[17]~21_combout\ & (!\Adder|p\(18) $ (!\Adder|carry[34]~23_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001000000000100000100000000100011100011000010001110001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_G_array[3][16]~combout\,
	datab => \Adder|ALT_INV_p\(18),
	datac => \Adder|ALT_INV_carry[17]~21_combout\,
	datad => \Adder|ALT_INV_carry[34]~23_combout\,
	dataf => \Adder|ALT_INV_p\(17),
	combout => \Equal3~8_combout\);

-- Location: MLABCELL_X42_Y37_N16
\Equal3~10\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~10_combout\ = ( \Adder|carry[53]~58_combout\ & ( \Adder|carry[21]~26_combout\ & ( (\Adder|p\(21) & \Adder|p\(37)) ) ) ) # ( !\Adder|carry[53]~58_combout\ & ( \Adder|carry[21]~26_combout\ & ( (\Adder|p\(21) & (!\Adder|carry[37]~60_combout\ $ 
-- (!\Adder|p\(37)))) ) ) ) # ( \Adder|carry[53]~58_combout\ & ( !\Adder|carry[21]~26_combout\ & ( (!\Adder|G_array[3][20]~combout\ & (((\Adder|p\(21) & \Adder|p\(37))))) # (\Adder|G_array[3][20]~combout\ & (!\Adder|p\(21) & (!\Adder|carry[37]~60_combout\ $ 
-- (!\Adder|p\(37))))) ) ) ) # ( !\Adder|carry[53]~58_combout\ & ( !\Adder|carry[21]~26_combout\ & ( (!\Adder|carry[37]~60_combout\ & (\Adder|p\(37) & (!\Adder|G_array[3][20]~combout\ $ (!\Adder|p\(21))))) # (\Adder|carry[37]~60_combout\ & (!\Adder|p\(37) & 
-- (!\Adder|G_array[3][20]~combout\ $ (!\Adder|p\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000101000000100000010110000000101000010100000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry[37]~60_combout\,
	datab => \Adder|ALT_INV_G_array[3][20]~combout\,
	datac => \Adder|ALT_INV_p\(21),
	datad => \Adder|ALT_INV_p\(37),
	datae => \Adder|ALT_INV_carry[53]~58_combout\,
	dataf => \Adder|ALT_INV_carry[21]~26_combout\,
	combout => \Equal3~10_combout\);

-- Location: MLABCELL_X39_Y37_N38
\Equal3~7\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~7_combout\ = ( !\Adder|S\(11) & ( (!\Adder|S\(13) & (!\Adder|S\(12) & (!\Adder|carry\(16) $ (!\Adder|p\(16))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000000000001010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S\(13),
	datab => \Adder|ALT_INV_carry\(16),
	datac => \Adder|ALT_INV_p\(16),
	datad => \Adder|ALT_INV_S\(12),
	dataf => \Adder|ALT_INV_S\(11),
	combout => \Equal3~7_combout\);

-- Location: MLABCELL_X44_Y36_N6
\Equal3~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~5_combout\ = ( \Adder|carry[26]~13_combout\ & ( (!\Adder|p\(10) & (!\Adder|p\(7) $ (((\Adder|G_array[6][6]~combout\) # (\Adder|carry~9_combout\))))) ) ) # ( !\Adder|carry[26]~13_combout\ & ( (\Adder|p\(10) & (!\Adder|p\(7) $ 
-- (((\Adder|G_array[6][6]~combout\) # (\Adder|carry~9_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000111000000001000011110000111000000001000011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_carry~9_combout\,
	datab => \Adder|ALT_INV_G_array[6][6]~combout\,
	datac => \Adder|ALT_INV_p\(7),
	datad => \Adder|ALT_INV_p\(10),
	dataf => \Adder|ALT_INV_carry[26]~13_combout\,
	combout => \Equal3~5_combout\);

-- Location: MLABCELL_X37_Y35_N4
\Equal3~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~3_combout\ = ( \A[0]~input_o\ & ( (!\Adder|S\(1) & \B[0]~input_o\) ) ) # ( !\A[0]~input_o\ & ( (!\Adder|S\(1) & !\B[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_S\(1),
	datad => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[0]~input_o\,
	combout => \Equal3~3_combout\);

-- Location: MLABCELL_X37_Y38_N18
\Equal3~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~4_combout\ = ( !\Adder|S\(4) & ( !\Adder|S\(5) & ( (!\Adder|S\(3) & (\Equal3~3_combout\ & (!\Adder|S\(2) & !\Adder|S\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S\(3),
	datab => \ALT_INV_Equal3~3_combout\,
	datac => \Adder|ALT_INV_S\(2),
	datad => \Adder|ALT_INV_S\(6),
	datae => \Adder|ALT_INV_S\(4),
	dataf => \Adder|ALT_INV_S\(5),
	combout => \Equal3~4_combout\);

-- Location: LABCELL_X40_Y36_N24
\Equal3~6\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~6_combout\ = ( !\Adder|S\(8) & ( \Equal3~4_combout\ & ( (\Equal3~5_combout\ & (!\Adder|S\(15) & (!\Adder|S\(9) & !\Adder|S\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal3~5_combout\,
	datab => \Adder|ALT_INV_S\(15),
	datac => \Adder|ALT_INV_S\(9),
	datad => \Adder|ALT_INV_S\(14),
	datae => \Adder|ALT_INV_S\(8),
	dataf => \ALT_INV_Equal3~4_combout\,
	combout => \Equal3~6_combout\);

-- Location: LABCELL_X40_Y36_N28
\Equal3~11\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~11_combout\ = ( !\Adder|S\(19) & ( \Equal3~6_combout\ & ( (\Equal3~9_combout\ & (\Equal3~8_combout\ & (\Equal3~10_combout\ & \Equal3~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal3~9_combout\,
	datab => \ALT_INV_Equal3~8_combout\,
	datac => \ALT_INV_Equal3~10_combout\,
	datad => \ALT_INV_Equal3~7_combout\,
	datae => \Adder|ALT_INV_S\(19),
	dataf => \ALT_INV_Equal3~6_combout\,
	combout => \Equal3~11_combout\);

-- Location: LABCELL_X40_Y36_N38
\Equal3~17\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~17_combout\ = ( !\Adder|S\(25) & ( \Equal3~11_combout\ & ( (\Equal3~16_combout\ & (!\Adder|S\(22) & (\Equal3~15_combout\ & !\Adder|S\(32)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal3~16_combout\,
	datab => \Adder|ALT_INV_S\(22),
	datac => \ALT_INV_Equal3~15_combout\,
	datad => \Adder|ALT_INV_S\(32),
	datae => \Adder|ALT_INV_S\(25),
	dataf => \ALT_INV_Equal3~11_combout\,
	combout => \Equal3~17_combout\);

-- Location: LABCELL_X43_Y35_N34
\Equal3~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~1_combout\ = ( !\Adder|S\(55) & ( !\Adder|S\(48) & ( (!\Adder|S\(51) & (!\Adder|S\(49) & (!\Adder|S\(56) & !\Adder|S\(54)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S\(51),
	datab => \Adder|ALT_INV_S\(49),
	datac => \Adder|ALT_INV_S\(56),
	datad => \Adder|ALT_INV_S\(54),
	datae => \Adder|ALT_INV_S\(55),
	dataf => \Adder|ALT_INV_S\(48),
	combout => \Equal3~1_combout\);

-- Location: MLABCELL_X44_Y35_N28
\Equal3~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~2_combout\ = ( !\Adder|S\(52) & ( (!\Adder|S\(63) & !\Adder|S\(50)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_S\(63),
	datad => \Adder|ALT_INV_S\(50),
	dataf => \Adder|ALT_INV_S\(52),
	combout => \Equal3~2_combout\);

-- Location: MLABCELL_X37_Y34_N38
\Equal3~18\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~18_combout\ = ( !\Adder|S\(61) & ( !\Adder|S\(58) & ( (!\Adder|S\(59) & (!\Adder|S\(53) & (!\Adder|S\(60) & !\Adder|S\(57)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S\(59),
	datab => \Adder|ALT_INV_S\(53),
	datac => \Adder|ALT_INV_S\(60),
	datad => \Adder|ALT_INV_S\(57),
	datae => \Adder|ALT_INV_S\(61),
	dataf => \Adder|ALT_INV_S\(58),
	combout => \Equal3~18_combout\);

-- Location: MLABCELL_X46_Y33_N38
\Equal3~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~0_combout\ = ( !\Adder|S\(44) & ( !\Adder|S\(47) & ( (!\Adder|S\(46) & (!\Adder|S\(45) & (!\Adder|S\(42) & !\Adder|S\(43)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S\(46),
	datab => \Adder|ALT_INV_S\(45),
	datac => \Adder|ALT_INV_S\(42),
	datad => \Adder|ALT_INV_S\(43),
	datae => \Adder|ALT_INV_S\(44),
	dataf => \Adder|ALT_INV_S\(47),
	combout => \Equal3~0_combout\);

-- Location: MLABCELL_X44_Y35_N38
\Equal3~19\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~19_combout\ = ( \Equal3~18_combout\ & ( \Equal3~0_combout\ & ( (!\Adder|S\(62) & (\Equal3~17_combout\ & (\Equal3~1_combout\ & \Equal3~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S\(62),
	datab => \ALT_INV_Equal3~17_combout\,
	datac => \ALT_INV_Equal3~1_combout\,
	datad => \ALT_INV_Equal3~2_combout\,
	datae => \ALT_INV_Equal3~18_combout\,
	dataf => \ALT_INV_Equal3~0_combout\,
	combout => \Equal3~19_combout\);

-- Location: MLABCELL_X49_Y35_N8
\AltB_sig~0\ : arriaii_lcell_comb
-- Equation(s):
-- \AltB_sig~0_combout\ = !\Adder|Cout~5_combout\ $ (!\Adder|p\(63))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_Cout~5_combout\,
	datad => \Adder|ALT_INV_p\(63),
	combout => \AltB_sig~0_combout\);

ww_Y(0) <= \Y[0]~output_o\;

ww_Y(1) <= \Y[1]~output_o\;

ww_Y(2) <= \Y[2]~output_o\;

ww_Y(3) <= \Y[3]~output_o\;

ww_Y(4) <= \Y[4]~output_o\;

ww_Y(5) <= \Y[5]~output_o\;

ww_Y(6) <= \Y[6]~output_o\;

ww_Y(7) <= \Y[7]~output_o\;

ww_Y(8) <= \Y[8]~output_o\;

ww_Y(9) <= \Y[9]~output_o\;

ww_Y(10) <= \Y[10]~output_o\;

ww_Y(11) <= \Y[11]~output_o\;

ww_Y(12) <= \Y[12]~output_o\;

ww_Y(13) <= \Y[13]~output_o\;

ww_Y(14) <= \Y[14]~output_o\;

ww_Y(15) <= \Y[15]~output_o\;

ww_Y(16) <= \Y[16]~output_o\;

ww_Y(17) <= \Y[17]~output_o\;

ww_Y(18) <= \Y[18]~output_o\;

ww_Y(19) <= \Y[19]~output_o\;

ww_Y(20) <= \Y[20]~output_o\;

ww_Y(21) <= \Y[21]~output_o\;

ww_Y(22) <= \Y[22]~output_o\;

ww_Y(23) <= \Y[23]~output_o\;

ww_Y(24) <= \Y[24]~output_o\;

ww_Y(25) <= \Y[25]~output_o\;

ww_Y(26) <= \Y[26]~output_o\;

ww_Y(27) <= \Y[27]~output_o\;

ww_Y(28) <= \Y[28]~output_o\;

ww_Y(29) <= \Y[29]~output_o\;

ww_Y(30) <= \Y[30]~output_o\;

ww_Y(31) <= \Y[31]~output_o\;

ww_Y(32) <= \Y[32]~output_o\;

ww_Y(33) <= \Y[33]~output_o\;

ww_Y(34) <= \Y[34]~output_o\;

ww_Y(35) <= \Y[35]~output_o\;

ww_Y(36) <= \Y[36]~output_o\;

ww_Y(37) <= \Y[37]~output_o\;

ww_Y(38) <= \Y[38]~output_o\;

ww_Y(39) <= \Y[39]~output_o\;

ww_Y(40) <= \Y[40]~output_o\;

ww_Y(41) <= \Y[41]~output_o\;

ww_Y(42) <= \Y[42]~output_o\;

ww_Y(43) <= \Y[43]~output_o\;

ww_Y(44) <= \Y[44]~output_o\;

ww_Y(45) <= \Y[45]~output_o\;

ww_Y(46) <= \Y[46]~output_o\;

ww_Y(47) <= \Y[47]~output_o\;

ww_Y(48) <= \Y[48]~output_o\;

ww_Y(49) <= \Y[49]~output_o\;

ww_Y(50) <= \Y[50]~output_o\;

ww_Y(51) <= \Y[51]~output_o\;

ww_Y(52) <= \Y[52]~output_o\;

ww_Y(53) <= \Y[53]~output_o\;

ww_Y(54) <= \Y[54]~output_o\;

ww_Y(55) <= \Y[55]~output_o\;

ww_Y(56) <= \Y[56]~output_o\;

ww_Y(57) <= \Y[57]~output_o\;

ww_Y(58) <= \Y[58]~output_o\;

ww_Y(59) <= \Y[59]~output_o\;

ww_Y(60) <= \Y[60]~output_o\;

ww_Y(61) <= \Y[61]~output_o\;

ww_Y(62) <= \Y[62]~output_o\;

ww_Y(63) <= \Y[63]~output_o\;

ww_Zero <= \Zero~output_o\;

ww_AltB <= \AltB~output_o\;

ww_AltBu <= \AltBu~output_o\;
END structure;


