# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do EightBitFullAdder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Temp/QuartusProjects/203/EightBitFullAdder {C:/Temp/QuartusProjects/203/EightBitFullAdder/OneBitFullAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:21 on Feb 11,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/QuartusProjects/203/EightBitFullAdder" C:/Temp/QuartusProjects/203/EightBitFullAdder/OneBitFullAdder.v 
# -- Compiling module OneBitFullAdder
# 
# Top level modules:
# 	OneBitFullAdder
# End time: 11:43:21 on Feb 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Temp/QuartusProjects/203/EightBitFullAdder {C:/Temp/QuartusProjects/203/EightBitFullAdder/HalfAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:21 on Feb 11,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/QuartusProjects/203/EightBitFullAdder" C:/Temp/QuartusProjects/203/EightBitFullAdder/HalfAdder.v 
# -- Compiling module HalfAdder
# 
# Top level modules:
# 	HalfAdder
# End time: 11:43:21 on Feb 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Temp/QuartusProjects/203/EightBitFullAdder {C:/Temp/QuartusProjects/203/EightBitFullAdder/EightBitFullAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:21 on Feb 11,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/QuartusProjects/203/EightBitFullAdder" C:/Temp/QuartusProjects/203/EightBitFullAdder/EightBitFullAdder.v 
# -- Compiling module EightBitFullAdder
# 
# Top level modules:
# 	EightBitFullAdder
# End time: 11:43:21 on Feb 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Temp/QuartusProjects/203/EightBitFullAdder {C:/Temp/QuartusProjects/203/EightBitFullAdder/EightBitFullAdder_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:21 on Feb 11,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/QuartusProjects/203/EightBitFullAdder" C:/Temp/QuartusProjects/203/EightBitFullAdder/EightBitFullAdder_tb.v 
# -- Compiling module EightBitFullAdder_tb
# 
# Top level modules:
# 	EightBitFullAdder_tb
# End time: 11:43:21 on Feb 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  EightBitFullAdder_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" EightBitFullAdder_tb 
# Start time: 11:43:21 on Feb 11,2019
# Loading work.EightBitFullAdder_tb
# Loading work.EightBitFullAdder
# Loading work.HalfAdder
# Loading work.OneBitFullAdder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Temp/QuartusProjects/203/EightBitFullAdder/EightBitFullAdder_tb.v(37)
#    Time: 655360 ns  Iteration: 0  Instance: /EightBitFullAdder_tb
# Break in Module EightBitFullAdder_tb at C:/Temp/QuartusProjects/203/EightBitFullAdder/EightBitFullAdder_tb.v line 37
# End time: 11:51:02 on Feb 11,2019, Elapsed time: 0:07:41
# Errors: 0, Warnings: 0
