<HTML>
<HEAD><META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=UTF-8">
<link href="..//elements/mmap.css" rel="stylesheet" type="text/css">
<TITLE>CPU_SCS</TITLE>
</HEAD>
<BODY class=mmapBody>
<h2 class="mmapCellTitle">
  <a name="Top_Tag">CPU_SCS</a>
</h2>
<P>Instance: CPU_SCS<BR>
Component: CPU_SCS<BR>
Base address: 0xE000E000</P>
<BR>
<P>Cortex-M&#39;s System Control Space (SCS)</P>
 <H3 class="mmapRegisterSummaryTitle"><A name="CPU_SCS"></A><A href="CPU_MMAP.html"> TOP</A>:<B>CPU_SCS</B> Register Summary</H3>
<TABLE cellspacing="0" class="mmapRegisterSummaryTable">
<TR class="rowTop">
<TD class="cellTopCol1">
  <P>Register Name</P>
</TD>
<TD class="cellTopCol2">
  <P>Type</P>
</TD>
<TD class="cellTopCol3">
  <P>Register Width (Bits)</P>
</TD>
<TD class="cellTopCol4">
  <P>Register Reset</P>
</TD>
<TD class="cellTopCol5">
  <P>Address Offset</P>
</TD>
<TD class="cellTopCol5">
  <P>Physical Address</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ICTR">ICTR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0001</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0004</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 E004</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ACTLR">ACTLR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0008</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 E008</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#STCSR">STCSR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0004</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0010</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 E010</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#STRVR">STRVR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x00XX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0014</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 E014</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#STCVR">STCVR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x00XX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0018</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 E018</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#STCR">STCR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xC007 5300</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 001C</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 E01C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#NVIC_ISER0">NVIC_ISER0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0100</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 E100</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#NVIC_ISER1">NVIC_ISER1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0104</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 E104</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#NVIC_ICER0">NVIC_ICER0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0180</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 E180</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#NVIC_ICER1">NVIC_ICER1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0184</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 E184</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#NVIC_ISPR0">NVIC_ISPR0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0200</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 E200</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#NVIC_ISPR1">NVIC_ISPR1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0204</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 E204</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#NVIC_ICPR0">NVIC_ICPR0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0280</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 E280</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#NVIC_ICPR1">NVIC_ICPR1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0284</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 E284</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#NVIC_IABR0">NVIC_IABR0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0300</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 E300</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#NVIC_IABR1">NVIC_IABR1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0304</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 E304</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#NVIC_IPR0">NVIC_IPR0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0400</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 E400</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#NVIC_IPR1">NVIC_IPR1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0404</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 E404</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#NVIC_IPR2">NVIC_IPR2</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0408</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 E408</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#NVIC_IPR3">NVIC_IPR3</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 040C</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 E40C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#NVIC_IPR4">NVIC_IPR4</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0410</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 E410</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#NVIC_IPR5">NVIC_IPR5</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0414</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 E414</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#NVIC_IPR6">NVIC_IPR6</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0418</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 E418</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#NVIC_IPR7">NVIC_IPR7</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 041C</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 E41C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#NVIC_IPR8">NVIC_IPR8</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0420</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 E420</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CPUID">CPUID</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x412F C231</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D00</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED00</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ICSR">ICSR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0b0000 X0X0 0000 0000 0000 0000 0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D04</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED04</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#VTOR">VTOR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D08</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED08</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#AIRCR">AIRCR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFA05 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D0C</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED0C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SCR">SCR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D10</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED10</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CCR">CCR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0200</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D14</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED14</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SHPR1">SHPR1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D18</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED18</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SHPR2">SHPR2</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D1C</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED1C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SHPR3">SHPR3</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D20</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED20</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SHCSR">SHCSR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D24</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED24</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CFSR">CFSR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D28</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED28</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#HFSR">HFSR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D2C</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED2C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#DFSR">DFSR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D30</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED30</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MMFAR">MMFAR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xXXXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D34</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED34</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#BFAR">BFAR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xXXXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D38</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED38</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#AFSR">AFSR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D3C</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED3C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ID_PFR0">ID_PFR0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0030</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D40</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED40</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ID_PFR1">ID_PFR1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0200</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D44</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED44</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ID_DFR0">ID_DFR0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0010 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D48</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED48</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ID_AFR0">ID_AFR0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D4C</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED4C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ID_MMFR0">ID_MMFR0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0010 0030</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D50</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED50</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ID_MMFR1">ID_MMFR1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D54</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED54</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ID_MMFR2">ID_MMFR2</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0100 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D58</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED58</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ID_MMFR3">ID_MMFR3</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D5C</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED5C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ID_ISAR0">ID_ISAR0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0110 1110</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D60</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED60</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ID_ISAR1">ID_ISAR1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0211 1000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D64</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED64</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ID_ISAR2">ID_ISAR2</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x2111 2231</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D68</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED68</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ID_ISAR3">ID_ISAR3</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0111 1110</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D6C</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED6C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ID_ISAR4">ID_ISAR4</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0131 0132</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D70</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED70</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CPACR">CPACR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0D88</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 ED88</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#DHCSR">DHCSR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0b0000 0000 0000 000X 0000 0000 0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0DF0</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 EDF0</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#DCRSR">DCRSR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>WO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xXXXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0DF4</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 EDF4</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#DCRDR">DCRDR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xXXXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0DF8</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 EDF8</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#DEMCR">DEMCR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0DFC</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 EDFC</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#STIR">STIR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>WO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0b0000 0000 0000 0000 0000 000X XXXX XXXX</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0F00</P>
</TD>
<TD class="cellCol5">
  <P>0xE000 EF00</P>
</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterSummaryTitle"><A href="CPU_MMAP.html"> TOP</A>:CPU_SCS Register Descriptions</H3>
<H3 class="mmapRegisterTitle"><A name="ICTR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:ICTR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0004</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 E004</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 E004</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Interrupt Control Type<BR>
Read this register to see the number of interrupt lines that the <A class="mmap_legend_link" href="../legend.html#NVIC">NVIC</A> supports.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICTR_RESERVED3">31:3</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICTR_INTLINESNUM">2:0</a>
</TD>
<TD class="cellBitfieldCol2">INTLINESNUM</TD>
<TD class="cellBitfieldCol3" colspan="3">Total number of interrupt lines in groups of 32.<BR>
<BR>
0: 0...32<BR>
1: 33...64<BR>
2: 65...96<BR>
3: 97...128<BR>
4: 129...160<BR>
5: 161...192<BR>
6: 193...224<BR>
7: 225...256</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b001</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ACTLR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:ACTLR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0008</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 E008</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 E008</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Auxiliary Control<BR>
This register is used to disable certain aspects of functionality within the processor</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ACTLR_RESERVED3">31:3</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ACTLR_DISFOLD">2</a>
</TD>
<TD class="cellBitfieldCol2">DISFOLD</TD>
<TD class="cellBitfieldCol3" colspan="3">Disables folding of <A class="mmap_legend_link" href="../legend.html#IT">IT</A> instruction.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ACTLR_DISDEFWBUF">1</a>
</TD>
<TD class="cellBitfieldCol2">DISDEFWBUF</TD>
<TD class="cellBitfieldCol3" colspan="3">Disables write buffer use during default memory map accesses. This causes all bus faults to be precise bus faults but decreases the performance of the processor because the stores to memory have to complete before the next instruction can be executed.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ACTLR_DISMCYCINT">0</a>
</TD>
<TD class="cellBitfieldCol2">DISMCYCINT</TD>
<TD class="cellBitfieldCol3" colspan="3">Disables interruption of multi-cycle instructions. This increases the interrupt latency of the processor becuase <A class="mmap_legend_link" href="../legend.html#LDM">LDM</A>/<A class="mmap_legend_link" href="../legend.html#STM">STM</A> completes before interrupt stacking occurs.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="STCSR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:STCSR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0010</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 E010</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 E010</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">SysTick Control and Status<BR>
This register enables the SysTick features and returns status flags related to SysTick.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STCSR_RESERVED17">31:17</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED17</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STCSR_COUNTFLAG">16</a>
</TD>
<TD class="cellBitfieldCol2">COUNTFLAG</TD>
<TD class="cellBitfieldCol3" colspan="3">Returns 1 if timer counted to 0 since last time this was read. Clears on read by application of any part of the SysTick Control and Status Register. If read by the debugger using the <A class="mmap_legend_link" href="../legend.html#DAP">DAP</A>, this bit is cleared on read-only if the MasterType bit in the <A class="mmap_legend_link" href="../legend.html#AHB-AP">AHB-AP</A> Control Register is set to 0. Otherwise, <A class="xref" href="#STCSR_COUNTFLAG">COUNTFLAG</A> is not changed by the debugger read.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STCSR_RESERVED3">15:3</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STCSR_CLKSOURCE">2</a>
</TD>
<TD class="cellBitfieldCol2">CLKSOURCE</TD>
<TD class="cellBitfieldCol3" colspan="3">Clock source:<BR>
<BR>
0: External reference clock.<BR>
1: Core clock<BR>
<BR>
External clock is not available in this device. Writes to this field will be ignored.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STCSR_TICKINT">1</a>
</TD>
<TD class="cellBitfieldCol2">TICKINT</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Counting down to zero does not pend the SysTick handler. Software can use <A class="xref" href="#STCSR_COUNTFLAG">COUNTFLAG</A> to determine if the SysTick handler has ever counted to zero.<BR>
1: Counting down to zero pends the SysTick handler.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STCSR_ENABLE">0</a>
</TD>
<TD class="cellBitfieldCol2">ENABLE</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable SysTick counter<BR>
<BR>
0: Counter disabled<BR>
1: Counter operates in a multi-shot way. That is, counter loads with the Reload value <A class="xref" href="#STRVR_RELOAD">STRVR.RELOAD</A> and then begins counting down. On reaching 0, it sets <A class="xref" href="#STCSR_COUNTFLAG">COUNTFLAG</A> to 1 and optionally pends the SysTick handler, based on <A class="xref" href="#STCSR_TICKINT">TICKINT</A>. It then loads <A class="xref" href="#STRVR_RELOAD">STRVR.RELOAD</A> again, and begins counting.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="STRVR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:STRVR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0014</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 E014</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 E014</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">SysTick Reload Value<BR>
This register is used to specify the start value to load into the current value register <A class="xref" href="#STCVR_CURRENT">STCVR.CURRENT</A> when the counter reaches 0. It can be any value between 1 and 0x00FFFFFF. A start value of 0 is possible, but has no effect because the SysTick interrupt and <A class="xref" href="#STCSR_COUNTFLAG">STCSR.COUNTFLAG</A> are activated when counting from 1 to 0.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STRVR_RESERVED24">31:24</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED24</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STRVR_RELOAD">23:0</a>
</TD>
<TD class="cellBitfieldCol2">RELOAD</TD>
<TD class="cellBitfieldCol3" colspan="3">Value to load into the SysTick Current Value Register <A class="xref" href="#STCVR_CURRENT">STCVR.CURRENT</A> when the counter reaches 0.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0xXX XXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="STCVR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:STCVR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0018</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 E018</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 E018</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">SysTick Current Value<BR>
Read from this register returns the current value of SysTick counter. Writing to this register resets the SysTick counter (as well as  <A class="xref" href="#STCSR_COUNTFLAG">STCSR.COUNTFLAG</A>).</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STCVR_RESERVED24">31:24</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED24</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STCVR_CURRENT">23:0</a>
</TD>
<TD class="cellBitfieldCol2">CURRENT</TD>
<TD class="cellBitfieldCol3" colspan="3">Current value at the time the register is accessed. No read-modify-write protection is provided, so change with care. Writing to it with any value clears the register to 0. Clearing this register also clears <A class="xref" href="#STCSR_COUNTFLAG">STCSR.COUNTFLAG</A>.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0xXX XXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="STCR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:STCR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 001C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 E01C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 E01C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">SysTick Calibration Value<BR>
Used to enable software to scale to any required speed using divide and multiply.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STCR_NOREF">31</a>
</TD>
<TD class="cellBitfieldCol2">NOREF</TD>
<TD class="cellBitfieldCol3" colspan="3">Reads as one. Indicates that no separate reference clock is provided.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STCR_SKEW">30</a>
</TD>
<TD class="cellBitfieldCol2">SKEW</TD>
<TD class="cellBitfieldCol3" colspan="3">Reads as one. The calibration value is not exactly 10ms because of clock frequency. This could affect its suitability as a software real time clock.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STCR_RESERVED24">29:24</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED24</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STCR_TENMS">23:0</a>
</TD>
<TD class="cellBitfieldCol2">TENMS</TD>
<TD class="cellBitfieldCol3" colspan="3">An optional Reload value to be used for 10ms (100Hz) timing, subject to system clock skew errors. The value read is valid only when core clock is at 48MHz.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x07 5300</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="NVIC_ISER0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:NVIC_ISER0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0100</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 E100</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 E100</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Irq 0 to 31 Set Enable<BR>
This register is used to enable interrupts and determine which interrupts are currently enabled.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA31">31</a>
</TD>
<TD class="cellBitfieldCol2">SETENA31</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 31 (See <A class="xref" href="EVENT.html#CPUIRQSEL31_EV">EVENT:CPUIRQSEL31.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA30">30</a>
</TD>
<TD class="cellBitfieldCol2">SETENA30</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 30 (See <A class="xref" href="EVENT.html#CPUIRQSEL30_EV">EVENT:CPUIRQSEL30.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA29">29</a>
</TD>
<TD class="cellBitfieldCol2">SETENA29</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 29 (See <A class="xref" href="EVENT.html#CPUIRQSEL29_EV">EVENT:CPUIRQSEL29.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA28">28</a>
</TD>
<TD class="cellBitfieldCol2">SETENA28</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 28 (See <A class="xref" href="EVENT.html#CPUIRQSEL28_EV">EVENT:CPUIRQSEL28.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA27">27</a>
</TD>
<TD class="cellBitfieldCol2">SETENA27</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 27 (See <A class="xref" href="EVENT.html#CPUIRQSEL27_EV">EVENT:CPUIRQSEL27.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA26">26</a>
</TD>
<TD class="cellBitfieldCol2">SETENA26</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 26 (See <A class="xref" href="EVENT.html#CPUIRQSEL26_EV">EVENT:CPUIRQSEL26.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA25">25</a>
</TD>
<TD class="cellBitfieldCol2">SETENA25</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 25 (See <A class="xref" href="EVENT.html#CPUIRQSEL25_EV">EVENT:CPUIRQSEL25.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA24">24</a>
</TD>
<TD class="cellBitfieldCol2">SETENA24</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 24 (See <A class="xref" href="EVENT.html#CPUIRQSEL24_EV">EVENT:CPUIRQSEL24.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA23">23</a>
</TD>
<TD class="cellBitfieldCol2">SETENA23</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 23 (See <A class="xref" href="EVENT.html#CPUIRQSEL23_EV">EVENT:CPUIRQSEL23.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA22">22</a>
</TD>
<TD class="cellBitfieldCol2">SETENA22</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 22 (See <A class="xref" href="EVENT.html#CPUIRQSEL22_EV">EVENT:CPUIRQSEL22.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA21">21</a>
</TD>
<TD class="cellBitfieldCol2">SETENA21</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 21 (See <A class="xref" href="EVENT.html#CPUIRQSEL21_EV">EVENT:CPUIRQSEL21.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA20">20</a>
</TD>
<TD class="cellBitfieldCol2">SETENA20</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 20 (See <A class="xref" href="EVENT.html#CPUIRQSEL20_EV">EVENT:CPUIRQSEL20.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA19">19</a>
</TD>
<TD class="cellBitfieldCol2">SETENA19</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 19 (See <A class="xref" href="EVENT.html#CPUIRQSEL19_EV">EVENT:CPUIRQSEL19.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA18">18</a>
</TD>
<TD class="cellBitfieldCol2">SETENA18</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 18 (See <A class="xref" href="EVENT.html#CPUIRQSEL18_EV">EVENT:CPUIRQSEL18.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA17">17</a>
</TD>
<TD class="cellBitfieldCol2">SETENA17</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 17 (See <A class="xref" href="EVENT.html#CPUIRQSEL17_EV">EVENT:CPUIRQSEL17.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA16">16</a>
</TD>
<TD class="cellBitfieldCol2">SETENA16</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 16 (See <A class="xref" href="EVENT.html#CPUIRQSEL16_EV">EVENT:CPUIRQSEL16.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA15">15</a>
</TD>
<TD class="cellBitfieldCol2">SETENA15</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 15 (See <A class="xref" href="EVENT.html#CPUIRQSEL15_EV">EVENT:CPUIRQSEL15.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA14">14</a>
</TD>
<TD class="cellBitfieldCol2">SETENA14</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 14 (See <A class="xref" href="EVENT.html#CPUIRQSEL14_EV">EVENT:CPUIRQSEL14.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA13">13</a>
</TD>
<TD class="cellBitfieldCol2">SETENA13</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 13 (See <A class="xref" href="EVENT.html#CPUIRQSEL13_EV">EVENT:CPUIRQSEL13.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA12">12</a>
</TD>
<TD class="cellBitfieldCol2">SETENA12</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 12 (See <A class="xref" href="EVENT.html#CPUIRQSEL12_EV">EVENT:CPUIRQSEL12.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA11">11</a>
</TD>
<TD class="cellBitfieldCol2">SETENA11</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 11 (See <A class="xref" href="EVENT.html#CPUIRQSEL11_EV">EVENT:CPUIRQSEL11.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA10">10</a>
</TD>
<TD class="cellBitfieldCol2">SETENA10</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 10 (See <A class="xref" href="EVENT.html#CPUIRQSEL10_EV">EVENT:CPUIRQSEL10.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA9">9</a>
</TD>
<TD class="cellBitfieldCol2">SETENA9</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 9 (See <A class="xref" href="EVENT.html#CPUIRQSEL9_EV">EVENT:CPUIRQSEL9.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA8">8</a>
</TD>
<TD class="cellBitfieldCol2">SETENA8</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 8 (See <A class="xref" href="EVENT.html#CPUIRQSEL8_EV">EVENT:CPUIRQSEL8.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA7">7</a>
</TD>
<TD class="cellBitfieldCol2">SETENA7</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 7 (See <A class="xref" href="EVENT.html#CPUIRQSEL7_EV">EVENT:CPUIRQSEL7.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA6">6</a>
</TD>
<TD class="cellBitfieldCol2">SETENA6</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 6 (See <A class="xref" href="EVENT.html#CPUIRQSEL6_EV">EVENT:CPUIRQSEL6.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA5">5</a>
</TD>
<TD class="cellBitfieldCol2">SETENA5</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 5 (See <A class="xref" href="EVENT.html#CPUIRQSEL5_EV">EVENT:CPUIRQSEL5.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA4">4</a>
</TD>
<TD class="cellBitfieldCol2">SETENA4</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 4 (See <A class="xref" href="EVENT.html#CPUIRQSEL4_EV">EVENT:CPUIRQSEL4.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA3">3</a>
</TD>
<TD class="cellBitfieldCol2">SETENA3</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 3 (See <A class="xref" href="EVENT.html#CPUIRQSEL3_EV">EVENT:CPUIRQSEL3.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA2">2</a>
</TD>
<TD class="cellBitfieldCol2">SETENA2</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 2 (See <A class="xref" href="EVENT.html#CPUIRQSEL2_EV">EVENT:CPUIRQSEL2.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA1">1</a>
</TD>
<TD class="cellBitfieldCol2">SETENA1</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 1 (See <A class="xref" href="EVENT.html#CPUIRQSEL1_EV">EVENT:CPUIRQSEL1.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER0_SETENA0">0</a>
</TD>
<TD class="cellBitfieldCol2">SETENA0</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 0 (See <A class="xref" href="EVENT.html#CPUIRQSEL0_EV">EVENT:CPUIRQSEL0.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="NVIC_ISER1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:NVIC_ISER1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0104</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 E104</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 E104</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Irq 32 to 63 Set Enable<BR>
This register is used to enable interrupts and determine which interrupts are currently enabled.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER1_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER1_SETENA33">1</a>
</TD>
<TD class="cellBitfieldCol2">SETENA33</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 33 (See <A class="xref" href="EVENT.html#CPUIRQSEL33_EV">EVENT:CPUIRQSEL33.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISER1_SETENA32">0</a>
</TD>
<TD class="cellBitfieldCol2">SETENA32</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit enables the interrupt number 32 (See <A class="xref" href="EVENT.html#CPUIRQSEL32_EV">EVENT:CPUIRQSEL32.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="NVIC_ICER0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:NVIC_ICER0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0180</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 E180</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 E180</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Irq 0 to 31 Clear Enable<BR>
This register is used to disable interrupts and determine which interrupts are currently enabled.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA31">31</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA31</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  31 (See <A class="xref" href="EVENT.html#CPUIRQSEL31_EV">EVENT:CPUIRQSEL31.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA30">30</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA30</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  30 (See <A class="xref" href="EVENT.html#CPUIRQSEL30_EV">EVENT:CPUIRQSEL30.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA29">29</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA29</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  29 (See <A class="xref" href="EVENT.html#CPUIRQSEL29_EV">EVENT:CPUIRQSEL29.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA28">28</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA28</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  28 (See <A class="xref" href="EVENT.html#CPUIRQSEL28_EV">EVENT:CPUIRQSEL28.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA27">27</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA27</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  27 (See <A class="xref" href="EVENT.html#CPUIRQSEL27_EV">EVENT:CPUIRQSEL27.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA26">26</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA26</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  26 (See <A class="xref" href="EVENT.html#CPUIRQSEL26_EV">EVENT:CPUIRQSEL26.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA25">25</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA25</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  25 (See <A class="xref" href="EVENT.html#CPUIRQSEL25_EV">EVENT:CPUIRQSEL25.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA24">24</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA24</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  24 (See <A class="xref" href="EVENT.html#CPUIRQSEL24_EV">EVENT:CPUIRQSEL24.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA23">23</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA23</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  23 (See <A class="xref" href="EVENT.html#CPUIRQSEL23_EV">EVENT:CPUIRQSEL23.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA22">22</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA22</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  22 (See <A class="xref" href="EVENT.html#CPUIRQSEL22_EV">EVENT:CPUIRQSEL22.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA21">21</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA21</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  21 (See <A class="xref" href="EVENT.html#CPUIRQSEL21_EV">EVENT:CPUIRQSEL21.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA20">20</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA20</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  20 (See <A class="xref" href="EVENT.html#CPUIRQSEL20_EV">EVENT:CPUIRQSEL20.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA19">19</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA19</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  19 (See <A class="xref" href="EVENT.html#CPUIRQSEL19_EV">EVENT:CPUIRQSEL19.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA18">18</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA18</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  18 (See <A class="xref" href="EVENT.html#CPUIRQSEL18_EV">EVENT:CPUIRQSEL18.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA17">17</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA17</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  17 (See <A class="xref" href="EVENT.html#CPUIRQSEL17_EV">EVENT:CPUIRQSEL17.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA16">16</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA16</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  16 (See <A class="xref" href="EVENT.html#CPUIRQSEL16_EV">EVENT:CPUIRQSEL16.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA15">15</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA15</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  15 (See <A class="xref" href="EVENT.html#CPUIRQSEL15_EV">EVENT:CPUIRQSEL15.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA14">14</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA14</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  14 (See <A class="xref" href="EVENT.html#CPUIRQSEL14_EV">EVENT:CPUIRQSEL14.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA13">13</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA13</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  13 (See <A class="xref" href="EVENT.html#CPUIRQSEL13_EV">EVENT:CPUIRQSEL13.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA12">12</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA12</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  12 (See <A class="xref" href="EVENT.html#CPUIRQSEL12_EV">EVENT:CPUIRQSEL12.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA11">11</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA11</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  11 (See <A class="xref" href="EVENT.html#CPUIRQSEL11_EV">EVENT:CPUIRQSEL11.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA10">10</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA10</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  10 (See <A class="xref" href="EVENT.html#CPUIRQSEL10_EV">EVENT:CPUIRQSEL10.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA9">9</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA9</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  9 (See <A class="xref" href="EVENT.html#CPUIRQSEL9_EV">EVENT:CPUIRQSEL9.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA8">8</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA8</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  8 (See <A class="xref" href="EVENT.html#CPUIRQSEL8_EV">EVENT:CPUIRQSEL8.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA7">7</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA7</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  7 (See <A class="xref" href="EVENT.html#CPUIRQSEL7_EV">EVENT:CPUIRQSEL7.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA6">6</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA6</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  6 (See <A class="xref" href="EVENT.html#CPUIRQSEL6_EV">EVENT:CPUIRQSEL6.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA5">5</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA5</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  5 (See <A class="xref" href="EVENT.html#CPUIRQSEL5_EV">EVENT:CPUIRQSEL5.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA4">4</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA4</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  4 (See <A class="xref" href="EVENT.html#CPUIRQSEL4_EV">EVENT:CPUIRQSEL4.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA3">3</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA3</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  3 (See <A class="xref" href="EVENT.html#CPUIRQSEL3_EV">EVENT:CPUIRQSEL3.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA2">2</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA2</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  2 (See <A class="xref" href="EVENT.html#CPUIRQSEL2_EV">EVENT:CPUIRQSEL2.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA1">1</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA1</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  1 (See <A class="xref" href="EVENT.html#CPUIRQSEL1_EV">EVENT:CPUIRQSEL1.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER0_CLRENA0">0</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA0</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  0 (See <A class="xref" href="EVENT.html#CPUIRQSEL0_EV">EVENT:CPUIRQSEL0.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="NVIC_ICER1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:NVIC_ICER1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0184</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 E184</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 E184</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Irq 32 to 63 Clear Enable<BR>
This register is used to disable interrupts and determine which interrupts are currently enabled.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER1_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER1_CLRENA33">1</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA33</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  33 (See <A class="xref" href="EVENT.html#CPUIRQSEL33_EV">EVENT:CPUIRQSEL33.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICER1_CLRENA32">0</a>
</TD>
<TD class="cellBitfieldCol2">CLRENA32</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit disables the interrupt number  32 (See <A class="xref" href="EVENT.html#CPUIRQSEL32_EV">EVENT:CPUIRQSEL32.EV</A> for details). Reading the bit returns its current enable state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="NVIC_ISPR0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:NVIC_ISPR0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0200</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 E200</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 E200</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Irq 0 to 31 Set Pending<BR>
This register is used to force interrupts into the pending state and determine which interrupts are currently pending.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND31">31</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND31</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 31 (See <A class="xref" href="EVENT.html#CPUIRQSEL31_EV">EVENT:CPUIRQSEL31.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND30">30</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND30</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 30 (See <A class="xref" href="EVENT.html#CPUIRQSEL30_EV">EVENT:CPUIRQSEL30.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND29">29</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND29</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 29 (See <A class="xref" href="EVENT.html#CPUIRQSEL29_EV">EVENT:CPUIRQSEL29.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND28">28</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND28</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 28 (See <A class="xref" href="EVENT.html#CPUIRQSEL28_EV">EVENT:CPUIRQSEL28.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND27">27</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND27</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 27 (See <A class="xref" href="EVENT.html#CPUIRQSEL27_EV">EVENT:CPUIRQSEL27.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND26">26</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND26</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 26 (See <A class="xref" href="EVENT.html#CPUIRQSEL26_EV">EVENT:CPUIRQSEL26.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND25">25</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND25</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 25 (See <A class="xref" href="EVENT.html#CPUIRQSEL25_EV">EVENT:CPUIRQSEL25.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND24">24</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND24</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 24 (See <A class="xref" href="EVENT.html#CPUIRQSEL24_EV">EVENT:CPUIRQSEL24.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND23">23</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND23</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 23 (See <A class="xref" href="EVENT.html#CPUIRQSEL23_EV">EVENT:CPUIRQSEL23.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND22">22</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND22</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 22 (See <A class="xref" href="EVENT.html#CPUIRQSEL22_EV">EVENT:CPUIRQSEL22.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND21">21</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND21</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 21 (See <A class="xref" href="EVENT.html#CPUIRQSEL21_EV">EVENT:CPUIRQSEL21.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND20">20</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND20</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 20 (See <A class="xref" href="EVENT.html#CPUIRQSEL20_EV">EVENT:CPUIRQSEL20.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND19">19</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND19</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 19 (See <A class="xref" href="EVENT.html#CPUIRQSEL19_EV">EVENT:CPUIRQSEL19.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND18">18</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND18</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 18 (See <A class="xref" href="EVENT.html#CPUIRQSEL18_EV">EVENT:CPUIRQSEL18.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND17">17</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND17</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 17 (See <A class="xref" href="EVENT.html#CPUIRQSEL17_EV">EVENT:CPUIRQSEL17.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND16">16</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND16</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 16 (See <A class="xref" href="EVENT.html#CPUIRQSEL16_EV">EVENT:CPUIRQSEL16.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND15">15</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND15</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 15 (See <A class="xref" href="EVENT.html#CPUIRQSEL15_EV">EVENT:CPUIRQSEL15.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND14">14</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND14</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 14 (See <A class="xref" href="EVENT.html#CPUIRQSEL14_EV">EVENT:CPUIRQSEL14.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND13">13</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND13</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 13 (See <A class="xref" href="EVENT.html#CPUIRQSEL13_EV">EVENT:CPUIRQSEL13.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND12">12</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND12</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 12 (See <A class="xref" href="EVENT.html#CPUIRQSEL12_EV">EVENT:CPUIRQSEL12.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND11">11</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND11</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 11 (See <A class="xref" href="EVENT.html#CPUIRQSEL11_EV">EVENT:CPUIRQSEL11.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND10">10</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND10</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 10 (See <A class="xref" href="EVENT.html#CPUIRQSEL10_EV">EVENT:CPUIRQSEL10.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND9">9</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND9</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 9 (See <A class="xref" href="EVENT.html#CPUIRQSEL9_EV">EVENT:CPUIRQSEL9.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND8">8</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND8</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 8 (See <A class="xref" href="EVENT.html#CPUIRQSEL8_EV">EVENT:CPUIRQSEL8.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND7">7</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND7</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 7 (See <A class="xref" href="EVENT.html#CPUIRQSEL7_EV">EVENT:CPUIRQSEL7.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND6">6</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND6</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 6 (See <A class="xref" href="EVENT.html#CPUIRQSEL6_EV">EVENT:CPUIRQSEL6.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND5">5</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND5</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 5 (See <A class="xref" href="EVENT.html#CPUIRQSEL5_EV">EVENT:CPUIRQSEL5.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND4">4</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND4</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 4 (See <A class="xref" href="EVENT.html#CPUIRQSEL4_EV">EVENT:CPUIRQSEL4.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND3">3</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND3</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 3 (See <A class="xref" href="EVENT.html#CPUIRQSEL3_EV">EVENT:CPUIRQSEL3.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND2">2</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND2</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 2 (See <A class="xref" href="EVENT.html#CPUIRQSEL2_EV">EVENT:CPUIRQSEL2.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND1">1</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND1</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 1 (See <A class="xref" href="EVENT.html#CPUIRQSEL1_EV">EVENT:CPUIRQSEL1.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR0_SETPEND0">0</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND0</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 0 (See <A class="xref" href="EVENT.html#CPUIRQSEL0_EV">EVENT:CPUIRQSEL0.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="NVIC_ISPR1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:NVIC_ISPR1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0204</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 E204</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 E204</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Irq 32 to 63 Set Pending<BR>
This register is used to force interrupts into the pending state and determine which interrupts are currently pending.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR1_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR1_SETPEND33">1</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND33</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 33 (See <A class="xref" href="EVENT.html#CPUIRQSEL33_EV">EVENT:CPUIRQSEL33.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ISPR1_SETPEND32">0</a>
</TD>
<TD class="cellBitfieldCol2">SETPEND32</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit pends the interrupt number 32 (See <A class="xref" href="EVENT.html#CPUIRQSEL32_EV">EVENT:CPUIRQSEL32.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="NVIC_ICPR0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:NVIC_ICPR0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0280</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 E280</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 E280</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Irq 0 to 31 Clear Pending<BR>
This register is used to clear pending interrupts and determine which interrupts are currently pending.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND31">31</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND31</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 31 (See <A class="xref" href="EVENT.html#CPUIRQSEL31_EV">EVENT:CPUIRQSEL31.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND30">30</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND30</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 30 (See <A class="xref" href="EVENT.html#CPUIRQSEL30_EV">EVENT:CPUIRQSEL30.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND29">29</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND29</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 29 (See <A class="xref" href="EVENT.html#CPUIRQSEL29_EV">EVENT:CPUIRQSEL29.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND28">28</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND28</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 28 (See <A class="xref" href="EVENT.html#CPUIRQSEL28_EV">EVENT:CPUIRQSEL28.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND27">27</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND27</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 27 (See <A class="xref" href="EVENT.html#CPUIRQSEL27_EV">EVENT:CPUIRQSEL27.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND26">26</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND26</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 26 (See <A class="xref" href="EVENT.html#CPUIRQSEL26_EV">EVENT:CPUIRQSEL26.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND25">25</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND25</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 25 (See <A class="xref" href="EVENT.html#CPUIRQSEL25_EV">EVENT:CPUIRQSEL25.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND24">24</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND24</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 24 (See <A class="xref" href="EVENT.html#CPUIRQSEL24_EV">EVENT:CPUIRQSEL24.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND23">23</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND23</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 23 (See <A class="xref" href="EVENT.html#CPUIRQSEL23_EV">EVENT:CPUIRQSEL23.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND22">22</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND22</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 22 (See <A class="xref" href="EVENT.html#CPUIRQSEL22_EV">EVENT:CPUIRQSEL22.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND21">21</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND21</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 21 (See <A class="xref" href="EVENT.html#CPUIRQSEL21_EV">EVENT:CPUIRQSEL21.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND20">20</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND20</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 20 (See <A class="xref" href="EVENT.html#CPUIRQSEL20_EV">EVENT:CPUIRQSEL20.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND19">19</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND19</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 19 (See <A class="xref" href="EVENT.html#CPUIRQSEL19_EV">EVENT:CPUIRQSEL19.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND18">18</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND18</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 18 (See <A class="xref" href="EVENT.html#CPUIRQSEL18_EV">EVENT:CPUIRQSEL18.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND17">17</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND17</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 17 (See <A class="xref" href="EVENT.html#CPUIRQSEL17_EV">EVENT:CPUIRQSEL17.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND16">16</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND16</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 16 (See <A class="xref" href="EVENT.html#CPUIRQSEL16_EV">EVENT:CPUIRQSEL16.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND15">15</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND15</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 15 (See <A class="xref" href="EVENT.html#CPUIRQSEL15_EV">EVENT:CPUIRQSEL15.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND14">14</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND14</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 14 (See <A class="xref" href="EVENT.html#CPUIRQSEL14_EV">EVENT:CPUIRQSEL14.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND13">13</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND13</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 13 (See <A class="xref" href="EVENT.html#CPUIRQSEL13_EV">EVENT:CPUIRQSEL13.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND12">12</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND12</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 12 (See <A class="xref" href="EVENT.html#CPUIRQSEL12_EV">EVENT:CPUIRQSEL12.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND11">11</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND11</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 11 (See <A class="xref" href="EVENT.html#CPUIRQSEL11_EV">EVENT:CPUIRQSEL11.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND10">10</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND10</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 10 (See <A class="xref" href="EVENT.html#CPUIRQSEL10_EV">EVENT:CPUIRQSEL10.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND9">9</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND9</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 9 (See <A class="xref" href="EVENT.html#CPUIRQSEL9_EV">EVENT:CPUIRQSEL9.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND8">8</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND8</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 8 (See <A class="xref" href="EVENT.html#CPUIRQSEL8_EV">EVENT:CPUIRQSEL8.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND7">7</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND7</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 7 (See <A class="xref" href="EVENT.html#CPUIRQSEL7_EV">EVENT:CPUIRQSEL7.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND6">6</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND6</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 6 (See <A class="xref" href="EVENT.html#CPUIRQSEL6_EV">EVENT:CPUIRQSEL6.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND5">5</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND5</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 5 (See <A class="xref" href="EVENT.html#CPUIRQSEL5_EV">EVENT:CPUIRQSEL5.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND4">4</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND4</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 4 (See <A class="xref" href="EVENT.html#CPUIRQSEL4_EV">EVENT:CPUIRQSEL4.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND3">3</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND3</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 3 (See <A class="xref" href="EVENT.html#CPUIRQSEL3_EV">EVENT:CPUIRQSEL3.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND2">2</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND2</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 2 (See <A class="xref" href="EVENT.html#CPUIRQSEL2_EV">EVENT:CPUIRQSEL2.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND1">1</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND1</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 1 (See <A class="xref" href="EVENT.html#CPUIRQSEL1_EV">EVENT:CPUIRQSEL1.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR0_CLRPEND0">0</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND0</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 0 (See <A class="xref" href="EVENT.html#CPUIRQSEL0_EV">EVENT:CPUIRQSEL0.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="NVIC_ICPR1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:NVIC_ICPR1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0284</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 E284</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 E284</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Irq 32 to 63 Clear Pending<BR>
This register is used to clear pending interrupts and determine which interrupts are currently pending.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR1_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR1_CLRPEND33">1</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND33</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 33 (See <A class="xref" href="EVENT.html#CPUIRQSEL33_EV">EVENT:CPUIRQSEL33.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_ICPR1_CLRPEND32">0</a>
</TD>
<TD class="cellBitfieldCol2">CLRPEND32</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 0 to this bit has no effect, writing 1 to this bit clears the corresponding pending interrupt 32 (See <A class="xref" href="EVENT.html#CPUIRQSEL32_EV">EVENT:CPUIRQSEL32.EV</A> for details). Reading the bit returns its current state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="NVIC_IABR0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:NVIC_IABR0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0300</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 E300</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 E300</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Irq 0 to 31 Active Bit<BR>
This register is used to determine which interrupts are active. Each flag in the register corresponds to one interrupt.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE31">31</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE31</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 31 is not active. Reading 1 from this bit implies that the interrupt line 31 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL31_EV">EVENT:CPUIRQSEL31.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE30">30</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE30</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 30 is not active. Reading 1 from this bit implies that the interrupt line 30 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL30_EV">EVENT:CPUIRQSEL30.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE29">29</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE29</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 29 is not active. Reading 1 from this bit implies that the interrupt line 29 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL29_EV">EVENT:CPUIRQSEL29.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE28">28</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE28</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 28 is not active. Reading 1 from this bit implies that the interrupt line 28 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL28_EV">EVENT:CPUIRQSEL28.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE27">27</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE27</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 27 is not active. Reading 1 from this bit implies that the interrupt line 27 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL27_EV">EVENT:CPUIRQSEL27.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE26">26</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE26</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 26 is not active. Reading 1 from this bit implies that the interrupt line 26 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL26_EV">EVENT:CPUIRQSEL26.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE25">25</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE25</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 25 is not active. Reading 1 from this bit implies that the interrupt line 25 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL25_EV">EVENT:CPUIRQSEL25.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE24">24</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE24</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 24 is not active. Reading 1 from this bit implies that the interrupt line 24 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL24_EV">EVENT:CPUIRQSEL24.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE23">23</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE23</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 23 is not active. Reading 1 from this bit implies that the interrupt line 23 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL23_EV">EVENT:CPUIRQSEL23.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE22">22</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE22</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 22 is not active. Reading 1 from this bit implies that the interrupt line 22 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL22_EV">EVENT:CPUIRQSEL22.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE21">21</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE21</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 21 is not active. Reading 1 from this bit implies that the interrupt line 21 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL21_EV">EVENT:CPUIRQSEL21.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE20">20</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE20</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 20 is not active. Reading 1 from this bit implies that the interrupt line 20 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL20_EV">EVENT:CPUIRQSEL20.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE19">19</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE19</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 19 is not active. Reading 1 from this bit implies that the interrupt line 19 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL19_EV">EVENT:CPUIRQSEL19.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE18">18</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE18</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 18 is not active. Reading 1 from this bit implies that the interrupt line 18 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL18_EV">EVENT:CPUIRQSEL18.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE17">17</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE17</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 17 is not active. Reading 1 from this bit implies that the interrupt line 17 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL17_EV">EVENT:CPUIRQSEL17.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE16">16</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE16</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 16 is not active. Reading 1 from this bit implies that the interrupt line 16 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL16_EV">EVENT:CPUIRQSEL16.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE15">15</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE15</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 15 is not active. Reading 1 from this bit implies that the interrupt line 15 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL15_EV">EVENT:CPUIRQSEL15.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE14">14</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE14</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 14 is not active. Reading 1 from this bit implies that the interrupt line 14 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL14_EV">EVENT:CPUIRQSEL14.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE13">13</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE13</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 13 is not active. Reading 1 from this bit implies that the interrupt line 13 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL13_EV">EVENT:CPUIRQSEL13.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE12">12</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE12</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 12 is not active. Reading 1 from this bit implies that the interrupt line 12 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL12_EV">EVENT:CPUIRQSEL12.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE11">11</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE11</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 11 is not active. Reading 1 from this bit implies that the interrupt line 11 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL11_EV">EVENT:CPUIRQSEL11.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE10">10</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE10</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 10 is not active. Reading 1 from this bit implies that the interrupt line 10 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL10_EV">EVENT:CPUIRQSEL10.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE9">9</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE9</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 9 is not active. Reading 1 from this bit implies that the interrupt line 9 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL9_EV">EVENT:CPUIRQSEL9.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE8">8</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE8</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 8 is not active. Reading 1 from this bit implies that the interrupt line 8 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL8_EV">EVENT:CPUIRQSEL8.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE7">7</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE7</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 7 is not active. Reading 1 from this bit implies that the interrupt line 7 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL7_EV">EVENT:CPUIRQSEL7.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE6">6</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE6</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 6 is not active. Reading 1 from this bit implies that the interrupt line 6 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL6_EV">EVENT:CPUIRQSEL6.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE5">5</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE5</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 5 is not active. Reading 1 from this bit implies that the interrupt line 5 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL5_EV">EVENT:CPUIRQSEL5.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE4">4</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE4</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 4 is not active. Reading 1 from this bit implies that the interrupt line 4 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL4_EV">EVENT:CPUIRQSEL4.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE3">3</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE3</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 3 is not active. Reading 1 from this bit implies that the interrupt line 3 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL3_EV">EVENT:CPUIRQSEL3.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE2">2</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE2</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 2 is not active. Reading 1 from this bit implies that the interrupt line 2 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL2_EV">EVENT:CPUIRQSEL2.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE1">1</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE1</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 1 is not active. Reading 1 from this bit implies that the interrupt line 1 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL1_EV">EVENT:CPUIRQSEL1.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR0_ACTIVE0">0</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE0</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 0 is not active. Reading 1 from this bit implies that the interrupt line 0 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL0_EV">EVENT:CPUIRQSEL0.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="NVIC_IABR1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:NVIC_IABR1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0304</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 E304</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 E304</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Irq 32 to 63 Active Bit<BR>
This register is used to determine which interrupts are active. Each flag in the register corresponds to one interrupt.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR1_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR1_ACTIVE33">1</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE33</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 33 is not active. Reading 1 from this bit implies that the interrupt line 33 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL33_EV">EVENT:CPUIRQSEL33.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IABR1_ACTIVE32">0</a>
</TD>
<TD class="cellBitfieldCol2">ACTIVE32</TD>
<TD class="cellBitfieldCol3" colspan="3">Reading 0 from this bit implies that interrupt line 32 is not active. Reading 1 from this bit implies that the interrupt line 32 is active (See <A class="xref" href="EVENT.html#CPUIRQSEL32_EV">EVENT:CPUIRQSEL32.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="NVIC_IPR0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:NVIC_IPR0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0400</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 E400</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 E400</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Irq 0 to 3 Priority<BR>
This register is used to assign a priority from 0 to 255 to each of the available interrupts. 0 is the highest priority, and 255 is the lowest. The interpretation of the Interrupt Priority Registers changes based on the setting in <A class="xref" href="#AIRCR_PRIGROUP">AIRCR.PRIGROUP</A>.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR0_PRI_3">31:24</a>
</TD>
<TD class="cellBitfieldCol2">PRI_3</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 3 (See <A class="xref" href="EVENT.html#CPUIRQSEL3_EV">EVENT:CPUIRQSEL3.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR0_PRI_2">23:16</a>
</TD>
<TD class="cellBitfieldCol2">PRI_2</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 2 (See <A class="xref" href="EVENT.html#CPUIRQSEL2_EV">EVENT:CPUIRQSEL2.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR0_PRI_1">15:8</a>
</TD>
<TD class="cellBitfieldCol2">PRI_1</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 1 (See <A class="xref" href="EVENT.html#CPUIRQSEL1_EV">EVENT:CPUIRQSEL1.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR0_PRI_0">7:0</a>
</TD>
<TD class="cellBitfieldCol2">PRI_0</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 0 (See <A class="xref" href="EVENT.html#CPUIRQSEL0_EV">EVENT:CPUIRQSEL0.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="NVIC_IPR1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:NVIC_IPR1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0404</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 E404</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 E404</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Irq 4 to 7 Priority<BR>
This register is used to assign a priority from 0 to 255 to each of the available interrupts. 0 is the highest priority, and 255 is the lowest. The interpretation of the Interrupt Priority Registers changes based on the setting in <A class="xref" href="#AIRCR_PRIGROUP">AIRCR.PRIGROUP</A>.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR1_PRI_7">31:24</a>
</TD>
<TD class="cellBitfieldCol2">PRI_7</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 7 (See <A class="xref" href="EVENT.html#CPUIRQSEL7_EV">EVENT:CPUIRQSEL7.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR1_PRI_6">23:16</a>
</TD>
<TD class="cellBitfieldCol2">PRI_6</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 6 (See <A class="xref" href="EVENT.html#CPUIRQSEL6_EV">EVENT:CPUIRQSEL6.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR1_PRI_5">15:8</a>
</TD>
<TD class="cellBitfieldCol2">PRI_5</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 5 (See <A class="xref" href="EVENT.html#CPUIRQSEL5_EV">EVENT:CPUIRQSEL5.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR1_PRI_4">7:0</a>
</TD>
<TD class="cellBitfieldCol2">PRI_4</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 4 (See <A class="xref" href="EVENT.html#CPUIRQSEL4_EV">EVENT:CPUIRQSEL4.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="NVIC_IPR2"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:NVIC_IPR2</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0408</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 E408</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 E408</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Irq 8 to 11 Priority<BR>
This register is used to assign a priority from 0 to 255 to each of the available interrupts. 0 is the highest priority, and 255 is the lowest. The interpretation of the Interrupt Priority Registers changes based on the setting in <A class="xref" href="#AIRCR_PRIGROUP">AIRCR.PRIGROUP</A>.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR2_PRI_11">31:24</a>
</TD>
<TD class="cellBitfieldCol2">PRI_11</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 11 (See <A class="xref" href="EVENT.html#CPUIRQSEL11_EV">EVENT:CPUIRQSEL11.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR2_PRI_10">23:16</a>
</TD>
<TD class="cellBitfieldCol2">PRI_10</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 10 (See <A class="xref" href="EVENT.html#CPUIRQSEL10_EV">EVENT:CPUIRQSEL10.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR2_PRI_9">15:8</a>
</TD>
<TD class="cellBitfieldCol2">PRI_9</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 9 (See <A class="xref" href="EVENT.html#CPUIRQSEL9_EV">EVENT:CPUIRQSEL9.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR2_PRI_8">7:0</a>
</TD>
<TD class="cellBitfieldCol2">PRI_8</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 8 (See <A class="xref" href="EVENT.html#CPUIRQSEL8_EV">EVENT:CPUIRQSEL8.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="NVIC_IPR3"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:NVIC_IPR3</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 040C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 E40C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 E40C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Irq 12 to 15 Priority<BR>
This register is used to assign a priority from 0 to 255 to each of the available interrupts. 0 is the highest priority, and 255 is the lowest. The interpretation of the Interrupt Priority Registers changes based on the setting in <A class="xref" href="#AIRCR_PRIGROUP">AIRCR.PRIGROUP</A>.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR3_PRI_15">31:24</a>
</TD>
<TD class="cellBitfieldCol2">PRI_15</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 15 (See <A class="xref" href="EVENT.html#CPUIRQSEL15_EV">EVENT:CPUIRQSEL15.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR3_PRI_14">23:16</a>
</TD>
<TD class="cellBitfieldCol2">PRI_14</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 14 (See <A class="xref" href="EVENT.html#CPUIRQSEL14_EV">EVENT:CPUIRQSEL14.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR3_PRI_13">15:8</a>
</TD>
<TD class="cellBitfieldCol2">PRI_13</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 13 (See <A class="xref" href="EVENT.html#CPUIRQSEL13_EV">EVENT:CPUIRQSEL13.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR3_PRI_12">7:0</a>
</TD>
<TD class="cellBitfieldCol2">PRI_12</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 12 (See <A class="xref" href="EVENT.html#CPUIRQSEL12_EV">EVENT:CPUIRQSEL12.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="NVIC_IPR4"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:NVIC_IPR4</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0410</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 E410</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 E410</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Irq 16 to 19 Priority<BR>
This register is used to assign a priority from 0 to 255 to each of the available interrupts. 0 is the highest priority, and 255 is the lowest. The interpretation of the Interrupt Priority Registers changes based on the setting in <A class="xref" href="#AIRCR_PRIGROUP">AIRCR.PRIGROUP</A>.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR4_PRI_19">31:24</a>
</TD>
<TD class="cellBitfieldCol2">PRI_19</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 19 (See <A class="xref" href="EVENT.html#CPUIRQSEL19_EV">EVENT:CPUIRQSEL19.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR4_PRI_18">23:16</a>
</TD>
<TD class="cellBitfieldCol2">PRI_18</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 18 (See <A class="xref" href="EVENT.html#CPUIRQSEL18_EV">EVENT:CPUIRQSEL18.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR4_PRI_17">15:8</a>
</TD>
<TD class="cellBitfieldCol2">PRI_17</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 17 (See <A class="xref" href="EVENT.html#CPUIRQSEL17_EV">EVENT:CPUIRQSEL17.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR4_PRI_16">7:0</a>
</TD>
<TD class="cellBitfieldCol2">PRI_16</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 16 (See <A class="xref" href="EVENT.html#CPUIRQSEL16_EV">EVENT:CPUIRQSEL16.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="NVIC_IPR5"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:NVIC_IPR5</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0414</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 E414</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 E414</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Irq 20 to 23 Priority<BR>
This register is used to assign a priority from 0 to 255 to each of the available interrupts. 0 is the highest priority, and 255 is the lowest. The interpretation of the Interrupt Priority Registers changes based on the setting in <A class="xref" href="#AIRCR_PRIGROUP">AIRCR.PRIGROUP</A>.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR5_PRI_23">31:24</a>
</TD>
<TD class="cellBitfieldCol2">PRI_23</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 23 (See <A class="xref" href="EVENT.html#CPUIRQSEL23_EV">EVENT:CPUIRQSEL23.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR5_PRI_22">23:16</a>
</TD>
<TD class="cellBitfieldCol2">PRI_22</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 22 (See <A class="xref" href="EVENT.html#CPUIRQSEL22_EV">EVENT:CPUIRQSEL22.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR5_PRI_21">15:8</a>
</TD>
<TD class="cellBitfieldCol2">PRI_21</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 21 (See <A class="xref" href="EVENT.html#CPUIRQSEL21_EV">EVENT:CPUIRQSEL21.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR5_PRI_20">7:0</a>
</TD>
<TD class="cellBitfieldCol2">PRI_20</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 20 (See <A class="xref" href="EVENT.html#CPUIRQSEL20_EV">EVENT:CPUIRQSEL20.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="NVIC_IPR6"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:NVIC_IPR6</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0418</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 E418</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 E418</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Irq 24 to 27 Priority<BR>
This register is used to assign a priority from 0 to 255 to each of the available interrupts. 0 is the highest priority, and 255 is the lowest. The interpretation of the Interrupt Priority Registers changes based on the setting in <A class="xref" href="#AIRCR_PRIGROUP">AIRCR.PRIGROUP</A>.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR6_PRI_27">31:24</a>
</TD>
<TD class="cellBitfieldCol2">PRI_27</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 27 (See <A class="xref" href="EVENT.html#CPUIRQSEL27_EV">EVENT:CPUIRQSEL27.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR6_PRI_26">23:16</a>
</TD>
<TD class="cellBitfieldCol2">PRI_26</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 26 (See <A class="xref" href="EVENT.html#CPUIRQSEL26_EV">EVENT:CPUIRQSEL26.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR6_PRI_25">15:8</a>
</TD>
<TD class="cellBitfieldCol2">PRI_25</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 25 (See <A class="xref" href="EVENT.html#CPUIRQSEL25_EV">EVENT:CPUIRQSEL25.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR6_PRI_24">7:0</a>
</TD>
<TD class="cellBitfieldCol2">PRI_24</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 24 (See <A class="xref" href="EVENT.html#CPUIRQSEL24_EV">EVENT:CPUIRQSEL24.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="NVIC_IPR7"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:NVIC_IPR7</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 041C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 E41C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 E41C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Irq 28 to 31 Priority<BR>
This register is used to assign a priority from 0 to 255 to each of the available interrupts. 0 is the highest priority, and 255 is the lowest. The interpretation of the Interrupt Priority Registers changes based on the setting in <A class="xref" href="#AIRCR_PRIGROUP">AIRCR.PRIGROUP</A>.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR7_PRI_31">31:24</a>
</TD>
<TD class="cellBitfieldCol2">PRI_31</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 31 (See <A class="xref" href="EVENT.html#CPUIRQSEL31_EV">EVENT:CPUIRQSEL31.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR7_PRI_30">23:16</a>
</TD>
<TD class="cellBitfieldCol2">PRI_30</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 30 (See <A class="xref" href="EVENT.html#CPUIRQSEL30_EV">EVENT:CPUIRQSEL30.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR7_PRI_29">15:8</a>
</TD>
<TD class="cellBitfieldCol2">PRI_29</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 29 (See <A class="xref" href="EVENT.html#CPUIRQSEL29_EV">EVENT:CPUIRQSEL29.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR7_PRI_28">7:0</a>
</TD>
<TD class="cellBitfieldCol2">PRI_28</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 28 (See <A class="xref" href="EVENT.html#CPUIRQSEL28_EV">EVENT:CPUIRQSEL28.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="NVIC_IPR8"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:NVIC_IPR8</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0420</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 E420</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 E420</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Irq 32 to 35 Priority<BR>
This register is used to assign a priority from 0 to 255 to each of the available interrupts. 0 is the highest priority, and 255 is the lowest. The interpretation of the Interrupt Priority Registers changes based on the setting in <A class="xref" href="#AIRCR_PRIGROUP">AIRCR.PRIGROUP</A>.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR8_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR8_PRI_33">15:8</a>
</TD>
<TD class="cellBitfieldCol2">PRI_33</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 33 (See <A class="xref" href="EVENT.html#CPUIRQSEL33_EV">EVENT:CPUIRQSEL33.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="NVIC_IPR8_PRI_32">7:0</a>
</TD>
<TD class="cellBitfieldCol2">PRI_32</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of interrupt 32 (See <A class="xref" href="EVENT.html#CPUIRQSEL32_EV">EVENT:CPUIRQSEL32.EV</A> for details).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CPUID"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:CPUID</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D00</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED00</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED00</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">CPUID Base<BR>
This register determines the <A class="mmap_legend_link" href="../legend.html#ID">ID</A> number of the processor core, the version number of the processor core and the implementation details of the processor core.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CPUID_IMPLEMENTER">31:24</a>
</TD>
<TD class="cellBitfieldCol2">IMPLEMENTER</TD>
<TD class="cellBitfieldCol3" colspan="3">Implementor code.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x41</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CPUID_VARIANT">23:20</a>
</TD>
<TD class="cellBitfieldCol2">VARIANT</TD>
<TD class="cellBitfieldCol3" colspan="3">Implementation defined variant number.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x2</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CPUID_CONSTANT">19:16</a>
</TD>
<TD class="cellBitfieldCol2">CONSTANT</TD>
<TD class="cellBitfieldCol3" colspan="3">Reads as 0xF</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CPUID_PARTNO">15:4</a>
</TD>
<TD class="cellBitfieldCol2">PARTNO</TD>
<TD class="cellBitfieldCol3" colspan="3">Number of processor within family.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xC23</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CPUID_REVISION">3:0</a>
</TD>
<TD class="cellBitfieldCol2">REVISION</TD>
<TD class="cellBitfieldCol3" colspan="3">Implementation defined revision number.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ICSR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:ICSR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D04</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED04</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED04</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Interrupt Control State<BR>
This register is used to set a pending Non-Maskable Interrupt (<A class="mmap_legend_link" href="../legend.html#NMI">NMI</A>), set or clear a pending <A class="mmap_legend_link" href="../legend.html#SVC">SVC</A>, set or clear a pending SysTick, check for pending exceptions, check the vector number of the highest priority pended exception, and check the vector number of the active exception.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICSR_NMIPENDSET">31</a>
</TD>
<TD class="cellBitfieldCol2">NMIPENDSET</TD>
<TD class="cellBitfieldCol3" colspan="3">Set pending <A class="mmap_legend_link" href="../legend.html#NMI">NMI</A> bit. Setting this bit pends and activates an <A class="mmap_legend_link" href="../legend.html#NMI">NMI</A>. Because <A class="mmap_legend_link" href="../legend.html#NMI">NMI</A> is the highest-priority interrupt, it takes effect as soon as it registers.<BR>
<BR>
0: No action<BR>
1: Set pending <A class="mmap_legend_link" href="../legend.html#NMI">NMI</A></TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICSR_RESERVED29">30:29</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED29</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICSR_PENDSVSET">28</a>
</TD>
<TD class="cellBitfieldCol2">PENDSVSET</TD>
<TD class="cellBitfieldCol3" colspan="3">Set pending pendSV bit.<BR>
<BR>
0: No action<BR>
1: Set pending PendSV</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICSR_PENDSVCLR">27</a>
</TD>
<TD class="cellBitfieldCol2">PENDSVCLR</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear pending pendSV bit<BR>
<BR>
0: No action<BR>
1: Clear pending pendSV</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">X</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICSR_PENDSTSET">26</a>
</TD>
<TD class="cellBitfieldCol2">PENDSTSET</TD>
<TD class="cellBitfieldCol3" colspan="3">Set a pending SysTick bit.<BR>
<BR>
0: No action<BR>
1: Set pending SysTick</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICSR_PENDSTCLR">25</a>
</TD>
<TD class="cellBitfieldCol2">PENDSTCLR</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear pending SysTick bit<BR>
<BR>
0: No action<BR>
1: Clear pending SysTick</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">X</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICSR_RESERVED24">24</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED24</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICSR_ISRPREEMPT">23</a>
</TD>
<TD class="cellBitfieldCol2">ISRPREEMPT</TD>
<TD class="cellBitfieldCol3" colspan="3">This field can only be used at debug time. It indicates that a pending interrupt is to be taken in the next running cycle. If <A class="xref" href="#DHCSR_C_MASKINTS">DHCSR.C_MASKINTS</A>= 0, the interrupt is serviced.<BR>
<BR>
0: A pending exception is not serviced.<BR>
1: A pending exception is serviced on exit from the debug halt state</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICSR_ISRPENDING">22</a>
</TD>
<TD class="cellBitfieldCol2">ISRPENDING</TD>
<TD class="cellBitfieldCol3" colspan="3">Interrupt pending flag. Excludes <A class="mmap_legend_link" href="../legend.html#NMI">NMI</A> and faults.<BR>
<BR>
0x0: Interrupt not pending<BR>
0x1: Interrupt pending</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICSR_RESERVED18">21:18</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED18</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICSR_VECTPENDING">17:12</a>
</TD>
<TD class="cellBitfieldCol2">VECTPENDING</TD>
<TD class="cellBitfieldCol3" colspan="3">Pending <A class="mmap_legend_link" href="../legend.html#ISR">ISR</A> number field. This field contains the interrupt number of the highest priority pending <A class="mmap_legend_link" href="../legend.html#ISR">ISR</A>.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICSR_RETTOBASE">11</a>
</TD>
<TD class="cellBitfieldCol2">RETTOBASE</TD>
<TD class="cellBitfieldCol3" colspan="3">Indicates whether there are preempted active exceptions:<BR>
<BR>
0: There are preempted active exceptions to execute<BR>
1: There are no active exceptions, or the currently-executing exception is the only active exception.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICSR_RESERVED9">10:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICSR_VECTACTIVE">8:0</a>
</TD>
<TD class="cellBitfieldCol2">VECTACTIVE</TD>
<TD class="cellBitfieldCol3" colspan="3">Active <A class="mmap_legend_link" href="../legend.html#ISR">ISR</A> number field. Reset clears this field.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="VTOR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:VTOR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D08</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED08</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED08</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Vector Table Offset<BR>
This register is used to relocated the vector table base address. The vector table base offset determines the offset from the bottom of the memory map. The two most significant bits and the seven least significant bits of the vector table base offset must be 0. The portion of vector table base offset that is allowed to change is <A class="xref" href="#VTOR_TBLOFF">TBLOFF</A>.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="VTOR_RESERVED30">31:30</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED30</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="VTOR_TBLOFF">29:7</a>
</TD>
<TD class="cellBitfieldCol2">TBLOFF</TD>
<TD class="cellBitfieldCol3" colspan="3">Bits 29 down to 7 of the vector table base offset.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="VTOR_RESERVED0">6:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="AIRCR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:AIRCR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D0C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED0C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED0C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Application Interrupt/Reset Control<BR>
This register is used to determine data endianness, clear all active state information for debug or to recover from a hard failure, execute a system reset, alter the priority grouping position (binary point).</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AIRCR_VECTKEY">31:16</a>
</TD>
<TD class="cellBitfieldCol2">VECTKEY</TD>
<TD class="cellBitfieldCol3" colspan="3">Register key. Writing to this register (<A class="xref" href="#AIRCR">AIRCR</A>) requires 0x05FA in <A class="xref" href="#AIRCR_VECTKEY">VECTKEY</A>. Otherwise the write value is ignored. Read always returns 0xFA05.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0xFA05</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AIRCR_ENDIANESS">15</a>
</TD>
<TD class="cellBitfieldCol2">ENDIANESS</TD>
<TD class="cellBitfieldCol3" colspan="3">Data endianness bit<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">LITTLE</TD>
<TD class="cellEnumTableCol3">Little endian</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">BIG</TD>
<TD class="cellEnumTableCol3">Big endian</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AIRCR_RESERVED11">14:11</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED11</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AIRCR_PRIGROUP">10:8</a>
</TD>
<TD class="cellBitfieldCol2">PRIGROUP</TD>
<TD class="cellBitfieldCol3" colspan="3">Interrupt priority grouping field. This field is a binary point position indicator for creating subpriorities for exceptions that share the same pre-emption level. It divides the PRI_n field in the Interrupt Priority Registers (<A class="xref" href="#NVIC_IPR0">NVIC_IPR0</A>, <A class="xref" href="#NVIC_IPR1">NVIC_IPR1</A>,..., and  <A class="xref" href="#NVIC_IPR8">NVIC_IPR8</A>) into a pre-emption level and a subpriority level. The binary point is a left-of value. This means that the <A class="xref" href="#AIRCR_PRIGROUP">PRIGROUP</A> value represents a point starting at the left of the Least Significant Bit (<A class="mmap_legend_link" href="../legend.html#LSB">LSB</A>). The lowest value might not be 0 depending on the number of bits allocated for priorities, and implementation choices.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AIRCR_RESERVED3">7:3</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AIRCR_SYSRESETREQ">2</a>
</TD>
<TD class="cellBitfieldCol2">SYSRESETREQ</TD>
<TD class="cellBitfieldCol3" colspan="3">Requests a warm reset. Setting this bit does not prevent Halting Debug from running.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AIRCR_VECTCLRACTIVE">1</a>
</TD>
<TD class="cellBitfieldCol2">VECTCLRACTIVE</TD>
<TD class="cellBitfieldCol3" colspan="3">Clears all active state information for active <A class="mmap_legend_link" href="../legend.html#NMI">NMI</A>, fault, and interrupts.  It is the responsibility of the application to reinitialize the stack. This bit is for returning to a known state during debug. The bit self-clears. <A class="mmap_legend_link" href="../legend.html#IPSR">IPSR</A> is not cleared by this operation. So, if used by an application, it must only be used at the base level of activation, or within a system handler whose active bit can be set.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AIRCR_VECTRESET">0</a>
</TD>
<TD class="cellBitfieldCol2">VECTRESET</TD>
<TD class="cellBitfieldCol3" colspan="3">System Reset bit. Resets the system, with the exception of debug components. This bit is reserved for debug use and can be written to 1 only when the core is halted. The bit self-clears. Writing this bit to 1 while core is not halted may result in unpredictable behavior.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SCR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:SCR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D10</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED10</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED10</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">System Control<BR>
This register is used for power-management functions, i.e., signaling to the system when the processor can enter a low power state, controlling how the processor enters and exits low power states.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SCR_RESERVED5">31:5</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED5</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SCR_SEVONPEND">4</a>
</TD>
<TD class="cellBitfieldCol2">SEVONPEND</TD>
<TD class="cellBitfieldCol3" colspan="3">Send Event on Pending bit:<BR>
<BR>
0: Only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded<BR>
1: Enabled events and all interrupts, including disabled interrupts, can wakeup the processor.<BR>
<BR>
When an event or interrupt enters pending state, the event signal wakes up the processor from <A class="mmap_legend_link" href="../legend.html#WFE">WFE</A>. If<BR>
the processor is not waiting for an event, the event is registered and affects the next <A class="mmap_legend_link" href="../legend.html#WFE">WFE</A>.<BR>
The processor also wakes up on execution of an <A class="mmap_legend_link" href="../legend.html#SEV">SEV</A> instruction.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SCR_RESERVED3">3</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SCR_SLEEPDEEP">2</a>
</TD>
<TD class="cellBitfieldCol2">SLEEPDEEP</TD>
<TD class="cellBitfieldCol3" colspan="3">Controls whether the processor uses sleep or deep sleep as its low power mode<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">SLEEP</TD>
<TD class="cellEnumTableCol3">Sleep</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">DEEPSLEEP</TD>
<TD class="cellEnumTableCol3">Deep sleep</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SCR_SLEEPONEXIT">1</a>
</TD>
<TD class="cellBitfieldCol2">SLEEPONEXIT</TD>
<TD class="cellBitfieldCol3" colspan="3">Sleep on exit when returning from Handler mode to Thread mode. Enables interrupt driven applications to avoid returning to empty main application.<BR>
<BR>
0: Do not sleep when returning to thread mode<BR>
1: Sleep on <A class="mmap_legend_link" href="../legend.html#ISR">ISR</A> exit</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SCR_RESERVED0">0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CCR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:CCR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D14</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED14</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED14</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configuration Control<BR>
This register is used to enable <A class="mmap_legend_link" href="../legend.html#NMI">NMI</A>, HardFault and <A class="mmap_legend_link" href="../legend.html#FAULTMASK">FAULTMASK</A> to ignore bus fault, trap divide by zero and unaligned accesses, enable user access to the Software Trigger Interrupt Register (<A class="xref" href="#STIR">STIR</A>), control entry to Thread Mode.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCR_RESERVED10">31:10</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED10</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCR_STKALIGN">9</a>
</TD>
<TD class="cellBitfieldCol2">STKALIGN</TD>
<TD class="cellBitfieldCol3" colspan="3">Stack alignment bit.<BR>
<BR>
0: Only 4-byte alignment is guaranteed for the <A class="mmap_legend_link" href="../legend.html#SP">SP</A> used prior to the exception on exception entry.<BR>
1: On exception entry, the <A class="mmap_legend_link" href="../legend.html#SP">SP</A> used prior to the exception is adjusted to be 8-byte aligned and the context to restore it is saved. The <A class="mmap_legend_link" href="../legend.html#SP">SP</A> is restored on the associated exception return.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCR_BFHFNMIGN">8</a>
</TD>
<TD class="cellBitfieldCol2">BFHFNMIGN</TD>
<TD class="cellBitfieldCol3" colspan="3">Enables handlers with priority -1 or -2 to ignore data BusFaults caused by load and store instructions. This applies to the HardFault, <A class="mmap_legend_link" href="../legend.html#NMI">NMI</A>, and <A class="mmap_legend_link" href="../legend.html#FAULTMASK">FAULTMASK</A> escalated handlers:<BR>
<BR>
0: Data BusFaults caused by load and store instructions cause a lock-up<BR>
1: Data BusFaults caused by load and store instructions are ignored.<BR>
<BR>
Set this bit to 1 only when the handler and its data are in absolutely safe memory. The normal use<BR>
of this bit is to probe system devices and bridges to detect problems.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCR_RESERVED5">7:5</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED5</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCR_DIV_0_TRP">4</a>
</TD>
<TD class="cellBitfieldCol2">DIV_0_TRP</TD>
<TD class="cellBitfieldCol3" colspan="3">Enables faulting or halting when the processor executes an <A class="mmap_legend_link" href="../legend.html#SDIV">SDIV</A> or <A class="mmap_legend_link" href="../legend.html#UDIV">UDIV</A> instruction with a divisor of 0:<BR>
<BR>
0: Do not trap divide by 0. In this mode, a divide by zero returns a quotient of 0.<BR>
1: Trap divide by 0. The relevant Usage Fault Status Register bit is <A class="xref" href="#CFSR_DIVBYZERO">CFSR.DIVBYZERO</A>.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCR_UNALIGN_TRP">3</a>
</TD>
<TD class="cellBitfieldCol2">UNALIGN_TRP</TD>
<TD class="cellBitfieldCol3" colspan="3">Enables unaligned access traps:<BR>
<BR>
0: Do not trap unaligned halfword and word accesses<BR>
1: Trap unaligned halfword and word accesses. The relevant Usage Fault Status Register bit is <A class="xref" href="#CFSR_UNALIGNED">CFSR.UNALIGNED</A>.<BR>
<BR>
If this bit is set to 1, an unaligned access generates a UsageFault.<BR>
Unaligned <A class="mmap_legend_link" href="../legend.html#LDM">LDM</A>, <A class="mmap_legend_link" href="../legend.html#STM">STM</A>, <A class="mmap_legend_link" href="../legend.html#LDRD">LDRD</A>, and <A class="mmap_legend_link" href="../legend.html#STRD">STRD</A> instructions always fault regardless of the value in <A class="xref" href="#CCR_UNALIGN_TRP">UNALIGN_TRP</A>.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCR_RESERVED2">2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCR_USERSETMPEND">1</a>
</TD>
<TD class="cellBitfieldCol2">USERSETMPEND</TD>
<TD class="cellBitfieldCol3" colspan="3">Enables unprivileged software access to <A class="xref" href="#STIR">STIR</A>:<BR>
<BR>
0: User code is not allowed to write to the Software Trigger Interrupt register (<A class="xref" href="#STIR">STIR</A>).<BR>
1: User code can write the Software Trigger Interrupt register (<A class="xref" href="#STIR">STIR</A>) to trigger (pend) a Main exception, which is associated with the Main stack pointer.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCR_NONBASETHREDENA">0</a>
</TD>
<TD class="cellBitfieldCol2">NONBASETHREDENA</TD>
<TD class="cellBitfieldCol3" colspan="3">Indicates how the processor enters Thread mode:<BR>
<BR>
0: Processor can enter Thread mode only when no exception is active.<BR>
1: Processor can enter Thread mode from any level using the appropriate return value (<A class="mmap_legend_link" href="../legend.html#EXC_RETURN">EXC_RETURN</A>).<BR>
<BR>
Exception returns occur when one of the following instructions loads a value of 0xFXXXXXXX into the <A class="mmap_legend_link" href="../legend.html#PC">PC</A> while in Handler mode: <BR>
- <A class="mmap_legend_link" href="../legend.html#POP">POP</A>/<A class="mmap_legend_link" href="../legend.html#LDM">LDM</A> which includes loading the <A class="mmap_legend_link" href="../legend.html#PC">PC</A>. <BR>
- <A class="mmap_legend_link" href="../legend.html#LDR">LDR</A> with <A class="mmap_legend_link" href="../legend.html#PC">PC</A> as a destination. <BR>
- <A class="mmap_legend_link" href="../legend.html#BX">BX</A> with any register. <BR>
The value written to the <A class="mmap_legend_link" href="../legend.html#PC">PC</A> is intercepted and is referred to as the <A class="mmap_legend_link" href="../legend.html#EXC_RETURN">EXC_RETURN</A> value.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SHPR1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:SHPR1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D18</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED18</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED18</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">System Handlers 4-7 Priority<BR>
This register is used to prioritize the following system handlers: Memory manage, Bus fault, and Usage fault. System Handlers are a special class of exception handler that can have their priority set to any of the priority levels. Most can be masked on (enabled) or off (disabled). When disabled, the fault is always treated as a Hard Fault.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHPR1_RESERVED24">31:24</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED24</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHPR1_PRI_6">23:16</a>
</TD>
<TD class="cellBitfieldCol2">PRI_6</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of system handler 6. UsageFault</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHPR1_PRI_5">15:8</a>
</TD>
<TD class="cellBitfieldCol2">PRI_5</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of system handler 5: BusFault</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHPR1_PRI_4">7:0</a>
</TD>
<TD class="cellBitfieldCol2">PRI_4</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of system handler 4: MemManage</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SHPR2"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:SHPR2</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D1C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED1C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED1C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">System Handlers 8-11 Priority<BR>
This register is used to prioritize the <A class="mmap_legend_link" href="../legend.html#SVC">SVC</A> handler. System Handlers are a special class of exception handler that can have their priority set to any of the priority levels. Most can be masked on (enabled) or off (disabled). When disabled, the fault is always treated as a Hard Fault.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHPR2_PRI_11">31:24</a>
</TD>
<TD class="cellBitfieldCol2">PRI_11</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of system handler 11. SVCall</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHPR2_RESERVED0">23:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SHPR3"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:SHPR3</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D20</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED20</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED20</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">System Handlers 12-15 Priority<BR>
This register is used to prioritize the following system handlers: SysTick, PendSV and Debug Monitor. System Handlers are a special class of exception handler that can have their priority set to any of the priority levels. Most can be masked on (enabled) or off (disabled). When disabled, the fault is always treated as a Hard Fault.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHPR3_PRI_15">31:24</a>
</TD>
<TD class="cellBitfieldCol2">PRI_15</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of system handler 15. SysTick exception</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHPR3_PRI_14">23:16</a>
</TD>
<TD class="cellBitfieldCol2">PRI_14</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of system handler 14. Pend SV</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHPR3_RESERVED8">15:8</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED8</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHPR3_PRI_12">7:0</a>
</TD>
<TD class="cellBitfieldCol2">PRI_12</TD>
<TD class="cellBitfieldCol3" colspan="3">Priority of system handler 12. Debug Monitor</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SHCSR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:SHCSR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D24</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED24</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED24</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">System Handler Control and State<BR>
This register is used to enable or disable the system handlers, determine the pending status of bus fault, mem manage fault, and <A class="mmap_legend_link" href="../legend.html#SVC">SVC</A>, determine the active status of the system handlers. If a fault condition occurs while its fault handler is disabled, the fault escalates to a Hard Fault.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHCSR_RESERVED19">31:19</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED19</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHCSR_USGFAULTENA">18</a>
</TD>
<TD class="cellBitfieldCol2">USGFAULTENA</TD>
<TD class="cellBitfieldCol3" colspan="3">Usage fault system handler enable<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Exception disabled</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Exception enabled</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHCSR_BUSFAULTENA">17</a>
</TD>
<TD class="cellBitfieldCol2">BUSFAULTENA</TD>
<TD class="cellBitfieldCol3" colspan="3">Bus fault system handler enable<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Exception disabled</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Exception enabled</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHCSR_MEMFAULTENA">16</a>
</TD>
<TD class="cellBitfieldCol2">MEMFAULTENA</TD>
<TD class="cellBitfieldCol3" colspan="3">MemManage fault system handler enable<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Exception disabled</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Exception enabled</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHCSR_SVCALLPENDED">15</a>
</TD>
<TD class="cellBitfieldCol2">SVCALLPENDED</TD>
<TD class="cellBitfieldCol3" colspan="3">SVCall pending<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOTPENDING</TD>
<TD class="cellEnumTableCol3">Exception is not active</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">PENDING</TD>
<TD class="cellEnumTableCol3">Exception is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHCSR_BUSFAULTPENDED">14</a>
</TD>
<TD class="cellBitfieldCol2">BUSFAULTPENDED</TD>
<TD class="cellBitfieldCol3" colspan="3">BusFault pending<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOTPENDING</TD>
<TD class="cellEnumTableCol3">Exception is not active</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">PENDING</TD>
<TD class="cellEnumTableCol3">Exception is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHCSR_MEMFAULTPENDED">13</a>
</TD>
<TD class="cellBitfieldCol2">MEMFAULTPENDED</TD>
<TD class="cellBitfieldCol3" colspan="3">MemManage exception pending<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOTPENDING</TD>
<TD class="cellEnumTableCol3">Exception is not active</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">PENDING</TD>
<TD class="cellEnumTableCol3">Exception is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHCSR_USGFAULTPENDED">12</a>
</TD>
<TD class="cellBitfieldCol2">USGFAULTPENDED</TD>
<TD class="cellBitfieldCol3" colspan="3">Usage fault pending<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOTPENDING</TD>
<TD class="cellEnumTableCol3">Exception is not active</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">PENDING</TD>
<TD class="cellEnumTableCol3">Exception is pending.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHCSR_SYSTICKACT">11</a>
</TD>
<TD class="cellBitfieldCol2">SYSTICKACT</TD>
<TD class="cellBitfieldCol3" colspan="3">SysTick active flag.<BR>
<BR>
0x0: Not active<BR>
0x1: Active<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOTACTIVE</TD>
<TD class="cellEnumTableCol3">Exception is not active</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">ACTIVE</TD>
<TD class="cellEnumTableCol3">Exception is active</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHCSR_PENDSVACT">10</a>
</TD>
<TD class="cellBitfieldCol2">PENDSVACT</TD>
<TD class="cellBitfieldCol3" colspan="3">PendSV active<BR>
<BR>
0x0: Not active<BR>
0x1: Active</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHCSR_RESERVED9">9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHCSR_MONITORACT">8</a>
</TD>
<TD class="cellBitfieldCol2">MONITORACT</TD>
<TD class="cellBitfieldCol3" colspan="3">Debug monitor active<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOTACTIVE</TD>
<TD class="cellEnumTableCol3">Exception is not active</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">ACTIVE</TD>
<TD class="cellEnumTableCol3">Exception is active</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHCSR_SVCALLACT">7</a>
</TD>
<TD class="cellBitfieldCol2">SVCALLACT</TD>
<TD class="cellBitfieldCol3" colspan="3">SVCall active<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOTACTIVE</TD>
<TD class="cellEnumTableCol3">Exception is not active</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">ACTIVE</TD>
<TD class="cellEnumTableCol3">Exception is active</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHCSR_RESERVED4">6:4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED4</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHCSR_USGFAULTACT">3</a>
</TD>
<TD class="cellBitfieldCol2">USGFAULTACT</TD>
<TD class="cellBitfieldCol3" colspan="3">UsageFault exception active<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOTACTIVE</TD>
<TD class="cellEnumTableCol3">Exception is not active</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">ACTIVE</TD>
<TD class="cellEnumTableCol3">Exception is active</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHCSR_RESERVED2">2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHCSR_BUSFAULTACT">1</a>
</TD>
<TD class="cellBitfieldCol2">BUSFAULTACT</TD>
<TD class="cellBitfieldCol3" colspan="3">BusFault exception active<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOTACTIVE</TD>
<TD class="cellEnumTableCol3">Exception is not active</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">ACTIVE</TD>
<TD class="cellEnumTableCol3">Exception is active</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHCSR_MEMFAULTACT">0</a>
</TD>
<TD class="cellBitfieldCol2">MEMFAULTACT</TD>
<TD class="cellBitfieldCol3" colspan="3">MemManage exception active<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOTACTIVE</TD>
<TD class="cellEnumTableCol3">Exception is not active</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">ACTIVE</TD>
<TD class="cellEnumTableCol3">Exception is active</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CFSR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:CFSR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D28</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED28</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED28</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configurable Fault Status<BR>
This register is used to obtain information about local faults. These registers include three subsections: The first byte is Memory Manage Fault Status Register (<A class="mmap_legend_link" href="../legend.html#MMFSR">MMFSR</A>). The second byte is Bus Fault Status Register (<A class="mmap_legend_link" href="../legend.html#BFSR">BFSR</A>). The higher half-word is Usage Fault Status Register (<A class="mmap_legend_link" href="../legend.html#UFSR">UFSR</A>). The flags in these registers indicate the causes of local faults. Multiple flags can be set if more than one fault occurs. These register are read/write-clear. This means that they can be read normally, but writing a 1 to any bit clears that bit.<BR>
The <A class="xref" href="#CFSR">CFSR</A> is byte accessible. <A class="xref" href="#CFSR">CFSR</A> or its subregisters can be accessed as follows:<BR>
The following accesses are possible to the <A class="xref" href="#CFSR">CFSR</A> register:<BR>
- access the complete register with a word access to 0xE000ED28. <BR>
- access the <A class="mmap_legend_link" href="../legend.html#MMFSR">MMFSR</A> with a byte access to 0xE000ED28<BR>
- access the <A class="mmap_legend_link" href="../legend.html#MMFSR">MMFSR</A> and <A class="mmap_legend_link" href="../legend.html#BFSR">BFSR</A> with a halfword access to 0xE000ED28<BR>
- access the <A class="mmap_legend_link" href="../legend.html#BFSR">BFSR</A> with a byte access to 0xE000ED29<BR>
- access the <A class="mmap_legend_link" href="../legend.html#UFSR">UFSR</A> with a halfword access to 0xE000ED2A.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFSR_RESERVED26">31:26</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED26</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFSR_DIVBYZERO">25</a>
</TD>
<TD class="cellBitfieldCol2">DIVBYZERO</TD>
<TD class="cellBitfieldCol3" colspan="3">When <A class="xref" href="#CCR_DIV_0_TRP">CCR.DIV_0_TRP</A> (see Configuration Control Register on page 8-26) is enabled and an <A class="mmap_legend_link" href="../legend.html#SDIV">SDIV</A> or <A class="mmap_legend_link" href="../legend.html#UDIV">UDIV</A> instruction is used with a divisor of 0, this fault occurs The instruction is executed and the return <A class="mmap_legend_link" href="../legend.html#PC">PC</A> points to it. If <A class="xref" href="#CCR_DIV_0_TRP">CCR.DIV_0_TRP</A> is not set, then the divide returns a quotient of 0.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFSR_UNALIGNED">24</a>
</TD>
<TD class="cellBitfieldCol2">UNALIGNED</TD>
<TD class="cellBitfieldCol3" colspan="3">When <A class="xref" href="#CCR_UNALIGN_TRP">CCR.UNALIGN_TRP</A> is enabled, and there is an attempt to make an unaligned memory access, then this fault occurs. Unaligned LDM/STM/LDRD/STRD instructions always fault irrespective of the setting of <A class="xref" href="#CCR_UNALIGN_TRP">CCR.UNALIGN_TRP</A>.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFSR_RESERVED20">23:20</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED20</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFSR_NOCP">19</a>
</TD>
<TD class="cellBitfieldCol2">NOCP</TD>
<TD class="cellBitfieldCol3" colspan="3">Attempt to use a coprocessor instruction. The processor does not support coprocessor instructions.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFSR_INVPC">18</a>
</TD>
<TD class="cellBitfieldCol2">INVPC</TD>
<TD class="cellBitfieldCol3" colspan="3">Attempt to load <A class="mmap_legend_link" href="../legend.html#EXC_RETURN">EXC_RETURN</A> into <A class="mmap_legend_link" href="../legend.html#PC">PC</A> illegally. Invalid instruction, invalid context, invalid value. The return <A class="mmap_legend_link" href="../legend.html#PC">PC</A> points to the instruction that tried to set the PC.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFSR_INVSTATE">17</a>
</TD>
<TD class="cellBitfieldCol2">INVSTATE</TD>
<TD class="cellBitfieldCol3" colspan="3">Indicates an attempt to execute in an invalid <A class="mmap_legend_link" href="../legend.html#EPSR">EPSR</A> state (e.g. after a <A class="mmap_legend_link" href="../legend.html#BX">BX</A> type instruction has changed state). This includes state change after entry to or return from exception, as well as from inter-working instructions. Return <A class="mmap_legend_link" href="../legend.html#PC">PC</A> points to faulting instruction, with the invalid state.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFSR_UNDEFINSTR">16</a>
</TD>
<TD class="cellBitfieldCol2">UNDEFINSTR</TD>
<TD class="cellBitfieldCol3" colspan="3">This bit is set when the processor attempts to execute an undefined instruction. This is an instruction that the processor cannot decode. The return <A class="mmap_legend_link" href="../legend.html#PC">PC</A> points to the undefined instruction.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFSR_BFARVALID">15</a>
</TD>
<TD class="cellBitfieldCol2">BFARVALID</TD>
<TD class="cellBitfieldCol3" colspan="3">This bit is set if the Bus Fault Address Register (<A class="xref" href="#BFAR">BFAR</A>) contains a valid address. This is true after a bus fault where the address is known. Other faults can clear this bit, such as a Mem Manage fault occurring later. If a Bus fault occurs that is escalated to a Hard Fault because of priority, the Hard Fault handler must clear this bit. This prevents problems if returning to a stacked active Bus fault handler whose <A class="xref" href="#BFAR">BFAR</A> value has been overwritten.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFSR_RESERVED13">14:13</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED13</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFSR_STKERR">12</a>
</TD>
<TD class="cellBitfieldCol2">STKERR</TD>
<TD class="cellBitfieldCol3" colspan="3">Stacking from exception has caused one or more bus faults. The <A class="mmap_legend_link" href="../legend.html#SP">SP</A> is still adjusted and the values in the context area on the stack might be incorrect. <A class="xref" href="#BFAR">BFAR</A> is not written.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFSR_UNSTKERR">11</a>
</TD>
<TD class="cellBitfieldCol2">UNSTKERR</TD>
<TD class="cellBitfieldCol3" colspan="3">Unstack from exception return has caused one or more bus faults. This is chained to the handler, so that the original return stack is still present. <A class="mmap_legend_link" href="../legend.html#SP">SP</A> is not adjusted from failing return and new save is not performed. <A class="xref" href="#BFAR">BFAR</A> is not written.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFSR_IMPRECISERR">10</a>
</TD>
<TD class="cellBitfieldCol2">IMPRECISERR</TD>
<TD class="cellBitfieldCol3" colspan="3">Imprecise data bus error. It is a BusFault, but the Return <A class="mmap_legend_link" href="../legend.html#PC">PC</A> is not related to the causing instruction. This is not a synchronous fault. So, if detected when the priority of the current activation is higher than the Bus Fault, it only pends. Bus fault activates when returning to a lower priority activation. If a precise fault occurs before returning to a lower priority exception, the handler detects both <A class="xref" href="#CFSR_IMPRECISERR">IMPRECISERR</A> set and one of the precise fault status bits set at the same time. <A class="xref" href="#BFAR">BFAR</A> is not written.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFSR_PRECISERR">9</a>
</TD>
<TD class="cellBitfieldCol2">PRECISERR</TD>
<TD class="cellBitfieldCol3" colspan="3">Precise data bus error return.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFSR_IBUSERR">8</a>
</TD>
<TD class="cellBitfieldCol2">IBUSERR</TD>
<TD class="cellBitfieldCol3" colspan="3">Instruction bus error flag. This flag is set by a prefetch error. The fault stops on the instruction, so if the error occurs under a branch shadow, no fault occurs. <A class="xref" href="#BFAR">BFAR</A> is not written.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFSR_MMARVALID">7</a>
</TD>
<TD class="cellBitfieldCol2">MMARVALID</TD>
<TD class="cellBitfieldCol3" colspan="3">Memory Manage Address Register (<A class="xref" href="#MMFAR">MMFAR</A>) address valid flag. A later-arriving fault, such as a bus fault, can clear a memory manage fault.. If a MemManage fault occurs that is escalated to a Hard Fault because of priority, the Hard Fault handler must clear this bit. This prevents problems on return to a stacked active MemManage handler whose <A class="xref" href="#MMFAR">MMFAR</A> value has been overwritten.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFSR_RESERVED5">6:5</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED5</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFSR_MSTKERR">4</a>
</TD>
<TD class="cellBitfieldCol2">MSTKERR</TD>
<TD class="cellBitfieldCol3" colspan="3">Stacking from exception has caused one or more access violations. The <A class="mmap_legend_link" href="../legend.html#SP">SP</A> is still adjusted and the values in the context area on the stack might be incorrect. <A class="xref" href="#MMFAR">MMFAR</A> is not written.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFSR_MUNSTKERR">3</a>
</TD>
<TD class="cellBitfieldCol2">MUNSTKERR</TD>
<TD class="cellBitfieldCol3" colspan="3">Unstack from exception return has caused one or more access violations. This is chained to the handler, so that the original return stack is still present. <A class="mmap_legend_link" href="../legend.html#SP">SP</A> is not adjusted from failing return and new save is not performed. <A class="xref" href="#MMFAR">MMFAR</A> is not written.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFSR_RESERVED2">2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFSR_DACCVIOL">1</a>
</TD>
<TD class="cellBitfieldCol2">DACCVIOL</TD>
<TD class="cellBitfieldCol3" colspan="3">Data access violation flag. Attempting to load or store at a location that does not permit the operation sets this flag. The return <A class="mmap_legend_link" href="../legend.html#PC">PC</A> points to the faulting instruction. This error loads <A class="xref" href="#MMFAR">MMFAR</A> with the address of the attempted access.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFSR_IACCVIOL">0</a>
</TD>
<TD class="cellBitfieldCol2">IACCVIOL</TD>
<TD class="cellBitfieldCol3" colspan="3">Instruction access violation flag. Attempting to fetch an instruction from a location that does not permit execution sets this flag. This occurs on any access to an <A class="mmap_legend_link" href="../legend.html#XN">XN</A> region, even when the <A class="mmap_legend_link" href="../legend.html#MPU">MPU</A> is disabled or not present. The return <A class="mmap_legend_link" href="../legend.html#PC">PC</A> points to the faulting instruction. <A class="xref" href="#MMFAR">MMFAR</A> is not written.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="HFSR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:HFSR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D2C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED2C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED2C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Hard Fault Status<BR>
This register is used to obtain information about events that activate the Hard Fault handler. This register is a write-clear register. This means that writing a 1 to a bit clears that bit.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="HFSR_DEBUGEVT">31</a>
</TD>
<TD class="cellBitfieldCol2">DEBUGEVT</TD>
<TD class="cellBitfieldCol3" colspan="3">This bit is set if there is a fault related to debug. This is only possible when halting debug is not enabled. For monitor enabled debug, it only happens for <A class="mmap_legend_link" href="../legend.html#BKPT">BKPT</A> when the current priority is higher than the monitor. When both halting and monitor debug are disabled, it only happens for debug events that are not ignored (minimally, BKPT). The Debug Fault Status Register is updated.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="HFSR_FORCED">30</a>
</TD>
<TD class="cellBitfieldCol2">FORCED</TD>
<TD class="cellBitfieldCol3" colspan="3">Hard Fault activated because a Configurable Fault was received and cannot activate because of priority or because the Configurable Fault is disabled. The Hard Fault handler then has to read the other fault status registers to determine cause.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="HFSR_RESERVED2">29:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="HFSR_VECTTBL">1</a>
</TD>
<TD class="cellBitfieldCol2">VECTTBL</TD>
<TD class="cellBitfieldCol3" colspan="3">This bit is set if there is a fault because of vector table read on exception processing (Bus Fault). This case is always a Hard Fault. The return <A class="mmap_legend_link" href="../legend.html#PC">PC</A> points to the pre-empted instruction.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="HFSR_RESERVED0">0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="DFSR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:DFSR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D30</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED30</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED30</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Debug Fault Status<BR>
This register is used to monitor external debug requests, vector catches, data watchpoint match, <A class="mmap_legend_link" href="../legend.html#BKPT">BKPT</A> instruction execution, halt requests. Multiple flags in the Debug Fault Status Register can be set when multiple fault conditions occur. The register is read/write clear. This means that it can be read normally. Writing a 1 to a bit clears that bit. Note that these bits are not set unless the event is caught. This means that it causes a stop of some sort. If halting debug is enabled, these events stop the processor into debug. If debug is disabled and the debug monitor is enabled, then this becomes a debug monitor handler call, if priority permits. If debug and the monitor are both disabled, some of these events are Hard Faults, and some are ignored.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DFSR_RESERVED5">31:5</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED5</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DFSR_EXTERNAL">4</a>
</TD>
<TD class="cellBitfieldCol2">EXTERNAL</TD>
<TD class="cellBitfieldCol3" colspan="3">External debug request flag. The processor stops on next instruction boundary.<BR>
<BR>
0x0: External debug request signal not asserted<BR>
0x1: External debug request signal asserted</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DFSR_VCATCH">3</a>
</TD>
<TD class="cellBitfieldCol2">VCATCH</TD>
<TD class="cellBitfieldCol3" colspan="3">Vector catch flag. When this flag is set, a flag in one of the local fault status registers is also set to indicate the type of fault.<BR>
<BR>
0x0: No vector catch occurred<BR>
0x1: Vector catch occurred</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DFSR_DWTTRAP">2</a>
</TD>
<TD class="cellBitfieldCol2">DWTTRAP</TD>
<TD class="cellBitfieldCol3" colspan="3">Data Watchpoint and Trace (DWT) flag. The processor stops at the current instruction or at the next instruction.<BR>
<BR>
0x0: No <A class="mmap_legend_link" href="../legend.html#DWT">DWT</A> match<BR>
0x1: <A class="mmap_legend_link" href="../legend.html#DWT">DWT</A> match</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DFSR_BKPT">1</a>
</TD>
<TD class="cellBitfieldCol2">BKPT</TD>
<TD class="cellBitfieldCol3" colspan="3">BKPT flag. The <A class="mmap_legend_link" href="../legend.html#BKPT">BKPT</A> flag is set by a <A class="mmap_legend_link" href="../legend.html#BKPT">BKPT</A> instruction in flash patch code, and also by normal code. Return <A class="mmap_legend_link" href="../legend.html#PC">PC</A> points to breakpoint containing instruction.<BR>
<BR>
0x0: No <A class="mmap_legend_link" href="../legend.html#BKPT">BKPT</A> instruction execution<BR>
0x1: <A class="mmap_legend_link" href="../legend.html#BKPT">BKPT</A> instruction execution</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DFSR_HALTED">0</a>
</TD>
<TD class="cellBitfieldCol2">HALTED</TD>
<TD class="cellBitfieldCol3" colspan="3">Halt request flag. The processor is halted on the next instruction.<BR>
<BR>
0x0: No halt request<BR>
0x1: Halt requested by <A class="mmap_legend_link" href="../legend.html#NVIC">NVIC</A>, including step</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="MMFAR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:MMFAR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D34</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED34</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED34</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Mem Manage Fault Address<BR>
This register is used to read the address of the location that caused a Memory Manage Fault.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MMFAR_ADDRESS">31:0</a>
</TD>
<TD class="cellBitfieldCol2">ADDRESS</TD>
<TD class="cellBitfieldCol3" colspan="3">Mem Manage fault address field.<BR>
This field is the data address of a faulted load or store attempt. When an unaligned access faults, the address is the actual address that faulted. Because an access can be split into multiple parts, each aligned, this address can be any offset in the range of the requested size. Flags <A class="xref" href="#CFSR_IACCVIOL">CFSR.IACCVIOL</A>, <A class="xref" href="#CFSR_DACCVIOL">CFSR.DACCVIOL</A> ,<A class="xref" href="#CFSR_MUNSTKERR">CFSR.MUNSTKERR</A> and <A class="xref" href="#CFSR_MSTKERR">CFSR.MSTKERR</A> in combination with <A class="xref" href="#CFSR_MMARVALID">CFSR.MMARVALID</A>indicate the cause of the fault.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0xXXXX XXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="BFAR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:BFAR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D38</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED38</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED38</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Bus Fault Address<BR>
This register is used to read the address of the location that generated a Bus Fault.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="BFAR_ADDRESS">31:0</a>
</TD>
<TD class="cellBitfieldCol2">ADDRESS</TD>
<TD class="cellBitfieldCol3" colspan="3">Bus fault address field. This field is the data address of a faulted load or store attempt. When an unaligned access faults, the address is the address requested by the instruction, even if that is not the address that faulted. <BR>
Flags <A class="xref" href="#CFSR_IBUSERR">CFSR.IBUSERR</A>, <A class="xref" href="#CFSR_PRECISERR">CFSR.PRECISERR</A>, <A class="xref" href="#CFSR_IMPRECISERR">CFSR.IMPRECISERR</A>, <A class="xref" href="#CFSR_UNSTKERR">CFSR.UNSTKERR</A> and <A class="xref" href="#CFSR_STKERR">CFSR.STKERR</A> in combination with <A class="xref" href="#CFSR_BFARVALID">CFSR.BFARVALID</A> indicate the cause of the fault.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0xXXXX XXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="AFSR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:AFSR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D3C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED3C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED3C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Auxiliary Fault Status<BR>
This register is used to determine additional system fault information to software. Single-cycle high level on an auxiliary faults is latched as one. The bit can only be cleared by writing a one to the corresponding bit. Auxiliary fault inputs to the <A class="mmap_legend_link" href="../legend.html#CPU">CPU</A> are tied to 0.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AFSR_IMPDEF">31:0</a>
</TD>
<TD class="cellBitfieldCol2">IMPDEF</TD>
<TD class="cellBitfieldCol3" colspan="3">Implementation defined. The bits map directly onto the signal assignment to the auxiliary fault inputs. Tied to 0</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ID_PFR0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:ID_PFR0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D40</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED40</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED40</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Processor Feature 0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ID_PFR0_RESERVED8">31:8</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED8</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ID_PFR0_STATE1">7:4</a>
</TD>
<TD class="cellBitfieldCol2">STATE1</TD>
<TD class="cellBitfieldCol3" colspan="3">State1 (T-bit == 1)<BR>
<BR>
0x0: N/A<BR>
0x1: N/A<BR>
0x2: Thumb-2 encoding with the 16-bit basic instructions plus 32-bit Buncond/BL but no other 32-bit basic instructions (Note non-basic 32-bit instructions can be added using the appropriate instruction attribute, but other 32-bit basic instructions cannot.)<BR>
0x3: Thumb-2 encoding with all Thumb-2 basic instructions</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ID_PFR0_STATE0">3:0</a>
</TD>
<TD class="cellBitfieldCol2">STATE0</TD>
<TD class="cellBitfieldCol3" colspan="3">State0 (T-bit == 0)<BR>
<BR>
0x0: No <A class="mmap_legend_link" href="../legend.html#ARM">ARM</A> encoding<BR>
0x1: N/A</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ID_PFR1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:ID_PFR1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D44</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED44</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED44</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Processor Feature 1</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ID_PFR1_RESERVED12">31:12</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED12</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ID_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL">11:8</a>
</TD>
<TD class="cellBitfieldCol2">MICROCONTROLLER_PROGRAMMERS_MODEL</TD>
<TD class="cellBitfieldCol3" colspan="3">Microcontroller programmer&#39;s model<BR>
<BR>
0x0: Not supported<BR>
0x2: Two-stack support</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x2</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ID_PFR1_RESERVED0">7:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ID_DFR0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:ID_DFR0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D48</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED48</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED48</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Debug Feature 0<BR>
This register provides a high level view of the debug system. Further details are provided in the debug infrastructure itself.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ID_DFR0_RESERVED24">31:24</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED24</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ID_DFR0_MICROCONTROLLER_DEBUG_MODEL">23:20</a>
</TD>
<TD class="cellBitfieldCol2">MICROCONTROLLER_DEBUG_MODEL</TD>
<TD class="cellBitfieldCol3" colspan="3">Microcontroller Debug Model - memory mapped<BR>
<BR>
0x0: Not supported<BR>
0x1: Microcontroller debug v1 (<A class="mmap_legend_link" href="../legend.html#ITM">ITM</A>v1 and <A class="mmap_legend_link" href="../legend.html#DWT">DWT</A>v1)</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ID_DFR0_RESERVED0">19:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ID_AFR0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:ID_AFR0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D4C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED4C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED4C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Auxiliary Feature 0<BR>
This register provides some freedom for implementation defined features to be registered. Not used in Cortex-M.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ID_AFR0_RESERVED0">31:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ID_MMFR0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:ID_MMFR0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D50</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED50</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED50</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Memory Model Feature 0<BR>
General information on the memory model and memory management support.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ID_MMFR0_RESERVED0">31:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0010 0030</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ID_MMFR1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:ID_MMFR1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D54</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED54</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED54</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Memory Model Feature 1<BR>
General information on the memory model and memory management support.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ID_MMFR1_RESERVED0">31:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ID_MMFR2"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:ID_MMFR2</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D58</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED58</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED58</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Memory Model Feature 2<BR>
General information on the memory model and memory management support.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ID_MMFR2_RESERVED28">31:25</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED28</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ID_MMFR2_WAIT_FOR_INTERRUPT_STALLING">24</a>
</TD>
<TD class="cellBitfieldCol2">WAIT_FOR_INTERRUPT_STALLING</TD>
<TD class="cellBitfieldCol3" colspan="3">wait for interrupt stalling<BR>
<BR>
0x0: Not supported<BR>
0x1: Wait for interrupt supported</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ID_MMFR2_RESERVED0">23:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ID_MMFR3"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:ID_MMFR3</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D5C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED5C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED5C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Memory Model Feature 3<BR>
General information on the memory model and memory management support.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ID_MMFR3_RESERVED0">31:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ID_ISAR0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:ID_ISAR0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D60</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED60</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED60</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">ISA Feature 0<BR>
Information on the instruction set attributes register</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ID_ISAR0_RESERVED0">31:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0110 1110</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ID_ISAR1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:ID_ISAR1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D64</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED64</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED64</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">ISA Feature 1<BR>
Information on the instruction set attributes register</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ID_ISAR1_RESERVED0">31:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0211 1000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ID_ISAR2"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:ID_ISAR2</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D68</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED68</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED68</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">ISA Feature 2<BR>
Information on the instruction set attributes register</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ID_ISAR2_RESERVED0">31:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x2111 2231</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ID_ISAR3"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:ID_ISAR3</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D6C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED6C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED6C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">ISA Feature 3<BR>
Information on the instruction set attributes register</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ID_ISAR3_RESERVED0">31:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0111 1110</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ID_ISAR4"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:ID_ISAR4</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D70</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED70</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED70</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">ISA Feature 4<BR>
Information on the instruction set attributes register</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ID_ISAR4_RESERVED0">31:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0131 0132</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CPACR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:CPACR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0D88</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 ED88</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 ED88</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Coprocessor Access Control<BR>
This register specifies the access privileges for coprocessors.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CPACR_RESERVED0">31:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="DHCSR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:DHCSR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0DF0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 EDF0</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 EDF0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Debug Halting Control and Status<BR>
The purpose of this register is to provide status information about the state of the processor, enable core debug, halt and step the processor. For writes, 0xA05F must be written to higher half-word of this register, otherwise the write operation is ignored and no bits are written into the register. If not enabled for Halting mode, <A class="xref" href="#DHCSR_C_DEBUGEN">C_DEBUGEN</A> = 1, all other fields are disabled. This register is not reset on a core reset. It is reset by a power-on reset. However, <A class="xref" href="#DHCSR_C_HALT">C_HALT</A> always clears on a core reset. To halt on a reset, the following bits must be enabled: <A class="xref" href="#DEMCR_VC_CORERESET">DEMCR.VC_CORERESET</A> and <A class="xref" href="#DHCSR_C_DEBUGEN">C_DEBUGEN</A>. Note that writes to this register in any size other than word are unpredictable. It is acceptable to read in any size, and it can be used to avoid or intentionally change a sticky bit.<BR>
<BR>
Behavior of the system when writing to this register while <A class="mmap_legend_link" href="../legend.html#CPU">CPU</A> is halted (i.e. <A class="xref" href="#DHCSR_C_DEBUGEN">C_DEBUGEN</A> = 1 and <A class="xref" href="#DHCSR_S_HALT">S_HALT</A>= 1):<BR>
<A class="xref" href="#DHCSR_C_HALT">C_HALT</A>=0, <A class="xref" href="#DHCSR_C_STEP">C_STEP</A>=0, <A class="xref" href="#DHCSR_C_MASKINTS">C_MASKINTS</A>=0               Exit Debug state and start instruction execution. Exceptions activate according to the exception configuration rules.<BR>
<A class="xref" href="#DHCSR_C_HALT">C_HALT</A>=0, <A class="xref" href="#DHCSR_C_STEP">C_STEP</A>=0, <A class="xref" href="#DHCSR_C_MASKINTS">C_MASKINTS</A>=1               Exit Debug state and start instruction execution. PendSV, SysTick and external configurable interrupts are disabled, otherwise exceptions activate according to standard configuration rules.<BR>
<A class="xref" href="#DHCSR_C_HALT">C_HALT</A>=0, <A class="xref" href="#DHCSR_C_STEP">C_STEP</A>=1, <A class="xref" href="#DHCSR_C_MASKINTS">C_MASKINTS</A>=0               Exit Debug state, step an instruction and halt. Exceptions activate according to the exception configuration rules.<BR>
<A class="xref" href="#DHCSR_C_HALT">C_HALT</A>=0, <A class="xref" href="#DHCSR_C_STEP">C_STEP</A>=1, <A class="xref" href="#DHCSR_C_MASKINTS">C_MASKINTS</A>=1               Exit Debug state, step an instruction and halt. PendSV, SysTick and external configurable interrupts are disabled, otherwise exceptions activate according to standard configuration rules.<BR>
<A class="xref" href="#DHCSR_C_HALT">C_HALT</A>=1, <A class="xref" href="#DHCSR_C_STEP">C_STEP</A>=x, <A class="xref" href="#DHCSR_C_MASKINTS">C_MASKINTS</A>=x               Remain in Debug state</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DHCSR_RESERVED26">31:26</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED26</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. <BR>
When writing to this register, 0x28 must be written this bit-field, otherwise the write operation is ignored and no bits are written into the register.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DHCSR_S_RESET_ST">25</a>
</TD>
<TD class="cellBitfieldCol2">S_RESET_ST</TD>
<TD class="cellBitfieldCol3" colspan="3">Indicates that the core has been reset, or is now being reset, since the last time this bit was read. This a sticky bit that clears on read. So, reading twice and getting 1 then 0 means it was reset in the past. Reading twice and getting 1 both times means that it is being reset now (held in reset still).<BR>
When writing to this register, 0 must be written this bit-field, otherwise the write operation is ignored and no bits are written into the register.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DHCSR_S_RETIRE_ST">24</a>
</TD>
<TD class="cellBitfieldCol2">S_RETIRE_ST</TD>
<TD class="cellBitfieldCol3" colspan="3">Indicates that an instruction has completed since last read. This is a sticky bit that clears on read. This determines if the core is stalled on a load/store or fetch.<BR>
When writing to this register, 0 must be written this bit-field, otherwise the write operation is ignored and no bits are written into the register.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DHCSR_RESERVED20">23:20</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED20</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. <BR>
When writing to this register, 0x5 must be written this bit-field, otherwise the write operation is ignored and no bits are written into the register.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DHCSR_S_LOCKUP">19</a>
</TD>
<TD class="cellBitfieldCol2">S_LOCKUP</TD>
<TD class="cellBitfieldCol3" colspan="3">Reads as one if the core is running (not halted) and a lockup condition is present.<BR>
When writing to this register, 1 must be written this bit-field, otherwise the write operation is ignored and no bits are written into the register.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DHCSR_S_SLEEP">18</a>
</TD>
<TD class="cellBitfieldCol2">S_SLEEP</TD>
<TD class="cellBitfieldCol3" colspan="3">Indicates that the core is sleeping (<A class="mmap_legend_link" href="../legend.html#WFI">WFI</A>, <A class="mmap_legend_link" href="../legend.html#WFE">WFE</A>, or <A class="mmap_legend_link" href="../legend.html#SLEEP-ON-EXIT">SLEEP-ON-EXIT</A>). Must use <A class="xref" href="#DHCSR_C_HALT">C_HALT</A> to gain control or wait for interrupt to wake-up.<BR>
When writing to this register, 1 must be written this bit-field, otherwise the write operation is ignored and no bits are written into the register.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DHCSR_S_HALT">17</a>
</TD>
<TD class="cellBitfieldCol2">S_HALT</TD>
<TD class="cellBitfieldCol3" colspan="3">The core is in debug state when this bit is set.<BR>
When writing to this register, 1 must be written this bit-field, otherwise the write operation is ignored and no bits are written into the register.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DHCSR_S_REGRDY">16</a>
</TD>
<TD class="cellBitfieldCol2">S_REGRDY</TD>
<TD class="cellBitfieldCol3" colspan="3">Register Read/Write on the Debug Core Register Selector register is available. Last transfer is complete.<BR>
When writing to this register, 1 must be written this bit-field, otherwise the write operation is ignored and no bits are written into the register.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">X</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DHCSR_RESERVED6">15:6</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED6</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DHCSR_C_SNAPSTALL">5</a>
</TD>
<TD class="cellBitfieldCol2">C_SNAPSTALL</TD>
<TD class="cellBitfieldCol3" colspan="3">If the core is stalled on a load/store operation the stall ceases and the instruction is forced to complete. This enables Halting debug to gain control of the core. It can only be set if: <A class="xref" href="#DHCSR_C_DEBUGEN">C_DEBUGEN</A> = 1 and <A class="xref" href="#DHCSR_C_HALT">C_HALT</A> = 1. The core reads <A class="xref" href="#DHCSR_S_RETIRE_ST">S_RETIRE_ST</A> as 0. This indicates that no instruction has advanced. This prevents misuse. The bus state is Unpredictable when this is used. <A class="xref" href="#DHCSR_S_RETIRE_ST">S_RETIRE_ST</A> can detect core stalls on load/store operations.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DHCSR_RESERVED4">4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED4</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DHCSR_C_MASKINTS">3</a>
</TD>
<TD class="cellBitfieldCol2">C_MASKINTS</TD>
<TD class="cellBitfieldCol3" colspan="3">Mask interrupts when stepping or running in halted debug. This masking does not affect <A class="mmap_legend_link" href="../legend.html#NMI">NMI</A>, fault exceptions and <A class="mmap_legend_link" href="../legend.html#SVC">SVC</A> caused by execution of the instructions. This bit must only be modified when the processor is halted (<A class="xref" href="#DHCSR_S_HALT">S_HALT</A> == 1).  <A class="xref" href="#DHCSR_C_MASKINTS">C_MASKINTS</A> must be set or cleared before halt is released (i.e., the writes to set or clear <A class="xref" href="#DHCSR_C_MASKINTS">C_MASKINTS</A> and to set or clear <A class="xref" href="#DHCSR_C_HALT">C_HALT</A> must be separate). Modifying <A class="xref" href="#DHCSR_C_MASKINTS">C_MASKINTS</A> while the system is running with halting debug support enabled (<A class="xref" href="#DHCSR_C_DEBUGEN">C_DEBUGEN</A> = 1, <A class="xref" href="#DHCSR_S_HALT">S_HALT</A> = 0) may cause unpredictable behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DHCSR_C_STEP">2</a>
</TD>
<TD class="cellBitfieldCol2">C_STEP</TD>
<TD class="cellBitfieldCol3" colspan="3">Steps the core in halted debug. When <A class="xref" href="#DHCSR_C_DEBUGEN">C_DEBUGEN</A> = 0, this bit has no effect. Must only be modified when the processor is halted (<A class="xref" href="#DHCSR_S_HALT">S_HALT</A> == 1).<BR>
Modifying <A class="xref" href="#DHCSR_C_STEP">C_STEP</A> while the system is running with halting debug support enabled (<A class="xref" href="#DHCSR_C_DEBUGEN">C_DEBUGEN</A> = 1, <A class="xref" href="#DHCSR_S_HALT">S_HALT</A> = 0) may cause unpredictable behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DHCSR_C_HALT">1</a>
</TD>
<TD class="cellBitfieldCol2">C_HALT</TD>
<TD class="cellBitfieldCol3" colspan="3">Halts the core. This bit is set automatically when the core Halts. For example Breakpoint. This bit clears on core reset.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DHCSR_C_DEBUGEN">0</a>
</TD>
<TD class="cellBitfieldCol2">C_DEBUGEN</TD>
<TD class="cellBitfieldCol3" colspan="3">Enables debug. This can only be written by AHB-AP and not by the core. It is ignored when written by the core, which cannot set or clear it. The core must write a 1 to it when writing <A class="xref" href="#DHCSR_C_HALT">C_HALT</A> to halt itself.<BR>
The values of <A class="xref" href="#DHCSR_C_HALT">C_HALT</A>, <A class="xref" href="#DHCSR_C_STEP">C_STEP</A> and <A class="xref" href="#DHCSR_C_MASKINTS">C_MASKINTS</A> are ignored by hardware when <A class="xref" href="#DHCSR_C_DEBUGEN">C_DEBUGEN</A> = 0. The read values for <A class="xref" href="#DHCSR_C_HALT">C_HALT</A>, <A class="xref" href="#DHCSR_C_STEP">C_STEP</A> and <A class="xref" href="#DHCSR_C_MASKINTS">C_MASKINTS</A> fields will be unknown to software when <A class="xref" href="#DHCSR_C_DEBUGEN">C_DEBUGEN</A> = 0.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="DCRSR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:DCRSR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0DF4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 EDF4</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 EDF4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Deubg Core Register Selector<BR>
The purpose of this register is to select the processor register to transfer data to or from. This write-only register generates a handshake to the core to transfer data to or from Debug Core Register Data Register and the selected register. Until this core transaction is complete, <A class="xref" href="#DHCSR_S_REGRDY">DHCSR.S_REGRDY</A> is 0. Note that writes to this register in any size but word are Unpredictable. <BR>
Note that <A class="mmap_legend_link" href="../legend.html#PSR">PSR</A> registers are fully accessible this way, whereas some read as 0 when using <A class="mmap_legend_link" href="../legend.html#MRS">MRS</A> instructions. Note that all bits can be written, but some combinations cause a fault when execution is resumed.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">WO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DCRSR_RESERVED17">31:17</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED17</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Write 0.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0xXXXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DCRSR_REGWNR">16</a>
</TD>
<TD class="cellBitfieldCol2">REGWNR</TD>
<TD class="cellBitfieldCol3" colspan="3">1: Write<BR>
0: Read</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">X</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DCRSR_RESERVED5">15:5</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED5</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Write 0.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0xXXX</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DCRSR_REGSEL">4:0</a>
</TD>
<TD class="cellBitfieldCol2">REGSEL</TD>
<TD class="cellBitfieldCol3" colspan="3">Register select<BR>
<BR>
0x00: <A class="mmap_legend_link" href="../legend.html#R0">R0</A><BR>
0x01: <A class="mmap_legend_link" href="../legend.html#R1">R1</A><BR>
0x02: <A class="mmap_legend_link" href="../legend.html#R2">R2</A><BR>
0x03: <A class="mmap_legend_link" href="../legend.html#R3">R3</A><BR>
0x04: <A class="mmap_legend_link" href="../legend.html#R4">R4</A><BR>
0x05: <A class="mmap_legend_link" href="../legend.html#R5">R5</A><BR>
0x06: <A class="mmap_legend_link" href="../legend.html#R6">R6</A><BR>
0x07: <A class="mmap_legend_link" href="../legend.html#R7">R7</A><BR>
0x08: <A class="mmap_legend_link" href="../legend.html#R8">R8</A><BR>
0x09: <A class="mmap_legend_link" href="../legend.html#R9">R9</A><BR>
0x0A: <A class="mmap_legend_link" href="../legend.html#R10">R10</A><BR>
0x0B: <A class="mmap_legend_link" href="../legend.html#R11">R11</A><BR>
0x0C: <A class="mmap_legend_link" href="../legend.html#R12">R12</A><BR>
0x0D: Current <A class="mmap_legend_link" href="../legend.html#SP">SP</A><BR>
0x0E: <A class="mmap_legend_link" href="../legend.html#LR">LR</A><BR>
0x0F: DebugReturnAddress<BR>
0x10: <A class="mmap_legend_link" href="../legend.html#XPSR">XPSR</A>/flags, execution state information, and exception number<BR>
0x11: <A class="mmap_legend_link" href="../legend.html#MSP">MSP</A> (Main <A class="mmap_legend_link" href="../legend.html#SP">SP</A>)<BR>
0x12: <A class="mmap_legend_link" href="../legend.html#PSP">PSP</A> (Process <A class="mmap_legend_link" href="../legend.html#SP">SP</A>)<BR>
0x14: <A class="mmap_legend_link" href="../legend.html#CONTROL">CONTROL</A>&#60;&#60;24 | <A class="mmap_legend_link" href="../legend.html#FAULTMASK">FAULTMASK</A>&#60;&#60;16 | <A class="mmap_legend_link" href="../legend.html#BASEPRI">BASEPRI</A>&#60;&#60;8 | <A class="mmap_legend_link" href="../legend.html#PRIMASK">PRIMASK</A></TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0xXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="DCRDR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:DCRDR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0DF8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 EDF8</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 EDF8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Debug Core Register Data</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DCRDR_DCRDR">31:0</a>
</TD>
<TD class="cellBitfieldCol2">DCRDR</TD>
<TD class="cellBitfieldCol3" colspan="3">This register holds data for reading and writing registers to and from the processor. This is the data value written to the register selected by <A class="xref" href="#DCRSR">DCRSR</A>. When the processor receives a request from <A class="xref" href="#DCRSR">DCRSR</A>, this register is read or written by the processor using a normal load-store unit operation. If core register transfers are not being performed, software-based debug monitors can use this register for communication in non-halting debug. This enables flags and bits to acknowledge state and indicate if commands have been accepted to, replied to, or accepted and replied to.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0xXXXX XXXX</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="DEMCR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:DEMCR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0DFC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 EDFC</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 EDFC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Debug Exception and Monitor Control<BR>
The purpose of this register is vector catching and debug monitor control.  This register manages exception behavior under debug. Vector catching is only available to halting debug. The upper halfword is for monitor controls and the lower halfword is for halting exception support. This register is not reset on a system reset. This register is reset by a power-on reset. The fields <A class="xref" href="#DEMCR_MON_EN">MON_EN</A>, <A class="xref" href="#DEMCR_MON_PEND">MON_PEND</A>, <A class="xref" href="#DEMCR_MON_STEP">MON_STEP</A> and <A class="xref" href="#DEMCR_MON_REQ">MON_REQ</A> are always cleared on a core reset. The debug monitor is enabled by software in the reset handler or later, or by the <A class="mmap_legend_link" href="../legend.html#AHB-AP">AHB-AP</A> port. Vector catching is semi-synchronous. When a matching event is seen, a Halt is requested. Because the processor can only halt on an instruction boundary, it must wait until the next instruction boundary. As a result, it stops on the first instruction of the exception handler. However, two special cases exist when a vector catch has triggered: 1. If a fault is taken during a vector read or stack push error the halt occurs on the corresponding fault handler for the vector error or stack push. 2. If a late arriving interrupt detected during a vector read or stack push error it is not taken. That is, an implementation that supports the late arrival optimization must suppress it in this case.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEMCR_RESERVED25">31:25</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED25</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEMCR_TRCENA">24</a>
</TD>
<TD class="cellBitfieldCol2">TRCENA</TD>
<TD class="cellBitfieldCol3" colspan="3">This bit must be set to 1 to enable use of the trace and debug blocks: <A class="mmap_legend_link" href="../legend.html#DWT">DWT</A>, <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A>, <A class="mmap_legend_link" href="../legend.html#ETM">ETM</A> and <A class="mmap_legend_link" href="../legend.html#TPIU">TPIU</A>. This enables control of power usage unless tracing is required. The application can enable this, for <A class="mmap_legend_link" href="../legend.html#ITM">ITM</A> use, or use by a debugger.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEMCR_RESERVED20">23:20</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED20</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEMCR_MON_REQ">19</a>
</TD>
<TD class="cellBitfieldCol2">MON_REQ</TD>
<TD class="cellBitfieldCol3" colspan="3">This enables the monitor to identify how it wakes up. This bit clears on a Core Reset.<BR>
<BR>
0x0: Woken up by debug exception.<BR>
0x1: Woken up by <A class="xref" href="#DEMCR_MON_PEND">MON_PEND</A></TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEMCR_MON_STEP">18</a>
</TD>
<TD class="cellBitfieldCol2">MON_STEP</TD>
<TD class="cellBitfieldCol3" colspan="3">When <A class="xref" href="#DEMCR_MON_EN">MON_EN</A> = 1, this steps the core. When <A class="xref" href="#DEMCR_MON_EN">MON_EN</A> = 0, this bit is ignored. <BR>
This is the equivalent to <A class="xref" href="#DHCSR_C_STEP">DHCSR.C_STEP</A>. Interrupts are only stepped according to the priority of the monitor and settings of <A class="mmap_legend_link" href="../legend.html#PRIMASK">PRIMASK</A>, <A class="mmap_legend_link" href="../legend.html#FAULTMASK">FAULTMASK</A>, or <A class="mmap_legend_link" href="../legend.html#BASEPRI">BASEPRI</A>.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEMCR_MON_PEND">17</a>
</TD>
<TD class="cellBitfieldCol2">MON_PEND</TD>
<TD class="cellBitfieldCol3" colspan="3">Pend the monitor to activate when priority permits. This can wake up the monitor through the AHB-AP port. It is the equivalent to <A class="xref" href="#DHCSR_C_HALT">DHCSR.C_HALT</A> for Monitor debug. This register does not reset on a system reset. It is only reset by a power-on reset. Software in the reset handler or later, or by the <A class="mmap_legend_link" href="../legend.html#DAP">DAP</A> must enable the debug monitor.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEMCR_MON_EN">16</a>
</TD>
<TD class="cellBitfieldCol2">MON_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable the debug monitor. <BR>
When enabled, the System handler priority register controls its priority level. If disabled, then all debug events go to Hard fault. <A class="xref" href="#DHCSR_C_DEBUGEN">DHCSR.C_DEBUGEN</A> overrides this bit. Vector catching is semi-synchronous. When a matching event is seen, a Halt is requested. Because the processor can only halt on an instruction boundary, it must wait until the next instruction boundary. As a result, it stops on the first instruction of the exception handler. However, two special cases exist when a vector catch has triggered: 1. If a fault is taken during vectoring, vector read or stack push error, the halt occurs on the corresponding fault handler, for the vector error or stack push. 2. If a late arriving interrupt comes in during vectoring, it is not taken. That is, an implementation that supports the late arrival optimization must suppress it in this case.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEMCR_RESERVED11">15:11</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED11</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEMCR_VC_HARDERR">10</a>
</TD>
<TD class="cellBitfieldCol2">VC_HARDERR</TD>
<TD class="cellBitfieldCol3" colspan="3">Debug trap on Hard Fault. Ignored when <A class="xref" href="#DHCSR_C_DEBUGEN">DHCSR.C_DEBUGEN</A> is cleared.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEMCR_VC_INTERR">9</a>
</TD>
<TD class="cellBitfieldCol2">VC_INTERR</TD>
<TD class="cellBitfieldCol3" colspan="3">Debug trap on a fault occurring during an exception entry or return sequence. Ignored when <A class="xref" href="#DHCSR_C_DEBUGEN">DHCSR.C_DEBUGEN</A> is cleared.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEMCR_VC_BUSERR">8</a>
</TD>
<TD class="cellBitfieldCol2">VC_BUSERR</TD>
<TD class="cellBitfieldCol3" colspan="3">Debug Trap on normal Bus error. Ignored when <A class="xref" href="#DHCSR_C_DEBUGEN">DHCSR.C_DEBUGEN</A> is cleared.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEMCR_VC_STATERR">7</a>
</TD>
<TD class="cellBitfieldCol2">VC_STATERR</TD>
<TD class="cellBitfieldCol3" colspan="3">Debug trap on Usage Fault state errors. Ignored when <A class="xref" href="#DHCSR_C_DEBUGEN">DHCSR.C_DEBUGEN</A> is cleared.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEMCR_VC_CHKERR">6</a>
</TD>
<TD class="cellBitfieldCol2">VC_CHKERR</TD>
<TD class="cellBitfieldCol3" colspan="3">Debug trap on Usage Fault enabled checking errors. Ignored when <A class="xref" href="#DHCSR_C_DEBUGEN">DHCSR.C_DEBUGEN</A> is cleared.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEMCR_VC_NOCPERR">5</a>
</TD>
<TD class="cellBitfieldCol2">VC_NOCPERR</TD>
<TD class="cellBitfieldCol3" colspan="3">Debug trap on a UsageFault access to a Coprocessor. Ignored when <A class="xref" href="#DHCSR_C_DEBUGEN">DHCSR.C_DEBUGEN</A> is cleared.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEMCR_VC_MMERR">4</a>
</TD>
<TD class="cellBitfieldCol2">VC_MMERR</TD>
<TD class="cellBitfieldCol3" colspan="3">Debug trap on Memory Management faults. Ignored when <A class="xref" href="#DHCSR_C_DEBUGEN">DHCSR.C_DEBUGEN</A> is cleared.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEMCR_RESERVED1">3:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEMCR_VC_CORERESET">0</a>
</TD>
<TD class="cellBitfieldCol2">VC_CORERESET</TD>
<TD class="cellBitfieldCol3" colspan="3">Reset Vector Catch. Halt running system if Core reset occurs. Ignored when <A class="xref" href="#DHCSR_C_DEBUGEN">DHCSR.C_DEBUGEN</A> is cleared.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="STIR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CPU_SCS</A>:STIR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0F00</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0xE000 EF00</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0xE000 EF00</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Software Trigger Interrupt</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">WO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STIR_RESERVED9">31:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Write 0.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STIR_INTID">8:0</a>
</TD>
<TD class="cellBitfieldCol2">INTID</TD>
<TD class="cellBitfieldCol3" colspan="3">Interrupt <A class="mmap_legend_link" href="../legend.html#ID">ID</A> field. Writing a value to this bit-field is the same as manually pending an interrupt by setting the corresponding interrupt bit in an Interrupt Set Pending Register in <A class="xref" href="#NVIC_ISPR0">NVIC_ISPR0</A> or <A class="xref" href="#NVIC_ISPR1">NVIC_ISPR1</A>.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0xXXX</TD>
</TR>
</TABLE>
<BR>
<BR>
<hr><table class="footer"><tr><td>&copy; 2015 - 2016. Texas Instruments | All Rights Reserved</td></tr></table>
</BODY>
</HTML>
