# Design and Implementation of Full-Featured UART
This is a design of a fully configured uart transmitter and receiver using Verilog-HDL and implemented in DE10-Lite Max-10 FPGA Dev board
