Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1949
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00014845302212052047
power__switching__total,0.00002999465141328983
power__leakage__total,7.876942618167959E-7
power__total,0.0001792353723431006
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,3.8307740286408682
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,4.35506665279628
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1615463364359997
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.452348948879668
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.161546
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.947279
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,3.945591520738023
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,4.499647892757782
timing__hold__ws__corner:nom_slow_1p08V_125C,0.7193496557586881
timing__setup__ws__corner:nom_slow_1p08V_125C,5.0419057023165585
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.719350
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.821735
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,3.867733798265143
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,4.406267475604791
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3574560748574557
timing__setup__ws__corner:nom_typ_1p20V_25C,5.299346000904388
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.357456
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.546946
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,3.945591520738023
clock__skew__worst_setup,4.35506665279628
timing__hold__ws,0.1615463364359997
timing__setup__ws,5.0419057023165585
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.161546
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.821735
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,816
design__instance__area__stdcell,18902.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.653125
design__instance__utilization__stdcell,0.653125
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,3
design__instance__area__class:buffer,21.7728
design__instance__count__class:inverter,212
design__instance__area__class:inverter,1262.82
design__instance__count__class:sequential_cell,527
design__instance__area__class:sequential_cell,16580
design__instance__count__class:multi_input_combinational_cell,33
design__instance__area__class:multi_input_combinational_cell,404.611
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,30
design__instance__area__class:timing_repair_buffer,424.57
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,18909.3
design__violations,0
design__instance__count__class:clock_buffer,10
design__instance__area__class:clock_buffer,203.213
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,19
global_route__vias,4723
global_route__wirelength,28249
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,838
route__net__special,2
route__drc_errors__iter:0,73
route__wirelength__iter:0,18157
route__drc_errors__iter:1,7
route__wirelength__iter:1,18066
route__drc_errors__iter:2,7
route__wirelength__iter:2,18036
route__drc_errors__iter:3,0
route__wirelength__iter:3,18029
route__drc_errors,0
route__wirelength,18029
route__vias,3839
route__vias__singlecut,3839
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,287.115
design__instance__count__class:fill_cell,1133
design__instance__area__class:fill_cell,10039.1
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,14
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,14
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,14
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,14
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19988
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000119131
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000127639
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000251372
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000127639
design_powergrid__voltage__worst,0.000127639
design_powergrid__voltage__worst__net:VPWR,1.19988
design_powergrid__drop__worst,0.000127639
design_powergrid__drop__worst__net:VPWR,0.000119131
design_powergrid__voltage__worst__net:VGND,0.000127639
design_powergrid__drop__worst__net:VGND,0.000127639
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00002570000000000000127224619728139032304170541465282440185546875
ir__drop__worst,0.000119000000000000005838211858399944276243331842124462127685546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
