#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x179f430 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17b2660 .scope module, "tb" "tb" 3 122;
 .timescale -12 -12;
L_0x179f8c0 .functor NOT 1, L_0x180e900, C4<0>, C4<0>, C4<0>;
L_0x180e780 .functor XOR 12, L_0x180e640, L_0x180e6e0, C4<000000000000>, C4<000000000000>;
L_0x180e890 .functor XOR 12, L_0x180e780, L_0x180e7f0, C4<000000000000>, C4<000000000000>;
v0x180a100_0 .net *"_ivl_10", 11 0, L_0x180e7f0;  1 drivers
v0x180a200_0 .net *"_ivl_12", 11 0, L_0x180e890;  1 drivers
v0x180a2e0_0 .net *"_ivl_2", 11 0, L_0x180e5a0;  1 drivers
v0x180a3a0_0 .net *"_ivl_4", 11 0, L_0x180e640;  1 drivers
v0x180a480_0 .net *"_ivl_6", 11 0, L_0x180e6e0;  1 drivers
v0x180a5b0_0 .net *"_ivl_8", 11 0, L_0x180e780;  1 drivers
v0x180a690_0 .var "clk", 0 0;
v0x180a730_0 .net "in", 0 0, v0x18088a0_0;  1 drivers
v0x180a7d0_0 .net "next_state_dut", 9 0, v0x18099f0_0;  1 drivers
v0x180a900_0 .net "next_state_ref", 9 0, L_0x180d8b0;  1 drivers
v0x180aa10_0 .net "out1_dut", 0 0, L_0x180e140;  1 drivers
v0x180aab0_0 .net "out1_ref", 0 0, L_0x17a2710;  1 drivers
v0x180ab50_0 .net "out2_dut", 0 0, L_0x180e3c0;  1 drivers
v0x180abf0_0 .net "out2_ref", 0 0, L_0x17a35b0;  1 drivers
v0x180acc0_0 .net "state", 9 0, v0x1808bd0_0;  1 drivers
v0x180ad60_0 .var/2u "stats1", 287 0;
v0x180ae00_0 .var/2u "strobe", 0 0;
v0x180afb0_0 .net "tb_match", 0 0, L_0x180e900;  1 drivers
v0x180b080_0 .net "tb_mismatch", 0 0, L_0x179f8c0;  1 drivers
v0x180b120_0 .net "wavedrom_enable", 0 0, v0x1808e10_0;  1 drivers
v0x180b1f0_0 .net "wavedrom_title", 511 0, v0x1808ed0_0;  1 drivers
L_0x180e5a0 .concat [ 1 1 10 0], L_0x17a35b0, L_0x17a2710, L_0x180d8b0;
L_0x180e640 .concat [ 1 1 10 0], L_0x17a35b0, L_0x17a2710, L_0x180d8b0;
L_0x180e6e0 .concat [ 1 1 10 0], L_0x180e3c0, L_0x180e140, v0x18099f0_0;
L_0x180e7f0 .concat [ 1 1 10 0], L_0x17a35b0, L_0x17a2710, L_0x180d8b0;
L_0x180e900 .cmp/eeq 12, L_0x180e5a0, L_0x180e890;
S_0x17b27f0 .scope module, "good1" "reference_module" 3 171, 3 4 0, S_0x17b2660;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x17a2710 .functor OR 1, L_0x180b340, L_0x180b3e0, C4<0>, C4<0>;
L_0x17a35b0 .functor OR 1, L_0x180b570, L_0x180b610, C4<0>, C4<0>;
L_0x17a3d00 .functor OR 1, L_0x180baf0, L_0x180bb90, C4<0>, C4<0>;
L_0x17a0710 .functor OR 1, L_0x17a3d00, L_0x180bd20, C4<0>, C4<0>;
L_0x17c0370 .functor OR 1, L_0x17a0710, L_0x180be90, C4<0>, C4<0>;
L_0x17df230 .functor AND 1, L_0x180b7d0, L_0x17c0370, C4<1>, C4<1>;
L_0x180c270 .functor OR 1, L_0x180c0c0, L_0x180c160, C4<0>, C4<0>;
L_0x180c420 .functor OR 1, L_0x180c270, L_0x180c380, C4<0>, C4<0>;
L_0x180c580 .functor AND 1, v0x18088a0_0, L_0x180c420, C4<1>, C4<1>;
L_0x180c200 .functor AND 1, v0x18088a0_0, L_0x180c640, C4<1>, C4<1>;
L_0x180cac0 .functor AND 1, v0x18088a0_0, L_0x180c810, C4<1>, C4<1>;
L_0x180cc60 .functor AND 1, v0x18088a0_0, L_0x180cb30, C4<1>, C4<1>;
L_0x180ce30 .functor AND 1, v0x18088a0_0, L_0x180cd90, C4<1>, C4<1>;
L_0x180d060 .functor AND 1, v0x18088a0_0, L_0x180cf20, C4<1>, C4<1>;
L_0x180cd20 .functor OR 1, L_0x180d1d0, L_0x180d270, C4<0>, C4<0>;
L_0x180d4c0 .functor AND 1, v0x18088a0_0, L_0x180cd20, C4<1>, C4<1>;
L_0x180d770 .functor AND 1, L_0x180cfc0, L_0x180d610, C4<1>, C4<1>;
L_0x180de30 .functor AND 1, L_0x180dc20, L_0x180dd90, C4<1>, C4<1>;
v0x17a28c0_0 .net *"_ivl_1", 0 0, L_0x180b340;  1 drivers
v0x17a36c0_0 .net *"_ivl_100", 0 0, L_0x180dc20;  1 drivers
v0x17a3760_0 .net *"_ivl_102", 0 0, L_0x180dd90;  1 drivers
v0x17a3f70_0 .net *"_ivl_104", 0 0, L_0x180de30;  1 drivers
v0x17a4010_0 .net *"_ivl_15", 0 0, L_0x180b7d0;  1 drivers
v0x17a0860_0 .net *"_ivl_17", 4 0, L_0x180b900;  1 drivers
v0x17a0900_0 .net *"_ivl_19", 0 0, L_0x180baf0;  1 drivers
v0x18053a0_0 .net *"_ivl_21", 0 0, L_0x180bb90;  1 drivers
v0x1805480_0 .net *"_ivl_22", 0 0, L_0x17a3d00;  1 drivers
v0x1805560_0 .net *"_ivl_25", 0 0, L_0x180bd20;  1 drivers
v0x1805640_0 .net *"_ivl_26", 0 0, L_0x17a0710;  1 drivers
v0x1805720_0 .net *"_ivl_29", 0 0, L_0x180be90;  1 drivers
v0x1805800_0 .net *"_ivl_3", 0 0, L_0x180b3e0;  1 drivers
v0x18058e0_0 .net *"_ivl_30", 0 0, L_0x17c0370;  1 drivers
v0x18059c0_0 .net *"_ivl_33", 0 0, L_0x17df230;  1 drivers
v0x1805a80_0 .net *"_ivl_37", 0 0, L_0x180c0c0;  1 drivers
v0x1805b60_0 .net *"_ivl_39", 0 0, L_0x180c160;  1 drivers
v0x1805c40_0 .net *"_ivl_40", 0 0, L_0x180c270;  1 drivers
v0x1805d20_0 .net *"_ivl_43", 0 0, L_0x180c380;  1 drivers
v0x1805e00_0 .net *"_ivl_44", 0 0, L_0x180c420;  1 drivers
v0x1805ee0_0 .net *"_ivl_47", 0 0, L_0x180c580;  1 drivers
v0x1805fa0_0 .net *"_ivl_51", 0 0, L_0x180c640;  1 drivers
v0x1806080_0 .net *"_ivl_53", 0 0, L_0x180c200;  1 drivers
v0x1806140_0 .net *"_ivl_57", 0 0, L_0x180c810;  1 drivers
v0x1806220_0 .net *"_ivl_59", 0 0, L_0x180cac0;  1 drivers
v0x18062e0_0 .net *"_ivl_63", 0 0, L_0x180cb30;  1 drivers
v0x18063c0_0 .net *"_ivl_65", 0 0, L_0x180cc60;  1 drivers
v0x1806480_0 .net *"_ivl_69", 0 0, L_0x180cd90;  1 drivers
v0x1806560_0 .net *"_ivl_7", 0 0, L_0x180b570;  1 drivers
v0x1806640_0 .net *"_ivl_71", 0 0, L_0x180ce30;  1 drivers
v0x1806700_0 .net *"_ivl_75", 0 0, L_0x180cf20;  1 drivers
v0x18067e0_0 .net *"_ivl_77", 0 0, L_0x180d060;  1 drivers
v0x18068a0_0 .net *"_ivl_81", 0 0, L_0x180d1d0;  1 drivers
v0x1806b90_0 .net *"_ivl_83", 0 0, L_0x180d270;  1 drivers
v0x1806c70_0 .net *"_ivl_84", 0 0, L_0x180cd20;  1 drivers
v0x1806d50_0 .net *"_ivl_87", 0 0, L_0x180d4c0;  1 drivers
v0x1806e10_0 .net *"_ivl_9", 0 0, L_0x180b610;  1 drivers
v0x1806ef0_0 .net *"_ivl_91", 0 0, L_0x180cfc0;  1 drivers
v0x1806fb0_0 .net *"_ivl_93", 0 0, L_0x180d610;  1 drivers
v0x1807090_0 .net *"_ivl_95", 0 0, L_0x180d770;  1 drivers
v0x1807150_0 .net "in", 0 0, v0x18088a0_0;  alias, 1 drivers
v0x1807210_0 .net "next_state", 9 0, L_0x180d8b0;  alias, 1 drivers
v0x18072f0_0 .net "out1", 0 0, L_0x17a2710;  alias, 1 drivers
v0x18073b0_0 .net "out2", 0 0, L_0x17a35b0;  alias, 1 drivers
v0x1807470_0 .net "state", 9 0, v0x1808bd0_0;  alias, 1 drivers
L_0x180b340 .part v0x1808bd0_0, 8, 1;
L_0x180b3e0 .part v0x1808bd0_0, 9, 1;
L_0x180b570 .part v0x1808bd0_0, 7, 1;
L_0x180b610 .part v0x1808bd0_0, 9, 1;
L_0x180b7d0 .reduce/nor v0x18088a0_0;
L_0x180b900 .part v0x1808bd0_0, 0, 5;
L_0x180baf0 .reduce/or L_0x180b900;
L_0x180bb90 .part v0x1808bd0_0, 7, 1;
L_0x180bd20 .part v0x1808bd0_0, 8, 1;
L_0x180be90 .part v0x1808bd0_0, 9, 1;
L_0x180c0c0 .part v0x1808bd0_0, 0, 1;
L_0x180c160 .part v0x1808bd0_0, 8, 1;
L_0x180c380 .part v0x1808bd0_0, 9, 1;
L_0x180c640 .part v0x1808bd0_0, 1, 1;
L_0x180c810 .part v0x1808bd0_0, 2, 1;
L_0x180cb30 .part v0x1808bd0_0, 3, 1;
L_0x180cd90 .part v0x1808bd0_0, 4, 1;
L_0x180cf20 .part v0x1808bd0_0, 5, 1;
L_0x180d1d0 .part v0x1808bd0_0, 6, 1;
L_0x180d270 .part v0x1808bd0_0, 7, 1;
L_0x180cfc0 .reduce/nor v0x18088a0_0;
L_0x180d610 .part v0x1808bd0_0, 5, 1;
LS_0x180d8b0_0_0 .concat8 [ 1 1 1 1], L_0x17df230, L_0x180c580, L_0x180c200, L_0x180cac0;
LS_0x180d8b0_0_4 .concat8 [ 1 1 1 1], L_0x180cc60, L_0x180ce30, L_0x180d060, L_0x180d4c0;
LS_0x180d8b0_0_8 .concat8 [ 1 1 0 0], L_0x180d770, L_0x180de30;
L_0x180d8b0 .concat8 [ 4 4 2 0], LS_0x180d8b0_0_0, LS_0x180d8b0_0_4, LS_0x180d8b0_0_8;
L_0x180dc20 .reduce/nor v0x18088a0_0;
L_0x180dd90 .part v0x1808bd0_0, 6, 1;
S_0x18075f0 .scope module, "stim1" "stimulus_gen" 3 166, 3 29 0, S_0x17b2660;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 10 "state";
    .port_info 3 /INPUT 1 "tb_match";
    .port_info 4 /INPUT 10 "next_state_ref";
    .port_info 5 /INPUT 10 "next_state_dut";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0x1808620_0 .net "clk", 0 0, v0x180a690_0;  1 drivers
v0x1808700_0 .var/2s "errored1", 31 0;
v0x18087e0_0 .var/2s "errored2", 31 0;
v0x18088a0_0 .var "in", 0 0;
v0x1808940_0 .net "next_state_dut", 9 0, v0x18099f0_0;  alias, 1 drivers
v0x1808a50_0 .net "next_state_ref", 9 0, L_0x180d8b0;  alias, 1 drivers
v0x1808b10_0 .var/2s "onehot_error", 31 0;
v0x1808bd0_0 .var "state", 9 0;
v0x1808c90_0 .var "state_error", 9 0;
v0x1808d50_0 .net "tb_match", 0 0, L_0x180e900;  alias, 1 drivers
v0x1808e10_0 .var "wavedrom_enable", 0 0;
v0x1808ed0_0 .var "wavedrom_title", 511 0;
E_0x17ae360 .event negedge, v0x1808620_0;
E_0x17ae5b0 .event posedge, v0x1808620_0;
S_0x1807830 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 69, 3 69 0, S_0x18075f0;
 .timescale -12 -12;
v0x1807a70_0 .var/2s "i", 31 0;
E_0x17adc30/0 .event negedge, v0x1808620_0;
E_0x17adc30/1 .event posedge, v0x1808620_0;
E_0x17adc30 .event/or E_0x17adc30/0, E_0x17adc30/1;
S_0x1807b70 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 74, 3 74 0, S_0x18075f0;
 .timescale -12 -12;
v0x1807d70_0 .var/2s "i", 31 0;
S_0x1807e50 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 114, 3 114 0, S_0x18075f0;
 .timescale -12 -12;
v0x1808030_0 .var/2s "i", 31 0;
S_0x1808110 .scope task, "wavedrom_start" "wavedrom_start" 3 45, 3 45 0, S_0x18075f0;
 .timescale -12 -12;
v0x18082f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18083f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 48, 3 48 0, S_0x18075f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18090b0 .scope module, "top_module1" "top_module" 3 178, 4 1 0, S_0x17b2660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
v0x1809340_0 .net *"_ivl_11", 0 0, L_0x180e320;  1 drivers
L_0x7ff34acac0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1809440_0 .net/2u *"_ivl_12", 0 0, L_0x7ff34acac0a8;  1 drivers
L_0x7ff34acac0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1809520_0 .net/2u *"_ivl_14", 0 0, L_0x7ff34acac0f0;  1 drivers
v0x1809610_0 .net *"_ivl_3", 0 0, L_0x180e0a0;  1 drivers
L_0x7ff34acac018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x18096f0_0 .net/2u *"_ivl_4", 0 0, L_0x7ff34acac018;  1 drivers
L_0x7ff34acac060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1809820_0 .net/2u *"_ivl_6", 0 0, L_0x7ff34acac060;  1 drivers
v0x1809900_0 .net "in", 0 0, v0x18088a0_0;  alias, 1 drivers
v0x18099f0_0 .var "next", 9 0;
v0x1809ad0_0 .net "next_state", 9 0, v0x18099f0_0;  alias, 1 drivers
v0x1809c20_0 .net "out1", 0 0, L_0x180e140;  alias, 1 drivers
v0x1809cc0_0 .net "out2", 0 0, L_0x180e3c0;  alias, 1 drivers
v0x1809d80_0 .net "state", 9 0, v0x1808bd0_0;  alias, 1 drivers
E_0x1795a20 .event anyedge, v0x1807470_0, v0x1807150_0;
L_0x180e0a0 .part v0x1808bd0_0, 5, 1;
L_0x180e140 .functor MUXZ 1, L_0x7ff34acac060, L_0x7ff34acac018, L_0x180e0a0, C4<>;
L_0x180e320 .part v0x1808bd0_0, 7, 1;
L_0x180e3c0 .functor MUXZ 1, L_0x7ff34acac0f0, L_0x7ff34acac0a8, L_0x180e320, C4<>;
S_0x1809ee0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 187, 3 187 0, S_0x17b2660;
 .timescale -12 -12;
E_0x17e7a30 .event anyedge, v0x180ae00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x180ae00_0;
    %nor/r;
    %assign/vec4 v0x180ae00_0, 0;
    %wait E_0x17e7a30;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18075f0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1808700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18087e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1808b10_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x1808c90_0, 0, 10;
    %end;
    .thread T_3, $init;
    .scope S_0x18075f0;
T_4 ;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17ae5b0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
T_4.2 ;
    %wait E_0x17adc30;
    %load/vec4 v0x1808c90_0;
    %load/vec4 v0x1808a50_0;
    %load/vec4 v0x1808940_0;
    %xor;
    %or;
    %assign/vec4 v0x1808c90_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .thread T_4;
    .scope S_0x18075f0;
T_5 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1808bd0_0, 0;
    %wait E_0x17ae360;
    %fork t_1, S_0x1807830;
    %jmp t_0;
    .scope S_0x1807830;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1807a70_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1807a70_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x17adc30;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x1807a70_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1808bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18088a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1807a70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1807a70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x18075f0;
t_0 %join;
    %fork t_3, S_0x1807b70;
    %jmp t_2;
    .scope S_0x1807b70;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1807d70_0, 0, 32;
T_5.3 ; Top of for-loop 
    %load/vec4 v0x1807d70_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.4, 5;
    %wait E_0x17adc30;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x1807d70_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1808bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18088a0_0, 0;
T_5.5 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1807d70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1807d70_0, 0, 32;
    %jmp T_5.3;
T_5.4 ; for-loop exit label
    %end;
    .scope S_0x18075f0;
t_2 %join;
    %wait E_0x17ae360;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18083f0;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17adc30;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 83 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1808bd0_0, 0;
    %vpi_func 3 84 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x18088a0_0, 0;
    %load/vec4 v0x1808d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1808b10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1808b10_0, 0, 32;
T_5.8 ;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1808700_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_5.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.11, 5;
    %jmp/1 T_5.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17adc30;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x1808bd0_0, 0;
    %vpi_func 3 92 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x18088a0_0, 0;
    %load/vec4 v0x1808d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1808700_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1808700_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.11 ;
    %pop/vec4 1;
    %load/vec4 v0x1808b10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.16, 9;
    %load/vec4 v0x1808700_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %vpi_call/w 3 98 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with two-hot inputs." {0 0 0};
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18087e0_0, 0, 32;
    %pushi/vec4 800, 0, 32;
T_5.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.18, 5;
    %jmp/1 T_5.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17adc30;
    %vpi_func 3 103 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1808bd0_0, 0;
    %vpi_func 3 104 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x18088a0_0, 0;
    %load/vec4 v0x1808d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18087e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18087e0_0, 0, 32;
T_5.19 ;
    %jmp T_5.17;
T_5.18 ;
    %pop/vec4 1;
    %load/vec4 v0x1808b10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.23, 9;
    %load/vec4 v0x18087e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %vpi_call/w 3 109 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_5.21 ;
    %load/vec4 v0x1808b10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.26, 9;
    %load/vec4 v0x1808700_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_5.27, 4;
    %load/vec4 v0x18087e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_5.27;
    %and;
T_5.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %vpi_call/w 3 112 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_5.24 ;
    %fork t_5, S_0x1807e50;
    %jmp t_4;
    .scope S_0x1807e50;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1808030_0, 0, 32;
T_5.28 ; Top of for-loop 
    %load/vec4 v0x1808030_0;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_5.29, 5;
    %load/vec4 v0x1808c90_0;
    %load/vec4 v0x1808030_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 6;
    %jmp/0 T_5.31, 8;
    %pushi/vec4 25455, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_5.32, 8;
T_5.31 ; End of true expr.
    %pushi/vec4 1768842095, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_5.32, 8;
 ; End of false expr.
    %blend;
T_5.32;
    %vpi_call/w 3 115 "$display", "Hint: next_state[%0d] is %s.", v0x1808030_0, S<0,vec4,u72> {1 0 0};
T_5.30 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1808030_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1808030_0, 0, 32;
    %jmp T_5.28;
T_5.29 ; for-loop exit label
    %end;
    .scope S_0x18075f0;
t_4 %join;
    %delay 1, 0;
    %vpi_call/w 3 117 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x18090b0;
T_6 ;
    %wait E_0x1795a20;
    %load/vec4 v0x1809d80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 10;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 10;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 10;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 10;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 10;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 257, 0, 10;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x18099f0_0, 0, 10;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0x1809900_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 512, 0, 10;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 10;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %store/vec4 v0x18099f0_0, 0, 10;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0x1809900_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 128, 0, 10;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 10;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %store/vec4 v0x18099f0_0, 0, 10;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0x1809900_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 32, 0, 10;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 10;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %store/vec4 v0x18099f0_0, 0, 10;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0x1809900_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.18, 8;
    %pushi/vec4 8, 0, 10;
    %jmp/1 T_6.19, 8;
T_6.18 ; End of true expr.
    %pushi/vec4 0, 0, 10;
    %jmp/0 T_6.19, 8;
 ; End of false expr.
    %blend;
T_6.19;
    %store/vec4 v0x18099f0_0, 0, 10;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0x1809900_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.20, 8;
    %pushi/vec4 10, 0, 10;
    %jmp/1 T_6.21, 8;
T_6.20 ; End of true expr.
    %pushi/vec4 0, 0, 10;
    %jmp/0 T_6.21, 8;
 ; End of false expr.
    %blend;
T_6.21;
    %store/vec4 v0x18099f0_0, 0, 10;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0x1809900_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.22, 8;
    %pushi/vec4 64, 0, 10;
    %jmp/1 T_6.23, 8;
T_6.22 ; End of true expr.
    %pushi/vec4 128, 0, 10;
    %jmp/0 T_6.23, 8;
 ; End of false expr.
    %blend;
T_6.23;
    %store/vec4 v0x18099f0_0, 0, 10;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0x1809900_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.24, 8;
    %pushi/vec4 256, 0, 10;
    %jmp/1 T_6.25, 8;
T_6.24 ; End of true expr.
    %pushi/vec4 2, 0, 10;
    %jmp/0 T_6.25, 8;
 ; End of false expr.
    %blend;
T_6.25;
    %store/vec4 v0x18099f0_0, 0, 10;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0x1809900_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.26, 8;
    %pushi/vec4 512, 0, 10;
    %jmp/1 T_6.27, 8;
T_6.26 ; End of true expr.
    %pushi/vec4 2, 0, 10;
    %jmp/0 T_6.27, 8;
 ; End of false expr.
    %blend;
T_6.27;
    %store/vec4 v0x18099f0_0, 0, 10;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0x1809900_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.28, 8;
    %pushi/vec4 512, 0, 10;
    %jmp/1 T_6.29, 8;
T_6.28 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_6.29, 8;
 ; End of false expr.
    %blend;
T_6.29;
    %store/vec4 v0x18099f0_0, 0, 10;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0x1809900_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.30, 8;
    %pushi/vec4 512, 0, 10;
    %jmp/1 T_6.31, 8;
T_6.30 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_6.31, 8;
 ; End of false expr.
    %blend;
T_6.31;
    %store/vec4 v0x18099f0_0, 0, 10;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x17b2660;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x180a690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x180ae00_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x17b2660;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x180a690_0;
    %inv;
    %store/vec4 v0x180a690_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x17b2660;
T_9 ;
    %vpi_call/w 3 158 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 159 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1808620_0, v0x180b080_0, v0x180a730_0, v0x180acc0_0, v0x180a900_0, v0x180a7d0_0, v0x180aab0_0, v0x180aa10_0, v0x180abf0_0, v0x180ab50_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x17b2660;
T_10 ;
    %load/vec4 v0x180ad60_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x180ad60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x180ad60_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_10.1 ;
    %load/vec4 v0x180ad60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x180ad60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x180ad60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has no mismatches.", "out1" {0 0 0};
T_10.3 ;
    %load/vec4 v0x180ad60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x180ad60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x180ad60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has no mismatches.", "out2" {0 0 0};
T_10.5 ;
    %load/vec4 v0x180ad60_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x180ad60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 203 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 204 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x180ad60_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x180ad60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 205 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x17b2660;
T_11 ;
    %wait E_0x17adc30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x180ad60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180ad60_0, 4, 32;
    %load/vec4 v0x180afb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x180ad60_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 216 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180ad60_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x180ad60_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180ad60_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x180a900_0;
    %load/vec4 v0x180a900_0;
    %load/vec4 v0x180a7d0_0;
    %xor;
    %load/vec4 v0x180a900_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x180ad60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 220 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180ad60_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x180ad60_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180ad60_0, 4, 32;
T_11.4 ;
    %load/vec4 v0x180aab0_0;
    %load/vec4 v0x180aab0_0;
    %load/vec4 v0x180aa10_0;
    %xor;
    %load/vec4 v0x180aab0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0x180ad60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 223 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180ad60_0, 4, 32;
T_11.10 ;
    %load/vec4 v0x180ad60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180ad60_0, 4, 32;
T_11.8 ;
    %load/vec4 v0x180abf0_0;
    %load/vec4 v0x180abf0_0;
    %load/vec4 v0x180ab50_0;
    %xor;
    %load/vec4 v0x180abf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.12, 6;
    %load/vec4 v0x180ad60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.14, 4;
    %vpi_func 3 226 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180ad60_0, 4, 32;
T_11.14 ;
    %load/vec4 v0x180ad60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180ad60_0, 4, 32;
T_11.12 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm_onehot/fsm_onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/fsm_onehot/iter4/response4/top_module.sv";
