#-----------------------------------------------------------
# xsim v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Feb 18 17:57:06 2024
# Process ID: 11332
# Current directory: G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol1_2/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/kp_502_7/xsim_script.tcl}
# Log file: G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol1_2/sim/verilog/xsim.log
# Journal file: G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol1_2/sim/verilog\xsim.jou
# Running On: DESKTOP-MGF3PMH, OS: Windows, CPU Frequency: 3800 MHz, CPU Physical cores: 12, Host memory: 17128 MB
#-----------------------------------------------------------
source xsim.dir/kp_502_7/xsim_script.tcl
# xsim {kp_502_7} -view {{kp_502_7_dataflow_ana.wcfg}} -tclbatch {kp_502_7.tcl} -protoinst {kp_502_7.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file kp_502_7.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_kp_502_7_top/AESL_inst_kp_502_7//AESL_inst_kp_502_7_activity
Time resolution is 1 ps
open_wave_config kp_502_7_dataflow_ana.wcfg
source kp_502_7.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_start -into $blocksiggroup
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_done -into $blocksiggroup
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_idle -into $blocksiggroup
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_kp_502_7_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_kp_502_7_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_kp_502_7_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_A -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_B -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_C -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_D -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_kp_502_7_top/D_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/D_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_kp_502_7_top/C_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/C_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/C_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/B_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/A_address0 -into $tb_return_group -radix hex
## save_wave_config kp_502_7.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 645 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 655100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1085100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1125 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1475 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1485100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1865100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1915100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1955 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2305 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2315100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2695100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2745100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2785 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3135 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3145100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3525100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3575100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3615 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3965 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3975100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4355100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4405100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4445 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4795 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4805100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5185100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5235100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5275 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5625 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5635100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6015100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6065100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6105 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6455 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6465100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 3 [100.00%] @ "6795000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6865100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6915100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6955 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7305 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7315100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7695100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7745100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7785 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8135 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8145100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8525100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8575100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8615 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8965 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8975100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9355100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9405100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9445 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9795 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9805100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10185100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10235100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10275 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10625 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10635100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11015100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11065100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11105 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11455 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11465100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11845100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11895100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11935 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12285 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12295100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12675100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12725100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12765 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13115 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13125100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2 / 3 [100.00%] @ "13455000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13525100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13575100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13615 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13965 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13975100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14355100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14405100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14445 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14795 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14805100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15185100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15235100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15275 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15625 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15635100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16015100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16065100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16105 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16455 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16465100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16845100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16895100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16935 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17285 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17295100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17675100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17725100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17765 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18115 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18125100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18505100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18555100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18595 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18945 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18955100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19335100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19385100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19425 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19775 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19785100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 3 / 3 [100.00%] @ "20115000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 20175 ns : File "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol1_2/sim/verilog/kp_502_7.autotb.v" Line 499
## quit
INFO: [Common 17-206] Exiting xsim at Sun Feb 18 17:57:10 2024...
