Info: Generated by version: 18.1 build 222
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/polyakov_n/Documents/Elbrus-Next/ROB/phys/my_pll.ip --synthesis=VERILOG --output-directory=/home/polyakov_n/Documents/Elbrus-Next/ROB/phys/my_pll --family="Arria 10" --part=10AS016E3F29I1SG
Info: my_pll.iopll_0: Able to implement PLL with user settings
Info: my_pll: "Transforming system: my_pll"
Info: my_pll: "Naming system components in system: my_pll"
Info: my_pll: "Processing generation queue"
Info: my_pll: "Generating: my_pll"
Info: my_pll: "Generating: my_pll_altera_iopll_181_o4vh7fi"
Info: my_pll: Done "my_pll" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
