--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1184 paths analyzed, 405 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.678ns.
--------------------------------------------------------------------------------
Slack:                  14.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/dout_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.045ns (Levels of Logic = 1)
  Clock Path Skew:      -0.598ns (0.336 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/dout_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X4Y10.D4       net (fanout=3)        1.521   avr_interface/spi_slave/sck_q
    SLICE_X4Y10.D        Tilo                  0.254   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/_n0065_inv1
    SLICE_X3Y12.CE       net (fanout=2)        1.084   avr_interface/spi_slave/_n0065_inv
    SLICE_X3Y12.CLK      Tceck                 0.408   avr_interface/spi_dout[3]
                                                       avr_interface/spi_slave/dout_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.045ns (2.440ns logic, 2.605ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  14.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/dout_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.027ns (Levels of Logic = 1)
  Clock Path Skew:      -0.598ns (0.336 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/dout_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X4Y10.D4       net (fanout=3)        1.521   avr_interface/spi_slave/sck_q
    SLICE_X4Y10.D        Tilo                  0.254   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/_n0065_inv1
    SLICE_X3Y12.CE       net (fanout=2)        1.084   avr_interface/spi_slave/_n0065_inv
    SLICE_X3Y12.CLK      Tceck                 0.390   avr_interface/spi_dout[3]
                                                       avr_interface/spi_slave/dout_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.027ns (2.422ns logic, 2.605ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack:                  14.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/dout_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.019ns (Levels of Logic = 1)
  Clock Path Skew:      -0.598ns (0.336 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/dout_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X4Y10.D4       net (fanout=3)        1.521   avr_interface/spi_slave/sck_q
    SLICE_X4Y10.D        Tilo                  0.254   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/_n0065_inv1
    SLICE_X3Y12.CE       net (fanout=2)        1.084   avr_interface/spi_slave/_n0065_inv
    SLICE_X3Y12.CLK      Tceck                 0.382   avr_interface/spi_dout[3]
                                                       avr_interface/spi_slave/dout_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.019ns (2.414ns logic, 2.605ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack:                  14.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/dout_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.002ns (Levels of Logic = 1)
  Clock Path Skew:      -0.598ns (0.336 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/dout_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X4Y10.D4       net (fanout=3)        1.521   avr_interface/spi_slave/sck_q
    SLICE_X4Y10.D        Tilo                  0.254   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/_n0065_inv1
    SLICE_X3Y12.CE       net (fanout=2)        1.084   avr_interface/spi_slave/_n0065_inv
    SLICE_X3Y12.CLK      Tceck                 0.365   avr_interface/spi_dout[3]
                                                       avr_interface/spi_slave/dout_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.002ns (2.397ns logic, 2.605ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack:                  14.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/bit_ct_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.630ns (Levels of Logic = 1)
  Clock Path Skew:      -0.608ns (0.326 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/bit_ct_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X4Y10.C3       net (fanout=3)        1.655   avr_interface/spi_slave/sck_q
    SLICE_X4Y10.C        Tilo                  0.255   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o1
    SLICE_X5Y10.CE       net (fanout=3)        0.534   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
    SLICE_X5Y10.CLK      Tceck                 0.408   avr_interface/spi_slave/bit_ct_q[2]
                                                       avr_interface/spi_slave/bit_ct_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.630ns (2.441ns logic, 2.189ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack:                  14.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/bit_ct_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.627ns (Levels of Logic = 1)
  Clock Path Skew:      -0.608ns (0.326 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/bit_ct_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X4Y10.C3       net (fanout=3)        1.655   avr_interface/spi_slave/sck_q
    SLICE_X4Y10.C        Tilo                  0.255   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o1
    SLICE_X5Y10.CE       net (fanout=3)        0.534   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
    SLICE_X5Y10.CLK      Tceck                 0.405   avr_interface/spi_slave/bit_ct_q[2]
                                                       avr_interface/spi_slave/bit_ct_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (2.438ns logic, 2.189ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack:                  14.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.619ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.331 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X4Y10.C3       net (fanout=3)        1.655   avr_interface/spi_slave/sck_q
    SLICE_X4Y10.C        Tilo                  0.255   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o1
    SLICE_X5Y12.CE       net (fanout=3)        0.523   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
    SLICE_X5Y12.CLK      Tceck                 0.408   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.619ns (2.441ns logic, 2.178ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack:                  14.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.618ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.331 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X4Y10.C3       net (fanout=3)        1.655   avr_interface/spi_slave/sck_q
    SLICE_X4Y10.C        Tilo                  0.255   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o1
    SLICE_X5Y12.CE       net (fanout=3)        0.523   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
    SLICE_X5Y12.CLK      Tceck                 0.407   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.618ns (2.440ns logic, 2.178ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack:                  14.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/bit_ct_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.612ns (Levels of Logic = 1)
  Clock Path Skew:      -0.608ns (0.326 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/bit_ct_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X4Y10.C3       net (fanout=3)        1.655   avr_interface/spi_slave/sck_q
    SLICE_X4Y10.C        Tilo                  0.255   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o1
    SLICE_X5Y10.CE       net (fanout=3)        0.534   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
    SLICE_X5Y10.CLK      Tceck                 0.390   avr_interface/spi_slave/bit_ct_q[2]
                                                       avr_interface/spi_slave/bit_ct_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.612ns (2.423ns logic, 2.189ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack:                  14.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.616ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.331 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X4Y10.C3       net (fanout=3)        1.655   avr_interface/spi_slave/sck_q
    SLICE_X4Y10.C        Tilo                  0.255   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o1
    SLICE_X5Y12.CE       net (fanout=3)        0.523   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
    SLICE_X5Y12.CLK      Tceck                 0.405   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.616ns (2.438ns logic, 2.178ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack:                  14.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.616ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.331 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X4Y10.C3       net (fanout=3)        1.655   avr_interface/spi_slave/sck_q
    SLICE_X4Y10.C        Tilo                  0.255   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o1
    SLICE_X5Y12.CE       net (fanout=3)        0.523   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
    SLICE_X5Y12.CLK      Tceck                 0.405   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.616ns (2.438ns logic, 2.178ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack:                  14.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.614ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.331 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X4Y10.C3       net (fanout=3)        1.655   avr_interface/spi_slave/sck_q
    SLICE_X4Y10.C        Tilo                  0.255   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o1
    SLICE_X5Y12.CE       net (fanout=3)        0.523   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
    SLICE_X5Y12.CLK      Tceck                 0.403   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.614ns (2.436ns logic, 2.178ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack:                  14.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.601ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.331 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X4Y10.C3       net (fanout=3)        1.655   avr_interface/spi_slave/sck_q
    SLICE_X4Y10.C        Tilo                  0.255   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o1
    SLICE_X5Y12.CE       net (fanout=3)        0.523   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
    SLICE_X5Y12.CLK      Tceck                 0.390   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.601ns (2.423ns logic, 2.178ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack:                  14.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.593ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.331 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X4Y10.C3       net (fanout=3)        1.655   avr_interface/spi_slave/sck_q
    SLICE_X4Y10.C        Tilo                  0.255   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o1
    SLICE_X5Y12.CE       net (fanout=3)        0.523   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
    SLICE_X5Y12.CLK      Tceck                 0.382   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.593ns (2.415ns logic, 2.178ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack:                  14.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.576ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.331 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X4Y10.C3       net (fanout=3)        1.655   avr_interface/spi_slave/sck_q
    SLICE_X4Y10.C        Tilo                  0.255   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o1
    SLICE_X5Y12.CE       net (fanout=3)        0.523   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
    SLICE_X5Y12.CLK      Tceck                 0.365   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.576ns (2.398ns logic, 2.178ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack:                  14.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/done_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.462ns (Levels of Logic = 2)
  Clock Path Skew:      -0.605ns (0.329 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/done_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X4Y10.C3       net (fanout=3)        1.655   avr_interface/spi_slave/sck_q
    SLICE_X4Y10.C        Tilo                  0.255   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o1
    SLICE_X4Y11.D5       net (fanout=3)        0.435   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
    SLICE_X4Y11.CLK      Tas                   0.339   avr_interface/spi_done
                                                       avr_interface/spi_slave/done_q_rstpot
                                                       avr_interface/spi_slave/done_q
    -------------------------------------------------  ---------------------------
    Total                                      4.462ns (2.372ns logic, 2.090ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack:                  14.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/dout_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.383ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.331 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/dout_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X4Y10.D4       net (fanout=3)        1.521   avr_interface/spi_slave/sck_q
    SLICE_X4Y10.D        Tilo                  0.254   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/_n0065_inv1
    SLICE_X4Y12.CE       net (fanout=2)        0.517   avr_interface/spi_slave/_n0065_inv
    SLICE_X4Y12.CLK      Tceck                 0.313   avr_interface/spi_dout[7]
                                                       avr_interface/spi_slave/dout_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.383ns (2.345ns logic, 2.038ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack:                  14.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/dout_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.377ns (Levels of Logic = 1)
  Clock Path Skew:      -0.591ns (0.336 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/dout_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr_interface/spi_slave/ss_q
    SLICE_X4Y10.D6       net (fanout=5)        0.853   avr_interface/spi_slave/ss_q
    SLICE_X4Y10.D        Tilo                  0.254   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/_n0065_inv1
    SLICE_X3Y12.CE       net (fanout=2)        1.084   avr_interface/spi_slave/_n0065_inv
    SLICE_X3Y12.CLK      Tceck                 0.408   avr_interface/spi_dout[3]
                                                       avr_interface/spi_slave/dout_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.377ns (2.440ns logic, 1.937ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack:                  15.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/dout_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.359ns (Levels of Logic = 1)
  Clock Path Skew:      -0.591ns (0.336 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/dout_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr_interface/spi_slave/ss_q
    SLICE_X4Y10.D6       net (fanout=5)        0.853   avr_interface/spi_slave/ss_q
    SLICE_X4Y10.D        Tilo                  0.254   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/_n0065_inv1
    SLICE_X3Y12.CE       net (fanout=2)        1.084   avr_interface/spi_slave/_n0065_inv
    SLICE_X3Y12.CLK      Tceck                 0.390   avr_interface/spi_dout[3]
                                                       avr_interface/spi_slave/dout_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.359ns (2.422ns logic, 1.937ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack:                  15.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/dout_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.339ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.331 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/dout_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X4Y10.D4       net (fanout=3)        1.521   avr_interface/spi_slave/sck_q
    SLICE_X4Y10.D        Tilo                  0.254   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/_n0065_inv1
    SLICE_X4Y12.CE       net (fanout=2)        0.517   avr_interface/spi_slave/_n0065_inv
    SLICE_X4Y12.CLK      Tceck                 0.269   avr_interface/spi_dout[7]
                                                       avr_interface/spi_slave/dout_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (2.301ns logic, 2.038ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack:                  15.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/dout_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.351ns (Levels of Logic = 1)
  Clock Path Skew:      -0.591ns (0.336 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/dout_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr_interface/spi_slave/ss_q
    SLICE_X4Y10.D6       net (fanout=5)        0.853   avr_interface/spi_slave/ss_q
    SLICE_X4Y10.D        Tilo                  0.254   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/_n0065_inv1
    SLICE_X3Y12.CE       net (fanout=2)        1.084   avr_interface/spi_slave/_n0065_inv
    SLICE_X3Y12.CLK      Tceck                 0.382   avr_interface/spi_dout[3]
                                                       avr_interface/spi_slave/dout_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.351ns (2.414ns logic, 1.937ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack:                  15.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/dout_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.336ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.331 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/dout_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X4Y10.D4       net (fanout=3)        1.521   avr_interface/spi_slave/sck_q
    SLICE_X4Y10.D        Tilo                  0.254   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/_n0065_inv1
    SLICE_X4Y12.CE       net (fanout=2)        0.517   avr_interface/spi_slave/_n0065_inv
    SLICE_X4Y12.CLK      Tceck                 0.266   avr_interface/spi_dout[7]
                                                       avr_interface/spi_slave/dout_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.336ns (2.298ns logic, 2.038ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack:                  15.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/dout_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.331 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/dout_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X4Y10.D4       net (fanout=3)        1.521   avr_interface/spi_slave/sck_q
    SLICE_X4Y10.D        Tilo                  0.254   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/_n0065_inv1
    SLICE_X4Y12.CE       net (fanout=2)        0.517   avr_interface/spi_slave/_n0065_inv
    SLICE_X4Y12.CLK      Tceck                 0.253   avr_interface/spi_dout[7]
                                                       avr_interface/spi_slave/dout_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.323ns (2.285ns logic, 2.038ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack:                  15.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/dout_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.334ns (Levels of Logic = 1)
  Clock Path Skew:      -0.591ns (0.336 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/dout_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr_interface/spi_slave/ss_q
    SLICE_X4Y10.D6       net (fanout=5)        0.853   avr_interface/spi_slave/ss_q
    SLICE_X4Y10.D        Tilo                  0.254   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/_n0065_inv1
    SLICE_X3Y12.CE       net (fanout=2)        1.084   avr_interface/spi_slave/_n0065_inv
    SLICE_X3Y12.CLK      Tceck                 0.365   avr_interface/spi_dout[3]
                                                       avr_interface/spi_slave/dout_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.334ns (2.397ns logic, 1.937ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack:                  15.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/mosi_q (FF)
  Destination:          avr_interface/spi_slave/data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.103ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.331 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/mosi_q to avr_interface/spi_slave/data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y1.Q4       Tickq                 1.778   avr_interface/spi_slave/mosi_q
                                                       avr_interface/spi_slave/mosi_q
    SLICE_X5Y12.A3       net (fanout=2)        1.952   avr_interface/spi_slave/mosi_q
    SLICE_X5Y12.CLK      Tas                   0.373   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/Mmux_data_q[6]_din[7]_mux_4_OUT11
                                                       avr_interface/spi_slave/data_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.103ns (2.151ns logic, 1.952ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack:                  15.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/dout_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.715ns (Levels of Logic = 1)
  Clock Path Skew:      -0.596ns (0.331 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/dout_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr_interface/spi_slave/ss_q
    SLICE_X4Y10.D6       net (fanout=5)        0.853   avr_interface/spi_slave/ss_q
    SLICE_X4Y10.D        Tilo                  0.254   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/_n0065_inv1
    SLICE_X4Y12.CE       net (fanout=2)        0.517   avr_interface/spi_slave/_n0065_inv
    SLICE_X4Y12.CLK      Tceck                 0.313   avr_interface/spi_dout[7]
                                                       avr_interface/spi_slave/dout_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.715ns (2.345ns logic, 1.370ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack:                  15.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/bit_ct_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.706ns (Levels of Logic = 1)
  Clock Path Skew:      -0.601ns (0.326 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/bit_ct_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr_interface/spi_slave/ss_q
    SLICE_X5Y10.D6       net (fanout=5)        0.853   avr_interface/spi_slave/ss_q
    SLICE_X5Y10.D        Tilo                  0.259   avr_interface/spi_slave/bit_ct_q[2]
                                                       avr_interface/spi_slave/Mcount_bit_ct_q_val1
    SLICE_X5Y10.SR       net (fanout=1)        0.373   avr_interface/spi_slave/Mcount_bit_ct_q_val
    SLICE_X5Y10.CLK      Tsrck                 0.443   avr_interface/spi_slave/bit_ct_q[2]
                                                       avr_interface/spi_slave/bit_ct_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.706ns (2.480ns logic, 1.226ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Slack:                  15.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/bit_ct_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.701ns (Levels of Logic = 1)
  Clock Path Skew:      -0.601ns (0.326 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/bit_ct_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr_interface/spi_slave/ss_q
    SLICE_X5Y10.D6       net (fanout=5)        0.853   avr_interface/spi_slave/ss_q
    SLICE_X5Y10.D        Tilo                  0.259   avr_interface/spi_slave/bit_ct_q[2]
                                                       avr_interface/spi_slave/Mcount_bit_ct_q_val1
    SLICE_X5Y10.SR       net (fanout=1)        0.373   avr_interface/spi_slave/Mcount_bit_ct_q_val
    SLICE_X5Y10.CLK      Tsrck                 0.438   avr_interface/spi_slave/bit_ct_q[2]
                                                       avr_interface/spi_slave/bit_ct_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.701ns (2.475ns logic, 1.226ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Slack:                  15.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/bit_ct_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.676ns (Levels of Logic = 1)
  Clock Path Skew:      -0.601ns (0.326 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/bit_ct_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr_interface/spi_slave/ss_q
    SLICE_X5Y10.D6       net (fanout=5)        0.853   avr_interface/spi_slave/ss_q
    SLICE_X5Y10.D        Tilo                  0.259   avr_interface/spi_slave/bit_ct_q[2]
                                                       avr_interface/spi_slave/Mcount_bit_ct_q_val1
    SLICE_X5Y10.SR       net (fanout=1)        0.373   avr_interface/spi_slave/Mcount_bit_ct_q_val
    SLICE_X5Y10.CLK      Tsrck                 0.413   avr_interface/spi_slave/bit_ct_q[2]
                                                       avr_interface/spi_slave/bit_ct_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.676ns (2.450ns logic, 1.226ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------
Slack:                  15.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/dout_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.671ns (Levels of Logic = 1)
  Clock Path Skew:      -0.596ns (0.331 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/dout_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr_interface/spi_slave/ss_q
    SLICE_X4Y10.D6       net (fanout=5)        0.853   avr_interface/spi_slave/ss_q
    SLICE_X4Y10.D        Tilo                  0.254   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/_n0065_inv1
    SLICE_X4Y12.CE       net (fanout=2)        0.517   avr_interface/spi_slave/_n0065_inv
    SLICE_X4Y12.CLK      Tceck                 0.269   avr_interface/spi_dout[7]
                                                       avr_interface/spi_slave/dout_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.671ns (2.301ns logic, 1.370ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/sck_q/CLK0
  Logical resource: avr_interface/spi_slave/sck_q/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr_interface/spi_slave/ss_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/mosi_q/CLK0
  Logical resource: avr_interface/spi_slave/mosi_q/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pwm_q/CLK
  Logical resource: input_capture/led_pwm/pwm_q/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_0/CK
  Location pin: SLICE_X16Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_1/CK
  Location pin: SLICE_X16Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_2/CK
  Location pin: SLICE_X16Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_3/CK
  Location pin: SLICE_X16Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_4/CK
  Location pin: SLICE_X16Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_5/CK
  Location pin: SLICE_X16Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_6/CK
  Location pin: SLICE_X16Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_7/CK
  Location pin: SLICE_X16Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[9]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_8/CK
  Location pin: SLICE_X16Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[9]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_9/CK
  Location pin: SLICE_X16Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ss_count[3]/CLK
  Logical resource: ss_count_0/CK
  Location pin: SLICE_X20Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ss_count[3]/CLK
  Logical resource: ss_count_1/CK
  Location pin: SLICE_X20Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ss_count[3]/CLK
  Logical resource: ss_count_2/CK
  Location pin: SLICE_X20Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ss_count[3]/CLK
  Logical resource: ss_count_3/CK
  Location pin: SLICE_X20Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ss_count[7]/CLK
  Logical resource: ss_count_4/CK
  Location pin: SLICE_X20Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ss_count[7]/CLK
  Logical resource: ss_count_5/CK
  Location pin: SLICE_X20Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ss_count[7]/CLK
  Logical resource: ss_count_6/CK
  Location pin: SLICE_X20Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ss_count[7]/CLK
  Logical resource: ss_count_7/CK
  Location pin: SLICE_X20Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ss_count[11]/CLK
  Logical resource: ss_count_8/CK
  Location pin: SLICE_X20Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ss_count[11]/CLK
  Logical resource: ss_count_9/CK
  Location pin: SLICE_X20Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ss_count[11]/CLK
  Logical resource: ss_count_10/CK
  Location pin: SLICE_X20Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ss_count[11]/CLK
  Logical resource: ss_count_11/CK
  Location pin: SLICE_X20Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: input_capture/led_pwm/ctr_q[3]/CLK
  Logical resource: input_capture/led_pwm/ctr_q_0/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: input_capture/led_pwm/ctr_q[3]/CLK
  Logical resource: input_capture/led_pwm/ctr_q_1/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: input_capture/led_pwm/ctr_q[3]/CLK
  Logical resource: input_capture/led_pwm/ctr_q_2/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.678|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1184 paths, 0 nets, and 343 connections

Design statistics:
   Minimum period:   5.678ns{1}   (Maximum frequency: 176.118MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 23 12:52:54 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



