verilog work "outputFn_beh.v"
verilog work "outputTest.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
